.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000001110000000010
000100000000000000
000000000000100000
000000000000000001
000010000000010010
000000110000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000011110000110000
000000000000011000
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000100010
000000000000010000
000000000000100000
000000000000000001
000000000000000010
000000000000000000

.io_tile 12 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000000110000110000
000000000000000000
000000000000000001
000000111000000010
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000111000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
001100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000001110000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000010100111011110101000000000000000
000000000000000000000110110000100000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000011101100000000000000000
000000000000000000000010000011001110010000000010000000
000000000000001101000010110011011111000000100000000000
000000000000000111100110001001011010000000000000000000
000000000000001000000000001111100000000000000000000000
000000000000000001000000000101100000101001010010000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000011101001001000010000000000100
000000000000000000000011110101111011000000000000000000
000000000000000001000010101011001001000000000000000000
000000000000000001100010001101011111000000100000000000

.logic_tile 2 1
000000000000000000000111100111011010000100000000000000
000000000000000000000100000101111111000000000000000000
011000000000000111000010110101101111111111100100000000
000000000000000000000111100101101101111111110100000000
000000000000000101000010010001101100000110100000000100
000000000000000111100110000000111101000110100010000000
000000000000000001100110111000001010101000000000000000
000000000000001101000010000011010000010100000000000000
000000000010000000000010000001100001100000010000000000
000000000000000000000010101011001110000000000010000000
000000000000000001000110000000001101110000000000000000
000000000000000000000000000000011111110000000000000101
000000000100000011100011101001011110000000000000000000
000000000000000000000010111111100000000001010000000000
110000000000001111000010101101111000010000000000000000
100000000000000001000110100101011011000000000000000000

.logic_tile 3 1
000000000010100000000000000011000000010000100010000000
000000000000000000000011100000001011010000100000000000
011000000000000000000110010011111011000010000000000000
000000000000001111000010000000011101000010000000000000
000000000100001001100010100111100001000110000000000000
000000000000000101000110011001101111001111000001000000
000000000000000000000011101101111100000010100000000000
000000000000000000000110110011100000000000000000000000
000000000000000101000000011101001110011111110110000000
000000000000000000100010101001011010111111110100000000
000000000000000101100010100001101111100000000000000000
000000000000001101000100000111011001000000000000000001
000000000001011001000110010111101011000010000000000000
000000000000000111100010000000011110000010000000000000
110000000000000101100110110111001101000011100010000000
100000001100001111000111010000011011000011100000000000

.logic_tile 4 1
000000000000101001100000011001001100000010000000000001
000000000000000101000011100101001100000000000000000000
011000000000001111000000001011011000101000000010000000
000000000000001011000000000001100000000000000000000000
000000000000000000000000000000001011100000000000000000
000000000110001101000010010111011000010000000000000000
000000000000001101000000010101111100000010100000000000
000000000000000001100010100000000000000010100011000000
000000000000001101100010000101011100100000000000000000
000000000000000111000110110001011111000000000000000000
000000000000001000000110000011011000100000000000000001
000000000000001011000000000000101101100000000000000000
000000000000000111000111010101111010010111110100000000
000000000000000000000110000000100000010111110100000000
110000000000000000000000000101101001010000000000000000
100000000000001111000000001111011110000000000000000000

.logic_tile 5 1
000000000000000000000000011001100001010110100000000001
000000000000000000000011110101101110001001000000000000
011000000000000011100111110011101100100000000000000000
000000001110000000100010000000111110100000000001000000
110000001010001000000000001111111110010111110000000000
000000000000000111000000001011100000111111110000000100
000000000000000101100000011111001001101001110100000000
000000000000001111000010101101111100111101111100000010
000000000000000101000000000011000001000110000000000000
000000000001010111100011110011001001001111000000000000
000000000000000001100000001001001110111100010100000000
000000000000000000000010000001111010111110111100000000
000000000000000001000110101111000000100000010000000000
000000000000000101000111100111001101000000000000100000
110000000000000101000010001111101110100000000000000000
100000000000000111000010010101101111000000000000000000

.logic_tile 6 1
000000000000001101100000011111111101111111110100000000
000000000000000111000010101001001101101111110100000000
011000000000001101000110110000001110000011000010000000
000000000010000101100010000000011010000011000001000000
000000000001001000000000001011111000010111110100000000
000010100000100111000000000001010000111111111100000000
000000000000001000000000000011001101100000000000000000
000000000000100101000011110000011111100000000000000000
000000001100001000000000000000000000000000000000000000
000010100001001011000011100000000000000000000000000000
000000000000000001100000000111101101010110100000000000
000000000000000000000011110111011000000110100000000000
000000000000000000000110000101111010000000000000000000
000000000000000011000000001001101000000100000000000000
110000000000000111000000001111000000000110000000000000
100000000000001101000011100111101000000000000000000000

.logic_tile 7 1
000000000000001000000011110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
011000000000000000000110001101101000111001010100000000
000000000000000000000000001001111001111111011100000001
110000000100000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101001001111001110100000000
000000000000000000000000000011111011110101111100000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000001000000000001001011010111101010100000000
100000000000000001000000000111011001111110011100000000

.ramb_tile 8 1
000000000010100000000000000000000000000000
000000010000000000000000001101000000000000
011000000000000111000000001000000000000000
000000000000000000100000000001000000000000
110001000000000111100011101111000000001000
010000000000010000100100000111100000000000
000000000000001000000000001000000000000000
000000000000001111000000001011000000000000
000000000000000000000011111000000000000000
000000000000000000000111011011000000000000
000000000110001001000011110000000000000000
000000000000000111100010110111000000000000
000000000000000111000000000011100000000100
000000000000000111000010000111001010000000
110000000000000011100000000000000001000000
010000000000000000100000001011001010000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000011100001000000000100000001
000000000000000000000000001011001000001001000100000000
011000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000011100001000000000100000000
000000000000000000000000001011101000001001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000010000000000000011000000000000001000000000
000000000000100000000000000000000000000000000000001000
000000000000000000000000000011001110001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000010000001000001100111000000000
000000000000000101000010100000001111110011000000000000
000000001110000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001101100000010011101000001100111000000000
000000001110000101000010100000000000110011000000000000
000000000000001101100000000000001000001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000100101100110100000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 13 1
000000000000000000000110100000011010000000100100000000
000000000000000000000000001101011010000000010100000000
011000000000000000000000010111001011000010000100000000
000000000000000000000010100000011011000010000100000000
000000000000000101100011111101100000000000000100000000
000000000000000000000010101001101011000110000100000000
000000000000001000000000010101000001000000000100000000
000000000000000101000011111101101011000110000100000000
000000000000000000000110000001011010000001000100000000
000000000000000000000000000000111011000001000100000000
000000000000001000000000001101000001010000100100000000
000000000000000001000000001101101010000000000100000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000001100000000000000000111011100000010000000000000
100000000000000000000000001011001110000000000000000100

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000011000010111111001011010000000000000000
000000000000000000000011101011111110000000000000000000
011000000000001000000000001001000001000000000000000000
000000000000001101000010111101101110010000100010000000
000000000000000000000111100000011010110000000000000000
000000000000000000000110110000001011110000000000000000
000010000000001101100111010000001010110000000000000000
000001000000000111100111110000011000110000000000000000
000000000000000000000000001001011111111111110100000000
000000000000000000000000000011111001011111110110000000
000000000000000000000000010111011000000001010000000000
000000000000000001000010000000000000000001010000000000
000000000000000001100000010001011111100000000000000000
000000000000000000000010000000001011100000000000000000
110000000000000101100000010000011010101000000000000000
100000001100000101000011100001000000010100000000000001

.logic_tile 2 2
000000000000000001100010000000011001000011000000000000
000000001000000000100000000000001010000011000010000000
000000000000000101000000000000001100100000000000000000
000000000000001101000000000111001010010000000000000000
000000000001000101100010110001001010001000000000000000
000000000000100001000010010000011010001000000000000000
000010100000000101000000011011001010000010100010000000
000011100000000000100010101101110000101001010000000000
000000000000000000000000010111001110101000000000000000
000000000000100101000011010011010000000000000000000010
000000000000000000000000000101001101110110100000000000
000000000000000000000000001001111110111010100010000000
000000000000001000000000010000001011100000000001000001
000001000000101011000010100011001000010000000010000000
000000000000001000000000000001101100100000000000000000
000000000000000011000000000000001111100000000001000000

.logic_tile 3 2
000000100000100101100111101000001110100000000000000000
000000000000011001000000000001011010010000000000000100
011000000000001000000011110101011101111101110100000000
000000000000001011000111011001101010111000111100000000
110000000000001001000010101000000000010000100010000000
000010000000000001000100001101001101100000010001000001
000000000000000101000010011000001111000110100010000000
000000000000001011100010101101011001001001010000000000
000000000000001001100000000011011010111111110100000000
000000001010000111100010000001000000111101011100000000
000000000000001000000000000000000000000110000000000000
000000000000000001000000000101001000001001000000000000
000001000010000001100110111000000001100000010000000000
000000100000000000000010000101001001010000100000000010
110000000000000000000000000011001111111101110110000000
100000000000000000000000001001001010111000111100000000

.logic_tile 4 2
000000000000000000000000010101011000110111110000000000
000010000110000000000010100101101011011111110000000000
000000000000010011100110010111100001100000010001000000
000000000000100000000010100000001101100000010000100000
000000000000010111000011111101011001010100000000000000
000000001010000000100111111011111001001000000000000000
000000000000001101100111100111101100101000000000000000
000000000000001111000000000000000000101000000000000000
000000000000000001100000000011011100000001010000000000
000000001000101101100000000000000000000001010000000000
000001000001011001100010000001001110101000000000000000
000000100000101011000010000000110000101000000000000000
000000000010000000000110001001111011000000000000000000
000000000010000000000000001101101010000000010010000000
000000000001111101000000001011111000010110100000000000
000000000000110011100000000111010000000010100000000000

.logic_tile 5 2
000110100000000101100110110101001100111111110100000001
000001000000001111000010101011110000101011110100000000
011100000000000111000111001101001010000000000000000000
000000000000000000100010111011011111000000100000000000
000000001100101011100011000001101100000000000000000000
000000000000011111000010111111101001010000000000000000
000001000000001111100111111001101101000000000000000000
000010000000000001000110001101101010001000000000000000
000000000010001011100110010101011000101000000000000000
000000001110001001000010000000000000101000000000000000
000010100000000001100110001101111110000110100000000000
000001000000001001100000000011101110101001010001000100
000000000000001000000011111001001000001001000000000000
000000000000000101000111101111011000100100010000000000
110000001010000101100010101011111010010110100000000000
100000000000100101000000000111000000000010100000000000

.logic_tile 6 2
000000000000000111100110000000000000100000010000100001
000000000000000000100010111011001111010000100011000001
011000000110000000000010100011011111111111100000000000
000000000000000000000000001011111100001111110000000000
000011100000000101100011110001001100100000000000000000
000011000000000000000110000011001011000000000000000000
000000000000000000000000001101011100101000000000000000
000000000000000000000000001001100000000000000000000000
000000000000000001100110110111001010101111110100000000
000000000000000111000010100000111110101111110100000000
000000000000001001100000000111100001000110000010100000
000000000001010111000010110000001110000110000011000000
000000000000000101000110100111001001111111110100000001
000000001100000000100010110101111101101111110100000000
110000000000001101100111001001011111001001010000000000
100001000000000101000000001001111100010110100000000000

.logic_tile 7 2
000000000000000000000011100001000000000000001000000000
000000000000000000000000000000100000000000000000001000
011000000000001011100000000000000001000000001000000000
000000000000000001100000000000001000000000000000000000
010000000000000000000010010101001000001100111100000000
110000000000000000000110000000100000110011000101100000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000101100000
000000000000000000000000000000001001001100111110100000
000000000000000000000000000000001000110011000101000100
000000000000000000000000000101101000001100110110000000
000000000000000000000000000000000000110011000101000100
000000000000000000000110000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000

.ramt_tile 8 2
000000010000000000000010000000000000000000
000000000000000000000110011011000000000000
011000010000000000000000001000000000000000
000000000000000000000000000111000000000000
110000000000000001000000000111100000000000
110000000000000001000000000101100000000000
000000000000000000000000000000000000000000
000000000000000000000000001111000000000000
000000000000000001000000000000000000000000
000000000000000001000010000011000000000000
000000000000000001000000001000000000000000
000000000000000000000000000011000000000000
000000000000000000000111000001000001000000
000000000000000000000110011001101111000000
110000000000000001000010000000000000000000
110000000000000001000010010101001100000000

.logic_tile 9 2
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000110000111101011000001000100000000
000000000000000000000010110000001110000001000100000000
000000000000000101000000000111111110000000000100000000
000000000000000000100010100101100000000001010100000000
000000000000000000000010101011111010000000100000000000
000000000000001101000100000101111011000000000000000000
000000000000000001100110010001101100101000000010000000
000000000000000000000010001001110000000000000010000000
000000000000001000000010110011101011000001000100000000
000000000000000101000010000000001110000001000110000000
000000000000000000000110100000011110000000100100000000
000000000000000000000000000101001111000000010100000000
110000001110001101100000011001101100100000000000000000
100000000000000001000010101011111100000000000000000000

.logic_tile 12 2
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000010000
000000000000000101100000010111001000001100111000000000
000000000000000000000010100000100000110011000000000000
000000001100000101100000010111001000001100111000000000
000000000000000000000010100000000000110011000000000010
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110100101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000110110101001000001100111000000000
000000000000000101000010100000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000

.logic_tile 13 2
000000000000001111100010100001101110000001000100000000
000000000000000101100110100000011100000001000100000000
011000000000001011100010110111011010000010000000000000
000000000000001111000110000111101000000000000000000000
000000000000000101100011100000001111000000100110000000
000000000000001101000010110011011011000000010100000000
000000000001001101000110100011001010000100000100000000
000000000000000001000000000000001111000100000100000000
000010100000001001100000010101001010000000000000000000
000001000000000111000011101001011101000010000000000000
000000000000000000000000001001101010100000000010000000
000000000000000000000000000101111100000000000000000000
000000000000001000000110001001011001100000000000000000
000000000000000001000010000001111111000000000000000000
110000000000000000000110000001001100000000000100000000
100000000000000000000000001111000000000001010100000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100001000000
000000000000000000000000001111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000001100011101011111100000000010000000000
000000000000100101000000000001101000000000000000000000
000000000000000111000010100011111111011110100000000000
000000000000000111100011101011011111111111110000000000
000000000000001000000111110001001010010110100000000000
000000000000001111000111110011100000000001010000000000
000000000000000001100110000001111010001000000010000000
000000000000000000000000001111111001010100000000000001
000000000000000101000011100001111001010000000000000000
000000000000000101000100000000101011010000000000000000
000000000000001001100110101000000000100000010000000000
000000000000000101000000000111001100010000100000000000
000000000000000000000000010001001001000001000000000000
000000000000000000000010001101011010001001000000000000
000000000000000000000011110101000000011111100000000000
000000000000000101000011011101101001001111000000000000

.logic_tile 2 3
000000000000101111000010101101001000000000000000000000
000000001001000101100110111011011110000000100010000000
011000000000001101000000001001111101000000000000000000
000000000000000111100010111011011011000100000000000000
000000000000000001100000001001000000111111110100000000
000000000000001101000010100011001000101111011110000000
000000000000001001000111001001101010100000000000000000
000000000000000101000110100101101011000000000010000000
000000000000000001000000000001100000001001000010000000
000000000000000000000000000000001001001001000010000000
000000000000001001100110111000011010100000000000000000
000000000000000101000010001111001100010000000000000000
000000000000001101000010011111111100000010100000000000
000000000000001101000010101101000000000011110000000000
110000000000001001000000000111011110000000100000000000
100000000000000001000010101111101110000000000000000000

.logic_tile 3 3
000001000000001001100011100000000000001001000000000000
000000001000001111100110101101001010000110000000000000
011000000000000101000010101011011110010110100000000000
000000000000001101100100001001111000010111100000000000
000000000000000111100111100001011110101000000000000000
000001000000101101000010111011100000000000000000000000
000000000000001111000011101001001111110111110100000000
000000100000000111000000001011011010111111110100000000
000001000000000001100000000001101101101000000000000000
000000000000000000000010101101001011001000000000000000
000000000000000101000110000000000001100000010001000000
000000000000000000100000001111001100010000100000000100
000000100100000000000010001101001101000100000000000000
000000000000000000000010110001001010000000000000000100
110000000000000000000010100001011110010110100000000000
100000000000001101000000000001111011010111100000000000

.logic_tile 4 3
000000000001000000000110001001001100000000010000000000
000000000000000000000010110101111100000000000000000000
000000000000000001100000000000001111010000000000000000
000000000000000101100000001111011000100000000010000000
000000000000001111100010111000011110100000000000000000
000000000000010111100010100111011010010000000001000000
000000000001000001100110000111101011010000100000000000
000000000000011101000000001111011100000000010000000000
000001000000000101100110101011100001010110100000000000
000010100000001111000011111111101101011111100011000000
000001000100000001100111010001011100010000100000000000
000010100000000000100110011101111100000000010000000000
000000000000010000000110011111111100100000000000000000
000000000000100000000110001101001100000000000000000000
000000000000001111000010101011011000000000000000000000
000000000000000101000110110101101010010000000000000000

.logic_tile 5 3
000000000001001000000111100000011110110000000000000000
000000000000001111000100000000001110110000000000000000
000000000000100111000000010000001100001111110000000000
000000000000010000000010110000011111001111110000000000
000000000000001001000000000101100001000000000010000001
000000000000001001100010110101101111100000010001000100
000000000000001001100110010000001101111000000000000000
000000000000000001100110101111001101110100000000000000
000000000000000001100000000011011101001111100000000000
000000000000000001100010110001011010001111000001000000
000000000000000000010010100001011000111001110000000000
000000000000000101000111100101011001111101110000000000
000000000000000011100110111001111010010100000000000000
000000000000101101000010100011001111000100000000000000
000000000000001000000110000101111100100000000000000000
000000000000001001000000001101111110000000000000000000

.logic_tile 6 3
000000000000000101100000010001011000110111110100000000
000010100000000000000010101011011001111111110100000001
011000000000001001100010101001011011101111010100000000
000000000000001001100000000101101011111111010100000000
000000000000000101000110010101000000001001000010000100
000000000000000000100110010000101011001001000001100000
000000000000001101100111000101000000010110100010000000
000000000000000001000111111101100000000000000001100000
000000000000000011000000000000011001001100000000000001
000000100000000000100011110000001000001100000001100000
000000000000000000000000000101011011111000100000000000
000000000000100000000000000000011000111000100000000100
000000001110000000000000000011000000000000000000000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000000000000001000000100000000000
100000000000000000000000000000001000000000000000000000

.logic_tile 7 3
000010100000000000000010101101001110101000000000000000
000001000000000000000000001001110000111101010010000000
011000000000000000000111111011111011111001110100000000
000000001100000000000111010111101111111110101100000000
110000000100000101100000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000010100100000111100000010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000010100000000000000010001001111111111101010100000000
000011100000000000000000000111101101111110011100000000
000000000000000000000000001111011100111001010100000000
000000000000000000000010000111011010110111111100000000
000000000000000001100000010011011111111101010100000000
000000000000000000000011010101101101111101101100000000
110001000000101001100000011000011000101000110000000000
100000000000001011000010001101011001010100110000000010

.ramb_tile 8 3
000000000000000111100111100000000000000000
000000010000000000100111101111000000000000
011000000000000000000011100000000000000000
000000000000000000000000000111000000000000
010000000000000111000000001111100000000000
010000000000000111000000000101100000010000
000000000000000011100000001000000000000000
000000000000000000100000001001000000000000
000000000000000000000000010000000000000000
000000000000000000000010111011000000000000
000000000000001001000000000000000000000000
000000000000000011000000000101000000000000
000000000000001000000111000011100001000000
000000000110000011000000000101001100100000
110000000000000111100000000000000000000000
110000000000000000100010010001001001000000

.logic_tile 9 3
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000010000000000001100110001001111010000000110100000000
000001000000000000000000000011101100101001111110000000
011000000000000001100010100000001101000010000010100000
000000000000000101000110111001001000000001000000000001
000000000000000001100010101001111010111001010100000000
000000000000000000000100001001001111111110100100000000
000000000000000000000000000000001011111101000100000000
000000000000000101000000001001011010111110000100000000
000000000000001000000110100101100000000000000100000000
000000000000000001000000000111001010000110000100000000
000000000000000000000000001011000001101001010100000000
000000000000000001000000000001001010100110010100000000
000000000000000101100110010101101110000100000100000000
000000000000000000000010100000011010000100000100000000
110000000000000000000000000000011000000000100100000000
100000000000000000000000000001001101000000010100000000

.logic_tile 12 3
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001100110011000000010000
011000000000001000000110010001101000001100111000000000
000000000000000101000010100000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110100101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000110110000001000001100111000000000
000000000000000101000010100000001101110011000000000000
000000000000001000000110100000001001001100111000000000
000000000000001001000000000000001101110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000000000
110000000000000000000000001011101000000100000100000000
100000000000000000000000001001001000000010000100000000

.logic_tile 13 3
000000000000001000000011100001001110000000000100000000
000000000000000101000000000001110000000010100100000000
011000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000001111000000000000000100000000
000000000000000000000000000001101100000110000100000000
000000000000000101100000000000011000000100000100000000
000000000000000000000000001111011001001000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000000000000000000000011010000100000100000000
100000000000000000000000001001001111001000000100000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000111100000001000000000000000
000010110000001111100011100011000000000000
011000000001010000000111001000000000000000
000000000000100000000100001111000000000000
110000000000000000000000001111100000000000
010000000000000000000010010101000000000010
000000000000000111100000001000000000000000
000000000000000111100000000101000000000000
000000000000000111100000000000000000000000
000000000000000000000011111001000000000000
000000000000001000000000001000000000000000
000000001110000111000000001001000000000000
000000000000000000000110000001000000000000
000000000000000000000100000001001111100000
110010000000010111100000000000000000000000
110001000000100001000010010011001011000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000001011000000000000001010000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
010000000000000000
000100000000000001
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000001000000000001000011011100000000000000000
000000000000000001000000001101001100010000000000000000
011000000000000000000000000011100000100000010000100000
000000000000001111000000000000001010100000010010000010
010000000000001000000011100111000000010110100110100000
110000000000001001000100000000100000010110100100000001
000000000001001001100010000000000000100000010000100000
000000000000000001000000000011001111010000100000000000
000000000000000001100111001000001110010100000000000000
000000000000000000000000000101010000101000000000100000
000000000000000000000000000101100000001100110100000000
000000000000000001000000000000001111110011000110100001
000000000000000000000000011101101100000111000000000001
000000000000000000000010000001011000001111000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000101100011110101101000101000000000000100
000000000000000000000010100101010000000000000011000010
000000000000001011100011110001100000000110000000000000
000000000000001111000011111101101101001111000000000100
000000000000000111100000001101100000101001010000000000
000000000000000000100011110001000000000000000010000001
000000000000001101100000000011101010100000000000000000
000000000000000101000000000000101111100000000000000000
000000000000000000000110000001000001001001000000000000
000000000010000000000000000000001101001001000000000000
000000000000001000000000011000001111000010000000000000
000000000000001001000010000001011001000001000000000000
000000000000000000000110010000000001000110000000000001
000000000010000000000010101001001010001001000010000100
000000000000000000000000000001111100101000000010000001
000000000000000000000000000000000000101000000000100010

.logic_tile 4 4
000000000000000101000110010001011110000001010000000000
000000000000000000000010000101010000000000000000000000
000000000000001011100110010000011110101000000000000000
000000000000000001100010101001010000010100000000000000
000000000000100001100000010011001010101000000000100000
000000000000000000000011110000110000101000000001000010
000000000000000101000110101000011011010000110000000000
000000000000000000000000000001011101100000110000000010
000000000000001000000111001000011000001001010000000000
000000000000001001000100000101011001000110100000000000
000000000000000000000110100101011000000000000000000000
000000000000000000000000001111000000101000000000000000
000000000000000000000000000111011110101000000000000000
000000000000100111000011111001000000000000000000100000
000000000000000000000110010001101100101000000000000000
000000000000001111000110000000100000101000000000000100

.logic_tile 5 4
000000000000000111100010110101001011111111110100000000
000000000000000000000011000011101001101111111110000000
011000000000000111000110110101100000111111110100000000
000000000000000000100010001101001010011111100100000000
000000000000000000000110000001001111000010100000000000
000000000001010101000110101101101100000010000000000000
000000000000000101100110000011111011111111000000000000
000000000000000000000100000001111001111101000000000000
000000000000011001000110001001111111011011100000000000
000000000000101001100000001011101011110111110000000000
000000000000001000000110010101011110101000000000000000
000000000000000101000011000011100000000000000000000000
000011001100000000000111000011101100100000000000000000
000011000000001111000100001001111111000000000000000000
110000000000000001000111101111101010111111110000000000
100000000000001111100100000001111100001111110000000000

.logic_tile 6 4
000000000001010000000000001001111001111001110100000000
000000000000000101000000000001011011111010111100000000
011000000000001111100011101001001011100000000000000001
000000000000001001000100000001001100000000000011000010
110000000000000101100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000010000111000111100000011010111001000000000000
000010100000000101000111110101001100110110000000000010
000000000000000001100000000101111010101000000000000000
000010101110000000000000000000010000101000000011000000
000000000000000101000000001101101010111001110100000000
000000000000000000100000001001101110111101011100000000
000000000000001000000000001001111101111001110100000000
000000000000000001000000001101101111111110101100000010
110001000000100001100110001101111111111101010100000000
100000000000010001000000001001101110111001111100000000

.logic_tile 7 4
000000000000000101100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000001001000110100010000000001
000000000000000000000000000000011110110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111000000001111100000101001010000000000
000000000000000000100011101111001000011001100000000010

.ramt_tile 8 4
000010010110000000000000000000000000000000
000000000000000000000010001001000000000000
011000010000000000000000001000000000000000
000000000100000000000000000111000000000000
010000000000010001000011100111100000000000
110001000110100000100000000101100000000000
000000000001010000000000000000000000000000
000000000000001001000000001111000000000000
000100000000000001000010000000000000000000
000000001010001001100010000011000000000000
000000000000000001000000001000000000000000
000000000000000000100010010011000000000000
000000000001010000000000001011000000000000
000000000110000000000010001011101101000000
110000000000000001000000001000000000000000
110000000001010001000010000101001100000000

.logic_tile 9 4
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000000000000000011000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000001101001000000000010100011
000000000000000000000000000101111001001000000001000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101011000010000100000000000
000000000000000000000000001001011001010000000000000000
110000000000000000000110000001011110110000010100000000
100000000000000000000000000000111010110000010100000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000010001000111000110001000000000000000
000000000000100000000110000101000000000000
011000010000000000000000000000000000000000
000000000000000000000000000011000000000000
010000000000100000000000000111000000001000
010000000000010000000000000011000000000000
000000000000000111000000000000000000000000
000000000000000000100011000001000000000000
000000000000001001000000001000000000000000
000000001010001111100010011011000000000000
000000000000000111000111111000000000000000
000000000000000000100110011101000000000000
000010000000000001000000000011100000000000
000001000000000111100000001011001110100000
110000000000000111000000000000000001000000
110000000000000000000000001001001101000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000000110000000001
000000000000000000000000000000011000000000110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000100000000
100000000000000000000000000001000000000010000100000000

.logic_tile 2 5
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 5
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011010110000000000000000
000000000000000000000000000000001011110000000000100000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000001000000000000000000100000010000000000
000000000000000000100000001101001110010000100000100000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000001101011001000000000000000000
000000000000000000000000000101101000000000010000000000
011000000000000101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000010100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000101111010100000000
000000000000000000000000000101001110011111100100000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 5
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 5
000010000000000000000011000000000000000000
000001110000000000000000001101000000000000
011000000000000000000000000000000000000000
000000000000001111000000000101000000000000
110010000100000000000011100111100000000000
010001100100001111000100001111100000000100
000000000000000001000000001000000000000000
000000000000000000000000001011000000000000
000000100000000000000011111000000000000000
000001000000000000000111111011000000000000
000000000000000000000111000000000000000000
000000000000000000000111011111000000000000
000000000000001000000011101111000001001000
000000000000000111000011100111001000000000
010000000000000111000000000000000000000000
110000000000000000000010001011001001000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000110001001000000110000110100000000
000000000000000000000100000111101110110110111100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000001011111100100100000000
000000000000000000000000001001001100111100011100000000
000000000000000000000110000001001100110100110100000100
000000000000000000000000000000111010110100111100000000
000000000000000001100000000101000000111001110100000000
000000000000000000000000000101001001111111111100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 5
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000011000000000000000
000010110000001111000011001011000000000000
011000000000001111100000001000000000000000
000000000000000111000000000111000000000000
010000000000000000000000001111000000010000
010000000010000000000010000001000000000000
000000000001010001000011100000000000000000
000000000000100000100000001111000000000000
000000000000000000000000000000000000000000
000000000000000000000000000111000000000000
000000000000000111000000011000000000000000
000000000000000000100011101111000000000000
000000000000000111000000000001100001000100
000000000000001001000010010001001011000000
010000000000001000000000001000000000000000
110000000000001111000011100011001011000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000001011000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 6
000000010000000000000010001000000000000000
000000000000000000000100001101000000000000
011000010000000000000000001000000000000000
000000001100000000000000001111000000000000
010000000000000001000111100011000000000000
110000000000000001000000000101000000000000
000000000001010000000011100000000000000000
000000000000000001000100001111000000000000
000000000000000111000000000000000000000000
000000000000000001100000000011000000000000
000000000000000001000000001000000000000000
000000001100000000000010000011000000000000
000000000000100101000000001001000000000000
000000000000000000000010011011101110000000
110000000000000001000000011000000000000000
110000000000000000000010100101001010000000

.logic_tile 9 6
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
011000000000000000000000001000000000000000000110100110
000000000000000000000000001011000000000010000100000100
000100000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000010000000010000000000001000000000000000000100000110
000000000000100000000000001011000000000010000110100000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001111000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000010000000000000110001000000000000000
000000000000001001000100001101000000000000
011000010000000000000011001000000000000000
000000000000000111000011001111000000000000
010000000000000000000111100101000000000000
110000000000000111000100000001000000000000
000010100000000111000111000000000000000000
000001000000000000000111101001000000000000
000000000000000000000000001000000000000000
000000000000000000000000000001000000000000
000000000000000001000000001000000000000000
000000000000000000000000000011000000000000
000000000000000000000000001111000001000100
000000000000000000000010001001101110000000
010000000000000001000000011000000001000000
110000000000000000000011101101001001000000

.logic_tile 26 6
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 7
000000000001100000000000000000000000000000
000000010000100000000000000111000000000000
011010100000000111100111100000000000000000
000000001110000000100100000111000000000000
110000000000000000000011100011100000000000
010000000000000000000011101101100000100000
000000000000000111000011101000000000000000
000000000000000111000000000101000000000000
000000000000000000000000001000000000000000
000000000000000000000011111101000000000000
000000000000001000000010000000000000000000
000000000000000011000000001101000000000000
000000000000001011100000001111000001000000
000000000000000011100010100101101100100000
110000000000000101100000001000000001000000
110000001110000000000000000001001001000000

.logic_tile 9 7
000010100000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
011000000000000000000000000011100000000000000110100010
000000000000000000000000000000100000000001000100100000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000011000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000100100000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000101101011010111100000000000
000000000000000000000000000101111010000111010000100000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000101100111000000011010000100000000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000000000000011000000100000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000001101111011010111100000000000
000000000000000000000000000111011011000111010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.ramb_tile 25 7
000000000000001000000000000000000000000000
000010110000000111000010011101000000000000
011000000000000000000010001000000000000000
000000000000000000000100001001000000000000
010000000001000111000010001111000000010000
010000000000101111000100000111000000000000
000000000000000000000000000000000000000000
000000000000000000000011101111000000000000
000000000000010000000111000000000000000000
000000000001110000000100000101000000000000
000000000000001000000000001000000000000000
000000000000001111000000001101000000000000
000000000000000000000111000101000000001000
000000000000000001000010000001001111000000
110000000000000001000000001000000000000000
010000000000000000000011111111001101000000

.logic_tile 26 7
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000010000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 8
000010010000010000000011100000000000000000
000001000000100000000110001011000000000000
011000010000000111100000001000000000000000
000000000000000000000010010111000000000000
110010000000000001100000001001000000000000
110000000100000000100000001001100000000000
000000000000010000000000001000000000000000
000000000000001001000000001011000000000000
000010110000010000000000000000000000000000
000001011110101001000010000011000000000000
000000010000000000000010001000000000000000
000000010000000001000000001111000000000000
000010010000000000000011100001100000000000
000001011010000000000010101001001010000000
110010110000000000000000001000000000000000
010000010000000001000010100101001111000000

.logic_tile 9 8
000000000001010101000111110000000000000000000000000000
000000000000100000100011100000000000000000000000000000
000000000000000001100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101100110000001001111000011100000100001
000000000000000000100000000000001101000011100000000000
000000000000000000000000000011001001010000110000000000
000000000000001111000000000000011001010000110000000000
000000010000001000000000000001101110000011100010000100
000000010000000011000000000000001010000011100000100000
000000010000000011100000011011000001001001000000000000
000000010100000000000011010101001100010110100000000000
000000010010000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000001010000110100000000101
000000010000000000000000000111011001001001010010100000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011101010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000100011000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100111000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001101001010111100000000000
000000000000000000000000001111111100000111010001000000
000000000000000000000011100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000010010000000000111100011000000000000000000000000
000000010000000000000000000000100000000001000000000000
000000010000000000000000011111011010000110100000000000
000000010000001001000010100101111111001111110001000000
000000010000000000000111110000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010010000000000000001011111011010111100001000000
000000010000000001000000000111111000000111010000000000

.ramt_tile 25 8
000000010000000000000000000000000000000000
000000000000000000000000000101000000000000
011000010000000000000011001000000000000000
000000000000001001000000001001000000000000
110000000000000111100000000011100000000000
010000000110000111000010000011100000000000
000000000000000111000000000000000000000000
000000000000000000000000000101000000000000
000000010000001000000111111000000000000000
000000010000001111000111000111000000000000
000000010000001011100111000000000000000000
000000010000001001100100001101000000000000
000000010000010000000000001111100001000000
000000110000000000000000000001101100000000
010000010000000001000000001000000000000000
110000010000000000000011110011001101000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010110100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 9
000011000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 8 9
000010001000000111000000000000000000000000
000001110000000000100000000101000000000000
011000000000000000000000000000000000000000
000000000000001111000000000101000000000000
110000101000000011100011110111000000000000
110001001100001111100010011101100000000000
000000000000000000000000001000000000000000
000000000000000000000000000011000000000000
000000010000000111100000000000000000000000
000000010000000000000011101011000000000000
000000010000000111000011101000000000000000
000000010000000000000000001011000000000000
000010110000000000000011101101000001000000
000001010000000000000110001111101000000000
110010010000000111100111000000000000000000
110001010000000000100100000011001000000000

.logic_tile 9 9
000000000001000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
011000100000000000000000000101011011001001010000000000
000001000000000000000000000000101100001001010000000000
000000000000000000000110100000001110000100000110000110
000000000000000000000100000000000000000000000100100000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010001000000100000000000000000000000000000000000
000000010000000000000000000011000000000000000100000110
000000010000000011000000000000000000000001000100000100
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 10 9
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100011010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 9
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001011010000000000000000000000000000000000000000000
000010010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000010100000000000000000001101111110000110100001000000
000000000000000000000000001111011110001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000111010000000000000000000000000000
000000010000000000000110100000000000000000000000000000

.ramb_tile 25 9
000000000010000111000000001000000000000000
000000010000000000100000001111000000000000
011000000000000000000000000000000000000000
000000000000001111000000001111000000000000
110010101010000000000111001111100000010000
110000000000000000000011100011000000000000
000000000000000000000000001000000000000000
000000000000000000000000001111000000000000
000000010000011000000000001000000000000000
000000010000101111000000000111000000000000
000000010000001000000111000000000000000000
000000010000001011000000000111000000000000
000000010001000000000111110011100000000000
000000010000100111000111110011101011000000
010000010000001111000111100000000000000000
010000010000001001000010011101001000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000011100100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001101011001010111100000000000
000000000000000000000000001101011100001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101101010010111100000000000
000000000000000000000000001101001011000111010000000000

.ramt_tile 8 10
000000010000000011100000001000000000000000
000000000000000000000000001101000000000000
011000010000001000000000000000000000000000
000000000000001011000000000001000000000000
110000000000000001000000010111100000000000
110000000000000000000010010101100000000000
000000000000000000000111010000000000000000
000000001010000001000010011111000000000000
000010000000000000000000001000000000000000
000001000000000000000000000011000000000000
000000000000001000000000001000000000000000
000000000000000101000000001101000000000000
000000000001000101100111000111000001000000
000000000000100001000110010111001000000000
110010100000000001000000001000000000000000
110000001010000000000010000101001011000000

.logic_tile 9 10
000000100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
011000100001010000010000000000011100000100000100100100
000001000000100000000000000000000000000000000100100100
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000001000000100100000100
000000001110000000000000000000001101000000000110100000
000000000000010000000000010000000000000000000000000000
000000000000100111000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000100100000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000010000000000000000000000000000000000000000100000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000010001010000000111001000000000000000
000000000000000000000010011001000000000000
011000010000000011100111000000000000000000
000000000000000111100111100011000000000000
110000000000000000000000000001100000000000
110000000000000000000000001001100000001000
000000000000000111000000001000000000000000
000000000000000000000000001011000000000000
000000000000000111100000001000000000000000
000000001010000001100000000101000000000000
000000000000000000000111000000000000000000
000000000000000000000100000111000000000000
000000000000000000000111100111100001000000
000000000000000001000100000011001110000100
010000000000000001000000001000000000000000
010000000000000001000000000001001001000000

.logic_tile 26 10
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000011100111000111111000001000000000000000
000000000000000000000110111111011001010100000001000000
011000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100010110001001010000110100000000000
000000000000001101100110001101001010001111110000000000
000000000000000101000000000011001010010111100000000000
000000000000000000000011110101111001000111010000000000
000001000000010000000000000101001111000000010000000000
000000000000100000000010001001101010100000010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000101100000000000000100000100
000000000000000001010000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.ramb_tile 8 11
000000000000010000000000001000000000000000
000000010000000000000010001111000000000000
011000000000000000000000001000000000000000
000000000000001001000000001111000000000000
010000000000000000000111101011100000100000
110000000000000000000010000111100000000000
000001000000001000000000001000000000000000
000010101010001111000000000111000000000000
000010100000000000000011100000000000000000
000000000000000000000100001111000000000000
000000000000000000000110100000000000000000
000000000000001111000000001111000000000000
000000000000010000000010101101100000000000
000000000001010000000010100001001001000001
110000000000000101000010100000000000000000
010000000000000101000010101011001011000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010100000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000110000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010000100000100000000
100000001010000000000000000000010000000000000100000010

.logic_tile 10 11
000000000010000111100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000100000001
000000000000000000000000000001000000000010000110000000
010001000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000001000000000000000101000000
000000000100000000000000000000000000000001000111000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011100000110000110100000000
000000000000000111000000000111001100111001111100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001100000000111001100111100000100000000
000000000000000000000000000101000000111110101100000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000011100000000111100001111001110100000000
000000000000000000000000001101001000111111111100000000
110000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000101010000000000000000000000000000000000000000000
000001001101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000010100000010000000000001000000000000000
000000010000100000000010000011000000000000
011000000000000000000000001000000000000000
000000000000001111000010010111000000000000
010000001010000000000011100011000000010000
010000000000000000000000001101100000000000
000000000000000111000000001000000000000000
000000000000000000000011101111000000000000
000000000001000111000111001000000000000000
000000001110100000000100000101000000000000
000000000000000000000111101000000000000000
000000000000000001000000001101000000000000
000000100001001000000000001011100001001000
000000000000101011000000001001101111000000
010000000000001000000111000000000000000000
010000000000000111000010000011001110000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000110110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 12
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 12
000001000000000101000000000000011100000100000100000010
000000000000000000100000000000010000000000000000000100
011000000000000000000010101101011000010000000000000000
000000000000000000000110111001111000000000000000000011
000000000000000000010010100111011011000010000000000010
000000000000000000000100001111011010000000000000000000
000100000000000111110000000000011110000100000100000010
000100000000000000100010100000000000000000000000000100
000100000000000000000000001001011000000000000001000000
000000000000000000000000001001011011001000000001000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000100001000000110001001011000000000000000000000
000000000000000001000000001001011011000001000001000010
000000000000000111000000000101011001000001000000000000
000000000000000000100000000001111001000000000000000101

.ramt_tile 8 12
000000010001010001100111101000000000000000
000000000000100000100100000011000000000000
011000010001000000000111100000000000000000
000000000000000000000100001111000000000000
110000000000000000000000000001000000000000
110000001010000000000000001011000000000001
000000000000000111100000000000000000000000
000000000000000000000000001011000000000000
000000000001010000000011011000000000000000
000000001100100000000011101111000000000000
000000000000001000000110101000000000000000
000000000000001011000100001001000000000000
000000000011010111100111001001000000000010
000000001100100000000011110101101110000000
110000000000000001000011101000000001000000
110000000010001111000100001011001110000000

.logic_tile 9 12
000000000000000000000110010000000001000000001000000000
000000000000000000000010000000001101000000000000001000
011000100000000000000000010001100000000000001000000000
000001000000000111000010000000000000000000000000000000
000001000000000000000000000000001000000100101100100100
000010100000000000000000000011001001001000010110000000
000110000000000000000000000000001000000100101100100010
000001000000000000000000000111001001001000010110000000
000000000000000000000000000111101000010100001101000001
000000000000000101000000000011000000000001010100000000
000000000000000000000110000111101000010100001101000010
000000000100000000000010010111000000000001010110000011
000000000000000000000000000000001001000100101100000010
000000000000000101000000000011001001001000010100000011
110000000000001001100000000000001001000100101101000000
100000000100000001000000000111001101001000010100000010

.logic_tile 10 12
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000010110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
011000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000010000001101001010000100100000000
110000000000000000000000001001111011000010000100000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001001000000000001
000010100000000000000000001001001011000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101000111101010000000000
000000000000000000000000000000110000111101010001000000
110000000000000000000000000001011011000010000100000000
100000000000000000000000001001111001000011000100000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000000000000001111001100111101010100000000
000001000000000000000000001101000000101001011100000100
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000001100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 19 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000110000000000000000000000000000000000000000000
000100001011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000010000000000000000001000000000000000
000000001100000000000000000111000000000000
011000010000000000000000001000000000000000
000000001000100000000000001011000000000000
010000000001010000000110001111000000000000
110000001110100000000100001011000000000100
000000000000001011100010001000000000000000
000000000010001011100100000101000000000000
000010000001010111000000000000000000000000
000001000000100111000000000011000000000000
000000100000001111100111110000000000000000
000000000010000111100011101111000000000000
000000000000010000000000011111100001000000
000000000000100001000011111101101100000000
010000000000000111000000000000000001000000
110000000000000000000010000011001100000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000100000000
110000000000000111000000000000000000000000000100000000
100000000000000000000000000001000000000010000110000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
100000000000000000000000000000001011000000000110000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110001000000000000000000100000000
000000000000000111000000001011000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000011100000100000100000000
100000000000000000000011100000000000000000000100000000

.logic_tile 4 13
000011000100100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000110000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 13
000010100000000111000011000011000000000000000100000000
000000000000000000100000000000000000000001000110000000
011000000000000111000111111000001010000010000000000000
000000000000000000100111100001011000000001000010000000
110000000000000011100011101000000000000000000100000000
110000000000000000000100000011000000000010000110000000
000100000000000000000111001011111111000110100000000000
000100000000000001000110001101111010001111110000000000
000000100000000111100000000000000001000000100100000000
000001000000000000100000000000001001000000000110000100
000000000000000000000000001000001010000100000001000000
000000000000001111000010100001011000001000000010000000
000000000000000000000111000000001100000100000101000010
000000001011010000000000000000000000000000000100000000
110000000000000000000010100101011011010111100000000000
100000000000000000000000001001011001001011100000000000

.logic_tile 7 13
000000000000000000000110001000011010000000100000000010
000000000000001111000000001001001000000000010001000001
011000000000000000000000010000000001000000100100000000
000000000000000000000011100000001111000000000100000000
000000000000100001100000001011101000000000000000000001
000000000000010000000000001011111010100000000000000001
000000000000001000000000000001100000000000000100000000
000000000000000111000000000000100000000001000100000000
000000000000000000000000001101100000000000000001000000
000000000000000000000000001001001000001001000000000100
000000000001010000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000100000000
110000000000000000000000000000000001000000100100000000
100000000000000000000011110000001010000000000100000000

.ramb_tile 8 13
000000000110000111100011100000000000000000
000000010001000111000111111001000000000000
011000000000000011100000000000000000000000
000000000000000000100011111001000000000000
010001000000001111000010001111100000000000
110010000000001111100100001101100000000000
000000000001010000000111001000000000000000
000000000000000000000100000001000000000000
000001000000000111100111100000000000000000
000010000000000000000000000101000000000000
000000000000011000000000000000000000000000
000000000010101111000000000101000000000000
000000000100000000000000000011000001000000
000010100000000000000000000001001001000000
110000000000000000000000000000000000000000
010000000000000000000010011011001000000000

.logic_tile 9 13
000000000000001000000000000000001000000100101100000110
000000000000000001000000000011001000001000010110010000
011010001010001000000000000000001000000100101100100110
000000000110000001000000000111001100001000010110000000
000000000000000000000000000111001000010100001100000000
000000001000000000000000000011100000000001010101000000
000000000000010000000000000000001000000100101100000000
000000000000100000000000000111001101001000010101000000
000000000001001001100110000000001001000100100110000000
000000000110000101000000000011001000001000010101000000
000001000000000000000010100000011000000000010000000000
000010000000000000000000001011001111000000100010000011
000000100000111000000000010011100000000000000100000100
000000000000010101000010000000100000000001000100100000
110001000110000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000001101100000011000011000100000000011000111
000000000000000101000010001001011001010000000011100011
000010000000000000000110010111011011100000000000000000
000001000000000000000011111111111111000000000000000000
000001001000100000000000000011000001000000000000000000
000010000000010000000000000001001101001001000000000000
000100000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100001100000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000001000000110010000000000000000000000000000
000000000000001001000110010000000000000000000000000000
000000000000100000000110010000000000000000000000000000
000000000000010000000110010000000000000000000000000000
000001000000000001100000011111111100100000000000000000
000000100000000000100010101011001000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000001011000001100111000000
000000000000000000000000001111001101000010010110000000
110010100000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 12 13
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000101000000010000000000000000000000000000
000000000010001101100011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000001100000010000000000
000000000000000000000110111111001110010000100000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000110000111100001111001110000000001
000000000000000101000000000000101111111001110000000000
000000000000000000000000011101111001000000000000000000
000000000000000000000011000001101011000000010000000000
110000000000001000000110011001111101110000000100000000
100000000000000101000010001011101110110110101100100000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011100000000001000000010100101011011000001100100000000
000100000000000001000100000000011111000001100100000100
110000000000100001100111100000000000000000000000000000
110000000000010000000100000000000000000000000000000000
000001100000000000000110110000000000000000000000000000
000010000000101101000010100000000000000000000000000000
000000000000000000000000000111111010101000000000000100
000000000001010000000000000101110000000000000000000000
000001001100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001000000000000111001000011110000010100100000001
000000000001000000000000001101010000000001010100000000
110000000000000000000000011001101011111101110000000000
100000000000000000000010001001011010111100110010000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 13
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000001001010000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000001000110100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010110000000000000000000000000000000000000000
000010000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000011101101101010000110100000000000
000000001100001111100000001001101010001111110000100000
000000000000000000000000011011101010010111100000000001
000000000000000001000010010101111010001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000010000001000000000011001000000000000000
000001010100100000000100001011000000000000
011000000000000000000000000000000000000000
000100000000000000000000001101000000000000
110000000000001000000000001001000000000000
110000000001000111000010010011100000000100
000000000001010111000111001000000000000000
000000000000100000100011101111000000000000
000000000000010111000000001000000000000000
000000001111100000000000001111000000000000
000000100000001000000000010000000000000000
000000000010101011000011100011000000000000
000000000000000000000111101111100001000000
000000000000100000000100000111001011000000
010010000000001111100111001000000000000000
110000001000000111000110011101001010000000

.logic_tile 26 13
000000000001000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000001000000000000000001000000001000000000
000000001100000111000000000000001000000000000000001000
000000000000000000000000000101100001000000001000000000
000000000000001101000010110000001011000000000000000000
000000000000000000000010000101100001000000001000000000
000000000000000000000100000000101001000000000000000000
000000000000000101000010110101100000000000001000000000
000000001110000000100111010000100000000000000000000000
000001000000000000000000000001000000000000001000000000
000000100000000000000000000000001000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
011000000000000000000000000000000001000000001000000000
000000000000001101000000000000001100000000000000000000
010000000000000000000111100000000001000000001000000000
110000000000000000000100000000001101000000000000000000
000000000000000000000110000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000011100000000011000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000101000110100111000000000000001000000000
000000000000001101100010110000100000000000000000000000
000000000000000101100111000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
110000000000000000000010101111011010000001010110000000
100000000000000000000100001011010000111101010100000100

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000101011011011100100100000000
000000000000000000000000000000011101011100100101000001
110000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000011000000010000000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001101101010000010100101000011
100000000000000000000000001011100000111101010100000000

.logic_tile 5 14
000100000000000000000110000000000000000000000000000000
000100000000000000000100000000000000000000000000000000
011000000000000000000000000011011011001000000000000000
000000000000000000000000001001111010010100000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000000000000000010000000001000110000000000000
000000000000000000000010100101001110001001000000100100
000000000000000000000000001000000000000000000110000001
000000000000000000000000000111000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000101100000010110100000000000
000000000000100000000011100000000000010110100000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000001101011101000010000010000000
000000000000001111000011110001111101000000000000000100
000000000000000000000000000000000000001111000000000000
000000000000000111000000000000001101001111000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110111000000000010110100000000000
000000000000000001000010100111000000101001010000000000
000000000000000000000000000101001011000110100000000000
000000000000000000000000001001101111001111110000000000
000000000000000000000110100011100000010110100000000000
000000001100000001000000000000000000010110100000000000

.logic_tile 7 14
000000000000000000000000011000000000010110100000000000
000000000000000000000010011111000000101001010000000000
011000000000000000000000011001111100000110100000000000
000000000000000000000011011101111010001111110010000000
000000000000001111000000000000000000001111000000000000
000000000000001011000000000000001100001111000000000000
000000000000000000000000010000001011001100110000000100
000000000000000000000010010111001111110011000000000000
000001000000000000000000011101001110010111100000000000
000000100000001111000011101001011001000111010001000000
000000000001010001100000000000001100000011110000000000
000000000010100000100010100000010000000011110000000000
000000000000001001100000000000000000000000000110000101
000000000000000001100010100111000000000010000000000000
000010000000000000000111011000000000000000000100000000
000000000000000000000011000011000000000010000000000011

.ramt_tile 8 14
000010110001010011100000010000000000000000
000001000000100000100011011001000000000000
011000010001000000000000000000000000000000
000000001010100000000000000001000000000000
010000100001010111000111100011000000000000
110001000000100001000100001011100000000000
000010000000000000000000011000000000000000
000001000100100000000010011011000000000000
000000000000000000000010000000000000000000
000000000000000001000010000011000000000000
000000000000000001000110101000000000000000
000000000000000000000000000011000000000000
000000000000000000000000001111000000000000
000000000000000000000010001111101010000000
110100000000000001000010001000000000000000
110100000000000000000000001101001010000000

.logic_tile 9 14
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
011011000110000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000111000000000000000101000101
000000000000000000000000000000100000000001000100100000
000010000001010000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000101110000000000000000000001010000100000100000110
100000000110000000000000000000000000000000000110000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000000000111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000011000000010110100000000101
000000000000000000000000000000100000010110100000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010000000000000000101100000010110100101000010
100000000000000000000000000000100000010110100110100000

.logic_tile 11 14
000000000000001000000000000111100001000000001000000000
000000000000000111000000000000001001000000000000001000
000010100000000001000010000111100001000000001000000000
000000000000000000100111110000001111000000000000000000
000000000001000000000011100001100000000000001000000000
000010000000000000000100000000001000000000000000000000
000000000000000101100000000111100001000000001000000000
000000000100000000000000000000101001000000000000000000
000000000000100000000000010111000001000000001000000000
000010000000000000000011000000001010000000000000000000
000000000000000001000010000111000000000000001000000000
000000000000000000100100000000101111000000000000000000
000000000000001000000010010011100000000000001000000000
000000000000001011000011010000001011000000000000000000
000000000000001111000010010011000001000000001000000000
000000000000001011000111000000101101000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
011000000000000101000000001111001100010100001100000000
000000000000000000000000000001010000000001010100000000
000000000000000000000000001111001000010100001100000000
000000000000000000000000000101100000000001010100000000
000000000000001101000000001000001000000100101100000000
000000000000000001000000000001001101001000010100000000
000000000000000000000110011101101000010100001100000000
000000000000000000000010100101000000000001010100000000
000000000000000001100000011000001001000100101100000000
000000000000000000000010000001001100001000010100000000
000000000000000001100000010001101001000100100100000000
000000000000000000000010000000001101000100100100000000
110000001100000000000000000111001100000010000000000000
100000000000000000000000001111011101000000000000000000

.logic_tile 13 14
000000000000000011100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000001000000010000111001011001111110000000000
000000000000000001000100000001011010001111100000000000
000001000000000000000110000011100000000110000100000000
000010000000000000000000000000001001000110000100000000
000000000000100000000000001000001011110100110100000000
000000000000010101000000000101011001111000110100000000
000001000000000001100000000001011011101000110110100000
000010000000000000000000000111001000000000110100100000
000000001010000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000001100000000000000001000000000101111010100000100
100000000000000000000010111111001100011111100100000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 18 14
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000010000000111000010001000000000000000
000000000000000001000000000101000000000000
011000010001000000000000001000000000000000
000000000000010111000000000011000000000000
110000000000000000000000000111100000000000
010000001110000000000000000001000000000000
000000100000000111000010001000000000000000
000010000000001001000000001111000000000000
000010100000000000000000011000000000000000
000000000000000000000011110001000000000000
000000000000001111100000011000000000000000
000000000000001111100011110101000000000000
000000000001010000000000001111000001000000
000000000000101001000000001101001101000100
110000000000000000000000000000000000000000
010000000000001001000011100001001001000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000010011100000000000001000000000
000000000000000000000010000000100000000000000000001000
011000000000000000000110001101011110010100001110000010
000000000000000000000000000011010000000001010100000001
010000000001000001100011001000001000000100101110000011
110001000000000000000100000111001001001000010100000000
000000000000000001100000001000001000000100101110000001
000000000000000000000000000011001101001000010100000100
000000000000000000000110001111101000010100001100000001
000000000000000000000000000111000000000001010100000011
000000000000000101100011101101101000010100001100000101
000000000000000000000000000011000000000001010100000010
000000000000000000000000001111101000010100001100000101
000000000000000000000000000111100000000001010100100010
110000000000001101100011111000001001000100101100000011
100000000000000001000010000011001001001000010100000011

.logic_tile 3 15
000000000100000101100110111001011000100000000000000000
000000000000000000000010100001101001000000000010000000
011010000000001101100000011001011000000000000000000000
000001000000000101000010000001101001100000000000000001
000011000000100000000000000001011001010000000000000000
000000000000000000000000001001101000000000000000100000
000000000000001000000110110000000000000000000000000000
000000000000001101000010100000000000000000000000000000
000000000000000101000000000101100000000000000000000000
000000000000001101100000000000000000000001000000000000
000000000000000000000110001111011011000001000000000000
000000000000000000000000001011011011000000000000000010
000000000100000001100000000000000001001111000100100100
000000000000000000000000000000001001001111000100000010
110010000000010011100000000111101100100000000000000000
100000000000000000110000000001001100000000000000000000

.logic_tile 4 15
000000000010000001100000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000110001111111011111111010000000000
000000000000000000000100001011011111001111100000000000
000000000100000000000000000001011111010110000000000000
000000000000000000000000000101001011001001100000000000
000000000000011101000000011101011111001000000000000000
000000000000000101000010001011001110001000100000000000

.logic_tile 5 15
000000000000000101000111110011001100000001000000000000
000000000000000000000010010000101011000001000010100010
000000100000000111000110110000000000010110100000000000
000000000000000000000010010101000000101001010000000000
000000000000001000000111100000011000000011110000000000
000000000000001111000100000000000000000011110000000000
000000000000000101100000000101000000000000000010000000
000000000000000000000000000011101101001001000000000100
000000000000001001000010001001011100001000000000000000
000000000000000111100100001001111001010100000000000001
000000000000000000000010100111111011111100000000000001
000000000000000000000000000001101001101100000010000001
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001100001111000000000000
000000000000000000000110000101000000010000100010000001
000001000110100000000100001011101100000000000010000000

.logic_tile 6 15
000001000000000101100010110111000001000000001000000000
000000100000000000000010100000101100000000000000001000
000001000000000111000011110001001000001100111000000000
000010000000000111000010100000101110110011000000000100
000110000000000111000011100001001000001100111000000000
000000000000000101000011100000001011110011000000000100
000000000000000101000010100101101001001100111000000000
000000000000000000000000000000001000110011000000000001
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000101001110011000000000001
000000000000000000000000000101101000001100111000000000
000000000000000101000000000000101011110011000000000100
000000100000000000000000000101001001001100111000000000
000001000000000001000010000000001000110011000000000000
000010000000000000000000000101001000001100111000000001
000001000000000000000000000000001001110011000000000000

.logic_tile 7 15
000101000010000111000011100101000000000000001000000000
000000101010000000100110100000001011000000000000001000
000000000000000111000111000101001001001100111000000000
000000000000000000000110110000001011110011000000000100
000000000110000111000011100101001000001100111000000000
000010000010000101000011110000101100110011000000000100
000010100000001101000010110101101001001100111000000000
000001000000001011000111100000101001110011000000000100
000011000000100000000000000001001000001100111000000000
000011000000010001000011110000001101110011000000000100
000000000000100000000000000001101000001100111000000000
000000000001000000000000000000101001110011000000000001
000000101000000000000000000101101001001100111000000000
000001000000000000000000000000001010110011000000000000
000010000001000000000000000001001001001100111000000000
000001000000000000000000000000101000110011000000000100

.ramb_tile 8 15
000100000000000111100111101000000000000000
000010010101000000100111101001000000000000
011000000000000111100000001000000000000000
000000000000000000100011110101000000000000
010000000110000000000000001111100000000000
010000000000010000000011110111100000000000
000000000000100000000111101000000000000000
000001000001001111000100000001000000000000
000000000001100000000111110000000000000000
000010100000110000000110111011000000000000
000010100000000000000000000000000000000000
000000000000001111000000000001000000000000
000000000010010001000000000011000001000000
000000000000100000000000000111101011000000
110010000000000001000000000000000000000000
010001000000100000000010001001001011000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000010010110000000000000000000000000000
000000000001010111100111000001100000010110100000000000
000000000001101101100110110000000000010110100010000000
000001000000001001000000000001111011110000000010000000
000011000000001111100010110101101101000000000000000000
000100000000001000010000001000000000010110100000000000
000000000000000001000000000111000000101001010001000000
000000000000000001000000000101011001100010000000000000
000000001011010000000000001001001100000100010000000000
000011100000001000000000010000000000001111000010000000
000010101010000011000010000000001011001111000000000000
000000000000000000000000001000001100101010100000000000
000000000000000000000000001001000000010101010000000000
000100000000000000000000000000000000000000000000000000
000000001001000101000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000011100001000000001000000000
000000100000010000000011110000001100000000000000001000
000000000000000101000000000111000001000000001000000000
000000000000000000000000000000001110000000000000000000
000001000001000000000000000111000001000000001000000000
000000101000100000000000000000101110000000000000000000
000000001000000000000000000111000000000000001000000000
000000000000000000000011110000101110000000000000000000
000000000000100000000000000001100000000000001000000000
000010000001000000000010000000001101000000000000000000
000000000000000001000010000011100001000000001000000000
000000000000001001000011100000101111000000000000000000
000010100000000001000010010101100001000000001000000000
000000000110001111000111100000101111000000000000000000
000000000000000001000010010001000001000000001000000000
000010100000000001100111100000101101000000000000000000

.logic_tile 11 15
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000011000000000000001000000000
000001000000000000000000000000101111000000000000000000
000000000010001000000000000101100001000000001000000000
000000000000000111000000000000001100000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000001111000000000000000000111100000000000000
000000000000001000000000010000000000000000000000000000
000000000000010011000011000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000011100000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001101011010101001000100100000
000000000000000000000000000101011110011101000100000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011010000001010000000000
000000000000000001000000001101000000000010100000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 15
000100000000000101100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000010101000001011111101110000000010
000100000000000000000000001001011010111110110000000000
000000000000000011100010111101101010010111010000000000
000000000000000000000011010101011011010111100000000000
000100000000000001000110001011001010111111100000000010
000100000000000101000000001001101100011111100000000000
000000000000000001100000011001001100101111110000000010
000000000000000000000010001101001101011111100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010010101010000000000
000000000001010000000000001101000000101010100000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 16 15
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000110000000000000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010100111
000000000000000000000000000000000000000000000011100111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 15
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000011001000010111100000000000
000000000000000000000000001101111111000111010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000000111000000000000000000000000
000000010000000001000010000011000000000000
011000000001010000000000000000000000000000
000000000010101111000000000011000000000000
010000001010010000000011100011100000000000
010000000010100000000000001101000000000100
000000001100000000000111001000000000000000
000000000000000000000100001111000000000000
000000000000000111100111101000000000000000
000000000000101001100100001101000000000000
000000000000000011100000010000000000000000
000000000000100000000011000001000000000000
000000000000001000000000010011000001001000
000001000000001011000011110001101101000000
010010000000010000000000000000000000000000
010001000000100000000010001111001110000000

.logic_tile 26 15
000000000001010000000000000000000000000000100000000000
000000000000101011000000000000001000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000101011000000000101000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000100000000000000
100000000000000000
000000000000000001
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000001
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000100000000
000000000000000001100000001000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010110000001101000000000100100000
000000000000000000000010100000001000000100000100000000
000000000000000000000000000000010000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101100000000000000101000000
100000000000000000000000000000000000000001000100000001

.logic_tile 2 16
000000000000001001100010101000001000000100101110000010
000000000000001011000110010101001100001000010100110010
011000000000000000000010100101101000010100000100000010
000000000100000000000010100001000000000010100101000010
010000000010000101000010101101101000111111110000000000
010000000000000000000010100111011000111011110000100000
000000000000000001100000000011001010000010100000000001
000000000000000001100000000000100000000010100000000001
000000000000001000000000011001011000000000000000000000
000000000000000001000011011001011100000010000000000001
000000000000000000000000000111001010000000000000000000
000000000000000000000000001101110000000001010010000100
000000000000000000000110000101000000000000000000000000
000000000000000000000000001101101111100000010000000001
110000000000000001000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000111100110000011100000000000001000000000
000000000000000000100000000000000000000000000000001000
011000100000000001100000000111011110000001011100000000
000001000100000000000000000001000000010100000101000011
110000000000000111100000010101001000000001011101000000
010000000000000000100010000101100000010100000100100110
000000100001001000000110000000001000001000011101000111
000001001010100001000000000001001001000100100100000010
000000000000000000000000010101101000000001011100100101
000000000000000000000011000101000000010100000100000010
000010000000010101000000010000001001001000011110000101
000000000000000000100010000001001000000100100100000010
000000000000000001100000000000001001001000011100000000
000000000000000000000000000101001101000100100100000011
110000000000000101000000000101101000000001011100000000
100000000100000000100000000001100000010100000100000011

.logic_tile 4 16
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001000000000000000001000
000010000000000000000000000011100000000000001000000000
000000000000001101000000000000001001000000000000000000
000000000000000111000000000111100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000101000010100011100001000000001000000000
000000000000000000100110110000001011000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000001000000010100101000000000000001000000000
000000000000001001000110110000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000000101100000000000001000000000
000000001000001001000000000000100000000000000000000000

.logic_tile 5 16
000000000000000000000000000000011010000011110000000000
000000000001000000000000000000010000000011110000000000
000000000000000000000000011101000001000110000010100000
000000000000000000000011100111101111000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010100000001101000000000001100000010110100000000000
000000000000101111000011110000100000010110100000000000
000000000001010000000000001000011100000010100000000000
000010000000000000000000000101000000000001010010000000
000000000000000001100000000011101111000000010000000000
000000000110000001000000000101011010010000100000000000
000000001000000000000010000111111110000000000000000000
000000000000000000000000001101100000101000000000100001
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 6 16
000010000001000111100110110101001001001100111000000000
000000000000111111100011110000001100110011000000010000
000000000000001000000000010011101000001100111000000000
000000000000000111000010010000101001110011000000000000
000000000001011000000000000000001000110011000000000000
000000000010000101000000000001001111001100110000000000
000000000000000000000000000011011110010110100000000000
000000000000000000000010101111100000010101010010000000
000000100001001101100000011000001110000111010000000000
000000001000000001000010100111001100001011100000000001
000010000000000000000000000111101110000010100000000100
000001000000000001000010000011000000101011110000000000
000100000000001001100111111000011011001011100000000001
000001000010000101000010000111011001000111010000000000
000000000000000101000000000001011001010111100000000000
000000000000000001000000000001101110001011100000000000

.logic_tile 7 16
000000100011000011100010110101001001001100111000000000
000001000100100000100111110000001001110011000000010000
000000000000000000000000000101001000001100111000000000
000000000000000000000010110000101001110011000000000000
000000000100000000000010000101101001001100111000000000
000000000110100111000000000000001010110011000000000000
000000000000000001100000010000001000111100001000000000
000100000000001111000011100000000000111100000000000000
000111000000000000000000000001000000010110100000000000
000000001000110000000000000000000000010110100000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000000
000000100001010000000000000000000000001111000000000000
000001000110000000000000000000001001001111000000000000
000000000000000000000000000000000001001111000000000000
000000000000000001000000000000001011001111000000000000

.ramt_tile 8 16
000000010000000000000000010000000000000000
000000001110000000000011000101000000000000
011010010000010000000000001000000000000000
000000000000000000000000000011000000000000
010011000000000001000000000101100000000000
010000000000000001000000000011100000000000
000001000000000000000010001000000000000000
000000100000000000000010001111000000000000
000000000000001001000000001000000000000000
000100001100000111000010000011000000000000
000000000001010001000010000000000000000000
000000001000100001000000000101000000000000
000000000010100000000000000111100001000000
000000000001010000000000001011001011000000
110000000000100001000000000000000001000000
110100100101011001000010000011001101000000

.logic_tile 9 16
000000000000010000000000000000000001000000001000000000
000000000000000111000000000000001110000000000000001000
011000001010000000010000000011100000000000001000000000
000000100000000000000000000000000000000000000000000000
110000000000000000000000000111001000010100001100000000
110000001110000111000000000001100000000001010101000100
000000101011011001100110010000001000000100101100000000
000100000000000001000010000101001101001000010101000100
000000000001010000000110000101101000010100001100000110
000000000000100000000000000001000000000001010101000000
000000001010001000000000000101101000010100001100000000
000000000100100101000000000101000000000001010101000101
000000000001000000000010010101101000010100001100000000
000000000000100000000010000001100000000001010101000101
110100000001010101100000000101101000010100001100000100
100000000100000000000000000101100000000001010101000100

.logic_tile 10 16
000000000000000000000110000111000001000000001000000000
000000000000000000000100000000001101000000000000010000
011001000000000000000010000111000001000000001000000000
000000100000000000000100000000101001000000000000000000
010000000000000101000011100111000000000000001000000000
110000000000000000100000000000101010000000000000000000
000000000000001011100000010000001000111100001000000000
000000000110000001100011100000000000111100000000000000
000001000000000000000000000011111011000101000100000100
000100100000001111000000000000001010000101000101100000
000000000000001001100000001000011010000010100110000100
000000000000010101000010010011000000000001010101000000
000000001010000000000011110111111011110011000000000000
000000000000000001000111100011111100000000000000000000
110000000000000000000000010000000000000000000000000000
100000000110000000000010101001000000000010000000000000

.logic_tile 11 16
000010100000010000000000000000000000000000001000000000
000001000000000000000000000000001100000000000000001000
011000000000000000000110010001100000000000001000000000
000000000000001101000010000000000000000000000000000000
010000000110000000000111001111001000010100001100000000
110000001000000000000100000011100000000001010100000010
000010000000000000000000001000001000000100101100000000
000000000000000111000000000101001101001000010100000010
000010000000000000000110001111101000010100001100000000
000000000000001101000000000011000000000001010100100000
000000000000000000000000001111101000010100001100000000
000000000000000001000000000101000000000001010100100000
000000100001000000000000011000001001000100101100000000
000001000000100000000010000011001001001000010100000010
110000000000001001100000001000001001000100101100000000
100000000000000001000000000101001001001000010100000010

.logic_tile 12 16
000000000000100000000110010001000000000000001000000000
000000000000010000000010000000100000000000000000001000
011001000000000000000000001111101110110111101100000000
000010100000000000000000001101011100101101111100000000
010000000000000000000010000101101000011110110100000000
110000000000000000000000001001100000110111101100000000
000000000000000001000000000000000001011111100100000000
000000000000000000000010101001001111101111011100000000
000000000000000001100000001001001100000000000000000000
000000000000000000000000000101101001000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001111100000111111110000000000
000000000000000000000000000101100000010110100001000000
110000000000000001000000000000000000000000000000000000
100000100000000000000010000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000001000000100100000000
000010100000000000000000000000001011000000000010100100
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000100000000000010000000000000000000000000000
000000100000010000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 14 16
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 16
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000010000001000000110001000000000000000
000000000000001001000100001111000000000000
011000011100000000000000000000000000000000
000000000000011001000000000011000000000000
110000000000000000000000001111100000000000
010000000000000000000000001101000000000000
000000000000001000000010001000000000000000
000000000000001011000011000101000000000000
000000000000000111000111110000000000000000
000000000000000000100111010001000000000000
000000000000000000000000001000000000000000
000000001010001001000000001101000000000000
000000000000000000000000001111000001001000
000000000000000001000000000001001100000000
110010100001000111000111000000000000000000
110000001010000001000100001001001101000000

.logic_tile 26 16
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
000100000000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000111100011100001100000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000010111000011100000000000000000001000000000
000000000000101111100111110000001001000000000000000000
000000000000000000000111100001100001000000001000000000
000000000000000001000000000000101101000000000000000000
000010000000010000000000000000000000000000001000000000
000001001100100000000000000000001000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001001000000000000000000
000010000000000000000000010111100000000000001000000000
000001001100000000000011100000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000010000000010000000010100101000000000000001000000000
000001000000100000000000000000100000000000000000000000

.logic_tile 2 17
000000000000000101000000000000000001000000001000000000
000001000000001111000011100000001011000000000000001000
011010000000000101000000000001000000000000001000000000
000001000000000000000000000000001010000000000000000000
110000000000000000000000000001000000000000001000000000
110000000000000101000000000000000000000000000000000000
000001000000000000000010000000001000111100001000000010
000010000000000101000000000000000000111100000000000000
000000000000000000000000000000000001000000100000000000
000000000000000111000000000000001101000000000000000000
000000000001000001100000000011100001001001000110000001
000000000000100000000011100000101100001001000110100000
000000000000000001000110000001111010001000000000000110
000000000000000000000100000111001001000000000000000100
110010000000000000000000011011101101010110100010000000
100000000000000001000010001111101110110110100000000010

.logic_tile 3 17
000000000000001001100000001000001000001000011110000110
000000000000000001000000000001001000000100100110010011
011000000001001011100000001000001000001000011110000110
000000001010100101000000000101001000000100100110000110
110000000000100111000110001111001000000001011110000000
110000000001010000000000000001100000010100000100000000
000010000001011000000000001101001000000001011110000000
000000001010000101000000000101100000010100000100000000
000000001100000000000000000111101001010000010110000001
000000000000000000000000000000001000010000010100000000
000000000000000000000000000111000000010110100010000111
000000001110000000000000000000000000010110100000000001
000001000000000001100111110001100000010110100010000111
000000100000000000100110000000000000010110100010000001
110010100000011000000000000101000000010110100010000111
100001000000100001000000000000000000010110100010000000

.logic_tile 4 17
000001000000100000000000010101000000000000001000000000
000000100000001001000011110000100000000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000001001110001000000000000000001000111100001000000000
000000101010001111000011110000000000111100000000000100
000000000000000101100000000000000000001111000010000000
000000000000000000000000000000001010001111000001000101
000000000000000001000000001000000000010110100000000100
000010000000000000100000000011000000101001010011000101
000000000000010000000000000000000000010110100000000100
000000000010100101000000000011000000101001010011000101
000000000000000000000000000000000000010110100000000111
000000000000000000000000000001000000101001010011000101
000000000000010000000000000000001000000011110000000110
000000001100000000000000000000010000000011110011000111

.logic_tile 5 17
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001000000000000000001000
000000000000001000000110100101000000000000001000000000
000000000000100101000000000000101100000000000000000000
000000000000000000000110100011000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000101100000010000000001000000001000000000
000000000000000000000010100000001011000000000000000000
000010101110000001000000000000000001000000001000000000
000001000000000000100000000000001101000000000000000000
000000000001011000000000010000000000000000001000000000
000000000100100111000011100000001001000000000000000000
000010100000000000000000000011000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 6 17
000000000000100000000000011011100001011111100000000000
000000000001000000000011010111101101000110000000000000
000010000000000101000010001111001101000000000000000000
000001100000000101000110101001101111001100110000000100
000000000000000000000010101101100001010110100000000000
000000001010000001000010010011001110100110010000000001
000000000000001001100010001101100001010110100000000000
000001000000001011000010001101101100100110010000000000
000000101000101000000000000000011100001110100000000000
000000000000010001000010001001001101001101010000000000
000000000000000101100010001101011000101000000000000000
000000000000000001000010000001100000000000000000000000
000011001000010001000110000011101010000111010000000000
000011100000100000000000000000001110000111010000000000
000000000000000101100000000001111010011000000000000000
000000000000000000000010000000101011011000000000000001

.logic_tile 7 17
000001000000001000000000011011001011110011000000000000
000010000010000111000011100111111101000000000000000000
000000000000010111100000001111011010000010100000000000
000001000000100000000000000011110000010111110000000000
000000100000111000000010111001111010001100110000000000
000000000000001111000011100111000000110011000000000000
000010000000000001100111100001000000010110100000000000
000001000110000101000000000000100000010110100000000000
000000000000001001000011100000001111010011100000000000
000000000000000001100000000111011010100011010000000100
000000000000000001100000000011001010011100000010000100
000000000010000000000010010101011100111100000000000000
000000000000000101100010010000000000001111000000000000
000000000000000000110010000000001000001111000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramb_tile 8 17
000100000000000000000011101000000000000000
000010110000001111000110001101000000000000
011000000000000111100000000000000000000000
000000000000000111000011101001000000000000
010001001110000000000000001011000000001000
010010000000000000000011100001000000000000
000000000000010000000111000000000000000000
000000000110000000000000001101000000000000
000000000000000101000000000000000000000000
000010000000010000100000000001000000000000
000000000001000000000010101000000000000000
000000000000001111000000000001000000000000
000000000000001000000000011011100001000100
000001000000000111000011101001101111000000
110000000001000000000011100000000000000000
010000001100100000000100001111001110000000

.logic_tile 9 17
000000000000000111100111101000001000000100101100000000
000000000000000111000110010011001100001000010111010110
011000100001000111100010100111001000010100001100000000
000000000000100101100011100101000000000001010101000010
110000000000000000000010110101001001000101000110100000
010000000000000001000010000000101100000101000100000001
000010100001011101000110000011111001100001000000000000
000000001010101001000010100000111011100001000000000001
000000000000001000000010001011011100100000000000000000
000000000000100001000110001101101011000100000001000000
000010100000010001100000011001101000100010000000000000
000001000000100001000010001001011001000100010000000000
000100000000000001100011100001011000100010000000000000
000100000000000000000000000001011011001000100000000000
110100000000000000000000001111011011110011000000000000
100000001010000000000000000101101000000000000000000000

.logic_tile 10 17
000000000000001000000010100101100000000110000100000000
000000000000000001000011100000001000000110000100000010
011000000001000111000010100001100000010110100000000010
000010100000001001100010100000000000010110100011000001
010000000000100111100010010111101010100010000000000000
110000000000000000000010010011111000001000100000000000
000000001000001000000000001001111111010110100000000000
000000000000001011000000001001111110001001010001000000
000010000000000000000110101011001111100000000000000000
000001000000000101000010001011111110000000000000000000
000000000001010001000000010111001011111000110000000000
000010100000100000000010100000001100111000110010100000
000010000000000111100000010001100000101001010000000000
000010000000000000100010001001001101110110110001000001
110000000001011101100110100000000000000000100000000000
100000001010000001000010000000001001000000000000000000

.logic_tile 11 17
000000000000001111000010111000001000000100101100100000
000000000000000101000010000101001100001000010100010000
011000000000001101000010100111001000010100001100100000
000000000000010001000010010001000000000001010100000000
010010100000010000000111000001001000010100000100100000
110001000000101001000010011001000000000010100100000000
000000001110000011100000001001101101100010000000000000
000000000000000000100000000001011111001000100000000000
000000000000001000000000001001000000010000100100000000
000000000000000001000010100001001000000110000100100000
000000000000000000000000000011101100111111000000000000
000000000000000101000000001001001011000000000000000000
000000000000000001100000000101011110101010000000000000
000000000100000000000000000111101100000101010000000000
110000100000000000000000001001011000100010000000000000
100001000000001001000010101001111010001000100000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000001100100000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000101011101000000010000000000
000000000000000000000000000111111011100000010000000100
000000000000001000000000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000000000000000111000000011011101111010000100000000000
000000000000000000100011000001101010000000010000100000
000000000000000011100110000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001000000000000011101110000000000000000
000000000000000000000010100000001101110000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000011100101111110010111100000000000
000000001110001111100000000101011111001011100000000000
000000100000000000000000001011011000000110100000000000
000000000000000000000010011111111100001111110000000000

.ramb_tile 25 17
000000000000000000000000010000000000000000
000000011110000000000011010011000000000000
011000000001010011100000010000000000000000
000000000000000000000011000011000000000000
010000000000001011000000000001100000001000
010000000000001011000000000101000000000000
000010100000000000000000011000000000000000
000000000000000000000011011111000000000000
000000000000000001000010001000000000000000
000000000000000001100100001111000000000000
000000000000011000000000000000000000000000
000000000000000111000000001111000000000000
000000000000000111100000000011000001000000
000000000000100000100011100111101001100000
110000000000010000000011101000000000000000
010000000000100000000010011101001010000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000000000000
000000000010000000000000000000000000000001000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000000000000000000000000000000001000000000
000000000000000000000011100000001001000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001011000000000000001000
000010100000000001100000010011100000000000001000000000
000000001000000000100010010000000000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011110000001001000000000000000000
000010100001000000000110000000000000000000001000000000
000000000100100000000100000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000100000000000000000000000000001000000001000000000
000001000000000101000000000000001000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000010000000000000000000000000111100000000100000
000010000000000000000000000011100000000000000000000000
000000000000000000000000000000000000000001000000000000

.logic_tile 3 18
000000000000000111100000000000000001000000001000000000
000001000000000000100000000000001000000000000000001000
000010000000001000000110000101000000000000001000000000
000001000000001001000110100000101000000000000000000000
000001000000000111100110000000000001000000001000000000
000010100000000000100100000000001010000000000000000000
000000000000000001100010110000000001000000001000000000
000000000100001101100010010000001011000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000100000000000000000000001001000000000000000000

.logic_tile 4 18
000000000000000000000010100101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000010100000000000000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000101000000000001100000000000001000000000
000000000000000101000000000000101101000000000000000000
000000001110000000000111100011100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000110000111000001000000001000000000
000000000000001111000100000000101110000000000000000000
000001000000100000000111100111100000000000001000000000
000010100001000000000000000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000001101000010010000001001000000000000000000

.logic_tile 5 18
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000010000
011000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
110001000000000000000000000000001000111100001000000000
110000100000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110110000001
000000000000000000000000000000000000000011110101000000
000000000011010101000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000001000000111000000000000000000000000000000
100000000000000001000100000000000000000000000000000000

.logic_tile 6 18
000001000000000001100000000011100001000000001000000000
000010100000000101100010100000001000000000000000001000
000000000000001111100111100101100001000000001000000000
000000000000001101000011100000101010000000000000000000
000000001100000111000010100001100000000000001000000000
000000000000000000000000000000001001000000000000000000
000010001010000001000111100001000001000000001000000000
000001000000000101000110100000001001000000000000000000
000100000000000111000000000101100000000000001000000000
000000000000000000100000000000101010000000000000000000
000000000000000001000000000001100000000000001000000000
000000000000000000000000000000101000000000000000000000
000100000000000000000000000011000001000000001000000000
000000000000000000000010000000001010000000000000000000
000000000000100000000000000101000000000000001000000000
000000000100010000000000000000101111000000000000000000

.logic_tile 7 18
000000000100000111100000001101101111010001000000000000
000000000000000000100000000011111000001000100000000000
000000000000000000000000000000011010000010100000000000
000000000000000101000000000001000000000001010000000001
000000000000000101000000001101001111001000000000000000
000000000000010111000000001101001101010000000000000100
000010100001010111100110010101101110000010100000000011
000000000110000000000011100000000000000010100000000001
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011000000010010000000000000000000000000000
000000000000101001000010010000000000000000000000000000
000000000000001001000000010000000000000000000000000000
000000000000100001000011100000000000000000000000000000
000000000000000000000000000101000001011001100000000000
000000001010000000000000000000001101011001100000000000

.ramt_tile 8 18
000010010000000000000111000000000000000000
000000000000010000000000000101000000000000
011000011001000001000011101000000000000000
000000000000000000100000000101000000000000
010000000010000011100011101001100000000000
110000000000000001000000001011100000000000
000000000000011000000010000000000000000000
000000000010000011000100001001000000000000
000000000000000000000000000000000000000000
000000001100000000000010001011000000000000
000000100000000101100000000000000000000000
000001001000000000000010011111000000000000
000010000000010000000010000011100001000000
000001000000100000000010001111001011000000
110100000000000111000000001000000000000000
110100000110000000100000000001001010000000

.logic_tile 9 18
000000000000001011100011110011101101100000000000000000
000000000000000111100111101111101000000000100000000000
000001000000111001000110000000000000000000000000000000
000010001010110001100100000000000000000000000000000000
000100100000001011100000000001111101001001010000000000
000101000000101111000000000011101101101001010000000001
000000000000000111000011100101101111100010000000000000
000001000110001111100000001001001111000100010000000000
000000000000001001000000000000011000110011000000000000
000000000000000001000000000000001000110011000000000000
000010100000000101100011110001011010000011010001000100
000001001110000000000110100001111010000011000000000000
000000000000000111000110000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000010000110000000000000001101011010000010100000000110
000000000110000000000010000101010000000011110000000000

.logic_tile 10 18
000000000000000000000000010000001110000011110000000010
000000000000000000000010000000000000000011110000000111
011010000000000000000110010000000001000000100100100100
000001000000000111000011110000001100000000000011000000
000000000000000111000000011000000001100110010000000000
000000000000000000000011111111001000011001100000000000
000001000001011000000011100001101011100010000000000000
000010001101100111000000001101101101001000100000000000
000000000000001111000011100111011011000010000000000000
000000000110011111100110010111001001000000000000000000
000000000000100001000010000011101001110000000000000000
000000000000011111000000000011011001000000000000000000
000000100000001101100110001000001110100000100000000000
000000000000100101000011111101011111010000010000000000
000010100000000000000010000011001101100010000000000000
000001000000000000000000001011011010000100010000000000

.logic_tile 11 18
000001000000001001100000000001000001000000000100000011
000000100000000001000000000001001000001111000101100010
011000000000100000000000000001101010000010100100000000
000000000100010111000000000000000000000010100100000000
010000000000001001100010000000000000001111000000000000
110000000000000011000000000000001010001111000000000000
000000100000000000000000001000000000010110100010000101
000001000000000000000000001111000000101001010000000100
000010000000000000000110110000001100000011110010000101
000000001010000000000010100000010000000011110000100100
000000000000000000000000000111100000010110100010000101
000000000000000000000000000000100000010110100000100001
000000000000000011000000000101000000101001010000000000
000000000000100000100000000111000000111111110001100000
110000000000000000000110110000001100000011110000000101
100000000001010000000010100000010000000011110010000100

.logic_tile 12 18
000000000000000101100000010001000000000000001000000000
000000000000000000000010000000000000000000000000001000
011000001100000111100000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
010010100000001000000111001000001000000100101100000000
110001000000000101000000000101001001001000010101100101
000001000000100111100000011000001000000100101110000001
000000101110010000000010000001001101001000010101100101
000000000000000000000110001000001001000100101110100001
000010100000000000000000000101001100001000010101000100
000000000000001001100110001000001001000100101100000011
000000000000000001000000000001001100001000010111100001
000000000000000000000000001101101000010100001110000001
000000000000000000000000000101100000000001010101000111
110010100000000000000000001000001001000100101100000000
100000000000000000000000000001001101001000010111000111

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 19 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000101101011001001010000000000
000000000000000000000000000000111101001001010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000010010000000000000000001000000000000000
000001000000000001000000001101000000000000
011000010000000001100011000000000000000000
000001000000000111100011001101000000000000
110000000000000000000000000111100000000000
010000000000000000000010000001000000000000
000010100101000111000111001000000000000000
000001000000100000000111100001000000000000
000000000000000001000000011000000000000000
000000000000000000100011110001000000000000
000000000000000000000000000000000000000000
000000000000000001000000000011000000000000
000000000000000000000000001111000001000000
000000000100000000000010011001101100000000
010000000000000000000000001000000001000000
110000000000001001000000001101001001000000

.logic_tile 26 18
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000000000101000000000000001000000000
000000000000001111000000000000000000000000000000001000
000000000000001000000111110000000000000000001000000000
000000001110001111000111110000001101000000000000000000
000000000000001000000000010101000000000000001000000000
000000000000001111000011110000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000111000001000000001000000000
000000001000001011000000000000001101000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000001011000000000000101100000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 2 19
000000000000001000000000000000000000000000001000000000
000000000000001111000010010000001000000000000000001000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000001110000000000011010000000001000000001000000000
000000000000000000000011110000001100000000000000000000
000000000001010000000000000000000001000000001000000000
000000001010100000000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001001000000000000000000
000000100000001000000000000000000000000000001000000000
000000001010000101000000000000001011000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000001000010000000000000111100000000000010

.logic_tile 3 19
000000001110001111000110010000000001000000001000000000
000000000000000011000010000000001110000000000000010000
000000000000000111000011110111000000000000001000000000
000000000100000000000011010000100000000000000000000000
000001000000100011100111010000001000111100001000000000
000000100001000111100111000000000000111100000000000000
000010000001000011100000000111111000000010000010000000
000000000110100000100000000101111000000000000000000100
000000001110000000000110110000000000010110100010000001
000000000000000000000010101101000000101001010010000001
000000000000010000000000000101101000011100000000000000
000000000000100000000000001011011001111100000000000000
000100001110000000000010000001111000000100000000000000
000100000000000000000000001101101010000000000000000000
000100000000000101100010000001001100011100000000000000
000000000100000000000000001001011011111100000000000000

.logic_tile 4 19
000000001110100000000111010001100000000000001000000000
000000000001010000000110010000000000000000000000010000
000000000000001001100000000101000000000000001000000000
000000000000001001000000000000100000000000000000000000
000001001110000000000011100000001000111100001000000000
000010100000000001000000000000000000111100000000000000
000010000000000011100111110000011000000000110000000000
000000000000010000100110100000001010000000110000000101
000000000000100000000110000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000011000000000000000000000000010110100010000101
000000000100100000000000000111000000101001010001000101
000000001100100000000000000000001001110000000000000100
000000000001010001000000000000011010110000000000000100
000010000010000000000000001001011010001001010000000000
000010000000010000000000001101111101101001010000000000

.logic_tile 5 19
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000010100000000000000011110101100000000000001000000000
000001000000000000000011110000100000000000000000000000
000000000000000111000011100000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001101011100111000101100000000000001000000000
000000000000000111000100000000001100000000000000000000
000000000000001001000000000101100000000000001000000000
000000000000000111000000000000000000000000000000000000
000010100000000000000000000011000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001001000000000000000000

.logic_tile 6 19
000000000000000000000011110101100000000000001000000000
000000000000001111000010010000000000000000000000010000
000010100000001111100111110101100000000000001000000000
000001000000000111100110000000100000000000000000000000
000110000000000000000111110001000000000000001000000000
000100001000000111000111010000100000000000000000000000
000000000000000111100111000000001000111100001000000000
000000001100000001000011110000000000111100000000000000
000100100110000000000110000101111000100010000000000000
000000000000010000000000000001101110001000100000000000
000010000000010001000000000001011000010000110000000000
000001000000000000000000000000111101010000110000000000
000100000001000111100000001101011101000000010000000000
000000000000000000000000000101101111100000000000000000
000000000000000000000010001001101010110011000000000000
000000000000000000000000001001011010000000000000000000

.logic_tile 7 19
000000001011000011100010100001000000000000001000000000
000000000000000000100100000000100000000000000000001000
011000000000001001100000000000000001000000001000000000
000000001000000001000000000000001010000000000000000000
110000000110000000000111000000001000000100101100000000
110000000000100000000000001101001101001000010100000110
000000000000000000000000010000001000000100101110100000
000001001110001101000010000001001101001000010100100010
000001001000000000000110010000001001000100101100000001
000010000010000000000010001101001000001000010110100000
000000000000000000000000000000001001000100101100000101
000000000110000000000000000001001000001000010100100000
000000000000000000000111100101101000010100001100000000
000000000000000000000100001101100000000001010110100000
110000000000000000000110000111101000010100001100000000
100000000010000000000000000001100000000001010110100000

.ramb_tile 8 19
000010000000000000000111100000000000000000
000010110100101111000111000001000000000000
011000000000000111000110001000000000000000
000000000000100000100100000001000000000000
010000000000100111100111010011000000001000
110000001000010000100011110101000000000000
000000100000001001000000001000000000000000
000000001110000111100011110101000000000000
000001000000001001100000000000000000000000
000010000000001011100000001001000000000000
000001000000000000000000000000000000000000
000000100000100000000010001101000000000000
000000000000000000000000001001100000000001
000000000000000000000000001011101100000000
010000100000010000000000000000000001000000
110000100100000000000000001001001011000000

.logic_tile 9 19
000010000000000000000111000101000001000000001000000000
000000000000000000010100000000001110000000000000001000
000100000100010011100000000101100001000000001000000000
000100100000100000000000000000001110000000000000000000
000000000000001011110111000011000000000000001000000000
000000001010001001000000000000101010000000000000000000
000110000000000001000111100101000001000000001000000000
000001000000000111000110000000101010000000000000000000
000000000000000000000011100001100001000000001000000000
000000000000000001000000000000001111000000000000000000
000011100000100000000111000101100001000000001000000000
000011001110000000000110000000101011000000000000000000
000010100000000000000000000011100000000000001000000000
000000000000000000000000000000101100000000000000000000
000100001000000111100010000011100000000000001000000000
000010100100001001000000000000101001000000000000000000

.logic_tile 10 19
000000000101111111000000001101011110100010000000000000
000000001100100111100011111111011001001000100000000000
000000000000000111100111101011111001000111000000000000
000010000000000101000111110101101110001111000000100000
000000000110001000000000011001001011110011000000000000
000000001000011001000011101101011010000000000000000000
000000001010001111000111111111011110100010000000000000
000000000000000001100011101001101110001000100000000000
000000001000001000000110001001111001000000100000000000
000000000000000001000000000111011001000000000000000000
000000000000011000000000010000000000000000000000000000
000010100000101011000010000000000000000000000000000000
000010100000010000000011110101101011000010000000000000
000001001000101001000010000001111111000000000000000000
000000000000000011100011110011011100100000000000000000
000000001100000101100111101111001101000000000000000001

.logic_tile 11 19
000000000001010000000010100101000000000000001000000000
000000000000100000000000000000100000000000000000001000
000000100000101000000010100000000000000000001000000000
000001000000011101000100000000001110000000000000000000
000010000000000000000000000000000001000000001000000000
000000000010000000000010100000001011000000000000000000
000001000001010101000010110000000001000000001000000000
000010100001100101000011010000001010000000000000000000
000000001110000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000000000001000000000000001000000000
000000000010001001000000000000100000000000000000000000
000000000010010000000000000101100000000000001000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000011111001000010100001110100000
000000000000000000000011110011000000000001010101010001
011000000000010000000000001000001000000100101100100001
000000000001100000000000000111001100001000010111000101
010000000000000000000110011101001000010100001110000000
010000000000000000000010000011100000000001010111100100
000000101011010101000000001101001000010100000110100000
000001000100000000000000000111100000000001010101000100
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110001000000000000000000000000000000000000000
000000000110000011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000100001000000000000000011010000100000010000000
100010001110000011000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000001000000000000000
000000010001000000000011110111000000000000
011000000000000000000011000000000000000000
000000000100000000000000000011000000000000
110000000000000000000111100001100000000000
110000000000000001000111101101100000001000
000000000000000001000011101000000000000000
000000001010000000000000001111000000000000
000000000000000001000010011000000000000000
000000000000000000000011001101000000000000
000000000000000000000000000000000000000000
000000000000000000000000001101000000000000
000000000000001000000111000011000000000000
000000000000001011000000001001101101000000
010000000000000001000000000000000000000000
110000000000000000000010000101001110000000

.logic_tile 26 19
000000000000000011000000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 20
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000011
000000000000000000000111001000000000000000000000000000
000000001100000000000100001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001000000000000000001000
000000100000001011100111110000000001000000001000000000
000001000100001111100011100000001001000000000000000000
000000000000000000000110100001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001111100000000101100001000000001000000000
000000000000001001100000000000001000000000000000000000
000000000000000001000010000011000000000000001000000000
000000000000000000000000000000101011000000000000000000
000010100000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000010000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 3 20
000000000000000111000000010001011010010100000000000000
000000000000000000000011010000010000010100000010000100
000010000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000111010000011101110000000000000000
000000000110000111000111010000001110110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001000000000000101101001000100000000000100
000000000000000101000000000101111010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000001000000000000000000000000000000000000

.logic_tile 4 20
000000000000001011100110010101011000010000110000000000
000000000000000001000010001111001101110000110000000000
000000000001011101100010101011111101010010100000000000
000000001010001101000011101011011001000001000000000000
000000000000001001100010100000011110000011000000000000
000000000000000101000000000000001000000011000000000000
000010100000010000000000001111111001110110110000000000
000000000110001111000000001011001010110100010000000000
000001000000000000000110010001001101001001010000000000
000000100000000000000110101101011001101001010000000000
000000000000001001100110011101001000110000000000000000
000000000110000101100110100011011001010000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000001011001100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000

.logic_tile 5 20
000000000000000000000111100011100000000000001000000000
000001000010000000000111100000000000000000000000010000
011010100001110111000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
010000000000000000000000000000001000111100001000000000
010000000000000000000000000000000000111100000000000000
000000000001000000000111100000000000000000000000000000
000010000110100000000100000000000000000000000000000000
000000000000000000000000001111111001000000000100000010
000000000000000000000000001111001011000000010100000000
000011100000100001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001111111000000000000100000000
000000000000000000000000001101000000000001010100100000
110000000001011000000111000000000000000000000000000000
100010001010000101000000000000000000000000000000000000

.logic_tile 6 20
000100000000000111100010101101100001000000000101100000
000000000000001111000000001101001010100000010100000000
011000000100000101000010100101100000101001010000000000
000000000000000101000010100101100000000000000000000000
110100000000000101000011101111111100000000000000000000
110000000000101111100100001101010000000001010000000000
000000000000001101000010001111011010100000010100000101
000000001010000001100010100001011010110000100100000000
000001000000000001100000000101101001100001010000000000
000000000000000000000000000001111100000010100000000000
000000000000000000000110000011111000110000100000000000
000000000000000001000000001001011100100000010000000000
000000100001000101000011000001101010101000000110000000
000001000000100000000000000101001011111000000100100000
110000000000000000000000000001100001100000010000000000
100000000000000001000000000001001001000000000000000000

.logic_tile 7 20
000000000000011001100000010000001000000100101100000000
000000000000000001000011100111001000001000010101110001
011000000000001000000000001000001000000100101100000000
000000000000000001000000001111001000001000010100000011
010000000000000001000110000111001000000101000100100000
010000000000000000000000000000101110000101000110000011
000010000000010111000000001000001010000010100110100000
000001000000100000000000001111010000000001010100000000
000000000000000001000000000111100001010000100110000000
000000000000000000000000001101101000000110000100100100
000010000001010001000000011000011011110100110000000000
000001000000100000000010110111001111111000110010000001
000010100000001001000010010111011101010111100000000000
000000000000001101000010000101001101000111010000000000
110000000000000000000000000011101110010111100000000000
100000000000000001000010000111111100001011100000000100

.ramt_tile 8 20
000000010000000000010000010000000000000000
000000000000000000000011010101000000000000
011010010000010000000111001000000000000000
000000000000000000000100000101000000000000
010000000000000001000000001001100000000000
010000000000000111000000001011100000000000
000010100000000000000010001000000000000000
000001000000000001000000001011000000000000
000000000000000000000010000000000000000000
000000000000000000000010000111000000000000
000000000001010000000010000000000000000000
000000000110100000000010001011000000000000
000000000000001001000000000111000001000000
000000000000001111000010001011101011000000
110010101110010001000000000000000000000000
110001001010100000000000000111001010000000

.logic_tile 9 20
000000000001010000000011100001000000000000001000000000
000000000000100000000000000000101111000000000000010000
000000000000001000000111100001100001000000001000000000
000000001100001111000000000000001111000000000000000000
000000000000000000000011100101000001000000001000000000
000000000000000001000110000000001110000000000000000000
000010000000100111000000000000001000111100001000000000
000001001110000001100000000000000000111100000001000000
000010100000001000000000010011111010100010000000000000
000001000000001101000011011101101100001000100000000000
000000100001001001100111001011011011100010000000000000
000001000000100001000000001001101111001000100000000000
000010000000000000000111000101011101100000000000000000
000001000000000000000100000000101100100000000001000000
000001000001000001000000000000000000000000000000000000
000010000100100000000010000000000000000000000000000000

.logic_tile 10 20
000000000000001000000111000111100000000000001000000000
000000000001011011000000000000001000000000000000001000
000000000000000000000000000011000001000000001000000000
000010000000000000000000000000101011000000000000000000
000010000001010000000000000101000001000000001000000000
000000000000100001000000000000001010000000000000000000
000000000000000001000011100111100001000000001000000000
000000000000010000100010000000101111000000000000000000
000000000000000000000010010111000001000000001000000000
000000000000000000000111000000001011000000000000000000
000000000000011000000000010111100000000000001000000000
000000000000001011000011010000001101000000000000000000
000000000000001000000000000111000001000000001000000000
000000000000001011000010000000101100000000000000000000
000010100000000011100110110011100000000000001000000000
000001000000001001000011000000101001000000000000000000

.logic_tile 11 20
000000000000110000000000010101000000000000001000000000
000000000000000000000010010000100000000000000000010000
000000000000000000000000010000000001000000001000000000
000000000000010000000010000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001000011110000001001000000000000000000
000001100000000000000000000011100000000000001000000000
000001000000010000000000000000100000000000000000000000
000000000000000000000110100000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000011000000000000000000000111011100100010000000000000
000000000000000001000011100101001101001000100000000000
000000000000000101100000000000000000001111000000000000
000000001110000000000000000000001001001111000001000110
000000000000000000000000010000000000010110100010000000
000000000000000000000011010101000000101001010011000110

.logic_tile 12 20
000000000000000000000000010111100000000000001000000000
000000000000000000000010000000000000000000000000001000
011010000000000000000000000111011010010100001100000000
000000000000010000000000000111000000000001010100000000
110000000000000000000110001000001000000100101100000000
110000000000000000000000000011001001001000010100100000
000001000001011001000110010101001000010100001100000000
000000001010000001100010000111100000000001010100000000
000000000000000000000000001101101000010100001100000000
000000000000000000000000000011000000000001010100000100
000010000000000000000000000111101000010100001100000000
000000001010000001000000000111000000000001010100000000
000000000000000001100010101101101000010100001100000000
000000000000000001000000000011100000000001010100000000
110000000000000001100000000101101000010100001100000100
100000001010000111000000000111100000000001010100000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001111011010010111100000000000
000000000110000000000010100001111110000111010001000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000010000000000000000000000000000000000
000000000001010000000011111001000000000000
011000010001000000000011001000000000000000
000000000000101001000000001001000000000000
110000000000000000000110001111100000000000
010000000000000000000110001111000000001000
000010100001010000000000001000000000000000
000001000000000000000011101101000000000000
000000000000000000000000010000000000000000
000000000000000000000011001111000000000000
000000000000001000000111100000000000000000
000000000000001011000100001101000000000000
000000000000000000000010001111000000000000
000000000000000000000010000001101011000001
110000000000000000000111101000000001000000
010000001010000001000011101111001101000000

.logic_tile 26 20
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000011100111000000000001000000001000000000
000000000000000000100000000000001010000000000000001000
000000000000001000000000010011100000000000001000000000
000000000000000111000011000000001001000000000000000000
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000001011100111000011100000000000001000000000
000000000000000011000000000000001000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001010000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 2 21
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001001000000000000010000
000000000000000111100000010000000001000000001000000000
000000000000000000100011100000001000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000001010101100000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010100101101001101011110000000000
000000000000000000000000001111111010010000100000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000011100111000000000000000000001000000000
000000000000000000100100000000001100000000000000001000
000000000000010000000111000000000000000000001000000000
000000000100000000000000000000001001000000000000000000
000000000000100001000000000000000000000000001000000000
000000000001000000000000000000001101000000000000000000
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000001000010000000101010000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010110000001000000000000000000000

.logic_tile 4 21
000000000000000000000000000001101101101011010000000000
000000000000000000010000001101011001010111010001000000
000000000100000101000000000000000000000000000000000000
000000000000000101000011110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000001000000000111111001101110000011110000000000
000000000000100000000111101101011010000011010010000000
000000001100000000000010100101011011010110100000000000
000000000000000000000100001111011000100001010000000000
000000000000001000000000000101011101111011110000000000
000000001010000001000000001011101000100001010000000000
000000000000000000000110001101011001110010110000000000
000001000000000000000100001101001000111011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 21
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000000000000000000001001011100101000000000000000
000000000000000000000000001111100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100001000000000000000000
000000000000000111000000000011001111010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 7 21
000001001110001000000111110000001110101000000000000000
000000100000000001000011001101000000010100000000000000
011010100000000000000011100001011010101000000000000000
000000000000000000000000001001000000000000000000000000
010100000000000000000111001101111110001000000000000000
010100000001000111000000000111101111101000000000100000
000010100000000111100010001101000000000000000101000100
000010000000000000000010100011101110010000100101000000
000000000000000000000000001101011001000110100000000000
000000000000100000000000000011011011001111110000000000
000000000000000001100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000001000000110100001011100000000000100000010
000001000000001011000100000001100000010100000101000000
110000000100001001000000000000000001010000100100000010
100000000000000001000000000111001100100000010100000100

.ramb_tile 8 21
000100000000000000000011100000000000000000
000000010000000000000100000111000000000000
011000000000001111100000000000000000000000
000000001100000111000000000111000000000000
110000000000001111000000001111100000000000
110010100000001111000011101101100000000000
000000000001000001000111000000000000000000
000000000000100000000100001101000000000000
000000100000000000000000001000000000000000
000001001010000000000000001011000000000000
000000000001000000000000000000000000000000
000000001000100000000011000101000000000000
000010000000001011100111000111100001000000
000000000000011011100100000101001000000000
010000000000001000000000000000000001000000
110000000100000101000010011001001000000000

.logic_tile 9 21
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000011000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000000000000000000111011011010110100000000000
000000000000000000000000000001101000010000000000000110
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000001111000000000011100000000000001000000000
000000000000001111000000000000101100000000000000010000
000001000000000001000111010001100000000000001000000000
000000000000001101100110010000101111000000000000000000
000000000001011000000110000101000001000000001000000000
000000001010001011000000000000001100000000000000000000
000100000001001101000010110000001000111100001000000000
000000000000100001100111110000000000111100000000000000
000000000000001000000000001111011100111100000000000000
000000000000000011000000001101000000000000000000000000
000000000000001001100010100101111001110011000000000000
000000000000000011000000000001001011000000000000000000
000100000000001000000000011001111000110011000000000000
000100000000001011000011000011011000000000000000100000
000000000000000000000010001111101010000010100000000000
000000000100000000000000000101110000000011110001000000

.logic_tile 11 21
000000000000000011100111010101100000000000001000000000
000000000000000000100110010000001101000000000000001000
000000000000001011100010110101000000000000001000000000
000000000000001001000010010000001001000000000000000000
000000000000000001100110000001100000000000001000000000
000000000000000000100100000000001001000000000000000000
000000000000001001100110000101000001000000001000000000
000000000000001011100110000000101001000000000000000000
000000000000000101100000000001000001000000001000000000
000000000000000000100010100000001000000000000000000000
000000100000100000000111000101100000000000001000000000
000001000001010000000100000000001100000000000000000000
000000000000000000000000000101100001000000001000000000
000000000110000000000000000000101001000000000000000000
000001000000000000000000000101100001000000001000000000
000010101010000000000000000000101101000000000000000000

.logic_tile 12 21
000000000000000000000011101111001000010100001100000000
000000000000000000000010110101000000000001010100010000
011000000100000101000011101111001000010100001100000000
000000000100000111000010100101000000000001010100000000
110000000000000011100110000111001001000101000100000000
110000000000000000100010000000101010000101000100000000
000010000000101001000111010011011000100010000000000000
000000000000010011000011010111111101001000100000000000
000000000000000000000010001001101000101001010000000000
000000000110000001000010001101110000111101010000000000
000000000001010001100000001111101011100000000000000000
000000000000000000100000000011111111000000000000000000
000000000000001001100110110101011000100010000000000000
000000000001000001000010000011101010000100010000000000
110000000000000000000110011001101000100010000000000000
100000000100000000000010001101011111001000100000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000000000000
000000000000010101000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000001100000100000100000000
000010000000000000000000000000010000000000000110000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000110000100
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000001000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000010000000011100000000000000100000000
000000000000000000000000000000100000000001000110000000
010000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000001
000000000000000000000010000000100000000001000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000001000000000000000000000000000
000000010000000111000000001111000000000000
011000000000001111000000000000000000000000
000000000000001111000011101011000000000000
010000000000000000000010011011000000000000
110000000100000011000011100001000000000000
000000100000000000000000011000000000000000
000000000000000000000010110001000000000000
000000000000000111100010001000000000000000
000000000001010000100100000111000000000000
000000000000001000000011101000000000000000
000000000010000011000000001011000000000000
000000001010000000000111100101000001000000
000000000000000000000100000001101001001000
110000000000000011100000001000000000000000
010000000000000000000000001101001010000000

.logic_tile 26 21
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000010000
000010000001011011000000000000000001000000001000000000
000001000000001011100000000000001000000000000000000000
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000001000000111010001011010000000000000000000
000000000000000001010010001101100000010100000000000000
000010000000000111000111110001001010000001000000000000
000001000000000000000011001101001111000010100000000000
000000000000000111000010001101101001000000000000000000
000000000000000111000010101001011111000010000000000000
000000100001010011100000000011011010101000000000000000
000001000000000001000000000101000000000000000000000000
000000001110000000000000000101101001000000100000000000
000000000000000001000000000000011010000000100000000001
000000100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000001111000011100000000000001
000000000000000000000010001101101001111100000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 3 22
000000000000000111000011110000000001000000001000000000
000000000000000000000011110000001011000000000000010000
000000000000010000000000010111000000000000001000000000
000000000000100000000010100000000000000000000000000000
000000000000001001000110000000001000111100001000000000
000000000000000101000000000000000000111100000000000000
000000100000000001100010010000001000011100000000000000
000001001110000000100010010101011000101100000000000000
000000000000000000000000001111101001101000000000000100
000000000000000000000000001001011010100000010000000000
000010100000000000000110011101011101110000100000000000
000100000000000000000010011101111101100000100010000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001001101010100000000000000000
000000000100001101000000000111101001010100000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000100000001111000111000000000000000000001000000000
000001000000000011000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001000000000000000000000
000000000001010000000000010000000001000000001000000000
000000000000000000000011010000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000100000000000000000000000000001000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000110100101100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000101100000000000001000111100001000000000
000000000000000000100000000000000000111100000000000010

.logic_tile 5 22
000000000000001001100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
011000000000100000000000001001001111000100100000000000
000010100000000000000000000101001100000000010000000000
110000000000000000000000000101111100101100000000000000
010000000000000000000000000001001110101100100000000000
000000000000000011100110001111011010111100110100000000
000000000000000111100000000101101000111110110100000000
000000000000000000000000001011111010111101010100000000
000000000010000000000010000101001110111110110100000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010011000000000010110100000000000
000000000000000000000010001101000000101001010000000000
110000100000000000000000000000011010111101010100000000
100001000000000000000000001111000000111110100100000000

.logic_tile 6 22
000100000000001101000000010000011110000100000100000000
000000000000000111100010000000000000000000000100000000
011001000000000000000000000001001011100000000000000000
000010001010000000000000000101001100000000000010000000
000000000000001101000000000001011100000000000000000000
000000000000000001100000000001001100100000000010000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000111011100000001010011000000
000000000000010001000000001001010000000000000000000000
000000100000000001000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000000010000000000001000001011100000000000000010
100000000000100001000000000111001100010000000000100000

.logic_tile 7 22
000000000000000000000110110001101110000110100000000000
000000000000000000000010101011011011001111110000000000
000000000000000011100000010111101000001000000001000000
000000000000010000000011000000111001001000000000000000
000000000000001001000111010101111011000000010010000000
000000000000000001100010010011011100100000010000000000
000000000000001001000111011011011000001000000010000000
000000000110000011000110011011011101010100000000000000
000000000000001111000011100111111000010111100000000000
000000000000001101100110100101101011000111010000000000
000000000000001000000110000111011010000000000000000000
000000000000000001000000000111010000010100000010000001
000000000001000101000011100101001011000000010010000000
000000000000000001100010000011011010100000010000000000
000000000000000000000111001101001110010111100000000000
000000000000000000000110100001111100000111010000000000

.ramt_tile 8 22
000010010000000000000010011000000000000000
000001000000000000000111010101000000000000
011000010000000000000000000000000000000000
000000000000000000000000000101000000000000
010000000000000001000000000111000000000000
010000000000001001000000000111000000000000
000000000001010001000000011000000000000000
000000000100100001100011001101000000000000
000000000001010000000000000000000000000000
000000000000000000000010010101000000000000
000010100000001000000010001000000000000000
000000000100001111000100001011000000000000
000000000000001011000000000111100001000000
000000000000000101000000001011101111000000
110000100000000000000110110000000001000000
010001000110000000000010101001001010000000

.logic_tile 9 22
000000000000000111000000000000000001000110000000100110
000000000000000000000000001101001011001001000000000000
000010100010000000000000001111000000001001000000000000
000001001101000000000000001011101010000000000000000011
000000000000001011100110100000001010000001000000000000
000000000000000111100100000111001111000010000010000000
000001000001010000000011100000000000000000000000000000
000000101010100011000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000011000111100000001111000000100001000000
000001001100000000000000000101011101000000010000000000
000100000001000111100010000001011011001110000000000100
000100000000000000100100000101001011000110000000100000
000000000000000000000000001000000000000000000000000000
000010100000000000000000000011000000000010000000000000

.logic_tile 10 22
000000000000000001100110000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
011000000000000000000000011000011000000100101100100000
000000000000001101000010001011001000001000010100000000
010000000000000000000010101111001000010100001100000000
110000000000000000000100001111100000000001010100000010
000000000000010001100110001000001000000100101100100000
000000000000000000000000001011001001001000010100000000
000000000000000000000000001000001001000100101100000000
000000000000000000000000001111001100001000010100100000
000000000000001000000110101101101000010100001100000000
000000000000000001000100001011000000000001010100000010
000000000001010000000000011000001001000100101100000000
000000000000000000000010001111001001001000010100100000
110010100000000000000110101101101000010100001100000000
100001000000000000000100001011100000000001010100100000

.logic_tile 11 22
000000000000001001100000010001100000000000001000000000
000000000000001001100010010000101000000000000000010000
000010100000001001100110010001100000000000001000000000
000000000000000011100010000000001000000000000000000000
000001000000000001100110000101100000000000001000000000
000000100000000001100000000000101001000000000000000000
000010000000000000000000000000001000111100001000000000
000000000000000001000011100000000000111100000000000000
000000000000000000000000001111100001110000110000000000
000010100000000000000000001011101001000000000000000000
000000000000001000000010000011101011000011100010000000
000010100000000001000010000000011000000011100010000000
000000000000000000000000001101011010100010000000000000
000000000000000000000000001111001010001000100000000000
000000000001010000000010001000000000010110100010000000
000000000000000000000010001011000000101001010011100000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000101101110000010100100000000
110000000000000000000100000000110000000010100100100010
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000110000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000001111111011001000000001000000
000000000000000000000000001101111010101000000000000000
000000000000000000000000000101100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000001000000000000000001000000100000000000
000000000000000000100010100000001111000000000000000000
000000000000000000000000000011011110010111100000000000
000000000000000000000000000011111010001011100000000100
000000000000000011100000010111001010000110100000000000
000000000000000000100010100111101010001111110000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110000000000000000000000000000000

.ramt_tile 25 22
000000010001000000000111011000000000000000
000000000000001001000011100101000000000000
011000010000001000000000000000000000000000
000000000000001011000000001011000000000000
010000000000000000000000000111000000000000
010000000000000000000000000001100000000000
000010100000000111000000001000000000000000
000001000000100000000011101011000000000000
000000000000010000000111000000000000000000
000000000100100000000000000111000000000000
000000000000000001000111001000000000000000
000000000000100000000110000011000000000000
000000001000010001000000001111100001000000
000000001100100000000010011011101110001000
010000000000000001000000011000000000000000
010000000000100000000011011101001001000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000101100000000000001000000000
000000000000000000000011100000100000000000000000001000
000000000000000000000111000000000001000000001000000000
000000000000000000000111100000001001000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000011100000010011000000000000001000000000
000000000000000000100011100000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000011000011100000001101000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000010000000101110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000011000010000000001010000000000000000000
000000000000010000000000000011100000000000001000000000
000000000000100000000000000000100000000000000000000000

.logic_tile 2 23
000000000000001101000010101111101101101001000000000000
000000000000000011000010100001011001000000000000000000
000000000001011000000000000111111100000100000000000000
000000000000000001000010100001111001000000000000000000
000000000000000011100011110101001011000001000000000000
000000000000000101000010011101101011001001000000000000
000000000000001001000111101011011110110000110000000000
000000000000001011000000001111101000110000100000000000
000000000000000000000010010111001110000000010000000000
000000000000000000000011010000101000000000010000000000
000000000000000101100110010000000000000000000000000000
000000000100000000100011000000000000000000000000000000
000000000000001000000110101011100000100000010000000000
000000000000001101000110000101101001000000000000000001
000000000000000101000010001101001111000000000000000010
000000000000000001000010100101011100000001000000000010

.logic_tile 3 23
000000001100001000000000000111000000000000001000000000
000000000000001011000000000000000000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000001110000111100000000000000001000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000101000000000010000000000000000001000000000
000001000001001101000010110000001101000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000000001000010000000001100000000000000000000
000000000001010000000000000101000000000000001000000000
000000000000000001000010000000001111000000000000000000

.logic_tile 4 23
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000111100111010000000001000000001000000000
000000000000000000100011010000001011000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000111000000000000001001000000000000000000
000001000000000000000000000011000001000000001000000000
000010100000000000000011100000001110000000000000000000
000000000010001000000000000001100000000000001000000000
000000000000001101000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001111000000000000001000000000000000000000
000001000000000000000000010000000000000000001000000000
000000100000000000000010110000001010000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000001111000000000000001111000000000000000000

.logic_tile 5 23
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000100001100000000001100001000000001000000000
000000000110000101000010100000101111000000000000000000
000000000000000000000010100101000001000000001000000000
000000000000000000000011100000101101000000000000000000
000000000000001000000010100000001000111100001000000000
000000000000000001000000000000000000111100000000000000
000000000000000000000111000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000111011101011000010001000000000000
000000000000000000000010001011101101001000100000000000
000000000000001000000110000000000001001111000000000000
000000000000000011000000000000001000001111000000000000
000000000000000000000111000111011011101001000000000000
000000000000010000000111100111111000001001010000000100

.logic_tile 6 23
000000000100100001100000000011111001100010000000000000
000000000000001001000010011111011101001000100000000000
011000000000001001100111110000001010000001000100000000
000000000000000011000011110101001000000010000100000000
010000000000000111000110001011011011010110100000000000
110000000000000001100010000011101110000100100000100000
000000001010000011000010110101000000101111010000000000
000000000000000001000111101101001010111111110000000000
000000000000000111000010101111111110100000000000000000
000000000000000000000000001001011000001000000000000000
000000000000011001000010011000011000010101010000000000
000000000000000001100111001011000000101010100000000000
000000000000001000000011101001101111000000000000000000
000000000000010001000000001111001011010000000000000000
110000000000000111000110010001011011100010000000000000
100000000000000101000010000011101011001000100000000000

.logic_tile 7 23
000010101101000000000011100001100001000000001000000000
000010100000000000000000000000001100000000000000001000
000000000000000111000000000101000000000000001000000000
000000001000000000000000000000101001000000000000000000
000001000110100101100111100101000001000000001000000000
000000100000000111100000000000001110000000000000000000
000000000000000111000000010111100001000000001000000000
000000000000000001100011010000101111000000000000000000
000000001100000000000000000101100000000000001000000000
000000000000100000000000000000101110000000000000000000
000001000001010000000111000111000001000000001000000000
000000000000100111000100000000101010000000000000000000
000000001100100011100111000111100001000000001000000000
000001000000000000100100000000001010000000000000000000
000010100000000011100111000101000001000000001000000000
000000000100000001000010000000001101000000000000000000

.ramb_tile 8 23
000000000000000111100000010000000000000000
000000011110000000100011111101000000000000
011000000001001111000111100000000000000000
000000000000000111100100001101000000000000
010000000000010000000111011111100000000000
010000000001010001000011000001100000000000
000010000000000111100000011000000000000000
000000000000000000000011101001000000000000
000000000000000000000000000000000000000000
000000001010000000000011001011000000000000
000000100000010000000000000000000000000000
000001000000000000000000000001000000000000
000000000000000000000010000101000001000000
000000000000000000000000001111001010000000
110000000001000111000000001000000001000000
110000000100100000100010001101001000000000

.logic_tile 9 23
000001000000000111110010011101100001010110100000000000
000000100000000101100111001011001010001001000001000000
000000000000101111100111010001001011110011000000000000
000000000000001011000011011001101101000000000000000000
000000000000000111000111011011011111100010000000000000
000000000010000000010010001101011001000100010000000000
000101000000001001100111101011001111110011000000000000
000000000000000001000110000011111000000000000000000000
000000000000000001000110001011001111100001000000000000
000000000000000001000010001111111000000000000000000000
000010100000000001000010000111011110100001000000000000
000001000000000000100111101101001000000000000000000000
000100000000000001100010000000000000000000000000000000
000100000000000000000110000001000000000010000000000000
000000000000000001000110011101001101000010000000000000
000000000000010000100011001101101001000100000000000000

.logic_tile 10 23
000000000000000000000000001111001000010100001100100000
000000000001000000000000000011000000000001010100010000
011000000000001000000000001101001000010100001100100000
000000000000000001000000000111000000000001010100000000
110000000000001001100000000111101000010100000100100000
110000000000001011000000001011000000000010100100000000
000000000000000000000000001000000001111001110000000000
000000000001000000000000000011001110110110110000000000
000000101010100000000000010111100001000110000100000000
000001000001000000000010000000001000000110000100000010
000000000000101101000000000000000000000000000000000000
000000000000011101000000000000000000000000000000000000
000010000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000001000000000000000000000001111000001000000
100000000000001101000000000000001010001111000000100010

.logic_tile 11 23
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100011100000000011101011100010000000000000
000000000001000000000010110101011100001000100000000000
000000000000000001100010111011011101100010100000000000
000000000000001101000110000101011001101000100000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101000000001111011001000010000000000000
000000000000000000000000000101001001000010100000000000
000000000001010001000110100000000000000000000000000000
000000000000000001000110100000000000000000000000000000
000000000000000000000010001111100000100000010000000000
000000000000000001000000000111001111001001000000000000
000000000000001101000000000101011100100001000000000000
000010100000000001000000001101011000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000100000010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000001001000000001111011101010111100000000000
000000000000000001000000000001001100000111010000000000
000000000000000000000000000011000000000000000000000000
000000000000000101000000000000100000000001000000000000
000000000000000101000010011011100000101001010000000000
000000000000000000000010001011100000000000000000000000
000000000000001000000000000101011110010100000000000000
000000000000000001000000001101011101001000000001000000
000000000000000000000011100111111100000001010000000000
000000000000001111000110100001110000010110100000000000
000000000000000111000010001101001010000001010000000000
000000000000000001100010100101010000010110100000000100
000000000000001001000000001111001110010111100000000000
000000000000000011100010000001011110001011100000000000
000000000000000000000110010001101100010111100000000000
000000000000000000000010100111001000001011100000000000

.ramb_tile 25 23
000000000000000000000000001000000000000000
000000010000000111000000000011000000000000
011000000000001011100011100000000000000000
000000000100000011100000001011000000000000
110010100001110011000000000101100000000000
110000000000110000000010010001000000000000
000000000000000111000000001000000000000000
000000000100001001100000000001000000000000
000000000000010111100010000000000000000000
000000000000000000000000000101000000000000
000000000000000000000111001000000000000000
000000000000000001000011101001000000000000
000000000000010000000010001011100001000000
000000000000000000000000000101101101000000
010000100000000000000000000000000000000000
010000001110000000000000000011001011000000

.logic_tile 26 23
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000001000000000000010101000000000000001000000000
000001000000010000000010000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000001000011110000000000111100000000000000
000000000000001001100000010000000000000000000000000000
000000000000000011000011010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000001000000000001000001001001000000000000
000000010000000000000000000000101011001001000000000010
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000101100001000000000000000000
000000010000000000000000000101001010100000010000000100

.logic_tile 2 24
000000000000000111100010101101001011010110100000000000
000000000000000101110010100011101001001001010000000100
000000000000000111000111111101001000000001110000000000
000000000100000000000111001101011001000000110000000000
000000100000000101000000000011011010101000000000000000
000001000000000001000010001111000000111100000000000000
000000000000000001000000000001011011101000010000000000
000000000000000111000010000000001000101000010000000000
000000010000000001100000000001011000001001000000000000
000000011010000000000000000101111001001101000000000000
000000010000000000000000000111101111110000010000000000
000000010000000101000000000000111010110000010000000000
000000010000000000000110100101111110101000010000000000
000000010000000000000000000000001111101000010000000000
000000010000001000000110000101001000000001110000000000
000000010000000001000000000001011001000000110000000000

.logic_tile 3 24
000000000000000111100010100111000000000000001000000000
000000000000000000100110110000000000000000000000010000
000000000000001000000000000000000000000000001000000000
000000000000001011000010010000001011000000000000000000
000000000000000111100000000000001000111100001000000000
000000000000000000100010000000000000111100000000000000
000000000000001000000111000001011110110000000000000000
000000000000000011000110110001111111110000010000000000
000000010000000000000010100000000000000000000000000000
000000011010000101000000000000000000000000000000000000
000000010000000000000000000011011001100100000000000000
000000010000000000000000001011001010101000000000000000
000000010000000000000000010101101101000000100000000000
000000010000000001000010010000111001000000100000000000
000010110000000000000110001101011010000001000000000000
000000010000000000000000000101011001001001000000000000

.logic_tile 4 24
000000000000000000000000010101000000000000001000000000
000000000000000000000011000000000000000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001100000000000000000000001000111100001000000000
000000000000000111000000000000000000111100000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000111100000000101000000000000001000000000
000000000000000000100000000000000000000000000000001000
000001000000000011100011110000000001000000001000000000
000010100000000000000011000000001000000000000000000000
000000000000001000000000010101000000000000001000000000
000000000000000011000011000000100000000000000000000000
000000000010001000000000000000000001000000001000000000
000000000000000011000000000000001010000000000000000000
000000010000000000000000000111100000000000001000000000
000000010110000000000000000000100000000000000000000000
000000010000001000000000000011100001000000001000000000
000000010000001011000000000000001001000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000000000000000000000000000
000001010100100000000000000001100000000000001000000000
000000110001000000000010000000100000000000000000000000

.logic_tile 6 24
000000000000000001010110000011100000000000001000000000
000000000000000000000010110000100000000000000000001000
011000000000000000000000000000011110000100101100000000
000000000000001001000000001011011100001000010100000001
110001000000000000000000011000001000000100101100000000
110000000000000000000011110101001101001000010100000001
000000000100000011100000000000001000000100101100000000
000000000000000000100000001011001001001000010100000001
000000110001000001100110111000001001000100101100000000
000001010000100000000110000101001100001000010100000100
000000010000001000000010100111101000010100000100000000
000000010000000001000100001011000000000001010100000001
000000010000000000000010100000011100000011110000000000
000000010000000000000100000000010000000011110000000000
110000010000000001100010100001011000100010000000000000
100000010000000000000100001101101000001000100000000000

.logic_tile 7 24
000000000001010000000110110001100000000000001000000000
000000001010000000000010100000001110000000000000010000
000000000000000001000000000101000000000000001000000000
000000000000000000100000000000101101000000000000000000
000100000100000000000010000011100001000000001000000000
000110000000000000000000000000001111000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000010000000101000111001011001100110011000000000000
000000010000000001100000000011011100000000000000000000
000000010000000011100000000000000000010110100000000100
000000010000000001000000001001000000101001010000000000
000000010000000011100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000001000000011110000000000
000000010000000000000000000000010000000011110000000100

.ramt_tile 8 24
000000010000000000000000001000000000000000
000000000100000000000000000101000000000000
011000010000010111000000000000000000000000
000000000000001001000000000101000000000000
010000000000100000000110101101100000000000
110000000011010001000100000011100000000000
000000100000000001000000010000000000000000
000001000000000000000010010011000000000000
000000010000100011100000001000000000000000
000000010000000000100010000001000000000000
000010110000000111100010001000000000000000
000000010100000001100010011011000000000000
000001010000000000000000000111100001000000
000000110000000000000000001011001101000000
110000010000000001000000001000000001000000
110000011010000001000000000011001000000000

.logic_tile 9 24
000000000000001000000010000001000000000000001000000000
000000000000001111000100000000101100000000000000001000
000010000000001000010110010001100001000000001000000000
000000000000001111000111100000101111000000000000000000
000000000000000111100000000101100000000000001000000000
000000000000000000100010010000101010000000000000000000
000100000000000001000000000001000001000000001000000000
000000000000001001100010010000001100000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000000001000000000000001111000000000000000000
000000011000110101000000000101100000000000001000000000
000000010110000000000010010000001011000000000000000000
000000010000000000000000000111100001000000001000000000
000000010000000000000000000000001000000000000000000000
000000010001000000000010000011100001000000001000000000
000000010100100101000010100000101001000000000000000000

.logic_tile 10 24
000000000000000000000000010111100000000000001000000000
000000000000000000000011100000001001000000000000001000
000000000000000000000010100001100001000000001000000000
000000000000001111010000000000001011000000000000000000
000000000000001011100010000101000000000000001000000000
000000100000000111100011110000001011000000000000000000
000000000000001000000011100101000000000000001000000000
000000000000000111000010000000001110000000000000000000
000000010000000000000110100011000001000000001000000000
000000010100000000000000000000101011000000000000000000
000000010000000000000000010111000001000000001000000000
000000010000000000000010100000101010000000000000000000
000000010000101000000010000101000001000000001000000000
000000010001000101000000000000101111000000000000000000
000000010000001000000010000011100001000000001000000000
000000010000001101000000000000101001000000000000000000

.logic_tile 11 24
000000000000000001100000000000011110000100000100000000
000000000000000000000010010000010000000000000100000100
011000000000001000000010100011111010100010000000000000
000000000000000001000011101111111110000100010000000000
110000000000000101000000010000000001000000100100000000
010000000000000000100010000000001100000000000100000100
000000000000000000000010000000001000000100000100000100
000000000000000000000010100000010000000000000100000000
000000010110000000000000000101101011100001000000000000
000000010000000000000011110000111111100001000000000000
000000010000000111100010001001101011001100000000000000
000000010000001001100110000011101110000100000000000000
000000010000001000000010110000011100000100000100000000
000000010001010101000110100000010000000000000100000100
110000010001010000000010001001101110000011100000000000
100000010000100001000011101001011000000011110001100000

.logic_tile 12 24
000000000000100111000000001000000000000000000110000000
000000000001010000000011110111000000000010000101000000
011000000000010000000000000000000001000000100100100000
000000000000000000000000000000001110000000000101000000
010000000000000000000000000011000000000000000100000000
010000000000000000000000000000100000000001000101000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000111001011100000101001010000000000
000000010000000000000100000011001110110110110000100010
000000010000000101000000000000000000000000100110000001
000000010000000001100000000000001000000000000100000000
000000010000000101000011100000000000000000000110000001
000000010000000000100000001111000000000010000100000000
110000010000000111000000000000000000000000000000000000
100000010000001001000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010110000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000010110000000000000111001000000000000000
000001000100000000000000000111000000000000
011000010000000000000111000000000000000000
000000000000000000000100001001000000000000
110000000000000000000000001111000000000000
110000000000000000000000001011100000000000
000000000000000000000000011000000000000000
000000000000000000000011011001000000000000
000000010000000000000000000000000000000000
000000011010000111000000000111000000000000
000000010000001011100000011000000000000000
000001010000001011100011110011000000000000
000010010000001111100111101101100000000000
000000010000001111000110001111101100000000
110000010000000111000011101000000000000000
010000010000000000000111101111001110000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000010
000100000100000000
000011111100000000
000001111100000001
000000000100000010
000000000100110000
001000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 25
000000000000000001100000010001000000101001010000000000
000000000000000000000010011101001001100000010000000000
000000000000000000000010110001111110101000000000000000
000000000000000000000010000000100000101000000000000000
000000100000001000000110000001111010010110100000000000
000000000000001001000100001011111110010110000000000000
000000000000000000000111000000001111011100000000000000
000000000000000000000111111011011001101100000000000000
000000010000001000000011110111001010111100000000000000
000000010000000101000110111001001011110100000000000000
000001010000000000000000001111011101001111000000000001
000000110000000000000010001101011001000111000000000000
000000010000001101100010100101000000100000010000000000
000000010000000101000000000000001100100000010000000000
000000010000000101000000001101101111010110100000000000
000000010000000000000000001001101011100001010000000000

.logic_tile 2 25
000010100000001011100000010101101100000011100000000000
000000000000001111000010010000011101000011100000000000
000000000000000101000011110001001101110100000000000000
000000000000000000000010101111101010010100000000000100
000100000000000101100111000101001101000001000000000000
000100000000000111000111101101001111000000000000000000
000000000000000001000111001111011001100000110000000000
000000000000000001000110100001011001110000110000000000
000000110000001101100010011101101010100000010000000000
000000010000000101100010000101111010110000010000000000
000000010000000000000000001101111100010111100000000000
000000010000001001000010001111101000111011110000100000
000010110000001001000000001001001110000001000000000000
000000010000001101000011001011001000010010000000000000
000000010010000000000010011111001010101000000000000000
000000010000000000000010000001000000111100000000000000

.logic_tile 3 25
000000000000000000000110101001101101000000000000000000
000000000000000000000100000011001110000100000000000000
000000000000000111000110000101000000101001010000000000
000000000000000000000010011011000000000000000001000000
000100000000000111100110111101011000000111010000000000
000100000000000001100111000101111111000001010000000000
000001000000000001100000001101001100110101100000000000
000010000000000000000000001111111010111010110000000000
000000010000000001000111001111101110000000000000000000
000000010000000000000010001001011110100000000000000000
000000010000001000000000000011101100000001010000000000
000000010000000011000010101001110000010100000000000000
000000010001000001000110110101011110001111000000000000
000000010000100000000010101011011011001101000000000000
000000010000000101100000000011101100111100110000000000
000000010000000001000010101001111010100011110000000000

.logic_tile 4 25
000010100010100111000000001101100000000000000000000000
000000000000000000100011110001101001000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000100000111000000001001001101000000000000000000
000000000000000000000000000001011001100000000000000000
000000000000000000000011100101111000101000000000000000
000000000000000111000010110000100000101000000000000000
000001010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010011101011000000000000000000
000000010000000000000011001111101010000100000000000000
000000010000001000000000011101101111010000000010000000
000000010110000001000010001011001001000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000

.logic_tile 5 25
000000100000000000000000010101100000000000001000000000
000001000000000000000011000000000000000000000000010000
011000000000000000000000000001000000000000001000000000
000000000000000000000011110000100000000000000000000000
110010100000000000000000000000001000111100001000000000
110000000000000001000000000000000000111100000001000000
000000000000100000000000000000011000111101010000000000
000000000001000111000000000101010000111110100000000000
000001010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000001010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000110000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
110000010000000000000000000000000001000110000100000000
100000010000000000000000000101001101001001000100000000

.logic_tile 6 25
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
011000000000000000000000010000011000000100101100000000
000000000000001101000010000111001000001000010100000001
010000000000000000000010000000001000000100101100000000
110000000000000000000100000011001101001000010100000010
000000000000000001100110000111001000010100001100100000
000000000000000000000000000111100000000001010100000010
000000010000001000000000010111101000010100001100000000
000000010000001101000010000011000000000001010100000010
000000010000000000000000000101101000010100001100000000
000000010000000000000000000111000000000001010100000010
000000010000001000000110000000001001000100101100000001
000000010000001101000000000011001001001000010100000010
110000010000001000000000000101101000010100001100000000
100000010000000001000000000111100000000001010100000010

.logic_tile 7 25
000000000001000000000000000111100000000000001000000000
000000000000100000000000000000100000000000000000001000
000001000000000101000110000011000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000110000000001100010110000000001000000001000000000
000000010000000000100111100000001101000000000000000000
000000110000000000000000000000000000000000001000000000
000001010000000000000010110000001101000000000000000000
000001010000000000000000010000001000111100001000000100
000010110000000000000011100000000000111100000000000000
000000010000000000000000010000000000001111000000000000
000000010000000000000010010000001100001111000000000010

.ramb_tile 8 25
000000000010000000000011000000000000000000
000000010000000000000000001111000000000000
011000000000001000000111000000000000000000
000000000000001111000000000111000000000000
010010100000000111000010001111000000000000
110000000000000000000011101101100000001000
000000000000010000000011100000000000000000
000000000000000000000000001101000000000000
000000010000000000000010001000000000000000
000000010000000000000000001011000000000000
000000010000000000000010011000000000000000
000000010000000001000010111011000000000000
000010010000101000000111000011000001000000
000000010000001011000011100101101000100000
110000010000000000000000001000000000000000
010000011010000000000000001001001001000000

.logic_tile 9 25
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000011110000000101100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001010111100000000000001000111100001000000000
000000001010000000100000000000000000111100000000100000
000000110000000000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000010110001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100011010010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000100000000000010101100000000000001000000000
000000000110000000000010010000001001000000000000010000
011000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
010000000000100000000111100000000000000000001000000000
110000000001000000000111110000001101000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000111000000000000000000111100000000000000
000010110000000101000000010111100000000000000100000000
000000010000000000000010110000100000000001000100100010
000000010000000001000000000000001110000100000100000100
000000011100000000000010000000010000000000000100000000
000011110010000101100010100000001100000100000100000000
000000010000000000000000000000000000000000000110000000
110000010000000000000000000111011100111101010000000000
100000010000000000000010101101010000111100000010100000

.logic_tile 11 25
000000000000001000000010111011011101011111110000000000
000000000000000111000110011011111000111111110000000000
011000000000001101100111100011101110010100000010100101
000000000000001111000100000101010000000000000001100000
110001000000001000000011100000001010000100000100000000
010010100000001111000010110000010000000000000110000000
000000000000000111000111111101101011010111100000000000
000000001100000000000010001101111000001011100000000000
000000010000000101000110011011101100010111100000000000
000000010000010111100010101101001001001011100000000100
000000010000001001100110001001000001001001000000000000
000000010000000111000010011001001111000000000000000111
000000010001010000000011110000001000000100000100000000
000000010000000000000011010000010000000000000100000000
110000010000000000000000010011011011000110100000000000
100000010000000000000011111111001100001111110000000000

.logic_tile 12 25
000000000000000101000000001001111110000110100000000000
000000000000000000100011101111101101001111110000000000
011000000000000000000011110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
010000000000000000000000000001000000000000000000000000
010000000110000000000000000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000010010000000000000001001111010000110100000000000
000000010000000000000011111001111101001111110000000000
000000010000100000000010100000000001000000100100000000
000000010000000000000110110000001101000000000100000001
000010010000000101000000001000000000000000000100000000
000000010000000000100000001011000000000010000100000000
110000010000001000000110000000001110000100000100000000
100000010000000111000000000000000000000000000100000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000001000000000000011000000000000000
000000010100100011000011011011000000000000
011000000000000111000111000000000000000000
000000000000000000000011101011000000000000
010000000000000111100000000101100000000000
010000000000000000100010000101000000001000
000010100001000000000000011000000000000000
000000000000000001000011100001000000000000
000000010000000000000010010000000000000000
000000010000000000000111011011000000000000
000000110000001000000000010000000000000000
000001010000000011000011100111000000000000
000000010000000000000000000001100001000010
000000011110000001000000000001101001000000
110000010000000000000000001000000000000000
010000011010000000000000001101001011000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010010000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000001000000000000000000000011001111011100000000000000
000010100000000101000000000101101011001100000000000000
000000000000001000000111001111111000000001010000000000
000000000000001001000111100011000000000000000000000000
000000000000001001100010100101101011000001000000000000
000000000000000011100010101111101100000110000000000000
000000000000000000000010111001000001010110100000000000
000000000000000101000011001011001001000110000000000000
000000000000000101100110001111011011000000010000000000
000000001000000000000011111101101110010110100000000000
000000000000001111100010000111011001000000000000000000
000000001100000001100100000011111011001001010001000000
000000000000001000000110110101100000001001000000000000
000000000000000101000010101111101101010110100000000000
000000000000000101100000010101001011010100000010000000
000000000000000000000010101101011111101100000000000000

.logic_tile 2 26
000000000000011101000110010001101000010100000000000000
000000000000000011000011100001010000111100000000000000
000000000000000111100111011011001010100000010000000000
000000000000001111000111001011111000100001010000000000
000000000000000001100010100001011100010010100000000000
000000000000000000100011100000001110010010100000000000
000000000000000000000010101111101000010100000000000000
000000000000000101000010001001010000000000000000000000
000000000000000000000000010011111011000011100000000000
000000000000000000000010010000001001000011100000000000
000000000001110101000010100000001011000010000000000000
000000000000100000000000001101001100000001000000100000
000000000100000111000000000101111101000111000000000000
000000000000000000100000000000101011000111000000000000
000000000000000101100000001000011000010000110000000000
000000000000000000100000000001001001100000110000000000

.logic_tile 3 26
000000000000000001000010000000000001000000001000000000
000000000000000000110100000000001000000000000000001000
000000000000100000000000000000000000000000001000000000
000000001100001101000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000001000000010000011100001000000001000000000
000000000000000111000100000000001111000000000000000000
000000000000000101100000000111100000000000001000000000
000000000000000000000010010000101000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001100000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110010000010
000000000000000000000000000000000000000011110001000110
000010100000100000000000000000000001001111000100000110
000000000101010000000000000000001001001111000110000000
110000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000001011100000000000001000000100101100000000
000000000000000001000000000101001000001000010100010010
011000000000001000000000000111001000010100001100000000
000000000000000001000000000001000000000001010100000010
010010000000001011100111100000001000000100100100100000
110000000000000011000100000101001101001000010100000010
000000000010000000000000000111000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000010010001000001000110000100000000
000000000000000000000010000000001000000110000100100010
000000000000000000000000000111101110000000000000000000
000000000000000000000000001011111010000010000000000000
000000000000000001100010000101000000010110100000000000
000010000000000000000000000000000000010110100000000000
110000000000000000000110000111011110001000000000000000
100000000000000000000100000101111101000000000000000000

.logic_tile 7 26
000000000000000000000110100101000000000000001000000000
000000000000010000000011100000100000000000000000001000
000000000000000111000111010001100000000000001000000000
000000000000000000000111000000101100000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000001111100010000000001001000000000000000000
000000000000000011100110110011100001000000001000000000
000000000000000000100010100000001011000000000000000000
000000000000000111000000000001000001000000001000000000
000000000000010000100000000000101100000000000000000000
000000000000000001100000000000001000111100001000000000
000000000000001111000000000000000000111100000000000000
000000000000000011100000001001111101000011110000000000
000000000000000000000000000101101011000011010000000001
000000000000000000000000000101001111101001010010000000
000000000000000000000000000101001000111101110000100000

.ramt_tile 8 26
000000110000000011100010000000000000000000
000001000000000000100100000101000000000000
011010110001010000000011100000000000000000
000000001010000000000000000101000000000000
110000000000000001000000000001100000000000
110000000000001001100000000111100000000000
000000000000000001000010000000000000000000
000000000000000000000000000001000000000000
000000000000000011000000001000000000000000
000000000000000000000010011101000000000000
000000000000000001000010001000000000000000
000000001010000000000110000011000000000000
000000000000000101100111000011000001000000
000000000000000000100000001011001101000000
010100000000000000000000000000000001000000
110000000000000000000000001001001101000000

.logic_tile 9 26
000000000000000000010000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000001000000000000000010000000001000000100100000000
000000001100000000010011100000001011000000000100000000
110100100000000000000000011000000000000000000000000000
010101000000000000000011100111000000000010000000000000
000000000110000000000000010000000000000000100100000000
000000000100000000000011110000001011000000000100000000
000000000001000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000010000001010000000000000000001000000100000100000000
000000001010100000000000000000010000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000000000011000000100000100000000
100000000000000000000000000000010000000000000100000000

.logic_tile 10 26
000000000000000001100000000000000000000000100100100000
000000000000000111100000000000001100000000000100000000
011000000000000001100000000000000001000000100100100000
000000000000000000100000000000001100000000000100000000
010000000000000101100111000111100000000000000100100000
110000000001010000000000000000000000000001000100100001
000010100001010000000000000000000000000000000100100000
000001000000100001000000001111000000000010000100000001
000000000000000000000010000000000000000000000100000000
000000000000000101000000000001000000000010000100100100
000000000000001101100110100000011100111001010000000010
000000000000001011000000001011001000110110100000100000
000000000000000000000000010101111001010111100000000000
000000000000000000000010100101001100000111010000000100
110000000000001000000000000000000001000000100100000000
100000000000000101000000000000001101000000000100100100

.logic_tile 11 26
000000000000000000000111000000000001000000001000000000
000000000001000101000100000000001110000000000000001000
000000000000000111000000001111111110010100001000000001
000010000000001101000000000001100000000001010001000000
000000001010100000000111001000001001000100101010000001
000000000001010000000010110101001000001000010000000100
000000000000000111000000000001001000010100001010000100
000000000000000000000000001001000000000001010001100000
000010000000000000000000000000001001000100101000000100
000000000000001101000000001101001100001000010010000010
000000000000011000000000000000001000000100101010000010
000000000100100011000000001001001011001000010000000010
000000000000000000000000000111101000010100001000000100
000000000000000000000000001101000000000001010000000011
000000000000001101000110100011001000010100001000000100
000000000000000101000000001001000000000001010001000011

.logic_tile 12 26
000000000000001000000110011000000000000000000100000000
000000000000001111000011110001000000000010000100000100
011000100001011101100000000001001111111001010011100000
000001000000000101000011110000001101111001010010100000
010000000000000000000010001101011111000001000000000000
010000000000000101000010110111111010000001010000000000
000000000000000001000000001111101010010111100000000000
000001000000000101000000000011011100000111010000000000
000000000000000011100000001101101001011111110000000000
000010000010000000000000001001011101111111110000000000
000000000000000011100111001000000000000000000100000000
000000000110000000100110000001000000000010000100000000
000000000000000001100010010000001110000100000100000000
000000000000001101100010000000000000000000000100000010
110000000000000001100000010000001110011111110000000000
100000000000000000100011011111011010101111110000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000010000000000000000001000000000000000
000000000000001001000000000101000000000000
011000010001001011100000001000000000000000
000000000110101011100000000111000000000000
110000000000000000000000000111000000000000
010000000000000000010000000001100000001000
000010000000010111000111001000000000000000
000000000000000000000111101111000000000000
000000000000000000000011100000000000000000
000000001010000000000010000111000000000000
000000000000010000000000001000000000000000
000000000000001111000000000001000000000000
000000000000001001000000001011000001000000
000000000000000111000010001101101100000001
010000000000001000000000001000000000000000
010000001000001111000011101101001110000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000010
000100000000000000
000000000000000000
000001010000000001
000000000000000010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 27
000000000000000101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000011101100000011010000000000
000000000000000000000000000000011011000011010000000000
000000000000000000000010000001011010001100000000000000
000000000000000000000011110111011011011100000000000000
000100000000001000000110000000000000000000000000000000
000100000000001001000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011101101011000001010000000000
000000000000000000000011100101111111001001010000000000

.logic_tile 2 27
000000000000000000000110100111100000000000001000000000
000000000000000000000111100000000000000000000000001000
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001010000000000000000000
000000000000000111000011100000000000000000001000000000
000000000000000111000000000000001011000000000000000000
000000000000000011100000000101000000000000001000000000
000010000000000000100000000000001001000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000010100000001000000000000101100000000000001000000000
000001000110000101000000000000001001000000000000000000

.logic_tile 3 27
000000000000000000000000000111100000000000001000000000
000000000000000000000010000000100000000000000000010000
000000000000000000000000010011100000000000001000000000
000000000000000111000010010000100000000000000000000000
000010000000100000000000000000001000111100001000100000
000000000001010000000000000000000000111100000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000001000000000010110100000000000
000000000000000000000000001001000000101001010000000110
000000000000001000000000001111011100000100000010000000
000000000000000011000011100111001111000000000000000000
000100000000000001000000011000000000001001000000000001
000100000000000000000011011001001001000110000000100000
000000000000000000000000000001111010101000000000000000
000000000000000001010010100000000000101000000000000000

.logic_tile 4 27
000000000000000000000000000101100000000000001000000000
000000000000100000000000000000000000000000000000001000
000000000000000101000010100001100000000000001000000000
000000000000001101100100000000000000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000001101000110100000000001000000001000000000
000000000000000101000100000000001101000000000000000000
000010000000000000000010100000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000010000000000000000000101011000000000000000000
000010000001010101000000000111100000000000001000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 5 27
001000000000000000000010100000000001000000001000000000
000000000000000011000100000000001111000000000000001000
000000000000000101000010100001000001000000001000000000
000000000000000000100100000000001001000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000011000000000000001110000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010000001000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000100010110000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000001100010100000000000000000001000000000
000000000000000000100100000000001101000000000000000000

.logic_tile 6 27
000000000000101101000111111101001000010000000101000101
000000000011010111100110001011011011010010100110100000
011000000000000101000000010001011100010100000110100101
000000001110001111100010001001001011010000100100000000
010000000010001011100010100101111100111101010000100000
010000000000000111100110110000000000111101010000000000
000000000000001000000010100001011000000000100110100101
000000000000000001000100000001001100010100100100000000
000000000000000101000000010001000000110000110000000000
000000000000000000100010101011101000110110110000000100
000000000000010101100000000001011010010000100111000000
000000001010101101100010101001011111010100000100000000
000000100000000000000000000001011111010100000101100000
000001000000000000000011100001111001001001000100000000
110000000000000000000000001001001010000100000100000100
100000000000000000000010110001001001010100100100100000

.logic_tile 7 27
000000001100000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000001110001000000000000000000001000000100100100000
000000000001000011000000000000001101000000000100000010
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000000000000011110000000000000000000000000000
000001000110000000000000000101101011101001010000000000
000000100000000000000000001001001110001001010000000000
110010100000000001100000000000000000000000000000000000
100000000010000000100000000000000000000000000000000000

.ramb_tile 8 27
000001000000000111100111001000000000000000
000100010000000000100111001001000000000000
011000000000001000000000010000000000000000
000000000000001111000011001001000000000000
110000000000001000000000011111000000000000
010000000000001111000011000001100000001000
000000000001001000000111100000000000000000
000000000000100111000110000001000000000000
000000000000000000000000000000000000000000
000000000000000000000011111001000000000000
000000000000000000000000001000000000000000
000000000110001001000000000101000000000000
000000000000000000000000001101100001000000
000000000000000000000010000111101011000100
110000100000000011100000000000000000000000
010001000000000000100000000101001011000000

.logic_tile 9 27
000000000000000000000000010001111011010111100000000000
000000000000001101010011010001101101001011100000000001
011010000000000000010010111011111011010111100000000000
000000000000000000000011111011101010000111010010000000
010000000000001000000010110000001010000100000100000000
010000000000001111000011110000000000000000000100000000
000110000000000101000010111101011101010111100000000000
000000000000001101000110000101111011000111010010000000
000000001000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000100000000
000001000000000000000110001101101111010111100000000000
000010000000000000000010100101111110000111010000000000
000000000000000000000010000000000001000000100100000000
000000001011000000000000000000001001000000000100000000
110000000000001111000000000111100000000000000100000000
100000000000000001000000000000000000000001000100000000

.logic_tile 10 27
000000000000000101000010000001111001011111110000000000
000000000000000101100110110101101010111111110000000000
011010000000001111100110001011011111000110100000000000
000001000000000001000010110111011010001111110000000000
110001000001001111000000011111101011010111100010000000
010010000000001111000010100011111001001011100000000000
000000000000000101100010111000011000011111110000000000
000000000000001001000110010011001001101111110000000000
000000000000000101100110111101001111000110100000000000
000000000000001011000010011111001100001111110000000000
000000000000000001100010101001011010000000100000000000
000000000001001101000110101011011100000000110000000000
000000000000001000000000000000011010000100000100000000
000000000000000011000000000000010000000000000100000000
110000000001010000000010110011101000000110100000000000
100000000000101101000010000001111101001111110000000000

.logic_tile 11 27
000000000000101011100010100000001000000100100010000000
000000000001011011000011100001001011001000010000010010
011000000000000000000011100111101110000110100000000000
000000000000001101000111101111111000001111110000000000
010000000000001101100110100111001011011111110000000000
010000000000000011000000001011001010111111110000000000
000000000000000001000010100000011010000100000100000000
000000000000000000000000000000010000000000000100000000
000000000000000001000111000011011101111111100000000000
000000000000000000100011110101111000101111010000000000
000000000000000111100110000000000000000000000100000000
000000000000001101000000001001000000000010000100100000
000000000000001101100010000111011000010111100000000000
000000000000000101100010111111111110000111010000000000
110000000000000000000110100011111001001000000000000000
100000000000000000000000000011011100001101000000000000

.logic_tile 12 27
000000000000000000000011100111111101000110100000000000
000000000000001101000011101111011010001111110000000000
011000000000000000000111110011100000000000000110000000
000000000100000111000010000000000000000001000100000000
010000000000011000000000001111111111000110100000000000
010000000000000101000000000001101001001111110000000000
000000000000000101000111000111100000000000000100000000
000000000110010000000100000000000000000001000100000000
000000001100000000000010100001111100000010100010000101
000000000000000000000100000000100000000010100000000010
000010000010001001100010100001011010110110100000000000
000000000000001001000100001011011001111111110000000000
000000000000000001100110000000000000000000100100000000
000000000000000000100000000000001110000000000100000000
110000000000000001100000000000000000000000100100000000
100000000000010001100010110000001010000000000100000000

.logic_tile 13 27
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011001000000001000000000000000000000000000000000000000
000100100000000101000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000100000010000000000000000000000000000000100000000
000010001000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000100000000
011000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000100000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110100011001010000001010000000000
000000000000000000000100000000000000000001010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000010100000010000000011110000000000000000
000001010000100000000011010011000000000000
011000000001011000000000000000000000000000
000000000000100011000000001011000000000000
110000000000000000000000000101000000000000
010000000000001001000010011111000000000100
000000000001010000000000000000000000000000
000001000000000000000000001001000000000000
000000000000000000000010000000000000000000
000000001010101001000010011001000000000000
000000000000000000000000001000000000000000
000000001000000000000000001111000000000000
000000000000000000000010011111000001000000
000000000000100000000011010111101111000100
010000000001000011100111001000000000000000
010000000000000001000110010111001011000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000100000000000000000011010000000000000000000000000000
000000000000100000000000000000001000000100000000000000
000000000001000000000000000000010000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000010
000100000000000000
000000000000000000
000001010000000001
000000000000000010
000000000000110000
001001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 28
000000000000000111100111100000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000011110000000000000000001000000000
000000000000000000000110110000001001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000001000000000000101111000000000000000000
000000000000000111000111100101100000000000001000000000
000000000000000000100011000000100000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000011000001100001000000001000000000
000000000000000000000100000000101101000000000000000000
000000000000000000000000000101000001000000001000000000
000001000000100000000000000000001111000000000000000000
000000000000000000000011000111100000000000001000000000
000000000000000000000100000000101000000000000000000000

.logic_tile 2 28
000000100000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000010000
000010000000000000000000000000000000000000001000000000
000001000000000000000000000000001101000000000000000000
000000000001000000000000010000001000111100001000000000
000001000010000000000010000000000000111100000000000000
000010000000001000000000010000000000000000000000000000
000001001100001111000011100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000011100101101011000100000000000000
000000000000000000000000001111111111000000000000100000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000010000000001000000001000000000
000000000000000000000011110000001000000000000000001000
000000000000000000000000010011100000000000001000000000
000000000000000101000011110000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000000000010000000001111000000000000000000
000000000000000000000000010001100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000000111100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101100110100001000001000000001000000000
000000000000000000000010010000101111000000000000000000

.logic_tile 4 28
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001101000000000000010000
000000000000100101000000000000000000000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000101000000010000001000111100001000000000
000000000100000000100010000000000000111100000000000000
000000000000000000000000000011000001000000000010000000
000000000000000000000000001101001111000110000001000000
000000000000001000000010100000000000001111000010000000
000000000000000101000100000000001010001111000001100011
000000000000000000000000011000000000010110100010000101
000000000000000000000010000001000000101001010001100010
000000000000001000000000000111000000010110100010000011
000000000000100011000000000000000000010110100001000000
000000000000000000000000000001000000010110100010000000
000000000000000000000010110000100000010110100001100111

.logic_tile 5 28
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
011000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000100000000
110000000000000000000000010101000000000000000000000000
010000000000000000000010010000100000000001000000000000
000000000000000111100000000011100000010110100011100001
000000000000000000100000000000100000010110100001000100
000000000000000000000000000000000001000000100100000000
000000000000000000000010000000001010000000000100000000
000000000000000000000010100000000001001111000000000100
000000000000000000000110110000001101001111000001000100
000000000000000000000010100000000001000000100100000000
000000000000000000000100000000001010000000000100000000
110000000000000000000000000111000000010110100000100100
100000000000000000000000000000100000010110100001100100

.logic_tile 6 28
000000000000000000000010100000000001000000001000000000
000000000000000101000000000000001001000000000000001000
000000000000000101000000000000011000001100111000000000
000000000000000000000010100000011001110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000010100001001000001100111000000000
000000000000000000000010110000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000101101000001100111000000000
000000000000000011000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000001000000000000000000000001100110011000000000001
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 7 28
000000000000000000000011110000000000000000100000000000
000000001000000000000111110000001100000000000000000000
011000000000000000000000000111011110100001010000000000
000000000000000000000000000000101111100001010000000000
010001000000000001100010000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000001000110001101101010000010000000000000
000000000000000000000010101101101101000000000010000000
000000000000001000000111111011111110000000000000000000
000000000000001101000011011011011101010000000000000000
000000000000001001000000011101011101000000100000000000
000000000000000001100011000111111100000000000000000000
000000000000000000000111011000000000000000000100000000
000000000000000000000111010101000000000010000100000000
110000000000001001100000010011100001001001000000000000
100000000000001011000010111001001110010110100000000000

.ramt_tile 8 28
000000010000000000000000000000000000000000
000000000000000000010000000101000000000000
011000010000000000000000000000000000000000
000000001010001001000000000101000000000000
010000000001100001000111000101000000000000
110000000000000001000010000111100000000000
000000000000000000000000000000000000000000
000000000000000000000000000011000000000000
000000000001000101100010001000000000000000
000000000000100000000010000001000000000000
000010000000000001000010001000000000000000
000000000001000001100000000011000000000000
000000000000000001000000000111000001000000
000000000000000001000000001011001100000000
110000000000000001000000000000000001000000
110000000110000000000000001011001101000000

.logic_tile 9 28
000000000000001000000000011000000000000000000100000000
000000000000001111010011100101000000000010000100000000
011000000000001000010000000000001100000100000000000000
000000000000000001000000000000010000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000111000000000010000000000000
000000000000000101000000000101001100000000000000000000
000000000000000000000011000001100000010100000000000000
000000000000000000000000000001101110111100010000000100
000000000000000000000000000000001111111100010010000000
000000000000001001000000000000000000000000000000000000
000000000000001101000010000000000000000000000000000000
110000000001100000000000000001000000000000000000000000
100000000101110000000000000011001011001001000010000010

.logic_tile 10 28
000001000000001000000110000111000000000000000100000000
000000100000000001000000000000000000000001000100000000
011000000000000000000110101000000000000000000100000000
000000000000000000000000001111000000000010000100000000
110000000000001101010000000011000000000000000010000000
110000000000001001100000001011001010000110000001000010
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000100000000
000000000000000011100000001000000000000000000100000000
000000000000000000000010110011000000000010000100000000
000000001000000001000000011001011101010111100000000000
000000000000000001000010101001011100000111010000000000
000000000000000000000010000000001100000010000000000000
000000000000000001000100001011001010000001000000100000
110000000110000000000000000000011100110000000000000000
100000000000000000000010000000011001110000000000000000

.logic_tile 11 28
000000000000000111000000000000011010000100000100000000
000000000000000000100000000000000000000000000100000010
011000000000000101100111000101111100010111100000000000
000000000000000000000110100101011101000111010000000010
110000000000000101000000001001011001011111110000100000
110000000000001101100000001001001100111111110000000000
000000000000000001100000011111111111000000000000000000
000000000000000111000010100011101011001001010000000000
000010000000001101000110110001111110000001000000000000
000001001000001111100010110101111110000110000000000000
000000000000000101100000010000001100000100000100000000
000000001100001101000010000000010000000000000100000000
000000000000000101000011100011011110000001000000000000
000000000000000000000000000000001100000001000000000010
110000000000000011100010111011000000100000010000000000
100000000000000001100111100111001100000000000000000110

.logic_tile 12 28
000000000000000000000110000111011101000010000000000000
000000000000000000000110111101001110000011000000000000
011000000000000000000011101111101110111101010010000001
000000100000000000000000000111100000111100000010000000
010000000000001000000011101101111010010111100000000000
010000100000001011000100001101011100001011100000000001
000000000000001000000110100000001110000100000100000000
000000000000000001000010000000010000000000000100000000
000000000000000000000000000001100000000000000100000000
000000000010001101000000000000100000000001000100000000
000000000000001101000000000101100000101001010000000000
000000000001010011100000001001100000000000000000000000
000010000000000001000111001101011110000110100000000000
000000000000001111000000001101011100001111110010000000
110000000000001101100010010011101100101000000000000000
100000000000001111000011010000000000101000000000100000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000000000111000000101001010000000000
000000000000001001000000000111100000000000000000000000
000010000000000000000110000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000010000000000000011100000000000000000
000000000000000000000010010101000000000000
011000010000000000000000000000000000000000
000000000000000000000000001101000000000000
010000000000000001100010000111100000000000
010000000000000000100110011101000000001000
000000000000000000000000001000000000000000
000000000000000000000011101101000000000000
000000000000000000000111001000000000000000
000000000000000000000110011111000000000000
000000000000000000000000011000000000000000
000000000000000000000011011111000000000000
000000000000000000000000001001000000000000
000000000000000000000011101011101101000100
110000000000000011100010000000000000000000
110000000000000001000111101111001101000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000001000000000000000001000000001000000000
000000000000000000100000000000001001000000000000010000
000000000000000000000110010000001000111100001000000000
000000000000000000000011100000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100011011111111111110000100000
000000000000000000000100000001001001111111100000000000
000000000000001001100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100101111111001110100000000000
000000000000000000000000000011111101001001010000000000

.logic_tile 2 29
000000000000000000000011110101000000000000001000000000
000000000000100000000111110000000000000000000000001000
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000010000001000000000000001001000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000000100011100000001010000000000000000000
000000000000000011100000000111100000000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000011100000000001000000000000001000000000
000000000000000000100000000000101110000000000000000000
000000000000000111000000000011000000000000001000000000
000000000000000000000000000000101100000000000000000000

.logic_tile 3 29
000000000000000000000000000101100000000000001000000000
000000000000001001000000000000101000000000000000010000
000000000000000000000010100101000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000101000110000000001000111100001000100000
000000000000001101100000000000000000111100000000000000
000000000000000000000000010000000000010110100010000000
000000000000000000000010010011000000101001010001100101
000000000000000101000000011011111000100000000000000000
000000000000000000000010101011111010000000000000100000
000000000000000000000110110101001110000000010000000000
000000000000000000000010100101001110000000000000100000
000000000000000101000110101011101111000000000000000000
000000000000000101000010101111111101010000000000000000
000000000000000000000010100011001110000000000000000000
000000000000000000000000000101111111010000000000000000

.logic_tile 4 29
000000000000000011100000010001000000000000001000000000
000000000000000000100011010000000000000000000000001000
011000000000000000000000001000001010000100101100100000
000000000000000000000010111101001100001000010100000000
010000000000000011100000001111001000010100001100100001
010000000000000000100000001001100000000001010100000010
000000000000000000000000001111001000010100001100100001
000000000000000000000010111101100000000001010100000010
000000000000000001100000001111101000010100001100000000
000000000000000000000000001001000000000001010100100010
000000000000000000000000011111101000010100001110000000
000000000000000000000010001101000000000001010100000010
000000000000000000000110011000001001000100101100000000
000000000000000000000010001001001101001000010100100000
110000000010001001100110001111101000010100001100000000
100000000000000001000000001101100000000001010100000100

.logic_tile 5 29
000000000000000000000010101000000000001001000100000000
000000000000000000000100001001001100000110000100000000
011000000000000000000010100000001100000000110100000000
000000000000000000000110110000001001000000110100000000
010000000000000101000010000000000000001001000100000000
110000000000000000100010110101001100000110000100000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010010100000100000000
000001000000001001000000000011010000101000000100000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000001100000001001000100000000
000000000000000000000000000000101100001001000100000000
110000000000000000000000000011011010000010100100000000
100000000000000000000000000000010000000010100100000000

.logic_tile 6 29
000000000000000101000110000000001001001100111000000000
000000000000001101100000000000001000110011000000010000
011000000000000000000110010000001000001100111000000000
000000000000001101000011110000001000110011000000000000
110010000000000000000000010000001001001100111000000000
010000000000000000000010000000001010110011000000000000
000000100000000001100110100000001001001100111000000000
000011000000000101000000000000001001110011000000000000
000000000000000000000000010000001000001100110000000000
000000000000000000000010010001000000110011000000000000
000000000000000000000000000011111000001001000100000000
000000000000000000000010111101111110000101000110000010
000000000000011000000000001111011011000110000101100000
000000000000101011000000001001001011010100000100000000
110000000000000000000010100001111110010100000100000000
100000000000000000000100000111111001100000010100100000

.logic_tile 7 29
000001000000000000000110010000000000000000001000000000
000010100000000000010010000000001111000000000000001000
011000000000001000000000001111001110010100001100000001
000000000000000001000000001011010000000001010100000000
000000000000000000000000001000001000000100101100000000
000000000000000000000000001101001001001000010100000000
000000000000000000000110001000001000000100101100000000
000000000000001101000000001011001001001000010100000000
000000000000000000000000001000001001000100101100000000
000000000000000000000000001101001000001000010100000000
000000000000000000000110011111101000010100001100000000
000000000000000000000010001011000000000001010100000000
000000000000000001100111001000001001000101000100000000
000000000000000000000000001011001011001010000100000000
110000000000000001100000000011101001100000000010000000
100000000000000000000000001001111010000000000000000000

.ramb_tile 8 29
000000000010000000000110000000000000000000
000100010000000000000111100111000000000000
011000000000001000000000001000000000000000
000000000000001011000000001011000000000000
110000000000000011100000011111100000000000
110000000000000000000011010001000000000100
000000000000010111100000000000000000000000
000000000000000000000000000111000000000000
000000000000000000000010000000000000000000
000000001010000000000000000101000000000000
000000000000000011100111000000000000000000
000000000000000001000000001001000000000000
000000000001001011100010000011000001000000
000001000000101001100000001001101010000001
110000000000001000000000000000000001000000
010000000000001011000000001101001100000000

.logic_tile 9 29
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000001000000111000001100001000000001000000000
000000000100001011000100000000001110000000000000000000
000000000000000000000000001001101000001100110010000000
000000000000000000000000000001100000110011000001000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000000010001000010000000000000000000000000000000

.logic_tile 10 29
000000001000000000000000000000000000000000100100100000
000000000000000000000010100000001111000000000100000000
011000000000001000000000001111100000001100110000000000
000000000000000111000000000101101010110011000000000010
010000000000001001000110001000000000000000000100000000
110000000000001111000000000001000000000010000100000000
000000000000001001000010100000000001000000100000000000
000000000000001011000110100000001100000000000000000000
000000000000000000000110111111111011000110100000000000
000000000000000000000010000111011011001111110000000000
000000000000000001100000000000011010000100000100000000
000000000000000000100000000000000000000000000100000000
000000001110000000000111000000000000000000000100000010
000000001100000000000100000101000000000010000100000000
110000000000001001100010000001001101000110100000000000
100000000000001001000000001011111110001111110000000000

.logic_tile 11 29
000000000000001101100000011001011110000000000010000000
000000000000000001000010000001000000010100000000000000
011000000000001101000111101001001110010111100000000000
000000000000000111100110101111111111001011100000000000
110000000000000011100000000000000000000000100100000000
010000000000000000000011100000001010000000000100000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010110000001110000000000100000000
000000000000000101000010101011011110010111100000000000
000000000000000000000011100011011000001011100000100000
000000000000000000000000001000011000101000000000000000
000000000000001101000000000001010000010100000000000000
000000000000000000000010110101101101010111100000000001
000000000000000001000110010001111001001011100000000000
110000000000001000000000010001100001111001110000000000
100000000000000111000010011101101001110000110000000100

.logic_tile 12 29
000000000000101000000000000000000000000000000000000000
000000000001010101000000000000000000000000000000000000
011000000000000000000110000001011010101000000000000000
000000000000000000000000000000000000101000000000000000
110000000000001000000000000000011011111100010000000000
110000000000001011000000000001001011111100100000000000
000000000000000101000111000000000000000000000000000000
000000000000000001100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000010000000000000000111101011111000010111100000000000
000001000000000000000100001011111000000111010000100000
110000000000000000000000000000000000000000000100000000
100000000000000000000000000101000000000010000100000000

.logic_tile 13 29
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000111100111000000000000000000
000000010000000000100000000011000000000000
011000000000001111000011101000000000000000
000000000000001011000000001001000000000000
010000000000000011000010000101000000010000
110000000000000001000010000101000000000000
000000000000000011100111001000000000000000
000000000000000000000100000001000000000000
000000000000000000000000001000000000000000
000000000000000001000000000111000000000000
000000000000000000000000001000000000000000
000000000000000000000000001111000000000000
000000000000000000000000001001000001001000
000000000000100000000000000101101011000000
010000000000010011100000000000000000000000
010000000000100000000010000001001011000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000010
000100000000000000
000001010000000000
000000001000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 30
000000000000000000000010010000000000000000001000000000
000000000000000000000011100000001011000000000000001000
000000000000000000000111000111000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000001000000111100001100000000000001000000000
000000000000000111000111110000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000011110000101010000000000000000000
000000000000000000000011000001000000000000001000000000
000000000000000000000100000000101111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000001111000000000000101011000000000000000000
000000000000000000000011000011000000000000001000000000
000000000000000000000100000000101001000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000001100001000000001000000000
000000000000100000000000000000101000000000000000010000
000000000000000000000111110101000000000000001000000000
000000000000000111000111100000100000000000000000000000
000000000000000000000110010000001000111100001000000000
000000000000000000000110000000000000111100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010011101110000001010000000000
000000000000000000000010101101100000010110100000100000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111000000000000000000000
000000000000000000000000000101110000101000000000000000

.logic_tile 3 30
000000000000000001100110011001111011000000000000000000
000000000000000000100110011101001001000010000000000000
000000000000000001100110010001001010000010000000000000
000000000000000000100110010001101001000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010001001100110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001111001101000000000000000000
000000000000000000000000000001001010000100000000000000
000000000000000101100000001000011001100000000000000000
000000000000000000000000001001011010010000000000000000
000000000000000000000000001111001101000000000000000000
000000000000000000000000000101001000000000100000100000

.logic_tile 4 30
000000000000000101000000001101001000010100001100100000
000000000000000000000010101011000000000001010100010000
011000000000001101000000000011101000000100100100000000
000000000000000001000010100000101100000100100100000000
010000000000001101000111001101001100000010000000100000
110000000000000001000000000011001010000000000000000000
000000000000000001100010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001100000001011001011000000000000000000
000000000000000000000010001101001001000001000000000000
000001000000001000000110010000011100101000000010000000
000000000000001101000010000001000000010100000000100000
000000000000000000000000001000011101100000000000000000
000000000000000000000000000001011010010000000000000000
110000000000000000000000001001001101000000000000000000
100000000000000000000000000001111010000001000000000000

.logic_tile 5 30
000000000000000101000000000000000001000000001000000000
000000000000000000000010100000001011000000000000001000
000000000010100000000010100001011010001100111000000001
000000000000000000000100000000110000110011000000000000
000000000000000000000010100101101001001100111000000000
000000000000000101000100000000001100110011000000000000
000000000000000000000010100000001000001100111000000000
000010000000000101000010100000001000110011000000000010
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000001000000000000000000000000001001001100111000000000
000000000000010001000000000000001001110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000010000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 6 30
000000000000000101000000000001111011010000000110000100
000000000000000101000011100011001001010110000100000000
011000000000001111000000001001111010010100000101000100
000000000000000101000011100001101000100000010110000010
010000000000100000000000011001101011000100000100100100
010000000001010000000010100111011001010100100110000000
000000000000000101100000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000000000000000000101111001000001110101000010
000000000000001101000000000001101000000000100100000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000101000010100000011000000100000100000001
000000000000000000000010100000000000000000000101000000
011000000000000101000000000000011000000100000100000100
000000000000000101000010100000010000000000000100000010
000000000000000001100000001000000000000000000110000001
000000000000000000000000000001000000000010000110000000
000000000000000000000000000000001000000100000110100000
000000000000000000000010000000010000000000000100000000
000000001110000000000000000001111011000000000000000000
000000000000000000000000000111011000000100000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000100100000
000000000001000101000000000001000000000000000100000001
000000000000000000100000000000100000000001000110000011
110000000000000000000000000000001010000011110000000000
100000000000000000000000000000000000000011110010000000

.ramt_tile 8 30
000000010000000000000000010000000000000000
000000000000000000000011000101000000000000
011000010000001000000000001000000000000000
000000000000001011000000000101000000000000
010000000000000001000000010101000000000000
010000000000000000100011110111100000000000
000000000000000000000010001000000000000000
000000000000001001000000000111000000000000
000000000000000101100010001000000000000000
000000000000000000100110011101000000000000
000000000000000001000010001000000000000000
000000000000000000000110000011000000000000
000000000000000011000000000011000001000000
000000000000000000100000001011001101000000
010100000000000000000000000000000001000000
010000001010001001000000001011001101000000

.logic_tile 9 30
000000000001010101000010100001000000000000001000000000
000000000000100000100100000000000000000000000000001000
000010100000000101000000000000000000000000001000000000
000000000000100101100000000000001001000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000100000000000000000001000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000001101000000000000001000000000000000000000
000000000000001000010000000011100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010000001001111100001010000000
000000000000000000000011100000001000111100000000000000

.logic_tile 10 30
000000001010000000000111001000000000010110100000000000
000000001100000000000000000001000000101001010000000000
011000000000000000000000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
110000000110100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000011100000000000000000000000100100000000
000000000000000000100000000000001001000000000100000000
000000000110000000000000010000000001000000100100000000
000000000000000001000010110000001001000000000100000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000000000010110100000000000
000010000000010111100000001000000000000000000100000000
000001000000100000100000000101000000000010000100000010
110000000000000000000000000011000000000000000100000000
100000000000000000000000000000000000000001000100000000

.logic_tile 11 30
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000100000001
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000100000000
000000000000000000000010010000001110000100000100000000
000000001110000000000010110000010000000000000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000011100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000000001000000000000001100000000000000100000000
000000000000001011000000000000000000000001000100000000
010000000000001111000000000001000000000000000100100000
010000000000000011000000000000100000000001000100000000
000000000000000000000111000000011010000100000100000000
000000000000000000000000000000010000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
100000000000000000000000000000001010000000000100100000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000001000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000010000000000000000001000000000000000
000000000000000000000000001101000000000000
011000010000000000000011011000000000000000
000000000000000000000011011011000000000000
010000000000000000000111001111000000000000
110000000000000000000011100011100000001000
000000000000000011100111001000000000000000
000000000000000000000111101111000000000000
000000000000000000000000001000000000000000
000100000000000000000000001111000000000000
000000000000001000000111101000000000000000
000000000000001111000000001101000000000000
000000000001010111100000001111000000000000
000000000000100001100010001001001110000001
010000000000000000000010000000000001000000
110000000000000000000011101101001001000000

.logic_tile 26 30
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100100000
000000000000000000000000000000000000000000000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000000011100000001101000000000000000000
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000011100000000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000000000111000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000001000000000000001101000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000010000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000010000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 5 31
000000000000001000000000011000001000001100110000000000
000000000000000001000011110011000000110011000000010000
011000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000001000001000000001010100000000
000000000000000101000000000101010000000010100100000000
000000000000000000000000000000000000010000100100000000
000000000000000000000000001001001000100000010100000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001000001010000100100000000
100000000000000000000000000000101000010000100100000000

.logic_tile 6 31
000000001100000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000110000010
011000000000000000000000000000001010000011110100000000
000000000000000000000000000000000000000011110100000010
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000001001110000101000000000101000000000000001000000000
000000100000000101000000000000000000000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000010100000000000000000000000000000
000001001110001001000010100000000000000000001000000000
000010100000000101000010100000001011000000000000000000
000000000000001101000000000001100001000000001000000000
000000000000000111000000000000101010000000000000000000
000001000000000000000000000101000000000000001000000000
000000100000000000000000000000101010000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010100000

.ramb_tile 8 31
000000000000000111100111100000000000000000
000000011000000000100111000101000000000000
011000000000001011100111001000000000000000
000000000000000111000000001001000000000000
010000000000000011100011101101100000000100
110000000000000000100000000101000000000000
000000000000001111100000010000000000000000
000000000000001011000011101001000000000000
000000000000100000000000000000000000000000
000000000001000000000000001001000000000000
000000001000000000000000001000000000000000
000000000000000000000000001101000000000000
000000001110000000000000001111000001001000
000000000000000000000010001111101000000000
110000000000000101100011100000000001000000
110000000000000000000000000001001000000000

.logic_tile 9 31
000000000000001000000000001001101001101000010000000000
000000000000001101010000001101001101111100110000110000
000000000000000111100000000111100000010110100000000000
000000000000000000100000000000000000010110100000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100111100000010110100000000000
000000000000000000010100000000100000010110100000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000000000000010001000000000000000000000000
000000000000000000000011100000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000001000111100111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000001
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000101000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000011001111001100000000000100000
000000000000000001000010000011101101000000000001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000100000000
000000000000000011100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000100000000
110000000000000000000000000000000001000000100100000000
100000000000100000000000000000001100000000000100000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000010111100001000000001000000000
000000000000000000000011000000101100000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000010000000000000000010000000000000000
000000000000000001000011010101000000000000
011000010000000000000000001000000000000000
000000000000000000000000000101000000000000
010000000000000001000000001101000000000000
010000000000000111000000000111000000000000
000000000000000001100000001000000000000000
000000000000000001100000000111000000000000
000000000000000000000010000000000000000000
000000000000000000000010000001000000000000
000000000000000011000010001000000000000000
000000000000000001100000001111000000000000
000000000000000000000000000011100001000000
000000000000000000000000001011001100000000
010000000000000011000000000000000001000000
110000000000000001000010011011001101000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011000000100000100000000
100000000000000000000000000000000000000000000100000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001010000000000000001000
011000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000001111101000000100110100000000
000000000000000000000000000101001001001100110100000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011110010101010100000000
000000000000000000000000000101001001101010100100000000
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000000000000011110100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
001000000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000011000
000000000000000000
000100000000100000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010011010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 33
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000001011000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 33
000000000000000000
000100000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 27 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000001010001
000010110011010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000001000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000100000000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000010010000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 8 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 31
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 5 clk50mhz_$glb_clk
.sym 6 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 7 rst$SB_IO_IN_$glb_sr
.sym 39 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 41 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 42 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 43 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 45 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 46 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 47 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 48 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 49 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 50 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 51 controller.data_wr[2]
.sym 52 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 80 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 104 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 128 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 177 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 178 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I0
.sym 179 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I0
.sym 180 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 181 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 182 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 183 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 184 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 185 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 192 controller.i_sccb.clr_datarg
.sym 197 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 202 camera_config_steps[4]
.sym 205 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 210 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 212 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 224 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 229 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 253 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 323 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 326 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 329 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 366 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 367 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 368 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 371 rst$SB_IO_IN
.sym 376 rst$SB_IO_IN
.sym 381 proc_ctrl$SB_IO_IN
.sym 406 img_proc.proc_ctrl_rg1
.sym 408 img_proc.pulse_proc_ctrl
.sym 412 img_proc.proc_ctrl_rg2
.sym 413 rst$SB_IO_IN
.sym 454 rst$SB_IO_IN
.sym 827 rst$SB_IO_IN
.sym 1283 rst$SB_IO_IN
.sym 1318 capture.data_rg1[4]
.sym 1323 capture.data_rg2[6]
.sym 1324 capture.data_rg2[4]
.sym 1464 ov7670_d[5]
.sym 1486 capture.data_rg2[4]
.sym 1511 ov7670_d[5]
.sym 1595 ov7670_d[4]
.sym 1625 ov7670_d[4]
.sym 1660 capture.data_rg1[1]
.sym 1661 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 1662 capture.data_rg1[6]
.sym 1663 capture.data_rg2[1]
.sym 1665 capture.data_rg3[1]
.sym 1673 vga_new_pxl
.sym 1738 rst$SB_IO_IN
.sym 1742 rst$SB_IO_IN
.sym 1743 ov7670_d[5]
.sym 1748 ov7670_d[1]
.sym 1768 rst$SB_IO_IN
.sym 1783 display_img_addr[4]
.sym 1799 capture.data_rg3[1]
.sym 1801 display_img_addr[2]
.sym 1803 display_img_addr[3]
.sym 1806 vga_col[9]
.sym 1857 ov7670_d[4]
.sym 1862 ov7670_d[6]
.sym 1888 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 1930 display_img_addr[0]
.sym 1938 $PACKER_VCC_NET
.sym 1962 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 2050 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 2116 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 2117 $PACKER_VCC_NET
.sym 2143 $PACKER_VCC_NET
.sym 2148 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 2149 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 2164 rst$SB_IO_IN
.sym 2189 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 2191 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 2193 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 2344 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_I0
.sym 2351 centroid[1]
.sym 2375 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 2474 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 2572 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_I2
.sym 2575 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 2577 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 2579 img_proc.colorpxls[5]
.sym 2625 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 2684 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 2685 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 2686 vga_red_2b_SB_LUT4_O_1_I1
.sym 2687 vga_red_2b_SB_LUT4_O_1_I0
.sym 2688 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 2689 vga_green_2b_SB_LUT4_O_I1
.sym 2690 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 2691 vga_blue_2b_SB_LUT4_O_1_I1
.sym 2771 vga_hsync$SB_IO_OUT
.sym 2776 vga_vsync$SB_IO_OUT
.sym 2784 vga_hsync$SB_IO_OUT
.sym 2785 vga_vsync$SB_IO_OUT
.sym 2798 vga_blue[2]
.sym 2799 vga_green_2b_SB_LUT4_O_I3
.sym 2800 vga_blue[3]
.sym 2801 vga_blue_2b_SB_LUT4_O_1_I3
.sym 2802 vga_blue_2b_SB_LUT4_O_I1
.sym 2803 vga_red[3]
.sym 2804 vga_green_2b_SB_LUT4_O_I0
.sym 2805 vga_red[2]
.sym 2836 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 2858 vga_hsync$SB_IO_OUT
.sym 2868 vga_vsync$SB_IO_OUT
.sym 2913 vga_green_2b_SB_LUT4_O_I2
.sym 2914 vga_green[3]
.sym 2919 vga_green[2]
.sym 2945 vga_row[6]
.sym 2951 proc_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 2955 vga_red[2]
.sym 2969 vga_red[3]
.sym 2970 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 2993 vga_red[3]
.sym 2995 vga_red[2]
.sym 2999 vga_blue[3]
.sym 3004 vga_blue[2]
.sym 3012 vga_blue[3]
.sym 3018 vga_blue[2]
.sym 3056 capture_addr[0]
.sym 3078 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 3113 vga_green[3]
.sym 3118 vga_green[2]
.sym 3126 vga_green[3]
.sym 3131 vga_green[2]
.sym 3141 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 3143 vga_vsync$SB_IO_OUT
.sym 3147 vga_vsync_SB_LUT4_O_I0
.sym 3153 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 3167 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 3184 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 3284 capture_addr[4]
.sym 3288 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 3309 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 3341 vga_red[3]
.sym 3346 vga_red[2]
.sym 3355 vga_red[2]
.sym 3361 vga_red[3]
.sym 3368 vga_vsync_SB_LUT4_O_I1
.sym 3409 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 3444 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 3703 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 3704 controller.data_wr[0]
.sym 3705 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 3706 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 3707 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 3708 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 3709 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 3710 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 3758 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 3777 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 3778 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 3780 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 3795 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 3796 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 3803 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 3805 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 3806 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 3807 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 3808 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 3809 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 3813 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 3814 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 3819 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 3821 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 3822 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 3823 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 3824 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 3827 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 3829 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 3838 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 3840 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 3841 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 3844 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 3845 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 3846 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 3847 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 3850 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 3851 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 3862 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 3863 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 3864 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 3865 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 3868 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 3869 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 3870 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 3871 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 3887 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 3888 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 3889 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 3890 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 3891 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 3892 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 3893 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 3894 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 3899 controller.data_wr[3]
.sym 3904 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 3905 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 3907 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 3909 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 3915 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 3916 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 3919 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 3924 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 3925 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 3926 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 3929 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 3930 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 3944 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 3947 camera_config_steps[0]
.sym 3949 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 3951 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 3953 camera_config_steps[1]
.sym 3977 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 3978 camera_config_steps[5]
.sym 3979 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 3980 camera_config_steps[4]
.sym 3982 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 3986 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I0
.sym 3987 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 3988 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 3989 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 3990 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 3991 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 3996 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 3998 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4001 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 4002 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 4004 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4005 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 4006 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 4009 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4010 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 4011 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 4012 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I0
.sym 4015 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 4016 camera_config_steps[5]
.sym 4017 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4023 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 4024 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 4029 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 4030 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 4033 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 4034 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 4035 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 4036 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 4040 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 4042 camera_config_steps[4]
.sym 4046 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 4047 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 4048 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4051 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 4054 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 4056 clk50mhz_$glb_clk
.sym 4057 rst$SB_IO_IN_$glb_sr
.sym 4058 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 4059 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 4060 controller.addr[1]
.sym 4061 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 4062 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4063 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4064 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I0_I1
.sym 4065 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 4071 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 4072 camera_config_steps[5]
.sym 4073 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 4074 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 4075 camera_config_steps[4]
.sym 4078 controller.i_sccb.send_rg[2]
.sym 4080 controller.data_wr[2]
.sym 4085 display_img_addr[0]
.sym 4093 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 4096 camera_config_steps[4]
.sym 4104 img_proc.pulse_proc_ctrl
.sym 4105 camera_config_steps[5]
.sym 4111 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 4112 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I0
.sym 4114 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 4115 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 4116 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 4117 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 4118 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 4119 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 4121 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 4122 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 4124 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 4126 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 4127 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4128 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 4130 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 4131 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4132 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 4134 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 4137 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I0
.sym 4139 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 4141 camera_config_steps[4]
.sym 4142 camera_config_steps[5]
.sym 4144 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 4145 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 4146 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 4147 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 4150 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 4151 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4152 camera_config_steps[4]
.sym 4153 camera_config_steps[5]
.sym 4156 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4157 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 4159 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 4162 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I0
.sym 4163 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 4164 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 4165 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 4169 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 4170 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 4171 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 4174 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 4176 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 4180 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 4181 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I0
.sym 4182 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 4183 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 4186 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 4187 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 4188 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 4193 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4194 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 4195 camera_config_steps[0]
.sym 4196 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 4197 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 4198 camera_config_steps[1]
.sym 4199 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 4206 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 4209 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 4212 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 4219 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 4220 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 4228 img_proc.pulse_proc_ctrl
.sym 4341 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 4348 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 4350 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 4351 camera_config_steps[0]
.sym 4382 img_proc.proc_ctrl_rg1
.sym 4403 proc_ctrl$SB_IO_IN
.sym 4412 img_proc.proc_ctrl_rg2
.sym 4423 proc_ctrl$SB_IO_IN
.sym 4434 img_proc.proc_ctrl_rg1
.sym 4435 img_proc.proc_ctrl_rg2
.sym 4456 img_proc.proc_ctrl_rg1
.sym 4461 clk50mhz_$glb_clk
.sym 4462 rst$SB_IO_IN_$glb_sr
.sym 4491 rst$SB_IO_IN
.sym 4617 img_proc.pulse_proc_ctrl
.sym 4625 display_img_addr[0]
.sym 4764 img_proc.pulse_proc_ctrl
.sym 5031 rst$SB_IO_IN
.sym 5169 display_img_addr[0]
.sym 5297 ov7670_d[4]
.sym 5304 img_proc.pulse_proc_ctrl
.sym 5415 capture.data_rg3[6]
.sym 5434 $PACKER_VCC_NET
.sym 5436 $PACKER_VCC_NET
.sym 5453 capture.data_rg1[6]
.sym 5462 capture.data_rg1[4]
.sym 5481 ov7670_d[4]
.sym 5490 capture.data_rg1[6]
.sym 5501 ov7670_d[4]
.sym 5530 capture.data_rg1[6]
.sym 5536 capture.data_rg1[4]
.sym 5541 clk50mhz_$glb_clk
.sym 5542 rst$SB_IO_IN_$glb_sr
.sym 5549 vga_hsync_SB_LUT4_O_I0
.sym 5551 cam_fb.ram.2.1.0_RDATA
.sym 5560 capture.data_rg3[6]
.sym 5567 vga_col[6]
.sym 5576 rst$SB_IO_IN
.sym 5679 vga_col[1]
.sym 5680 vga_col[2]
.sym 5681 vga_col[3]
.sym 5682 vga_col[4]
.sym 5683 vga_col[5]
.sym 5684 vga_col[6]
.sym 5685 vga_col[7]
.sym 5687 rgbfilter[2]
.sym 5688 rgbfilter[2]
.sym 5698 rgbfilter[0]
.sym 5703 $PACKER_VCC_NET
.sym 5706 vga_col[8]
.sym 5710 vga_hsync$SB_IO_OUT
.sym 5713 display_img_addr[0]
.sym 5721 rgbfilter[0]
.sym 5813 vga_col[8]
.sym 5814 vga_col[9]
.sym 5815 vga_hsync$SB_IO_OUT
.sym 5816 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 5817 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 5818 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5819 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 5821 $PACKER_VCC_NET
.sym 5824 $PACKER_VCC_NET
.sym 5828 vga_col[3]
.sym 5834 vga_col[1]
.sym 5836 vga_col[2]
.sym 5839 vga_col[3]
.sym 5840 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5842 rgbfilter[1]
.sym 5843 vga_col[5]
.sym 5845 vga_col[6]
.sym 5848 vga_col[0]
.sym 5855 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5868 capture.data_rg1[1]
.sym 5872 ov7670_d[1]
.sym 5879 capture.data_rg2[1]
.sym 5884 ov7670_d[6]
.sym 5889 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 5911 ov7670_d[1]
.sym 5917 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 5925 ov7670_d[6]
.sym 5932 capture.data_rg1[1]
.sym 5942 capture.data_rg2[1]
.sym 5946 clk50mhz_$glb_clk
.sym 5947 rst$SB_IO_IN_$glb_sr
.sym 5951 vga_hsync_SB_LUT4_O_I1
.sym 5952 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 5953 display_img_addr[0]
.sym 5954 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 5955 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 5962 display_img_addr[1]
.sym 5964 display_img_addr[5]
.sym 5967 vga_col[8]
.sym 5972 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 5977 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 5978 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5983 capture.data_rg3[1]
.sym 6002 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 6004 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 6005 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6006 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 6007 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 6008 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 6009 $PACKER_VCC_NET
.sym 6012 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6023 $PACKER_VCC_NET
.sym 6032 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6033 $nextpnr_ICESTORM_LC_87$O
.sym 6035 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 6039 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_CARRY_CO_CI[2]
.sym 6042 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 6045 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_CARRY_CO_CI[3]
.sym 6047 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 6048 $PACKER_VCC_NET
.sym 6051 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 6054 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 6057 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_CARRY_CO_CI[5]
.sym 6059 $PACKER_VCC_NET
.sym 6060 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 6063 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_CARRY_CO_CI[6]
.sym 6065 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6069 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_CARRY_CO_CI[7]
.sym 6072 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6075 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_CARRY_CO_CI[8]
.sym 6077 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6089 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 6090 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6095 display_img_addr[12]
.sym 6098 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6099 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 6100 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 6101 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6102 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 6103 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 6104 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 6106 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 6107 vga_col[6]
.sym 6111 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 6115 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 6117 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 6118 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6121 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 6122 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 6123 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 6124 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6125 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 6126 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 6127 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 6129 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6131 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_CARRY_CO_CI[8]
.sym 6138 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6167 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 6168 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_CARRY_CO_CI[9]
.sym 6171 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6174 $nextpnr_ICESTORM_LC_88$I3
.sym 6176 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 6184 $nextpnr_ICESTORM_LC_88$I3
.sym 6225 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1
.sym 6239 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6243 $PACKER_VCC_NET
.sym 6250 vga_hsync$SB_IO_OUT
.sym 6251 vga_col[8]
.sym 6261 rgbfilter[0]
.sym 6271 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6275 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 6277 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6278 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6279 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 6281 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 6287 $PACKER_VCC_NET
.sym 6290 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 6293 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 6295 $PACKER_VCC_NET
.sym 6303 $nextpnr_ICESTORM_LC_56$O
.sym 6305 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 6309 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 6312 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 6315 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 6317 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 6321 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 6323 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 6327 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 6329 $PACKER_VCC_NET
.sym 6330 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 6333 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 6335 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6339 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 6341 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6342 $PACKER_VCC_NET
.sym 6345 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6347 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6365 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6372 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 6374 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6377 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 6378 rgbfilter[1]
.sym 6379 vga_col[5]
.sym 6381 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6382 rgbfilter[1]
.sym 6384 vga_col[3]
.sym 6385 vga_col[6]
.sym 6389 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6401 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6421 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 6429 $PACKER_VCC_NET
.sym 6434 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6438 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 6440 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6444 $nextpnr_ICESTORM_LC_57$I3
.sym 6446 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 6454 $nextpnr_ICESTORM_LC_57$I3
.sym 6457 $PACKER_VCC_NET
.sym 6490 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 6494 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6504 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 6505 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6506 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 6508 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 6510 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 6511 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 6512 vga_col[7]
.sym 6513 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 6516 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 6517 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 6518 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 6519 rst$SB_IO_IN
.sym 6521 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_I0
.sym 6525 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6527 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 6529 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 6530 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6534 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 6542 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 6544 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 6545 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6547 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 6552 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6553 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6554 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 6556 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 6561 $PACKER_VCC_NET
.sym 6573 $nextpnr_ICESTORM_LC_48$O
.sym 6576 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 6579 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI[2]
.sym 6581 $PACKER_VCC_NET
.sym 6582 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 6585 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI[3]
.sym 6588 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 6591 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI[4]
.sym 6593 $PACKER_VCC_NET
.sym 6594 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 6597 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI[5]
.sym 6600 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 6603 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI[6]
.sym 6605 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6609 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI[7]
.sym 6611 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6615 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI[8]
.sym 6617 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6623 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 6624 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 6625 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 6626 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 6627 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 6629 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 6640 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6645 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 6647 vga_col[6]
.sym 6648 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 6649 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6653 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6654 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6657 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 6661 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 6671 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI[8]
.sym 6680 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6681 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 6708 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI[9]
.sym 6711 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6714 $nextpnr_ICESTORM_LC_49$I3
.sym 6717 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 6724 $nextpnr_ICESTORM_LC_49$I3
.sym 6758 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6759 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6760 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 6761 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 6762 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 6764 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 6765 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6770 vga_blue_2b_SB_LUT4_O_I3
.sym 6774 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 6782 vga_col[1]
.sym 6783 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6786 vga_hsync$SB_IO_OUT
.sym 6789 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0
.sym 6790 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 6791 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6792 vga_col[8]
.sym 6793 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 6795 vga_blue_2b_SB_LUT4_O_I3
.sym 6797 rgbfilter[0]
.sym 6800 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6801 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 6813 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6817 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 6818 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 6824 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6825 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 6827 $PACKER_VCC_NET
.sym 6829 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6833 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6835 $PACKER_VCC_NET
.sym 6837 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6843 $nextpnr_ICESTORM_LC_101$O
.sym 6845 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 6849 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI[2]
.sym 6852 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 6855 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI[3]
.sym 6857 $PACKER_VCC_NET
.sym 6858 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6861 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI[4]
.sym 6863 $PACKER_VCC_NET
.sym 6864 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6867 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI[5]
.sym 6869 $PACKER_VCC_NET
.sym 6870 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6873 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI[6]
.sym 6875 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 6876 $PACKER_VCC_NET
.sym 6879 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI[7]
.sym 6882 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6885 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI[8]
.sym 6887 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6893 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6894 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6895 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6896 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6897 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6898 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6899 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6900 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6908 vga_red_2b_SB_LUT4_O_I3
.sym 6909 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 6918 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I3_O
.sym 6919 rgbfilter[1]
.sym 6920 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 6921 vga_col[6]
.sym 6923 rgbfilter[1]
.sym 6924 vga_col[5]
.sym 6926 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6928 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 6932 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 6939 vga_red_2b_SB_LUT4_O_I3
.sym 6941 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI[8]
.sym 6948 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_I2
.sym 6954 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 6956 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6958 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 6959 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 6960 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 6967 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6978 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI[9]
.sym 6980 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6984 $nextpnr_ICESTORM_LC_102$I3
.sym 6987 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6994 $nextpnr_ICESTORM_LC_102$I3
.sym 7010 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_I2
.sym 7011 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 7021 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 7022 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 7023 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 7028 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7029 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7030 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7031 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7032 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7033 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7034 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 7035 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 7040 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7042 rgbfilter[1]
.sym 7043 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 7044 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7046 rgbfilter[2]
.sym 7051 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 7054 vga_green_2b_SB_LUT4_O_I1
.sym 7055 rst$SB_IO_IN
.sym 7058 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 7063 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7072 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7074 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 7082 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7083 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7087 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7088 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7089 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7092 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7095 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 7096 rgbfilter[0]
.sym 7097 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7099 rgbfilter[2]
.sym 7100 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 7103 rgbfilter[1]
.sym 7105 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7106 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7108 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7110 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7114 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7115 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7116 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7121 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7123 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7126 rgbfilter[2]
.sym 7127 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7128 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7129 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 7132 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 7134 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7135 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7138 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7139 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7140 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7141 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7144 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 7145 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7146 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7147 rgbfilter[1]
.sym 7151 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7152 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7156 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7157 rgbfilter[0]
.sym 7158 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 7159 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7163 vga_blue_2b_SB_LUT4_O_1_I0
.sym 7164 vga_red_2b_SB_LUT4_O_I1
.sym 7165 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7166 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7167 vga_green_2b_SB_LUT4_O_1_I3
.sym 7168 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7169 vga_red_2b_SB_LUT4_O_1_I3
.sym 7170 vga_green_2b_SB_LUT4_O_1_I0
.sym 7177 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 7182 vga_row[2]
.sym 7183 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 7187 vga_col[6]
.sym 7188 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7189 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7191 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 7192 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7193 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 7194 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 7206 vga_vsync$SB_IO_OUT
.sym 7216 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 7220 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7222 vga_red_2b_SB_LUT4_O_I3
.sym 7223 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 7224 vga_blue_2b_SB_LUT4_O_I3
.sym 7225 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7226 vga_red_2b_SB_LUT4_O_1_I1
.sym 7227 vga_red_2b_SB_LUT4_O_1_I0
.sym 7228 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7230 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7231 vga_blue_2b_SB_LUT4_O_1_I1
.sym 7233 vga_red_2b_SB_LUT4_O_I1
.sym 7234 proc_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 7235 vga_blue_2b_SB_LUT4_O_1_I3
.sym 7236 vga_blue_2b_SB_LUT4_O_I1
.sym 7237 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7239 vga_row[5]
.sym 7240 vga_blue_2b_SB_LUT4_O_1_I0
.sym 7242 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7243 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7245 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7246 vga_red_2b_SB_LUT4_O_1_I3
.sym 7249 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7250 vga_blue_2b_SB_LUT4_O_1_I3
.sym 7251 vga_blue_2b_SB_LUT4_O_1_I1
.sym 7252 vga_blue_2b_SB_LUT4_O_1_I0
.sym 7255 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7256 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7258 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7261 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7262 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7263 vga_blue_2b_SB_LUT4_O_I1
.sym 7264 vga_blue_2b_SB_LUT4_O_I3
.sym 7267 vga_row[5]
.sym 7268 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 7269 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 7273 vga_blue_2b_SB_LUT4_O_1_I1
.sym 7274 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7275 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7276 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7279 vga_red_2b_SB_LUT4_O_I1
.sym 7280 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7281 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7282 vga_red_2b_SB_LUT4_O_I3
.sym 7285 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7286 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7287 proc_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 7291 vga_red_2b_SB_LUT4_O_1_I1
.sym 7292 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7293 vga_red_2b_SB_LUT4_O_1_I3
.sym 7294 vga_red_2b_SB_LUT4_O_1_I0
.sym 7310 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7318 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7319 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7320 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7322 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7325 vga_row[5]
.sym 7327 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7340 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7352 vga_green_2b_SB_LUT4_O_I3
.sym 7361 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 7362 vga_green_2b_SB_LUT4_O_I1
.sym 7363 vga_green_2b_SB_LUT4_O_1_I3
.sym 7365 vga_green_2b_SB_LUT4_O_I0
.sym 7366 vga_green_2b_SB_LUT4_O_1_I0
.sym 7369 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7371 vga_col[6]
.sym 7376 vga_green_2b_SB_LUT4_O_I2
.sym 7381 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7391 vga_col[6]
.sym 7392 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 7393 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7396 vga_green_2b_SB_LUT4_O_I2
.sym 7397 vga_green_2b_SB_LUT4_O_I3
.sym 7398 vga_green_2b_SB_LUT4_O_I1
.sym 7399 vga_green_2b_SB_LUT4_O_I0
.sym 7426 vga_green_2b_SB_LUT4_O_1_I3
.sym 7427 vga_green_2b_SB_LUT4_O_1_I0
.sym 7428 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7429 vga_green_2b_SB_LUT4_O_I1
.sym 7435 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 7439 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7441 $PACKER_VCC_NET
.sym 7444 $PACKER_VCC_NET
.sym 7449 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 7460 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 7466 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7468 vga_vsync_SB_LUT4_O_I2
.sym 7470 vga_vsync_SB_LUT4_O_I1
.sym 7487 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7489 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 7492 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7493 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 7494 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7499 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 7500 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7501 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7509 $PACKER_VCC_NET
.sym 7517 $PACKER_VCC_NET
.sym 7518 $nextpnr_ICESTORM_LC_81$O
.sym 7521 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 7524 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 7527 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 7530 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 7532 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7533 $PACKER_VCC_NET
.sym 7536 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 7538 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7542 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 7544 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 7545 $PACKER_VCC_NET
.sym 7548 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 7550 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7551 $PACKER_VCC_NET
.sym 7554 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 7556 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7557 $PACKER_VCC_NET
.sym 7560 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 7562 $PACKER_VCC_NET
.sym 7563 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7583 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 7585 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7587 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 7589 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 7591 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7599 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7600 $PACKER_VCC_NET
.sym 7603 rst$SB_IO_IN
.sym 7616 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 7622 rst$SB_IO_IN
.sym 7627 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7628 vga_vsync_SB_LUT4_O_I0
.sym 7636 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 7637 vga_vsync_SB_LUT4_O_I1
.sym 7638 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 7644 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 7650 vga_vsync_SB_LUT4_O_I2
.sym 7652 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 7653 $nextpnr_ICESTORM_LC_82$I3
.sym 7656 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7663 $nextpnr_ICESTORM_LC_82$I3
.sym 7672 rst$SB_IO_IN
.sym 7673 vga_vsync_SB_LUT4_O_I1
.sym 7674 vga_vsync_SB_LUT4_O_I0
.sym 7675 vga_vsync_SB_LUT4_O_I2
.sym 7696 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 7697 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 7698 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 7699 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 7705 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7708 vga_vsync_SB_LUT4_O_I2
.sym 7710 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 7724 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 7725 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7728 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 7729 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7732 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7733 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7736 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 7758 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7759 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7763 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7764 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 7766 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7767 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 7770 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7775 $PACKER_VCC_NET
.sym 7776 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7783 $PACKER_VCC_NET
.sym 7788 $nextpnr_ICESTORM_LC_93$O
.sym 7791 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 7794 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 7796 $PACKER_VCC_NET
.sym 7797 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7800 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 7802 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7806 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 7808 $PACKER_VCC_NET
.sym 7809 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 7812 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 7814 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7815 $PACKER_VCC_NET
.sym 7818 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7820 $PACKER_VCC_NET
.sym 7821 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7824 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 7826 $PACKER_VCC_NET
.sym 7827 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7830 $nextpnr_ICESTORM_LC_94$I3
.sym 7832 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7841 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7847 capture_addr[9]
.sym 7851 vga_row[2]
.sym 7852 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7854 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7855 vga_row[3]
.sym 7858 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7860 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 7886 $nextpnr_ICESTORM_LC_94$I3
.sym 7927 $nextpnr_ICESTORM_LC_94$I3
.sym 8221 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 8222 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 8223 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 8224 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 8225 controller.data_wr[3]
.sym 8226 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 8227 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3
.sym 8228 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 8247 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 8255 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8266 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 8268 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8269 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 8270 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 8271 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 8272 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 8273 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 8274 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 8275 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 8276 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 8277 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 8278 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 8281 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 8282 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 8284 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 8286 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 8288 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 8289 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 8290 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 8291 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 8292 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8293 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8294 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 8296 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 8297 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 8298 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 8299 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 8302 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 8303 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 8304 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 8305 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 8309 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 8310 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 8311 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 8314 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 8317 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 8320 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 8321 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8322 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8328 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8329 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 8332 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 8333 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 8335 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 8338 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 8339 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 8340 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 8341 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 8343 clk50mhz_$glb_clk
.sym 8344 rst$SB_IO_IN_$glb_sr
.sym 8349 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8350 controller.i_sccb.send_rg[1]
.sym 8351 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 8352 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 8353 controller.i_sccb.send_rg[0]
.sym 8354 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_I1_I0
.sym 8355 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8356 controller.i_sccb.send_rg[2]
.sym 8363 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 8367 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 8368 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 8370 display_img_addr[0]
.sym 8371 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 8376 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 8378 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 8383 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 8386 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 8391 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 8393 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 8395 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 8400 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8405 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 8408 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 8410 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8411 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 8413 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8415 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 8427 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 8429 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 8430 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8431 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 8434 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 8435 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 8436 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 8437 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8439 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8440 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8442 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8444 camera_config_steps[1]
.sym 8450 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8452 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 8454 camera_config_steps[0]
.sym 8461 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8462 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 8465 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8467 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 8468 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8472 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 8473 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 8474 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 8477 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8478 camera_config_steps[1]
.sym 8480 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8483 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8484 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8486 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 8489 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 8490 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8491 camera_config_steps[0]
.sym 8492 camera_config_steps[1]
.sym 8495 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8497 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8498 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 8502 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8503 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 8504 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8508 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8509 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 8510 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_I0_I1
.sym 8511 controller.data_wr[1]
.sym 8512 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 8513 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8514 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 8515 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 8520 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 8521 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 8522 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 8523 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 8529 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 8530 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8531 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 8532 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 8534 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 8535 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8537 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 8539 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 8541 display_img_addr[8]
.sym 8543 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I1
.sym 8549 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 8550 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 8551 camera_config_steps[0]
.sym 8552 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 8553 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 8554 camera_config_steps[1]
.sym 8555 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 8557 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 8558 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 8559 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8561 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 8562 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 8563 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 8564 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 8566 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8569 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 8570 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8571 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I0_I1
.sym 8572 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 8573 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 8574 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 8575 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_I0_I1
.sym 8576 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 8577 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8578 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8579 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 8582 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I0_I1
.sym 8583 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 8584 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 8585 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 8588 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 8589 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 8590 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 8591 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I0_I1
.sym 8594 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 8595 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 8596 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 8600 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 8601 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 8602 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8603 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 8607 camera_config_steps[1]
.sym 8608 camera_config_steps[0]
.sym 8612 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 8614 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8615 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 8618 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 8619 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8621 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8624 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_I0_I1
.sym 8625 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 8626 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 8627 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8629 clk50mhz_$glb_clk
.sym 8630 rst$SB_IO_IN_$glb_sr
.sym 8631 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 8632 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 8633 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8634 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8635 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 8636 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 8637 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 8638 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 8640 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8643 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 8644 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 8647 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 8649 controller.addr[1]
.sym 8650 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 8651 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 8653 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8659 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 8660 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 8666 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 8672 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 8676 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 8680 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8683 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 8684 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8685 camera_config_steps[1]
.sym 8687 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8689 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 8691 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 8692 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 8698 camera_config_steps[0]
.sym 8705 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8707 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 8708 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8712 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 8713 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8718 camera_config_steps[0]
.sym 8723 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 8725 camera_config_steps[0]
.sym 8729 camera_config_steps[1]
.sym 8732 camera_config_steps[0]
.sym 8736 camera_config_steps[1]
.sym 8737 camera_config_steps[0]
.sym 8741 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 8742 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8743 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 8744 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 8751 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 8752 clk50mhz_$glb_clk
.sym 8753 rst$SB_IO_IN_$glb_sr
.sym 8767 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 8768 camera_config_steps[1]
.sym 8769 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 8770 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 8771 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 8772 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 8777 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 8779 camera_config_steps[0]
.sym 8785 camera_config_steps[1]
.sym 8789 display_img_addr[8]
.sym 8898 display_img_addr[0]
.sym 9033 display_img_addr[8]
.sym 9034 display_img_addr[9]
.sym 9389 display_img_addr[0]
.sym 9502 vga_col[7]
.sym 9626 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 9740 capture.data_rg3[4]
.sym 9743 capture.data_rg2[5]
.sym 9745 capture.data_rg1[5]
.sym 9748 vga_col[1]
.sym 9749 vga_col[8]
.sym 9764 display_img_addr[0]
.sym 9770 vga_col[4]
.sym 9772 vga_col[5]
.sym 9793 capture.data_rg2[6]
.sym 9856 capture.data_rg2[6]
.sym 9859 clk50mhz_$glb_clk
.sym 9860 rst$SB_IO_IN_$glb_sr
.sym 9867 vga_hsync_SB_LUT4_O_I2
.sym 9868 rgbfilter[0]
.sym 9871 vga_col[9]
.sym 9872 vga_col[2]
.sym 9878 display_img_addr[0]
.sym 9885 vga_col[8]
.sym 9886 vga_col[6]
.sym 9887 vga_col[9]
.sym 9888 vga_col[7]
.sym 9890 vga_hsync_SB_LUT4_O_I2
.sym 9892 rgbfilter[0]
.sym 9893 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9894 vga_col[2]
.sym 9896 vga_col[3]
.sym 9902 $PACKER_VCC_NET
.sym 9903 vga_col[8]
.sym 9906 vga_col[4]
.sym 9908 vga_col[6]
.sym 9913 vga_col[9]
.sym 9915 vga_col[5]
.sym 9916 $PACKER_VCC_NET
.sym 9917 vga_col[7]
.sym 9934 $nextpnr_ICESTORM_LC_58$O
.sym 9937 vga_col[4]
.sym 9940 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 9942 vga_col[5]
.sym 9943 $PACKER_VCC_NET
.sym 9946 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 9948 $PACKER_VCC_NET
.sym 9949 vga_col[6]
.sym 9952 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 9954 vga_col[7]
.sym 9958 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 9960 vga_col[8]
.sym 9961 $PACKER_VCC_NET
.sym 9964 $nextpnr_ICESTORM_LC_59$I3
.sym 9966 vga_col[9]
.sym 9974 $nextpnr_ICESTORM_LC_59$I3
.sym 9984 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9985 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9986 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9988 $PACKER_VCC_NET
.sym 9989 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 9990 vga_new_pxl
.sym 9991 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 9998 rgbfilter[1]
.sym 10004 img_proc.pulse_proc_ctrl
.sym 10008 vga_col[4]
.sym 10010 vga_col[5]
.sym 10012 vga_col[6]
.sym 10014 vga_col[7]
.sym 10016 display_img_addr[2]
.sym 10017 vga_hsync_SB_LUT4_O_I0
.sym 10018 vga_col[1]
.sym 10019 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 10027 vga_col[2]
.sym 10032 vga_col[7]
.sym 10034 vga_col[1]
.sym 10036 vga_new_pxl
.sym 10038 vga_col[5]
.sym 10044 vga_col[3]
.sym 10046 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 10048 vga_col[0]
.sym 10053 vga_col[4]
.sym 10054 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 10055 vga_col[6]
.sym 10056 vga_col[0]
.sym 10057 $nextpnr_ICESTORM_LC_8$O
.sym 10059 vga_col[0]
.sym 10063 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 10064 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 10065 vga_col[1]
.sym 10067 vga_col[0]
.sym 10069 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 10070 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 10072 vga_col[2]
.sym 10073 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 10075 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 10076 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 10078 vga_col[3]
.sym 10079 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 10081 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 10082 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 10083 vga_col[4]
.sym 10085 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 10087 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 10088 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 10089 vga_col[5]
.sym 10091 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 10093 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 10094 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 10095 vga_col[6]
.sym 10097 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 10099 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 10100 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 10102 vga_col[7]
.sym 10103 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 10104 vga_new_pxl
.sym 10105 clk50mhz_$glb_clk
.sym 10106 rst$SB_IO_IN_$glb_sr
.sym 10108 display_img_addr[1]
.sym 10109 display_img_addr[2]
.sym 10110 display_img_addr[3]
.sym 10111 display_img_addr[4]
.sym 10112 display_img_addr[5]
.sym 10113 display_img_addr[6]
.sym 10114 display_img_addr[7]
.sym 10119 $PACKER_VCC_NET
.sym 10124 $PACKER_VCC_NET
.sym 10132 vga_col[0]
.sym 10134 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 10136 vga_col[4]
.sym 10139 vga_new_pxl
.sym 10142 vga_col[7]
.sym 10143 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 10148 rst$SB_IO_IN
.sym 10149 vga_col[9]
.sym 10150 vga_new_pxl
.sym 10151 vga_hsync_SB_LUT4_O_I1
.sym 10154 vga_col[6]
.sym 10155 vga_col[7]
.sym 10157 vga_col[1]
.sym 10158 vga_col[2]
.sym 10159 vga_col[3]
.sym 10160 vga_hsync_SB_LUT4_O_I2
.sym 10161 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 10164 vga_col[8]
.sym 10166 vga_col[0]
.sym 10175 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 10177 vga_hsync_SB_LUT4_O_I0
.sym 10180 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 10181 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 10183 vga_col[8]
.sym 10184 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 10187 vga_col[9]
.sym 10188 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 10190 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 10193 vga_hsync_SB_LUT4_O_I0
.sym 10194 vga_hsync_SB_LUT4_O_I2
.sym 10195 rst$SB_IO_IN
.sym 10196 vga_hsync_SB_LUT4_O_I1
.sym 10200 vga_col[0]
.sym 10202 vga_col[1]
.sym 10205 vga_col[6]
.sym 10206 vga_col[9]
.sym 10207 vga_col[8]
.sym 10208 vga_col[7]
.sym 10211 vga_col[2]
.sym 10212 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 10214 vga_col[3]
.sym 10217 vga_col[3]
.sym 10218 vga_col[2]
.sym 10219 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 10227 vga_new_pxl
.sym 10228 clk50mhz_$glb_clk
.sym 10229 rst$SB_IO_IN_$glb_sr
.sym 10230 display_img_addr[8]
.sym 10231 display_img_addr[9]
.sym 10232 display_img_addr[10]
.sym 10233 display_img_addr[11]
.sym 10234 display_img_addr[12]
.sym 10235 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 10236 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10237 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 10240 vga_hsync_SB_LUT4_O_I1
.sym 10244 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10248 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 10254 display_img_addr[2]
.sym 10255 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10256 display_img_addr[0]
.sym 10257 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 10258 display_img_addr[4]
.sym 10259 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 10260 display_img_addr[5]
.sym 10262 vga_col[4]
.sym 10263 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 10264 vga_col[5]
.sym 10265 display_img_addr[9]
.sym 10271 $PACKER_VCC_NET
.sym 10272 vga_col[9]
.sym 10273 vga_col[5]
.sym 10276 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10279 vga_col[8]
.sym 10283 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 10286 vga_col[7]
.sym 10287 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 10292 display_img_addr[0]
.sym 10293 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 10296 vga_col[4]
.sym 10298 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 10299 vga_new_pxl
.sym 10301 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10303 $nextpnr_ICESTORM_LC_60$O
.sym 10306 vga_col[7]
.sym 10309 vga_hsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 10311 $PACKER_VCC_NET
.sym 10312 vga_col[8]
.sym 10315 $nextpnr_ICESTORM_LC_61$I3
.sym 10317 vga_col[9]
.sym 10325 $nextpnr_ICESTORM_LC_61$I3
.sym 10330 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 10335 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 10336 display_img_addr[0]
.sym 10340 vga_col[4]
.sym 10341 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10342 vga_col[5]
.sym 10343 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 10346 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10347 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 10348 vga_new_pxl
.sym 10349 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 10350 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 10351 clk50mhz_$glb_clk
.sym 10352 rst$SB_IO_IN_$glb_sr
.sym 10365 $PACKER_VCC_NET
.sym 10366 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10367 display_img_addr[0]
.sym 10368 display_img_addr[11]
.sym 10370 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 10372 display_img_addr[8]
.sym 10374 display_img_addr[9]
.sym 10376 display_img_addr[10]
.sym 10377 vga_col[8]
.sym 10378 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10379 vga_col[6]
.sym 10380 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1
.sym 10381 vga_col[7]
.sym 10382 vga_col[8]
.sym 10383 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 10384 rgbfilter[0]
.sym 10385 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10386 vga_col[2]
.sym 10387 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 10388 vga_col[3]
.sym 10396 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10399 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 10400 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10404 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10409 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 10414 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10426 $nextpnr_ICESTORM_LC_85$O
.sym 10429 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 10432 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 10434 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10438 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 10441 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10444 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10447 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10450 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 10453 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10456 $nextpnr_ICESTORM_LC_86$I3
.sym 10459 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 10466 $nextpnr_ICESTORM_LC_86$I3
.sym 10470 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10478 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10479 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 10480 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10481 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10482 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 10483 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10486 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10491 $PACKER_VCC_NET
.sym 10494 $PACKER_VCC_NET
.sym 10495 vga_col[0]
.sym 10500 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 10502 vga_col[5]
.sym 10503 vga_col[1]
.sym 10504 display_img_addr[2]
.sym 10505 vga_col[4]
.sym 10506 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 10508 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10510 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 10517 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 10519 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10527 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10528 $PACKER_VCC_NET
.sym 10537 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10543 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 10545 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10547 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 10549 $nextpnr_ICESTORM_LC_44$O
.sym 10552 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 10555 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[5]
.sym 10557 $PACKER_VCC_NET
.sym 10558 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 10561 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[6]
.sym 10564 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10567 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[7]
.sym 10570 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10573 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[8]
.sym 10576 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10579 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[9]
.sym 10582 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10585 $nextpnr_ICESTORM_LC_45$I3
.sym 10587 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 10595 $nextpnr_ICESTORM_LC_45$I3
.sym 10599 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10602 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10604 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 10614 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 10615 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10617 capture.data_rg3[1]
.sym 10624 vga_col[0]
.sym 10625 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 10628 vga_col[4]
.sym 10632 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10634 vga_col[7]
.sym 10643 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 10644 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 10645 $PACKER_VCC_NET
.sym 10646 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10647 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 10651 $PACKER_VCC_NET
.sym 10652 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10653 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 10657 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10659 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 10672 $nextpnr_ICESTORM_LC_83$O
.sym 10675 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 10678 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 10681 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 10684 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 10686 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 10690 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 10692 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 10693 $PACKER_VCC_NET
.sym 10696 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 10698 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 10699 $PACKER_VCC_NET
.sym 10702 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 10705 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10708 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 10710 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10714 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 10716 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10730 centroid[5]
.sym 10735 vga_col[0]
.sym 10746 display_img_addr[2]
.sym 10748 display_img_addr[0]
.sym 10750 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 10751 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 10752 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 10753 centroid[0]
.sym 10755 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10756 centroid[0]
.sym 10757 display_img_addr[9]
.sym 10758 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 10766 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10768 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 10769 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10776 centroid[1]
.sym 10777 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 10790 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10795 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 10798 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10801 $nextpnr_ICESTORM_LC_84$I3
.sym 10804 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 10811 $nextpnr_ICESTORM_LC_84$I3
.sym 10832 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10833 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 10834 centroid[1]
.sym 10835 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10847 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 10848 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10849 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10850 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10852 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10857 $PACKER_VCC_NET
.sym 10867 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10869 vga_col[8]
.sym 10870 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10872 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10873 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 10874 vga_col[2]
.sym 10875 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10876 rgbfilter[0]
.sym 10877 rgbfilter[0]
.sym 10880 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1
.sym 10886 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 10888 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 10889 vga_col[5]
.sym 10891 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_I0
.sym 10892 vga_col[3]
.sym 10893 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 10894 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 10895 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 10896 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 10897 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 10898 vga_col[4]
.sym 10899 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10902 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10912 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 10917 vga_col[2]
.sym 10919 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 10920 vga_col[5]
.sym 10922 vga_col[4]
.sym 10925 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 10926 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 10927 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 10928 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 10931 vga_col[3]
.sym 10932 vga_col[4]
.sym 10933 vga_col[2]
.sym 10934 vga_col[5]
.sym 10937 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 10938 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10940 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10944 vga_col[4]
.sym 10945 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10946 vga_col[5]
.sym 10955 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 10956 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 10957 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 10958 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_I0
.sym 10977 cam_fb.ram.0.1.0_WCLKE
.sym 10980 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I3_O
.sym 10989 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 10992 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 10995 vga_col[1]
.sym 10996 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10997 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11002 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11009 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11010 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 11011 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 11012 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 11013 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 11015 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 11017 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 11018 vga_col[7]
.sym 11019 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 11020 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11021 vga_col[6]
.sym 11022 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 11024 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 11027 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11028 centroid[0]
.sym 11030 vga_col[9]
.sym 11031 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0
.sym 11032 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11033 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11035 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11036 vga_col[8]
.sym 11037 rgbfilter[0]
.sym 11038 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 11039 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 11040 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1
.sym 11042 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 11043 rgbfilter[0]
.sym 11044 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 11045 centroid[0]
.sym 11048 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 11049 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1
.sym 11050 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 11051 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0
.sym 11054 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11055 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 11056 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 11057 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 11060 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 11061 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11062 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 11063 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 11067 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11068 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11069 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11078 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 11079 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11080 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 11084 vga_col[6]
.sym 11085 vga_col[7]
.sym 11086 vga_col[9]
.sym 11087 vga_col[8]
.sym 11093 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 11094 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11096 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 11097 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 11098 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11109 $PACKER_VCC_NET
.sym 11117 vga_col[0]
.sym 11118 proc_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 11120 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11122 vga_col[7]
.sym 11124 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 11126 vga_col[7]
.sym 11132 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11133 rgbfilter[2]
.sym 11134 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 11135 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11137 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11138 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11139 rgbfilter[1]
.sym 11140 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11141 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11142 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11144 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11145 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 11146 rgbfilter[0]
.sym 11149 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11152 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11159 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11160 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11163 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11165 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11166 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11167 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11168 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11171 rgbfilter[0]
.sym 11172 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11173 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11174 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 11177 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11178 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11180 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11184 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11185 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11186 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 11189 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11190 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11191 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 11192 rgbfilter[1]
.sym 11196 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11197 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11198 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11202 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11203 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11204 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11207 rgbfilter[2]
.sym 11208 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11209 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11210 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 11214 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 11215 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 11216 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11217 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11218 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11219 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11220 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 11221 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11232 vga_col[0]
.sym 11238 display_img_addr[9]
.sym 11240 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 11243 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 11248 display_img_addr[0]
.sym 11255 vga_row[2]
.sym 11256 vga_col[1]
.sym 11257 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 11260 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11261 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11262 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 11263 vga_col[6]
.sym 11264 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11265 rgbfilter[1]
.sym 11266 vga_col[8]
.sym 11267 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11268 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11269 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11270 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11271 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 11272 vga_col[9]
.sym 11273 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11274 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11275 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 11277 vga_col[0]
.sym 11279 vga_col[2]
.sym 11280 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11281 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11285 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 11286 vga_col[7]
.sym 11289 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11290 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11291 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11294 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11295 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 11296 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11297 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 11300 vga_col[8]
.sym 11301 vga_col[6]
.sym 11302 vga_col[7]
.sym 11303 vga_col[9]
.sym 11306 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11307 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11308 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 11309 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11312 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11313 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11314 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11315 rgbfilter[1]
.sym 11318 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 11319 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11320 vga_col[1]
.sym 11321 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 11324 vga_col[0]
.sym 11325 vga_col[1]
.sym 11326 vga_row[2]
.sym 11327 vga_col[2]
.sym 11330 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11331 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11333 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11345 vga_col[2]
.sym 11350 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0
.sym 11355 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I3
.sym 11361 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 11366 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11369 vga_col[8]
.sym 11378 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I3_O
.sym 11379 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11380 vga_vsync_SB_LUT4_O_I2
.sym 11381 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 11382 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 11383 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11384 vga_col[5]
.sym 11385 rst$SB_IO_IN
.sym 11387 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 11388 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11389 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11390 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11392 vga_col[7]
.sym 11393 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 11396 vga_red_2b_SB_LUT4_O_1_I1
.sym 11399 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 11401 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11403 vga_row[6]
.sym 11407 vga_hsync_SB_LUT4_O_I1
.sym 11411 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I3_O
.sym 11412 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11414 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 11417 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11418 vga_red_2b_SB_LUT4_O_1_I1
.sym 11419 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11420 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11424 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11425 vga_row[6]
.sym 11426 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 11429 rst$SB_IO_IN
.sym 11430 vga_hsync_SB_LUT4_O_I1
.sym 11432 vga_vsync_SB_LUT4_O_I2
.sym 11436 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 11437 vga_col[5]
.sym 11438 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11441 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11443 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 11444 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 11448 vga_col[7]
.sym 11449 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 11450 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 11453 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11455 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 11456 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 11462 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 11464 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 11465 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 11466 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 11467 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11474 vga_vsync_SB_LUT4_O_I2
.sym 11476 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11478 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 11485 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 11489 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 11493 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11495 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 11503 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 11504 $PACKER_VCC_NET
.sym 11507 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11509 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 11510 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 11512 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 11514 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11522 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11529 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 11533 $nextpnr_ICESTORM_LC_65$O
.sym 11535 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 11539 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 11542 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 11545 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 11548 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 11551 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 11553 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 11554 $PACKER_VCC_NET
.sym 11557 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 11559 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11563 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 11565 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 11569 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 11572 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11575 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 11577 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11578 $PACKER_VCC_NET
.sym 11591 capture_addr[3]
.sym 11600 $PACKER_VCC_NET
.sym 11607 vga_row[0]
.sym 11617 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11619 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 11634 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11636 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11638 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11643 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11651 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11655 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11656 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 11658 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11662 $nextpnr_ICESTORM_LC_66$I3
.sym 11665 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11672 $nextpnr_ICESTORM_LC_66$I3
.sym 11693 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11694 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11695 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11696 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11708 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 11709 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11710 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11711 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 11712 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11713 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11718 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 11721 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 11722 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 11723 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11724 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11726 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 11727 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11732 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 11749 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 11750 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11752 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 11755 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 11760 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11764 $PACKER_VCC_NET
.sym 11765 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11768 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 11772 $PACKER_VCC_NET
.sym 11776 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 11779 $nextpnr_ICESTORM_LC_95$O
.sym 11781 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 11785 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 11788 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 11791 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 11794 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 11797 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 11800 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 11803 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 11806 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11809 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 11811 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 11812 $PACKER_VCC_NET
.sym 11815 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 11817 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11818 $PACKER_VCC_NET
.sym 11821 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11823 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11824 $PACKER_VCC_NET
.sym 11829 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2
.sym 11830 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11834 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11835 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11836 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 11844 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11845 vga_row[5]
.sym 11846 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11855 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11865 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 11874 $PACKER_VCC_NET
.sym 11876 vga_row[3]
.sym 11877 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11880 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11881 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11882 vga_row[2]
.sym 11892 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11895 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11902 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 11904 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11905 $PACKER_VCC_NET
.sym 11908 $nextpnr_ICESTORM_LC_96$I3
.sym 11910 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11918 $nextpnr_ICESTORM_LC_96$I3
.sym 11933 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11934 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11936 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11945 vga_row[2]
.sym 11946 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11948 vga_row[3]
.sym 11968 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12002 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12003 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 12015 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 12025 $nextpnr_ICESTORM_LC_67$O
.sym 12027 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 12031 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 12033 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12037 $nextpnr_ICESTORM_LC_68$I3
.sym 12040 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 12047 $nextpnr_ICESTORM_LC_68$I3
.sym 12298 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 12299 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 12300 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12301 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 12302 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 12303 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I0
.sym 12304 controller.data_wr[4]
.sym 12305 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 12327 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 12342 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 12344 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 12346 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3
.sym 12347 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 12348 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 12349 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 12350 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 12351 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 12354 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12355 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 12357 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 12358 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12360 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 12361 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I0
.sym 12363 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 12364 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 12365 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 12366 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 12367 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 12368 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 12369 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I0
.sym 12370 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 12371 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 12374 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 12375 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 12380 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 12381 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 12382 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 12385 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 12386 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 12387 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 12391 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I0
.sym 12392 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 12394 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 12397 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3
.sym 12398 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 12399 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 12400 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 12403 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 12404 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 12405 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 12406 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 12410 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 12411 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I0
.sym 12412 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 12416 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 12417 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12418 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12420 clk50mhz_$glb_clk
.sym 12421 rst$SB_IO_IN_$glb_sr
.sym 12426 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 12427 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 12428 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 12429 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12430 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 12431 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 12432 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 12433 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12439 display_img_addr[8]
.sym 12440 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I1
.sym 12442 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12444 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 12447 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 12454 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 12458 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 12459 led[6]$SB_IO_OUT
.sym 12460 camera_config_steps[5]
.sym 12464 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12466 camera_config_steps[4]
.sym 12467 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12469 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 12475 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 12479 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 12480 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 12484 led[7]$SB_IO_OUT
.sym 12486 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 12488 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 12491 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12503 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12504 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 12506 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12507 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 12509 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 12510 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 12511 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12512 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 12514 controller.data_wr[1]
.sym 12515 controller.i_sccb.clr_datarg
.sym 12516 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12517 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 12518 camera_config_steps[5]
.sym 12519 controller.data_wr[2]
.sym 12520 controller.data_wr[0]
.sym 12521 camera_config_steps[4]
.sym 12523 controller.i_sccb.send_rg[0]
.sym 12528 controller.i_sccb.send_rg[1]
.sym 12529 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 12530 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12536 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 12538 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 12539 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 12542 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12543 controller.data_wr[1]
.sym 12544 controller.i_sccb.clr_datarg
.sym 12545 controller.i_sccb.send_rg[0]
.sym 12548 camera_config_steps[5]
.sym 12550 camera_config_steps[4]
.sym 12554 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 12556 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 12557 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12560 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12561 controller.data_wr[0]
.sym 12563 controller.i_sccb.clr_datarg
.sym 12566 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12568 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 12572 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12574 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 12578 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12579 controller.data_wr[2]
.sym 12580 controller.i_sccb.clr_datarg
.sym 12581 controller.i_sccb.send_rg[1]
.sym 12582 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 12583 clk50mhz_$glb_clk
.sym 12584 rst$SB_IO_IN_$glb_sr
.sym 12585 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 12586 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 12587 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 12588 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 12589 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12590 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 12591 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_I1_O
.sym 12592 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_I1_I3
.sym 12598 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 12599 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12600 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12601 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 12602 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 12606 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 12608 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 12609 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I1_I3
.sym 12610 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 12612 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 12618 led[7]$SB_IO_OUT
.sym 12626 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 12627 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 12628 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 12629 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 12630 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 12631 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 12633 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 12634 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 12635 camera_config_steps[2]
.sym 12636 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12637 camera_config_steps[3]
.sym 12638 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 12639 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12641 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 12643 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 12644 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 12647 camera_config_steps[1]
.sym 12649 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 12652 camera_config_steps[0]
.sym 12653 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 12654 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12657 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 12659 camera_config_steps[3]
.sym 12661 camera_config_steps[2]
.sym 12665 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 12666 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 12667 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 12668 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 12671 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 12672 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 12674 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12677 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 12678 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 12679 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 12680 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 12683 camera_config_steps[3]
.sym 12684 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 12685 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 12686 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 12689 camera_config_steps[0]
.sym 12691 camera_config_steps[1]
.sym 12695 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 12696 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 12697 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12698 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 12701 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 12702 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 12703 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12704 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 12706 clk50mhz_$glb_clk
.sym 12707 rst$SB_IO_IN_$glb_sr
.sym 12708 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I1_O
.sym 12709 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 12710 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 12711 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 12712 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 12713 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 12714 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I1_I3
.sym 12715 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 12720 camera_config_steps[0]
.sym 12721 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 12722 display_img_addr[8]
.sym 12723 camera_config_steps[3]
.sym 12725 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 12726 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12727 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 12728 camera_config_steps[1]
.sym 12731 camera_config_steps[2]
.sym 12732 led[6]$SB_IO_OUT
.sym 12735 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 12736 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 12738 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 12739 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 12741 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 12742 camera_config_steps[4]
.sym 12750 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 12751 camera_config_steps[0]
.sym 12752 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 12753 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 12754 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 12755 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 12756 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I1
.sym 12758 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 12759 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12761 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12762 camera_config_steps[1]
.sym 12768 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12769 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12771 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 12775 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 12776 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12782 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 12783 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12785 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 12788 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12789 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 12790 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12794 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 12795 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12801 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 12802 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 12803 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 12807 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 12808 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 12812 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 12814 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I1
.sym 12815 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12818 camera_config_steps[0]
.sym 12820 camera_config_steps[1]
.sym 12825 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 12827 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12835 led[7]$SB_IO_OUT
.sym 12836 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 12837 led[6]$SB_IO_OUT
.sym 12843 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 12847 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12849 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12850 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 12852 camera_config_steps[5]
.sym 12856 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12859 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12962 display_img_addr[8]
.sym 12965 display_img_addr[8]
.sym 12967 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 12972 display_img_addr[9]
.sym 12974 led_SB_LUT4_O_I1
.sym 12982 display_img_addr[2]
.sym 13087 display_img_addr[9]
.sym 13102 display_img_addr[6]
.sym 13112 display_img_addr[7]
.sym 13210 display_img_addr[3]
.sym 13214 display_img_addr[8]
.sym 13472 display_img_addr[1]
.sym 13474 display_img_addr[2]
.sym 13476 display_img_addr[5]
.sym 13478 display_img_addr[4]
.sym 13479 display_img_addr[2]
.sym 13579 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 13593 display_img_addr[8]
.sym 13594 display_img_addr[6]
.sym 13603 display_img_addr[9]
.sym 13604 display_img_addr[7]
.sym 13703 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13714 display_img_addr[0]
.sym 13723 display_img_addr[5]
.sym 13817 capture.data_rg3[5]
.sym 13825 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 13849 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 13876 ov7670_d[5]
.sym 13879 capture.data_rg1[5]
.sym 13886 capture.data_rg2[4]
.sym 13904 capture.data_rg2[4]
.sym 13919 capture.data_rg1[5]
.sym 13934 ov7670_d[5]
.sym 13936 clk50mhz_$glb_clk
.sym 13937 rst$SB_IO_IN_$glb_sr
.sym 13939 rgbfilter[1]
.sym 13945 rgbfilter[2]
.sym 13949 display_img_addr[8]
.sym 13954 display_img_addr[2]
.sym 13956 capture.data_rg3[4]
.sym 13963 vga_new_pxl
.sym 13964 display_img_addr[1]
.sym 13966 display_img_addr[2]
.sym 13968 display_img_addr[3]
.sym 13970 display_img_addr[4]
.sym 13972 display_img_addr[5]
.sym 13983 $PACKER_VCC_NET
.sym 13990 img_proc.pulse_proc_ctrl
.sym 13994 rgbfilter[0]
.sym 13996 vga_col[8]
.sym 13999 vga_col[4]
.sym 14000 vga_col[5]
.sym 14001 vga_col[6]
.sym 14002 rgbfilter[2]
.sym 14004 rgbfilter[1]
.sym 14006 vga_col[9]
.sym 14010 vga_col[7]
.sym 14011 $nextpnr_ICESTORM_LC_62$O
.sym 14014 vga_col[4]
.sym 14017 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 14020 vga_col[5]
.sym 14023 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 14026 vga_col[6]
.sym 14029 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 14031 vga_col[7]
.sym 14035 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 14037 vga_col[8]
.sym 14038 $PACKER_VCC_NET
.sym 14041 $nextpnr_ICESTORM_LC_63$I3
.sym 14043 vga_col[9]
.sym 14051 $nextpnr_ICESTORM_LC_63$I3
.sym 14054 rgbfilter[2]
.sym 14055 rgbfilter[1]
.sym 14057 rgbfilter[0]
.sym 14058 img_proc.pulse_proc_ctrl
.sym 14059 clk50mhz_$glb_clk
.sym 14060 rst$SB_IO_IN_$glb_sr
.sym 14066 proc_fb.dina_SB_LUT4_O_I3
.sym 14067 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14068 proc_fb.dina_SB_LUT4_O_4_I2_SB_LUT4_I0_O
.sym 14071 display_img_addr[9]
.sym 14077 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 14085 display_img_addr[8]
.sym 14086 display_img_addr[6]
.sym 14087 display_img_addr[9]
.sym 14088 display_img_addr[7]
.sym 14090 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14095 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14096 display_img_addr[3]
.sym 14103 vga_col[1]
.sym 14104 vga_col[2]
.sym 14105 vga_col[3]
.sym 14106 vga_col[4]
.sym 14107 vga_col[5]
.sym 14108 vga_new_pxl
.sym 14114 $PACKER_VCC_NET
.sym 14116 vga_col[6]
.sym 14117 vga_col[7]
.sym 14118 vga_col[8]
.sym 14119 vga_col[9]
.sym 14125 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 14127 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14131 vga_col[0]
.sym 14135 vga_col[4]
.sym 14136 vga_col[3]
.sym 14137 vga_col[2]
.sym 14138 vga_col[5]
.sym 14141 vga_col[5]
.sym 14142 vga_col[2]
.sym 14143 vga_col[3]
.sym 14144 vga_col[4]
.sym 14147 vga_col[2]
.sym 14148 vga_col[3]
.sym 14149 vga_col[4]
.sym 14150 vga_col[5]
.sym 14160 $PACKER_VCC_NET
.sym 14165 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 14166 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14167 vga_col[6]
.sym 14168 vga_col[7]
.sym 14173 vga_new_pxl
.sym 14177 vga_col[1]
.sym 14178 vga_col[0]
.sym 14179 vga_col[9]
.sym 14180 vga_col[8]
.sym 14182 clk50mhz_$glb_clk
.sym 14183 rst$SB_IO_IN_$glb_sr
.sym 14194 display_img_addr[3]
.sym 14196 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14197 display_img_addr[2]
.sym 14198 display_img_addr[9]
.sym 14201 display_img_addr[0]
.sym 14203 display_img_addr[4]
.sym 14204 proc_fb.ram.0.1.0_RCLKE
.sym 14206 img_proc.colorpxls_left[4]
.sym 14208 display_img_addr[4]
.sym 14210 display_img_addr[5]
.sym 14218 display_img_addr[1]
.sym 14226 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 14228 display_img_addr[3]
.sym 14230 display_img_addr[5]
.sym 14234 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 14235 display_img_addr[2]
.sym 14237 display_img_addr[4]
.sym 14240 display_img_addr[7]
.sym 14243 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 14246 display_img_addr[0]
.sym 14247 display_img_addr[6]
.sym 14250 display_img_addr[1]
.sym 14254 display_img_addr[0]
.sym 14257 $nextpnr_ICESTORM_LC_0$O
.sym 14259 display_img_addr[0]
.sym 14263 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 14264 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 14265 display_img_addr[1]
.sym 14267 display_img_addr[0]
.sym 14269 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 14270 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 14271 display_img_addr[2]
.sym 14273 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 14275 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 14276 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 14278 display_img_addr[3]
.sym 14279 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 14281 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 14282 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 14283 display_img_addr[4]
.sym 14285 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 14287 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 14288 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 14290 display_img_addr[5]
.sym 14291 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 14293 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 14294 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 14296 display_img_addr[6]
.sym 14297 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 14299 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 14300 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 14301 display_img_addr[7]
.sym 14303 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 14304 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 14305 clk50mhz_$glb_clk
.sym 14306 rst$SB_IO_IN_$glb_sr
.sym 14309 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14310 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 14311 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 14312 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 14313 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 14314 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14331 display_img_addr[12]
.sym 14332 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 14333 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 14334 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 14335 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14336 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 14337 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 14338 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14339 display_img_addr[8]
.sym 14340 display_img_addr[6]
.sym 14341 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 14342 display_img_addr[7]
.sym 14343 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 14348 display_img_addr[8]
.sym 14349 display_img_addr[9]
.sym 14352 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 14353 vga_col[6]
.sym 14357 vga_col[4]
.sym 14359 display_img_addr[11]
.sym 14360 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 14373 vga_col[9]
.sym 14374 display_img_addr[10]
.sym 14375 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 14376 display_img_addr[12]
.sym 14380 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 14381 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 14383 display_img_addr[8]
.sym 14384 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 14386 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 14387 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 14389 display_img_addr[9]
.sym 14390 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 14392 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 14393 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 14394 display_img_addr[10]
.sym 14396 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 14398 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[12]
.sym 14399 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 14400 display_img_addr[11]
.sym 14402 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 14406 display_img_addr[12]
.sym 14407 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 14408 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[12]
.sym 14412 vga_col[9]
.sym 14418 vga_col[6]
.sym 14424 vga_col[4]
.sym 14427 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 14428 clk50mhz_$glb_clk
.sym 14429 rst$SB_IO_IN_$glb_sr
.sym 14442 display_img_addr[8]
.sym 14443 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 14445 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 14446 display_img_addr[9]
.sym 14447 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14449 vga_col[1]
.sym 14451 vga_col[7]
.sym 14453 display_img_addr[2]
.sym 14454 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14455 vga_new_pxl
.sym 14456 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 14458 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 14460 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 14461 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 14462 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 14463 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14464 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14465 vga_col[9]
.sym 14472 $PACKER_VCC_NET
.sym 14475 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 14477 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14478 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14480 $PACKER_VCC_NET
.sym 14482 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 14483 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14484 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 14485 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 14486 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 14503 $nextpnr_ICESTORM_LC_75$O
.sym 14506 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 14509 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 14511 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 14512 $PACKER_VCC_NET
.sym 14515 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 14518 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 14521 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 14524 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 14527 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 14529 $PACKER_VCC_NET
.sym 14530 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 14533 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 14535 $PACKER_VCC_NET
.sym 14536 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14539 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 14542 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14545 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 14548 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14555 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14556 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 14558 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14559 i_vga.new_line
.sym 14560 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14565 vga_col[0]
.sym 14570 vga_new_pxl
.sym 14577 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14580 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14582 i_vga.new_line
.sym 14583 display_img_addr[0]
.sym 14585 centroid[2]
.sym 14586 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 14587 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14588 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 14589 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 14594 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14595 vga_col[8]
.sym 14596 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14597 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 14599 vga_col[2]
.sym 14600 vga_col[6]
.sym 14601 vga_col[3]
.sym 14602 vga_col[7]
.sym 14603 vga_col[4]
.sym 14604 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 14605 vga_col[5]
.sym 14607 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14612 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14613 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 14621 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 14623 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14625 vga_col[9]
.sym 14626 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 14629 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14632 $nextpnr_ICESTORM_LC_76$I3
.sym 14634 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 14642 $nextpnr_ICESTORM_LC_76$I3
.sym 14645 vga_col[7]
.sym 14646 vga_col[9]
.sym 14647 vga_col[8]
.sym 14648 vga_col[6]
.sym 14651 vga_col[5]
.sym 14657 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 14658 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14659 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 14660 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14663 vga_col[5]
.sym 14664 vga_col[3]
.sym 14665 vga_col[4]
.sym 14666 vga_col[2]
.sym 14669 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 14670 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14671 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 14672 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14676 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14677 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14678 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14679 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14680 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14681 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14685 display_img_addr[3]
.sym 14686 display_img_addr[3]
.sym 14689 display_img_addr[5]
.sym 14690 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 14693 display_img_addr[0]
.sym 14695 display_img_addr[4]
.sym 14697 display_img_addr[2]
.sym 14698 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14700 rgbfilter[2]
.sym 14702 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 14705 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14706 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14708 i_vga.new_line
.sym 14718 vga_col[4]
.sym 14719 vga_col[3]
.sym 14725 vga_col[2]
.sym 14729 vga_col[0]
.sym 14731 vga_col[5]
.sym 14732 vga_col[1]
.sym 14737 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14745 centroid[2]
.sym 14751 vga_col[4]
.sym 14753 vga_col[5]
.sym 14770 centroid[2]
.sym 14771 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14780 vga_col[2]
.sym 14781 vga_col[1]
.sym 14782 vga_col[0]
.sym 14783 vga_col[3]
.sym 14799 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14802 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14803 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14804 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14805 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14811 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14825 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 14829 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 14831 display_img_addr[8]
.sym 14832 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14841 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14843 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 14847 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 14849 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14853 $PACKER_VCC_NET
.sym 14856 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 14858 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 14860 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14870 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 14872 $nextpnr_ICESTORM_LC_89$O
.sym 14875 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 14878 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_CARRY_CO_CI[2]
.sym 14881 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 14884 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_CARRY_CO_CI[3]
.sym 14887 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 14890 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_CARRY_CO_CI[4]
.sym 14893 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 14896 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_CARRY_CO_CI[5]
.sym 14898 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 14899 $PACKER_VCC_NET
.sym 14902 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_CARRY_CO_CI[6]
.sym 14904 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14908 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_CARRY_CO_CI[7]
.sym 14911 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14914 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_CARRY_CO_CI[8]
.sym 14917 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14929 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 14930 cam_fb.ram.0.0.0_RDATA_1
.sym 14936 centroid[3]
.sym 14939 centroid[3]
.sym 14941 display_img_addr[2]
.sym 14946 vga_col[9]
.sym 14948 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 14949 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 14950 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 14951 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14952 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14954 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 14956 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 14958 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_CARRY_CO_CI[8]
.sym 14964 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 14965 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 14966 centroid[0]
.sym 14969 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 14971 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 14972 rgbfilter[2]
.sym 14974 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14976 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14977 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14978 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14985 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14986 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14988 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 14991 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14995 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_CARRY_CO_CI[9]
.sym 14998 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15001 $nextpnr_ICESTORM_LC_90$I3
.sym 15003 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 15011 $nextpnr_ICESTORM_LC_90$I3
.sym 15014 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 15016 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 15017 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 15020 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 15021 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15022 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15023 centroid[0]
.sym 15026 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15027 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15028 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15029 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15038 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15039 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 15040 centroid[0]
.sym 15041 rgbfilter[2]
.sym 15053 cam_fb.ram.0.0.0_RDATA_3
.sym 15059 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15061 proc_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 15070 vga_row[2]
.sym 15073 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15075 i_vga.new_line
.sym 15077 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I0
.sym 15080 vga_row[1]
.sym 15086 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 15095 $PACKER_VCC_NET
.sym 15102 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 15104 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 15108 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 15110 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 15112 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 15114 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 15116 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 15118 $nextpnr_ICESTORM_LC_54$O
.sym 15120 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 15124 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_CARRY_CO_CI[2]
.sym 15127 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 15130 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_CARRY_CO_CI[3]
.sym 15133 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 15136 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_CARRY_CO_CI[4]
.sym 15139 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 15142 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_CARRY_CO_CI[5]
.sym 15145 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 15148 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_CARRY_CO_CI[6]
.sym 15150 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 15154 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_CARRY_CO_CI[7]
.sym 15157 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 15160 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_CARRY_CO_CI[8]
.sym 15162 $PACKER_VCC_NET
.sym 15163 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 15170 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I0
.sym 15181 display_img_addr[2]
.sym 15186 display_img_addr[9]
.sym 15188 centroid[0]
.sym 15190 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 15193 i_vga.new_line
.sym 15196 i_vga.new_line
.sym 15197 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_I2_I0
.sym 15199 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 15200 vga_row[6]
.sym 15203 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15204 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_CARRY_CO_CI[8]
.sym 15210 vga_col[0]
.sym 15211 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15212 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15213 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 15215 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 15218 vga_col[0]
.sym 15219 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 15221 vga_col[2]
.sym 15223 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 15224 vga_col[1]
.sym 15225 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 15228 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 15233 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15235 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 15240 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15241 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_CARRY_CO_CI[9]
.sym 15243 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15247 $nextpnr_ICESTORM_LC_55$I3
.sym 15250 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 15257 $nextpnr_ICESTORM_LC_55$I3
.sym 15260 vga_col[0]
.sym 15261 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15262 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 15263 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15272 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 15273 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 15274 vga_col[2]
.sym 15275 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 15279 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 15280 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 15281 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 15284 vga_col[2]
.sym 15285 vga_col[0]
.sym 15286 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15287 vga_col[1]
.sym 15291 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 15293 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15294 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 15296 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 15297 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I3
.sym 15318 capture_addr[7]
.sym 15322 vga_row[7]
.sym 15323 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 15326 $PACKER_VCC_NET
.sym 15335 vga_col[2]
.sym 15337 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 15338 vga_row[7]
.sym 15339 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15340 vga_row[2]
.sym 15341 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I3
.sym 15342 vga_col[1]
.sym 15343 vga_col[2]
.sym 15345 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15349 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I0
.sym 15350 vga_row[1]
.sym 15351 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 15352 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 15354 vga_row[0]
.sym 15357 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_I2_I0
.sym 15358 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15359 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 15360 vga_row[6]
.sym 15361 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 15362 vga_row[0]
.sym 15365 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 15366 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 15367 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 15368 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I0
.sym 15371 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 15372 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I3
.sym 15377 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15378 vga_col[1]
.sym 15379 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 15380 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15383 vga_row[0]
.sym 15384 vga_col[2]
.sym 15385 vga_row[2]
.sym 15386 vga_row[1]
.sym 15389 vga_row[7]
.sym 15390 vga_row[6]
.sym 15391 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_I2_I0
.sym 15392 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15395 vga_col[2]
.sym 15396 vga_row[0]
.sym 15398 vga_row[1]
.sym 15401 vga_row[1]
.sym 15402 vga_row[2]
.sym 15403 vga_col[2]
.sym 15404 vga_row[0]
.sym 15407 vga_col[2]
.sym 15408 vga_row[0]
.sym 15409 vga_row[2]
.sym 15410 vga_row[1]
.sym 15419 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15420 vga_row[0]
.sym 15422 display_img_addr[8]
.sym 15426 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 15441 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15443 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 15446 vga_col[9]
.sym 15447 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 15448 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 15449 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 15456 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 15458 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 15459 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 15471 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 15474 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 15476 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15477 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 15485 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 15486 $PACKER_VCC_NET
.sym 15487 $nextpnr_ICESTORM_LC_52$O
.sym 15490 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 15493 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[2]
.sym 15496 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 15499 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[3]
.sym 15502 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 15505 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 15507 $PACKER_VCC_NET
.sym 15508 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 15511 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[5]
.sym 15513 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15514 $PACKER_VCC_NET
.sym 15517 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[6]
.sym 15519 $PACKER_VCC_NET
.sym 15520 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 15523 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[7]
.sym 15525 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 15529 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[8]
.sym 15531 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 15550 vga_row[0]
.sym 15563 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 15564 vga_row[1]
.sym 15565 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15566 vga_row[2]
.sym 15568 vga_row[3]
.sym 15569 vga_row[0]
.sym 15570 vga_row[4]
.sym 15572 i_vga.new_line
.sym 15573 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[8]
.sym 15580 vga_row[1]
.sym 15582 vga_col[8]
.sym 15584 vga_row[0]
.sym 15591 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 15598 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 15600 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 15603 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 15604 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 15606 vga_col[9]
.sym 15608 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15610 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[9]
.sym 15612 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15616 $nextpnr_ICESTORM_LC_53$I3
.sym 15618 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 15626 $nextpnr_ICESTORM_LC_53$I3
.sym 15635 vga_row[0]
.sym 15641 vga_col[9]
.sym 15642 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 15643 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 15644 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 15647 vga_row[0]
.sym 15649 vga_row[1]
.sym 15654 vga_col[8]
.sym 15656 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 15662 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15663 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15664 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 15665 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 15666 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15667 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 15669 display_img_addr[3]
.sym 15679 display_img_addr[0]
.sym 15681 display_img_addr[9]
.sym 15684 vga_row[6]
.sym 15685 vga_row[8]
.sym 15686 i_vga.new_line
.sym 15689 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_I2_I0
.sym 15691 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 15695 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15703 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 15705 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 15707 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 15711 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15715 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 15721 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 15730 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 15731 $PACKER_VCC_NET
.sym 15732 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 15733 $nextpnr_ICESTORM_LC_97$O
.sym 15736 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 15739 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_CARRY_CO_CI[2]
.sym 15741 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 15745 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_CARRY_CO_CI[3]
.sym 15748 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 15751 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_CARRY_CO_CI[4]
.sym 15753 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 15757 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_CARRY_CO_CI[5]
.sym 15759 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15763 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_CARRY_CO_CI[6]
.sym 15765 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 15769 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_CARRY_CO_CI[7]
.sym 15771 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 15775 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_CARRY_CO_CI[8]
.sym 15777 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 15778 $PACKER_VCC_NET
.sym 15784 vga_row[1]
.sym 15785 vga_row[2]
.sym 15786 vga_row[3]
.sym 15787 vga_row[4]
.sym 15788 vga_row[5]
.sym 15789 vga_row[6]
.sym 15790 vga_row[7]
.sym 15798 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15813 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 15814 vga_row[7]
.sym 15815 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 15817 $PACKER_VCC_NET
.sym 15819 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_CARRY_CO_CI[8]
.sym 15824 $PACKER_VCC_NET
.sym 15831 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 15832 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2
.sym 15833 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15835 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 15838 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15841 vga_row[9]
.sym 15842 vga_row[2]
.sym 15846 vga_row[6]
.sym 15847 vga_row[7]
.sym 15848 vga_row[8]
.sym 15849 vga_row[9]
.sym 15850 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_I2_I0
.sym 15851 vga_row[3]
.sym 15855 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15856 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0_SB_CARRY_CO_CI[9]
.sym 15858 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15859 $PACKER_VCC_NET
.sym 15862 $nextpnr_ICESTORM_LC_98$I3
.sym 15864 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 15872 $nextpnr_ICESTORM_LC_98$I3
.sym 15875 vga_row[9]
.sym 15881 vga_row[6]
.sym 15882 vga_row[7]
.sym 15883 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15884 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 15887 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2
.sym 15888 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15889 vga_row[8]
.sym 15890 vga_row[9]
.sym 15893 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15894 vga_row[7]
.sym 15895 vga_row[6]
.sym 15896 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_I2_I0
.sym 15899 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2
.sym 15900 vga_row[2]
.sym 15901 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_I2_I0
.sym 15902 vga_row[3]
.sym 15906 vga_row[8]
.sym 15907 vga_row[9]
.sym 15908 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_I2_I0
.sym 15910 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_I1
.sym 15911 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15912 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 15913 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15933 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 15935 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 15948 vga_row[1]
.sym 15949 vga_row[2]
.sym 15950 vga_row[3]
.sym 15952 vga_row[5]
.sym 15953 vga_row[6]
.sym 15954 vga_row[7]
.sym 15956 vga_row[0]
.sym 15959 vga_row[4]
.sym 15960 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15962 vga_row[7]
.sym 15963 vga_row[8]
.sym 15972 vga_row[9]
.sym 15980 vga_row[7]
.sym 15981 vga_row[5]
.sym 15982 vga_row[6]
.sym 15983 vga_row[4]
.sym 15986 vga_row[1]
.sym 15987 vga_row[2]
.sym 15988 vga_row[3]
.sym 15989 vga_row[0]
.sym 16010 vga_row[5]
.sym 16011 vga_row[9]
.sym 16012 vga_row[4]
.sym 16013 vga_row[8]
.sym 16016 vga_row[6]
.sym 16018 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16019 vga_row[7]
.sym 16022 vga_row[4]
.sym 16023 vga_row[9]
.sym 16024 vga_row[5]
.sym 16025 vga_row[8]
.sym 16154 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 16161 display_img_addr[3]
.sym 16305 $PACKER_VCC_NET
.sym 16350 led[7]$SB_IO_OUT
.sym 16353 led[6]$SB_IO_OUT
.sym 16360 led[6]$SB_IO_OUT
.sym 16363 led[7]$SB_IO_OUT
.sym 16375 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 16376 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I1
.sym 16377 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 16378 controller.i_sccb.send_rg[4]
.sym 16379 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 16380 controller.i_sccb.send_rg[3]
.sym 16381 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 16382 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2
.sym 16417 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 16418 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 16419 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 16421 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 16422 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16425 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 16427 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 16429 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 16430 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 16431 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3
.sym 16433 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 16434 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I1
.sym 16435 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 16436 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 16437 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 16440 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 16442 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 16443 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16444 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 16445 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 16450 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 16451 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 16452 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 16453 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I1
.sym 16456 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16457 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 16459 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 16462 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 16464 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 16465 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 16469 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 16471 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 16474 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 16475 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 16476 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 16477 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 16481 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 16482 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 16483 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 16487 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3
.sym 16489 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 16492 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16493 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 16494 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 16495 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 16497 clk50mhz_$glb_clk
.sym 16498 rst$SB_IO_IN_$glb_sr
.sym 16503 controller.addr[3]
.sym 16504 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 16505 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 16506 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 16507 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3
.sym 16508 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 16509 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 16510 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 16517 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 16519 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 16523 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 16524 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 16531 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 16532 controller.i_sccb.send_rg[2]
.sym 16536 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 16537 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 16546 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 16547 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I0
.sym 16556 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 16557 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 16560 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 16562 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 16564 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 16566 camera_config_steps[0]
.sym 16567 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 16569 controller.i_sccb.clr_datarg
.sym 16582 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 16585 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 16586 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16587 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16589 camera_config_steps[2]
.sym 16590 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 16591 camera_config_steps[3]
.sym 16592 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 16593 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_I1_I0
.sym 16595 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 16596 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16597 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 16600 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I1_I3
.sym 16601 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 16602 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I0
.sym 16603 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 16607 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16608 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 16609 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16613 camera_config_steps[2]
.sym 16614 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 16615 camera_config_steps[3]
.sym 16616 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 16620 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16621 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 16625 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I0
.sym 16626 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 16627 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16628 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16632 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16634 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16638 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 16640 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 16644 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 16646 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16649 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 16650 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16651 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_I1_I0
.sym 16652 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 16655 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 16656 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I1_I3
.sym 16658 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16662 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 16663 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 16664 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16665 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 16666 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 16667 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 16668 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 16669 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O
.sym 16674 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 16675 camera_config_steps[2]
.sym 16676 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 16678 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 16679 camera_config_steps[3]
.sym 16681 camera_config_steps[4]
.sym 16683 camera_config_steps[5]
.sym 16684 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16686 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 16691 centroid[7]
.sym 16705 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 16706 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 16707 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 16708 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 16711 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16712 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16713 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_I0_I1
.sym 16714 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16715 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 16716 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 16718 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_I1_I3
.sym 16719 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 16720 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 16721 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 16722 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 16724 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_I1_I0
.sym 16725 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16726 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 16729 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 16730 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 16731 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 16732 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 16733 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 16734 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 16736 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 16737 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 16738 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 16739 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 16742 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 16744 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 16745 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 16748 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 16750 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16751 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 16754 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 16755 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 16756 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_I1_I0
.sym 16757 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16760 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 16761 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 16762 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16766 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_I0_I1
.sym 16767 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 16768 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 16769 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16772 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_I1_I3
.sym 16773 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 16774 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 16775 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_I1_I0
.sym 16778 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 16779 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 16780 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16781 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 16785 controller.addr[4]
.sym 16786 controller.addr[5]
.sym 16787 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 16788 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 16789 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 16790 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 16791 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0
.sym 16792 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 16801 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 16804 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16805 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16807 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16808 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16809 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16812 proc_img_pxl[11]
.sym 16816 camera_config_steps[4]
.sym 16819 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 16827 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 16828 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 16829 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 16830 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 16831 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 16832 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 16833 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 16835 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 16836 camera_config_steps[5]
.sym 16839 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 16841 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 16842 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16845 camera_config_steps[4]
.sym 16849 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 16850 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16852 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 16854 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 16856 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I1_I3
.sym 16857 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 16859 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 16860 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 16862 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I1_I3
.sym 16865 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 16868 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 16872 camera_config_steps[4]
.sym 16874 camera_config_steps[5]
.sym 16877 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 16879 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 16880 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 16883 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 16885 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 16886 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 16889 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 16890 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 16892 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 16895 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 16896 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16898 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 16902 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 16904 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16908 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 16913 controller.addr[7]
.sym 16922 led_SB_LUT4_O_I1
.sym 16923 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 16927 display_img_addr[2]
.sym 16960 led_SB_LUT4_O_I1
.sym 16961 centroid[7]
.sym 16974 centroid[6]
.sym 16977 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 17008 led_SB_LUT4_O_I1
.sym 17009 centroid[7]
.sym 17012 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 17018 led_SB_LUT4_O_I1
.sym 17020 centroid[6]
.sym 17043 display_img_addr[6]
.sym 17048 display_img_addr[7]
.sym 17060 centroid[6]
.sym 17178 centroid[7]
.sym 17184 proc_fb.ram.0.3.0_RCLKE
.sym 17311 proc_img_pxl[11]
.sym 17312 img_proc.pulse_proc_ctrl
.sym 17412 display_img_addr[5]
.sym 17413 display_img_addr[2]
.sym 17416 display_img_addr[4]
.sym 17422 display_img_addr[1]
.sym 17423 display_img_addr[4]
.sym 17533 rgbfilter[2]
.sym 17535 display_img_addr[6]
.sym 17536 display_img_addr[8]
.sym 17540 display_img_addr[7]
.sym 17541 display_img_addr[9]
.sym 17549 proc_img_pxl[11]
.sym 17666 display_img_addr[5]
.sym 17674 centroid[7]
.sym 17675 proc_fb.ram.0.3.0_RCLKE
.sym 17780 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 17786 cam_fb.ram.0.4.0_RCLKE
.sym 17802 proc_img_pxl[11]
.sym 17804 img_proc.pulse_proc_ctrl
.sym 17902 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 17906 display_img_addr[2]
.sym 17908 display_img_addr[4]
.sym 17911 proc_fb.ram.0.1.0_WCLKE
.sym 17913 display_img_addr[3]
.sym 17914 display_img_addr[1]
.sym 17915 proc_fb.ram.0.0.0_WCLKE
.sym 17916 cam_fb.ram.2.4.0_RDATA
.sym 17919 vga_red_2b_SB_LUT4_O_I3
.sym 17946 capture.data_rg2[5]
.sym 17978 capture.data_rg2[5]
.sym 18013 clk50mhz_$glb_clk
.sym 18014 rst$SB_IO_IN_$glb_sr
.sym 18016 proc_fb.dina_SB_LUT4_O_I2
.sym 18019 proc_img_pxl[11]
.sym 18020 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 18023 capture_data[7]
.sym 18027 display_img_addr[6]
.sym 18028 display_img_addr[8]
.sym 18029 display_img_addr[3]
.sym 18031 display_img_addr[7]
.sym 18032 display_img_addr[9]
.sym 18033 capture.data_rg3[5]
.sym 18040 proc_img_pxl[11]
.sym 18042 proc_fb.ram.0.0.0_RCLKE
.sym 18043 proc_fb.ram.0.2.0_RCLKE
.sym 18045 rgbfilter[2]
.sym 18048 img_proc.colorpxls_left[1]
.sym 18049 rgbfilter[1]
.sym 18065 rgbfilter[1]
.sym 18071 rgbfilter[0]
.sym 18074 img_proc.pulse_proc_ctrl
.sym 18079 rgbfilter[2]
.sym 18096 rgbfilter[1]
.sym 18097 rgbfilter[2]
.sym 18098 rgbfilter[0]
.sym 18131 rgbfilter[2]
.sym 18132 rgbfilter[0]
.sym 18134 rgbfilter[1]
.sym 18135 img_proc.pulse_proc_ctrl
.sym 18136 clk50mhz_$glb_clk
.sym 18137 rst$SB_IO_IN_$glb_sr
.sym 18138 proc_fb.ram.0.2.0_RCLKE
.sym 18139 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18140 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18141 proc_fb.ram.0.4.0_RCLKE
.sym 18142 proc_fb.dina_SB_LUT4_O_4_I2
.sym 18143 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 18144 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18145 proc_fb.ram.0.1.0_RCLKE
.sym 18153 display_img_addr[1]
.sym 18157 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 18158 display_img_addr[4]
.sym 18160 display_img_addr[5]
.sym 18162 proc_fb.ram.0.3.0_RCLKE
.sym 18168 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 18169 display_img_addr[12]
.sym 18170 centroid[7]
.sym 18180 proc_fb.dina_SB_LUT4_O_I2
.sym 18188 rgbfilter[1]
.sym 18194 rgbfilter[2]
.sym 18202 rgbfilter[0]
.sym 18207 proc_fb.dina_SB_LUT4_O_4_I2
.sym 18208 proc_fb.dina_SB_LUT4_O_8_I2
.sym 18209 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18242 rgbfilter[0]
.sym 18243 proc_fb.dina_SB_LUT4_O_8_I2
.sym 18244 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18245 rgbfilter[2]
.sym 18248 rgbfilter[1]
.sym 18249 proc_fb.dina_SB_LUT4_O_I2
.sym 18250 rgbfilter[2]
.sym 18251 proc_fb.dina_SB_LUT4_O_4_I2
.sym 18254 rgbfilter[0]
.sym 18255 rgbfilter[1]
.sym 18256 proc_fb.dina_SB_LUT4_O_4_I2
.sym 18257 proc_fb.dina_SB_LUT4_O_8_I2
.sym 18261 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18262 proc_fb.ram.0.0.0_RCLKE
.sym 18264 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18265 proc_img_pxl[3]
.sym 18266 proc_fb.dina_SB_LUT4_O_8_I2
.sym 18267 proc_fb.ram.0.3.0_RCLKE
.sym 18274 display_img_addr[6]
.sym 18275 display_img_addr[7]
.sym 18276 proc_fb.ram.0.4.0_RCLKE
.sym 18277 display_img_addr[8]
.sym 18278 proc_fb.ram.0.1.0_RCLKE
.sym 18280 img_proc.colorpxls_left[2]
.sym 18281 display_img_addr[12]
.sym 18287 proc_fb.ram.0.4.0_RCLKE
.sym 18288 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18305 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 18306 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 18311 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 18315 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 18316 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 18317 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18322 $PACKER_VCC_NET
.sym 18324 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18325 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 18330 $PACKER_VCC_NET
.sym 18334 $nextpnr_ICESTORM_LC_73$O
.sym 18337 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 18340 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 18342 $PACKER_VCC_NET
.sym 18343 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 18346 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 18348 $PACKER_VCC_NET
.sym 18349 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 18352 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 18354 $PACKER_VCC_NET
.sym 18355 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 18358 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 18360 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 18361 $PACKER_VCC_NET
.sym 18364 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 18366 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 18370 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 18373 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18376 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 18378 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18399 img_proc.colorpxls_left[10]
.sym 18401 img_proc.colorpxls_left[9]
.sym 18405 proc_fb.ram.0.0.0_RCLKE
.sym 18407 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 18409 vga_col[1]
.sym 18412 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 18416 vga_col[2]
.sym 18418 vga_col[3]
.sym 18419 vga_red_2b_SB_LUT4_O_I3
.sym 18420 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 18425 vga_col[3]
.sym 18427 vga_col[7]
.sym 18433 vga_col[1]
.sym 18435 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18438 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 18442 vga_col[2]
.sym 18445 vga_col[0]
.sym 18457 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 18459 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18463 $nextpnr_ICESTORM_LC_74$I3
.sym 18465 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 18473 $nextpnr_ICESTORM_LC_74$I3
.sym 18478 vga_col[1]
.sym 18482 vga_col[0]
.sym 18488 vga_col[2]
.sym 18494 vga_col[3]
.sym 18503 vga_col[7]
.sym 18509 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 18511 vga_col[0]
.sym 18519 display_img_addr[6]
.sym 18521 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 18523 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18524 display_img_addr[9]
.sym 18525 display_img_addr[3]
.sym 18527 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 18529 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 18531 img_proc.colorpxls_left[8]
.sym 18532 img_proc.colorpxls_left[1]
.sym 18533 rgbfilter[2]
.sym 18534 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 18535 vga_col[8]
.sym 18536 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 18537 rgbfilter[1]
.sym 18538 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 18540 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 18542 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18551 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 18554 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 18555 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18560 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 18561 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 18567 $PACKER_VCC_NET
.sym 18568 $PACKER_VCC_NET
.sym 18571 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 18575 $PACKER_VCC_NET
.sym 18576 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 18578 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18580 $nextpnr_ICESTORM_LC_79$O
.sym 18582 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 18586 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 18589 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 18592 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 18594 $PACKER_VCC_NET
.sym 18595 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 18598 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 18600 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 18601 $PACKER_VCC_NET
.sym 18604 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 18606 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 18607 $PACKER_VCC_NET
.sym 18610 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 18612 $PACKER_VCC_NET
.sym 18613 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 18616 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 18618 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18622 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 18625 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18638 img_proc.colorpxls[4]
.sym 18643 img_proc.colorpxls[10]
.sym 18645 display_img_addr[1]
.sym 18651 display_img_addr[4]
.sym 18653 display_img_addr[5]
.sym 18654 centroid[7]
.sym 18656 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18657 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 18660 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 18663 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 18666 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 18673 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 18674 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 18675 vga_col[0]
.sym 18676 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18679 vga_col[1]
.sym 18682 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 18684 vga_new_pxl
.sym 18685 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18686 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18690 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 18695 vga_col[8]
.sym 18703 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 18705 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18709 $nextpnr_ICESTORM_LC_80$I3
.sym 18711 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 18719 $nextpnr_ICESTORM_LC_80$I3
.sym 18724 vga_col[1]
.sym 18725 vga_col[0]
.sym 18734 vga_col[8]
.sym 18742 vga_new_pxl
.sym 18743 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 18746 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18747 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 18748 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 18749 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18755 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 18757 centroid[6]
.sym 18759 centroid[7]
.sym 18763 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18766 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 18767 display_img_addr[7]
.sym 18768 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18769 display_img_addr[6]
.sym 18770 display_img_addr[8]
.sym 18771 display_img_addr[7]
.sym 18773 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 18775 display_img_addr[6]
.sym 18776 img_proc.colorpxls[1]
.sym 18780 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 18783 img_proc.centroid_tmp_SB_LUT4_O_1_I2
.sym 18784 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18786 img_proc.colorpxls[7]
.sym 18794 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18795 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 18796 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18797 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18798 centroid[5]
.sym 18799 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 18800 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18801 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18802 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18803 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18805 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 18806 centroid[4]
.sym 18812 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 18813 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 18814 centroid[6]
.sym 18815 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18816 centroid[7]
.sym 18817 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18821 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 18822 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18823 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18827 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 18828 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18829 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 18830 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 18833 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18834 centroid[6]
.sym 18835 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18836 centroid[7]
.sym 18841 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18842 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18845 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18846 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18847 centroid[4]
.sym 18848 centroid[5]
.sym 18851 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 18852 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 18853 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18854 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 18857 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18858 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18859 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18860 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18887 vga_row[0]
.sym 18890 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 18894 centroid[4]
.sym 18896 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 18901 img_proc.colorpxls[11]
.sym 18903 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 18904 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 18907 vga_red_2b_SB_LUT4_O_I3
.sym 18908 img_proc.colorpxls[10]
.sym 18921 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18922 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18923 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18925 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18928 centroid[1]
.sym 18931 centroid[3]
.sym 18932 centroid[3]
.sym 18936 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18937 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18944 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18950 centroid[1]
.sym 18951 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18952 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18953 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18968 centroid[3]
.sym 18969 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18970 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18971 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18974 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18975 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18976 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18977 centroid[3]
.sym 18980 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18981 centroid[1]
.sym 18982 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18983 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18986 centroid[3]
.sym 18987 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18988 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18989 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19000 img_proc.proximity_cmb_SB_LUT4_O_2_I1
.sym 19001 img_proc.proximity_cmb_SB_LUT4_O_1_I3
.sym 19002 proximity[0]
.sym 19003 proximity[2]
.sym 19005 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 19006 proximity[1]
.sym 19016 centroid[1]
.sym 19019 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19020 display_img_addr[0]
.sym 19022 centroid[2]
.sym 19024 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 19026 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 19027 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 19028 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 19029 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 19030 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19033 rgbfilter[2]
.sym 19034 rgbfilter[1]
.sym 19044 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19045 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19047 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19050 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 19054 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 19067 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 19069 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19072 $nextpnr_ICESTORM_LC_91$O
.sym 19075 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 19078 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_CARRY_CO_CI[5]
.sym 19081 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 19084 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_CARRY_CO_CI[6]
.sym 19087 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19090 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_CARRY_CO_CI[7]
.sym 19093 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19096 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_CARRY_CO_CI[8]
.sym 19099 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19102 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_CARRY_CO_CI[9]
.sym 19105 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19108 $nextpnr_ICESTORM_LC_92$I3
.sym 19110 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 19118 $nextpnr_ICESTORM_LC_92$I3
.sym 19125 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19126 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I0
.sym 19127 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19128 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I0
.sym 19129 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 19133 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19134 cam_fb.ram.0.4.0_WCLKE
.sym 19147 vga_row[4]
.sym 19148 vga_row[3]
.sym 19149 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 19152 vga_row[5]
.sym 19153 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 19156 vga_row[5]
.sym 19157 $PACKER_VCC_NET
.sym 19168 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19169 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 19170 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 19171 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 19172 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19177 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 19179 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 19183 $PACKER_VCC_NET
.sym 19189 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19191 $PACKER_VCC_NET
.sym 19195 $nextpnr_ICESTORM_LC_50$O
.sym 19197 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 19201 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[2]
.sym 19204 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 19207 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[3]
.sym 19210 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 19213 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[4]
.sym 19215 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 19216 $PACKER_VCC_NET
.sym 19219 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[5]
.sym 19221 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 19225 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[6]
.sym 19228 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19231 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[7]
.sym 19234 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19237 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[8]
.sym 19239 $PACKER_VCC_NET
.sym 19240 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19266 capture_addr[7]
.sym 19268 display_img_addr[8]
.sym 19272 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19277 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19279 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19281 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[8]
.sym 19288 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 19294 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19318 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[9]
.sym 19320 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19324 $nextpnr_ICESTORM_LC_51$I3
.sym 19326 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 19334 $nextpnr_ICESTORM_LC_51$I3
.sym 19370 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0
.sym 19371 img_proc.row_num_SB_DFFER_Q_E
.sym 19375 img_proc.row_num[0]
.sym 19386 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19392 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19410 vga_row[4]
.sym 19411 vga_row[1]
.sym 19413 vga_row[2]
.sym 19415 vga_row[3]
.sym 19418 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_I2_I0
.sym 19421 vga_row[6]
.sym 19423 vga_row[0]
.sym 19424 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19428 vga_row[5]
.sym 19431 vga_row[7]
.sym 19433 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 19435 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19442 vga_row[2]
.sym 19443 vga_row[0]
.sym 19444 vga_row[1]
.sym 19454 vga_row[2]
.sym 19455 vga_row[4]
.sym 19456 vga_row[3]
.sym 19457 vga_row[5]
.sym 19461 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19463 vga_row[2]
.sym 19472 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19473 vga_row[7]
.sym 19474 vga_row[6]
.sym 19475 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_I2_I0
.sym 19478 vga_row[7]
.sym 19479 vga_row[6]
.sym 19480 vga_row[3]
.sym 19481 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 19504 vga_row[4]
.sym 19507 vga_row[1]
.sym 19509 vga_row[2]
.sym 19511 vga_row[3]
.sym 19522 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19523 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 19525 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 19538 vga_row[0]
.sym 19543 i_vga.new_line
.sym 19561 vga_row[4]
.sym 19598 vga_row[4]
.sym 19603 vga_row[0]
.sym 19611 i_vga.new_line
.sym 19612 clk50mhz_$glb_clk
.sym 19613 rst$SB_IO_IN_$glb_sr
.sym 19629 i_vga.new_line
.sym 19640 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19641 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 19642 vga_row[2]
.sym 19644 vga_row[3]
.sym 19645 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 19646 vga_row[4]
.sym 19648 vga_row[5]
.sym 19659 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 19660 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 19662 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 19667 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 19668 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19670 $PACKER_VCC_NET
.sym 19674 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19678 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19684 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 19687 $nextpnr_ICESTORM_LC_69$O
.sym 19689 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 19693 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 19695 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 19699 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 19701 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 19702 $PACKER_VCC_NET
.sym 19705 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 19708 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19711 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 19714 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19717 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 19720 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 19723 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 19725 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19726 $PACKER_VCC_NET
.sym 19729 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 19731 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 19737 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19738 capture.cnt_pxl_base[1]
.sym 19739 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 19740 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19741 capture.cnt_pxl_base[2]
.sym 19742 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 19743 capture.cnt_pxl_base[0]
.sym 19744 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19745 capture_addr[0]
.sym 19753 capture_addr[7]
.sym 19756 $PACKER_VCC_NET
.sym 19763 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 19764 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 19765 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19768 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19770 vga_row[2]
.sym 19772 vga_row[3]
.sym 19773 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 19780 vga_row[2]
.sym 19783 vga_row[5]
.sym 19787 vga_row[1]
.sym 19788 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19794 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19797 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 19800 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19802 vga_row[8]
.sym 19808 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19810 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 19813 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19816 $nextpnr_ICESTORM_LC_70$I3
.sym 19819 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 19826 $nextpnr_ICESTORM_LC_70$I3
.sym 19829 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19830 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19831 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19837 vga_row[1]
.sym 19841 vga_row[5]
.sym 19848 vga_row[8]
.sym 19854 vga_row[2]
.sym 19860 capture.cnt_pxl_base[10]
.sym 19861 capture.cnt_pxl_base[7]
.sym 19862 capture.cnt_pxl_base[5]
.sym 19864 capture.cnt_pxl_base[6]
.sym 19866 capture.cnt_pxl_base[11]
.sym 19867 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 19875 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19882 $PACKER_GND_NET
.sym 19886 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19889 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 19890 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 19894 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19895 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 19902 vga_row[0]
.sym 19903 i_vga.new_line
.sym 19907 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 19910 vga_row[0]
.sym 19915 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 19918 vga_row[1]
.sym 19923 vga_row[6]
.sym 19927 vga_row[2]
.sym 19928 vga_row[3]
.sym 19929 vga_row[4]
.sym 19930 vga_row[5]
.sym 19932 vga_row[7]
.sym 19933 $nextpnr_ICESTORM_LC_7$O
.sym 19935 vga_row[0]
.sym 19939 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 19940 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 19942 vga_row[1]
.sym 19943 vga_row[0]
.sym 19945 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 19946 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 19947 vga_row[2]
.sym 19949 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 19951 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 19952 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 19953 vga_row[3]
.sym 19955 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 19957 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 19958 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 19959 vga_row[4]
.sym 19961 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 19963 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 19964 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 19965 vga_row[5]
.sym 19967 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 19969 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 19970 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 19972 vga_row[6]
.sym 19973 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 19975 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 19976 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 19977 vga_row[7]
.sym 19979 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 19980 i_vga.new_line
.sym 19981 clk50mhz_$glb_clk
.sym 19982 rst$SB_IO_IN_$glb_sr
.sym 19984 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 19985 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 19986 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 19987 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19988 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 19989 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 19990 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 19991 capture_addr[4]
.sym 20019 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 20025 vga_row[1]
.sym 20026 vga_row[2]
.sym 20028 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_I1
.sym 20029 vga_row[5]
.sym 20030 vga_row[6]
.sym 20032 vga_row[8]
.sym 20033 vga_row[1]
.sym 20035 i_vga.new_line
.sym 20036 vga_row[4]
.sym 20037 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20039 vga_row[7]
.sym 20041 vga_row[9]
.sym 20042 vga_row[3]
.sym 20044 vga_row[0]
.sym 20046 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 20047 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20056 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 20057 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 20058 vga_row[8]
.sym 20060 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 20064 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 20065 vga_row[9]
.sym 20066 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 20069 vga_row[0]
.sym 20070 vga_row[8]
.sym 20071 vga_row[1]
.sym 20072 vga_row[9]
.sym 20081 vga_row[7]
.sym 20082 vga_row[9]
.sym 20083 vga_row[6]
.sym 20084 vga_row[8]
.sym 20087 vga_row[1]
.sym 20090 vga_row[0]
.sym 20093 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_I1
.sym 20095 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20096 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20099 vga_row[5]
.sym 20100 vga_row[2]
.sym 20101 vga_row[4]
.sym 20102 vga_row[3]
.sym 20103 i_vga.new_line
.sym 20104 clk50mhz_$glb_clk
.sym 20105 rst$SB_IO_IN_$glb_sr
.sym 20106 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 20109 capture.cnt_pxl_base[8]
.sym 20110 capture.cnt_pxl_base[12]
.sym 20113 capture.cnt_pxl_base[9]
.sym 20148 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 20154 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 20158 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 20159 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 20162 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 20165 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 20166 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 20172 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20179 $nextpnr_ICESTORM_LC_99$O
.sym 20181 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 20185 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI[2]
.sym 20188 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 20191 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI[3]
.sym 20194 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 20197 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI[4]
.sym 20200 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 20203 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI[5]
.sym 20206 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20209 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI[6]
.sym 20212 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 20215 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI[7]
.sym 20218 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 20221 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI[8]
.sym 20223 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 20250 capture.vsync_3up
.sym 20265 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI[8]
.sym 20272 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 20290 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20300 $PACKER_VCC_NET
.sym 20302 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_CARRY_CO_CI[9]
.sym 20304 $PACKER_VCC_NET
.sym 20305 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20308 $nextpnr_ICESTORM_LC_100$I3
.sym 20310 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 20318 $nextpnr_ICESTORM_LC_100$I3
.sym 20452 controller.data_wr[6]
.sym 20453 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 20454 controller.data_wr[7]
.sym 20455 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I2
.sym 20457 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 20458 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1
.sym 20459 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 20476 centroid[6]
.sym 20477 controller.i_sccb.clr_datarg
.sym 20496 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 20499 controller.i_sccb.send_rg[2]
.sym 20500 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 20501 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 20502 controller.data_wr[3]
.sym 20506 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 20507 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I0
.sym 20508 controller.data_wr[4]
.sym 20510 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 20511 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 20512 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20515 controller.i_sccb.send_rg[3]
.sym 20516 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 20518 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20519 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 20520 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 20521 controller.i_sccb.clr_datarg
.sym 20522 camera_config_steps[0]
.sym 20523 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 20524 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 20525 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 20527 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I0
.sym 20528 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 20529 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 20534 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 20535 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20536 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20539 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 20540 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 20542 camera_config_steps[0]
.sym 20545 controller.data_wr[4]
.sym 20546 controller.i_sccb.clr_datarg
.sym 20547 controller.i_sccb.send_rg[3]
.sym 20548 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 20551 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 20552 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 20553 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 20557 controller.i_sccb.send_rg[2]
.sym 20558 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 20559 controller.data_wr[3]
.sym 20560 controller.i_sccb.clr_datarg
.sym 20563 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 20564 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20565 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20569 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 20570 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 20571 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 20572 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 20573 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 20574 clk50mhz_$glb_clk
.sym 20575 rst$SB_IO_IN_$glb_sr
.sym 20580 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20581 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 20582 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2
.sym 20583 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 20584 controller.data_wr[5]
.sym 20585 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 20586 controller.addr[2]
.sym 20587 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 20593 $PACKER_VCC_NET
.sym 20598 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 20601 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 20602 controller.data_wr[3]
.sym 20609 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20610 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 20613 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 20620 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 20625 controller.addr[3]
.sym 20630 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 20637 centroid[5]
.sym 20641 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 20643 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 20644 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20645 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 20647 led[5]$SB_IO_OUT
.sym 20649 controller.i_sccb.send_rg[4]
.sym 20657 camera_config_steps[4]
.sym 20658 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 20659 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 20660 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20662 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 20663 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 20664 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 20665 camera_config_steps[4]
.sym 20666 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 20667 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20668 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 20669 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3
.sym 20670 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 20671 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 20672 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 20673 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 20674 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 20675 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 20676 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 20677 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 20678 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I0
.sym 20680 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 20681 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20683 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20684 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 20685 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 20686 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 20688 camera_config_steps[5]
.sym 20690 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 20691 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20693 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 20696 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 20697 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 20698 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20699 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 20702 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 20703 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 20704 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 20705 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 20708 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 20709 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 20710 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3
.sym 20711 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 20715 camera_config_steps[4]
.sym 20717 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 20720 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I0
.sym 20721 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 20722 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20723 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 20726 camera_config_steps[5]
.sym 20727 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 20728 camera_config_steps[4]
.sym 20729 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20732 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 20733 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 20735 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 20737 clk50mhz_$glb_clk
.sym 20738 rst$SB_IO_IN_$glb_sr
.sym 20739 controller.addr[6]
.sym 20740 controller.addr[0]
.sym 20741 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 20742 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 20743 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 20744 led[5]$SB_IO_OUT
.sym 20745 centroid[3]
.sym 20746 camera_config_steps[5]
.sym 20750 controller.i_sccb.clr_datarg
.sym 20751 camera_config_steps[4]
.sym 20755 camera_config_steps[5]
.sym 20757 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 20758 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 20760 proc_img_pxl[11]
.sym 20763 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 20766 led[5]$SB_IO_OUT
.sym 20767 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 20772 centroid[4]
.sym 20780 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20783 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20785 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 20786 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20788 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20789 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 20790 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 20792 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 20793 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 20794 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_I1_O
.sym 20795 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 20796 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 20797 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 20798 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 20800 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 20802 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 20803 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 20804 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I1_O
.sym 20805 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 20806 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 20807 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 20808 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 20811 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O
.sym 20815 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 20816 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 20821 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 20822 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 20825 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 20826 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_I1_O
.sym 20827 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O
.sym 20831 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 20833 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 20834 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 20837 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20838 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 20839 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 20840 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 20843 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20844 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20845 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20846 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20849 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 20850 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 20851 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 20852 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 20855 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 20856 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 20857 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I1_O
.sym 20858 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 20862 controller.i_sccb.send_rg[12]
.sym 20863 led_SB_LUT4_O_I1
.sym 20865 led[4]$SB_IO_OUT
.sym 20866 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 20867 controller.i_sccb.send_rg[13]
.sym 20868 controller.i_sccb.send_rg[15]
.sym 20869 controller.i_sccb.send_rg[14]
.sym 20877 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 20884 $PACKER_VCC_NET
.sym 20885 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 20894 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 20904 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 20905 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 20906 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 20908 camera_config_steps[0]
.sym 20909 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0
.sym 20910 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 20911 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 20913 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20914 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 20916 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 20918 camera_config_steps[5]
.sym 20919 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 20920 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 20922 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 20923 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 20925 camera_config_steps[4]
.sym 20926 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 20927 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 20930 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 20931 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20932 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20934 camera_config_steps[1]
.sym 20936 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 20937 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20938 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0
.sym 20939 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 20942 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20943 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 20944 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 20948 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 20949 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 20950 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 20951 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 20954 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 20955 camera_config_steps[4]
.sym 20956 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 20957 camera_config_steps[5]
.sym 20960 camera_config_steps[4]
.sym 20961 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 20962 camera_config_steps[5]
.sym 20963 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20966 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 20967 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 20969 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20972 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 20973 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 20974 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 20975 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 20978 camera_config_steps[0]
.sym 20979 camera_config_steps[1]
.sym 20980 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 20981 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 20983 clk50mhz_$glb_clk
.sym 20984 rst$SB_IO_IN_$glb_sr
.sym 20997 controller.addr[4]
.sym 20999 controller.i_sccb.clr_datarg
.sym 21004 camera_config_steps[0]
.sym 21008 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 21018 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21030 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 21031 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 21036 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 21038 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21039 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 21050 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 21059 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 21060 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 21061 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 21062 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 21089 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21091 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 21106 clk50mhz_$glb_clk
.sym 21107 rst$SB_IO_IN_$glb_sr
.sym 21129 proc_fb.ram.0.3.0_RCLKE
.sym 21139 centroid[5]
.sym 21246 proc_img_pxl[11]
.sym 21264 centroid[4]
.sym 21499 proc_img_pxl[11]
.sym 21509 proc_fb.ram.0.2.0_RCLKE
.sym 21622 $PACKER_VCC_NET
.sym 21626 centroid[5]
.sym 21632 capture_addr[9]
.sym 21633 capture_addr[6]
.sym 21635 capture_addr[8]
.sym 21736 proc_img_pxl[11]
.sym 21747 cam_fb.ram.2.3.0_RDATA
.sym 21748 centroid[4]
.sym 21754 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 21758 proc_fb.ram.0.1.0_RCLKE
.sym 21859 cam_fb.ram.2.4.0_RDATA
.sym 21868 vga_red_2b_SB_LUT4_O_I3
.sym 21873 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 21880 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 21969 capture_data[4]
.sym 21970 cam_fb.ram.0.0.0_RCLKE
.sym 21971 capture_data[5]
.sym 21972 cam_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 21973 capture_data[6]
.sym 21974 cam_fb.ram.0.2.0_RCLKE
.sym 21975 capture_data[7]
.sym 21976 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 21980 centroid[6]
.sym 21988 proc_fb.ram.0.2.0_RCLKE
.sym 21990 proc_fb.ram.0.0.0_RCLKE
.sym 21993 proc_fb.ram.0.2.0_RCLKE
.sym 21994 capture_data[6]
.sym 21995 capture.red_SB_DFFER_Q_E
.sym 21999 cam_fb.ram.1.1.0_RDATA
.sym 22001 img_proc.colorpxls_left[6]
.sym 22092 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22094 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 22095 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22097 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22098 cam_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 22099 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22101 cam_fb.ram.0.2.0_RCLKE
.sym 22105 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22106 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 22109 capture.data_rg3[6]
.sym 22112 $PACKER_VCC_NET
.sym 22114 cam_fb.ram.0.4.0_RCLKE
.sym 22115 $PACKER_VCC_NET
.sym 22117 centroid[5]
.sym 22118 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 22119 capture_addr[3]
.sym 22120 capture_addr[5]
.sym 22121 img_proc.colorpxls_rght[7]
.sym 22122 img_proc.colorpxls_rght[5]
.sym 22123 img_proc.colorpxls_rght[2]
.sym 22124 img_proc.colorpxls_rght[6]
.sym 22125 img_proc.colorpxls_rght[3]
.sym 22127 img_proc.colorpxls_rght[4]
.sym 22136 cam_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 22142 proc_fb.dina_SB_LUT4_O_I2
.sym 22145 cam_fb.ram.2.4.0_RDATA
.sym 22148 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 22151 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 22161 proc_fb.ram.0.3.0_RCLKE
.sym 22162 proc_fb.dina_SB_LUT4_O_I3
.sym 22172 cam_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 22173 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 22174 cam_fb.ram.2.4.0_RDATA
.sym 22175 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 22190 proc_fb.dina_SB_LUT4_O_I2
.sym 22192 proc_fb.dina_SB_LUT4_O_I3
.sym 22196 proc_fb.ram.0.3.0_RCLKE
.sym 22213 clk50mhz_$glb_clk
.sym 22216 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22217 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22218 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22219 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22220 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22221 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22222 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22223 controller.i_sccb.clr_datarg
.sym 22227 img_proc.colorpxls_rght[7]
.sym 22228 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 22229 img_proc.colorpxls_rght[6]
.sym 22233 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 22234 cam_fb.ram.1.2.0_RDATA
.sym 22238 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 22239 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 22241 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 22242 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22244 centroid[4]
.sym 22245 proc_fb.ram.0.1.0_RCLKE
.sym 22246 cam_fb.ram.0.4.0_RDATA
.sym 22247 display_img_addr[10]
.sym 22249 display_img_addr[11]
.sym 22250 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22257 proc_fb.dina_SB_LUT4_O_I2
.sym 22258 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 22259 cam_fb.ram.1.4.0_RDATA
.sym 22261 img_proc.colorpxls_left[1]
.sym 22262 cam_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 22263 proc_fb.dina_SB_LUT4_O_4_I2_SB_LUT4_I0_O
.sym 22264 img_proc.colorpxls_left[2]
.sym 22267 display_img_addr[12]
.sym 22269 proc_fb.dina_SB_LUT4_O_I3
.sym 22272 img_proc.colorpxls_left[4]
.sym 22273 display_img_addr[10]
.sym 22275 display_img_addr[11]
.sym 22279 cam_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 22287 rgbfilter[2]
.sym 22290 display_img_addr[11]
.sym 22291 display_img_addr[12]
.sym 22292 display_img_addr[10]
.sym 22295 img_proc.colorpxls_left[2]
.sym 22304 img_proc.colorpxls_left[1]
.sym 22307 display_img_addr[10]
.sym 22308 display_img_addr[12]
.sym 22309 display_img_addr[11]
.sym 22313 cam_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 22314 cam_fb.ram.1.4.0_RDATA
.sym 22315 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 22316 cam_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 22319 proc_fb.dina_SB_LUT4_O_I2
.sym 22320 rgbfilter[2]
.sym 22321 proc_fb.dina_SB_LUT4_O_4_I2_SB_LUT4_I0_O
.sym 22322 proc_fb.dina_SB_LUT4_O_I3
.sym 22327 img_proc.colorpxls_left[4]
.sym 22331 display_img_addr[11]
.sym 22332 display_img_addr[12]
.sym 22333 display_img_addr[10]
.sym 22338 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 22339 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 22340 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 22341 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 22342 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1
.sym 22343 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2
.sym 22344 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 22345 cam_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 22350 proc_fb.ram.0.2.0_RCLKE
.sym 22352 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 22353 cam_fb.ram.1.4.0_RDATA
.sym 22354 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22358 proc_img_pxl[2]
.sym 22362 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22367 proc_fb.dina_SB_LUT4_O_4_I2
.sym 22369 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 22373 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22385 img_proc.colorpxls_left[9]
.sym 22387 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 22390 display_img_addr[12]
.sym 22391 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 22392 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 22393 img_proc.colorpxls_left[8]
.sym 22399 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 22400 proc_fb.dina_SB_LUT4_O_8_I2
.sym 22406 cam_fb.ram.0.4.0_RDATA
.sym 22407 display_img_addr[10]
.sym 22409 display_img_addr[11]
.sym 22415 img_proc.colorpxls_left[8]
.sym 22418 display_img_addr[10]
.sym 22419 display_img_addr[12]
.sym 22420 display_img_addr[11]
.sym 22431 img_proc.colorpxls_left[9]
.sym 22436 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 22439 proc_fb.dina_SB_LUT4_O_8_I2
.sym 22442 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 22443 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 22444 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 22445 cam_fb.ram.0.4.0_RDATA
.sym 22448 display_img_addr[12]
.sym 22449 display_img_addr[11]
.sym 22451 display_img_addr[10]
.sym 22461 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22462 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22463 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22464 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22465 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 22466 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22467 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22468 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22473 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 22474 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 22475 display_img_addr[1]
.sym 22477 display_img_addr[5]
.sym 22479 cam_fb.ram.1.3.0_RDATA
.sym 22481 img_proc.colorpxls_left[8]
.sym 22482 cam_fb.ram.1.0.0_RDATA
.sym 22483 proc_img_pxl[3]
.sym 22487 capture.red_SB_DFFER_Q_E
.sym 22490 img_proc.colorpxls[8]
.sym 22491 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2
.sym 22492 img_proc.colorpxls_left[6]
.sym 22493 $PACKER_VCC_NET
.sym 22494 proc_fb.ram.0.3.0_RCLKE
.sym 22495 img_proc.colorpxls[9]
.sym 22496 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22505 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 22506 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 22509 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 22513 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 22515 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 22516 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 22519 $PACKER_VCC_NET
.sym 22522 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 22524 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 22534 $nextpnr_ICESTORM_LC_77$O
.sym 22537 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 22540 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 22542 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 22543 $PACKER_VCC_NET
.sym 22546 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 22548 $PACKER_VCC_NET
.sym 22549 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 22552 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 22555 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 22558 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 22561 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 22564 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 22567 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 22570 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 22572 $PACKER_VCC_NET
.sym 22573 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 22576 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 22579 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 22600 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 22605 proc_fb.ram.0.3.0_RCLKE
.sym 22608 vga_col[0]
.sym 22609 centroid[5]
.sym 22612 img_proc.colorpxls_rght[10]
.sym 22615 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 22616 capture_addr[5]
.sym 22618 capture_addr[3]
.sym 22620 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 22646 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22652 vga_new_pxl
.sym 22653 vga_col[0]
.sym 22656 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 22657 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 22659 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22663 $nextpnr_ICESTORM_LC_78$I3
.sym 22665 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 22673 $nextpnr_ICESTORM_LC_78$I3
.sym 22685 vga_col[0]
.sym 22704 vga_new_pxl
.sym 22705 clk50mhz_$glb_clk
.sym 22706 rst$SB_IO_IN_$glb_sr
.sym 22710 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22711 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22712 img_proc.centroid_tmp_SB_LUT4_O_4_I1
.sym 22713 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 22714 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22719 img_proc.colorpxls[6]
.sym 22721 img_proc.colorpxls[5]
.sym 22723 img_proc.colorpxls[7]
.sym 22724 proc_fb.ram.0.4.0_RCLKE
.sym 22731 centroid[4]
.sym 22732 $PACKER_VCC_NET
.sym 22733 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 22754 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 22755 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 22757 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 22759 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 22760 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 22761 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 22763 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 22764 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 22765 $PACKER_VCC_NET
.sym 22780 $nextpnr_ICESTORM_LC_46$O
.sym 22783 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 22786 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[2]
.sym 22788 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 22792 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[3]
.sym 22795 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 22798 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[4]
.sym 22800 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 22801 $PACKER_VCC_NET
.sym 22804 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[5]
.sym 22806 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 22810 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[6]
.sym 22812 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 22813 $PACKER_VCC_NET
.sym 22816 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[7]
.sym 22819 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 22822 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[8]
.sym 22825 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 22830 centroid[5]
.sym 22831 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 22832 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 22833 centroid[3]
.sym 22834 img_proc.centroid_tmp_SB_LUT4_O_I1
.sym 22835 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 22836 centroid[4]
.sym 22837 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22842 img_proc.colorpxls[6]
.sym 22843 img_proc.colorpxls_rght[2]
.sym 22844 img_proc.colorpxls[3]
.sym 22850 img_proc.colorpxls[11]
.sym 22852 img_proc.colorpxls_rght[8]
.sym 22853 img_proc.colorpxls[10]
.sym 22856 img_proc.colorpxls[4]
.sym 22865 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22866 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[8]
.sym 22873 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22874 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 22876 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 22886 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 22892 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22899 img_proc.centroid_tmp_SB_LUT4_O_I1
.sym 22902 img_proc.centroid_tmp_SB_LUT4_O_1_I2
.sym 22903 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[9]
.sym 22905 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22909 $nextpnr_ICESTORM_LC_47$I3
.sym 22912 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 22919 $nextpnr_ICESTORM_LC_47$I3
.sym 22928 img_proc.centroid_tmp_SB_LUT4_O_1_I2
.sym 22929 img_proc.centroid_tmp_SB_LUT4_O_I1
.sym 22930 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 22931 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 22940 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 22941 img_proc.centroid_tmp_SB_LUT4_O_I1
.sym 22943 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 22950 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22951 clk50mhz_$glb_clk
.sym 22952 rst$SB_IO_IN_$glb_sr
.sym 22954 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 22958 img_proc.centroid_tmp_SB_LUT4_O_2_I2
.sym 22965 img_proc.colorpxls_left[1]
.sym 22972 proc_img_addr[0]
.sym 22975 img_proc.colorpxls_left[8]
.sym 22976 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 22978 img_proc.colorpxls[9]
.sym 22979 capture.red_SB_DFFER_Q_E
.sym 22982 img_proc.colorpxls[8]
.sym 22984 img_proc.colorpxls[9]
.sym 22986 proc_fb.ram.0.3.0_RCLKE
.sym 23076 capture.pclk_rise_post
.sym 23077 capture.pclk_rise_post_SB_LUT4_I0_O
.sym 23078 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 23079 capture_addr[12]
.sym 23080 cam_fb.ram.0.4.0_WCLKE
.sym 23083 capture.red_SB_DFFER_Q_E
.sym 23105 vga_col[0]
.sym 23107 capture_addr[5]
.sym 23108 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 23109 capture_addr[3]
.sym 23117 img_proc.colorpxls[7]
.sym 23118 img_proc.proximity_cmb_SB_LUT4_O_2_I1
.sym 23129 img_proc.colorpxls[10]
.sym 23130 img_proc.colorpxls[11]
.sym 23132 proximity[1]
.sym 23135 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23138 img_proc.colorpxls[9]
.sym 23142 img_proc.colorpxls[8]
.sym 23143 img_proc.proximity_cmb_SB_LUT4_O_1_I3
.sym 23144 img_proc.colorpxls[9]
.sym 23156 img_proc.colorpxls[10]
.sym 23157 img_proc.colorpxls[7]
.sym 23158 img_proc.colorpxls[9]
.sym 23159 img_proc.colorpxls[8]
.sym 23162 img_proc.colorpxls[7]
.sym 23163 img_proc.colorpxls[10]
.sym 23164 img_proc.colorpxls[8]
.sym 23165 img_proc.colorpxls[9]
.sym 23168 img_proc.colorpxls[10]
.sym 23169 img_proc.colorpxls[9]
.sym 23170 img_proc.proximity_cmb_SB_LUT4_O_2_I1
.sym 23171 img_proc.colorpxls[11]
.sym 23174 img_proc.colorpxls[11]
.sym 23175 img_proc.colorpxls[9]
.sym 23176 img_proc.colorpxls[8]
.sym 23177 img_proc.colorpxls[10]
.sym 23186 proximity[1]
.sym 23192 img_proc.proximity_cmb_SB_LUT4_O_1_I3
.sym 23195 img_proc.colorpxls[11]
.sym 23196 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23197 clk50mhz_$glb_clk
.sym 23198 rst$SB_IO_IN_$glb_sr
.sym 23199 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23200 capture.cnt_byte
.sym 23201 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 23202 capture.cnt_byte_SB_DFFER_Q_E
.sym 23203 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23204 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23205 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23206 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23212 proc_fb.ram.1.1.0_RDATA_1
.sym 23215 img_proc.centroid_tmp_SB_LUT4_O_1_I2
.sym 23216 proc_fb.ram.1.4.0_RDATA_1
.sym 23217 vga_blue_2b_SB_LUT4_O_I3
.sym 23222 $PACKER_VCC_NET
.sym 23224 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23230 img_proc.colorpxls_bin567[3]
.sym 23233 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 23244 proximity[2]
.sym 23245 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23246 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 23250 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 23251 proximity[0]
.sym 23252 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I0
.sym 23255 proximity[1]
.sym 23259 vga_row[3]
.sym 23262 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I0
.sym 23263 vga_row[5]
.sym 23264 vga_row[4]
.sym 23267 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 23270 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23271 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 23272 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 23274 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I0
.sym 23275 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 23278 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 23280 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 23281 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23284 $nextpnr_ICESTORM_LC_64$I3
.sym 23286 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 23287 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I0
.sym 23294 $nextpnr_ICESTORM_LC_64$I3
.sym 23297 proximity[0]
.sym 23303 vga_row[5]
.sym 23304 proximity[0]
.sym 23305 vga_row[3]
.sym 23306 proximity[2]
.sym 23311 proximity[2]
.sym 23315 vga_row[4]
.sym 23316 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 23317 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23318 proximity[1]
.sym 23323 img_proc.row_num[1]
.sym 23324 img_proc.row_num[2]
.sym 23325 img_proc.row_num[3]
.sym 23326 img_proc.row_num[4]
.sym 23327 img_proc.row_num[5]
.sym 23328 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 23329 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23337 img_proc.colorpxls[6]
.sym 23338 img_proc.colorpxls[7]
.sym 23339 img_proc.colorpxls[11]
.sym 23346 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23347 img_proc.row_num[4]
.sym 23348 capture_addr[11]
.sym 23351 img_proc.colorpxls_bin567[10]
.sym 23353 img_proc.colorpxls[4]
.sym 23355 img_proc.colorpxls_bin567[0]
.sym 23356 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 23364 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 23368 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 23369 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 23370 $PACKER_VCC_NET
.sym 23371 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 23373 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 23375 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 23383 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 23393 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 23395 $nextpnr_ICESTORM_LC_42$O
.sym 23397 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 23401 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[2]
.sym 23404 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 23407 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[3]
.sym 23409 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 23413 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[4]
.sym 23416 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 23419 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[5]
.sym 23421 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 23425 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[6]
.sym 23427 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 23428 $PACKER_VCC_NET
.sym 23431 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[7]
.sym 23433 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 23437 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[8]
.sym 23439 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 23446 img_proc.colorpxls_bin567[1]
.sym 23447 img_proc.colorpxls_bin567[2]
.sym 23448 img_proc.colorpxls_bin567[3]
.sym 23449 img_proc.colorpxls_bin567[4]
.sym 23450 img_proc.colorpxls_bin567[5]
.sym 23451 img_proc.colorpxls_bin567[6]
.sym 23452 img_proc.colorpxls_bin567[7]
.sym 23466 img_proc.colorpxls[9]
.sym 23467 proc_img_addr[0]
.sym 23469 capture.vsync_3up
.sym 23472 capture_addr[2]
.sym 23474 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23476 capture_addr[1]
.sym 23477 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 23478 proc_fb.ram.0.3.0_RCLKE
.sym 23481 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[8]
.sym 23488 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 23492 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 23494 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23498 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23509 img_proc.row_num[0]
.sym 23513 img_proc.row_num_SB_DFFER_Q_E
.sym 23518 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[9]
.sym 23520 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23524 $nextpnr_ICESTORM_LC_43$I3
.sym 23526 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 23534 $nextpnr_ICESTORM_LC_43$I3
.sym 23537 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23540 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 23561 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 23563 img_proc.row_num[0]
.sym 23565 img_proc.row_num_SB_DFFER_Q_E
.sym 23566 clk50mhz_$glb_clk
.sym 23567 rst$SB_IO_IN_$glb_sr
.sym 23568 img_proc.colorpxls_bin567[8]
.sym 23569 img_proc.colorpxls_bin567[9]
.sym 23570 img_proc.colorpxls_bin567[10]
.sym 23571 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 23572 img_proc.colorpxls_bin567[0]
.sym 23573 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23574 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23575 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 23582 $PACKER_VCC_NET
.sym 23588 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 23594 capture_addr[5]
.sym 23596 capture_addr[3]
.sym 23603 capture.vsync_3up
.sym 23691 capture_addr[3]
.sym 23692 capture_addr[2]
.sym 23693 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23694 capture_addr[1]
.sym 23695 capture.href_rg3_SB_LUT4_I2_O
.sym 23696 capture_addr[7]
.sym 23697 capture_addr[0]
.sym 23698 capture_addr[5]
.sym 23704 $PACKER_VCC_NET
.sym 23709 $PACKER_VCC_NET
.sym 23711 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 23716 capture.href_rg3_SB_LUT4_I2_O
.sym 23717 capture.href_rg3_SB_LUT4_I2_O
.sym 23725 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 23726 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 23732 $PACKER_VCC_NET
.sym 23735 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 23737 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 23739 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 23740 $PACKER_VCC_NET
.sym 23751 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 23753 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 23754 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23761 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23763 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 23764 $nextpnr_ICESTORM_LC_71$O
.sym 23767 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 23770 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 23772 $PACKER_VCC_NET
.sym 23773 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 23776 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 23778 $PACKER_VCC_NET
.sym 23779 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23782 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 23784 $PACKER_VCC_NET
.sym 23785 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 23788 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 23790 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 23794 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 23797 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 23800 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 23803 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23806 $nextpnr_ICESTORM_LC_72$I3
.sym 23809 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 23815 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 23816 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 23817 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 23818 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 23819 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 23820 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 23821 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23823 capture_addr[7]
.sym 23829 capture_addr[1]
.sym 23834 capture.href_rg2
.sym 23835 capture_addr[2]
.sym 23840 capture_addr[11]
.sym 23843 capture_addr[6]
.sym 23844 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 23848 capture_addr[5]
.sym 23850 $nextpnr_ICESTORM_LC_72$I3
.sym 23865 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23868 $PACKER_GND_NET
.sym 23873 capture.vsync_3up
.sym 23877 vga_row[6]
.sym 23878 vga_row[7]
.sym 23882 vga_row[3]
.sym 23891 $nextpnr_ICESTORM_LC_72$I3
.sym 23895 $PACKER_GND_NET
.sym 23901 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23907 vga_row[6]
.sym 23914 $PACKER_GND_NET
.sym 23920 vga_row[7]
.sym 23926 $PACKER_GND_NET
.sym 23931 vga_row[3]
.sym 23934 capture.vsync_3up
.sym 23935 clk50mhz_$glb_clk
.sym 23936 rst$SB_IO_IN_$glb_sr
.sym 23937 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 23938 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 23939 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 23940 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 23941 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 23942 capture_addr[10]
.sym 23943 capture_addr[4]
.sym 23944 capture_addr[11]
.sym 23952 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 23961 $PACKER_VCC_NET
.sym 23967 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23968 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 23970 capture.vsync_3up
.sym 23971 capture.href_rg2
.sym 23981 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 23984 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 23985 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 23987 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 23988 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 23989 capture.href_rg3_SB_LUT4_I2_O
.sym 23993 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 23994 capture.vsync_3up
.sym 24011 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 24013 capture.vsync_3up
.sym 24019 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 24020 capture.vsync_3up
.sym 24023 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 24025 capture.vsync_3up
.sym 24035 capture.vsync_3up
.sym 24038 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 24048 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 24049 capture.vsync_3up
.sym 24054 capture.vsync_3up
.sym 24056 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 24057 capture.href_rg3_SB_LUT4_I2_O
.sym 24058 clk50mhz_$glb_clk
.sym 24059 rst$SB_IO_IN_$glb_sr
.sym 24060 capture_addr[12]
.sym 24061 capture_addr[9]
.sym 24062 capture_addr[6]
.sym 24064 capture_addr[8]
.sym 24075 capture.href_rg2
.sym 24080 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 24102 capture.cnt_pxl_base[7]
.sym 24103 capture.cnt_pxl_base[5]
.sym 24108 capture.cnt_pxl_base[9]
.sym 24109 capture.cnt_pxl_base[10]
.sym 24112 capture.cnt_pxl_base[8]
.sym 24113 capture.cnt_pxl_base[6]
.sym 24115 capture.cnt_pxl_base[11]
.sym 24116 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 24121 $PACKER_VCC_NET
.sym 24133 $nextpnr_ICESTORM_LC_2$O
.sym 24136 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 24139 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 24141 capture.cnt_pxl_base[5]
.sym 24143 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 24145 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 24147 capture.cnt_pxl_base[6]
.sym 24148 $PACKER_VCC_NET
.sym 24149 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 24151 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 24154 capture.cnt_pxl_base[7]
.sym 24155 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 24157 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 24160 capture.cnt_pxl_base[8]
.sym 24161 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 24163 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 24166 capture.cnt_pxl_base[9]
.sym 24167 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 24169 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 24171 capture.cnt_pxl_base[10]
.sym 24173 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 24175 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 24178 capture.cnt_pxl_base[11]
.sym 24179 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 24183 img_proc.col_inframe[0]
.sym 24184 img_proc.col[0]
.sym 24199 img_proc.col_inframe[1]
.sym 24202 capture_addr[12]
.sym 24205 img_proc.col_rg[5]
.sym 24209 capture.href_rg3_SB_LUT4_I2_O
.sym 24219 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 24224 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 24226 capture.vsync_3up
.sym 24229 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 24235 capture.href_rg3_SB_LUT4_I2_O
.sym 24236 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 24244 capture.cnt_pxl_base[12]
.sym 24257 capture.cnt_pxl_base[12]
.sym 24260 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 24275 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 24278 capture.vsync_3up
.sym 24281 capture.vsync_3up
.sym 24283 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 24300 capture.vsync_3up
.sym 24301 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 24303 capture.href_rg3_SB_LUT4_I2_O
.sym 24304 clk50mhz_$glb_clk
.sym 24305 rst$SB_IO_IN_$glb_sr
.sym 24507 led[5]$SB_IO_OUT
.sym 24518 led[5]$SB_IO_OUT
.sym 24530 controller.i_sccb.send_rg[7]
.sym 24533 controller.i_sccb.send_rg[5]
.sym 24536 controller.i_sccb.send_rg[6]
.sym 24551 centroid[3]
.sym 24559 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 24571 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 24572 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I1
.sym 24573 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 24575 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 24576 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 24577 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1
.sym 24578 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2
.sym 24579 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 24583 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 24585 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 24587 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 24589 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 24592 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 24593 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 24595 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 24598 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I2
.sym 24599 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3
.sym 24600 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24601 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 24604 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1
.sym 24605 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3
.sym 24606 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 24607 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 24612 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 24613 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I2
.sym 24616 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 24617 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 24619 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2
.sym 24623 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 24624 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 24625 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 24634 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 24635 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24636 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 24637 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 24640 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 24641 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 24642 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 24643 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 24646 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3
.sym 24647 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I2
.sym 24648 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I1
.sym 24651 clk50mhz_$glb_clk
.sym 24652 rst$SB_IO_IN_$glb_sr
.sym 24659 camera_config_steps[2]
.sym 24660 camera_config_steps[3]
.sym 24661 camera_config_steps[4]
.sym 24662 camera_config_steps[5]
.sym 24674 display_img_addr[0]
.sym 24677 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 24678 controller.i_sccb.send_rg[4]
.sym 24679 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 24692 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 24697 controller.i_sccb.clr_datarg
.sym 24698 camera_config_steps[1]
.sym 24702 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24705 camera_config_steps[0]
.sym 24708 camera_config_steps[2]
.sym 24710 camera_config_steps[3]
.sym 24712 camera_config_steps[4]
.sym 24713 led_SB_LUT4_O_I1
.sym 24714 camera_config_steps[5]
.sym 24716 controller.addr[2]
.sym 24718 led[4]$SB_IO_OUT
.sym 24720 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24735 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 24736 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 24737 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 24741 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 24743 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 24744 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2
.sym 24745 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 24750 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 24751 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 24752 camera_config_steps[2]
.sym 24753 camera_config_steps[3]
.sym 24754 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 24755 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 24756 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 24759 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 24760 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24761 camera_config_steps[3]
.sym 24762 camera_config_steps[4]
.sym 24763 camera_config_steps[5]
.sym 24765 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 24767 camera_config_steps[2]
.sym 24769 camera_config_steps[3]
.sym 24773 camera_config_steps[3]
.sym 24774 camera_config_steps[2]
.sym 24775 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 24776 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 24779 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 24780 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 24781 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 24782 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 24785 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 24786 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 24788 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 24792 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24793 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 24794 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2
.sym 24798 camera_config_steps[5]
.sym 24799 camera_config_steps[4]
.sym 24803 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 24804 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24805 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 24806 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 24809 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 24810 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 24811 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 24812 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 24814 clk50mhz_$glb_clk
.sym 24815 rst$SB_IO_IN_$glb_sr
.sym 24816 led[2]$SB_IO_OUT
.sym 24817 controller.i_sccb.send_rg[9]
.sym 24820 controller.i_sccb.send_rg[11]
.sym 24821 controller.i_sccb.send_rg[10]
.sym 24822 controller.i_sccb.send_rg[8]
.sym 24823 led[3]$SB_IO_OUT
.sym 24828 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24830 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 24833 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 24840 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 24841 controller.i_sccb.send_rg[15]
.sym 24845 display_img_addr[9]
.sym 24847 led_SB_LUT4_O_I1
.sym 24848 controller.addr[6]
.sym 24851 centroid[2]
.sym 24858 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 24859 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24861 camera_config_steps[4]
.sym 24862 camera_config_steps[5]
.sym 24864 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 24866 led_SB_LUT4_O_I1
.sym 24867 camera_config_steps[2]
.sym 24868 camera_config_steps[3]
.sym 24869 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 24870 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 24871 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 24872 centroid[5]
.sym 24874 centroid[3]
.sym 24875 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 24890 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 24891 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 24892 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24893 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 24896 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 24897 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24898 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 24899 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 24903 camera_config_steps[2]
.sym 24904 camera_config_steps[3]
.sym 24908 camera_config_steps[2]
.sym 24909 camera_config_steps[3]
.sym 24916 camera_config_steps[4]
.sym 24917 camera_config_steps[5]
.sym 24921 led_SB_LUT4_O_I1
.sym 24922 camera_config_steps[5]
.sym 24923 centroid[5]
.sym 24927 centroid[3]
.sym 24934 camera_config_steps[5]
.sym 24937 clk50mhz_$glb_clk
.sym 24938 rst$SB_IO_IN_$glb_sr
.sym 24941 led[1]$SB_IO_OUT
.sym 24946 led[0]$SB_IO_OUT
.sym 24951 controller.addr[1]
.sym 24953 controller.addr[3]
.sym 24959 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 24963 controller.i_sccb.clr_datarg
.sym 24980 controller.addr[6]
.sym 24984 controller.i_sccb.send_rg[11]
.sym 24985 controller.addr[4]
.sym 24987 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 24988 camera_config_steps[4]
.sym 24989 controller.addr[5]
.sym 24992 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 24993 centroid[4]
.sym 24994 camera_config_steps[1]
.sym 24995 controller.i_sccb.clr_datarg
.sym 24997 led_SB_LUT4_O_I1
.sym 25001 controller.addr[7]
.sym 25004 controller.i_sccb.send_rg[12]
.sym 25008 controller.addr[6]
.sym 25009 controller.i_sccb.send_rg[13]
.sym 25011 controller.i_sccb.send_rg[14]
.sym 25013 controller.i_sccb.send_rg[11]
.sym 25014 controller.addr[4]
.sym 25015 controller.i_sccb.clr_datarg
.sym 25016 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25019 controller.addr[4]
.sym 25020 controller.addr[6]
.sym 25021 controller.addr[7]
.sym 25022 controller.addr[5]
.sym 25031 camera_config_steps[4]
.sym 25033 led_SB_LUT4_O_I1
.sym 25034 centroid[4]
.sym 25038 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 25040 camera_config_steps[1]
.sym 25043 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25044 controller.i_sccb.clr_datarg
.sym 25045 controller.i_sccb.send_rg[12]
.sym 25046 controller.addr[5]
.sym 25049 controller.i_sccb.clr_datarg
.sym 25050 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25051 controller.i_sccb.send_rg[14]
.sym 25052 controller.addr[7]
.sym 25055 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25056 controller.i_sccb.clr_datarg
.sym 25057 controller.addr[6]
.sym 25058 controller.i_sccb.send_rg[13]
.sym 25059 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 25060 clk50mhz_$glb_clk
.sym 25061 rst$SB_IO_IN_$glb_sr
.sym 25078 led_SB_LUT4_O_I1
.sym 25082 camera_config_steps[1]
.sym 25083 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25084 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 25086 proc_fb.ram.2.0.0_RDATA_1
.sym 25088 proc_fb.ram.2.0.0_RDATA
.sym 25091 display_img_addr[0]
.sym 25096 centroid[0]
.sym 25202 display_img_addr[0]
.sym 25207 proc_img_pxl[10]
.sym 25317 capture_addr[1]
.sym 25318 capture_addr[1]
.sym 25321 proc_img_pxl[9]
.sym 25441 capture_addr[9]
.sym 25442 capture_data[7]
.sym 25447 proc_fb.ram.0.2.0_RCLKE
.sym 25565 capture_addr[6]
.sym 25578 proc_fb.ram.2.2.0_RDATA_1
.sym 25586 proc_fb.ram.2.0.0_RDATA_1
.sym 25587 display_img_addr[0]
.sym 25588 proc_fb.ram.2.0.0_RDATA
.sym 25682 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 25684 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 25690 cam_fb.ram.2.3.0_RDATA
.sym 25692 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 25694 proc_fb.ram.0.1.0_RCLKE
.sym 25700 display_img_addr[0]
.sym 25800 vga_red_2b_SB_LUT4_O_I3
.sym 25802 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 25803 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 25804 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 25806 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 25811 capture_addr[8]
.sym 25818 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 25825 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 25829 cam_fb.ram.2.2.0_RDATA
.sym 25831 cam_fb.ram.2.0.0_RDATA
.sym 25923 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 25924 proc_fb.ram.0.4.0_WCLKE
.sym 25925 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 25926 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 25927 proc_fb.ram.0.1.0_WCLKE
.sym 25929 proc_fb.ram.0.0.0_WCLKE
.sym 25930 proc_fb.ram.0.2.0_WCLKE
.sym 25933 centroid[3]
.sym 25935 capture_data[6]
.sym 25936 cam_fb.ram.1.1.0_RDATA
.sym 25940 orig_img_addr[0]
.sym 25941 $PACKER_VCC_NET
.sym 25954 proc_fb.ram.0.2.0_WCLKE
.sym 25955 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 25956 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 26046 cam_fb.ram.0.4.0_RCLKE
.sym 26047 proc_we
.sym 26048 proc_fb.ram.0.3.0_WCLKE
.sym 26049 proc_img_addr[11]
.sym 26050 cam_fb.ram.0.1.0_RCLKE
.sym 26052 proc_img_addr[12]
.sym 26053 proc_img_addr[10]
.sym 26055 orig_img_addr[7]
.sym 26060 capture_addr[5]
.sym 26062 capture_addr[6]
.sym 26064 capture_addr[8]
.sym 26067 capture_addr[3]
.sym 26068 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 26069 capture_addr[9]
.sym 26070 img_proc.colorpxls_left[5]
.sym 26071 cam_fb.ram.0.1.0_RCLKE
.sym 26072 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 26075 $PACKER_VCC_NET
.sym 26077 proc_fb.ram.0.1.0_RCLKE
.sym 26078 img_proc.colorpxls_left[3]
.sym 26088 orig_img_addr[10]
.sym 26090 cam_fb.ram.2.1.0_RDATA
.sym 26092 orig_img_addr[12]
.sym 26093 capture.data_rg3[6]
.sym 26094 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 26096 cam_fb.ram.2.3.0_RDATA
.sym 26098 orig_img_addr[11]
.sym 26099 cam_fb.ram.2.2.0_RDATA
.sym 26101 cam_fb.ram.2.0.0_RDATA
.sym 26102 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 26104 capture.data_rg3[4]
.sym 26107 capture.data_rg3[5]
.sym 26109 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 26114 capture.red_SB_DFFER_Q_E
.sym 26118 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 26121 capture.data_rg3[4]
.sym 26126 orig_img_addr[12]
.sym 26128 orig_img_addr[10]
.sym 26129 orig_img_addr[11]
.sym 26132 capture.data_rg3[5]
.sym 26138 cam_fb.ram.2.0.0_RDATA
.sym 26139 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 26140 cam_fb.ram.2.2.0_RDATA
.sym 26141 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 26146 capture.data_rg3[6]
.sym 26150 orig_img_addr[12]
.sym 26152 orig_img_addr[10]
.sym 26153 orig_img_addr[11]
.sym 26159 capture.data_rg3[4]
.sym 26162 cam_fb.ram.2.1.0_RDATA
.sym 26163 cam_fb.ram.2.3.0_RDATA
.sym 26164 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 26165 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 26166 capture.red_SB_DFFER_Q_E
.sym 26167 clk50mhz_$glb_clk
.sym 26168 rst$SB_IO_IN_$glb_sr
.sym 26169 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26170 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 26171 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26172 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 26173 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 26174 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26175 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 26176 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 26177 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26180 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26181 capture_data[4]
.sym 26182 orig_img_addr[10]
.sym 26183 cam_fb.ram.0.2.0_RCLKE
.sym 26184 display_img_addr[0]
.sym 26185 cam_fb.ram.0.0.0_RCLKE
.sym 26186 orig_img_addr[11]
.sym 26187 capture_data[5]
.sym 26188 orig_img_addr[12]
.sym 26191 capture_data[6]
.sym 26192 proc_img_pxl[2]
.sym 26193 img_proc.colorpxls_left[6]
.sym 26194 capture_addr[1]
.sym 26196 img_proc.colorpxls_left[3]
.sym 26197 img_proc.colorpxls_rght[1]
.sym 26198 img_proc.colorpxls_left[1]
.sym 26199 img_proc.colorpxls_rght[0]
.sym 26200 img_proc.colorpxls_left[0]
.sym 26201 img_proc.colorpxls_left[0]
.sym 26202 img_proc.colorpxls_left[7]
.sym 26203 img_proc.colorpxls_left[7]
.sym 26204 capture_addr[2]
.sym 26212 cam_fb.ram.1.1.0_RDATA
.sym 26214 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 26218 cam_fb.ram.1.2.0_RDATA
.sym 26220 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 26222 img_proc.colorpxls_left[6]
.sym 26229 img_proc.colorpxls_left[7]
.sym 26230 img_proc.colorpxls_left[5]
.sym 26232 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 26233 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 26238 img_proc.colorpxls_left[3]
.sym 26241 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 26244 img_proc.colorpxls_left[6]
.sym 26255 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 26256 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 26257 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 26258 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 26263 img_proc.colorpxls_left[7]
.sym 26273 img_proc.colorpxls_left[3]
.sym 26279 cam_fb.ram.1.1.0_RDATA
.sym 26280 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 26281 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 26282 cam_fb.ram.1.2.0_RDATA
.sym 26286 img_proc.colorpxls_left[5]
.sym 26293 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 26294 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26295 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26296 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26297 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26298 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26299 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26306 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26308 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 26316 img_proc.colorpxls_rght[8]
.sym 26317 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26318 img_proc.colorpxls_rght[9]
.sym 26320 img_proc.colorpxls_left[8]
.sym 26322 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26323 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26324 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 26325 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 26327 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 26334 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26335 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26336 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26337 img_proc.colorpxls_rght[6]
.sym 26338 img_proc.colorpxls_rght[3]
.sym 26339 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26340 img_proc.colorpxls_rght[4]
.sym 26341 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26342 img_proc.colorpxls_rght[7]
.sym 26343 img_proc.colorpxls_rght[5]
.sym 26344 img_proc.colorpxls_rght[2]
.sym 26346 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26348 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26353 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26357 img_proc.colorpxls_rght[1]
.sym 26359 img_proc.colorpxls_rght[0]
.sym 26365 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 26367 img_proc.colorpxls_rght[0]
.sym 26368 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26371 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 26373 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26374 img_proc.colorpxls_rght[1]
.sym 26375 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 26377 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 26379 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26380 img_proc.colorpxls_rght[2]
.sym 26381 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 26383 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 26385 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26386 img_proc.colorpxls_rght[3]
.sym 26387 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 26389 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 26391 img_proc.colorpxls_rght[4]
.sym 26392 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26393 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 26395 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 26397 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26398 img_proc.colorpxls_rght[5]
.sym 26399 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 26401 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 26403 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26404 img_proc.colorpxls_rght[6]
.sym 26405 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 26407 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 26409 img_proc.colorpxls_rght[7]
.sym 26410 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26411 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 26415 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 26416 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 26417 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 26418 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 26419 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26420 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26421 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26422 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26423 capture_addr[3]
.sym 26426 capture_addr[3]
.sym 26427 capture_data[6]
.sym 26432 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26433 $PACKER_VCC_NET
.sym 26438 $PACKER_VCC_NET
.sym 26439 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26441 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26442 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26443 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26444 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26445 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 26447 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 26448 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 26449 img_proc.colorpxls[7]
.sym 26451 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 26456 img_proc.colorpxls_rght[10]
.sym 26457 cam_fb.ram.1.3.0_RDATA
.sym 26458 cam_fb.ram.1.0.0_RDATA
.sym 26459 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26460 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 26462 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26464 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26470 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26472 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 26473 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 26474 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 26476 img_proc.colorpxls_rght[8]
.sym 26478 img_proc.colorpxls_rght[9]
.sym 26480 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 26481 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 26482 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 26483 img_proc.colorpxls_left[10]
.sym 26484 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 26485 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26488 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 26490 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26491 img_proc.colorpxls_rght[8]
.sym 26492 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 26494 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 26496 img_proc.colorpxls_rght[9]
.sym 26497 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26498 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 26501 img_proc.colorpxls_rght[10]
.sym 26503 img_proc.colorpxls_left[10]
.sym 26504 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 26507 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 26508 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 26510 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26513 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26515 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 26516 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 26519 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 26520 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26522 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 26525 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26527 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26528 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26531 cam_fb.ram.1.3.0_RDATA
.sym 26532 cam_fb.ram.1.0.0_RDATA
.sym 26533 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 26534 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 26538 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 26539 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 26540 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26541 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26542 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26543 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26544 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26547 capture_addr[2]
.sym 26548 capture_addr[2]
.sym 26550 img_proc.colorpxls_rght[10]
.sym 26551 img_proc.colorpxls_rght[2]
.sym 26553 img_proc.colorpxls_rght[7]
.sym 26554 capture_addr[5]
.sym 26555 img_proc.colorpxls_rght[3]
.sym 26557 img_proc.colorpxls_rght[4]
.sym 26558 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 26559 img_proc.colorpxls_rght[5]
.sym 26560 proc_img_addr[5]
.sym 26561 img_proc.colorpxls_rght[6]
.sym 26563 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26564 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26565 img_proc.colorpxls[10]
.sym 26566 img_proc.colorpxls[8]
.sym 26567 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1
.sym 26568 img_proc.colorpxls[11]
.sym 26569 img_proc.colorpxls_left[3]
.sym 26570 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26571 img_proc.colorpxls_left[4]
.sym 26572 proc_fb.ram.0.1.0_RCLKE
.sym 26573 img_proc.colorpxls_left[5]
.sym 26581 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 26583 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1
.sym 26584 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2
.sym 26585 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26586 img_proc.colorpxls[11]
.sym 26587 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26589 img_proc.colorpxls[10]
.sym 26590 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 26591 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26592 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26593 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26594 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26595 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 26597 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 26599 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26600 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26601 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26602 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26604 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26606 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 26608 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26609 img_proc.colorpxls[7]
.sym 26612 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26613 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26614 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26618 img_proc.colorpxls[11]
.sym 26619 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 26620 img_proc.colorpxls[7]
.sym 26621 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 26624 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26625 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26626 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26630 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26631 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26632 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26636 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 26638 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 26639 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26642 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2
.sym 26643 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 26645 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1
.sym 26649 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26650 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26651 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26655 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26656 img_proc.colorpxls[10]
.sym 26657 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26661 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 26662 proc_img_pxl[7]
.sym 26663 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 26664 proc_img_pxl[5]
.sym 26668 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 26671 capture.red_SB_DFFER_Q_E
.sym 26673 $PACKER_VCC_NET
.sym 26674 cam_fb.ram.0.4.0_RDATA
.sym 26675 display_img_addr[0]
.sym 26677 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26679 $PACKER_VCC_NET
.sym 26680 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 26681 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 26682 display_img_addr[9]
.sym 26683 display_img_addr[8]
.sym 26684 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 26685 img_proc.colorpxls_left[6]
.sym 26686 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26687 img_proc.colorpxls_left[7]
.sym 26688 capture_addr[2]
.sym 26690 img_proc.colorpxls_left[10]
.sym 26691 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26692 img_proc.colorpxls_left[0]
.sym 26693 capture_addr[1]
.sym 26694 img_proc.colorpxls_left[1]
.sym 26695 img_proc.colorpxls_left[3]
.sym 26696 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26702 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 26703 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 26704 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26706 img_proc.colorpxls[4]
.sym 26707 img_proc.colorpxls[6]
.sym 26708 img_proc.colorpxls[9]
.sym 26709 img_proc.colorpxls[7]
.sym 26711 img_proc.colorpxls[8]
.sym 26713 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 26714 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 26715 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26716 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26717 img_proc.colorpxls[5]
.sym 26719 img_proc.colorpxls[10]
.sym 26723 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26728 img_proc.colorpxls[11]
.sym 26734 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_I1_CO[1]
.sym 26736 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26737 img_proc.colorpxls[4]
.sym 26740 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_I1_CO[2]
.sym 26742 img_proc.colorpxls[5]
.sym 26743 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 26746 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_I1_CO[3]
.sym 26748 img_proc.colorpxls[6]
.sym 26749 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26752 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_I1_CO[4]
.sym 26754 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 26755 img_proc.colorpxls[7]
.sym 26758 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_I1_CO[5]
.sym 26760 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26761 img_proc.colorpxls[8]
.sym 26764 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_I1_CO[6]
.sym 26766 img_proc.colorpxls[9]
.sym 26767 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 26770 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_I1_CO[7]
.sym 26772 img_proc.colorpxls[10]
.sym 26773 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26776 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_I1_CO[8]
.sym 26778 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 26779 img_proc.colorpxls[11]
.sym 26786 img_proc.colorpxls_left[2]
.sym 26787 img_proc.colorpxls_left[3]
.sym 26788 img_proc.colorpxls_left[4]
.sym 26789 img_proc.colorpxls_left[5]
.sym 26790 img_proc.colorpxls_left[6]
.sym 26791 img_proc.colorpxls_left[7]
.sym 26793 capture_addr[1]
.sym 26794 capture_addr[1]
.sym 26795 capture_addr[12]
.sym 26796 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 26801 img_proc.colorpxls[4]
.sym 26802 proc_fb.dina_SB_LUT4_O_4_I2
.sym 26803 $PACKER_VCC_NET
.sym 26806 $PACKER_VCC_NET
.sym 26808 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 26809 display_img_addr[8]
.sym 26810 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 26811 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26812 img_proc.colorpxls_left[8]
.sym 26813 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 26814 display_img_addr[9]
.sym 26816 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 26817 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 26819 centroid[3]
.sym 26820 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_I1_CO[8]
.sym 26825 img_proc.colorpxls_rght[0]
.sym 26827 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 26828 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 26829 img_proc.colorpxls_rght[2]
.sym 26830 img_proc.colorpxls_rght[8]
.sym 26831 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26832 img_proc.colorpxls[3]
.sym 26833 img_proc.colorpxls_rght[10]
.sym 26835 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26836 img_proc.colorpxls[11]
.sym 26837 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1
.sym 26838 img_proc.colorpxls[6]
.sym 26839 img_proc.colorpxls[9]
.sym 26840 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2
.sym 26844 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26846 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26850 img_proc.colorpxls[1]
.sym 26856 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26857 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_I1_CO[9]
.sym 26859 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1
.sym 26863 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_I1_CO[10]
.sym 26865 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2
.sym 26869 $nextpnr_ICESTORM_LC_34$I3
.sym 26871 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 26879 $nextpnr_ICESTORM_LC_34$I3
.sym 26882 img_proc.colorpxls_rght[0]
.sym 26883 img_proc.colorpxls[9]
.sym 26884 img_proc.colorpxls[1]
.sym 26885 img_proc.colorpxls_rght[8]
.sym 26889 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 26890 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26891 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26894 img_proc.colorpxls[6]
.sym 26895 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26896 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26897 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26900 img_proc.colorpxls[3]
.sym 26901 img_proc.colorpxls_rght[2]
.sym 26902 img_proc.colorpxls_rght[10]
.sym 26903 img_proc.colorpxls[11]
.sym 26907 img_proc.colorpxls_left[8]
.sym 26908 img_proc.colorpxls_left[9]
.sym 26909 img_proc.colorpxls_left[10]
.sym 26910 img_proc.colorpxls_left[0]
.sym 26911 img_proc.colorpxls_left[1]
.sym 26912 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 26913 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 26914 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 26915 capture_data[7]
.sym 26916 capture_addr[9]
.sym 26917 capture_addr[9]
.sym 26919 img_proc.colorpxls_rght[0]
.sym 26920 img_proc.colorpxls_left[6]
.sym 26922 img_proc.colorpxls_left[3]
.sym 26924 img_proc.colorpxls_left[7]
.sym 26925 img_proc.colorpxls[8]
.sym 26927 img_proc.colorpxls[9]
.sym 26928 capture.data_rg3[1]
.sym 26929 capture.red_SB_DFFER_Q_E
.sym 26931 img_proc.colorpxls_left[2]
.sym 26932 img_proc.colorpxls_left[1]
.sym 26933 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 26935 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 26936 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 26937 img_proc.colorpxls_left[5]
.sym 26938 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 26939 proc_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 26940 img_proc.colorpxls[3]
.sym 26941 img_proc.centroid_tmp_SB_LUT4_O_1_I2
.sym 26942 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 26948 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 26949 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26951 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26952 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26953 img_proc.centroid_tmp_SB_LUT4_O_4_I1
.sym 26954 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26955 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26956 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 26957 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 26959 img_proc.centroid_tmp_SB_LUT4_O_3_I2
.sym 26960 img_proc.centroid_tmp_SB_LUT4_O_I1
.sym 26961 img_proc.centroid_tmp_SB_LUT4_O_2_I2
.sym 26962 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26963 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26965 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 26968 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 26971 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26973 img_proc.centroid_tmp_SB_LUT4_O_4_I3
.sym 26975 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26976 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 26981 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26982 img_proc.centroid_tmp_SB_LUT4_O_I1
.sym 26983 img_proc.centroid_tmp_SB_LUT4_O_2_I2
.sym 26987 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 26988 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26993 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 26994 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 26996 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26999 img_proc.centroid_tmp_SB_LUT4_O_4_I1
.sym 27000 img_proc.centroid_tmp_SB_LUT4_O_4_I3
.sym 27001 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 27002 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 27005 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 27006 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27007 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27008 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27011 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27012 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27013 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 27014 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27017 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 27018 img_proc.centroid_tmp_SB_LUT4_O_4_I1
.sym 27019 img_proc.centroid_tmp_SB_LUT4_O_3_I2
.sym 27020 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 27023 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27024 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27025 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27027 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27028 clk50mhz_$glb_clk
.sym 27029 rst$SB_IO_IN_$glb_sr
.sym 27030 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 27031 img_proc.centroid_tmp_SB_LUT4_O_4_I3
.sym 27032 proc_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 27033 centroid[1]
.sym 27034 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 27036 centroid[2]
.sym 27037 centroid[0]
.sym 27038 capture_addr[6]
.sym 27041 capture_addr[6]
.sym 27042 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 27045 img_proc.colorpxls_left[0]
.sym 27047 img_proc.centroid_tmp_SB_LUT4_O_3_I2
.sym 27049 img_proc.colorpxls_rght[10]
.sym 27050 capture_addr[5]
.sym 27053 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27054 display_img_addr[5]
.sym 27055 capture.href_rg3
.sym 27056 display_img_addr[0]
.sym 27057 capture.pclk_rise
.sym 27059 img_proc.colorpxls[1]
.sym 27060 proc_fb.ram.0.1.0_RCLKE
.sym 27061 centroid[0]
.sym 27062 capture.pclk_rise
.sym 27063 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 27065 display_img_addr[4]
.sym 27073 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 27088 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 27091 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 27101 img_proc.centroid_tmp_SB_LUT4_O_1_I2
.sym 27110 img_proc.centroid_tmp_SB_LUT4_O_1_I2
.sym 27111 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 27113 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 27134 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 27135 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 27136 img_proc.centroid_tmp_SB_LUT4_O_1_I2
.sym 27153 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 27154 cam_fb.ram.0.1.0_WCLKE
.sym 27155 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I3_O
.sym 27156 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 27157 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 27158 capture.blue_SB_DFFER_Q_E
.sym 27159 vga_blue_2b_SB_LUT4_O_I3
.sym 27160 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 27165 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 27177 capture_addr[1]
.sym 27179 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 27180 capture_addr[2]
.sym 27181 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 27184 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 27186 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 27194 capture_addr[11]
.sym 27195 capture.cnt_byte
.sym 27196 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 27202 capture.pclk_rise_post
.sym 27203 capture.cnt_byte
.sym 27210 capture.pclk_rise_post
.sym 27215 capture.href_rg3
.sym 27217 capture_addr[10]
.sym 27218 capture_addr[12]
.sym 27222 capture.pclk_rise
.sym 27230 capture.pclk_rise
.sym 27233 capture.pclk_rise_post
.sym 27234 capture_addr[11]
.sym 27235 capture.href_rg3
.sym 27236 capture.cnt_byte
.sym 27239 capture_addr[11]
.sym 27240 capture.cnt_byte
.sym 27241 capture.pclk_rise_post
.sym 27242 capture.href_rg3
.sym 27247 capture_addr[12]
.sym 27251 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 27252 capture_addr[12]
.sym 27254 capture_addr[10]
.sym 27269 capture.pclk_rise
.sym 27271 capture.href_rg3
.sym 27272 capture.cnt_byte
.sym 27274 clk50mhz_$glb_clk
.sym 27275 rst$SB_IO_IN_$glb_sr
.sym 27284 cam_fb.ram.0.4.0_WCLKE
.sym 27287 capture_addr[8]
.sym 27291 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 27292 capture.pclk_rise_post_SB_LUT4_I0_O
.sym 27294 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 27298 capture_addr[11]
.sym 27299 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I3_O
.sym 27301 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 27302 display_img_addr[9]
.sym 27303 capture_addr[10]
.sym 27304 img_proc.colorpxls_bin567[2]
.sym 27306 img_proc.colorpxls_bin567[3]
.sym 27307 proc_fb.ram.1.3.0_RDATA_1
.sym 27308 img_proc.colorpxls_bin567[4]
.sym 27310 img_proc.colorpxls_bin567[5]
.sym 27317 img_proc.colorpxls_bin567[5]
.sym 27318 capture.cnt_byte
.sym 27319 img_proc.colorpxls_bin567[4]
.sym 27321 img_proc.colorpxls[8]
.sym 27322 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27323 img_proc.colorpxls[6]
.sym 27324 img_proc.colorpxls[7]
.sym 27325 capture.href_rg3
.sym 27326 capture.vsync_3up
.sym 27327 capture.pclk_rise
.sym 27328 capture.cnt_byte_SB_DFFER_Q_E
.sym 27329 img_proc.colorpxls[1]
.sym 27330 img_proc.colorpxls[5]
.sym 27331 img_proc.colorpxls[11]
.sym 27332 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27334 img_proc.colorpxls_bin567[10]
.sym 27336 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27337 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27338 img_proc.colorpxls_bin567[6]
.sym 27339 img_proc.colorpxls_bin567[3]
.sym 27340 img_proc.colorpxls_bin567[7]
.sym 27341 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27344 img_proc.colorpxls[4]
.sym 27345 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27346 img_proc.colorpxls_bin567[0]
.sym 27347 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27348 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27350 img_proc.colorpxls[4]
.sym 27351 img_proc.colorpxls_bin567[6]
.sym 27352 img_proc.colorpxls_bin567[3]
.sym 27353 img_proc.colorpxls[7]
.sym 27356 capture.href_rg3
.sym 27358 capture.cnt_byte
.sym 27359 capture.vsync_3up
.sym 27362 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27363 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27364 img_proc.colorpxls_bin567[0]
.sym 27365 img_proc.colorpxls[1]
.sym 27368 capture.pclk_rise
.sym 27369 capture.vsync_3up
.sym 27370 capture.href_rg3
.sym 27374 img_proc.colorpxls[6]
.sym 27375 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27376 img_proc.colorpxls_bin567[5]
.sym 27377 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27380 img_proc.colorpxls_bin567[7]
.sym 27383 img_proc.colorpxls[8]
.sym 27386 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27387 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27388 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27389 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27392 img_proc.colorpxls_bin567[10]
.sym 27393 img_proc.colorpxls_bin567[4]
.sym 27394 img_proc.colorpxls[11]
.sym 27395 img_proc.colorpxls[5]
.sym 27396 capture.cnt_byte_SB_DFFER_Q_E
.sym 27397 clk50mhz_$glb_clk
.sym 27398 rst$SB_IO_IN_$glb_sr
.sym 27402 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27403 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27404 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 27406 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 27412 capture.vsync_3up
.sym 27414 capture_addr[1]
.sym 27415 capture_addr[2]
.sym 27418 $PACKER_VCC_NET
.sym 27421 $PACKER_VCC_NET
.sym 27423 img_proc.colorpxls_bin567[8]
.sym 27424 img_proc.colorpxls_bin567[6]
.sym 27425 img_proc.colorpxls_bin567[9]
.sym 27426 img_proc.colorpxls_bin567[7]
.sym 27427 img_proc.colorpxls_bin567[10]
.sym 27428 img_proc.colorpxls[3]
.sym 27430 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 27431 img_proc.colorpxls_bin567[0]
.sym 27433 img_proc.row_num[1]
.sym 27441 img_proc.colorpxls_bin567[8]
.sym 27442 img_proc.colorpxls_bin567[2]
.sym 27443 img_proc.row_num[3]
.sym 27444 img_proc.colorpxls[3]
.sym 27450 img_proc.colorpxls[9]
.sym 27453 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27457 img_proc.row_num[1]
.sym 27458 img_proc.row_num[2]
.sym 27459 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27460 img_proc.row_num[4]
.sym 27463 img_proc.row_num[0]
.sym 27467 img_proc.row_num_SB_DFFER_Q_E
.sym 27469 img_proc.row_num[5]
.sym 27471 img_proc.row_num[0]
.sym 27472 $nextpnr_ICESTORM_LC_21$O
.sym 27474 img_proc.row_num[0]
.sym 27478 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 27479 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27481 img_proc.row_num[1]
.sym 27482 img_proc.row_num[0]
.sym 27484 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 27485 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27487 img_proc.row_num[2]
.sym 27488 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 27490 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 27491 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27493 img_proc.row_num[3]
.sym 27494 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 27496 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 27497 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27499 img_proc.row_num[4]
.sym 27500 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 27503 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27504 img_proc.row_num[5]
.sym 27506 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 27512 img_proc.row_num[0]
.sym 27515 img_proc.colorpxls[9]
.sym 27516 img_proc.colorpxls_bin567[2]
.sym 27517 img_proc.colorpxls_bin567[8]
.sym 27518 img_proc.colorpxls[3]
.sym 27519 img_proc.row_num_SB_DFFER_Q_E
.sym 27520 clk50mhz_$glb_clk
.sym 27521 rst$SB_IO_IN_$glb_sr
.sym 27528 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27529 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 27539 capture_addr[5]
.sym 27546 display_img_addr[2]
.sym 27547 img_proc.row_num[2]
.sym 27548 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 27549 img_proc.row_num[3]
.sym 27550 img_proc.colorpxls_bin567[6]
.sym 27551 capture.href_rg3
.sym 27552 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 27553 img_proc.row_num[5]
.sym 27554 display_img_addr[5]
.sym 27555 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 27556 img_proc.colorpxls_bin567[1]
.sym 27557 display_img_addr[4]
.sym 27564 img_proc.colorpxls_bin567[1]
.sym 27567 img_proc.colorpxls_bin567[0]
.sym 27569 img_proc.colorpxls_bin567[6]
.sym 27574 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 27576 img_proc.colorpxls_bin567[5]
.sym 27578 img_proc.colorpxls_bin567[7]
.sym 27579 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27581 img_proc.colorpxls_bin567[2]
.sym 27587 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27590 img_proc.colorpxls_bin567[3]
.sym 27591 img_proc.colorpxls_bin567[4]
.sym 27595 $nextpnr_ICESTORM_LC_15$O
.sym 27598 img_proc.colorpxls_bin567[0]
.sym 27601 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 27602 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27604 img_proc.colorpxls_bin567[1]
.sym 27605 img_proc.colorpxls_bin567[0]
.sym 27607 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 27608 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27610 img_proc.colorpxls_bin567[2]
.sym 27611 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 27613 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 27614 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27615 img_proc.colorpxls_bin567[3]
.sym 27617 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 27619 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 27620 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27621 img_proc.colorpxls_bin567[4]
.sym 27623 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 27625 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 27626 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27627 img_proc.colorpxls_bin567[5]
.sym 27629 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 27631 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 27632 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27634 img_proc.colorpxls_bin567[6]
.sym 27635 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 27637 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 27638 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27639 img_proc.colorpxls_bin567[7]
.sym 27641 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 27642 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 27643 clk50mhz_$glb_clk
.sym 27644 rst$SB_IO_IN_$glb_sr
.sym 27650 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 27651 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 27652 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 27669 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 27674 capture_addr[3]
.sym 27676 capture_addr[2]
.sym 27677 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27680 capture_addr[1]
.sym 27681 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 27686 img_proc.colorpxls_bin567[8]
.sym 27687 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27690 img_proc.colorpxls_bin567[0]
.sym 27694 img_proc.row_num[4]
.sym 27695 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27697 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 27704 img_proc.colorpxls_bin567[10]
.sym 27705 img_proc.row_num[1]
.sym 27711 img_proc.colorpxls_bin567[9]
.sym 27713 img_proc.row_num[5]
.sym 27717 img_proc.row_num[0]
.sym 27718 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 27719 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27721 img_proc.colorpxls_bin567[8]
.sym 27722 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 27724 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 27725 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27726 img_proc.colorpxls_bin567[9]
.sym 27728 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 27731 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27733 img_proc.colorpxls_bin567[10]
.sym 27734 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 27738 img_proc.row_num[5]
.sym 27744 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27745 img_proc.colorpxls_bin567[0]
.sym 27749 img_proc.row_num[1]
.sym 27750 img_proc.row_num[0]
.sym 27751 img_proc.row_num[4]
.sym 27752 img_proc.row_num[5]
.sym 27756 img_proc.row_num[4]
.sym 27761 img_proc.row_num[4]
.sym 27762 img_proc.row_num[5]
.sym 27763 img_proc.row_num[1]
.sym 27764 img_proc.row_num[0]
.sym 27765 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 27766 clk50mhz_$glb_clk
.sym 27767 rst$SB_IO_IN_$glb_sr
.sym 27770 capture.href_rg3
.sym 27774 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 27791 capture_addr[6]
.sym 27799 display_img_addr[9]
.sym 27802 capture_addr[10]
.sym 27809 capture.vsync_3up
.sym 27810 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 27811 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 27812 capture.href_rg2
.sym 27813 capture.href_rg2
.sym 27814 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 27815 capture_addr[0]
.sym 27817 capture.vsync_3up
.sym 27818 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 27819 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 27820 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 27821 capture.href_rg3_SB_LUT4_I2_O
.sym 27824 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27826 capture.cnt_pxl_base[1]
.sym 27827 capture.href_rg3
.sym 27829 capture.cnt_pxl_base[2]
.sym 27830 capture.red_SB_DFFER_Q_E
.sym 27831 capture.cnt_pxl_base[3]
.sym 27835 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 27839 capture.cnt_pxl_base[0]
.sym 27842 capture.cnt_pxl_base[3]
.sym 27843 capture.vsync_3up
.sym 27844 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 27845 capture.href_rg2
.sym 27848 capture.href_rg2
.sym 27849 capture.vsync_3up
.sym 27850 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 27851 capture.cnt_pxl_base[2]
.sym 27855 capture.href_rg3_SB_LUT4_I2_O
.sym 27857 capture.red_SB_DFFER_Q_E
.sym 27860 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 27861 capture.vsync_3up
.sym 27862 capture.cnt_pxl_base[1]
.sym 27863 capture.href_rg2
.sym 27866 capture.href_rg3
.sym 27867 capture.href_rg2
.sym 27868 capture.vsync_3up
.sym 27872 capture.href_rg2
.sym 27873 capture.vsync_3up
.sym 27874 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 27875 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27878 capture.vsync_3up
.sym 27879 capture.href_rg2
.sym 27880 capture_addr[0]
.sym 27881 capture.cnt_pxl_base[0]
.sym 27884 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 27885 capture.vsync_3up
.sym 27886 capture.href_rg2
.sym 27887 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 27888 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 27889 clk50mhz_$glb_clk
.sym 27890 rst$SB_IO_IN_$glb_sr
.sym 27891 display_img_addr[4]
.sym 27892 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 27894 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 27895 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27896 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27897 capture.cnt_pxl_base[3]
.sym 27898 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 27903 capture_addr[3]
.sym 27907 proc_fb.ram.0.3.0_RCLKE
.sym 27909 capture.href_rg2
.sym 27912 $PACKER_VCC_NET
.sym 27913 capture.vsync_3up
.sym 27915 proc_img_pxl[5]
.sym 27917 capture_addr[9]
.sym 27922 img_proc.col_inframe[2]
.sym 27923 capture_addr[8]
.sym 27925 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27926 img_proc.col_inframe[1]
.sym 27932 capture_addr[3]
.sym 27935 capture_addr[1]
.sym 27937 capture_addr[7]
.sym 27938 capture_addr[0]
.sym 27941 capture_addr[2]
.sym 27946 capture_addr[4]
.sym 27947 capture_addr[5]
.sym 27952 capture_addr[6]
.sym 27964 $nextpnr_ICESTORM_LC_1$O
.sym 27967 capture_addr[0]
.sym 27970 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 27973 capture_addr[1]
.sym 27974 capture_addr[0]
.sym 27976 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 27979 capture_addr[2]
.sym 27980 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 27982 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 27984 capture_addr[3]
.sym 27986 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 27988 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 27990 capture_addr[4]
.sym 27992 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 27994 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 27996 capture_addr[5]
.sym 27998 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 28000 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 28003 capture_addr[6]
.sym 28004 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 28006 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 28009 capture_addr[7]
.sym 28010 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 28015 img_proc.col[1]
.sym 28016 img_proc.col[2]
.sym 28017 img_proc.col[3]
.sym 28018 img_proc.col[4]
.sym 28019 img_proc.col[5]
.sym 28020 img_proc.col[6]
.sym 28021 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 28028 capture.vsync_3up
.sym 28035 capture.vsync_3up
.sym 28038 img_proc.col_inframe[0]
.sym 28039 display_img_addr[5]
.sym 28040 img_proc.col[0]
.sym 28044 display_img_addr[9]
.sym 28045 display_img_addr[4]
.sym 28046 display_img_addr[2]
.sym 28047 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 28049 display_img_addr[0]
.sym 28050 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 28055 capture_addr[12]
.sym 28056 capture_addr[9]
.sym 28058 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 28059 capture_addr[8]
.sym 28061 capture.href_rg2
.sym 28062 capture_addr[11]
.sym 28065 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 28067 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 28068 capture_addr[10]
.sym 28070 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 28073 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 28077 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 28079 capture.vsync_3up
.sym 28086 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 28087 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 28090 capture_addr[8]
.sym 28091 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 28093 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 28096 capture_addr[9]
.sym 28097 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 28099 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 28102 capture_addr[10]
.sym 28103 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 28105 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 28108 capture_addr[11]
.sym 28109 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 28112 capture_addr[12]
.sym 28115 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 28118 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 28119 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 28120 capture.vsync_3up
.sym 28121 capture.href_rg2
.sym 28124 capture.href_rg2
.sym 28125 capture.vsync_3up
.sym 28126 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 28127 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 28130 capture.vsync_3up
.sym 28131 capture.href_rg2
.sym 28132 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 28133 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 28134 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 28135 clk50mhz_$glb_clk
.sym 28136 rst$SB_IO_IN_$glb_sr
.sym 28137 img_proc.col_rg[5]
.sym 28138 img_proc.col_rg[6]
.sym 28139 img_proc.col_rg[4]
.sym 28140 img_proc.col_inframe[2]
.sym 28141 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28142 img_proc.col_inframe[1]
.sym 28143 img_proc.col_rg[3]
.sym 28144 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 28150 img_proc.col_inframe[5]
.sym 28151 capture_addr[10]
.sym 28163 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28178 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 28179 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 28180 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 28182 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 28183 capture.vsync_3up
.sym 28184 capture.href_rg2
.sym 28188 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 28190 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 28191 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 28192 capture.href_rg2
.sym 28194 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 28207 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 28211 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 28212 capture.vsync_3up
.sym 28213 capture.href_rg2
.sym 28214 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 28217 capture.vsync_3up
.sym 28218 capture.href_rg2
.sym 28219 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 28220 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 28223 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 28224 capture.vsync_3up
.sym 28225 capture.href_rg2
.sym 28226 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 28235 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 28236 capture.href_rg2
.sym 28237 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 28238 capture.vsync_3up
.sym 28257 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 28258 clk50mhz_$glb_clk
.sym 28259 rst$SB_IO_IN_$glb_sr
.sym 28267 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28268 capture_addr[8]
.sym 28273 img_proc.col_rg[3]
.sym 28275 img_proc.col_inframe[2]
.sym 28276 capture_addr[9]
.sym 28277 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 28278 capture_addr[6]
.sym 28279 capture_addr[5]
.sym 28283 img_proc.col_rg[4]
.sym 28310 img_proc.col[0]
.sym 28334 img_proc.col[0]
.sym 28343 img_proc.col[0]
.sym 28381 clk50mhz_$glb_clk
.sym 28382 rst$SB_IO_IN_$glb_sr
.sym 28395 img_proc.col_inframe[0]
.sym 28396 $PACKER_VCC_NET
.sym 28400 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28403 capture.href_rg2
.sym 28584 led[4]$SB_IO_OUT
.sym 28600 led[4]$SB_IO_OUT
.sym 28608 proc_fb.ram.2.4.0_RDATA
.sym 28612 proc_fb.ram.2.4.0_RDATA_1
.sym 28629 centroid[1]
.sym 28641 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 28648 controller.data_wr[6]
.sym 28650 controller.data_wr[7]
.sym 28651 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 28655 controller.i_sccb.send_rg[6]
.sym 28658 controller.i_sccb.send_rg[4]
.sym 28663 controller.i_sccb.clr_datarg
.sym 28668 controller.data_wr[5]
.sym 28676 controller.i_sccb.send_rg[5]
.sym 28687 controller.i_sccb.send_rg[6]
.sym 28688 controller.i_sccb.clr_datarg
.sym 28689 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 28690 controller.data_wr[7]
.sym 28705 controller.data_wr[5]
.sym 28706 controller.i_sccb.send_rg[4]
.sym 28707 controller.i_sccb.clr_datarg
.sym 28708 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 28723 controller.i_sccb.send_rg[5]
.sym 28724 controller.data_wr[6]
.sym 28725 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 28726 controller.i_sccb.clr_datarg
.sym 28727 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 28728 clk50mhz_$glb_clk
.sym 28729 rst$SB_IO_IN_$glb_sr
.sym 28752 display_img_addr[9]
.sym 28757 display_img_addr[8]
.sym 28786 proc_fb.ram.0.4.0_RCLKE
.sym 28787 controller.i_sccb.send_rg[7]
.sym 28788 proc_fb.ram.2.4.0_RDATA
.sym 28789 display_img_addr[5]
.sym 28790 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 28791 led[3]$SB_IO_OUT
.sym 28793 display_img_addr[2]
.sym 28794 display_img_addr[1]
.sym 28795 proc_fb.ram.0.0.0_RCLKE
.sym 28797 proc_fb.ram.2.4.0_RDATA_1
.sym 28799 proc_fb.ram.0.4.0_WCLKE
.sym 28800 display_img_addr[4]
.sym 28814 camera_config_steps[0]
.sym 28815 camera_config_steps[4]
.sym 28816 camera_config_steps[1]
.sym 28821 camera_config_steps[2]
.sym 28822 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 28824 camera_config_steps[5]
.sym 28838 camera_config_steps[3]
.sym 28843 $nextpnr_ICESTORM_LC_4$O
.sym 28845 camera_config_steps[0]
.sym 28849 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 28852 camera_config_steps[1]
.sym 28855 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 28857 camera_config_steps[2]
.sym 28859 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 28861 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 28863 camera_config_steps[3]
.sym 28865 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 28867 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 28870 camera_config_steps[4]
.sym 28871 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 28875 camera_config_steps[5]
.sym 28877 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 28890 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 28891 clk50mhz_$glb_clk
.sym 28892 rst$SB_IO_IN_$glb_sr
.sym 28895 proc_fb.ram.2.0.0_RDATA
.sym 28899 proc_fb.ram.2.0.0_RDATA_1
.sym 28907 controller.i_sccb.clr_datarg
.sym 28918 display_img_addr[6]
.sym 28919 display_img_addr[7]
.sym 28920 led[0]$SB_IO_OUT
.sym 28922 display_img_addr[9]
.sym 28924 proc_fb.ram.0.0.0_WCLKE
.sym 28926 led[1]$SB_IO_OUT
.sym 28937 camera_config_steps[3]
.sym 28940 led_SB_LUT4_O_I1
.sym 28941 controller.addr[3]
.sym 28942 controller.addr[2]
.sym 28943 controller.addr[0]
.sym 28944 camera_config_steps[2]
.sym 28947 controller.addr[1]
.sym 28948 centroid[3]
.sym 28953 controller.i_sccb.send_rg[7]
.sym 28956 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 28959 controller.i_sccb.send_rg[9]
.sym 28960 centroid[2]
.sym 28962 controller.i_sccb.clr_datarg
.sym 28963 controller.i_sccb.send_rg[10]
.sym 28964 controller.i_sccb.send_rg[8]
.sym 28967 led_SB_LUT4_O_I1
.sym 28968 camera_config_steps[2]
.sym 28970 centroid[2]
.sym 28973 controller.i_sccb.clr_datarg
.sym 28974 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 28975 controller.i_sccb.send_rg[8]
.sym 28976 controller.addr[1]
.sym 28991 controller.i_sccb.send_rg[10]
.sym 28992 controller.addr[3]
.sym 28993 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 28994 controller.i_sccb.clr_datarg
.sym 28997 controller.i_sccb.clr_datarg
.sym 28998 controller.i_sccb.send_rg[9]
.sym 28999 controller.addr[2]
.sym 29000 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 29003 controller.addr[0]
.sym 29004 controller.i_sccb.send_rg[7]
.sym 29005 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 29006 controller.i_sccb.clr_datarg
.sym 29009 centroid[3]
.sym 29011 camera_config_steps[3]
.sym 29012 led_SB_LUT4_O_I1
.sym 29013 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 29014 clk50mhz_$glb_clk
.sym 29015 rst$SB_IO_IN_$glb_sr
.sym 29027 centroid[2]
.sym 29028 led[2]$SB_IO_OUT
.sym 29029 proc_fb.ram.2.0.0_RDATA_1
.sym 29034 display_img_addr[0]
.sym 29036 display_img_addr[8]
.sym 29039 proc_fb.ram.2.0.0_RDATA
.sym 29048 proc_fb.ram.2.3.0_RDATA
.sym 29058 led_SB_LUT4_O_I1
.sym 29060 camera_config_steps[1]
.sym 29082 centroid[1]
.sym 29086 camera_config_steps[0]
.sym 29087 centroid[0]
.sym 29103 led_SB_LUT4_O_I1
.sym 29104 centroid[1]
.sym 29105 camera_config_steps[1]
.sym 29132 centroid[0]
.sym 29133 camera_config_steps[0]
.sym 29134 led_SB_LUT4_O_I1
.sym 29141 proc_fb.ram.2.3.0_RDATA
.sym 29145 proc_fb.ram.2.3.0_RDATA_1
.sym 29149 centroid[0]
.sym 29166 proc_fb.ram.0.4.0_RCLKE
.sym 29168 proc_fb.ram.2.3.0_RDATA_1
.sym 29270 cam_fb.ram.2.2.0_RDATA
.sym 29272 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29273 cam_fb.ram.2.2.0_RDATA
.sym 29274 controller.i_sccb.send_rg[15]
.sym 29286 proc_fb.ram.2.4.0_RDATA
.sym 29287 display_img_addr[5]
.sym 29288 proc_fb.ram.0.4.0_WCLKE
.sym 29289 display_img_addr[4]
.sym 29290 proc_fb.ram.2.4.0_RDATA_1
.sym 29291 proc_fb.ram.0.0.0_RCLKE
.sym 29292 display_img_addr[2]
.sym 29293 display_img_addr[5]
.sym 29294 display_img_addr[4]
.sym 29295 display_img_addr[1]
.sym 29297 display_img_addr[3]
.sym 29387 proc_fb.ram.2.2.0_RDATA
.sym 29391 proc_fb.ram.2.2.0_RDATA_1
.sym 29407 controller.i_sccb.clr_datarg
.sym 29410 display_img_addr[6]
.sym 29411 proc_fb.ram.0.0.0_WCLKE
.sym 29414 display_img_addr[9]
.sym 29417 display_img_addr[7]
.sym 29516 cam_fb.ram.2.0.0_RDATA
.sym 29519 cam_fb.ram.2.0.0_RDATA
.sym 29521 proc_fb.ram.2.2.0_RDATA_1
.sym 29522 display_img_addr[8]
.sym 29530 display_img_addr[0]
.sym 29532 proc_img_addr[6]
.sym 29536 proc_fb.ram.2.3.0_RDATA
.sym 29538 proc_img_addr[7]
.sym 29539 display_img_addr[5]
.sym 29542 proc_fb.ram.0.3.0_WCLKE
.sym 29633 proc_fb.ram.2.1.0_RDATA
.sym 29637 proc_fb.ram.2.1.0_RDATA_1
.sym 29642 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 29643 proc_img_pxl[8]
.sym 29655 proc_img_addr[9]
.sym 29656 proc_fb.ram.2.3.0_RDATA_1
.sym 29658 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 29662 proc_fb.ram.0.2.0_WCLKE
.sym 29665 proc_fb.ram.0.4.0_RCLKE
.sym 29666 proc_fb.ram.2.2.0_RDATA
.sym 29762 cam_fb.ram.2.3.0_RDATA
.sym 29765 cam_fb.ram.0.4.0_RCLKE
.sym 29780 proc_fb.ram.0.4.0_WCLKE
.sym 29781 display_img_addr[1]
.sym 29782 proc_fb.ram.2.4.0_RDATA_1
.sym 29783 proc_fb.ram.0.0.0_RCLKE
.sym 29784 display_img_addr[3]
.sym 29786 proc_fb.ram.2.4.0_RDATA
.sym 29787 display_img_addr[4]
.sym 29788 proc_fb.ram.0.1.0_WCLKE
.sym 29789 display_img_addr[2]
.sym 29801 proc_fb.ram.2.1.0_RDATA_1
.sym 29804 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 29805 proc_fb.ram.2.1.0_RDATA
.sym 29808 proc_fb.ram.2.3.0_RDATA
.sym 29809 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 29816 proc_fb.ram.2.3.0_RDATA_1
.sym 29858 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 29859 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 29860 proc_fb.ram.2.3.0_RDATA_1
.sym 29861 proc_fb.ram.2.1.0_RDATA_1
.sym 29870 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 29871 proc_fb.ram.2.3.0_RDATA
.sym 29872 proc_fb.ram.2.1.0_RDATA
.sym 29873 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 29879 cam_fb.ram.2.4.0_RDATA
.sym 29883 cam_fb.ram.2.4.0_RDATA_1
.sym 29888 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 29902 proc_fb.ram.0.0.0_WCLKE
.sym 29909 proc_img_addr[8]
.sym 29919 proc_fb.ram.2.2.0_RDATA_1
.sym 29920 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 29921 proc_fb.ram.2.0.0_RDATA
.sym 29925 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 29926 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 29927 proc_fb.ram.2.0.0_RDATA_1
.sym 29928 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 29929 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 29931 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 29932 proc_fb.ram.0.1.0_RCLKE
.sym 29936 proc_fb.ram.2.2.0_RDATA
.sym 29942 proc_fb.ram.2.4.0_RDATA_1
.sym 29945 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 29946 proc_fb.ram.2.4.0_RDATA
.sym 29951 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 29952 proc_fb.ram.2.4.0_RDATA
.sym 29953 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 29954 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 29963 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 29964 proc_fb.ram.2.2.0_RDATA_1
.sym 29965 proc_fb.ram.2.0.0_RDATA_1
.sym 29966 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 29969 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 29970 proc_fb.ram.2.2.0_RDATA
.sym 29971 proc_fb.ram.2.0.0_RDATA
.sym 29972 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 29975 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 29976 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 29977 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 29978 proc_fb.ram.2.4.0_RDATA_1
.sym 29988 proc_fb.ram.0.1.0_RCLKE
.sym 29998 clk50mhz_$glb_clk
.sym 30002 cam_fb.ram.2.4.0_RDATA_2
.sym 30006 cam_fb.ram.2.4.0_RDATA_3
.sym 30008 cam_fb.ram.1.1.0_RDATA
.sym 30010 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30020 proc_fb.ram.0.1.0_RCLKE
.sym 30023 capture_data[10]
.sym 30025 display_img_addr[4]
.sym 30026 cam_fb.ram.0.4.0_WCLKE
.sym 30027 display_img_addr[5]
.sym 30028 display_img_addr[1]
.sym 30029 proc_img_addr[6]
.sym 30032 proc_img_addr[6]
.sym 30033 proc_fb.ram.0.3.0_WCLKE
.sym 30034 proc_fb.ram.0.4.0_WCLKE
.sym 30035 proc_img_addr[7]
.sym 30042 proc_we
.sym 30047 proc_img_addr[12]
.sym 30048 proc_img_addr[10]
.sym 30052 proc_img_addr[11]
.sym 30054 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 30055 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 30064 proc_fb.ram.0.0.0_RCLKE
.sym 30065 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30068 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30070 proc_fb.ram.0.2.0_RCLKE
.sym 30077 proc_fb.ram.0.0.0_RCLKE
.sym 30080 proc_img_addr[10]
.sym 30081 proc_img_addr[11]
.sym 30082 proc_we
.sym 30083 proc_img_addr[12]
.sym 30086 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30087 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30088 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 30089 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 30095 proc_fb.ram.0.2.0_RCLKE
.sym 30098 proc_img_addr[12]
.sym 30099 proc_we
.sym 30100 proc_img_addr[11]
.sym 30101 proc_img_addr[10]
.sym 30110 proc_img_addr[12]
.sym 30111 proc_we
.sym 30112 proc_img_addr[11]
.sym 30113 proc_img_addr[10]
.sym 30116 proc_we
.sym 30117 proc_img_addr[11]
.sym 30118 proc_img_addr[10]
.sym 30119 proc_img_addr[12]
.sym 30121 clk50mhz_$glb_clk
.sym 30125 proc_fb.ram.0.2.0_RDATA
.sym 30129 proc_fb.ram.0.2.0_RDATA_1
.sym 30131 proc_fb.ram.0.1.0_WCLKE
.sym 30133 centroid[1]
.sym 30134 proc_fb.ram.0.1.0_WCLKE
.sym 30135 capture_addr[1]
.sym 30137 capture_addr[2]
.sym 30143 capture_data[8]
.sym 30147 capture_addr[7]
.sym 30150 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 30152 proc_img_addr[9]
.sym 30155 cam_fb.ram.0.4.0_RCLKE
.sym 30156 img_proc.colorpxls_left[2]
.sym 30157 proc_fb.ram.0.4.0_RCLKE
.sym 30158 proc_fb.ram.0.2.0_WCLKE
.sym 30164 orig_img_addr[12]
.sym 30167 proc_img_addr[11]
.sym 30170 orig_img_addr[11]
.sym 30173 proc_we
.sym 30176 orig_img_addr[10]
.sym 30186 proc_img_addr[12]
.sym 30187 proc_img_addr[10]
.sym 30194 $PACKER_VCC_NET
.sym 30197 orig_img_addr[11]
.sym 30199 orig_img_addr[12]
.sym 30200 orig_img_addr[10]
.sym 30205 $PACKER_VCC_NET
.sym 30209 proc_img_addr[12]
.sym 30210 proc_img_addr[10]
.sym 30211 proc_we
.sym 30212 proc_img_addr[11]
.sym 30216 orig_img_addr[11]
.sym 30221 orig_img_addr[11]
.sym 30222 orig_img_addr[10]
.sym 30223 orig_img_addr[12]
.sym 30235 orig_img_addr[12]
.sym 30241 orig_img_addr[10]
.sym 30244 clk50mhz_$glb_clk
.sym 30245 rst$SB_IO_IN_$glb_sr
.sym 30254 cam_fb.ram.0.1.0_RCLKE
.sym 30258 orig_img_addr[12]
.sym 30265 display_img_addr[2]
.sym 30270 proc_fb.ram.0.0.0_RCLKE
.sym 30271 proc_fb.ram.0.3.0_WCLKE
.sym 30272 img_proc.colorpxls_left[9]
.sym 30273 proc_fb.ram.0.0.0_WCLKE
.sym 30274 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 30276 proc_fb.ram.0.0.0_RCLKE
.sym 30281 proc_fb.ram.0.1.0_WCLKE
.sym 30289 proc_fb.ram.0.2.0_RDATA
.sym 30293 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30295 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30296 $PACKER_VCC_NET
.sym 30301 proc_fb.ram.0.2.0_RDATA_1
.sym 30303 img_proc.colorpxls_rght[7]
.sym 30305 img_proc.colorpxls_rght[6]
.sym 30308 cam_fb.ram.0.2.0_RCLKE
.sym 30309 proc_fb.ram.0.0.0_RDATA_1
.sym 30311 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30312 cam_fb.ram.0.0.0_RCLKE
.sym 30313 proc_fb.ram.0.0.0_RDATA
.sym 30317 img_proc.colorpxls_left[0]
.sym 30318 img_proc.colorpxls_rght[0]
.sym 30320 img_proc.colorpxls_rght[0]
.sym 30326 proc_fb.ram.0.2.0_RDATA_1
.sym 30327 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30328 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30329 proc_fb.ram.0.0.0_RDATA_1
.sym 30334 img_proc.colorpxls_rght[7]
.sym 30338 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30340 img_proc.colorpxls_left[0]
.sym 30341 $PACKER_VCC_NET
.sym 30344 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30345 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30346 proc_fb.ram.0.2.0_RDATA
.sym 30347 proc_fb.ram.0.0.0_RDATA
.sym 30353 img_proc.colorpxls_rght[6]
.sym 30356 cam_fb.ram.0.0.0_RCLKE
.sym 30362 cam_fb.ram.0.2.0_RCLKE
.sym 30367 clk50mhz_$glb_clk
.sym 30371 proc_fb.ram.0.0.0_RDATA
.sym 30375 proc_fb.ram.0.0.0_RDATA_1
.sym 30378 orig_img_addr[0]
.sym 30385 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 30389 proc_fb.ram.0.2.0_WCLKE
.sym 30397 proc_img_addr[8]
.sym 30399 display_img_addr[7]
.sym 30401 img_proc.colorpxls_rght[10]
.sym 30402 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30404 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 30411 img_proc.colorpxls_left[4]
.sym 30412 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30413 img_proc.colorpxls_left[5]
.sym 30415 img_proc.colorpxls_left[7]
.sym 30416 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30417 img_proc.colorpxls_left[3]
.sym 30418 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30419 img_proc.colorpxls_left[1]
.sym 30420 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30421 img_proc.colorpxls_left[0]
.sym 30422 img_proc.colorpxls_left[6]
.sym 30423 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30424 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30425 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30426 img_proc.colorpxls_left[2]
.sym 30428 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30442 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 30444 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30445 img_proc.colorpxls_left[0]
.sym 30448 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 30450 img_proc.colorpxls_left[1]
.sym 30451 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30452 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 30454 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 30456 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30457 img_proc.colorpxls_left[2]
.sym 30458 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 30460 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 30462 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30463 img_proc.colorpxls_left[3]
.sym 30464 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 30466 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 30468 img_proc.colorpxls_left[4]
.sym 30469 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30470 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 30472 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 30474 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30475 img_proc.colorpxls_left[5]
.sym 30476 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 30478 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 30480 img_proc.colorpxls_left[6]
.sym 30481 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30482 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 30484 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 30486 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30487 img_proc.colorpxls_left[7]
.sym 30488 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 30503 centroid[2]
.sym 30504 cam_fb.ram.0.1.0_RCLKE
.sym 30505 img_proc.colorpxls_left[4]
.sym 30506 display_img_addr[9]
.sym 30507 $PACKER_VCC_NET
.sym 30508 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30509 img_proc.colorpxls_left[5]
.sym 30510 display_img_addr[2]
.sym 30512 display_img_addr[0]
.sym 30514 display_img_addr[4]
.sym 30515 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30516 proc_img_addr[7]
.sym 30517 cam_fb.ram.0.4.0_WCLKE
.sym 30518 proc_img_addr[4]
.sym 30519 proc_fb.ram.0.4.0_WCLKE
.sym 30520 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 30521 proc_img_addr[6]
.sym 30522 display_img_addr[4]
.sym 30523 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30524 display_img_addr[5]
.sym 30526 display_img_addr[1]
.sym 30528 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 30534 img_proc.colorpxls_left[0]
.sym 30535 img_proc.colorpxls_rght[5]
.sym 30536 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30539 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30541 img_proc.colorpxls_left[8]
.sym 30544 img_proc.colorpxls_left[9]
.sym 30545 img_proc.colorpxls_left[10]
.sym 30546 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30547 img_proc.colorpxls_rght[3]
.sym 30561 img_proc.colorpxls_rght[10]
.sym 30565 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 30567 img_proc.colorpxls_left[8]
.sym 30568 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30569 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 30571 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 30573 img_proc.colorpxls_left[9]
.sym 30574 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30575 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 30577 $nextpnr_ICESTORM_LC_9$I3
.sym 30579 img_proc.colorpxls_left[10]
.sym 30580 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30581 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 30587 $nextpnr_ICESTORM_LC_9$I3
.sym 30591 img_proc.colorpxls_left[0]
.sym 30598 img_proc.colorpxls_rght[10]
.sym 30604 img_proc.colorpxls_rght[5]
.sym 30610 img_proc.colorpxls_rght[3]
.sym 30617 proc_fb.ram.1.2.0_RDATA
.sym 30621 proc_fb.ram.1.2.0_RDATA_1
.sym 30625 centroid[0]
.sym 30626 display_img_addr[4]
.sym 30628 img_proc.colorpxls_left[1]
.sym 30633 img_proc.colorpxls_left[10]
.sym 30634 img_proc.colorpxls_rght[1]
.sym 30635 img_proc.colorpxls_left[0]
.sym 30636 img_proc.colorpxls_rght[0]
.sym 30637 img_proc.colorpxls_left[7]
.sym 30639 capture_addr[7]
.sym 30640 img_proc.colorpxls_left[10]
.sym 30641 proc_fb.ram.0.1.0_RCLKE
.sym 30642 img_proc.colorpxls[9]
.sym 30643 img_proc.colorpxls_left[2]
.sym 30644 proc_fb.dina_SB_LUT4_O_6_I2
.sym 30645 img_proc.colorpxls_left[3]
.sym 30646 proc_fb.ram.0.2.0_WCLKE
.sym 30647 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 30649 proc_fb.ram.0.4.0_RCLKE
.sym 30650 proc_img_pxl[5]
.sym 30656 img_proc.colorpxls_rght[8]
.sym 30658 img_proc.colorpxls_rght[9]
.sym 30661 $PACKER_VCC_NET
.sym 30664 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 30666 img_proc.colorpxls_rght[9]
.sym 30667 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 30668 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30669 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 30671 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30672 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 30673 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 30675 img_proc.colorpxls_left[0]
.sym 30677 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 30678 img_proc.colorpxls_left[9]
.sym 30681 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30682 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30683 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30685 img_proc.colorpxls_rght[0]
.sym 30689 img_proc.colorpxls_rght[0]
.sym 30690 img_proc.colorpxls_left[0]
.sym 30691 img_proc.colorpxls_left[9]
.sym 30692 img_proc.colorpxls_rght[9]
.sym 30695 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 30696 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30698 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30701 img_proc.colorpxls_rght[0]
.sym 30702 $PACKER_VCC_NET
.sym 30704 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30708 img_proc.colorpxls_rght[9]
.sym 30713 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30715 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 30716 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30719 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 30720 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 30721 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 30722 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 30727 img_proc.colorpxls_rght[8]
.sym 30746 cam_fb.ram.0.4.0_RDATA
.sym 30748 proc_img_pxl[5]
.sym 30750 display_img_addr[2]
.sym 30752 img_proc.colorpxls_rght[9]
.sym 30754 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30755 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 30756 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 30757 img_proc.colorpxls_left[8]
.sym 30760 img_proc.colorpxls_rght[8]
.sym 30761 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 30762 proc_fb.ram.1.2.0_RDATA
.sym 30763 proc_fb.ram.0.3.0_WCLKE
.sym 30764 img_proc.colorpxls_left[9]
.sym 30765 proc_fb.ram.0.0.0_WCLKE
.sym 30766 img_proc.colorpxls_left[10]
.sym 30768 proc_fb.ram.0.0.0_RCLKE
.sym 30770 proc_fb.ram.1.2.0_RDATA_1
.sym 30771 img_proc.colorpxls_rght[0]
.sym 30772 proc_img_pxl[7]
.sym 30773 proc_fb.ram.0.1.0_WCLKE
.sym 30780 proc_fb.dina_SB_LUT4_O_4_I2
.sym 30783 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30787 img_proc.colorpxls[8]
.sym 30788 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 30792 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 30793 img_proc.colorpxls[4]
.sym 30794 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30799 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30801 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30802 img_proc.colorpxls[9]
.sym 30803 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30804 proc_fb.dina_SB_LUT4_O_6_I2
.sym 30805 img_proc.colorpxls[5]
.sym 30812 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30813 img_proc.colorpxls[4]
.sym 30814 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30815 img_proc.colorpxls[5]
.sym 30818 proc_fb.dina_SB_LUT4_O_4_I2
.sym 30821 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 30824 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30825 img_proc.colorpxls[8]
.sym 30826 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30827 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30831 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 30833 proc_fb.dina_SB_LUT4_O_6_I2
.sym 30855 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 30856 img_proc.colorpxls[9]
.sym 30863 proc_fb.ram.1.1.0_RDATA
.sym 30867 proc_fb.ram.1.1.0_RDATA_1
.sym 30874 img_proc.colorpxls_left[2]
.sym 30876 img_proc.colorpxls[7]
.sym 30877 img_proc.colorpxls[3]
.sym 30880 img_proc.colorpxls_left[1]
.sym 30882 img_proc.colorpxls_left[5]
.sym 30885 img_proc.colorpxls_left[4]
.sym 30886 proc_fb.ram.1.0.0_RDATA
.sym 30887 img_proc.colorpxls_left[5]
.sym 30888 proc_img_pxl[5]
.sym 30889 proc_img_addr[8]
.sym 30890 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30891 proc_fb.ram.1.3.0_RDATA
.sym 30892 proc_fb.ram.1.0.0_RDATA_1
.sym 30893 img_proc.col_inframe[5]
.sym 30894 display_img_addr[9]
.sym 30895 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30896 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 30903 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30905 img_proc.colorpxls_left[0]
.sym 30906 img_proc.colorpxls_left[4]
.sym 30907 img_proc.colorpxls_left[5]
.sym 30913 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30914 img_proc.colorpxls_left[1]
.sym 30916 img_proc.colorpxls_left[6]
.sym 30920 img_proc.colorpxls_left[2]
.sym 30921 img_proc.colorpxls_left[3]
.sym 30929 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 30933 img_proc.colorpxls_left[7]
.sym 30934 $nextpnr_ICESTORM_LC_17$O
.sym 30936 img_proc.colorpxls_left[0]
.sym 30940 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 30943 img_proc.colorpxls_left[1]
.sym 30946 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 30947 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30949 img_proc.colorpxls_left[2]
.sym 30950 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 30952 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 30953 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30955 img_proc.colorpxls_left[3]
.sym 30956 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 30958 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 30959 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30961 img_proc.colorpxls_left[4]
.sym 30962 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 30964 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 30965 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30967 img_proc.colorpxls_left[5]
.sym 30968 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 30970 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 30971 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30972 img_proc.colorpxls_left[6]
.sym 30974 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 30976 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 30977 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30978 img_proc.colorpxls_left[7]
.sym 30980 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 30981 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 30982 clk50mhz_$glb_clk
.sym 30983 rst$SB_IO_IN_$glb_sr
.sym 30994 img_proc.col_rg[6]
.sym 30997 display_img_addr[4]
.sym 30998 img_proc.colorpxls[1]
.sym 31000 img_proc.colorpxls[11]
.sym 31001 img_proc.colorpxls_bin012[0]
.sym 31002 display_img_addr[5]
.sym 31003 img_proc.colorpxls[8]
.sym 31004 display_img_addr[0]
.sym 31005 display_img_addr[2]
.sym 31006 img_proc.colorpxls_left[4]
.sym 31007 img_proc.colorpxls[10]
.sym 31008 proc_fb.ram.1.1.0_RDATA
.sym 31009 cam_fb.ram.0.4.0_WCLKE
.sym 31011 display_img_addr[5]
.sym 31012 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 31013 display_img_addr[1]
.sym 31014 display_img_addr[4]
.sym 31015 proc_img_addr[4]
.sym 31016 img_proc.colorpxls_left[8]
.sym 31017 proc_fb.ram.1.4.0_RDATA
.sym 31018 img_proc.colorpxls_left[9]
.sym 31019 proc_fb.ram.0.4.0_WCLKE
.sym 31020 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 31025 img_proc.colorpxls_left[8]
.sym 31026 img_proc.colorpxls_left[9]
.sym 31027 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 31029 img_proc.colorpxls_left[1]
.sym 31034 proc_fb.ram.1.2.0_RDATA
.sym 31036 img_proc.colorpxls_left[0]
.sym 31038 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 31042 proc_fb.ram.1.2.0_RDATA_1
.sym 31046 proc_fb.ram.1.0.0_RDATA
.sym 31047 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31049 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31050 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31051 img_proc.colorpxls_left[10]
.sym 31052 proc_fb.ram.1.0.0_RDATA_1
.sym 31053 img_proc.col_inframe[5]
.sym 31055 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31057 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 31058 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31060 img_proc.colorpxls_left[8]
.sym 31061 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 31063 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 31064 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31066 img_proc.colorpxls_left[9]
.sym 31067 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 31071 img_proc.colorpxls_left[10]
.sym 31072 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31073 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 31076 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31079 img_proc.colorpxls_left[0]
.sym 31082 img_proc.colorpxls_left[0]
.sym 31083 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31084 img_proc.colorpxls_left[1]
.sym 31088 img_proc.col_inframe[5]
.sym 31090 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31091 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 31094 proc_fb.ram.1.2.0_RDATA
.sym 31095 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31096 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31097 proc_fb.ram.1.0.0_RDATA
.sym 31100 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31101 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 31102 proc_fb.ram.1.2.0_RDATA_1
.sym 31103 proc_fb.ram.1.0.0_RDATA_1
.sym 31104 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 31105 clk50mhz_$glb_clk
.sym 31106 rst$SB_IO_IN_$glb_sr
.sym 31109 proc_fb.ram.0.4.0_RDATA
.sym 31113 proc_fb.ram.0.4.0_RDATA_1
.sym 31121 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 31123 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 31124 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 31125 img_proc.colorpxls_left[10]
.sym 31126 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 31127 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 31131 capture_addr[7]
.sym 31132 img_proc.colorpxls_left[10]
.sym 31133 display_img_addr[7]
.sym 31134 display_img_addr[6]
.sym 31135 capture.href_rg3
.sym 31136 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 31137 proc_fb.ram.0.3.0_RDATA
.sym 31138 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 31139 display_img_addr[7]
.sym 31140 display_img_addr[6]
.sym 31141 proc_fb.ram.0.4.0_RCLKE
.sym 31142 proc_img_pxl[5]
.sym 31148 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 31150 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31151 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 31155 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 31156 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 31159 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 31161 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 31162 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 31163 proc_fb.ram.1.3.0_RDATA
.sym 31168 proc_fb.ram.1.1.0_RDATA
.sym 31169 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 31172 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 31175 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 31176 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 31177 proc_fb.ram.1.4.0_RDATA
.sym 31181 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 31184 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 31187 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 31188 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 31190 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 31193 proc_fb.ram.1.4.0_RDATA
.sym 31194 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 31195 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 31196 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 31199 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 31200 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 31201 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 31205 proc_fb.ram.1.1.0_RDATA
.sym 31206 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 31207 proc_fb.ram.1.3.0_RDATA
.sym 31208 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 31217 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 31218 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 31220 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 31223 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 31225 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 31227 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31228 clk50mhz_$glb_clk
.sym 31229 rst$SB_IO_IN_$glb_sr
.sym 31238 cam_fb.ram.0.4.0_RCLKE
.sym 31242 display_img_addr[8]
.sym 31243 display_img_addr[9]
.sym 31245 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 31249 display_img_addr[2]
.sym 31252 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 31253 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 31254 proc_fb.ram.0.3.0_RDATA_1
.sym 31255 proc_fb.ram.0.3.0_WCLKE
.sym 31256 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31257 proc_fb.ram.0.0.0_WCLKE
.sym 31259 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 31260 proc_img_pxl[7]
.sym 31262 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 31263 img_proc.colorpxls[10]
.sym 31264 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 31265 proc_fb.ram.0.0.0_RCLKE
.sym 31273 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 31274 capture_addr[12]
.sym 31276 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 31277 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 31279 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 31280 proc_fb.ram.0.3.0_RDATA_1
.sym 31281 proc_fb.ram.0.4.0_RDATA
.sym 31282 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 31283 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 31284 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 31285 proc_fb.ram.0.4.0_RDATA_1
.sym 31286 capture.pclk_rise
.sym 31287 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 31288 proc_fb.ram.1.1.0_RDATA_1
.sym 31289 proc_fb.ram.0.1.0_RDATA
.sym 31290 proc_fb.ram.1.4.0_RDATA_1
.sym 31291 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 31294 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 31295 capture.href_rg3
.sym 31296 capture.cnt_byte
.sym 31297 proc_fb.ram.0.3.0_RDATA
.sym 31298 proc_fb.ram.1.3.0_RDATA_1
.sym 31301 proc_fb.ram.0.1.0_RDATA_1
.sym 31302 capture_addr[10]
.sym 31304 proc_fb.ram.0.1.0_RDATA
.sym 31305 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 31306 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 31307 proc_fb.ram.0.3.0_RDATA
.sym 31311 capture_addr[10]
.sym 31312 capture_addr[12]
.sym 31313 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 31316 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 31317 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 31318 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 31319 proc_fb.ram.0.4.0_RDATA_1
.sym 31322 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 31323 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 31324 proc_fb.ram.1.4.0_RDATA_1
.sym 31325 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 31328 proc_fb.ram.0.3.0_RDATA_1
.sym 31329 proc_fb.ram.0.1.0_RDATA_1
.sym 31330 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 31331 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 31334 capture.href_rg3
.sym 31335 capture.cnt_byte
.sym 31337 capture.pclk_rise
.sym 31340 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 31341 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 31342 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 31343 proc_fb.ram.0.4.0_RDATA
.sym 31346 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 31347 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 31348 proc_fb.ram.1.1.0_RDATA_1
.sym 31349 proc_fb.ram.1.3.0_RDATA_1
.sym 31355 proc_fb.ram.0.1.0_RDATA
.sym 31359 proc_fb.ram.0.1.0_RDATA_1
.sym 31367 capture.blue_SB_DFFER_Q_E
.sym 31373 img_proc.centroid_tmp_SB_LUT4_O_1_I2
.sym 31377 img_proc.colorpxls[2]
.sym 31379 proc_fb.ram.1.0.0_RDATA_1
.sym 31381 proc_img_pxl[5]
.sym 31382 proc_fb.ram.1.3.0_RDATA
.sym 31383 display_img_addr[0]
.sym 31384 capture.blue_SB_DFFER_Q_E
.sym 31385 img_proc.col_inframe[5]
.sym 31386 proc_img_addr[8]
.sym 31388 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 31397 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 31399 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 31402 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 31403 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 31405 img_proc.colorpxls_bin567[1]
.sym 31406 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 31407 img_proc.colorpxls_bin567[6]
.sym 31408 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 31414 img_proc.colorpxls_bin567[0]
.sym 31417 img_proc.colorpxls_bin567[7]
.sym 31419 img_proc.colorpxls_bin567[4]
.sym 31421 img_proc.colorpxls_bin567[5]
.sym 31422 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 31423 img_proc.colorpxls_bin567[2]
.sym 31424 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 31425 img_proc.colorpxls_bin567[3]
.sym 31426 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 31428 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 31429 img_proc.colorpxls_bin567[0]
.sym 31432 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 31434 img_proc.colorpxls_bin567[1]
.sym 31435 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 31438 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 31440 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 31441 img_proc.colorpxls_bin567[2]
.sym 31444 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 31446 img_proc.colorpxls_bin567[3]
.sym 31447 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 31450 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 31452 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 31453 img_proc.colorpxls_bin567[4]
.sym 31456 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 31458 img_proc.colorpxls_bin567[5]
.sym 31459 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 31462 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 31464 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 31465 img_proc.colorpxls_bin567[6]
.sym 31468 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 31470 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 31471 img_proc.colorpxls_bin567[7]
.sym 31485 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 31488 display_img_addr[9]
.sym 31489 display_img_addr[5]
.sym 31490 display_img_addr[4]
.sym 31491 img_proc.colorpxls_bin567[1]
.sym 31492 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31493 display_img_addr[0]
.sym 31494 display_img_addr[2]
.sym 31495 img_proc.colorpxls_bin567[6]
.sym 31497 proc_fb.ram.0.1.0_RCLKE
.sym 31498 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 31499 capture.pclk_rise
.sym 31501 proc_fb.ram.1.4.0_RDATA
.sym 31503 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 31504 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 31505 display_img_addr[1]
.sym 31506 display_img_addr[4]
.sym 31507 proc_fb.ram.0.4.0_WCLKE
.sym 31508 proc_img_addr[4]
.sym 31511 display_img_addr[5]
.sym 31512 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 31519 img_proc.row_num[2]
.sym 31520 img_proc.row_num[3]
.sym 31522 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 31528 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31533 img_proc.colorpxls[10]
.sym 31534 img_proc.colorpxls_bin567[1]
.sym 31536 img_proc.colorpxls_bin567[9]
.sym 31537 img_proc.colorpxls[2]
.sym 31538 img_proc.colorpxls_bin567[10]
.sym 31542 img_proc.colorpxls_bin567[8]
.sym 31548 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 31549 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 31551 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 31552 img_proc.colorpxls_bin567[8]
.sym 31555 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 31557 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31558 img_proc.colorpxls_bin567[9]
.sym 31561 $nextpnr_ICESTORM_LC_27$I3
.sym 31563 img_proc.colorpxls_bin567[10]
.sym 31564 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 31571 $nextpnr_ICESTORM_LC_27$I3
.sym 31574 img_proc.colorpxls[2]
.sym 31575 img_proc.colorpxls_bin567[1]
.sym 31576 img_proc.colorpxls[10]
.sym 31577 img_proc.colorpxls_bin567[9]
.sym 31580 img_proc.row_num[3]
.sym 31595 img_proc.row_num[2]
.sym 31601 proc_fb.ram.1.3.0_RDATA
.sym 31605 proc_fb.ram.1.3.0_RDATA_1
.sym 31607 proc_fb.ram.0.1.0_WCLKE
.sym 31616 capture_addr[1]
.sym 31617 capture_addr[3]
.sym 31625 display_img_addr[7]
.sym 31626 display_img_addr[8]
.sym 31627 capture.href_rg3
.sym 31628 proc_fb.ram.0.3.0_RDATA
.sym 31630 display_img_addr[7]
.sym 31632 display_img_addr[6]
.sym 31633 display_img_addr[6]
.sym 31634 proc_img_pxl[5]
.sym 31645 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 31647 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 31655 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 31657 img_proc.row_num[1]
.sym 31658 $PACKER_VCC_NET
.sym 31659 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 31662 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31666 $PACKER_VCC_NET
.sym 31670 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 31672 $nextpnr_ICESTORM_LC_38$O
.sym 31674 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 31678 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 31680 $PACKER_VCC_NET
.sym 31681 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 31684 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 31686 $PACKER_VCC_NET
.sym 31687 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 31690 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 31693 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 31696 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 31699 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31702 $nextpnr_ICESTORM_LC_39$I3
.sym 31705 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 31712 $nextpnr_ICESTORM_LC_39$I3
.sym 31717 img_proc.row_num[1]
.sym 31735 proc_fb.ram.1.3.0_RDATA_1
.sym 31745 display_img_addr[9]
.sym 31746 proc_fb.ram.0.3.0_RDATA_1
.sym 31748 proc_fb.ram.0.3.0_WCLKE
.sym 31749 proc_fb.ram.0.0.0_WCLKE
.sym 31750 $PACKER_GND_NET
.sym 31752 proc_img_pxl[7]
.sym 31753 proc_fb.ram.0.0.0_RCLKE
.sym 31755 img_proc.col_rg[3]
.sym 31757 proc_img_pxl[7]
.sym 31765 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 31766 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 31768 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31769 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 31770 img_proc.row_num[3]
.sym 31771 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 31772 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 31773 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 31776 img_proc.row_num[2]
.sym 31777 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31778 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 31780 $PACKER_VCC_NET
.sym 31783 $PACKER_VCC_NET
.sym 31784 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 31788 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31795 $nextpnr_ICESTORM_LC_40$O
.sym 31797 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 31801 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 31803 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 31804 $PACKER_VCC_NET
.sym 31807 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 31810 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 31813 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 31815 $PACKER_VCC_NET
.sym 31816 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31819 $nextpnr_ICESTORM_LC_41$I3
.sym 31821 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 31822 $PACKER_VCC_NET
.sym 31829 $nextpnr_ICESTORM_LC_41$I3
.sym 31832 img_proc.row_num[2]
.sym 31833 img_proc.row_num[3]
.sym 31834 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 31835 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 31838 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 31839 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 31840 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31841 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31847 proc_fb.ram.0.3.0_RDATA
.sym 31851 proc_fb.ram.0.3.0_RDATA_1
.sym 31854 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 31857 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 31861 capture_addr[8]
.sym 31867 capture_addr[9]
.sym 31869 display_img_addr[3]
.sym 31873 proc_img_pxl[5]
.sym 31875 proc_fb.ram.1.0.0_RDATA_1
.sym 31877 img_proc.col_inframe[5]
.sym 31878 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 31879 img_proc.col_rg[3]
.sym 31880 display_img_addr[0]
.sym 31888 img_proc.row_num[3]
.sym 31894 img_proc.row_num[2]
.sym 31898 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 31908 capture.href_rg2
.sym 31915 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31933 capture.href_rg2
.sym 31955 img_proc.row_num[3]
.sym 31956 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 31957 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31958 img_proc.row_num[2]
.sym 31966 clk50mhz_$glb_clk
.sym 31967 rst$SB_IO_IN_$glb_sr
.sym 31981 display_img_addr[2]
.sym 31982 display_img_addr[9]
.sym 31986 display_img_addr[4]
.sym 31987 display_img_addr[0]
.sym 31991 display_img_addr[5]
.sym 31992 display_img_addr[5]
.sym 31993 display_img_addr[1]
.sym 31994 img_proc.col_rg[6]
.sym 31995 proc_fb.ram.0.4.0_WCLKE
.sym 31998 display_img_addr[1]
.sym 31999 img_proc.col[1]
.sym 32000 proc_fb.ram.1.4.0_RDATA
.sym 32011 capture.vsync_3up
.sym 32012 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32018 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 32020 img_proc.col_rg[6]
.sym 32022 $PACKER_GND_NET
.sym 32023 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 32024 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 32025 display_img_addr[4]
.sym 32027 img_proc.col_inframe[1]
.sym 32028 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 32029 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32030 img_proc.col_rg[3]
.sym 32031 img_proc.col_inframe[2]
.sym 32035 img_proc.col_inframe[1]
.sym 32036 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32037 img_proc.col_inframe[0]
.sym 32038 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 32039 img_proc.col_rg[6]
.sym 32044 display_img_addr[4]
.sym 32049 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32050 img_proc.col_inframe[1]
.sym 32051 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 32060 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 32061 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 32062 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 32063 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 32066 img_proc.col_inframe[2]
.sym 32067 img_proc.col_rg[3]
.sym 32068 img_proc.col_inframe[1]
.sym 32069 img_proc.col_rg[6]
.sym 32072 img_proc.col_inframe[0]
.sym 32073 img_proc.col_rg[6]
.sym 32074 img_proc.col_rg[3]
.sym 32075 img_proc.col_inframe[2]
.sym 32078 $PACKER_GND_NET
.sym 32084 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32085 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32086 img_proc.col_inframe[0]
.sym 32088 capture.vsync_3up
.sym 32089 clk50mhz_$glb_clk
.sym 32090 rst$SB_IO_IN_$glb_sr
.sym 32093 proc_fb.ram.1.4.0_RDATA
.sym 32097 proc_fb.ram.1.4.0_RDATA_1
.sym 32104 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 32108 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32111 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 32115 $PACKER_VCC_NET
.sym 32116 img_proc.col_rg[3]
.sym 32119 display_img_addr[8]
.sym 32120 img_proc.col_rg[5]
.sym 32121 display_img_addr[6]
.sym 32123 display_img_addr[7]
.sym 32124 img_proc.col_rg[4]
.sym 32134 img_proc.col[2]
.sym 32135 img_proc.col[3]
.sym 32136 img_proc.col[4]
.sym 32144 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32147 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 32154 img_proc.col[6]
.sym 32155 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 32157 img_proc.col[1]
.sym 32159 img_proc.col[0]
.sym 32161 img_proc.col[5]
.sym 32164 $nextpnr_ICESTORM_LC_11$O
.sym 32167 img_proc.col[0]
.sym 32170 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 32171 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 32172 img_proc.col[1]
.sym 32174 img_proc.col[0]
.sym 32176 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 32177 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 32179 img_proc.col[2]
.sym 32180 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 32182 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 32183 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 32185 img_proc.col[3]
.sym 32186 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 32188 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 32189 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 32191 img_proc.col[4]
.sym 32192 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 32194 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 32195 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 32196 img_proc.col[5]
.sym 32198 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 32201 img_proc.col[6]
.sym 32203 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 32204 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 32207 img_proc.col[3]
.sym 32208 img_proc.col[6]
.sym 32209 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32210 img_proc.col[2]
.sym 32212 clk50mhz_$glb_clk
.sym 32213 rst$SB_IO_IN_$glb_sr
.sym 32226 display_img_addr[9]
.sym 32238 proc_img_pxl[7]
.sym 32242 img_proc.col_rg[3]
.sym 32245 proc_fb.ram.0.0.0_RCLKE
.sym 32249 proc_fb.ram.0.0.0_WCLKE
.sym 32256 img_proc.col[1]
.sym 32257 img_proc.col[2]
.sym 32258 img_proc.col[3]
.sym 32259 img_proc.col[4]
.sym 32260 img_proc.col[5]
.sym 32261 img_proc.col[6]
.sym 32264 img_proc.col_rg[6]
.sym 32269 img_proc.col[1]
.sym 32280 img_proc.col[0]
.sym 32291 img_proc.col[5]
.sym 32297 img_proc.col[6]
.sym 32300 img_proc.col[4]
.sym 32309 img_proc.col[2]
.sym 32312 img_proc.col[0]
.sym 32313 img_proc.col[5]
.sym 32314 img_proc.col[4]
.sym 32315 img_proc.col[1]
.sym 32318 img_proc.col[1]
.sym 32325 img_proc.col[3]
.sym 32333 img_proc.col_rg[6]
.sym 32335 clk50mhz_$glb_clk
.sym 32336 rst$SB_IO_IN_$glb_sr
.sym 32339 proc_fb.ram.1.0.0_RDATA
.sym 32343 proc_fb.ram.1.0.0_RDATA_1
.sym 32355 img_proc.col_rg[4]
.sym 32357 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32358 proc_img_pxl[5]
.sym 32365 proc_img_pxl[5]
.sym 32366 proc_fb.ram.1.0.0_RDATA_1
.sym 32370 img_proc.col_rg[3]
.sym 32378 img_proc.col_rg[5]
.sym 32379 img_proc.col_rg[6]
.sym 32384 img_proc.col_rg[3]
.sym 32386 img_proc.col_inframe[0]
.sym 32387 $PACKER_VCC_NET
.sym 32388 img_proc.col_rg[4]
.sym 32389 img_proc.col_inframe[2]
.sym 32390 $PACKER_VCC_NET
.sym 32391 img_proc.col_inframe[1]
.sym 32410 $nextpnr_ICESTORM_LC_36$O
.sym 32412 img_proc.col_inframe[0]
.sym 32416 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 32418 img_proc.col_inframe[1]
.sym 32422 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 32425 img_proc.col_inframe[2]
.sym 32428 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 32430 img_proc.col_rg[3]
.sym 32431 $PACKER_VCC_NET
.sym 32434 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 32436 img_proc.col_rg[4]
.sym 32437 $PACKER_VCC_NET
.sym 32440 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 32442 img_proc.col_rg[5]
.sym 32443 $PACKER_VCC_NET
.sym 32446 $nextpnr_ICESTORM_LC_37$I3
.sym 32448 img_proc.col_rg[6]
.sym 32456 $nextpnr_ICESTORM_LC_37$I3
.sym 32472 display_img_addr[5]
.sym 32473 display_img_addr[9]
.sym 32477 display_img_addr[2]
.sym 32478 display_img_addr[0]
.sym 32480 display_img_addr[4]
.sym 32495 display_img_addr[1]
.sym 32658 led[3]$SB_IO_OUT
.sym 32682 led[3]$SB_IO_OUT
.sym 32711 display_img_addr[3]
.sym 32728 display_img_addr[6]
.sym 32732 display_img_addr[9]
.sym 32734 display_img_addr[7]
.sym 32735 display_img_addr[8]
.sym 32741 proc_fb.ram.0.4.0_RCLKE
.sym 32742 display_img_addr[0]
.sym 32743 $PACKER_VCC_NET
.sym 32744 proc_img_pxl[10]
.sym 32745 display_img_addr[3]
.sym 32746 display_img_addr[4]
.sym 32747 display_img_addr[2]
.sym 32748 display_img_addr[1]
.sym 32749 proc_img_pxl[11]
.sym 32752 display_img_addr[5]
.sym 32775 display_img_addr[0]
.sym 32776 display_img_addr[1]
.sym 32778 display_img_addr[2]
.sym 32779 display_img_addr[3]
.sym 32780 display_img_addr[4]
.sym 32781 display_img_addr[5]
.sym 32782 display_img_addr[6]
.sym 32783 display_img_addr[7]
.sym 32784 display_img_addr[8]
.sym 32785 display_img_addr[9]
.sym 32786 clk50mhz_$glb_clk
.sym 32787 proc_fb.ram.0.4.0_RCLKE
.sym 32788 $PACKER_VCC_NET
.sym 32792 proc_img_pxl[11]
.sym 32796 proc_img_pxl[10]
.sym 32802 led[1]$SB_IO_OUT
.sym 32805 led[0]$SB_IO_OUT
.sym 32806 display_img_addr[7]
.sym 32807 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 32808 display_img_addr[6]
.sym 32817 proc_img_addr[5]
.sym 32818 proc_img_addr[0]
.sym 32823 proc_img_pxl[11]
.sym 32826 proc_img_addr[8]
.sym 32827 proc_img_addr[3]
.sym 32829 proc_img_addr[7]
.sym 32830 proc_img_addr[2]
.sym 32839 $PACKER_VCC_NET
.sym 32840 proc_img_addr[6]
.sym 32841 proc_img_addr[9]
.sym 32844 proc_img_pxl[10]
.sym 32852 proc_img_addr[1]
.sym 32853 proc_img_pxl[8]
.sym 32854 proc_img_pxl[8]
.sym 32855 proc_img_addr[9]
.sym 32867 proc_img_addr[1]
.sym 32868 proc_img_pxl[8]
.sym 32873 proc_img_addr[0]
.sym 32874 proc_img_addr[5]
.sym 32881 proc_img_addr[3]
.sym 32882 proc_img_addr[8]
.sym 32883 proc_img_addr[7]
.sym 32886 proc_img_addr[2]
.sym 32891 proc_img_addr[4]
.sym 32892 proc_fb.ram.0.4.0_WCLKE
.sym 32893 proc_img_addr[6]
.sym 32894 $PACKER_VCC_NET
.sym 32895 proc_img_pxl[9]
.sym 32896 proc_img_addr[9]
.sym 32913 proc_img_addr[0]
.sym 32914 proc_img_addr[1]
.sym 32916 proc_img_addr[2]
.sym 32917 proc_img_addr[3]
.sym 32918 proc_img_addr[4]
.sym 32919 proc_img_addr[5]
.sym 32920 proc_img_addr[6]
.sym 32921 proc_img_addr[7]
.sym 32922 proc_img_addr[8]
.sym 32923 proc_img_addr[9]
.sym 32924 clk50mhz_$glb_clk
.sym 32925 proc_fb.ram.0.4.0_WCLKE
.sym 32927 proc_img_pxl[8]
.sym 32931 proc_img_pxl[9]
.sym 32934 $PACKER_VCC_NET
.sym 32955 $PACKER_VCC_NET
.sym 32957 proc_img_addr[4]
.sym 32959 proc_img_addr[6]
.sym 32960 $PACKER_VCC_NET
.sym 32961 proc_img_pxl[9]
.sym 32968 display_img_addr[0]
.sym 32969 proc_fb.ram.0.0.0_RCLKE
.sym 32970 display_img_addr[8]
.sym 32974 display_img_addr[4]
.sym 32975 display_img_addr[2]
.sym 32976 display_img_addr[1]
.sym 32980 display_img_addr[5]
.sym 32985 display_img_addr[3]
.sym 32987 display_img_addr[9]
.sym 32988 proc_img_pxl[10]
.sym 32991 display_img_addr[6]
.sym 32994 display_img_addr[7]
.sym 32996 $PACKER_VCC_NET
.sym 32997 proc_img_pxl[11]
.sym 33015 display_img_addr[0]
.sym 33016 display_img_addr[1]
.sym 33018 display_img_addr[2]
.sym 33019 display_img_addr[3]
.sym 33020 display_img_addr[4]
.sym 33021 display_img_addr[5]
.sym 33022 display_img_addr[6]
.sym 33023 display_img_addr[7]
.sym 33024 display_img_addr[8]
.sym 33025 display_img_addr[9]
.sym 33026 clk50mhz_$glb_clk
.sym 33027 proc_fb.ram.0.0.0_RCLKE
.sym 33028 $PACKER_VCC_NET
.sym 33032 proc_img_pxl[11]
.sym 33036 proc_img_pxl[10]
.sym 33040 capture_addr[0]
.sym 33053 proc_img_addr[5]
.sym 33054 proc_img_addr[8]
.sym 33056 proc_img_addr[7]
.sym 33058 proc_img_addr[0]
.sym 33061 proc_img_addr[8]
.sym 33062 proc_img_addr[3]
.sym 33063 proc_img_pxl[11]
.sym 33071 proc_img_addr[7]
.sym 33078 proc_img_addr[5]
.sym 33080 proc_fb.ram.0.0.0_WCLKE
.sym 33081 proc_img_addr[0]
.sym 33085 proc_img_addr[3]
.sym 33086 proc_img_addr[8]
.sym 33087 proc_img_addr[9]
.sym 33088 proc_img_pxl[8]
.sym 33090 proc_img_addr[2]
.sym 33091 proc_img_addr[1]
.sym 33095 proc_img_addr[4]
.sym 33097 proc_img_addr[6]
.sym 33098 $PACKER_VCC_NET
.sym 33099 proc_img_pxl[9]
.sym 33117 proc_img_addr[0]
.sym 33118 proc_img_addr[1]
.sym 33120 proc_img_addr[2]
.sym 33121 proc_img_addr[3]
.sym 33122 proc_img_addr[4]
.sym 33123 proc_img_addr[5]
.sym 33124 proc_img_addr[6]
.sym 33125 proc_img_addr[7]
.sym 33126 proc_img_addr[8]
.sym 33127 proc_img_addr[9]
.sym 33128 clk50mhz_$glb_clk
.sym 33129 proc_fb.ram.0.0.0_WCLKE
.sym 33131 proc_img_pxl[8]
.sym 33135 proc_img_pxl[9]
.sym 33138 $PACKER_VCC_NET
.sym 33141 display_img_addr[3]
.sym 33144 led_SB_LUT4_O_I1
.sym 33148 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 33155 proc_img_addr[6]
.sym 33156 proc_img_addr[2]
.sym 33157 proc_img_addr[1]
.sym 33158 proc_img_addr[9]
.sym 33160 proc_img_addr[2]
.sym 33164 $PACKER_VCC_NET
.sym 33174 display_img_addr[8]
.sym 33175 display_img_addr[9]
.sym 33179 display_img_addr[6]
.sym 33182 display_img_addr[7]
.sym 33184 $PACKER_VCC_NET
.sym 33189 proc_fb.ram.0.3.0_RCLKE
.sym 33190 display_img_addr[0]
.sym 33193 display_img_addr[3]
.sym 33194 display_img_addr[4]
.sym 33195 proc_img_pxl[10]
.sym 33197 display_img_addr[2]
.sym 33198 display_img_addr[5]
.sym 33200 display_img_addr[1]
.sym 33201 proc_img_pxl[11]
.sym 33204 proc_img_addr[7]
.sym 33209 proc_img_addr[6]
.sym 33219 display_img_addr[0]
.sym 33220 display_img_addr[1]
.sym 33222 display_img_addr[2]
.sym 33223 display_img_addr[3]
.sym 33224 display_img_addr[4]
.sym 33225 display_img_addr[5]
.sym 33226 display_img_addr[6]
.sym 33227 display_img_addr[7]
.sym 33228 display_img_addr[8]
.sym 33229 display_img_addr[9]
.sym 33230 clk50mhz_$glb_clk
.sym 33231 proc_fb.ram.0.3.0_RCLKE
.sym 33232 $PACKER_VCC_NET
.sym 33236 proc_img_pxl[11]
.sym 33240 proc_img_pxl[10]
.sym 33244 capture_addr[4]
.sym 33245 display_img_addr[6]
.sym 33250 display_img_addr[7]
.sym 33251 display_img_addr[9]
.sym 33260 proc_img_pxl[11]
.sym 33262 proc_img_pxl[10]
.sym 33263 proc_img_addr[9]
.sym 33266 proc_img_pxl[8]
.sym 33268 proc_img_addr[7]
.sym 33276 proc_img_pxl[8]
.sym 33281 proc_img_addr[8]
.sym 33282 proc_img_addr[5]
.sym 33284 proc_fb.ram.0.3.0_WCLKE
.sym 33285 proc_img_addr[0]
.sym 33288 proc_img_addr[7]
.sym 33289 proc_img_addr[3]
.sym 33290 proc_img_pxl[9]
.sym 33294 proc_img_addr[2]
.sym 33295 proc_img_addr[1]
.sym 33298 proc_img_addr[9]
.sym 33299 proc_img_addr[4]
.sym 33302 $PACKER_VCC_NET
.sym 33303 proc_img_addr[6]
.sym 33306 proc_img_addr[9]
.sym 33310 $PACKER_VCC_NET
.sym 33321 proc_img_addr[0]
.sym 33322 proc_img_addr[1]
.sym 33324 proc_img_addr[2]
.sym 33325 proc_img_addr[3]
.sym 33326 proc_img_addr[4]
.sym 33327 proc_img_addr[5]
.sym 33328 proc_img_addr[6]
.sym 33329 proc_img_addr[7]
.sym 33330 proc_img_addr[8]
.sym 33331 proc_img_addr[9]
.sym 33332 clk50mhz_$glb_clk
.sym 33333 proc_fb.ram.0.3.0_WCLKE
.sym 33335 proc_img_pxl[8]
.sym 33339 proc_img_pxl[9]
.sym 33342 $PACKER_VCC_NET
.sym 33348 proc_img_addr[6]
.sym 33350 proc_fb.ram.0.3.0_WCLKE
.sym 33356 proc_img_addr[7]
.sym 33359 $PACKER_VCC_NET
.sym 33361 proc_img_pxl[9]
.sym 33362 proc_img_addr[4]
.sym 33365 proc_img_addr[4]
.sym 33367 proc_img_addr[6]
.sym 33380 display_img_addr[0]
.sym 33382 display_img_addr[8]
.sym 33385 display_img_addr[2]
.sym 33386 display_img_addr[5]
.sym 33387 display_img_addr[4]
.sym 33388 display_img_addr[1]
.sym 33390 display_img_addr[3]
.sym 33393 proc_fb.ram.0.2.0_RCLKE
.sym 33395 display_img_addr[9]
.sym 33398 proc_img_pxl[11]
.sym 33399 display_img_addr[6]
.sym 33400 display_img_addr[7]
.sym 33401 proc_img_pxl[10]
.sym 33404 $PACKER_VCC_NET
.sym 33409 proc_img_pxl[10]
.sym 33410 proc_fb.dina_SB_LUT4_O_2_I2
.sym 33411 proc_img_pxl[8]
.sym 33412 proc_fb.dina_SB_LUT4_O_3_I2
.sym 33414 proc_img_pxl[9]
.sym 33423 display_img_addr[0]
.sym 33424 display_img_addr[1]
.sym 33426 display_img_addr[2]
.sym 33427 display_img_addr[3]
.sym 33428 display_img_addr[4]
.sym 33429 display_img_addr[5]
.sym 33430 display_img_addr[6]
.sym 33431 display_img_addr[7]
.sym 33432 display_img_addr[8]
.sym 33433 display_img_addr[9]
.sym 33434 clk50mhz_$glb_clk
.sym 33435 proc_fb.ram.0.2.0_RCLKE
.sym 33436 $PACKER_VCC_NET
.sym 33440 proc_img_pxl[11]
.sym 33444 proc_img_pxl[10]
.sym 33453 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 33455 proc_fb.ram.2.2.0_RDATA
.sym 33458 proc_img_addr[9]
.sym 33461 proc_img_addr[5]
.sym 33462 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 33464 proc_img_addr[1]
.sym 33465 cam_fb.ram.2.4.0_RDATA_3
.sym 33466 proc_img_addr[0]
.sym 33467 proc_img_pxl[11]
.sym 33468 proc_img_addr[5]
.sym 33469 proc_img_addr[8]
.sym 33470 proc_img_addr[3]
.sym 33479 proc_img_addr[1]
.sym 33480 proc_img_pxl[9]
.sym 33482 proc_img_pxl[8]
.sym 33483 proc_img_addr[5]
.sym 33486 proc_img_addr[9]
.sym 33489 proc_img_addr[0]
.sym 33493 proc_img_addr[3]
.sym 33495 proc_img_addr[7]
.sym 33497 $PACKER_VCC_NET
.sym 33500 proc_img_addr[4]
.sym 33503 proc_img_addr[8]
.sym 33504 proc_fb.ram.0.2.0_WCLKE
.sym 33505 proc_img_addr[6]
.sym 33507 proc_img_addr[2]
.sym 33510 proc_fb.dina_SB_LUT4_O_1_I2
.sym 33511 proc_img_addr[8]
.sym 33515 proc_img_addr[2]
.sym 33525 proc_img_addr[0]
.sym 33526 proc_img_addr[1]
.sym 33528 proc_img_addr[2]
.sym 33529 proc_img_addr[3]
.sym 33530 proc_img_addr[4]
.sym 33531 proc_img_addr[5]
.sym 33532 proc_img_addr[6]
.sym 33533 proc_img_addr[7]
.sym 33534 proc_img_addr[8]
.sym 33535 proc_img_addr[9]
.sym 33536 clk50mhz_$glb_clk
.sym 33537 proc_fb.ram.0.2.0_WCLKE
.sym 33539 proc_img_pxl[8]
.sym 33543 proc_img_pxl[9]
.sym 33546 $PACKER_VCC_NET
.sym 33553 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 33556 proc_img_pxl[9]
.sym 33565 proc_fb.dina_SB_LUT4_O_1_I3
.sym 33566 orig_img_addr[8]
.sym 33567 proc_img_pxl[8]
.sym 33568 proc_img_addr[2]
.sym 33569 proc_img_addr[1]
.sym 33572 $PACKER_VCC_NET
.sym 33573 proc_img_pxl[9]
.sym 33580 display_img_addr[8]
.sym 33583 display_img_addr[9]
.sym 33587 display_img_addr[6]
.sym 33588 display_img_addr[7]
.sym 33589 proc_img_pxl[10]
.sym 33590 display_img_addr[5]
.sym 33596 display_img_addr[0]
.sym 33597 display_img_addr[3]
.sym 33600 display_img_addr[4]
.sym 33602 display_img_addr[2]
.sym 33605 proc_img_pxl[11]
.sym 33606 proc_fb.ram.0.1.0_RCLKE
.sym 33608 $PACKER_VCC_NET
.sym 33610 display_img_addr[1]
.sym 33612 proc_img_addr[1]
.sym 33615 proc_img_addr[3]
.sym 33627 display_img_addr[0]
.sym 33628 display_img_addr[1]
.sym 33630 display_img_addr[2]
.sym 33631 display_img_addr[3]
.sym 33632 display_img_addr[4]
.sym 33633 display_img_addr[5]
.sym 33634 display_img_addr[6]
.sym 33635 display_img_addr[7]
.sym 33636 display_img_addr[8]
.sym 33637 display_img_addr[9]
.sym 33638 clk50mhz_$glb_clk
.sym 33639 proc_fb.ram.0.1.0_RCLKE
.sym 33640 $PACKER_VCC_NET
.sym 33644 proc_img_pxl[11]
.sym 33648 proc_img_pxl[10]
.sym 33649 cam_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 33652 proc_fb.ram.1.0.0_RDATA
.sym 33653 display_img_addr[6]
.sym 33654 display_img_addr[8]
.sym 33659 display_img_addr[9]
.sym 33664 proc_img_addr[8]
.sym 33666 cam_fb.ram.2.4.0_RDATA_1
.sym 33669 cam_fb.ram.2.4.0_RDATA_2
.sym 33670 orig_img_addr[2]
.sym 33671 proc_img_addr[9]
.sym 33672 orig_img_addr[3]
.sym 33673 proc_img_addr[2]
.sym 33676 proc_img_addr[1]
.sym 33682 proc_img_addr[6]
.sym 33685 proc_img_addr[9]
.sym 33690 proc_img_addr[5]
.sym 33691 proc_img_addr[8]
.sym 33693 proc_img_addr[0]
.sym 33695 proc_img_addr[2]
.sym 33696 proc_img_addr[7]
.sym 33701 proc_img_addr[3]
.sym 33705 proc_img_pxl[8]
.sym 33706 proc_img_addr[1]
.sym 33707 proc_img_addr[4]
.sym 33708 proc_fb.ram.0.1.0_WCLKE
.sym 33710 $PACKER_VCC_NET
.sym 33711 proc_img_pxl[9]
.sym 33714 capture_data[9]
.sym 33720 capture_data[11]
.sym 33729 proc_img_addr[0]
.sym 33730 proc_img_addr[1]
.sym 33732 proc_img_addr[2]
.sym 33733 proc_img_addr[3]
.sym 33734 proc_img_addr[4]
.sym 33735 proc_img_addr[5]
.sym 33736 proc_img_addr[6]
.sym 33737 proc_img_addr[7]
.sym 33738 proc_img_addr[8]
.sym 33739 proc_img_addr[9]
.sym 33740 clk50mhz_$glb_clk
.sym 33741 proc_fb.ram.0.1.0_WCLKE
.sym 33743 proc_img_pxl[8]
.sym 33747 proc_img_pxl[9]
.sym 33750 $PACKER_VCC_NET
.sym 33768 proc_img_addr[6]
.sym 33770 orig_img_addr[9]
.sym 33771 proc_img_addr[3]
.sym 33772 orig_img_addr[1]
.sym 33773 proc_img_addr[4]
.sym 33775 orig_img_addr[1]
.sym 33776 $PACKER_VCC_NET
.sym 33777 proc_img_addr[4]
.sym 33785 orig_img_addr[9]
.sym 33787 orig_img_addr[1]
.sym 33793 orig_img_addr[8]
.sym 33794 cam_fb.ram.0.4.0_RCLKE
.sym 33795 capture_data[10]
.sym 33802 orig_img_addr[0]
.sym 33803 $PACKER_VCC_NET
.sym 33806 capture_data[11]
.sym 33809 orig_img_addr[2]
.sym 33810 orig_img_addr[3]
.sym 33811 orig_img_addr[4]
.sym 33812 orig_img_addr[5]
.sym 33813 orig_img_addr[6]
.sym 33814 orig_img_addr[7]
.sym 33817 orig_img_addr[2]
.sym 33818 orig_img_addr[3]
.sym 33819 orig_img_addr[4]
.sym 33820 orig_img_addr[5]
.sym 33821 orig_img_addr[6]
.sym 33822 orig_img_addr[7]
.sym 33831 orig_img_addr[0]
.sym 33832 orig_img_addr[1]
.sym 33834 orig_img_addr[2]
.sym 33835 orig_img_addr[3]
.sym 33836 orig_img_addr[4]
.sym 33837 orig_img_addr[5]
.sym 33838 orig_img_addr[6]
.sym 33839 orig_img_addr[7]
.sym 33840 orig_img_addr[8]
.sym 33841 orig_img_addr[9]
.sym 33842 clk50mhz_$glb_clk
.sym 33843 cam_fb.ram.0.4.0_RCLKE
.sym 33844 $PACKER_VCC_NET
.sym 33848 capture_data[11]
.sym 33852 capture_data[10]
.sym 33853 capture_data[10]
.sym 33860 cam_fb.ram.0.4.0_RCLKE
.sym 33869 proc_img_addr[0]
.sym 33870 proc_img_addr[8]
.sym 33872 proc_img_addr[3]
.sym 33873 cam_fb.ram.2.4.0_RDATA_3
.sym 33877 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 33878 proc_img_addr[3]
.sym 33879 proc_img_pxl[1]
.sym 33880 proc_img_addr[5]
.sym 33886 capture_data[9]
.sym 33888 capture_data[8]
.sym 33892 capture_addr[2]
.sym 33898 capture_addr[1]
.sym 33903 capture_addr[5]
.sym 33904 capture_addr[4]
.sym 33905 capture_addr[7]
.sym 33908 capture_addr[0]
.sym 33910 capture_addr[9]
.sym 33911 capture_addr[6]
.sym 33912 cam_fb.ram.0.4.0_WCLKE
.sym 33913 capture_addr[8]
.sym 33914 $PACKER_VCC_NET
.sym 33916 capture_addr[3]
.sym 33917 orig_img_addr[8]
.sym 33918 orig_img_addr[9]
.sym 33919 orig_img_addr[10]
.sym 33920 orig_img_addr[11]
.sym 33921 orig_img_addr[12]
.sym 33922 cam_fb.ram.0.3.0_RCLKE
.sym 33923 proc_img_addr[0]
.sym 33933 capture_addr[0]
.sym 33934 capture_addr[1]
.sym 33936 capture_addr[2]
.sym 33937 capture_addr[3]
.sym 33938 capture_addr[4]
.sym 33939 capture_addr[5]
.sym 33940 capture_addr[6]
.sym 33941 capture_addr[7]
.sym 33942 capture_addr[8]
.sym 33943 capture_addr[9]
.sym 33944 clk50mhz_$glb_clk
.sym 33945 cam_fb.ram.0.4.0_WCLKE
.sym 33947 capture_data[8]
.sym 33951 capture_data[9]
.sym 33954 $PACKER_VCC_NET
.sym 33956 orig_img_addr[5]
.sym 33961 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 33972 proc_img_addr[2]
.sym 33973 proc_fb.ram.0.2.0_RCLKE
.sym 33976 proc_img_addr[2]
.sym 33977 proc_img_pxl[0]
.sym 33980 $PACKER_VCC_NET
.sym 33982 proc_img_addr[1]
.sym 33987 display_img_addr[1]
.sym 33988 display_img_addr[8]
.sym 33989 display_img_addr[7]
.sym 33990 display_img_addr[6]
.sym 33992 display_img_addr[4]
.sym 33993 display_img_addr[9]
.sym 33995 display_img_addr[2]
.sym 33996 display_img_addr[3]
.sym 33998 proc_fb.ram.0.2.0_RCLKE
.sym 34002 display_img_addr[5]
.sym 34004 proc_img_pxl[2]
.sym 34006 display_img_addr[0]
.sym 34007 $PACKER_VCC_NET
.sym 34017 proc_img_pxl[3]
.sym 34024 proc_img_addr[5]
.sym 34026 proc_img_addr[4]
.sym 34035 display_img_addr[0]
.sym 34036 display_img_addr[1]
.sym 34038 display_img_addr[2]
.sym 34039 display_img_addr[3]
.sym 34040 display_img_addr[4]
.sym 34041 display_img_addr[5]
.sym 34042 display_img_addr[6]
.sym 34043 display_img_addr[7]
.sym 34044 display_img_addr[8]
.sym 34045 display_img_addr[9]
.sym 34046 clk50mhz_$glb_clk
.sym 34047 proc_fb.ram.0.2.0_RCLKE
.sym 34048 $PACKER_VCC_NET
.sym 34052 proc_img_pxl[3]
.sym 34056 proc_img_pxl[2]
.sym 34062 display_img_addr[3]
.sym 34063 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 34065 display_img_addr[7]
.sym 34066 display_img_addr[6]
.sym 34069 display_img_addr[9]
.sym 34071 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 34072 display_img_addr[8]
.sym 34073 proc_img_addr[7]
.sym 34074 proc_img_addr[2]
.sym 34075 proc_img_addr[2]
.sym 34076 img_proc.colorpxls_left[8]
.sym 34078 display_img_addr[1]
.sym 34079 proc_img_addr[9]
.sym 34080 proc_img_pxl[1]
.sym 34081 proc_img_addr[0]
.sym 34082 display_img_addr[5]
.sym 34083 proc_img_pxl[3]
.sym 34084 proc_img_addr[1]
.sym 34090 proc_img_addr[6]
.sym 34091 proc_img_addr[7]
.sym 34097 proc_img_addr[8]
.sym 34098 proc_img_addr[9]
.sym 34100 proc_fb.ram.0.2.0_WCLKE
.sym 34103 proc_img_addr[0]
.sym 34105 proc_img_addr[3]
.sym 34107 proc_img_addr[5]
.sym 34108 proc_img_pxl[1]
.sym 34110 proc_img_addr[2]
.sym 34112 proc_img_addr[4]
.sym 34115 proc_img_pxl[0]
.sym 34118 $PACKER_VCC_NET
.sym 34120 proc_img_addr[1]
.sym 34122 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34123 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 34124 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34125 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 34126 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34127 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 34137 proc_img_addr[0]
.sym 34138 proc_img_addr[1]
.sym 34140 proc_img_addr[2]
.sym 34141 proc_img_addr[3]
.sym 34142 proc_img_addr[4]
.sym 34143 proc_img_addr[5]
.sym 34144 proc_img_addr[6]
.sym 34145 proc_img_addr[7]
.sym 34146 proc_img_addr[8]
.sym 34147 proc_img_addr[9]
.sym 34148 clk50mhz_$glb_clk
.sym 34149 proc_fb.ram.0.2.0_WCLKE
.sym 34151 proc_img_pxl[0]
.sym 34155 proc_img_pxl[1]
.sym 34158 $PACKER_VCC_NET
.sym 34160 proc_img_addr[5]
.sym 34161 proc_img_addr[5]
.sym 34165 img_proc.colorpxls[5]
.sym 34168 proc_img_addr[4]
.sym 34175 proc_img_addr[3]
.sym 34176 proc_img_addr[6]
.sym 34178 proc_img_addr[8]
.sym 34179 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 34180 img_proc.colorpxls_rght[10]
.sym 34181 proc_img_addr[5]
.sym 34184 $PACKER_VCC_NET
.sym 34185 proc_img_addr[4]
.sym 34192 display_img_addr[2]
.sym 34193 proc_fb.ram.0.0.0_RCLKE
.sym 34194 display_img_addr[0]
.sym 34196 display_img_addr[4]
.sym 34197 display_img_addr[7]
.sym 34201 display_img_addr[8]
.sym 34203 display_img_addr[6]
.sym 34206 display_img_addr[9]
.sym 34209 display_img_addr[3]
.sym 34210 proc_img_pxl[2]
.sym 34211 $PACKER_VCC_NET
.sym 34216 display_img_addr[1]
.sym 34220 display_img_addr[5]
.sym 34221 proc_img_pxl[3]
.sym 34225 img_proc.colorpxls_rght[2]
.sym 34226 img_proc.colorpxls_rght[3]
.sym 34227 img_proc.colorpxls_rght[4]
.sym 34228 img_proc.colorpxls_rght[5]
.sym 34229 img_proc.colorpxls_rght[6]
.sym 34230 img_proc.colorpxls_rght[7]
.sym 34239 display_img_addr[0]
.sym 34240 display_img_addr[1]
.sym 34242 display_img_addr[2]
.sym 34243 display_img_addr[3]
.sym 34244 display_img_addr[4]
.sym 34245 display_img_addr[5]
.sym 34246 display_img_addr[6]
.sym 34247 display_img_addr[7]
.sym 34248 display_img_addr[8]
.sym 34249 display_img_addr[9]
.sym 34250 clk50mhz_$glb_clk
.sym 34251 proc_fb.ram.0.0.0_RCLKE
.sym 34252 $PACKER_VCC_NET
.sym 34256 proc_img_pxl[3]
.sym 34260 proc_img_pxl[2]
.sym 34264 capture_addr[0]
.sym 34265 img_proc.colorpxls_left[3]
.sym 34267 img_proc.colorpxls_left[2]
.sym 34269 display_img_addr[8]
.sym 34271 display_img_addr[6]
.sym 34272 img_proc.colorpxls_left[10]
.sym 34273 display_img_addr[7]
.sym 34275 img_proc.colorpxls_left[2]
.sym 34276 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 34277 proc_fb.dina_SB_LUT4_O_5_I3
.sym 34278 proc_img_addr[8]
.sym 34279 proc_img_pxl[1]
.sym 34280 img_proc.colorpxls_rght[5]
.sym 34281 img_proc.colorpxls[4]
.sym 34282 img_proc.colorpxls_rght[6]
.sym 34284 img_proc.colorpxls_rght[7]
.sym 34285 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 34286 proc_img_addr[8]
.sym 34287 img_proc.colorpxls[7]
.sym 34288 proc_img_addr[3]
.sym 34295 proc_fb.ram.0.0.0_WCLKE
.sym 34301 proc_img_addr[2]
.sym 34302 proc_img_addr[7]
.sym 34307 proc_img_pxl[1]
.sym 34308 proc_img_addr[9]
.sym 34309 proc_img_addr[5]
.sym 34310 proc_img_addr[0]
.sym 34311 proc_img_addr[1]
.sym 34313 proc_img_addr[3]
.sym 34314 proc_img_addr[6]
.sym 34316 proc_img_addr[8]
.sym 34321 proc_img_pxl[0]
.sym 34322 $PACKER_VCC_NET
.sym 34323 proc_img_addr[4]
.sym 34325 img_proc.colorpxls_rght[8]
.sym 34326 img_proc.colorpxls_rght[9]
.sym 34327 img_proc.colorpxls_rght[10]
.sym 34328 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 34329 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 34330 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 34331 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34332 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 34341 proc_img_addr[0]
.sym 34342 proc_img_addr[1]
.sym 34344 proc_img_addr[2]
.sym 34345 proc_img_addr[3]
.sym 34346 proc_img_addr[4]
.sym 34347 proc_img_addr[5]
.sym 34348 proc_img_addr[6]
.sym 34349 proc_img_addr[7]
.sym 34350 proc_img_addr[8]
.sym 34351 proc_img_addr[9]
.sym 34352 clk50mhz_$glb_clk
.sym 34353 proc_fb.ram.0.0.0_WCLKE
.sym 34355 proc_img_pxl[0]
.sym 34359 proc_img_pxl[1]
.sym 34362 $PACKER_VCC_NET
.sym 34365 display_img_addr[3]
.sym 34367 img_proc.colorpxls[7]
.sym 34369 img_proc.colorpxls_left[10]
.sym 34370 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 34371 img_proc.colorpxls_rght[0]
.sym 34372 img_proc.colorpxls_left[9]
.sym 34378 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 34379 img_proc.colorpxls_rght[2]
.sym 34380 proc_img_pxl[2]
.sym 34381 img_proc.colorpxls_rght[3]
.sym 34382 proc_fb.ram.0.2.0_RCLKE
.sym 34383 img_proc.colorpxls_rght[4]
.sym 34384 proc_img_pxl[0]
.sym 34385 proc_img_addr[2]
.sym 34386 proc_img_addr[1]
.sym 34387 proc_img_pxl[0]
.sym 34388 img_proc.colorpxls_rght[8]
.sym 34389 img_proc.colorpxls_rght[7]
.sym 34390 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 34395 display_img_addr[3]
.sym 34397 proc_fb.ram.0.2.0_RCLKE
.sym 34398 display_img_addr[6]
.sym 34399 display_img_addr[5]
.sym 34400 display_img_addr[2]
.sym 34401 display_img_addr[1]
.sym 34405 display_img_addr[4]
.sym 34410 display_img_addr[7]
.sym 34412 proc_img_pxl[7]
.sym 34415 $PACKER_VCC_NET
.sym 34418 proc_img_pxl[6]
.sym 34419 display_img_addr[8]
.sym 34421 display_img_addr[0]
.sym 34426 display_img_addr[9]
.sym 34427 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34429 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 34430 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34431 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34432 proc_img_pxl[4]
.sym 34434 proc_img_pxl[6]
.sym 34443 display_img_addr[0]
.sym 34444 display_img_addr[1]
.sym 34446 display_img_addr[2]
.sym 34447 display_img_addr[3]
.sym 34448 display_img_addr[4]
.sym 34449 display_img_addr[5]
.sym 34450 display_img_addr[6]
.sym 34451 display_img_addr[7]
.sym 34452 display_img_addr[8]
.sym 34453 display_img_addr[9]
.sym 34454 clk50mhz_$glb_clk
.sym 34455 proc_fb.ram.0.2.0_RCLKE
.sym 34456 $PACKER_VCC_NET
.sym 34460 proc_img_pxl[7]
.sym 34464 proc_img_pxl[6]
.sym 34468 capture_addr[4]
.sym 34469 display_img_addr[3]
.sym 34471 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 34474 display_img_addr[6]
.sym 34475 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 34477 img_proc.colorpxls_left[4]
.sym 34479 img_proc.colorpxls_left[5]
.sym 34480 img_proc.colorpxls_rght[10]
.sym 34481 proc_img_addr[7]
.sym 34483 display_img_addr[1]
.sym 34484 img_proc.colorpxls_left[8]
.sym 34485 proc_img_addr[0]
.sym 34486 proc_img_addr[6]
.sym 34487 proc_img_addr[9]
.sym 34488 img_proc.colorpxls_left[1]
.sym 34489 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 34490 proc_img_pxl[3]
.sym 34491 proc_img_addr[2]
.sym 34492 proc_img_addr[1]
.sym 34500 proc_img_addr[4]
.sym 34502 proc_img_addr[0]
.sym 34504 proc_img_pxl[5]
.sym 34505 proc_img_addr[8]
.sym 34506 proc_img_addr[7]
.sym 34508 proc_fb.ram.0.2.0_WCLKE
.sym 34509 proc_img_addr[6]
.sym 34512 proc_img_addr[9]
.sym 34515 proc_img_addr[3]
.sym 34518 proc_img_pxl[4]
.sym 34519 proc_img_addr[5]
.sym 34523 proc_img_addr[2]
.sym 34524 proc_img_addr[1]
.sym 34526 $PACKER_VCC_NET
.sym 34545 proc_img_addr[0]
.sym 34546 proc_img_addr[1]
.sym 34548 proc_img_addr[2]
.sym 34549 proc_img_addr[3]
.sym 34550 proc_img_addr[4]
.sym 34551 proc_img_addr[5]
.sym 34552 proc_img_addr[6]
.sym 34553 proc_img_addr[7]
.sym 34554 proc_img_addr[8]
.sym 34555 proc_img_addr[9]
.sym 34556 clk50mhz_$glb_clk
.sym 34557 proc_fb.ram.0.2.0_WCLKE
.sym 34559 proc_img_pxl[4]
.sym 34563 proc_img_pxl[5]
.sym 34566 $PACKER_VCC_NET
.sym 34568 proc_img_pxl[4]
.sym 34569 proc_img_pxl[4]
.sym 34572 img_proc.colorpxls[10]
.sym 34573 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 34575 img_proc.colorpxls_left[8]
.sym 34576 img_proc.colorpxls[11]
.sym 34577 img_proc.colorpxls_left[9]
.sym 34578 proc_fb.dina_SB_LUT4_O_7_I1
.sym 34582 img_proc.colorpxls_SB_DFFER_Q_E
.sym 34584 proc_fb.ram.0.3.0_RCLKE
.sym 34585 proc_img_addr[5]
.sym 34586 proc_img_addr[4]
.sym 34587 $PACKER_VCC_NET
.sym 34588 proc_img_addr[3]
.sym 34589 proc_img_pxl[4]
.sym 34590 img_proc.colorpxls_rght[8]
.sym 34592 $PACKER_VCC_NET
.sym 34593 proc_img_pxl[6]
.sym 34594 proc_img_addr[5]
.sym 34599 display_img_addr[7]
.sym 34601 display_img_addr[3]
.sym 34602 display_img_addr[0]
.sym 34604 display_img_addr[6]
.sym 34606 proc_img_pxl[6]
.sym 34608 display_img_addr[5]
.sym 34609 display_img_addr[2]
.sym 34610 proc_fb.ram.0.1.0_RCLKE
.sym 34611 display_img_addr[4]
.sym 34612 $PACKER_VCC_NET
.sym 34613 display_img_addr[8]
.sym 34615 display_img_addr[9]
.sym 34616 proc_img_pxl[7]
.sym 34621 display_img_addr[1]
.sym 34634 img_proc.centroid_tmp_SB_LUT4_O_3_I2
.sym 34635 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34636 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34637 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 34647 display_img_addr[0]
.sym 34648 display_img_addr[1]
.sym 34650 display_img_addr[2]
.sym 34651 display_img_addr[3]
.sym 34652 display_img_addr[4]
.sym 34653 display_img_addr[5]
.sym 34654 display_img_addr[6]
.sym 34655 display_img_addr[7]
.sym 34656 display_img_addr[8]
.sym 34657 display_img_addr[9]
.sym 34658 clk50mhz_$glb_clk
.sym 34659 proc_fb.ram.0.1.0_RCLKE
.sym 34660 $PACKER_VCC_NET
.sym 34664 proc_img_pxl[7]
.sym 34668 proc_img_pxl[6]
.sym 34673 display_img_addr[7]
.sym 34675 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 34677 img_proc.colorpxls[9]
.sym 34679 proc_fb.dina_SB_LUT4_O_6_I2
.sym 34680 display_img_addr[6]
.sym 34681 display_img_addr[8]
.sym 34682 img_proc.colorpxls[10]
.sym 34684 img_proc.colorpxls[1]
.sym 34685 proc_img_addr[3]
.sym 34686 proc_img_pxl[1]
.sym 34687 proc_fb.ram.0.4.0_RCLKE
.sym 34688 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 34690 proc_img_addr[8]
.sym 34691 img_proc.colorpxls[2]
.sym 34692 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 34693 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 34694 proc_fb.ram.1.1.0_RDATA_1
.sym 34695 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 34696 img_proc.colorpxls_rght[5]
.sym 34703 proc_fb.ram.0.1.0_WCLKE
.sym 34708 proc_img_pxl[5]
.sym 34709 proc_img_addr[8]
.sym 34710 proc_img_addr[7]
.sym 34713 proc_img_addr[6]
.sym 34716 proc_img_addr[9]
.sym 34719 proc_img_addr[1]
.sym 34720 proc_img_addr[2]
.sym 34723 proc_img_addr[5]
.sym 34724 proc_img_addr[4]
.sym 34725 proc_img_addr[0]
.sym 34726 proc_img_addr[3]
.sym 34727 proc_img_pxl[4]
.sym 34730 $PACKER_VCC_NET
.sym 34737 proc_img_pxl[2]
.sym 34749 proc_img_addr[0]
.sym 34750 proc_img_addr[1]
.sym 34752 proc_img_addr[2]
.sym 34753 proc_img_addr[3]
.sym 34754 proc_img_addr[4]
.sym 34755 proc_img_addr[5]
.sym 34756 proc_img_addr[6]
.sym 34757 proc_img_addr[7]
.sym 34758 proc_img_addr[8]
.sym 34759 proc_img_addr[9]
.sym 34760 clk50mhz_$glb_clk
.sym 34761 proc_fb.ram.0.1.0_WCLKE
.sym 34763 proc_img_pxl[4]
.sym 34767 proc_img_pxl[5]
.sym 34770 $PACKER_VCC_NET
.sym 34778 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 34779 img_proc.colorpxls[10]
.sym 34780 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 34786 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 34787 proc_img_pxl[0]
.sym 34788 proc_img_pxl[2]
.sym 34789 img_proc.colorpxls[11]
.sym 34790 img_proc.colorpxls[7]
.sym 34792 proc_fb.dina_SB_LUT4_O_11_I1
.sym 34793 img_proc.colorpxls[10]
.sym 34794 img_proc.colorpxls[6]
.sym 34798 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 34806 display_img_addr[0]
.sym 34807 display_img_addr[9]
.sym 34808 display_img_addr[8]
.sym 34811 display_img_addr[2]
.sym 34812 display_img_addr[1]
.sym 34813 display_img_addr[4]
.sym 34816 $PACKER_VCC_NET
.sym 34818 display_img_addr[5]
.sym 34825 display_img_addr[3]
.sym 34827 display_img_addr[6]
.sym 34828 display_img_addr[7]
.sym 34830 proc_fb.ram.0.4.0_RCLKE
.sym 34831 proc_img_pxl[2]
.sym 34833 proc_img_pxl[3]
.sym 34835 proc_img_pxl[1]
.sym 34836 cam_fb.ram.0.3.0_WCLKE
.sym 34837 cam_fb.ram.0.0.0_WCLKE
.sym 34840 cam_fb.ram.0.2.0_WCLKE
.sym 34841 proc_img_pxl[0]
.sym 34842 proc_img_addr[9]
.sym 34851 display_img_addr[0]
.sym 34852 display_img_addr[1]
.sym 34854 display_img_addr[2]
.sym 34855 display_img_addr[3]
.sym 34856 display_img_addr[4]
.sym 34857 display_img_addr[5]
.sym 34858 display_img_addr[6]
.sym 34859 display_img_addr[7]
.sym 34860 display_img_addr[8]
.sym 34861 display_img_addr[9]
.sym 34862 clk50mhz_$glb_clk
.sym 34863 proc_fb.ram.0.4.0_RCLKE
.sym 34864 $PACKER_VCC_NET
.sym 34868 proc_img_pxl[3]
.sym 34872 proc_img_pxl[2]
.sym 34876 proc_fb.ram.1.0.0_RDATA
.sym 34878 img_proc.colorpxls[2]
.sym 34880 capture.blue_SB_DFFER_Q_E
.sym 34882 display_img_addr[0]
.sym 34884 proc_fb.dina_SB_LUT4_O_9_I1
.sym 34889 img_proc.colorpxls[4]
.sym 34890 proc_img_addr[6]
.sym 34891 img_proc.colorpxls[5]
.sym 34893 proc_img_addr[7]
.sym 34894 img_proc.colorpxls[6]
.sym 34896 display_img_addr[1]
.sym 34898 proc_img_addr[0]
.sym 34899 proc_img_pxl[3]
.sym 34900 proc_img_addr[1]
.sym 34907 proc_fb.ram.0.4.0_WCLKE
.sym 34908 proc_img_addr[0]
.sym 34913 proc_img_addr[6]
.sym 34914 proc_img_addr[3]
.sym 34917 proc_img_addr[8]
.sym 34918 proc_img_addr[7]
.sym 34919 proc_img_addr[4]
.sym 34923 proc_img_addr[1]
.sym 34925 $PACKER_VCC_NET
.sym 34928 proc_img_addr[2]
.sym 34929 proc_img_pxl[1]
.sym 34930 proc_img_addr[5]
.sym 34935 proc_img_pxl[0]
.sym 34936 proc_img_addr[9]
.sym 34937 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 34938 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34939 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34940 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34941 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 34942 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 34943 proc_img_pxl[1]
.sym 34944 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34953 proc_img_addr[0]
.sym 34954 proc_img_addr[1]
.sym 34956 proc_img_addr[2]
.sym 34957 proc_img_addr[3]
.sym 34958 proc_img_addr[4]
.sym 34959 proc_img_addr[5]
.sym 34960 proc_img_addr[6]
.sym 34961 proc_img_addr[7]
.sym 34962 proc_img_addr[8]
.sym 34963 proc_img_addr[9]
.sym 34964 clk50mhz_$glb_clk
.sym 34965 proc_fb.ram.0.4.0_WCLKE
.sym 34967 proc_img_pxl[0]
.sym 34971 proc_img_pxl[1]
.sym 34974 $PACKER_VCC_NET
.sym 34975 proc_fb.dina_SB_LUT4_O_10_I2
.sym 34976 cam_fb.ram.0.2.0_WCLKE
.sym 34982 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 34991 proc_img_addr[5]
.sym 34993 proc_fb.ram.0.3.0_RCLKE
.sym 34994 proc_img_addr[2]
.sym 34998 img_proc.histogram[0][1]
.sym 34999 proc_img_pxl[0]
.sym 35000 $PACKER_VCC_NET
.sym 35001 proc_img_pxl[6]
.sym 35002 proc_img_addr[4]
.sym 35008 display_img_addr[2]
.sym 35009 proc_fb.ram.0.1.0_RCLKE
.sym 35011 display_img_addr[5]
.sym 35012 display_img_addr[8]
.sym 35014 display_img_addr[4]
.sym 35015 proc_img_pxl[2]
.sym 35017 display_img_addr[6]
.sym 35018 display_img_addr[7]
.sym 35020 display_img_addr[9]
.sym 35021 display_img_addr[0]
.sym 35025 display_img_addr[3]
.sym 35034 display_img_addr[1]
.sym 35036 $PACKER_VCC_NET
.sym 35037 proc_img_pxl[3]
.sym 35055 display_img_addr[0]
.sym 35056 display_img_addr[1]
.sym 35058 display_img_addr[2]
.sym 35059 display_img_addr[3]
.sym 35060 display_img_addr[4]
.sym 35061 display_img_addr[5]
.sym 35062 display_img_addr[6]
.sym 35063 display_img_addr[7]
.sym 35064 display_img_addr[8]
.sym 35065 display_img_addr[9]
.sym 35066 clk50mhz_$glb_clk
.sym 35067 proc_fb.ram.0.1.0_RCLKE
.sym 35068 $PACKER_VCC_NET
.sym 35072 proc_img_pxl[3]
.sym 35076 proc_img_pxl[2]
.sym 35081 img_proc.colorpxls[3]
.sym 35083 img_proc.colorpxls[2]
.sym 35087 img_proc.colorpxls[1]
.sym 35088 display_img_addr[8]
.sym 35093 $PACKER_VCC_NET
.sym 35094 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 35095 proc_fb.ram.1.4.0_RDATA_1
.sym 35096 display_img_addr[2]
.sym 35097 $PACKER_VCC_NET
.sym 35098 proc_img_addr[3]
.sym 35099 proc_img_addr[3]
.sym 35100 proc_fb.ram.0.4.0_RCLKE
.sym 35102 capture_addr[12]
.sym 35103 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 35113 proc_img_addr[3]
.sym 35114 proc_img_addr[8]
.sym 35117 proc_img_addr[6]
.sym 35120 proc_fb.ram.0.1.0_WCLKE
.sym 35122 proc_img_addr[7]
.sym 35123 proc_img_pxl[1]
.sym 35126 proc_img_addr[4]
.sym 35127 proc_img_addr[1]
.sym 35129 proc_img_addr[5]
.sym 35130 proc_img_addr[0]
.sym 35131 proc_img_addr[9]
.sym 35132 proc_img_addr[2]
.sym 35137 proc_img_pxl[0]
.sym 35138 $PACKER_VCC_NET
.sym 35144 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 35157 proc_img_addr[0]
.sym 35158 proc_img_addr[1]
.sym 35160 proc_img_addr[2]
.sym 35161 proc_img_addr[3]
.sym 35162 proc_img_addr[4]
.sym 35163 proc_img_addr[5]
.sym 35164 proc_img_addr[6]
.sym 35165 proc_img_addr[7]
.sym 35166 proc_img_addr[8]
.sym 35167 proc_img_addr[9]
.sym 35168 clk50mhz_$glb_clk
.sym 35169 proc_fb.ram.0.1.0_WCLKE
.sym 35171 proc_img_pxl[0]
.sym 35175 proc_img_pxl[1]
.sym 35178 $PACKER_VCC_NET
.sym 35186 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 35188 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 35189 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 35190 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 35193 img_proc.col_rg[3]
.sym 35194 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 35196 proc_img_addr[2]
.sym 35197 proc_img_addr[9]
.sym 35202 proc_img_pxl[2]
.sym 35206 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 35214 display_img_addr[8]
.sym 35215 display_img_addr[9]
.sym 35218 display_img_addr[0]
.sym 35220 display_img_addr[1]
.sym 35221 display_img_addr[4]
.sym 35222 proc_fb.ram.0.3.0_RCLKE
.sym 35226 display_img_addr[5]
.sym 35230 proc_img_pxl[6]
.sym 35231 $PACKER_VCC_NET
.sym 35233 display_img_addr[3]
.sym 35234 display_img_addr[2]
.sym 35235 display_img_addr[6]
.sym 35237 proc_img_pxl[7]
.sym 35238 display_img_addr[7]
.sym 35244 img_proc.histogram[1][7]
.sym 35245 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 35246 img_proc.histogram[1][1]
.sym 35248 img_proc.histogram[1][5]
.sym 35250 img_proc.histogram[1][3]
.sym 35259 display_img_addr[0]
.sym 35260 display_img_addr[1]
.sym 35262 display_img_addr[2]
.sym 35263 display_img_addr[3]
.sym 35264 display_img_addr[4]
.sym 35265 display_img_addr[5]
.sym 35266 display_img_addr[6]
.sym 35267 display_img_addr[7]
.sym 35268 display_img_addr[8]
.sym 35269 display_img_addr[9]
.sym 35270 clk50mhz_$glb_clk
.sym 35271 proc_fb.ram.0.3.0_RCLKE
.sym 35272 $PACKER_VCC_NET
.sym 35276 proc_img_pxl[7]
.sym 35280 proc_img_pxl[6]
.sym 35286 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 35288 img_proc.col_rg[3]
.sym 35295 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35297 proc_img_addr[7]
.sym 35298 proc_img_addr[6]
.sym 35300 proc_img_pxl[1]
.sym 35303 proc_img_pxl[3]
.sym 35306 proc_img_addr[0]
.sym 35307 proc_img_addr[0]
.sym 35308 proc_img_addr[1]
.sym 35314 proc_img_addr[4]
.sym 35316 proc_img_addr[0]
.sym 35320 proc_img_pxl[5]
.sym 35321 proc_img_addr[6]
.sym 35322 proc_img_addr[7]
.sym 35326 $PACKER_VCC_NET
.sym 35328 proc_img_addr[3]
.sym 35330 proc_img_pxl[4]
.sym 35331 proc_img_addr[1]
.sym 35334 proc_img_addr[2]
.sym 35335 proc_img_addr[9]
.sym 35336 proc_img_addr[8]
.sym 35338 proc_img_addr[5]
.sym 35340 proc_fb.ram.0.3.0_WCLKE
.sym 35345 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 35346 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35347 img_proc.histogram[2][6]
.sym 35348 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35349 img_proc.histogram[2][7]
.sym 35350 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35351 img_proc.histogram[2][1]
.sym 35352 img_proc.histogram[2][5]
.sym 35361 proc_img_addr[0]
.sym 35362 proc_img_addr[1]
.sym 35364 proc_img_addr[2]
.sym 35365 proc_img_addr[3]
.sym 35366 proc_img_addr[4]
.sym 35367 proc_img_addr[5]
.sym 35368 proc_img_addr[6]
.sym 35369 proc_img_addr[7]
.sym 35370 proc_img_addr[8]
.sym 35371 proc_img_addr[9]
.sym 35372 clk50mhz_$glb_clk
.sym 35373 proc_fb.ram.0.3.0_WCLKE
.sym 35375 proc_img_pxl[4]
.sym 35379 proc_img_pxl[5]
.sym 35382 $PACKER_VCC_NET
.sym 35385 proc_img_addr[5]
.sym 35390 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 35392 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 35399 proc_img_addr[9]
.sym 35402 proc_img_addr[8]
.sym 35403 proc_img_pxl[0]
.sym 35404 proc_img_addr[5]
.sym 35406 proc_img_addr[4]
.sym 35408 $PACKER_VCC_NET
.sym 35409 proc_img_pxl[6]
.sym 35416 display_img_addr[4]
.sym 35417 display_img_addr[3]
.sym 35418 display_img_addr[6]
.sym 35419 display_img_addr[5]
.sym 35421 display_img_addr[7]
.sym 35423 display_img_addr[0]
.sym 35425 display_img_addr[8]
.sym 35427 display_img_addr[2]
.sym 35429 proc_img_pxl[2]
.sym 35430 display_img_addr[9]
.sym 35433 proc_fb.ram.0.3.0_RCLKE
.sym 35435 $PACKER_VCC_NET
.sym 35441 proc_img_pxl[3]
.sym 35444 display_img_addr[1]
.sym 35447 img_proc.histogram[2][3]
.sym 35448 proc_img_addr[4]
.sym 35450 display_img_addr[2]
.sym 35451 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 35452 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 35454 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35463 display_img_addr[0]
.sym 35464 display_img_addr[1]
.sym 35466 display_img_addr[2]
.sym 35467 display_img_addr[3]
.sym 35468 display_img_addr[4]
.sym 35469 display_img_addr[5]
.sym 35470 display_img_addr[6]
.sym 35471 display_img_addr[7]
.sym 35472 display_img_addr[8]
.sym 35473 display_img_addr[9]
.sym 35474 clk50mhz_$glb_clk
.sym 35475 proc_fb.ram.0.3.0_RCLKE
.sym 35476 $PACKER_VCC_NET
.sym 35480 proc_img_pxl[3]
.sym 35484 proc_img_pxl[2]
.sym 35489 img_proc.col_rg[3]
.sym 35492 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 35496 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 35498 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 35501 $PACKER_VCC_NET
.sym 35502 proc_fb.ram.1.4.0_RDATA_1
.sym 35504 img_proc.col_rg[5]
.sym 35505 capture_addr[12]
.sym 35506 proc_img_addr[3]
.sym 35507 proc_img_addr[3]
.sym 35508 proc_fb.ram.0.4.0_RCLKE
.sym 35510 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 35521 proc_img_addr[3]
.sym 35525 proc_img_addr[6]
.sym 35526 proc_img_addr[7]
.sym 35527 proc_img_pxl[1]
.sym 35528 proc_fb.ram.0.3.0_WCLKE
.sym 35534 proc_img_addr[4]
.sym 35535 proc_img_addr[1]
.sym 35536 proc_img_addr[0]
.sym 35537 proc_img_addr[9]
.sym 35538 proc_img_addr[2]
.sym 35540 proc_img_addr[8]
.sym 35541 proc_img_pxl[0]
.sym 35542 proc_img_addr[5]
.sym 35546 $PACKER_VCC_NET
.sym 35551 img_proc.col_inframe[5]
.sym 35553 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 35565 proc_img_addr[0]
.sym 35566 proc_img_addr[1]
.sym 35568 proc_img_addr[2]
.sym 35569 proc_img_addr[3]
.sym 35570 proc_img_addr[4]
.sym 35571 proc_img_addr[5]
.sym 35572 proc_img_addr[6]
.sym 35573 proc_img_addr[7]
.sym 35574 proc_img_addr[8]
.sym 35575 proc_img_addr[9]
.sym 35576 clk50mhz_$glb_clk
.sym 35577 proc_fb.ram.0.3.0_WCLKE
.sym 35579 proc_img_pxl[0]
.sym 35583 proc_img_pxl[1]
.sym 35586 $PACKER_VCC_NET
.sym 35591 $PACKER_GND_NET
.sym 35596 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35598 img_proc.col_rg[3]
.sym 35601 $PACKER_GND_NET
.sym 35604 proc_img_addr[2]
.sym 35605 proc_img_addr[9]
.sym 35609 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 35612 proc_img_addr[2]
.sym 35621 display_img_addr[1]
.sym 35622 display_img_addr[2]
.sym 35623 display_img_addr[5]
.sym 35628 display_img_addr[3]
.sym 35629 display_img_addr[0]
.sym 35632 display_img_addr[9]
.sym 35638 proc_img_pxl[6]
.sym 35639 $PACKER_VCC_NET
.sym 35640 display_img_addr[8]
.sym 35642 display_img_addr[6]
.sym 35643 display_img_addr[4]
.sym 35644 display_img_addr[7]
.sym 35646 proc_fb.ram.0.4.0_RCLKE
.sym 35647 proc_img_pxl[7]
.sym 35658 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35667 display_img_addr[0]
.sym 35668 display_img_addr[1]
.sym 35670 display_img_addr[2]
.sym 35671 display_img_addr[3]
.sym 35672 display_img_addr[4]
.sym 35673 display_img_addr[5]
.sym 35674 display_img_addr[6]
.sym 35675 display_img_addr[7]
.sym 35676 display_img_addr[8]
.sym 35677 display_img_addr[9]
.sym 35678 clk50mhz_$glb_clk
.sym 35679 proc_fb.ram.0.4.0_RCLKE
.sym 35680 $PACKER_VCC_NET
.sym 35684 proc_img_pxl[7]
.sym 35688 proc_img_pxl[6]
.sym 35694 img_proc.col_rg[3]
.sym 35704 img_proc.col_inframe[5]
.sym 35705 proc_img_addr[7]
.sym 35709 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 35710 proc_img_addr[6]
.sym 35711 proc_img_pxl[6]
.sym 35715 proc_img_addr[0]
.sym 35716 proc_img_addr[1]
.sym 35723 proc_fb.ram.0.4.0_WCLKE
.sym 35725 $PACKER_VCC_NET
.sym 35730 proc_img_addr[7]
.sym 35731 proc_img_pxl[5]
.sym 35733 proc_img_addr[6]
.sym 35736 proc_img_addr[3]
.sym 35738 proc_img_pxl[4]
.sym 35739 proc_img_addr[1]
.sym 35740 proc_img_addr[0]
.sym 35742 proc_img_addr[2]
.sym 35743 proc_img_addr[9]
.sym 35744 proc_img_addr[8]
.sym 35746 proc_img_addr[5]
.sym 35749 proc_img_addr[4]
.sym 35753 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 35754 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 35756 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 35757 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35758 $PACKER_VCC_NET
.sym 35769 proc_img_addr[0]
.sym 35770 proc_img_addr[1]
.sym 35772 proc_img_addr[2]
.sym 35773 proc_img_addr[3]
.sym 35774 proc_img_addr[4]
.sym 35775 proc_img_addr[5]
.sym 35776 proc_img_addr[6]
.sym 35777 proc_img_addr[7]
.sym 35778 proc_img_addr[8]
.sym 35779 proc_img_addr[9]
.sym 35780 clk50mhz_$glb_clk
.sym 35781 proc_fb.ram.0.4.0_WCLKE
.sym 35783 proc_img_pxl[4]
.sym 35787 proc_img_pxl[5]
.sym 35790 $PACKER_VCC_NET
.sym 35793 proc_img_pxl[4]
.sym 35807 proc_img_addr[9]
.sym 35810 proc_img_addr[8]
.sym 35815 proc_img_addr[4]
.sym 35824 display_img_addr[0]
.sym 35825 display_img_addr[3]
.sym 35826 display_img_addr[4]
.sym 35827 display_img_addr[9]
.sym 35828 display_img_addr[8]
.sym 35830 display_img_addr[6]
.sym 35832 display_img_addr[7]
.sym 35834 proc_fb.ram.0.0.0_RCLKE
.sym 35835 proc_img_pxl[7]
.sym 35836 display_img_addr[5]
.sym 35837 display_img_addr[2]
.sym 35849 proc_img_pxl[6]
.sym 35852 $PACKER_VCC_NET
.sym 35854 display_img_addr[1]
.sym 35871 display_img_addr[0]
.sym 35872 display_img_addr[1]
.sym 35874 display_img_addr[2]
.sym 35875 display_img_addr[3]
.sym 35876 display_img_addr[4]
.sym 35877 display_img_addr[5]
.sym 35878 display_img_addr[6]
.sym 35879 display_img_addr[7]
.sym 35880 display_img_addr[8]
.sym 35881 display_img_addr[9]
.sym 35882 clk50mhz_$glb_clk
.sym 35883 proc_fb.ram.0.0.0_RCLKE
.sym 35884 $PACKER_VCC_NET
.sym 35888 proc_img_pxl[7]
.sym 35892 proc_img_pxl[6]
.sym 35898 $PACKER_VCC_NET
.sym 35899 img_proc.col_rg[5]
.sym 35906 capture.vsync_3up
.sym 35907 img_proc.col_rg[4]
.sym 35910 proc_img_addr[3]
.sym 35912 img_proc.col_inframe[1]
.sym 35925 proc_img_addr[3]
.sym 35927 proc_fb.ram.0.0.0_WCLKE
.sym 35933 proc_img_pxl[5]
.sym 35934 proc_img_addr[7]
.sym 35937 proc_img_addr[6]
.sym 35938 $PACKER_VCC_NET
.sym 35943 proc_img_addr[1]
.sym 35944 proc_img_addr[0]
.sym 35945 proc_img_addr[9]
.sym 35946 proc_img_pxl[4]
.sym 35948 proc_img_addr[8]
.sym 35953 proc_img_addr[4]
.sym 35954 proc_img_addr[5]
.sym 35955 proc_img_addr[2]
.sym 35969 proc_img_addr[0]
.sym 35970 proc_img_addr[1]
.sym 35972 proc_img_addr[2]
.sym 35973 proc_img_addr[3]
.sym 35974 proc_img_addr[4]
.sym 35975 proc_img_addr[5]
.sym 35976 proc_img_addr[6]
.sym 35977 proc_img_addr[7]
.sym 35978 proc_img_addr[8]
.sym 35979 proc_img_addr[9]
.sym 35980 clk50mhz_$glb_clk
.sym 35981 proc_fb.ram.0.0.0_WCLKE
.sym 35983 proc_img_pxl[4]
.sym 35987 proc_img_pxl[5]
.sym 35990 $PACKER_VCC_NET
.sym 36017 proc_img_addr[2]
.sym 36100 proc_img_addr[7]
.sym 36108 proc_img_addr[8]
.sym 36109 proc_img_addr[1]
.sym 36111 proc_img_addr[6]
.sym 36223 orig_img_addr[8]
.sym 36226 orig_img_addr[8]
.sym 36229 $PACKER_VCC_NET
.sym 36383 orig_img_addr[9]
.sym 36384 orig_img_addr[9]
.sym 36385 orig_img_addr[2]
.sym 36386 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36507 proc_img_addr[7]
.sym 36508 proc_img_addr[2]
.sym 36519 $PACKER_VCC_NET
.sym 36620 controller.i_sccb.send_rg[16]
.sym 36630 proc_img_addr[9]
.sym 36753 orig_img_addr[5]
.sym 36755 $PACKER_VCC_NET
.sym 36760 $PACKER_VCC_NET
.sym 36806 orig_img_addr[6]
.sym 36807 orig_img_addr[7]
.sym 36823 orig_img_addr[7]
.sym 36853 orig_img_addr[6]
.sym 36864 clk50mhz_$glb_clk
.sym 36865 rst$SB_IO_IN_$glb_sr
.sym 36874 orig_img_addr[6]
.sym 36877 orig_img_addr[6]
.sym 36892 orig_img_addr[6]
.sym 36893 orig_img_addr[7]
.sym 36894 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 36899 proc_img_pxl[10]
.sym 36907 $PACKER_VCC_NET
.sym 36929 orig_img_addr[9]
.sym 36947 orig_img_addr[9]
.sym 36971 $PACKER_VCC_NET
.sym 36987 clk50mhz_$glb_clk
.sym 36988 rst$SB_IO_IN_$glb_sr
.sym 36997 $PACKER_VCC_NET
.sym 36999 proc_img_addr[7]
.sym 37000 proc_img_addr[8]
.sym 37011 $PACKER_VCC_NET
.sym 37012 proc_fb.dina_SB_LUT4_O_1_I3
.sym 37019 proc_img_pxl[9]
.sym 37031 proc_fb.dina_SB_LUT4_O_1_I2
.sym 37032 cam_fb.ram.2.4.0_RDATA_2
.sym 37033 proc_fb.dina_SB_LUT4_O_2_I3
.sym 37035 proc_fb.dina_SB_LUT4_O_3_I2
.sym 37037 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 37039 proc_fb.dina_SB_LUT4_O_3_I3
.sym 37041 proc_fb.dina_SB_LUT4_O_2_I2
.sym 37042 cam_fb.ram.2.1.0_RDATA_3_SB_LUT4_I0_O
.sym 37046 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 37051 cam_fb.ram.2.4.0_RDATA_3
.sym 37052 proc_fb.dina_SB_LUT4_O_1_I3
.sym 37054 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 37076 proc_fb.dina_SB_LUT4_O_1_I2
.sym 37077 proc_fb.dina_SB_LUT4_O_1_I3
.sym 37078 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 37082 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 37083 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 37084 cam_fb.ram.2.4.0_RDATA_2
.sym 37088 proc_fb.dina_SB_LUT4_O_3_I2
.sym 37089 proc_fb.dina_SB_LUT4_O_3_I3
.sym 37090 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 37093 cam_fb.ram.2.1.0_RDATA_3_SB_LUT4_I0_O
.sym 37094 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 37095 cam_fb.ram.2.4.0_RDATA_3
.sym 37105 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 37107 proc_fb.dina_SB_LUT4_O_2_I3
.sym 37108 proc_fb.dina_SB_LUT4_O_2_I2
.sym 37121 proc_fb.dina_SB_LUT4_O_3_I3
.sym 37123 img_proc.colorpxls_rght[4]
.sym 37126 cam_fb.ram.2.4.0_RDATA_2
.sym 37127 proc_fb.dina_SB_LUT4_O_2_I3
.sym 37130 cam_fb.ram.2.1.0_RDATA_3_SB_LUT4_I0_O
.sym 37142 capture.data_rg3[1]
.sym 37147 capture.red_SB_DFFER_Q_E
.sym 37164 cam_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 37166 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 37170 orig_img_addr[2]
.sym 37174 cam_fb.ram.2.4.0_RDATA_1
.sym 37177 orig_img_addr[8]
.sym 37193 cam_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 37194 cam_fb.ram.2.4.0_RDATA_1
.sym 37195 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 37201 orig_img_addr[8]
.sym 37223 orig_img_addr[2]
.sym 37233 clk50mhz_$glb_clk
.sym 37234 rst$SB_IO_IN_$glb_sr
.sym 37245 proc_img_addr[4]
.sym 37246 orig_img_addr[8]
.sym 37257 $PACKER_VCC_NET
.sym 37262 capture_data[11]
.sym 37269 orig_img_addr[5]
.sym 37296 orig_img_addr[1]
.sym 37298 orig_img_addr[3]
.sym 37318 orig_img_addr[1]
.sym 37335 orig_img_addr[3]
.sym 37356 clk50mhz_$glb_clk
.sym 37357 rst$SB_IO_IN_$glb_sr
.sym 37359 capture_data[8]
.sym 37364 capture_data[10]
.sym 37368 orig_img_addr[9]
.sym 37369 proc_img_pxl[1]
.sym 37380 proc_img_addr[3]
.sym 37383 orig_img_addr[6]
.sym 37385 orig_img_addr[7]
.sym 37392 cam_fb.ram.0.3.0_RCLKE
.sym 37414 capture.data_rg3[1]
.sym 37417 capture.red_SB_DFFER_Q_E
.sym 37441 capture.data_rg3[1]
.sym 37477 capture.data_rg3[1]
.sym 37478 capture.red_SB_DFFER_Q_E
.sym 37479 clk50mhz_$glb_clk
.sym 37480 rst$SB_IO_IN_$glb_sr
.sym 37491 orig_img_addr[3]
.sym 37492 proc_img_addr[8]
.sym 37494 capture_data[10]
.sym 37497 capture_data[9]
.sym 37503 $PACKER_VCC_NET
.sym 37505 orig_img_addr[4]
.sym 37509 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37524 orig_img_addr[2]
.sym 37525 orig_img_addr[3]
.sym 37526 orig_img_addr[1]
.sym 37528 orig_img_addr[6]
.sym 37538 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37544 orig_img_addr[0]
.sym 37545 orig_img_addr[7]
.sym 37546 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37550 orig_img_addr[4]
.sym 37551 orig_img_addr[5]
.sym 37554 $nextpnr_ICESTORM_LC_10$O
.sym 37557 orig_img_addr[0]
.sym 37560 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 37562 orig_img_addr[1]
.sym 37566 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 37567 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37569 orig_img_addr[2]
.sym 37570 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 37572 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 37573 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37575 orig_img_addr[3]
.sym 37576 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 37578 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 37579 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37580 orig_img_addr[4]
.sym 37582 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 37584 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 37585 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37586 orig_img_addr[5]
.sym 37588 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 37590 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 37591 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37593 orig_img_addr[6]
.sym 37594 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 37596 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 37597 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37599 orig_img_addr[7]
.sym 37600 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 37602 clk50mhz_$glb_clk
.sym 37603 rst$SB_IO_IN_$glb_sr
.sym 37604 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37605 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 37606 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3
.sym 37611 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I1
.sym 37612 orig_img_addr[4]
.sym 37615 proc_img_addr[6]
.sym 37618 orig_img_addr[5]
.sym 37621 proc_img_addr[2]
.sym 37622 orig_img_addr[2]
.sym 37624 orig_img_addr[3]
.sym 37627 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 37630 orig_img_addr[0]
.sym 37632 capture.red_SB_DFFER_Q_E
.sym 37633 $PACKER_VCC_NET
.sym 37635 orig_img_addr[5]
.sym 37636 img_proc.colorpxls_left[6]
.sym 37637 orig_img_addr[6]
.sym 37639 capture.red_SB_DFFER_Q_E
.sym 37640 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 37645 orig_img_addr[8]
.sym 37649 orig_img_addr[12]
.sym 37661 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37662 orig_img_addr[9]
.sym 37664 orig_img_addr[11]
.sym 37668 orig_img_addr[0]
.sym 37669 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37671 orig_img_addr[10]
.sym 37677 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 37678 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37680 orig_img_addr[8]
.sym 37681 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 37683 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 37684 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37686 orig_img_addr[9]
.sym 37687 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 37689 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 37690 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37691 orig_img_addr[10]
.sym 37693 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 37695 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 37696 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37698 orig_img_addr[11]
.sym 37699 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 37702 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37704 orig_img_addr[12]
.sym 37705 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 37708 orig_img_addr[11]
.sym 37710 orig_img_addr[10]
.sym 37711 orig_img_addr[12]
.sym 37715 orig_img_addr[0]
.sym 37725 clk50mhz_$glb_clk
.sym 37726 rst$SB_IO_IN_$glb_sr
.sym 37732 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 37734 orig_img_addr[0]
.sym 37735 orig_img_addr[1]
.sym 37737 proc_img_pxl[6]
.sym 37739 orig_img_addr[8]
.sym 37741 cam_fb.ram.0.3.0_RCLKE
.sym 37742 cam_fb.ram.0.4.0_RCLKE
.sym 37743 orig_img_addr[9]
.sym 37744 $PACKER_VCC_NET
.sym 37745 orig_img_addr[1]
.sym 37746 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37747 $PACKER_VCC_NET
.sym 37748 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 37753 proc_img_addr[5]
.sym 37754 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 37758 cam_fb.ram.0.3.0_RCLKE
.sym 37760 img_proc.colorpxls_rght[1]
.sym 37777 orig_img_addr[4]
.sym 37795 orig_img_addr[5]
.sym 37832 orig_img_addr[5]
.sym 37846 orig_img_addr[4]
.sym 37848 clk50mhz_$glb_clk
.sym 37849 rst$SB_IO_IN_$glb_sr
.sym 37861 orig_img_addr[2]
.sym 37862 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 37864 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 37867 orig_img_addr[0]
.sym 37869 cam_fb.ram.1.2.0_RDATA
.sym 37871 proc_fb.dina_SB_LUT4_O_5_I3
.sym 37874 img_proc.colorpxls_rght[8]
.sym 37875 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37876 img_proc.colorpxls_rght[9]
.sym 37880 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 37881 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 37882 proc_img_pxl[2]
.sym 37885 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 37893 img_proc.colorpxls_rght[2]
.sym 37895 img_proc.colorpxls_rght[4]
.sym 37896 img_proc.colorpxls_left[2]
.sym 37897 img_proc.colorpxls_rght[6]
.sym 37898 img_proc.colorpxls_left[8]
.sym 37899 img_proc.colorpxls_left[10]
.sym 37900 img_proc.colorpxls_rght[8]
.sym 37901 img_proc.colorpxls_rght[2]
.sym 37903 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 37908 img_proc.colorpxls_left[6]
.sym 37911 img_proc.colorpxls_rght[10]
.sym 37913 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 37919 img_proc.colorpxls_rght[1]
.sym 37931 img_proc.colorpxls_rght[4]
.sym 37936 img_proc.colorpxls_rght[8]
.sym 37937 img_proc.colorpxls_left[8]
.sym 37938 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 37939 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 37942 img_proc.colorpxls_rght[1]
.sym 37948 img_proc.colorpxls_rght[2]
.sym 37949 img_proc.colorpxls_left[10]
.sym 37950 img_proc.colorpxls_rght[10]
.sym 37951 img_proc.colorpxls_left[2]
.sym 37956 img_proc.colorpxls_rght[2]
.sym 37960 img_proc.colorpxls_rght[6]
.sym 37963 img_proc.colorpxls_left[6]
.sym 37976 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37977 img_proc.colorpxls_rght[1]
.sym 37978 img_proc.colorpxls_rght[0]
.sym 37979 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 37980 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 37983 proc_img_addr[7]
.sym 37984 proc_img_addr[2]
.sym 37988 cam_fb.ram.1.4.0_RDATA
.sym 37989 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37990 proc_fb.ram.0.2.0_RCLKE
.sym 37995 proc_fb.ram.0.2.0_RCLKE
.sym 37997 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38000 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 38003 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 38005 img_proc.colorpxls[6]
.sym 38007 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 38014 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38022 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38026 img_proc.colorpxls_rght[4]
.sym 38027 img_proc.colorpxls_rght[5]
.sym 38028 img_proc.colorpxls_rght[6]
.sym 38029 img_proc.colorpxls_rght[7]
.sym 38033 img_proc.colorpxls_rght[3]
.sym 38034 img_proc.colorpxls_rght[1]
.sym 38040 img_proc.colorpxls_rght[2]
.sym 38041 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 38043 img_proc.colorpxls_rght[0]
.sym 38046 $nextpnr_ICESTORM_LC_18$O
.sym 38049 img_proc.colorpxls_rght[0]
.sym 38052 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 38054 img_proc.colorpxls_rght[1]
.sym 38058 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 38059 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38060 img_proc.colorpxls_rght[2]
.sym 38062 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 38064 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 38065 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38067 img_proc.colorpxls_rght[3]
.sym 38068 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 38070 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 38071 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38072 img_proc.colorpxls_rght[4]
.sym 38074 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 38076 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 38077 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38078 img_proc.colorpxls_rght[5]
.sym 38080 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 38082 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 38083 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38084 img_proc.colorpxls_rght[6]
.sym 38086 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 38088 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 38089 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38090 img_proc.colorpxls_rght[7]
.sym 38092 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 38093 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 38094 clk50mhz_$glb_clk
.sym 38095 rst$SB_IO_IN_$glb_sr
.sym 38096 img_proc.colorpxls_bin01[0]
.sym 38097 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 38098 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38099 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 38100 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 38101 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 38102 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 38103 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38106 proc_img_addr[9]
.sym 38107 display_img_addr[2]
.sym 38108 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 38111 cam_fb.ram.1.0.0_RDATA
.sym 38113 img_proc.colorpxls[5]
.sym 38115 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 38118 cam_fb.ram.1.3.0_RDATA
.sym 38119 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 38120 img_proc.colorpxls_left[6]
.sym 38123 capture.red_SB_DFFER_Q_E
.sym 38124 img_proc.colorpxls_rght[1]
.sym 38125 img_proc.colorpxls_left[6]
.sym 38126 img_proc.colorpxls_rght[0]
.sym 38127 img_proc.colorpxls_rght[5]
.sym 38128 img_proc.colorpxls_left[7]
.sym 38129 img_proc.colorpxls_rght[6]
.sym 38130 img_proc.colorpxls_left[3]
.sym 38131 img_proc.colorpxls[9]
.sym 38132 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 38137 img_proc.colorpxls[4]
.sym 38138 img_proc.colorpxls[8]
.sym 38139 img_proc.colorpxls_left[7]
.sym 38140 img_proc.colorpxls_left[4]
.sym 38141 img_proc.colorpxls_rght[4]
.sym 38142 img_proc.colorpxls_left[5]
.sym 38143 img_proc.colorpxls[7]
.sym 38144 img_proc.colorpxls_rght[7]
.sym 38145 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38147 img_proc.colorpxls_rght[10]
.sym 38148 img_proc.colorpxls_rght[3]
.sym 38149 img_proc.colorpxls_rght[1]
.sym 38150 img_proc.colorpxls_rght[5]
.sym 38151 img_proc.colorpxls_rght[6]
.sym 38152 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 38153 img_proc.colorpxls_rght[8]
.sym 38155 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 38156 img_proc.colorpxls_left[3]
.sym 38157 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38158 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 38159 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38162 img_proc.colorpxls_rght[9]
.sym 38164 img_proc.colorpxls_left[1]
.sym 38169 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 38170 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38172 img_proc.colorpxls_rght[8]
.sym 38173 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 38175 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 38176 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38177 img_proc.colorpxls_rght[9]
.sym 38179 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 38183 img_proc.colorpxls_rght[10]
.sym 38184 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38185 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 38189 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38190 img_proc.colorpxls_rght[6]
.sym 38191 img_proc.colorpxls[7]
.sym 38194 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 38195 img_proc.colorpxls_left[3]
.sym 38196 img_proc.colorpxls_rght[3]
.sym 38197 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 38200 img_proc.colorpxls_rght[7]
.sym 38201 img_proc.colorpxls_rght[4]
.sym 38202 img_proc.colorpxls_left[4]
.sym 38203 img_proc.colorpxls_left[7]
.sym 38206 img_proc.colorpxls[4]
.sym 38207 img_proc.colorpxls[8]
.sym 38208 img_proc.colorpxls_rght[3]
.sym 38209 img_proc.colorpxls_rght[7]
.sym 38212 img_proc.colorpxls_rght[1]
.sym 38213 img_proc.colorpxls_left[1]
.sym 38214 img_proc.colorpxls_left[5]
.sym 38215 img_proc.colorpxls_rght[5]
.sym 38216 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 38217 clk50mhz_$glb_clk
.sym 38218 rst$SB_IO_IN_$glb_sr
.sym 38219 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 38220 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 38221 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38222 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38223 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 38224 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38225 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38226 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38228 orig_img_addr[5]
.sym 38229 orig_img_addr[5]
.sym 38231 img_proc.colorpxls_rght[8]
.sym 38234 $PACKER_VCC_NET
.sym 38241 $PACKER_VCC_NET
.sym 38242 img_proc.colorpxls[8]
.sym 38244 img_proc.colorpxls_rght[10]
.sym 38245 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 38246 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38247 img_proc.colorpxls_left[0]
.sym 38248 img_proc.colorpxls_rght[1]
.sym 38249 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 38252 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 38254 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 38260 img_proc.colorpxls[1]
.sym 38261 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 38262 cam_fb.ram.1.0.0_RDATA_3
.sym 38263 img_proc.colorpxls[3]
.sym 38264 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38265 img_proc.colorpxls_left[0]
.sym 38267 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38268 proc_fb.dina_SB_LUT4_O_7_I1
.sym 38269 proc_fb.dina_SB_LUT4_O_5_I3
.sym 38272 proc_fb.dina_SB_LUT4_O_5_I2
.sym 38273 img_proc.colorpxls[4]
.sym 38275 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 38276 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38277 img_proc.colorpxls[6]
.sym 38281 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38282 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38283 img_proc.colorpxls_left[5]
.sym 38285 img_proc.colorpxls_left[2]
.sym 38287 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38290 img_proc.colorpxls_left[3]
.sym 38293 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38294 img_proc.colorpxls_left[5]
.sym 38295 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38296 img_proc.colorpxls[6]
.sym 38305 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38306 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38307 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38308 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38311 img_proc.colorpxls[3]
.sym 38312 img_proc.colorpxls[4]
.sym 38313 img_proc.colorpxls_left[3]
.sym 38314 img_proc.colorpxls_left[2]
.sym 38319 img_proc.colorpxls[1]
.sym 38320 img_proc.colorpxls_left[0]
.sym 38323 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 38324 cam_fb.ram.1.0.0_RDATA_3
.sym 38325 proc_fb.dina_SB_LUT4_O_7_I1
.sym 38326 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 38335 proc_fb.dina_SB_LUT4_O_5_I2
.sym 38336 proc_fb.dina_SB_LUT4_O_5_I3
.sym 38338 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 38342 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38343 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 38344 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38345 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38346 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 38348 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 38349 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 38350 orig_img_addr[6]
.sym 38353 proc_img_pxl[1]
.sym 38354 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 38355 img_proc.colorpxls[2]
.sym 38356 cam_fb.ram.1.0.0_RDATA_3
.sym 38357 img_proc.colorpxls[7]
.sym 38358 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 38359 img_proc.colorpxls[3]
.sym 38360 proc_fb.dina_SB_LUT4_O_5_I2
.sym 38361 img_proc.colorpxls[4]
.sym 38363 img_proc.colorpxls[5]
.sym 38364 img_proc.colorpxls[1]
.sym 38365 img_proc.colorpxls[6]
.sym 38367 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 38369 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 38370 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38371 img_proc.col_inframe[5]
.sym 38374 proc_img_pxl[2]
.sym 38375 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 38376 img_proc.colorpxls_rght[9]
.sym 38377 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 38386 img_proc.colorpxls_rght[7]
.sym 38388 img_proc.colorpxls_rght[4]
.sym 38391 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 38392 img_proc.colorpxls_rght[2]
.sym 38394 img_proc.colorpxls_rght[3]
.sym 38395 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 38396 img_proc.colorpxls_rght[1]
.sym 38397 img_proc.colorpxls_rght[5]
.sym 38398 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 38399 img_proc.colorpxls_rght[6]
.sym 38402 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 38405 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 38406 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 38411 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 38412 img_proc.colorpxls_rght[0]
.sym 38414 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 38415 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI[1]
.sym 38417 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 38418 img_proc.colorpxls_rght[0]
.sym 38421 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI[2]
.sym 38423 img_proc.colorpxls_rght[1]
.sym 38424 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 38427 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI[3]
.sym 38429 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 38430 img_proc.colorpxls_rght[2]
.sym 38433 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI[4]
.sym 38435 img_proc.colorpxls_rght[3]
.sym 38436 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 38439 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI[5]
.sym 38441 img_proc.colorpxls_rght[4]
.sym 38442 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 38445 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI[6]
.sym 38447 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 38448 img_proc.colorpxls_rght[5]
.sym 38451 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI[7]
.sym 38453 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 38454 img_proc.colorpxls_rght[6]
.sym 38457 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI[8]
.sym 38459 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 38460 img_proc.colorpxls_rght[7]
.sym 38473 $PACKER_VCC_NET
.sym 38475 proc_img_addr[7]
.sym 38476 proc_img_addr[8]
.sym 38477 img_proc.colorpxls[6]
.sym 38478 img_proc.colorpxls[10]
.sym 38479 img_proc.colorpxls[3]
.sym 38481 img_proc.colorpxls[7]
.sym 38482 img_proc.colorpxls[11]
.sym 38489 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38490 img_proc.colorpxls[4]
.sym 38491 cam_fb.ram.0.3.0_WCLKE
.sym 38492 img_proc.colorpxls_bin012[1]
.sym 38493 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 38494 img_proc.colorpxls[6]
.sym 38496 img_proc.colorpxls_bin012[3]
.sym 38497 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 38498 img_proc.colorpxls_bin012[4]
.sym 38499 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 38501 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI[8]
.sym 38509 img_proc.colorpxls_rght[8]
.sym 38510 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38513 img_proc.colorpxls[10]
.sym 38514 img_proc.colorpxls_rght[10]
.sym 38516 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38517 img_proc.colorpxls[5]
.sym 38518 img_proc.colorpxls_rght[1]
.sym 38519 img_proc.colorpxls[6]
.sym 38522 img_proc.colorpxls_rght[4]
.sym 38524 img_proc.colorpxls_rght[5]
.sym 38526 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38527 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38529 img_proc.colorpxls[2]
.sym 38533 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 38535 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 38536 img_proc.colorpxls_rght[9]
.sym 38538 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI[9]
.sym 38540 img_proc.colorpxls_rght[8]
.sym 38541 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 38544 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI[10]
.sym 38546 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38547 img_proc.colorpxls_rght[9]
.sym 38550 $nextpnr_ICESTORM_LC_26$I3
.sym 38552 img_proc.colorpxls_rght[10]
.sym 38553 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 38560 $nextpnr_ICESTORM_LC_26$I3
.sym 38563 img_proc.colorpxls[5]
.sym 38564 img_proc.colorpxls[2]
.sym 38565 img_proc.colorpxls_rght[4]
.sym 38566 img_proc.colorpxls_rght[1]
.sym 38569 img_proc.colorpxls[10]
.sym 38570 img_proc.colorpxls_rght[5]
.sym 38571 img_proc.colorpxls_rght[9]
.sym 38572 img_proc.colorpxls[6]
.sym 38576 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38577 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38578 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38591 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 38592 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 38593 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38594 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38595 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 38601 img_proc.colorpxls[4]
.sym 38602 img_proc.colorpxls[6]
.sym 38605 img_proc.colorpxls[5]
.sym 38607 img_proc.colorpxls[6]
.sym 38608 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 38612 img_proc.colorpxls_bin012[6]
.sym 38613 img_proc.colorpxls_bin012[8]
.sym 38614 img_proc.colorpxls_bin012[7]
.sym 38615 img_proc.colorpxls_bin012[9]
.sym 38617 img_proc.colorpxls_bin012[10]
.sym 38619 img_proc.histogram[0][7]
.sym 38620 img_proc.histogram[0][4]
.sym 38621 img_proc.colorpxls[8]
.sym 38623 img_proc.colorpxls[9]
.sym 38629 proc_fb.dina_SB_LUT4_O_9_I1
.sym 38633 cam_fb.ram.0.0.0_RDATA_1
.sym 38641 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 38655 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 38686 proc_fb.dina_SB_LUT4_O_9_I1
.sym 38687 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 38688 cam_fb.ram.0.0.0_RDATA_1
.sym 38689 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 38712 img_proc.colorpxls_bin012[1]
.sym 38713 img_proc.colorpxls_bin012[2]
.sym 38714 img_proc.colorpxls_bin012[3]
.sym 38715 img_proc.colorpxls_bin012[4]
.sym 38716 img_proc.colorpxls_bin012[5]
.sym 38717 img_proc.colorpxls_bin012[6]
.sym 38718 img_proc.colorpxls_bin012[7]
.sym 38719 orig_img_addr[8]
.sym 38721 proc_img_addr[4]
.sym 38726 img_proc.colorpxls[5]
.sym 38727 $PACKER_VCC_NET
.sym 38730 img_proc.colorpxls[2]
.sym 38737 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 38741 img_proc.histogram[0][3]
.sym 38743 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 38744 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 38745 cam_fb.ram.0.3.0_WCLKE
.sym 38753 proc_fb.dina_SB_LUT4_O_11_I1
.sym 38760 capture_addr[12]
.sym 38761 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 38763 proc_fb.dina_SB_LUT4_O_10_I2
.sym 38764 cam_fb.ram.0.0.0_RDATA_3
.sym 38767 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 38773 proc_img_addr[9]
.sym 38775 capture.pclk_rise_post_SB_LUT4_I0_O
.sym 38777 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 38779 capture_addr[10]
.sym 38785 proc_fb.dina_SB_LUT4_O_10_I2
.sym 38787 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 38791 capture.pclk_rise_post_SB_LUT4_I0_O
.sym 38792 capture_addr[10]
.sym 38793 capture_addr[12]
.sym 38797 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 38799 capture_addr[10]
.sym 38800 capture_addr[12]
.sym 38815 capture_addr[12]
.sym 38817 capture.pclk_rise_post_SB_LUT4_I0_O
.sym 38818 capture_addr[10]
.sym 38821 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 38822 proc_fb.dina_SB_LUT4_O_11_I1
.sym 38823 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 38824 cam_fb.ram.0.0.0_RDATA_3
.sym 38827 proc_img_addr[9]
.sym 38834 img_proc.colorpxls_bin012[8]
.sym 38835 img_proc.colorpxls_bin012[9]
.sym 38836 img_proc.colorpxls_bin012[10]
.sym 38837 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 38838 img_proc.colorpxls_bin012[0]
.sym 38841 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 38843 orig_img_addr[9]
.sym 38847 $PACKER_VCC_NET
.sym 38849 $PACKER_VCC_NET
.sym 38850 img_proc.centroid_tmp_SB_LUT4_O_1_I2
.sym 38852 cam_fb.ram.0.0.0_WCLKE
.sym 38854 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 38855 proc_img_addr[3]
.sym 38856 capture_addr[12]
.sym 38858 img_proc.col_inframe[5]
.sym 38860 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 38862 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 38865 capture_addr[10]
.sym 38866 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38867 img_proc.histogram[0][6]
.sym 38869 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 38875 proc_img_pxl[1]
.sym 38876 img_proc.colorpxls[1]
.sym 38877 img_proc.colorpxls[7]
.sym 38878 img_proc.histogram[0][6]
.sym 38879 img_proc.colorpxls[4]
.sym 38880 img_proc.colorpxls[3]
.sym 38881 img_proc.colorpxls[5]
.sym 38882 img_proc.colorpxls[10]
.sym 38884 img_proc.colorpxls[6]
.sym 38885 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38886 img_proc.colorpxls[11]
.sym 38887 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 38888 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 38889 img_proc.histogram[0][7]
.sym 38890 img_proc.colorpxls[2]
.sym 38891 img_proc.colorpxls[8]
.sym 38892 img_proc.histogram[0][4]
.sym 38893 img_proc.colorpxls[9]
.sym 38894 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38896 img_proc.histogram[0][8]
.sym 38897 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 38898 img_proc.histogram[0][5]
.sym 38900 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38901 img_proc.histogram[0][3]
.sym 38902 img_proc.histogram[0][2]
.sym 38904 img_proc.histogram[0][0]
.sym 38905 img_proc.histogram[0][1]
.sym 38906 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38908 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 38909 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 38910 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 38914 img_proc.histogram[0][6]
.sym 38915 img_proc.colorpxls[7]
.sym 38916 img_proc.histogram[0][5]
.sym 38917 img_proc.colorpxls[6]
.sym 38920 img_proc.colorpxls[2]
.sym 38921 img_proc.histogram[0][4]
.sym 38922 img_proc.colorpxls[5]
.sym 38923 img_proc.histogram[0][1]
.sym 38926 img_proc.histogram[0][8]
.sym 38927 img_proc.colorpxls[9]
.sym 38928 img_proc.colorpxls[3]
.sym 38929 img_proc.histogram[0][2]
.sym 38932 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38933 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38934 img_proc.colorpxls[4]
.sym 38935 img_proc.histogram[0][3]
.sym 38938 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38939 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38940 img_proc.colorpxls[1]
.sym 38941 img_proc.histogram[0][0]
.sym 38944 proc_img_pxl[1]
.sym 38950 img_proc.histogram[0][7]
.sym 38951 img_proc.colorpxls[11]
.sym 38952 img_proc.colorpxls[10]
.sym 38953 img_proc.colorpxls[8]
.sym 38966 orig_img_addr[3]
.sym 38968 proc_img_addr[8]
.sym 38969 proc_img_pxl[2]
.sym 38972 proc_fb.dina_SB_LUT4_O_11_I1
.sym 38982 img_proc.histogram[0][8]
.sym 38983 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 38984 img_proc.histogram[0][5]
.sym 38985 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 38986 img_proc.histogram[0][4]
.sym 38988 img_proc.histogram[0][2]
.sym 38989 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 38990 img_proc.histogram[0][0]
.sym 38992 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 38998 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 39001 img_proc.histogram[0][0]
.sym 39002 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 39004 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 39005 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 39007 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 39008 img_proc.histogram[0][5]
.sym 39010 img_proc.histogram[0][4]
.sym 39011 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 39012 img_proc.histogram[0][2]
.sym 39014 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 39019 img_proc.histogram[0][3]
.sym 39020 img_proc.histogram[0][7]
.sym 39026 img_proc.histogram[0][6]
.sym 39028 img_proc.histogram[0][1]
.sym 39029 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 39030 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 39032 img_proc.histogram[0][0]
.sym 39033 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 39036 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 39038 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 39039 img_proc.histogram[0][1]
.sym 39042 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 39044 img_proc.histogram[0][2]
.sym 39045 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 39048 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 39050 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 39051 img_proc.histogram[0][3]
.sym 39054 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 39056 img_proc.histogram[0][4]
.sym 39057 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 39060 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 39062 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 39063 img_proc.histogram[0][5]
.sym 39066 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 39068 img_proc.histogram[0][6]
.sym 39069 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 39072 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 39074 img_proc.histogram[0][7]
.sym 39075 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 39083 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 39084 img_proc.histogram[0][6]
.sym 39085 img_proc.histogram[0][3]
.sym 39086 img_proc.histogram[0][1]
.sym 39087 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 39091 proc_img_addr[6]
.sym 39093 img_proc.histogram[7][5]
.sym 39096 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 39101 img_proc.colorpxls[9]
.sym 39106 img_proc.histogram[0][7]
.sym 39108 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 39112 img_proc.histogram[0][4]
.sym 39116 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 39126 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 39132 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 39134 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39137 img_proc.histogram[0][8]
.sym 39153 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 39155 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 39156 img_proc.histogram[0][8]
.sym 39159 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[10]
.sym 39161 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39165 $nextpnr_ICESTORM_LC_33$I3
.sym 39168 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 39175 $nextpnr_ICESTORM_LC_33$I3
.sym 39203 img_proc.histogram[0][8]
.sym 39204 img_proc.histogram[0][5]
.sym 39205 img_proc.histogram[0][4]
.sym 39206 img_proc.histogram[0][2]
.sym 39207 img_proc.histogram[0][0]
.sym 39208 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 39209 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39210 img_proc.histogram[0][7]
.sym 39213 proc_img_pxl[6]
.sym 39216 img_proc.histogram[0][1]
.sym 39217 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 39219 $PACKER_VCC_NET
.sym 39220 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 39223 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 39228 img_proc.histogram[0][0]
.sym 39232 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39233 img_proc.histogram[0][3]
.sym 39234 img_proc.histogram[0][7]
.sym 39246 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 39250 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 39254 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 39258 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 39262 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 39273 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 39285 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 39289 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 39297 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 39310 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 39322 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 39323 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 39324 clk50mhz_$glb_clk
.sym 39325 rst$SB_IO_IN_$glb_sr
.sym 39326 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 39327 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39328 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39329 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 39330 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39331 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39332 img_proc.histogram[1][6]
.sym 39333 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39334 orig_img_addr[2]
.sym 39339 $PACKER_VCC_NET
.sym 39340 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 39342 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 39350 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39351 img_proc.histogram[2][8]
.sym 39353 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39354 img_proc.col_inframe[5]
.sym 39355 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 39356 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 39358 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39361 capture_addr[10]
.sym 39367 img_proc.histogram[2][3]
.sym 39369 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39373 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 39374 img_proc.histogram[1][3]
.sym 39375 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 39377 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 39378 img_proc.histogram[1][1]
.sym 39379 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39380 img_proc.histogram[1][5]
.sym 39381 img_proc.histogram[2][1]
.sym 39382 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39389 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39390 img_proc.histogram[2][5]
.sym 39394 img_proc.histogram[0][7]
.sym 39395 img_proc.histogram[2][7]
.sym 39396 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 39400 img_proc.histogram[2][3]
.sym 39401 img_proc.histogram[1][3]
.sym 39402 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39403 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39406 img_proc.histogram[2][5]
.sym 39407 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39408 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39409 img_proc.histogram[1][5]
.sym 39415 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 39418 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39419 img_proc.histogram[1][1]
.sym 39420 img_proc.histogram[2][1]
.sym 39421 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39427 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 39430 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39431 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39432 img_proc.histogram[2][7]
.sym 39433 img_proc.histogram[0][7]
.sym 39438 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 39443 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 39446 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39447 clk50mhz_$glb_clk
.sym 39448 rst$SB_IO_IN_$glb_sr
.sym 39449 img_proc.histogram[3][4]
.sym 39450 img_proc.histogram[3][7]
.sym 39451 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39452 img_proc.histogram[3][8]
.sym 39453 img_proc.histogram[3][2]
.sym 39454 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39455 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39456 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39460 proc_img_addr[2]
.sym 39461 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39464 capture_addr[1]
.sym 39465 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39466 capture.href_rg2
.sym 39468 img_proc.histogram[6][8]
.sym 39469 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39470 capture_addr[2]
.sym 39472 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39473 img_proc.col_rg[3]
.sym 39475 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 39477 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 39481 img_proc.col_rg[4]
.sym 39483 img_proc.col_inframe[2]
.sym 39490 img_proc.col_rg[3]
.sym 39492 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39494 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39500 img_proc.col_inframe[5]
.sym 39503 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 39507 img_proc.col_inframe[4]
.sym 39508 proc_img_addr[4]
.sym 39514 display_img_addr[2]
.sym 39515 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 39516 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 39523 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 39532 proc_img_addr[4]
.sym 39541 display_img_addr[2]
.sym 39547 img_proc.col_rg[3]
.sym 39548 img_proc.col_inframe[5]
.sym 39550 img_proc.col_inframe[4]
.sym 39554 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39555 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 39556 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 39565 img_proc.col_inframe[4]
.sym 39566 img_proc.col_rg[3]
.sym 39567 img_proc.col_inframe[5]
.sym 39569 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39570 clk50mhz_$glb_clk
.sym 39571 rst$SB_IO_IN_$glb_sr
.sym 39572 img_proc.histogram[2][8]
.sym 39573 img_proc.col_inframe[4]
.sym 39574 img_proc.histogram[2][0]
.sym 39575 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39576 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39577 img_proc.histogram[2][4]
.sym 39578 img_proc.histogram[2][2]
.sym 39579 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39586 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39595 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39597 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 39606 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 39617 $PACKER_VCC_NET
.sym 39620 img_proc.col_rg[5]
.sym 39633 img_proc.col_rg[3]
.sym 39641 img_proc.col_rg[4]
.sym 39643 img_proc.col_inframe[2]
.sym 39645 $nextpnr_ICESTORM_LC_19$O
.sym 39648 img_proc.col_rg[3]
.sym 39651 img_proc.hist_bin_SB_LUT4_O_I3[2]
.sym 39653 $PACKER_VCC_NET
.sym 39654 img_proc.col_rg[4]
.sym 39658 $PACKER_VCC_NET
.sym 39659 img_proc.col_rg[5]
.sym 39661 img_proc.hist_bin_SB_LUT4_O_I3[2]
.sym 39671 img_proc.col_inframe[2]
.sym 39695 img_proc.col_inframe[3]
.sym 39698 img_proc.histogram[1][2]
.sym 39699 img_proc.histogram[1][8]
.sym 39700 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 39701 img_proc.histogram[1][0]
.sym 39702 img_proc.histogram[1][4]
.sym 39704 orig_img_addr[5]
.sym 39708 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 39714 $PACKER_VCC_NET
.sym 39715 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 39717 capture.href_rg2
.sym 39737 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 39739 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 39740 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 39741 $PACKER_VCC_NET
.sym 39748 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39752 img_proc.col_inframe[3]
.sym 39757 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 39766 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 39768 $nextpnr_ICESTORM_LC_23$O
.sym 39770 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 39774 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 39777 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 39780 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 39783 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 39786 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 39788 img_proc.col_inframe[3]
.sym 39789 $PACKER_VCC_NET
.sym 39792 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 39794 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 39798 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 39801 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39804 $nextpnr_ICESTORM_LC_24$I3
.sym 39806 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 39810 $nextpnr_ICESTORM_LC_24$COUT
.sym 39813 $PACKER_VCC_NET
.sym 39814 $nextpnr_ICESTORM_LC_24$I3
.sym 39854 $nextpnr_ICESTORM_LC_24$COUT
.sym 39859 $PACKER_VCC_NET
.sym 39864 img_proc.col_rg[4]
.sym 39874 img_proc.col_rg[5]
.sym 39881 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39888 img_proc.col_inframe[0]
.sym 39890 img_proc.col_inframe[1]
.sym 39892 img_proc.col_rg[5]
.sym 39893 img_proc.col_rg[4]
.sym 39894 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39895 $nextpnr_ICESTORM_LC_24$COUT
.sym 39899 img_proc.col_inframe[0]
.sym 39911 img_proc.col_inframe[1]
.sym 39918 img_proc.col_rg[5]
.sym 39923 $PACKER_VCC_NET
.sym 39949 $PACKER_VCC_NET
.sym 40164 controller.i_regs.cnt300ms[5]
.sym 40166 controller.i_regs.cnt300ms[7]
.sym 40293 controller.i_regs.cnt300ms[13]
.sym 40294 controller.i_regs.cnt300ms[14]
.sym 40295 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 40296 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 40297 controller.i_regs.cnt300ms[12]
.sym 40298 controller.i_regs.cnt300ms[11]
.sym 40299 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40303 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 40333 led[2]$SB_IO_OUT
.sym 40335 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 40354 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40451 controller.i_regs.pr_ctrl_st[0]
.sym 40452 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 40453 controller.i_regs.pr_ctrl_st[2]
.sym 40454 controller.i_regs.pr_ctrl_st[4]
.sym 40455 controller.i_regs.cnt300ms[17]
.sym 40456 controller.i_regs.pr_ctrl_st[3]
.sym 40457 controller.i_regs.cnt300ms[18]
.sym 40458 controller.i_regs.cnt300ms[19]
.sym 40577 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40580 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 40581 controller.i_regs.pr_ctrl_st[1]
.sym 40595 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 40603 controller.i_sccb.clr_datarg
.sym 40700 controller.i_sccb.send_rg[18]
.sym 40701 controller.i_sccb.send_rg[19]
.sym 40702 controller.i_sccb.send_rg[17]
.sym 40707 capture.data_rg3[1]
.sym 40712 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40716 led_SB_LUT4_O_I1
.sym 40741 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40763 controller.i_sccb.clr_datarg
.sym 40767 controller.i_sccb.send_rg[15]
.sym 40771 controller.i_sccb.send_rg[15]
.sym 40772 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40773 controller.i_sccb.clr_datarg
.sym 40817 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 40818 clk50mhz_$glb_clk
.sym 40819 rst$SB_IO_IN_$glb_sr
.sym 40848 controller.i_sccb.send_rg[19]
.sym 41075 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 41076 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 41099 controller.i_sccb.clr_datarg
.sym 41207 orig_img_addr[5]
.sym 41210 capture_data[11]
.sym 41322 orig_img_addr[0]
.sym 41323 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41324 orig_img_addr[6]
.sym 41330 cam_fb.ram.0.3.0_RCLKE
.sym 41333 orig_img_addr[7]
.sym 41340 controller.i_sccb.send_rg[19]
.sym 41343 capture_data[8]
.sym 41437 controller.i_sccb.send_rg[21]
.sym 41440 controller.i_sccb.send_rg[20]
.sym 41459 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41477 capture.data_rg3[0]
.sym 41478 capture.red_SB_DFFER_Q_E
.sym 41515 capture.data_rg3[0]
.sym 41546 capture.data_rg3[0]
.sym 41555 capture.red_SB_DFFER_Q_E
.sym 41556 clk50mhz_$glb_clk
.sym 41557 rst$SB_IO_IN_$glb_sr
.sym 41571 orig_img_addr[6]
.sym 41572 capture.red_SB_DFFER_Q_E
.sym 41574 capture_data[8]
.sym 41575 capture_data[6]
.sym 41581 capture.data_rg3[0]
.sym 41586 controller.i_sccb.clr_datarg
.sym 41587 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41687 orig_img_addr[1]
.sym 41694 capture_addr[5]
.sym 41713 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41716 img_proc.colorpxls_left[4]
.sym 41722 orig_img_addr[8]
.sym 41723 orig_img_addr[9]
.sym 41724 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3
.sym 41728 cam_fb.ram.0.4.0_RCLKE
.sym 41729 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I1
.sym 41737 orig_img_addr[0]
.sym 41739 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 41742 orig_img_addr[4]
.sym 41744 orig_img_addr[6]
.sym 41745 orig_img_addr[7]
.sym 41748 orig_img_addr[2]
.sym 41749 orig_img_addr[3]
.sym 41751 orig_img_addr[5]
.sym 41752 orig_img_addr[1]
.sym 41755 cam_fb.ram.0.4.0_RCLKE
.sym 41757 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3
.sym 41758 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I1
.sym 41761 orig_img_addr[2]
.sym 41762 orig_img_addr[3]
.sym 41763 orig_img_addr[1]
.sym 41764 orig_img_addr[0]
.sym 41767 orig_img_addr[8]
.sym 41768 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 41769 orig_img_addr[6]
.sym 41797 orig_img_addr[7]
.sym 41798 orig_img_addr[5]
.sym 41799 orig_img_addr[9]
.sym 41800 orig_img_addr[4]
.sym 41815 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41816 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41817 orig_img_addr[1]
.sym 41819 capture_data[6]
.sym 41821 capture_data[4]
.sym 41822 capture_data[5]
.sym 41823 cam_fb.ram.0.0.0_RCLKE
.sym 41824 cam_fb.ram.0.2.0_RCLKE
.sym 41826 orig_img_addr[7]
.sym 41829 img_proc.colorpxls_left[0]
.sym 41830 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 41831 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 41833 img_proc.colorpxls_left[1]
.sym 41835 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 41836 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 41837 img_proc.colorpxls_bin01[4]
.sym 41838 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 41839 img_proc.colorpxls_bin01[5]
.sym 41860 orig_img_addr[0]
.sym 41863 img_proc.colorpxls[5]
.sym 41909 img_proc.colorpxls[5]
.sym 41921 orig_img_addr[0]
.sym 41925 clk50mhz_$glb_clk
.sym 41926 rst$SB_IO_IN_$glb_sr
.sym 41930 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 41937 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 41938 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 41951 img_proc.colorpxls_bin01[0]
.sym 41952 img_proc.colorpxls_bin01[8]
.sym 41953 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 41954 img_proc.colorpxls_bin01[9]
.sym 41955 img_proc.colorpxls_left[8]
.sym 41956 img_proc.colorpxls_bin01[10]
.sym 41958 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 41959 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41960 img_proc.colorpxls_bin01[1]
.sym 41962 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 41970 img_proc.colorpxls_left[7]
.sym 41973 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 41982 img_proc.colorpxls_left[6]
.sym 41986 img_proc.colorpxls_left[4]
.sym 41988 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 41989 img_proc.colorpxls_left[0]
.sym 41990 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 41991 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 41992 img_proc.colorpxls_left[3]
.sym 41993 img_proc.colorpxls_left[1]
.sym 41994 img_proc.colorpxls_left[2]
.sym 41995 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 41996 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 41997 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 41998 img_proc.colorpxls_left[5]
.sym 41999 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 42000 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 42002 img_proc.colorpxls_left[0]
.sym 42003 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 42006 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 42008 img_proc.colorpxls_left[1]
.sym 42009 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 42012 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 42014 img_proc.colorpxls_left[2]
.sym 42015 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 42018 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 42020 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 42021 img_proc.colorpxls_left[3]
.sym 42024 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 42026 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 42027 img_proc.colorpxls_left[4]
.sym 42030 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 42032 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 42033 img_proc.colorpxls_left[5]
.sym 42036 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 42038 img_proc.colorpxls_left[6]
.sym 42039 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 42042 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 42044 img_proc.colorpxls_left[7]
.sym 42045 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 42052 img_proc.colorpxls_bin01[2]
.sym 42053 img_proc.colorpxls_bin01[3]
.sym 42054 img_proc.colorpxls_bin01[4]
.sym 42055 img_proc.colorpxls_bin01[5]
.sym 42056 img_proc.colorpxls_bin01[6]
.sym 42057 img_proc.colorpxls_bin01[7]
.sym 42062 capture_data[6]
.sym 42063 $PACKER_VCC_NET
.sym 42066 img_proc.colorpxls_left[7]
.sym 42067 orig_img_addr[0]
.sym 42068 $PACKER_VCC_NET
.sym 42070 img_proc.colorpxls_left[6]
.sym 42072 orig_img_addr[6]
.sym 42074 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 42075 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42079 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42080 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 42081 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 42083 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 42084 img_proc.colorpxls[3]
.sym 42085 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 42086 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 42094 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 42098 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 42100 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 42102 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 42103 img_proc.colorpxls_rght[1]
.sym 42104 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42105 img_proc.colorpxls[5]
.sym 42107 img_proc.colorpxls[7]
.sym 42111 img_proc.colorpxls_bin01[4]
.sym 42112 img_proc.colorpxls_rght[0]
.sym 42113 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 42115 img_proc.colorpxls_left[8]
.sym 42117 img_proc.colorpxls_left[10]
.sym 42118 img_proc.colorpxls_left[9]
.sym 42121 img_proc.colorpxls_bin01[6]
.sym 42123 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 42125 img_proc.colorpxls_left[8]
.sym 42126 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 42129 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 42131 img_proc.colorpxls_left[9]
.sym 42132 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 42135 $nextpnr_ICESTORM_LC_30$I3
.sym 42137 img_proc.colorpxls_left[10]
.sym 42138 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 42145 $nextpnr_ICESTORM_LC_30$I3
.sym 42149 img_proc.colorpxls_rght[0]
.sym 42150 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42151 img_proc.colorpxls_rght[1]
.sym 42154 img_proc.colorpxls_rght[0]
.sym 42157 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42160 img_proc.colorpxls[7]
.sym 42161 img_proc.colorpxls_bin01[6]
.sym 42162 img_proc.colorpxls_bin01[4]
.sym 42163 img_proc.colorpxls[5]
.sym 42166 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 42170 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 42171 clk50mhz_$glb_clk
.sym 42172 rst$SB_IO_IN_$glb_sr
.sym 42173 img_proc.colorpxls_bin01[8]
.sym 42174 img_proc.colorpxls_bin01[9]
.sym 42175 img_proc.colorpxls_bin01[10]
.sym 42176 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42177 img_proc.colorpxls_bin01[1]
.sym 42178 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42179 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42180 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 42187 capture_addr[5]
.sym 42193 cam_fb.ram.0.3.0_RCLKE
.sym 42197 img_proc.colorpxls_SB_DFFER_Q_E
.sym 42198 cam_fb.ram.0.1.0_RCLKE
.sym 42199 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 42200 img_proc.colorpxls_left[4]
.sym 42201 img_proc.colorpxls[1]
.sym 42202 img_proc.colorpxls[11]
.sym 42205 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42207 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 42208 img_proc.colorpxls[8]
.sym 42214 img_proc.colorpxls_bin01[0]
.sym 42216 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 42217 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42218 img_proc.colorpxls[11]
.sym 42219 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42220 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 42221 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 42223 img_proc.col_inframe[5]
.sym 42224 img_proc.colorpxls_bin01[2]
.sym 42225 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 42226 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42230 img_proc.colorpxls[1]
.sym 42232 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 42233 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42235 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42236 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42239 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 42240 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42242 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 42243 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42244 img_proc.colorpxls[3]
.sym 42245 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 42248 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42249 img_proc.colorpxls_bin01[0]
.sym 42254 img_proc.colorpxls[11]
.sym 42259 img_proc.colorpxls[1]
.sym 42260 img_proc.colorpxls[3]
.sym 42261 img_proc.colorpxls_bin01[0]
.sym 42262 img_proc.colorpxls_bin01[2]
.sym 42265 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 42266 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 42267 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 42268 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 42271 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42272 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42273 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42274 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42278 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 42279 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42280 img_proc.col_inframe[5]
.sym 42283 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 42284 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42285 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 42291 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42293 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 42294 clk50mhz_$glb_clk
.sym 42295 rst$SB_IO_IN_$glb_sr
.sym 42296 img_proc.colorpxls[1]
.sym 42297 img_proc.colorpxls[0]
.sym 42298 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 42299 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 42300 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 42301 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 42302 img_proc.colorpxls_SB_DFFER_Q_E
.sym 42303 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 42310 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 42312 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 42314 $PACKER_VCC_NET
.sym 42315 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42319 img_proc.col_inframe[5]
.sym 42321 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 42322 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 42323 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 42327 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 42328 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 42329 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 42331 img_proc.colorpxls_left[10]
.sym 42339 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42341 img_proc.colorpxls_left[7]
.sym 42343 img_proc.colorpxls[7]
.sym 42344 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42346 img_proc.colorpxls_left[6]
.sym 42347 img_proc.colorpxls[5]
.sym 42349 img_proc.colorpxls[2]
.sym 42352 img_proc.colorpxls[9]
.sym 42353 img_proc.colorpxls_left[1]
.sym 42354 img_proc.colorpxls[10]
.sym 42355 img_proc.colorpxls_left[10]
.sym 42356 img_proc.colorpxls[11]
.sym 42357 img_proc.colorpxls_left[9]
.sym 42358 cam_fb.ram.0.1.0_RCLKE
.sym 42360 img_proc.colorpxls_left[4]
.sym 42361 img_proc.colorpxls[1]
.sym 42362 img_proc.colorpxls[0]
.sym 42363 img_proc.colorpxls_left[8]
.sym 42364 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42368 img_proc.colorpxls[8]
.sym 42373 img_proc.colorpxls[1]
.sym 42378 cam_fb.ram.0.1.0_RCLKE
.sym 42382 img_proc.colorpxls[8]
.sym 42384 img_proc.colorpxls_left[7]
.sym 42388 img_proc.colorpxls[5]
.sym 42389 img_proc.colorpxls[7]
.sym 42390 img_proc.colorpxls_left[4]
.sym 42391 img_proc.colorpxls_left[6]
.sym 42394 img_proc.colorpxls[0]
.sym 42395 img_proc.colorpxls[1]
.sym 42396 img_proc.colorpxls[7]
.sym 42397 img_proc.colorpxls[2]
.sym 42400 img_proc.colorpxls[10]
.sym 42401 img_proc.colorpxls_left[9]
.sym 42402 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42403 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42406 img_proc.colorpxls[9]
.sym 42408 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42409 img_proc.colorpxls_left[8]
.sym 42412 img_proc.colorpxls[11]
.sym 42413 img_proc.colorpxls_left[1]
.sym 42414 img_proc.colorpxls[2]
.sym 42415 img_proc.colorpxls_left[10]
.sym 42417 clk50mhz_$glb_clk
.sym 42431 img_proc.colorpxls[4]
.sym 42434 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 42435 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 42436 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 42437 img_proc.colorpxls[6]
.sym 42438 $PACKER_VCC_NET
.sym 42441 cam_fb.ram.0.3.0_WCLKE
.sym 42445 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 42447 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 42449 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 42451 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 42453 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 42454 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 42460 img_proc.colorpxls[8]
.sym 42461 img_proc.colorpxls_bin012[6]
.sym 42462 img_proc.colorpxls_bin012[9]
.sym 42464 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 42465 img_proc.colorpxls[6]
.sym 42466 img_proc.colorpxls[5]
.sym 42467 img_proc.colorpxls[3]
.sym 42468 img_proc.colorpxls[1]
.sym 42470 img_proc.colorpxls[9]
.sym 42472 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 42473 img_proc.colorpxls_bin012[8]
.sym 42474 img_proc.colorpxls[11]
.sym 42475 img_proc.colorpxls[7]
.sym 42476 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42479 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42480 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42482 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 42484 img_proc.colorpxls_bin012[2]
.sym 42486 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42487 img_proc.colorpxls_bin012[3]
.sym 42488 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 42489 img_proc.colorpxls[4]
.sym 42490 img_proc.colorpxls_bin012[0]
.sym 42491 img_proc.colorpxls[10]
.sym 42493 img_proc.colorpxls[10]
.sym 42494 img_proc.colorpxls[1]
.sym 42495 img_proc.colorpxls_bin012[9]
.sym 42496 img_proc.colorpxls_bin012[0]
.sym 42499 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 42500 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 42501 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 42502 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 42505 img_proc.colorpxls[7]
.sym 42506 img_proc.colorpxls_bin012[6]
.sym 42507 img_proc.colorpxls_bin012[8]
.sym 42508 img_proc.colorpxls[9]
.sym 42511 img_proc.colorpxls[3]
.sym 42512 img_proc.colorpxls_bin012[3]
.sym 42513 img_proc.colorpxls_bin012[2]
.sym 42514 img_proc.colorpxls[4]
.sym 42517 img_proc.colorpxls[4]
.sym 42518 img_proc.colorpxls[6]
.sym 42519 img_proc.colorpxls[5]
.sym 42520 img_proc.colorpxls[3]
.sym 42529 img_proc.colorpxls[8]
.sym 42530 img_proc.colorpxls[11]
.sym 42531 img_proc.colorpxls[10]
.sym 42532 img_proc.colorpxls[9]
.sym 42535 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42536 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42537 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42538 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42546 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 42547 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42548 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 42549 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 42552 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 42555 img_proc.colorpxls_bin012[6]
.sym 42556 img_proc.colorpxls[9]
.sym 42558 img_proc.colorpxls_bin012[9]
.sym 42560 img_proc.colorpxls_left[6]
.sym 42561 img_proc.colorpxls_bin012[8]
.sym 42562 img_proc.colorpxls[5]
.sym 42563 capture.data_rg3[1]
.sym 42564 img_proc.colorpxls[8]
.sym 42566 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 42568 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42570 img_proc.colorpxls_bin012[2]
.sym 42571 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 42573 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 42576 img_proc.colorpxls_bin012[5]
.sym 42577 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 42583 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 42586 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 42591 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 42596 img_proc.colorpxls_bin012[2]
.sym 42597 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 42598 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 42601 img_proc.colorpxls_bin012[1]
.sym 42602 img_proc.colorpxls_bin012[5]
.sym 42603 img_proc.colorpxls_bin012[6]
.sym 42605 img_proc.colorpxls_bin012[7]
.sym 42607 img_proc.colorpxls_bin012[4]
.sym 42609 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 42611 img_proc.colorpxls_bin012[0]
.sym 42612 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 42613 img_proc.colorpxls_bin012[3]
.sym 42614 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 42615 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 42617 img_proc.colorpxls_bin012[0]
.sym 42618 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 42621 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 42623 img_proc.colorpxls_bin012[1]
.sym 42624 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 42627 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 42629 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 42630 img_proc.colorpxls_bin012[2]
.sym 42633 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 42635 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 42636 img_proc.colorpxls_bin012[3]
.sym 42639 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 42641 img_proc.colorpxls_bin012[4]
.sym 42642 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 42645 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 42647 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 42648 img_proc.colorpxls_bin012[5]
.sym 42651 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 42653 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 42654 img_proc.colorpxls_bin012[6]
.sym 42657 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 42659 img_proc.colorpxls_bin012[7]
.sym 42660 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 42681 capture_addr[5]
.sym 42682 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 42690 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42691 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 42693 img_proc.colorpxls[11]
.sym 42697 img_proc.colorpxls_bin012[0]
.sym 42699 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 42701 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 42706 img_proc.colorpxls[2]
.sym 42707 img_proc.colorpxls[6]
.sym 42710 img_proc.colorpxls_bin012[4]
.sym 42711 img_proc.colorpxls[11]
.sym 42712 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 42713 img_proc.colorpxls_bin012[1]
.sym 42714 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 42717 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 42718 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 42719 img_proc.colorpxls_bin012[5]
.sym 42720 img_proc.colorpxls[5]
.sym 42721 img_proc.colorpxls_bin012[7]
.sym 42722 img_proc.colorpxls_bin012[8]
.sym 42726 img_proc.colorpxls_bin012[10]
.sym 42727 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42729 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 42730 img_proc.colorpxls[8]
.sym 42732 img_proc.colorpxls_bin012[9]
.sym 42737 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 42738 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 42740 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 42741 img_proc.colorpxls_bin012[8]
.sym 42744 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[10]
.sym 42746 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 42747 img_proc.colorpxls_bin012[9]
.sym 42750 $nextpnr_ICESTORM_LC_31$I3
.sym 42752 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 42753 img_proc.colorpxls_bin012[10]
.sym 42760 $nextpnr_ICESTORM_LC_31$I3
.sym 42763 img_proc.colorpxls_bin012[7]
.sym 42764 img_proc.colorpxls[8]
.sym 42766 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42769 img_proc.colorpxls[6]
.sym 42770 img_proc.colorpxls_bin012[5]
.sym 42771 img_proc.colorpxls[5]
.sym 42772 img_proc.colorpxls_bin012[4]
.sym 42775 img_proc.colorpxls_bin012[10]
.sym 42776 img_proc.colorpxls[11]
.sym 42777 img_proc.colorpxls[2]
.sym 42778 img_proc.colorpxls_bin012[1]
.sym 42781 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 42782 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 42784 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 42791 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 42792 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 42793 img_proc.centroid_tmp_SB_LUT4_O_1_I2
.sym 42794 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42795 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 42797 orig_img_addr[0]
.sym 42799 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42814 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 42815 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 42819 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 42830 img_proc.colorpxls_bin012[1]
.sym 42832 img_proc.colorpxls_bin012[3]
.sym 42833 img_proc.colorpxls_bin012[0]
.sym 42835 img_proc.colorpxls_bin012[6]
.sym 42840 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 42842 img_proc.colorpxls_bin012[5]
.sym 42844 img_proc.colorpxls_bin012[7]
.sym 42849 img_proc.colorpxls_bin012[4]
.sym 42852 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42855 img_proc.colorpxls_bin012[2]
.sym 42860 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42861 $nextpnr_ICESTORM_LC_13$O
.sym 42864 img_proc.colorpxls_bin012[0]
.sym 42867 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 42868 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42870 img_proc.colorpxls_bin012[1]
.sym 42871 img_proc.colorpxls_bin012[0]
.sym 42873 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 42874 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42875 img_proc.colorpxls_bin012[2]
.sym 42877 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 42879 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 42880 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42882 img_proc.colorpxls_bin012[3]
.sym 42883 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 42885 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 42886 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42888 img_proc.colorpxls_bin012[4]
.sym 42889 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 42891 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 42892 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42893 img_proc.colorpxls_bin012[5]
.sym 42895 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 42897 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 42898 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42900 img_proc.colorpxls_bin012[6]
.sym 42901 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 42903 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 42904 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42905 img_proc.colorpxls_bin012[7]
.sym 42907 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 42908 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 42909 clk50mhz_$glb_clk
.sym 42910 rst$SB_IO_IN_$glb_sr
.sym 42912 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42913 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42915 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42917 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42918 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42928 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 42937 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 42938 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 42942 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 42943 img_proc.histogram[0][6]
.sym 42945 img_proc.col_inframe[4]
.sym 42946 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 42947 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 42956 img_proc.colorpxls_bin012[0]
.sym 42960 img_proc.colorpxls[8]
.sym 42961 img_proc.colorpxls_bin012[9]
.sym 42970 img_proc.colorpxls_bin012[10]
.sym 42972 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42973 img_proc.colorpxls_bin012_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 42976 img_proc.colorpxls_bin012[8]
.sym 42979 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 42980 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42984 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 42985 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42986 img_proc.colorpxls_bin012[8]
.sym 42988 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 42990 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 42991 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42992 img_proc.colorpxls_bin012[9]
.sym 42994 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 42997 img_proc.colorpxls_bin012[10]
.sym 42998 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43000 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 43003 img_proc.colorpxls_bin012_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 43005 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43010 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43011 img_proc.colorpxls_bin012[0]
.sym 43029 img_proc.colorpxls[8]
.sym 43031 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 43032 clk50mhz_$glb_clk
.sym 43033 rst$SB_IO_IN_$glb_sr
.sym 43034 img_proc.histogram[7][3]
.sym 43035 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43036 img_proc.histogram[7][8]
.sym 43037 img_proc.histogram[7][4]
.sym 43038 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43039 img_proc.colorpxls_bin012_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 43040 img_proc.histogram[7][7]
.sym 43041 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 43045 img_proc.histogram[2][2]
.sym 43050 capture_addr[2]
.sym 43053 $PACKER_VCC_NET
.sym 43055 capture_addr[1]
.sym 43056 img_proc.colorpxls[8]
.sym 43059 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43060 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43063 img_proc.histogram[7][7]
.sym 43064 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 43065 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43067 img_proc.histogram[7][3]
.sym 43068 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43077 img_proc.histogram[7][0]
.sym 43079 img_proc.histogram[7][1]
.sym 43082 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 43083 img_proc.histogram[7][2]
.sym 43084 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 43085 img_proc.histogram[7][6]
.sym 43086 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 43087 img_proc.histogram[7][5]
.sym 43089 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 43090 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 43094 img_proc.histogram[7][4]
.sym 43097 img_proc.histogram[7][7]
.sym 43099 img_proc.histogram[7][3]
.sym 43102 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 43103 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 43106 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 43107 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 43109 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 43110 img_proc.histogram[7][0]
.sym 43113 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 43115 img_proc.histogram[7][1]
.sym 43116 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 43119 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 43121 img_proc.histogram[7][2]
.sym 43122 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 43125 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 43127 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 43128 img_proc.histogram[7][3]
.sym 43131 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 43133 img_proc.histogram[7][4]
.sym 43134 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 43137 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 43139 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 43140 img_proc.histogram[7][5]
.sym 43143 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 43145 img_proc.histogram[7][6]
.sym 43146 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 43149 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 43151 img_proc.histogram[7][7]
.sym 43152 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 43157 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 43158 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 43159 img_proc.histogram[6][2]
.sym 43160 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43161 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43162 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43163 img_proc.histogram[6][3]
.sym 43164 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43171 img_proc.histogram[7][0]
.sym 43172 cam_fb.ram.0.3.0_WCLKE
.sym 43173 img_proc.histogram[7][6]
.sym 43174 capture_addr[5]
.sym 43175 img_proc.histogram[7][1]
.sym 43179 img_proc.histogram[7][2]
.sym 43181 img_proc.histogram[7][8]
.sym 43182 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43184 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43190 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43191 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 43192 img_proc.histogram[5][3]
.sym 43193 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 43200 img_proc.histogram[7][8]
.sym 43208 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43209 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 43210 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 43215 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 43216 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 43219 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43220 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43223 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 43225 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 43228 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 43230 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 43232 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 43233 img_proc.histogram[7][8]
.sym 43236 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 43239 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43242 $nextpnr_ICESTORM_LC_35$I3
.sym 43245 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 43252 $nextpnr_ICESTORM_LC_35$I3
.sym 43256 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 43264 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 43270 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 43273 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43274 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 43276 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43277 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 43278 clk50mhz_$glb_clk
.sym 43279 rst$SB_IO_IN_$glb_sr
.sym 43281 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 43282 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 43283 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 43284 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 43285 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 43286 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 43287 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43294 img_proc.col_inframe[5]
.sym 43296 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43299 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 43301 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 43303 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43308 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43309 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 43310 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 43311 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 43314 img_proc.histogram[7][2]
.sym 43321 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 43322 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 43326 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43330 img_proc.histogram[1][7]
.sym 43332 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 43333 img_proc.histogram[7][7]
.sym 43337 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 43340 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43341 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43342 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 43344 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43347 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 43349 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 43356 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 43362 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 43367 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 43372 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 43378 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 43384 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43386 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 43387 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43390 img_proc.histogram[1][7]
.sym 43391 img_proc.histogram[7][7]
.sym 43392 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43393 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43398 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43400 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 43401 clk50mhz_$glb_clk
.sym 43402 rst$SB_IO_IN_$glb_sr
.sym 43403 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 43404 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43405 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 43406 img_proc.histogram[5][7]
.sym 43407 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 43408 img_proc.histogram[5][3]
.sym 43409 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43410 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43418 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 43422 capture_addr[6]
.sym 43426 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 43427 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 43428 img_proc.histogram[0][4]
.sym 43429 img_proc.col_inframe[4]
.sym 43430 img_proc.histogram[0][2]
.sym 43431 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 43432 img_proc.histogram[6][2]
.sym 43435 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 43436 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43437 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43444 img_proc.histogram[0][8]
.sym 43445 img_proc.histogram[3][7]
.sym 43446 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43447 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43448 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43449 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43450 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43451 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43452 img_proc.histogram[6][8]
.sym 43453 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43454 img_proc.histogram[2][6]
.sym 43456 img_proc.histogram[6][2]
.sym 43457 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43458 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 43459 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43460 img_proc.histogram[2][2]
.sym 43461 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43462 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 43463 img_proc.histogram[5][7]
.sym 43464 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43465 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43466 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43467 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43468 img_proc.histogram[2][8]
.sym 43472 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43474 img_proc.histogram[1][6]
.sym 43475 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43477 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43478 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43479 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43480 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43483 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43484 img_proc.histogram[2][2]
.sym 43485 img_proc.histogram[6][2]
.sym 43486 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43489 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43490 img_proc.histogram[1][6]
.sym 43491 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43492 img_proc.histogram[2][6]
.sym 43495 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43497 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43498 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43501 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43502 img_proc.histogram[6][8]
.sym 43503 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43504 img_proc.histogram[2][8]
.sym 43507 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43508 img_proc.histogram[0][8]
.sym 43509 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43510 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43516 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 43519 img_proc.histogram[3][7]
.sym 43520 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43521 img_proc.histogram[5][7]
.sym 43522 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43523 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 43524 clk50mhz_$glb_clk
.sym 43525 rst$SB_IO_IN_$glb_sr
.sym 43526 img_proc.histogram[3][6]
.sym 43527 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43528 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 43529 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43530 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43531 img_proc.histogram[3][3]
.sym 43532 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43533 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43538 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 43543 capture_addr[3]
.sym 43545 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 43548 capture.vsync_3up
.sym 43556 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 43557 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43559 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 43561 img_proc.col_rg[4]
.sym 43567 img_proc.histogram[3][4]
.sym 43570 img_proc.histogram[3][8]
.sym 43574 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43575 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 43576 img_proc.col_inframe[4]
.sym 43584 img_proc.col_rg[3]
.sym 43585 img_proc.col_inframe[5]
.sym 43587 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 43588 img_proc.histogram[0][4]
.sym 43589 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43591 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 43594 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 43597 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43601 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 43606 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43612 img_proc.col_inframe[5]
.sym 43613 img_proc.col_rg[3]
.sym 43614 img_proc.col_inframe[4]
.sym 43620 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 43624 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 43630 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43631 img_proc.histogram[3][4]
.sym 43632 img_proc.histogram[0][4]
.sym 43633 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43636 img_proc.col_inframe[5]
.sym 43638 img_proc.col_inframe[4]
.sym 43639 img_proc.col_rg[3]
.sym 43644 img_proc.histogram[3][8]
.sym 43645 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43646 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 43647 clk50mhz_$glb_clk
.sym 43648 rst$SB_IO_IN_$glb_sr
.sym 43649 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43650 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43651 img_proc.histogram[5][2]
.sym 43652 img_proc.histogram[5][0]
.sym 43653 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43654 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43655 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43656 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 43661 img_proc.histogram[0][0]
.sym 43670 capture.vsync_3up
.sym 43674 img_proc.histogram[1][0]
.sym 43680 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 43692 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43694 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 43698 $PACKER_VCC_NET
.sym 43699 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 43701 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 43702 img_proc.col_rg[3]
.sym 43703 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 43704 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43705 img_proc.histogram[1][4]
.sym 43708 img_proc.histogram[2][0]
.sym 43709 img_proc.histogram[5][0]
.sym 43711 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 43717 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 43718 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43719 img_proc.histogram[2][4]
.sym 43721 img_proc.col_rg[4]
.sym 43725 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 43729 img_proc.col_rg[3]
.sym 43730 img_proc.col_rg[4]
.sym 43731 $PACKER_VCC_NET
.sym 43735 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 43743 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 43747 img_proc.histogram[2][4]
.sym 43748 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43749 img_proc.histogram[1][4]
.sym 43750 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43756 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 43759 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 43765 img_proc.histogram[5][0]
.sym 43766 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43767 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43768 img_proc.histogram[2][0]
.sym 43769 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 43770 clk50mhz_$glb_clk
.sym 43771 rst$SB_IO_IN_$glb_sr
.sym 43772 img_proc.histogram[3][1]
.sym 43777 img_proc.histogram[3][0]
.sym 43778 img_proc.histogram[3][5]
.sym 43785 img_proc.col_inframe[5]
.sym 43786 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43791 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43802 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 43816 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 43817 img_proc.col_rg[3]
.sym 43819 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 43826 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 43829 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 43831 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 43838 img_proc.col_rg[4]
.sym 43846 img_proc.col_rg[3]
.sym 43866 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 43872 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 43877 img_proc.col_rg[4]
.sym 43882 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 43889 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 43892 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 43893 clk50mhz_$glb_clk
.sym 43894 rst$SB_IO_IN_$glb_sr
.sym 43908 capture_addr[5]
.sym 43913 img_proc.col_rg[3]
.sym 43914 capture_addr[9]
.sym 43916 capture_addr[6]
.sym 44032 capture.href_rg2
.sym 44219 led[2]$SB_IO_OUT
.sym 44233 led[2]$SB_IO_OUT
.sym 44242 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 44243 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 44244 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 44245 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 44246 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 44247 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 44248 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 44287 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44301 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44304 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 44306 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 44316 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44317 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 44318 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44328 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44329 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 44330 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44363 clk50mhz_$glb_clk
.sym 44364 rst$SB_IO_IN_$glb_sr
.sym 44369 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 44370 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 44371 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 44372 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 44373 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 44374 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 44375 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 44376 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 44402 controller.i_regs.cnt300ms[5]
.sym 44405 led[0]$SB_IO_OUT
.sym 44423 led_SB_LUT4_O_I1
.sym 44438 led[1]$SB_IO_OUT
.sym 44448 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 44452 controller.i_regs.cnt300ms[18]
.sym 44453 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44455 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44456 controller.i_regs.cnt300ms[7]
.sym 44458 controller.i_regs.cnt300ms[17]
.sym 44461 controller.i_regs.cnt300ms[19]
.sym 44463 controller.i_regs.cnt300ms[13]
.sym 44464 controller.i_regs.cnt300ms[14]
.sym 44465 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44466 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 44468 controller.i_regs.cnt300ms[11]
.sym 44469 controller.i_regs.cnt300ms[23]
.sym 44473 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 44474 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44475 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 44476 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 44486 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 44487 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44488 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44491 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44492 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 44494 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44497 controller.i_regs.cnt300ms[17]
.sym 44498 controller.i_regs.cnt300ms[11]
.sym 44499 controller.i_regs.cnt300ms[7]
.sym 44500 controller.i_regs.cnt300ms[19]
.sym 44503 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 44504 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44506 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44510 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 44511 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44512 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44515 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44517 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 44518 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44521 controller.i_regs.cnt300ms[23]
.sym 44522 controller.i_regs.cnt300ms[18]
.sym 44523 controller.i_regs.cnt300ms[13]
.sym 44524 controller.i_regs.cnt300ms[14]
.sym 44526 clk50mhz_$glb_clk
.sym 44527 rst$SB_IO_IN_$glb_sr
.sym 44528 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 44529 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 44530 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 44531 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 44532 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 44533 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 44534 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 44535 controller.i_regs.cnt300ms[23]
.sym 44542 controller.i_regs.cnt300ms[12]
.sym 44544 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 44550 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44562 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44563 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44570 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44572 controller.i_regs.pr_ctrl_st[4]
.sym 44573 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44574 controller.i_regs.pr_ctrl_st[3]
.sym 44575 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 44576 controller.i_regs.pr_ctrl_st[1]
.sym 44578 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44580 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44581 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44585 controller.i_regs.pr_ctrl_st[0]
.sym 44588 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 44589 led_SB_LUT4_O_I1
.sym 44594 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 44595 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 44596 controller.i_regs.pr_ctrl_st[4]
.sym 44602 led_SB_LUT4_O_I1
.sym 44603 controller.i_regs.pr_ctrl_st[1]
.sym 44604 controller.i_regs.pr_ctrl_st[0]
.sym 44605 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44608 controller.i_regs.pr_ctrl_st[4]
.sym 44610 controller.i_regs.pr_ctrl_st[3]
.sym 44611 controller.i_regs.pr_ctrl_st[0]
.sym 44614 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 44615 controller.i_regs.pr_ctrl_st[3]
.sym 44616 controller.i_regs.pr_ctrl_st[4]
.sym 44617 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44620 controller.i_regs.pr_ctrl_st[4]
.sym 44622 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44623 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44626 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 44627 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44628 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44632 controller.i_regs.pr_ctrl_st[3]
.sym 44633 controller.i_regs.pr_ctrl_st[0]
.sym 44634 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44639 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44640 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44641 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 44644 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44646 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 44647 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44649 clk50mhz_$glb_clk
.sym 44650 rst$SB_IO_IN_$glb_sr
.sym 44661 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44663 controller.i_regs.pr_ctrl_st[0]
.sym 44682 controller.i_sccb.pr_sccb_st[0]
.sym 44694 controller.i_regs.pr_ctrl_st[2]
.sym 44698 controller.i_sccb.pr_sccb_st[0]
.sym 44699 rst$SB_IO_IN
.sym 44700 led_SB_LUT4_O_I1
.sym 44723 controller.i_regs.pr_ctrl_st[1]
.sym 44743 led_SB_LUT4_O_I1
.sym 44744 controller.i_sccb.pr_sccb_st[0]
.sym 44745 rst$SB_IO_IN
.sym 44746 controller.i_regs.pr_ctrl_st[2]
.sym 44761 controller.i_sccb.pr_sccb_st[0]
.sym 44762 led_SB_LUT4_O_I1
.sym 44763 controller.i_regs.pr_ctrl_st[2]
.sym 44764 rst$SB_IO_IN
.sym 44768 controller.i_regs.pr_ctrl_st[2]
.sym 44769 led_SB_LUT4_O_I1
.sym 44770 controller.i_regs.pr_ctrl_st[1]
.sym 44772 clk50mhz_$glb_clk
.sym 44773 rst$SB_IO_IN_$glb_sr
.sym 44801 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44818 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44823 controller.i_sccb.send_rg[16]
.sym 44824 controller.i_sccb.clr_datarg
.sym 44834 controller.i_sccb.send_rg[18]
.sym 44836 controller.i_sccb.send_rg[17]
.sym 44866 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44868 controller.i_sccb.send_rg[17]
.sym 44869 controller.i_sccb.clr_datarg
.sym 44873 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44874 controller.i_sccb.clr_datarg
.sym 44875 controller.i_sccb.send_rg[18]
.sym 44878 controller.i_sccb.send_rg[16]
.sym 44879 controller.i_sccb.clr_datarg
.sym 44880 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44894 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 44895 clk50mhz_$glb_clk
.sym 44896 rst$SB_IO_IN_$glb_sr
.sym 45051 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45169 controller.i_sccb.pr_sccb_st[0]
.sym 45281 capture_data[8]
.sym 45294 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45399 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 45513 controller.i_sccb.send_rg[22]
.sym 45543 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45561 controller.i_sccb.send_rg[19]
.sym 45569 controller.i_sccb.clr_datarg
.sym 45574 controller.i_sccb.send_rg[20]
.sym 45578 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45598 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45599 controller.i_sccb.send_rg[20]
.sym 45600 controller.i_sccb.clr_datarg
.sym 45616 controller.i_sccb.send_rg[19]
.sym 45617 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45619 controller.i_sccb.clr_datarg
.sym 45632 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 45633 clk50mhz_$glb_clk
.sym 45634 rst$SB_IO_IN_$glb_sr
.sym 45637 controller.i_sccb.cnt_phases[1]
.sym 45639 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 45641 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 45642 controller.i_sccb.cnt_phases[0]
.sym 45661 controller.i_sccb.pr_sccb_st[0]
.sym 45761 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 45763 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 45764 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 45765 controller.i_sccb.pr_sccb_st[0]
.sym 45785 controller.i_sccb.pr_sccb_st[4]
.sym 45789 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 45807 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45821 orig_img_addr[1]
.sym 45830 orig_img_addr[0]
.sym 45868 orig_img_addr[0]
.sym 45870 orig_img_addr[1]
.sym 45871 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45879 clk50mhz_$glb_clk
.sym 45880 rst$SB_IO_IN_$glb_sr
.sym 45882 controller.i_sccb.cnt_sclk_div4[1]
.sym 45883 controller.i_sccb.cnt_sclk_div4[2]
.sym 45884 controller.i_sccb.cnt_sclk_div4[3]
.sym 45885 controller.i_sccb.cnt_sclk_div4[4]
.sym 45886 controller.i_sccb.cnt_sclk_div4[5]
.sym 45887 controller.i_sccb.cnt_sclk_div4[6]
.sym 45888 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 45909 img_proc.colorpxls_bin01[2]
.sym 45911 img_proc.colorpxls_bin01[3]
.sym 45922 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 45927 img_proc.colorpxls_bin01[2]
.sym 45928 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 45929 img_proc.colorpxls_bin01[3]
.sym 45933 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 45935 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 45940 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 45943 img_proc.colorpxls_bin01[6]
.sym 45945 img_proc.colorpxls_bin01[7]
.sym 45946 img_proc.colorpxls_bin01[4]
.sym 45948 img_proc.colorpxls_bin01[5]
.sym 45949 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 45950 img_proc.colorpxls_bin01[0]
.sym 45951 img_proc.colorpxls_bin01[1]
.sym 45952 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 45953 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 45954 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 45956 img_proc.colorpxls_bin01[0]
.sym 45957 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 45960 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 45962 img_proc.colorpxls_bin01[1]
.sym 45963 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 45966 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 45968 img_proc.colorpxls_bin01[2]
.sym 45969 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 45972 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 45974 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 45975 img_proc.colorpxls_bin01[3]
.sym 45978 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 45980 img_proc.colorpxls_bin01[4]
.sym 45981 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 45984 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 45986 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 45987 img_proc.colorpxls_bin01[5]
.sym 45990 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 45992 img_proc.colorpxls_bin01[6]
.sym 45993 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 45996 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 45998 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 45999 img_proc.colorpxls_bin01[7]
.sym 46005 controller.i_sccb.pr_sccb_st[4]
.sym 46010 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 46014 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 46015 img_proc.colorpxls[1]
.sym 46016 controller.i_sccb.clr_datarg
.sym 46021 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 46024 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 46026 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 46028 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46029 img_proc.colorpxls_bin01[6]
.sym 46031 img_proc.colorpxls_bin01[7]
.sym 46039 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 46040 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 46053 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 46057 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 46061 img_proc.colorpxls_bin01[8]
.sym 46063 img_proc.colorpxls_bin01[9]
.sym 46065 img_proc.colorpxls_bin01[10]
.sym 46071 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 46077 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 46079 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 46080 img_proc.colorpxls_bin01[8]
.sym 46083 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 46085 img_proc.colorpxls_bin01[9]
.sym 46086 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 46089 $nextpnr_ICESTORM_LC_32$I3
.sym 46091 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 46092 img_proc.colorpxls_bin01[10]
.sym 46099 $nextpnr_ICESTORM_LC_32$I3
.sym 46128 controller.i_sccb.cnt_8bits[1]
.sym 46129 controller.i_sccb.cnt_8bits[2]
.sym 46130 controller.i_sccb.cnt_8bits[0]
.sym 46131 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 46133 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 46137 img_proc.histogram[7][4]
.sym 46142 $PACKER_VCC_NET
.sym 46145 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 46149 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 46151 img_proc.colorpxls[1]
.sym 46153 img_proc.colorpxls_SB_DFFER_Q_E
.sym 46162 img_proc.colorpxls[5]
.sym 46172 img_proc.colorpxls_bin01[1]
.sym 46174 img_proc.colorpxls_bin01[6]
.sym 46175 img_proc.colorpxls_bin01[7]
.sym 46179 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 46180 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46184 img_proc.colorpxls_bin01[0]
.sym 46187 img_proc.colorpxls_bin01[3]
.sym 46188 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46194 img_proc.colorpxls_bin01[2]
.sym 46196 img_proc.colorpxls_bin01[4]
.sym 46197 img_proc.colorpxls_bin01[5]
.sym 46200 $nextpnr_ICESTORM_LC_14$O
.sym 46203 img_proc.colorpxls_bin01[0]
.sym 46206 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 46208 img_proc.colorpxls_bin01[1]
.sym 46212 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 46213 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46214 img_proc.colorpxls_bin01[2]
.sym 46216 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 46218 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 46219 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46221 img_proc.colorpxls_bin01[3]
.sym 46222 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 46224 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 46225 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46226 img_proc.colorpxls_bin01[4]
.sym 46228 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 46230 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 46231 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46232 img_proc.colorpxls_bin01[5]
.sym 46234 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 46236 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 46237 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46239 img_proc.colorpxls_bin01[6]
.sym 46240 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 46242 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 46243 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46245 img_proc.colorpxls_bin01[7]
.sym 46246 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 46247 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 46248 clk50mhz_$glb_clk
.sym 46249 rst$SB_IO_IN_$glb_sr
.sym 46268 img_proc.colorpxls_left[1]
.sym 46275 img_proc.colorpxls[8]
.sym 46277 img_proc.colorpxls[9]
.sym 46279 img_proc.colorpxls[1]
.sym 46281 img_proc.colorpxls[11]
.sym 46282 img_proc.colorpxls[2]
.sym 46284 img_proc.colorpxls[3]
.sym 46285 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 46286 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 46291 img_proc.colorpxls_bin01[0]
.sym 46292 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46293 img_proc.colorpxls_bin01[10]
.sym 46294 img_proc.colorpxls_bin01[3]
.sym 46295 img_proc.colorpxls_bin01[1]
.sym 46296 img_proc.colorpxls_bin01[5]
.sym 46297 img_proc.colorpxls[11]
.sym 46298 img_proc.colorpxls_bin01[7]
.sym 46299 img_proc.colorpxls[8]
.sym 46301 img_proc.colorpxls[9]
.sym 46302 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 46304 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46307 img_proc.colorpxls_bin01[8]
.sym 46309 img_proc.colorpxls[2]
.sym 46311 img_proc.colorpxls[4]
.sym 46316 img_proc.colorpxls_bin01[9]
.sym 46319 img_proc.colorpxls[10]
.sym 46321 img_proc.colorpxls[6]
.sym 46323 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 46324 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46326 img_proc.colorpxls_bin01[8]
.sym 46327 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 46329 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 46330 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46331 img_proc.colorpxls_bin01[9]
.sym 46333 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 46336 img_proc.colorpxls_bin01[10]
.sym 46337 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46339 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 46342 img_proc.colorpxls_bin01[5]
.sym 46343 img_proc.colorpxls_bin01[1]
.sym 46344 img_proc.colorpxls[6]
.sym 46345 img_proc.colorpxls[2]
.sym 46348 img_proc.colorpxls_bin01[1]
.sym 46349 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46350 img_proc.colorpxls_bin01[0]
.sym 46354 img_proc.colorpxls_bin01[3]
.sym 46355 img_proc.colorpxls[4]
.sym 46356 img_proc.colorpxls[9]
.sym 46357 img_proc.colorpxls_bin01[8]
.sym 46360 img_proc.colorpxls_bin01[9]
.sym 46361 img_proc.colorpxls[9]
.sym 46362 img_proc.colorpxls_bin01[8]
.sym 46363 img_proc.colorpxls[10]
.sym 46366 img_proc.colorpxls_bin01[7]
.sym 46367 img_proc.colorpxls_bin01[10]
.sym 46368 img_proc.colorpxls[8]
.sym 46369 img_proc.colorpxls[11]
.sym 46370 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 46371 clk50mhz_$glb_clk
.sym 46372 rst$SB_IO_IN_$glb_sr
.sym 46375 img_proc.colorpxls[2]
.sym 46376 img_proc.colorpxls[3]
.sym 46377 img_proc.colorpxls[4]
.sym 46378 img_proc.colorpxls[5]
.sym 46379 img_proc.colorpxls[6]
.sym 46380 img_proc.colorpxls[7]
.sym 46383 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 46397 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 46398 img_proc.colorpxls[4]
.sym 46399 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 46402 img_proc.colorpxls[6]
.sym 46403 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 46404 img_proc.colorpxls[7]
.sym 46405 img_proc.colorpxls[10]
.sym 46414 img_proc.colorpxls[1]
.sym 46415 img_proc.colorpxls[0]
.sym 46418 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46422 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46423 img_proc.colorpxls[0]
.sym 46425 img_proc.colorpxls_SB_DFFER_Q_E
.sym 46432 img_proc.colorpxls[2]
.sym 46433 img_proc.colorpxls[3]
.sym 46439 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 46444 img_proc.colorpxls[6]
.sym 46445 img_proc.colorpxls[7]
.sym 46447 img_proc.colorpxls[1]
.sym 46448 img_proc.colorpxls[0]
.sym 46449 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46454 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46456 img_proc.colorpxls[0]
.sym 46461 img_proc.colorpxls[0]
.sym 46465 img_proc.colorpxls[6]
.sym 46474 img_proc.colorpxls[3]
.sym 46478 img_proc.colorpxls[7]
.sym 46483 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 46484 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46492 img_proc.colorpxls[2]
.sym 46493 img_proc.colorpxls_SB_DFFER_Q_E
.sym 46494 clk50mhz_$glb_clk
.sym 46495 rst$SB_IO_IN_$glb_sr
.sym 46496 img_proc.colorpxls[8]
.sym 46497 img_proc.colorpxls[9]
.sym 46498 img_proc.colorpxls[10]
.sym 46499 img_proc.colorpxls[11]
.sym 46503 img_proc.colorpxls[5]
.sym 46508 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46511 img_proc.colorpxls[3]
.sym 46513 img_proc.colorpxls[7]
.sym 46520 img_proc.colorpxls[2]
.sym 46521 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 46522 img_proc.colorpxls[3]
.sym 46523 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 46525 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46526 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46527 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 46528 img_proc.colorpxls_bin67[2]
.sym 46531 img_proc.colorpxls[9]
.sym 46540 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 46541 $PACKER_VCC_NET
.sym 46544 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 46547 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 46549 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 46550 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 46551 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 46552 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 46561 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 46569 $nextpnr_ICESTORM_LC_28$O
.sym 46571 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 46575 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 46578 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 46581 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 46584 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 46587 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 46590 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 46593 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 46595 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 46599 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 46601 $PACKER_VCC_NET
.sym 46602 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 46605 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 46607 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 46611 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 46613 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 46620 img_proc.colorpxls_bin67[1]
.sym 46621 img_proc.colorpxls_bin67[2]
.sym 46622 img_proc.colorpxls_bin67[3]
.sym 46623 img_proc.colorpxls_bin67[4]
.sym 46624 img_proc.colorpxls_bin67[5]
.sym 46625 img_proc.colorpxls_bin67[6]
.sym 46626 img_proc.colorpxls_bin67[7]
.sym 46629 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 46634 img_proc.colorpxls[11]
.sym 46638 img_proc.colorpxls[8]
.sym 46640 img_proc.colorpxls_SB_DFFER_Q_E
.sym 46642 img_proc.colorpxls[10]
.sym 46643 img_proc.colorpxls[10]
.sym 46644 img_proc.colorpxls_bin67[4]
.sym 46645 img_proc.colorpxls[11]
.sym 46648 img_proc.colorpxls[5]
.sym 46650 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 46651 img_proc.colorpxls[1]
.sym 46654 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 46655 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 46662 img_proc.colorpxls[10]
.sym 46666 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 46668 img_proc.colorpxls[4]
.sym 46670 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 46679 img_proc.colorpxls_bin67[3]
.sym 46680 img_proc.colorpxls[2]
.sym 46682 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 46685 img_proc.colorpxls_bin67[1]
.sym 46690 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 46692 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 46694 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 46698 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 46701 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 46704 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[11]
.sym 46707 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 46710 $nextpnr_ICESTORM_LC_29$I3
.sym 46712 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 46720 $nextpnr_ICESTORM_LC_29$I3
.sym 46723 img_proc.colorpxls[4]
.sym 46724 img_proc.colorpxls_bin67[1]
.sym 46725 img_proc.colorpxls_bin67[3]
.sym 46726 img_proc.colorpxls[2]
.sym 46731 img_proc.colorpxls[10]
.sym 46735 img_proc.colorpxls[4]
.sym 46742 img_proc.colorpxls_bin67[8]
.sym 46743 img_proc.colorpxls_bin67[9]
.sym 46744 img_proc.colorpxls_bin67[10]
.sym 46745 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 46746 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 46747 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 46748 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46749 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46758 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 46768 img_proc.colorpxls[8]
.sym 46769 img_proc.colorpxls[9]
.sym 46770 img_proc.colorpxls[2]
.sym 46771 img_proc.colorpxls[1]
.sym 46772 img_proc.colorpxls[3]
.sym 46774 img_proc.colorpxls_bin67[0]
.sym 46776 img_proc.colorpxls_bin67[7]
.sym 46777 img_proc.colorpxls[10]
.sym 46784 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 46785 img_proc.colorpxls_bin67[2]
.sym 46786 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 46787 img_proc.colorpxls_bin67[4]
.sym 46788 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 46789 img_proc.colorpxls_bin67[6]
.sym 46790 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 46792 img_proc.colorpxls_bin67[1]
.sym 46794 img_proc.colorpxls_bin67[3]
.sym 46795 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 46796 img_proc.colorpxls_bin67[5]
.sym 46797 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 46798 img_proc.colorpxls_bin67[7]
.sym 46800 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 46801 img_proc.colorpxls_bin67[0]
.sym 46806 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 46815 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 46817 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 46818 img_proc.colorpxls_bin67[0]
.sym 46821 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 46823 img_proc.colorpxls_bin67[1]
.sym 46824 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 46827 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 46829 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 46830 img_proc.colorpxls_bin67[2]
.sym 46833 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 46835 img_proc.colorpxls_bin67[3]
.sym 46836 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 46839 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 46841 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 46842 img_proc.colorpxls_bin67[4]
.sym 46845 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 46847 img_proc.colorpxls_bin67[5]
.sym 46848 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 46851 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 46853 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 46854 img_proc.colorpxls_bin67[6]
.sym 46857 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 46859 img_proc.colorpxls_bin67[7]
.sym 46860 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 46867 img_proc.colorpxls_bin67[0]
.sym 46889 img_proc.colorpxls[5]
.sym 46890 img_proc.colorpxls[4]
.sym 46892 img_proc.histogram[7][0]
.sym 46893 img_proc.colorpxls[10]
.sym 46894 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 46895 img_proc.colorpxls[6]
.sym 46896 img_proc.colorpxls[7]
.sym 46898 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 46900 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 46901 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 46906 img_proc.colorpxls_bin67[8]
.sym 46907 img_proc.colorpxls_bin67[9]
.sym 46908 img_proc.colorpxls_bin67[10]
.sym 46910 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 46911 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 46912 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 46913 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 46914 img_proc.colorpxls_bin67[4]
.sym 46915 img_proc.colorpxls_bin67[9]
.sym 46917 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 46918 img_proc.colorpxls[5]
.sym 46920 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 46926 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 46928 img_proc.colorpxls[8]
.sym 46929 img_proc.colorpxls[9]
.sym 46936 img_proc.colorpxls_bin67[7]
.sym 46937 img_proc.colorpxls[10]
.sym 46938 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 46940 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 46941 img_proc.colorpxls_bin67[8]
.sym 46944 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[10]
.sym 46946 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 46947 img_proc.colorpxls_bin67[9]
.sym 46950 $nextpnr_ICESTORM_LC_25$I3
.sym 46952 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 46953 img_proc.colorpxls_bin67[10]
.sym 46960 $nextpnr_ICESTORM_LC_25$I3
.sym 46963 img_proc.colorpxls[8]
.sym 46964 img_proc.colorpxls_bin67[7]
.sym 46965 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 46970 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 46971 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 46972 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 46975 img_proc.colorpxls[10]
.sym 46976 img_proc.colorpxls_bin67[4]
.sym 46977 img_proc.colorpxls_bin67[9]
.sym 46978 img_proc.colorpxls[5]
.sym 46981 img_proc.colorpxls[9]
.sym 47002 img_proc.centroid_tmp_SB_LUT4_O_1_I2
.sym 47005 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47008 capture.blue_SB_DFFER_Q_E
.sym 47012 img_proc.colorpxls[2]
.sym 47014 img_proc.colorpxls[3]
.sym 47017 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 47020 img_proc.col_inframe[5]
.sym 47021 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 47022 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47023 img_proc.colorpxls[9]
.sym 47030 img_proc.colorpxls[2]
.sym 47034 img_proc.colorpxls[11]
.sym 47035 img_proc.histogram[7][7]
.sym 47037 img_proc.histogram[7][3]
.sym 47038 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47039 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47040 img_proc.histogram[7][4]
.sym 47042 img_proc.colorpxls[8]
.sym 47046 img_proc.histogram[7][0]
.sym 47049 img_proc.colorpxls[5]
.sym 47050 img_proc.colorpxls[4]
.sym 47051 img_proc.histogram[7][1]
.sym 47052 img_proc.colorpxls[1]
.sym 47053 img_proc.colorpxls[10]
.sym 47056 img_proc.colorpxls[7]
.sym 47057 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47058 img_proc.histogram[7][6]
.sym 47068 img_proc.histogram[7][3]
.sym 47069 img_proc.colorpxls[5]
.sym 47070 img_proc.colorpxls[4]
.sym 47071 img_proc.histogram[7][4]
.sym 47074 img_proc.colorpxls[8]
.sym 47075 img_proc.histogram[7][0]
.sym 47076 img_proc.histogram[7][7]
.sym 47077 img_proc.colorpxls[1]
.sym 47086 img_proc.colorpxls[8]
.sym 47087 img_proc.colorpxls[10]
.sym 47088 img_proc.histogram[7][7]
.sym 47089 img_proc.colorpxls[11]
.sym 47098 img_proc.histogram[7][6]
.sym 47099 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47100 img_proc.colorpxls[7]
.sym 47104 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47105 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47106 img_proc.colorpxls[2]
.sym 47107 img_proc.histogram[7][1]
.sym 47111 img_proc.histogram[7][2]
.sym 47112 img_proc.histogram[7][0]
.sym 47113 img_proc.histogram[7][5]
.sym 47115 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 47116 img_proc.histogram[7][6]
.sym 47117 img_proc.histogram[7][1]
.sym 47124 capture.pclk_rise
.sym 47138 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 47141 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 47142 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 47143 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 47145 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 47153 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47154 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 47156 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47158 img_proc.col_inframe[4]
.sym 47159 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47161 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 47162 img_proc.histogram[7][8]
.sym 47166 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47167 img_proc.colorpxls[6]
.sym 47170 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 47172 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 47173 img_proc.col_rg[3]
.sym 47174 img_proc.colorpxls[3]
.sym 47175 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 47176 img_proc.histogram[7][2]
.sym 47178 img_proc.histogram[7][5]
.sym 47179 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 47180 img_proc.col_inframe[5]
.sym 47182 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47183 img_proc.colorpxls[9]
.sym 47188 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47191 img_proc.histogram[7][5]
.sym 47192 img_proc.colorpxls[3]
.sym 47193 img_proc.histogram[7][2]
.sym 47194 img_proc.colorpxls[6]
.sym 47199 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 47206 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 47210 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47211 img_proc.colorpxls[9]
.sym 47212 img_proc.histogram[7][8]
.sym 47215 img_proc.col_rg[3]
.sym 47216 img_proc.col_inframe[4]
.sym 47217 img_proc.col_inframe[5]
.sym 47218 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 47224 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 47227 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47228 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47229 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47230 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 47231 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 47232 clk50mhz_$glb_clk
.sym 47233 rst$SB_IO_IN_$glb_sr
.sym 47234 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47236 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 47238 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47239 img_proc.histogram[6][7]
.sym 47240 img_proc.histogram[6][6]
.sym 47241 img_proc.histogram[6][1]
.sym 47249 capture_addr[1]
.sym 47253 img_proc.histogram[7][2]
.sym 47255 capture_addr[3]
.sym 47258 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 47259 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 47261 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 47262 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47264 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 47265 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 47267 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 47275 img_proc.col_inframe[4]
.sym 47277 img_proc.histogram[7][5]
.sym 47278 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47279 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47280 img_proc.histogram[0][3]
.sym 47282 img_proc.col_inframe[5]
.sym 47283 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 47285 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 47286 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47288 img_proc.histogram[7][3]
.sym 47289 img_proc.histogram[6][3]
.sym 47290 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47291 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47292 img_proc.histogram[0][5]
.sym 47293 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 47294 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47295 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 47296 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47297 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47298 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47301 img_proc.histogram[5][3]
.sym 47302 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 47305 img_proc.col_rg[3]
.sym 47308 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47309 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47310 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47311 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47314 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 47315 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 47317 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 47323 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 47326 img_proc.histogram[6][3]
.sym 47327 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47328 img_proc.histogram[0][3]
.sym 47329 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47332 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47333 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47334 img_proc.histogram[7][5]
.sym 47335 img_proc.histogram[0][5]
.sym 47338 img_proc.col_inframe[5]
.sym 47339 img_proc.col_inframe[4]
.sym 47340 img_proc.col_rg[3]
.sym 47347 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47350 img_proc.histogram[5][3]
.sym 47351 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47352 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47353 img_proc.histogram[7][3]
.sym 47354 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 47355 clk50mhz_$glb_clk
.sym 47356 rst$SB_IO_IN_$glb_sr
.sym 47357 img_proc.histogram[6][4]
.sym 47358 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 47359 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47360 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47361 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 47362 img_proc.histogram[6][5]
.sym 47363 img_proc.histogram[6][8]
.sym 47364 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 47374 img_proc.histogram[0][6]
.sym 47375 img_proc.histogram[6][2]
.sym 47379 img_proc.col_inframe[4]
.sym 47381 img_proc.histogram[3][6]
.sym 47383 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47384 img_proc.histogram[7][0]
.sym 47387 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 47388 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47389 img_proc.histogram[3][1]
.sym 47390 img_proc.histogram[6][4]
.sym 47398 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 47401 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47402 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 47403 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47408 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 47409 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47411 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47414 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 47418 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 47426 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 47427 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 47429 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 47430 $nextpnr_ICESTORM_LC_20$O
.sym 47433 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 47436 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 47437 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47438 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 47440 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 47442 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 47443 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47445 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 47446 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 47448 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 47449 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47450 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 47452 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 47454 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 47455 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47457 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 47458 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 47460 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 47461 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47463 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 47464 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 47466 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 47467 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47468 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 47470 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 47472 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 47473 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47474 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 47476 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 47480 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47481 img_proc.histogram[5][4]
.sym 47482 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 47483 img_proc.histogram[5][5]
.sym 47484 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 47485 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 47486 img_proc.histogram[5][1]
.sym 47487 img_proc.histogram[5][8]
.sym 47496 capture_addr[8]
.sym 47498 capture_addr[9]
.sym 47499 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47501 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 47502 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 47505 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47506 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47507 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47512 img_proc.col_inframe[5]
.sym 47513 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 47515 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 47516 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 47521 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47522 img_proc.histogram[7][8]
.sym 47523 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 47524 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47525 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47527 img_proc.histogram[7][2]
.sym 47528 img_proc.histogram[5][4]
.sym 47529 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47530 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47532 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 47534 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47536 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 47538 img_proc.col_inframe[5]
.sym 47539 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47540 img_proc.col_inframe[4]
.sym 47541 img_proc.histogram[3][2]
.sym 47542 img_proc.col_rg[3]
.sym 47544 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47545 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47546 img_proc.histogram[7][4]
.sym 47547 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47548 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47552 img_proc.histogram[5][8]
.sym 47554 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47556 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 47557 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 47560 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47561 img_proc.histogram[5][8]
.sym 47562 img_proc.histogram[7][8]
.sym 47563 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47566 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47567 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47568 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47569 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47575 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 47578 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47579 img_proc.col_inframe[4]
.sym 47580 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47581 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47584 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47590 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47591 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47592 img_proc.histogram[7][4]
.sym 47593 img_proc.histogram[5][4]
.sym 47596 img_proc.col_inframe[5]
.sym 47597 img_proc.histogram[3][2]
.sym 47598 img_proc.col_rg[3]
.sym 47599 img_proc.histogram[7][2]
.sym 47600 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 47601 clk50mhz_$glb_clk
.sym 47602 rst$SB_IO_IN_$glb_sr
.sym 47603 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47604 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 47605 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47606 img_proc.histogram[4][3]
.sym 47607 img_proc.histogram[4][7]
.sym 47608 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47609 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47610 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47619 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47624 img_proc.histogram[5][4]
.sym 47627 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47628 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 47629 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47630 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 47631 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 47632 img_proc.histogram[4][1]
.sym 47633 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 47645 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47649 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47650 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47651 img_proc.histogram[0][2]
.sym 47652 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47653 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 47656 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 47657 img_proc.histogram[3][3]
.sym 47658 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47660 img_proc.col_rg[3]
.sym 47661 img_proc.col_inframe[4]
.sym 47662 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47663 img_proc.histogram[4][3]
.sym 47664 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47665 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47666 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47669 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47671 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 47672 img_proc.col_inframe[5]
.sym 47673 img_proc.histogram[1][0]
.sym 47674 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47675 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 47680 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 47683 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47684 img_proc.histogram[3][3]
.sym 47685 img_proc.histogram[4][3]
.sym 47686 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47689 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47690 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47691 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47692 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47695 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47696 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 47697 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47698 img_proc.histogram[1][0]
.sym 47701 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 47702 img_proc.histogram[0][2]
.sym 47703 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47704 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47710 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47714 img_proc.col_inframe[4]
.sym 47715 img_proc.col_rg[3]
.sym 47716 img_proc.col_inframe[5]
.sym 47719 img_proc.col_inframe[5]
.sym 47720 img_proc.col_rg[3]
.sym 47721 img_proc.col_inframe[4]
.sym 47723 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 47724 clk50mhz_$glb_clk
.sym 47725 rst$SB_IO_IN_$glb_sr
.sym 47727 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47728 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 47732 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47733 img_proc.histogram[5][6]
.sym 47739 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47747 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 47750 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 47752 img_proc.histogram[4][4]
.sym 47754 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47755 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 47757 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 47767 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47768 img_proc.col_inframe[4]
.sym 47769 img_proc.histogram[5][2]
.sym 47771 img_proc.col_inframe[5]
.sym 47772 img_proc.histogram[3][0]
.sym 47773 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47774 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47776 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 47777 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 47781 img_proc.histogram[3][5]
.sym 47784 img_proc.histogram[4][8]
.sym 47785 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 47786 img_proc.histogram[4][5]
.sym 47787 img_proc.histogram[1][8]
.sym 47791 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 47793 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47794 img_proc.histogram[1][2]
.sym 47795 img_proc.col_rg[3]
.sym 47797 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47800 img_proc.col_inframe[5]
.sym 47801 img_proc.col_inframe[4]
.sym 47803 img_proc.col_rg[3]
.sym 47806 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47807 img_proc.histogram[5][2]
.sym 47808 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47809 img_proc.histogram[1][2]
.sym 47814 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 47820 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 47824 img_proc.histogram[1][8]
.sym 47825 img_proc.histogram[4][8]
.sym 47826 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47827 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47830 img_proc.histogram[3][0]
.sym 47833 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47836 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47837 img_proc.histogram[3][5]
.sym 47838 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47839 img_proc.histogram[4][5]
.sym 47842 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 47843 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47844 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47846 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 47847 clk50mhz_$glb_clk
.sym 47848 rst$SB_IO_IN_$glb_sr
.sym 47850 img_proc.histogram[4][8]
.sym 47851 img_proc.histogram[4][1]
.sym 47852 img_proc.histogram[4][5]
.sym 47854 img_proc.histogram[4][2]
.sym 47856 img_proc.histogram[4][4]
.sym 47881 img_proc.histogram[3][1]
.sym 47901 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 47903 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 47916 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 47917 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 47925 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 47954 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 47962 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 47969 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 47970 clk50mhz_$glb_clk
.sym 47971 rst$SB_IO_IN_$glb_sr
.sym 48293 led[1]$SB_IO_OUT
.sym 48296 led[0]$SB_IO_OUT
.sym 48312 led[0]$SB_IO_OUT
.sym 48317 led[1]$SB_IO_OUT
.sym 48318 controller.i_regs.cnt300ms[1]
.sym 48319 controller.i_regs.cnt300ms[0]
.sym 48320 controller.i_regs.cnt300ms[6]
.sym 48321 controller.i_regs.cnt300ms[2]
.sym 48322 controller.i_regs.cnt300ms[3]
.sym 48323 controller.i_regs.cnt300ms[4]
.sym 48325 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48368 controller.i_regs.cnt300ms[5]
.sym 48370 controller.i_regs.cnt300ms[7]
.sym 48376 controller.i_regs.cnt300ms[1]
.sym 48377 controller.i_regs.cnt300ms[0]
.sym 48378 controller.i_regs.cnt300ms[6]
.sym 48380 controller.i_regs.cnt300ms[3]
.sym 48381 controller.i_regs.cnt300ms[4]
.sym 48385 controller.i_regs.cnt300ms[0]
.sym 48387 controller.i_regs.cnt300ms[2]
.sym 48392 $nextpnr_ICESTORM_LC_3$O
.sym 48394 controller.i_regs.cnt300ms[0]
.sym 48398 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 48400 controller.i_regs.cnt300ms[1]
.sym 48402 controller.i_regs.cnt300ms[0]
.sym 48404 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 48407 controller.i_regs.cnt300ms[2]
.sym 48408 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 48410 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 48412 controller.i_regs.cnt300ms[3]
.sym 48414 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 48416 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 48418 controller.i_regs.cnt300ms[4]
.sym 48420 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 48422 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 48425 controller.i_regs.cnt300ms[5]
.sym 48426 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 48428 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 48431 controller.i_regs.cnt300ms[6]
.sym 48432 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 48434 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 48437 controller.i_regs.cnt300ms[7]
.sym 48438 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 48446 controller.i_regs.cnt300ms[10]
.sym 48447 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48448 controller.i_regs.cnt300ms[15]
.sym 48449 controller.i_regs.cnt300ms[9]
.sym 48450 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 48451 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 48452 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 48453 controller.i_regs.cnt300ms[8]
.sym 48461 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 48478 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 48481 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 48494 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48508 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 48518 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 48528 controller.i_regs.cnt300ms[12]
.sym 48529 controller.i_regs.cnt300ms[11]
.sym 48532 controller.i_regs.cnt300ms[13]
.sym 48533 controller.i_regs.cnt300ms[14]
.sym 48546 controller.i_regs.cnt300ms[8]
.sym 48547 controller.i_regs.cnt300ms[10]
.sym 48549 controller.i_regs.cnt300ms[15]
.sym 48550 controller.i_regs.cnt300ms[9]
.sym 48555 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 48557 controller.i_regs.cnt300ms[8]
.sym 48559 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 48561 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 48563 controller.i_regs.cnt300ms[9]
.sym 48565 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 48567 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 48569 controller.i_regs.cnt300ms[10]
.sym 48571 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 48573 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 48575 controller.i_regs.cnt300ms[11]
.sym 48577 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 48579 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 48581 controller.i_regs.cnt300ms[12]
.sym 48583 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 48585 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 48587 controller.i_regs.cnt300ms[13]
.sym 48589 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 48591 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 48593 controller.i_regs.cnt300ms[14]
.sym 48595 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 48597 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 48600 controller.i_regs.cnt300ms[15]
.sym 48601 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 48605 controller.i_regs.cnt300ms[16]
.sym 48607 controller.i_regs.cnt300ms[20]
.sym 48608 controller.i_regs.cnt300ms[22]
.sym 48612 controller.i_regs.cnt300ms[21]
.sym 48623 controller.i_regs.cnt300ms[5]
.sym 48628 controller.i_regs.cnt300ms[15]
.sym 48640 $PACKER_VCC_NET
.sym 48641 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 48647 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 48650 controller.i_regs.cnt300ms[17]
.sym 48652 controller.i_regs.cnt300ms[18]
.sym 48653 controller.i_regs.cnt300ms[23]
.sym 48661 controller.i_regs.cnt300ms[19]
.sym 48662 controller.i_regs.cnt300ms[16]
.sym 48664 controller.i_regs.cnt300ms[20]
.sym 48665 controller.i_regs.cnt300ms[22]
.sym 48666 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 48669 controller.i_regs.cnt300ms[21]
.sym 48678 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 48681 controller.i_regs.cnt300ms[16]
.sym 48682 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 48684 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 48686 controller.i_regs.cnt300ms[17]
.sym 48688 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 48690 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 48693 controller.i_regs.cnt300ms[18]
.sym 48694 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 48696 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 48698 controller.i_regs.cnt300ms[19]
.sym 48700 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 48702 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 48705 controller.i_regs.cnt300ms[20]
.sym 48706 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 48708 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 48711 controller.i_regs.cnt300ms[21]
.sym 48712 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 48714 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 48716 controller.i_regs.cnt300ms[22]
.sym 48718 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 48721 controller.i_regs.cnt300ms[23]
.sym 48722 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 48723 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 48724 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 48726 clk50mhz_$glb_clk
.sym 48727 rst$SB_IO_IN_$glb_sr
.sym 48756 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 48884 $PACKER_VCC_NET
.sym 49128 $PACKER_VCC_NET
.sym 49234 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 49359 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 49492 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 49635 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 49640 controller.i_sccb.send_rg[21]
.sym 49659 controller.i_sccb.clr_datarg
.sym 49669 controller.i_sccb.send_rg[21]
.sym 49670 controller.i_sccb.clr_datarg
.sym 49671 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 49709 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 49710 clk50mhz_$glb_clk
.sym 49711 rst$SB_IO_IN_$glb_sr
.sym 49714 controller.i_sccb.send_rg[23]
.sym 49722 img_proc.colorpxls[5]
.sym 49736 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 49745 controller.i_sccb.clr_datarg
.sym 49755 controller.i_sccb.cnt_phases[1]
.sym 49756 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 49760 controller.i_sccb.pr_sccb_st[0]
.sym 49764 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 49768 controller.i_sccb.cnt_phases[0]
.sym 49798 controller.i_sccb.cnt_phases[1]
.sym 49799 controller.i_sccb.pr_sccb_st[0]
.sym 49800 controller.i_sccb.cnt_phases[0]
.sym 49801 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 49810 controller.i_sccb.cnt_phases[1]
.sym 49812 controller.i_sccb.cnt_phases[0]
.sym 49823 controller.i_sccb.pr_sccb_st[0]
.sym 49825 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 49828 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 49829 controller.i_sccb.cnt_phases[1]
.sym 49830 controller.i_sccb.pr_sccb_st[0]
.sym 49831 controller.i_sccb.cnt_phases[0]
.sym 49832 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 49833 clk50mhz_$glb_clk
.sym 49834 rst$SB_IO_IN_$glb_sr
.sym 49836 controller.i_sccb.cnt_4sclk[1]
.sym 49839 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 49841 controller.i_sccb.cnt_4sclk[0]
.sym 49842 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 49855 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 49859 controller.i_sccb.send_rg[23]
.sym 49861 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 49870 controller.i_sccb.cnt_4sclk[1]
.sym 49880 controller.i_sccb.cnt_sclk_div4[4]
.sym 49881 controller.i_sccb.cnt_sclk_div4[5]
.sym 49882 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 49890 controller.i_sccb.cnt_sclk_div4[6]
.sym 49891 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 49896 controller.i_sccb.clr_datarg
.sym 49899 controller.i_sccb.pr_sccb_st[0]
.sym 49902 controller.i_sccb.pr_sccb_st[4]
.sym 49904 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 49906 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 49907 controller.i_sccb.pr_sccb_st[0]
.sym 49927 controller.i_sccb.pr_sccb_st[4]
.sym 49929 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 49940 controller.i_sccb.pr_sccb_st[0]
.sym 49941 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 49945 controller.i_sccb.cnt_sclk_div4[4]
.sym 49946 controller.i_sccb.cnt_sclk_div4[6]
.sym 49947 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 49948 controller.i_sccb.cnt_sclk_div4[5]
.sym 49951 controller.i_sccb.pr_sccb_st[0]
.sym 49952 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 49953 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 49954 controller.i_sccb.clr_datarg
.sym 49956 clk50mhz_$glb_clk
.sym 49957 rst$SB_IO_IN_$glb_sr
.sym 49959 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 49960 controller.i_sccb.cnt_sclk_div4[0]
.sym 49961 controller.i_sccb.pr_sccb_st[3]
.sym 49962 controller.i_sccb.clr_datarg
.sym 49965 controller.i_sccb.pr_sccb_st[2]
.sym 49971 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 49975 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 49978 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 49984 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 49986 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 50004 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 50011 controller.i_sccb.cnt_sclk_div4[4]
.sym 50012 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 50017 controller.i_sccb.cnt_sclk_div4[0]
.sym 50018 controller.i_sccb.cnt_sclk_div4[3]
.sym 50020 controller.i_sccb.cnt_sclk_div4[5]
.sym 50021 controller.i_sccb.cnt_sclk_div4[6]
.sym 50024 controller.i_sccb.cnt_sclk_div4[1]
.sym 50025 controller.i_sccb.cnt_sclk_div4[2]
.sym 50031 $nextpnr_ICESTORM_LC_6$O
.sym 50034 controller.i_sccb.cnt_sclk_div4[0]
.sym 50037 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 50038 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 50039 controller.i_sccb.cnt_sclk_div4[1]
.sym 50041 controller.i_sccb.cnt_sclk_div4[0]
.sym 50043 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 50044 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 50045 controller.i_sccb.cnt_sclk_div4[2]
.sym 50047 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 50049 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 50050 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 50052 controller.i_sccb.cnt_sclk_div4[3]
.sym 50053 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 50055 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 50056 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 50057 controller.i_sccb.cnt_sclk_div4[4]
.sym 50059 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 50061 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 50062 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 50064 controller.i_sccb.cnt_sclk_div4[5]
.sym 50065 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 50069 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 50070 controller.i_sccb.cnt_sclk_div4[6]
.sym 50071 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 50074 controller.i_sccb.cnt_sclk_div4[2]
.sym 50075 controller.i_sccb.cnt_sclk_div4[1]
.sym 50076 controller.i_sccb.cnt_sclk_div4[3]
.sym 50077 controller.i_sccb.cnt_sclk_div4[0]
.sym 50079 clk50mhz_$glb_clk
.sym 50080 rst$SB_IO_IN_$glb_sr
.sym 50082 sdat_on
.sym 50083 sdat_out_SB_LUT4_O_I0
.sym 50084 sdat_out
.sym 50085 ov7670_sioc$SB_IO_OUT
.sym 50088 ov7670_sioc_SB_LUT4_O_I1
.sym 50107 cam_fb.ram.0.3.0_RCLKE
.sym 50109 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50111 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 50114 $PACKER_VCC_NET
.sym 50115 controller.i_sccb.pr_sccb_st[2]
.sym 50131 controller.i_sccb.pr_sccb_st[4]
.sym 50134 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 50137 controller.i_sccb.pr_sccb_st[2]
.sym 50146 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 50161 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 50162 controller.i_sccb.pr_sccb_st[4]
.sym 50163 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 50164 controller.i_sccb.pr_sccb_st[2]
.sym 50191 controller.i_sccb.pr_sccb_st[2]
.sym 50194 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 50202 clk50mhz_$glb_clk
.sym 50203 rst$SB_IO_IN_$glb_sr
.sym 50205 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 50239 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 50247 controller.i_sccb.cnt_8bits[2]
.sym 50248 controller.i_sccb.cnt_8bits[0]
.sym 50256 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 50258 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 50259 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 50262 controller.i_sccb.cnt_8bits[1]
.sym 50272 controller.i_sccb.cnt_8bits[0]
.sym 50274 $PACKER_VCC_NET
.sym 50275 controller.i_sccb.pr_sccb_st[2]
.sym 50277 $nextpnr_ICESTORM_LC_5$O
.sym 50279 controller.i_sccb.cnt_8bits[0]
.sym 50283 controller.i_sccb.cnt_8bits_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 50284 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 50285 $PACKER_VCC_NET
.sym 50286 controller.i_sccb.cnt_8bits[1]
.sym 50287 controller.i_sccb.cnt_8bits[0]
.sym 50290 controller.i_sccb.cnt_8bits[2]
.sym 50291 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 50293 controller.i_sccb.cnt_8bits_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 50296 controller.i_sccb.cnt_8bits[0]
.sym 50298 controller.i_sccb.pr_sccb_st[2]
.sym 50302 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 50303 controller.i_sccb.cnt_8bits[0]
.sym 50304 controller.i_sccb.cnt_8bits[2]
.sym 50305 controller.i_sccb.cnt_8bits[1]
.sym 50314 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 50315 controller.i_sccb.pr_sccb_st[2]
.sym 50324 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 50325 clk50mhz_$glb_clk
.sym 50326 rst$SB_IO_IN_$glb_sr
.sym 50343 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 50350 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 50352 img_proc.colorpxls[6]
.sym 50354 img_proc.colorpxls[7]
.sym 50362 img_proc.colorpxls[3]
.sym 50468 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 50474 img_proc.colorpxls[4]
.sym 50476 img_proc.colorpxls[5]
.sym 50478 img_proc.colorpxls[6]
.sym 50481 img_proc.colorpxls[9]
.sym 50492 img_proc.colorpxls[0]
.sym 50493 img_proc.colorpxls[2]
.sym 50496 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50499 img_proc.colorpxls[1]
.sym 50502 img_proc.colorpxls_SB_DFFER_Q_E
.sym 50504 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50505 img_proc.colorpxls[6]
.sym 50510 img_proc.colorpxls[3]
.sym 50511 img_proc.colorpxls[4]
.sym 50512 img_proc.colorpxls[5]
.sym 50514 img_proc.colorpxls[7]
.sym 50523 $nextpnr_ICESTORM_LC_12$O
.sym 50525 img_proc.colorpxls[0]
.sym 50529 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 50532 img_proc.colorpxls[1]
.sym 50535 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 50536 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50538 img_proc.colorpxls[2]
.sym 50539 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 50541 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 50542 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50544 img_proc.colorpxls[3]
.sym 50545 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 50547 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 50548 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50550 img_proc.colorpxls[4]
.sym 50551 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 50553 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 50554 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50556 img_proc.colorpxls[5]
.sym 50557 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 50559 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 50560 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50561 img_proc.colorpxls[6]
.sym 50563 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 50565 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 50566 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50568 img_proc.colorpxls[7]
.sym 50569 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 50570 img_proc.colorpxls_SB_DFFER_Q_E
.sym 50571 clk50mhz_$glb_clk
.sym 50572 rst$SB_IO_IN_$glb_sr
.sym 50587 img_proc.colorpxls[5]
.sym 50589 proc_fb.dina_SB_LUT4_O_7_I1
.sym 50593 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 50597 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50598 img_proc.colorpxls[2]
.sym 50600 img_proc.colorpxls[3]
.sym 50601 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50604 img_proc.colorpxls[5]
.sym 50605 img_proc.colorpxls[8]
.sym 50606 img_proc.colorpxls[6]
.sym 50607 img_proc.colorpxls[9]
.sym 50608 img_proc.colorpxls[7]
.sym 50609 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 50616 img_proc.colorpxls_SB_DFFER_Q_E
.sym 50624 img_proc.colorpxls[10]
.sym 50625 img_proc.colorpxls[11]
.sym 50627 img_proc.colorpxls[5]
.sym 50631 img_proc.colorpxls[9]
.sym 50634 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50638 img_proc.colorpxls[8]
.sym 50642 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50646 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 50647 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50648 img_proc.colorpxls[8]
.sym 50650 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 50652 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 50653 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50655 img_proc.colorpxls[9]
.sym 50656 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 50658 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 50659 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50660 img_proc.colorpxls[10]
.sym 50662 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 50665 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50666 img_proc.colorpxls[11]
.sym 50668 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 50692 img_proc.colorpxls[5]
.sym 50693 img_proc.colorpxls_SB_DFFER_Q_E
.sym 50694 clk50mhz_$glb_clk
.sym 50695 rst$SB_IO_IN_$glb_sr
.sym 50712 img_proc.colorpxls[9]
.sym 50714 img_proc.colorpxls[10]
.sym 50718 proc_fb.dina_SB_LUT4_O_6_I2
.sym 50724 img_proc.colorpxls_bin67[0]
.sym 50739 img_proc.colorpxls_bin67[2]
.sym 50748 img_proc.colorpxls_bin67[3]
.sym 50749 img_proc.colorpxls_bin67[4]
.sym 50750 img_proc.colorpxls_bin67[0]
.sym 50751 img_proc.colorpxls_bin67[6]
.sym 50752 img_proc.colorpxls_bin67[7]
.sym 50757 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50761 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50762 img_proc.colorpxls_bin67[1]
.sym 50764 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 50765 img_proc.colorpxls_bin67[0]
.sym 50766 img_proc.colorpxls_bin67[5]
.sym 50769 $nextpnr_ICESTORM_LC_16$O
.sym 50771 img_proc.colorpxls_bin67[0]
.sym 50775 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 50776 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50777 img_proc.colorpxls_bin67[1]
.sym 50779 img_proc.colorpxls_bin67[0]
.sym 50781 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 50782 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50784 img_proc.colorpxls_bin67[2]
.sym 50785 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 50787 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 50788 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50789 img_proc.colorpxls_bin67[3]
.sym 50791 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 50793 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 50794 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50795 img_proc.colorpxls_bin67[4]
.sym 50797 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 50799 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 50800 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50801 img_proc.colorpxls_bin67[5]
.sym 50803 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 50805 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 50806 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50807 img_proc.colorpxls_bin67[6]
.sym 50809 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 50811 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 50812 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50813 img_proc.colorpxls_bin67[7]
.sym 50815 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 50816 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 50817 clk50mhz_$glb_clk
.sym 50818 rst$SB_IO_IN_$glb_sr
.sym 50822 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 50855 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 50862 img_proc.colorpxls_bin67[0]
.sym 50863 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 50864 img_proc.colorpxls[1]
.sym 50865 img_proc.colorpxls_bin67[5]
.sym 50866 img_proc.colorpxls_bin67[6]
.sym 50867 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 50869 img_proc.colorpxls_bin67[2]
.sym 50870 img_proc.colorpxls[3]
.sym 50871 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 50872 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50873 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50874 img_proc.colorpxls[11]
.sym 50875 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 50876 img_proc.colorpxls[6]
.sym 50878 img_proc.colorpxls[7]
.sym 50879 img_proc.colorpxls[9]
.sym 50881 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50884 img_proc.colorpxls_bin67[8]
.sym 50885 img_proc.colorpxls_bin67[9]
.sym 50886 img_proc.colorpxls_bin67[10]
.sym 50887 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 50890 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50891 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50892 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 50893 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50894 img_proc.colorpxls_bin67[8]
.sym 50896 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 50898 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 50899 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50900 img_proc.colorpxls_bin67[9]
.sym 50902 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 50906 img_proc.colorpxls_bin67[10]
.sym 50907 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 50908 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 50911 img_proc.colorpxls_bin67[8]
.sym 50912 img_proc.colorpxls[7]
.sym 50913 img_proc.colorpxls[9]
.sym 50914 img_proc.colorpxls_bin67[6]
.sym 50917 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 50918 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 50920 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 50923 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50924 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50925 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50926 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 50929 img_proc.colorpxls[6]
.sym 50930 img_proc.colorpxls[3]
.sym 50931 img_proc.colorpxls_bin67[2]
.sym 50932 img_proc.colorpxls_bin67[5]
.sym 50935 img_proc.colorpxls[11]
.sym 50936 img_proc.colorpxls[1]
.sym 50937 img_proc.colorpxls_bin67[10]
.sym 50938 img_proc.colorpxls_bin67[0]
.sym 50939 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 50940 clk50mhz_$glb_clk
.sym 50941 rst$SB_IO_IN_$glb_sr
.sym 50957 capture.blue_SB_DFFER_Q_E
.sym 50958 proc_fb.dina_SB_LUT4_O_9_I1
.sym 50969 img_proc.colorpxls[9]
.sym 50974 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 50994 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 50997 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 51009 img_proc.colorpxls_bin67[0]
.sym 51029 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 51031 img_proc.colorpxls_bin67[0]
.sym 51062 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 51063 clk50mhz_$glb_clk
.sym 51064 rst$SB_IO_IN_$glb_sr
.sym 51089 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 51092 $PACKER_VCC_NET
.sym 51214 img_proc.histogram[7][6]
.sym 51216 img_proc.histogram[7][1]
.sym 51230 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 51231 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 51248 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 51249 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 51250 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51254 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 51256 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 51257 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 51258 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 51262 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 51270 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 51275 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 51286 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 51287 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51288 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 51294 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 51298 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 51308 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 51309 clk50mhz_$glb_clk
.sym 51310 rst$SB_IO_IN_$glb_sr
.sym 51327 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 51336 img_proc.histogram[6][8]
.sym 51337 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51342 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51343 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 51353 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 51354 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 51358 img_proc.histogram[6][6]
.sym 51359 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51366 img_proc.histogram[0][6]
.sym 51370 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51374 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 51375 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 51377 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 51380 img_proc.histogram[0][1]
.sym 51383 img_proc.histogram[6][1]
.sym 51385 img_proc.histogram[6][1]
.sym 51386 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51387 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51388 img_proc.histogram[0][1]
.sym 51398 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 51409 img_proc.histogram[6][6]
.sym 51410 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51411 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51412 img_proc.histogram[0][6]
.sym 51417 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 51421 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 51430 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 51431 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 51432 clk50mhz_$glb_clk
.sym 51433 rst$SB_IO_IN_$glb_sr
.sym 51455 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51465 img_proc.histogram[6][7]
.sym 51466 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51475 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 51477 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 51478 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51479 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 51480 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 51481 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51483 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51485 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51486 img_proc.histogram[7][6]
.sym 51487 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51488 img_proc.histogram[7][1]
.sym 51492 img_proc.histogram[3][6]
.sym 51496 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51497 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51498 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51499 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 51500 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 51501 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51502 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51504 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51505 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51508 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 51515 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 51516 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51517 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 51520 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51521 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51522 img_proc.histogram[7][1]
.sym 51523 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51526 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51527 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51528 img_proc.histogram[3][6]
.sym 51529 img_proc.histogram[7][6]
.sym 51532 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51533 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51534 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51535 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51538 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 51547 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 51550 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51552 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51553 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51554 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 51555 clk50mhz_$glb_clk
.sym 51556 rst$SB_IO_IN_$glb_sr
.sym 51560 img_proc.histogram[6][0]
.sym 51573 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 51577 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51581 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 51585 $PACKER_VCC_NET
.sym 51586 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 51588 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 51592 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 51598 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51600 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 51601 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51602 img_proc.histogram[3][1]
.sym 51604 img_proc.histogram[5][1]
.sym 51605 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 51606 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 51611 img_proc.histogram[6][5]
.sym 51613 img_proc.histogram[7][0]
.sym 51617 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51618 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 51619 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 51621 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51623 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 51625 img_proc.histogram[5][5]
.sym 51626 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51627 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 51628 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51631 img_proc.histogram[5][5]
.sym 51632 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51633 img_proc.histogram[6][5]
.sym 51634 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51638 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 51643 img_proc.histogram[3][1]
.sym 51644 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51645 img_proc.histogram[5][1]
.sym 51646 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51650 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 51656 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 51658 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 51661 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51662 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51663 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51664 img_proc.histogram[7][0]
.sym 51669 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 51675 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 51677 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 51678 clk50mhz_$glb_clk
.sym 51679 rst$SB_IO_IN_$glb_sr
.sym 51683 img_proc.histogram[4][0]
.sym 51685 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51701 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 51723 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 51724 img_proc.histogram[6][0]
.sym 51728 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 51729 img_proc.histogram[6][4]
.sym 51732 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51733 img_proc.histogram[4][7]
.sym 51735 img_proc.histogram[6][7]
.sym 51736 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51737 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51741 img_proc.histogram[4][1]
.sym 51742 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51745 img_proc.histogram[0][0]
.sym 51746 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 51748 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 51749 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51750 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51751 img_proc.histogram[4][4]
.sym 51752 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 51754 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51755 img_proc.histogram[0][0]
.sym 51756 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51757 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51760 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51761 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 51763 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 51766 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51767 img_proc.histogram[4][7]
.sym 51768 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51769 img_proc.histogram[6][7]
.sym 51775 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 51779 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 51784 img_proc.histogram[6][0]
.sym 51785 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51790 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51791 img_proc.histogram[6][4]
.sym 51792 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51793 img_proc.histogram[4][4]
.sym 51797 img_proc.histogram[4][1]
.sym 51799 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51800 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 51801 clk50mhz_$glb_clk
.sym 51802 rst$SB_IO_IN_$glb_sr
.sym 51809 img_proc.histogram[4][6]
.sym 51815 $PACKER_GND_NET
.sym 51819 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 51820 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51828 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51844 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51851 img_proc.histogram[5][6]
.sym 51852 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 51856 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 51857 img_proc.histogram[4][2]
.sym 51859 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 51866 img_proc.histogram[4][6]
.sym 51867 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51871 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 51884 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51886 img_proc.histogram[4][2]
.sym 51889 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51891 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 51892 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 51913 img_proc.histogram[4][6]
.sym 51914 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51915 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51916 img_proc.histogram[5][6]
.sym 51919 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 51923 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 51924 clk50mhz_$glb_clk
.sym 51925 rst$SB_IO_IN_$glb_sr
.sym 51942 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 51953 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 51969 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 51970 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 51971 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 51975 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 51976 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 51982 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 52007 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 52013 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 52021 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 52031 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 52044 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 52046 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 52047 clk50mhz_$glb_clk
.sym 52048 rst$SB_IO_IN_$glb_sr
.sym 52193 capture.vsync_3up
.sym 52366 clk$SB_IO_IN
.sym 52440 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 52443 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 52446 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 52447 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 52448 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52449 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 52451 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52456 controller.i_regs.cnt300ms[2]
.sym 52457 controller.i_regs.cnt300ms[3]
.sym 52461 controller.i_regs.cnt300ms[1]
.sym 52462 controller.i_regs.cnt300ms[0]
.sym 52470 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52472 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 52473 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52477 controller.i_regs.cnt300ms[0]
.sym 52478 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52479 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52482 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 52483 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52484 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52488 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 52489 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52490 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52495 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 52496 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52497 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52500 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52501 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52502 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 52512 controller.i_regs.cnt300ms[2]
.sym 52513 controller.i_regs.cnt300ms[0]
.sym 52514 controller.i_regs.cnt300ms[1]
.sym 52515 controller.i_regs.cnt300ms[3]
.sym 52517 clk50mhz_$glb_clk
.sym 52518 rst$SB_IO_IN_$glb_sr
.sym 52527 ov7670_rst_n$SB_IO_OUT
.sym 52572 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52600 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 52601 controller.i_regs.cnt300ms[5]
.sym 52602 controller.i_regs.cnt300ms[6]
.sym 52603 controller.i_regs.cnt300ms[22]
.sym 52604 controller.i_regs.cnt300ms[15]
.sym 52605 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 52606 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 52607 controller.i_regs.cnt300ms[21]
.sym 52608 controller.i_regs.cnt300ms[16]
.sym 52609 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 52610 controller.i_regs.cnt300ms[20]
.sym 52611 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52612 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 52613 controller.i_regs.cnt300ms[4]
.sym 52615 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 52616 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52617 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 52618 controller.i_regs.cnt300ms[12]
.sym 52624 controller.i_regs.cnt300ms[10]
.sym 52626 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52627 controller.i_regs.cnt300ms[9]
.sym 52631 controller.i_regs.cnt300ms[8]
.sym 52634 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 52635 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52636 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52639 controller.i_regs.cnt300ms[10]
.sym 52640 controller.i_regs.cnt300ms[9]
.sym 52641 controller.i_regs.cnt300ms[5]
.sym 52642 controller.i_regs.cnt300ms[4]
.sym 52645 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52647 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 52648 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52652 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52653 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52654 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 52657 controller.i_regs.cnt300ms[6]
.sym 52658 controller.i_regs.cnt300ms[16]
.sym 52659 controller.i_regs.cnt300ms[12]
.sym 52660 controller.i_regs.cnt300ms[20]
.sym 52663 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 52664 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 52665 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 52666 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52669 controller.i_regs.cnt300ms[15]
.sym 52670 controller.i_regs.cnt300ms[22]
.sym 52671 controller.i_regs.cnt300ms[8]
.sym 52672 controller.i_regs.cnt300ms[21]
.sym 52675 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52676 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 52678 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52680 clk50mhz_$glb_clk
.sym 52681 rst$SB_IO_IN_$glb_sr
.sym 52723 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 52726 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52727 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 52729 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 52736 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 52739 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52749 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52756 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 52757 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52759 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52768 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 52769 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52770 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52774 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52776 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52777 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 52798 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52800 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52801 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 52803 clk50mhz_$glb_clk
.sym 52804 rst$SB_IO_IN_$glb_sr
.sym 52816 $PACKER_VCC_NET
.sym 53075 capture_addr[5]
.sym 53085 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 53204 orig_img_addr[7]
.sym 53308 ov7670_sioc$SB_IO_OUT
.sym 53310 proc_fb.dina_SB_LUT4_O_1_I3
.sym 53433 cam_fb.ram.2.1.0_RDATA_3_SB_LUT4_I0_O
.sym 53437 proc_fb.dina_SB_LUT4_O_2_I3
.sym 53565 $PACKER_VCC_NET
.sym 53567 capture_addr[5]
.sym 53573 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 53805 capture_data[9]
.sym 53811 $PACKER_VCC_NET
.sym 53812 capture_data[10]
.sym 53845 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 53847 controller.i_sccb.send_rg[22]
.sym 53854 controller.i_sccb.clr_datarg
.sym 53875 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 53876 controller.i_sccb.clr_datarg
.sym 53878 controller.i_sccb.send_rg[22]
.sym 53909 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 53910 clk50mhz_$glb_clk
.sym 53911 rst$SB_IO_IN_$glb_sr
.sym 53922 sdat_on
.sym 53926 orig_img_addr[5]
.sym 53932 orig_img_addr[3]
.sym 53933 orig_img_addr[2]
.sym 53940 controller.i_sccb.cnt_4sclk[0]
.sym 53957 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 53960 controller.i_sccb.pr_sccb_st[2]
.sym 53962 controller.i_sccb.cnt_4sclk[1]
.sym 53964 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 53965 controller.i_sccb.clr_datarg
.sym 53967 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 53968 controller.i_sccb.pr_sccb_st[0]
.sym 53980 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 53983 controller.i_sccb.cnt_4sclk[0]
.sym 53993 controller.i_sccb.cnt_4sclk[1]
.sym 53994 controller.i_sccb.cnt_4sclk[0]
.sym 53995 controller.i_sccb.pr_sccb_st[0]
.sym 54010 controller.i_sccb.cnt_4sclk[1]
.sym 54011 controller.i_sccb.cnt_4sclk[0]
.sym 54013 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 54022 controller.i_sccb.pr_sccb_st[0]
.sym 54025 controller.i_sccb.cnt_4sclk[0]
.sym 54028 controller.i_sccb.pr_sccb_st[2]
.sym 54029 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 54030 controller.i_sccb.clr_datarg
.sym 54031 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 54032 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 54033 clk50mhz_$glb_clk
.sym 54034 rst$SB_IO_IN_$glb_sr
.sym 54043 cam_fb.ram.2.1.0_RDATA
.sym 54047 $PACKER_VCC_NET
.sym 54049 cam_fb.ram.0.3.0_RCLKE
.sym 54050 cam_fb.ram.0.4.0_RCLKE
.sym 54052 $PACKER_VCC_NET
.sym 54054 orig_img_addr[9]
.sym 54057 orig_img_addr[8]
.sym 54065 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 54077 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 54078 controller.i_sccb.cnt_sclk_div4[0]
.sym 54080 controller.i_sccb.clr_datarg
.sym 54083 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 54087 controller.i_sccb.pr_sccb_st[3]
.sym 54088 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 54093 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 54097 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 54101 controller.i_sccb.pr_sccb_st[4]
.sym 54106 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 54115 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 54116 controller.i_sccb.pr_sccb_st[4]
.sym 54117 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 54118 controller.i_sccb.pr_sccb_st[3]
.sym 54122 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 54123 controller.i_sccb.cnt_sclk_div4[0]
.sym 54127 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 54129 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 54130 controller.i_sccb.pr_sccb_st[3]
.sym 54133 controller.i_sccb.pr_sccb_st[4]
.sym 54134 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 54135 controller.i_sccb.clr_datarg
.sym 54136 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 54151 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 54153 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 54156 clk50mhz_$glb_clk
.sym 54157 rst$SB_IO_IN_$glb_sr
.sym 54168 sdat_out
.sym 54173 proc_fb.dina_SB_LUT4_O_5_I3
.sym 54174 cam_fb.ram.1.2.0_RDATA
.sym 54175 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 54178 orig_img_addr[0]
.sym 54200 controller.i_sccb.pr_sccb_st[4]
.sym 54206 controller.i_sccb.pr_sccb_st[2]
.sym 54208 controller.i_sccb.send_rg[23]
.sym 54209 controller.i_sccb.cnt_4sclk[1]
.sym 54210 controller.i_sccb.pr_sccb_st[3]
.sym 54211 controller.i_sccb.clr_datarg
.sym 54212 controller.i_sccb.cnt_4sclk[0]
.sym 54214 ov7670_sioc_SB_LUT4_O_I1
.sym 54216 sdat_on
.sym 54217 sdat_out_SB_LUT4_O_I0
.sym 54238 controller.i_sccb.pr_sccb_st[2]
.sym 54240 controller.i_sccb.clr_datarg
.sym 54241 controller.i_sccb.pr_sccb_st[3]
.sym 54244 controller.i_sccb.cnt_4sclk[0]
.sym 54245 controller.i_sccb.clr_datarg
.sym 54246 controller.i_sccb.pr_sccb_st[3]
.sym 54247 controller.i_sccb.cnt_4sclk[1]
.sym 54250 controller.i_sccb.pr_sccb_st[2]
.sym 54251 sdat_out_SB_LUT4_O_I0
.sym 54252 sdat_on
.sym 54253 controller.i_sccb.send_rg[23]
.sym 54256 ov7670_sioc_SB_LUT4_O_I1
.sym 54257 controller.i_sccb.pr_sccb_st[4]
.sym 54258 sdat_out_SB_LUT4_O_I0
.sym 54259 sdat_on
.sym 54274 controller.i_sccb.cnt_4sclk[1]
.sym 54277 controller.i_sccb.cnt_4sclk[0]
.sym 54289 $PACKER_VCC_NET
.sym 54292 $PACKER_VCC_NET
.sym 54298 cam_fb.ram.1.4.0_RDATA
.sym 54336 cam_fb.ram.0.3.0_RCLKE
.sym 54363 cam_fb.ram.0.3.0_RCLKE
.sym 54402 clk50mhz_$glb_clk
.sym 54416 cam_fb.ram.1.3.0_RDATA
.sym 54420 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 54422 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 54426 cam_fb.ram.1.0.0_RDATA
.sym 54549 $PACKER_VCC_NET
.sym 54663 proc_fb.dina_SB_LUT4_O_5_I2
.sym 54668 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 54671 cam_fb.ram.1.0.0_RDATA_3
.sym 54784 ov7670_sioc$SB_IO_OUT
.sym 54949 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 54988 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 55034 $PACKER_VCC_NET
.sym 55161 $PACKER_VCC_NET
.sym 55163 cam_fb.ram.0.0.0_WCLKE
.sym 55164 $PACKER_VCC_NET
.sym 55282 proc_fb.dina_SB_LUT4_O_11_I1
.sym 55397 sdat_on
.sym 55528 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 55643 sdat_out
.sym 55648 $PACKER_VCC_NET
.sym 55662 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 55677 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 55679 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 55729 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 55754 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 55755 clk50mhz_$glb_clk
.sym 55756 rst$SB_IO_IN_$glb_sr
.sym 55772 capture_addr[1]
.sym 55774 capture.href_rg2
.sym 55778 capture_addr[2]
.sym 55816 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 55818 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 55822 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 55825 img_proc.histogram[4][0]
.sym 55852 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 55861 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 55862 img_proc.histogram[4][0]
.sym 55877 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 55878 clk50mhz_$glb_clk
.sym 55879 rst$SB_IO_IN_$glb_sr
.sym 55923 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 55936 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 55992 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 56000 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 56001 clk50mhz_$glb_clk
.sym 56002 rst$SB_IO_IN_$glb_sr
.sym 56022 capture.href_rg2
.sym 56135 capture_addr[9]
.sym 56257 ov7670_sioc$SB_IO_OUT
.sym 56416 clk$SB_IO_IN
.sym 56431 clk$SB_IO_IN
.sym 56648 controller.i_regs.pr_ctrl_st[0]
.sym 56704 controller.i_regs.pr_ctrl_st[0]
.sym 56734 controller.i_regs.pr_ctrl_st[0]
.sym 56767 ov7670_rst_n$SB_IO_OUT
.sym 57025 capture_addr[5]
.sym 57140 orig_img_addr[7]
.sym 57156 capture_data[8]
.sym 57509 orig_img_addr[5]
.sym 57517 capture_addr[5]
.sym 57518 capture_data[11]
.sym 57632 cam_fb.ram.0.3.0_RCLKE
.sym 57634 orig_img_addr[7]
.sym 57637 orig_img_addr[6]
.sym 57752 cam_fb.ram.0.1.0_WCLKE
.sym 57753 cam_fb.ram.0.1.0_WCLKE
.sym 57880 capture_data[8]
.sym 57883 capture_data[6]
.sym 57886 capture.data_rg3[0]
.sym 57889 orig_img_addr[6]
.sym 58007 capture_addr[5]
.sym 58124 capture_data[5]
.sym 58127 capture_data[4]
.sym 58129 capture_data[4]
.sym 58130 orig_img_addr[7]
.sym 58132 cam_fb.ram.0.2.0_RCLKE
.sym 58133 capture_data[6]
.sym 58134 cam_fb.ram.0.0.0_RCLKE
.sym 58135 orig_img_addr[1]
.sym 58370 capture_data[6]
.sym 58371 $PACKER_VCC_NET
.sym 58373 orig_img_addr[0]
.sym 58380 orig_img_addr[6]
.sym 58494 capture_addr[5]
.sym 58497 cam_fb.ram.0.3.0_RCLKE
.sym 58503 capture_addr[2]
.sym 58622 $PACKER_VCC_NET
.sym 58742 cam_fb.ram.0.3.0_WCLKE
.sym 58746 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 58750 $PACKER_VCC_NET
.sym 58864 capture.data_rg3[1]
.sym 58987 capture_addr[5]
.sym 59228 cam_fb.ram.0.1.0_WCLKE
.sym 59356 capture_addr[2]
.sym 59359 capture_addr[1]
.sym 59361 $PACKER_VCC_NET
.sym 59482 capture_addr[5]
.sym 59486 cam_fb.ram.0.3.0_WCLKE
.sym 59724 capture_addr[6]
.sym 59842 capture_addr[3]
.sym 59849 capture_addr[3]
.sym 59853 capture.vsync_3up
.sym 59978 capture.vsync_3up
.sym 60204 $PACKER_GND_NET
.sym 60216 capture_addr[5]
.sym 60217 capture_addr[6]
.sym 60225 capture_addr[9]
.sym 60340 capture.href_rg2
.sym 60675 clk$SB_IO_IN
.sym 60744 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 60868 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 61101 capture_data[8]
.sym 61359 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 61595 capture_data[8]
.sym 61846 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 62452 $PACKER_VCC_NET
.sym 63065 capture_addr[6]
.sym 63181 cam_fb.ram.0.0.0_RDATA_1
.sym 63304 cam_fb.ram.0.0.0_RDATA_3
.sym 63316 capture.blue_SB_DFFER_Q_E
.sym 63433 capture.pclk_rise
.sym 63556 capture_addr[3]
.sym 63563 capture_addr[1]
.sym 63806 capture_addr[9]
.sym 63807 capture_addr[8]
.sym 64063 clk$SB_IO_IN
.sym 64188 $PACKER_GND_NET
.sym 64281 capture.href_rg2
.sym 64304 ov7670_href$SB_IO_IN
.sym 64410 capture.href_rg1
.sym 64419 $PACKER_GND_NET
.sym 64528 clk50mhz
.sym 64552 clk$SB_IO_IN
.sym 64599 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 64614 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 64646 clk$SB_IO_IN
.sym 65043 capture_addr[0]
.sym 65046 capture_addr[0]
.sym 65289 capture_addr[4]
.sym 65292 capture_addr[4]
.sym 65313 capture_addr[7]
.sym 65541 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 65670 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 66030 clk$SB_IO_IN
.sym 66162 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 66273 capture_data[7]
.sym 66278 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 66519 capture_addr[0]
.sym 66522 capture_addr[0]
.sym 66647 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 66648 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 66765 capture_addr[4]
.sym 66768 capture_addr[4]
.sym 66775 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 66896 proc_fb.dina_SB_LUT4_O_7_I1
.sym 66900 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 67025 proc_fb.dina_SB_LUT4_O_6_I2
.sym 67264 capture.blue_SB_DFFER_Q_E
.sym 67265 proc_fb.dina_SB_LUT4_O_9_I1
.sym 67277 capture_addr[7]
.sym 67506 clk$SB_IO_IN
.sym 67523 $PACKER_VCC_NET
.sym 67995 capture_addr[0]
.sym 68136 capture.href_rg2
.sym 68241 capture_addr[4]
.sym 68390 capture.href_rg2
.sym 68412 capture.href_rg1
.sym 68439 capture.href_rg1
.sym 68477 clk50mhz_$glb_clk
.sym 68478 rst$SB_IO_IN_$glb_sr
.sym 68497 capture.vsync_3up
.sym 68524 ov7670_href$SB_IO_IN
.sym 68598 ov7670_href$SB_IO_IN
.sym 68600 clk50mhz_$glb_clk
.sym 68601 rst$SB_IO_IN_$glb_sr
.sym 68646 clk50mhz
.sym 68666 clk50mhz
.sym 68672 ov7670_href$SB_IO_IN
.sym 68674 clk50mhz
.sym 68839 cam_fb.ram.0.2.0_RCLKE
.sym 68840 cam_fb.ram.0.2.0_RCLKE
.sym 68883 orig_img_addr[7]
.sym 69121 capture_addr[7]
.sym 69122 capture_addr[7]
.sym 69251 capture_addr[7]
.sym 69388 capture_data[11]
.sym 69393 capture_addr[8]
.sym 69512 capture_addr[3]
.sym 69513 orig_img_addr[6]
.sym 69618 proc_fb.dina_SB_LUT4_O_1_I3
.sym 69639 capture_addr[6]
.sym 69740 cam_fb.ram.2.1.0_RDATA_3_SB_LUT4_I0_O
.sym 69748 proc_fb.dina_SB_LUT4_O_2_I3
.sym 69750 capture_addr[7]
.sym 69757 capture_addr[2]
.sym 69872 $PACKER_VCC_NET
.sym 69883 capture_addr[6]
.sym 70112 capture_data[9]
.sym 70115 capture_data[10]
.sym 70118 $PACKER_VCC_NET
.sym 70127 capture_addr[6]
.sym 70233 orig_img_addr[5]
.sym 70235 orig_img_addr[3]
.sym 70236 orig_img_addr[2]
.sym 70352 cam_fb.ram.0.2.0_RCLKE
.sym 70354 $PACKER_VCC_NET
.sym 70356 cam_fb.ram.0.3.0_RCLKE
.sym 70358 cam_fb.ram.0.4.0_RCLKE
.sym 70361 orig_img_addr[9]
.sym 70364 orig_img_addr[8]
.sym 70369 capture_addr[2]
.sym 70370 capture_addr[9]
.sym 70479 orig_img_addr[0]
.sym 70480 proc_fb.dina_SB_LUT4_O_5_I3
.sym 70481 cam_fb.ram.1.2.0_RDATA
.sym 70485 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 70488 orig_img_addr[0]
.sym 70597 capture_addr[7]
.sym 70598 capture_addr[7]
.sym 70600 cam_fb.ram.1.4.0_RDATA
.sym 70614 capture_addr[9]
.sym 70725 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 70730 cam_fb.ram.1.0.0_RDATA
.sym 70733 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 70734 cam_fb.ram.1.3.0_RDATA
.sym 70739 $PACKER_VCC_NET
.sym 70853 $PACKER_VCC_NET
.sym 70869 capture_addr[8]
.sym 70969 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 70976 proc_fb.dina_SB_LUT4_O_5_I2
.sym 70978 cam_fb.ram.1.0.0_RDATA_3
.sym 71207 capture_data[3]
.sym 71208 capture_data[1]
.sym 71217 capture_addr[7]
.sym 71229 capture.data_rg3[1]
.sym 71230 capture_data[1]
.sym 71231 $PACKER_VCC_NET
.sym 71343 $PACKER_VCC_NET
.sym 71468 $PACKER_VCC_NET
.sym 71470 cam_fb.ram.0.0.0_WCLKE
.sym 71471 orig_img_addr[9]
.sym 71473 orig_img_addr[7]
.sym 71589 proc_fb.dina_SB_LUT4_O_11_I1
.sym 71594 orig_img_addr[3]
.sym 71827 cam_fb.ram.0.2.0_RCLKE
.sym 71845 capture_addr[8]
.sym 72073 capture_addr[7]
.sym 72078 capture_addr[2]
.sym 72079 capture_addr[1]
.sym 72085 capture_addr[1]
.sym 72750 $PACKER_VCC_NET
.sym 72801 orig_img_addr[7]
.sym 72921 orig_img_addr[8]
.sym 73099 orig_img_addr[0]
.sym 73196 capture_addr[3]
.sym 73199 capture_addr[3]
.sym 73207 orig_img_addr[7]
.sym 73320 capture_addr[2]
.sym 73321 capture_addr[2]
.sym 73323 capture_data[11]
.sym 73325 capture_addr[8]
.sym 73334 capture_addr[5]
.sym 73342 cam_fb.ram.0.1.0_RCLKE
.sym 73343 orig_img_addr[0]
.sym 73446 orig_img_addr[7]
.sym 73457 orig_img_addr[6]
.sym 73565 capture_addr[8]
.sym 73566 capture_addr[1]
.sym 73568 capture_addr[8]
.sym 73572 orig_img_addr[6]
.sym 73574 capture_addr[6]
.sym 73689 capture_addr[9]
.sym 73690 capture_addr[9]
.sym 73692 capture_addr[2]
.sym 73811 capture_addr[6]
.sym 73814 capture_addr[6]
.sym 73817 capture_addr[8]
.sym 73819 capture_addr[5]
.sym 73820 capture_data[11]
.sym 73825 orig_img_addr[5]
.sym 73938 capture_addr[3]
.sym 73941 orig_img_addr[6]
.sym 73943 cam_fb.ram.0.3.0_RCLKE
.sym 73946 orig_img_addr[7]
.sym 74067 capture_addr[6]
.sym 74185 capture_data[8]
.sym 74186 capture.data_rg3[0]
.sym 74191 orig_img_addr[6]
.sym 74192 capture_data[6]
.sym 74304 orig_img_addr[7]
.sym 74305 orig_img_addr[7]
.sym 74307 capture_addr[5]
.sym 74309 capture_addr[9]
.sym 74310 orig_img_addr[4]
.sym 74311 capture_addr[6]
.sym 74316 capture_addr[2]
.sym 74430 orig_img_addr[7]
.sym 74432 capture_data[6]
.sym 74433 cam_fb.ram.0.0.0_RCLKE
.sym 74434 capture_data[4]
.sym 74435 capture_data[4]
.sym 74437 orig_img_addr[1]
.sym 74438 cam_fb.ram.0.2.0_RCLKE
.sym 74440 capture_data[5]
.sym 74441 orig_img_addr[1]
.sym 74553 capture_addr[6]
.sym 74558 capture_addr[9]
.sym 74672 capture_addr[3]
.sym 74681 capture_data[6]
.sym 74683 $PACKER_VCC_NET
.sym 74685 orig_img_addr[0]
.sym 74686 orig_img_addr[6]
.sym 74796 capture_addr[2]
.sym 74801 cam_fb.ram.0.3.0_RCLKE
.sym 74804 capture_addr[8]
.sym 74805 capture_addr[5]
.sym 74923 $PACKER_VCC_NET
.sym 74938 capture_addr[6]
.sym 75041 capture_addr[8]
.sym 75042 capture_addr[1]
.sym 75044 capture_addr[8]
.sym 75048 cam_fb.ram.0.3.0_WCLKE
.sym 75055 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 75056 $PACKER_VCC_NET
.sym 75164 capture_data[7]
.sym 75165 capture_addr[9]
.sym 75187 capture.blue_SB_DFFER_Q_E
.sym 75287 capture_addr[6]
.sym 75293 capture_addr[8]
.sym 75299 capture_addr[5]
.sym 75339 capture.data_rg3[1]
.sym 75347 capture.blue_SB_DFFER_Q_E
.sym 75380 capture.data_rg3[1]
.sym 75383 capture.data_rg3[1]
.sym 75399 capture.blue_SB_DFFER_Q_E
.sym 75400 clk50mhz_$glb_clk
.sym 75401 rst$SB_IO_IN_$glb_sr
.sym 75416 capture_data[1]
.sym 75417 orig_img_addr[8]
.sym 75422 orig_img_addr[7]
.sym 75424 capture_data[3]
.sym 75533 cam_fb.ram.0.4.0_WCLKE
.sym 75539 cam_fb.ram.0.2.0_WCLKE
.sym 75662 capture_addr[2]
.sym 75664 capture_data[1]
.sym 75668 capture_addr[1]
.sym 75780 orig_img_addr[7]
.sym 75785 cam_fb.ram.0.3.0_WCLKE
.sym 75787 capture_addr[8]
.sym 75788 capture_addr[5]
.sym 75795 orig_img_addr[0]
.sym 75806 capture.pclk_rise
.sym 75915 orig_img_addr[7]
.sym 76017 capture.pclk_rg2
.sym 76018 capture.pclk_rg3
.sym 76022 capture.pclk_rise
.sym 76032 orig_img_addr[2]
.sym 76040 capture_addr[6]
.sym 76156 capture_addr[3]
.sym 76159 capture.vsync_3up
.sym 76284 capture.vsync_3up
.sym 76517 capture_addr[8]
.sym 76522 capture_addr[5]
.sym 76529 capture_addr[6]
.sym 76531 capture_addr[9]
.sym 76778 $PACKER_GND_NET
.sym 76994 cam_fb.ram.0.1.0_RCLKE
.sym 77033 capture_data[10]
.sym 77036 orig_img_addr[5]
.sym 77152 orig_img_addr[0]
.sym 77173 capture_data[10]
.sym 77285 cam_fb.ram.0.1.0_RCLKE
.sym 77288 orig_img_addr[0]
.sym 77407 capture_data[8]
.sym 77519 cam_fb.ram.2.2.0_RDATA
.sym 77530 orig_img_addr[0]
.sym 77662 orig_img_addr[5]
.sym 77765 cam_fb.ram.2.0.0_RDATA
.sym 77774 orig_img_addr[0]
.sym 77897 capture_data[8]
.sym 78011 cam_fb.ram.2.3.0_RDATA
.sym 78257 cam_fb.ram.1.1.0_RDATA
.sym 78503 cam_fb.ram.0.1.0_RCLKE
.sym 78506 cam_fb.ram.0.1.0_RCLKE
.sym 78628 orig_img_addr[0]
.sym 78753 $PACKER_VCC_NET
.sym 78772 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 78883 capture_addr[6]
.sym 78998 cam_fb.ram.0.4.0_RDATA
.sym 79121 capture.pclk_rg1
.sym 79382 orig_img_addr[5]
.sym 79487 cam_fb.ram.0.4.0_RCLKE
.sym 79626 orig_img_addr[5]
.sym 79745 orig_img_addr[0]
.sym 79861 capture_addr[3]
.sym 79869 capture_addr[1]
.sym 79979 cam_fb.ram.0.1.0_RCLKE
.sym 80112 capture_addr[9]
.sym 80116 capture_addr[8]
.sym 80144 capture.pclk_rg3
.sym 80151 capture.pclk_rg2
.sym 80158 capture.pclk_rg1
.sym 80169 capture.pclk_rg1
.sym 80177 capture.pclk_rg2
.sym 80199 capture.pclk_rg2
.sym 80201 capture.pclk_rg3
.sym 80215 clk50mhz_$glb_clk
.sym 80216 rst$SB_IO_IN_$glb_sr
.sym 80471 cam_fb.ram.0.4.0_RDATA
.sym 80594 capture.pclk_rg1
.sym 80876 $PACKER_GND_NET
.sym 80896 $PACKER_GND_NET
.sym 80953 capture_data[10]
.sym 80955 orig_img_addr[5]
.sym 81112 orig_img_addr[1]
.sym 81361 orig_img_addr[5]
.sym 81364 capture_data[10]
.sym 81496 orig_img_addr[1]
.sym 81600 capture_data[10]
.sym 81602 orig_img_addr[5]
.sym 81617 orig_img_addr[4]
.sym 81740 orig_img_addr[1]
.sym 81848 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 81971 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 81990 $PACKER_VCC_NET
.sym 81991 capture_data[10]
.sym 82088 cam_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 82104 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 82212 cam_fb.ram.0.2.0_WCLKE
.sym 82213 cam_fb.ram.0.2.0_WCLKE
.sym 82215 cam_fb.ram.0.2.0_WCLKE
.sym 82236 $PACKER_VCC_NET
.sym 82459 orig_img_addr[5]
.sym 82465 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 82482 $PACKER_VCC_NET
.sym 82590 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 82607 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 82699 $PACKER_VCC_NET
.sym 82710 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 82720 $PACKER_VCC_NET
.sym 82846 $PACKER_VCC_NET
.sym 82954 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 82955 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 83082 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 83091 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 83203 proc_fb.dina_SB_LUT4_O_7_I1
.sym 83210 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 83213 $PACKER_VCC_NET
.sym 83327 orig_img_addr[5]
.sym 83332 proc_fb.dina_SB_LUT4_O_6_I2
.sym 83337 orig_img_addr[4]
.sym 83338 $PACKER_VCC_NET
.sym 83434 capture_data[2]
.sym 83438 capture_data[0]
.sym 83460 orig_img_addr[1]
.sym 83569 orig_img_addr[5]
.sym 83570 orig_img_addr[0]
.sym 83572 proc_fb.dina_SB_LUT4_O_9_I1
.sym 83577 capture.blue_SB_DFFER_Q_E
.sym 83581 orig_img_addr[4]
.sym 83687 proc_fb.dina_SB_LUT4_O_10_I2
.sym 83704 orig_img_addr[1]
.sym 83713 $PACKER_VCC_NET
.sym 83831 orig_img_addr[6]
.sym 83934 orig_img_addr[5]
.sym 84061 orig_img_addr[5]
.sym 84205 $PACKER_VCC_NET
.sym 84693 $PACKER_VCC_NET
.sym 84799 capture.vsync_3up
.sym 84953 $PACKER_VCC_NET
.sym 84968 $PACKER_VCC_NET
.sym 84979 ov7670_href$SB_IO_IN
.sym 85033 orig_img_addr[4]
.sym 85148 orig_img_addr[1]
.sym 85305 orig_img_addr[9]
.sym 85319 ov7670_rst_n$SB_IO_OUT
.sym 85437 orig_img_addr[1]
.sym 85558 capture_addr[7]
.sym 85565 orig_img_addr[4]
.sym 85567 $PACKER_VCC_NET
.sym 85683 orig_img_addr[1]
.sym 85922 $PACKER_VCC_NET
.sym 85923 orig_img_addr[1]
.sym 85929 capture_data[10]
.sym 85932 proc_fb.dina_SB_LUT4_O_1_I3
.sym 85933 $PACKER_VCC_NET
.sym 85944 capture.data_rg1[0]
.sym 86043 proc_fb.dina_SB_LUT4_O_3_I3
.sym 86047 cam_fb.ram.2.1.0_RDATA_3_SB_LUT4_I0_O
.sym 86054 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 86055 proc_fb.dina_SB_LUT4_O_2_I3
.sym 86057 capture_addr[7]
.sym 86058 capture_data[8]
.sym 86059 $PACKER_VCC_NET
.sym 86062 capture.data_rg3[0]
.sym 86066 $PACKER_VCC_NET
.sym 86157 capture.data_rg3[0]
.sym 86161 capture.data_rg2[0]
.sym 86179 $PACKER_VCC_NET
.sym 86308 orig_img_addr[1]
.sym 86416 capture_data[10]
.sym 86419 capture_data[9]
.sym 86425 $PACKER_VCC_NET
.sym 86427 cam_fb.ram.0.3.0_WCLKE
.sym 86537 orig_img_addr[4]
.sym 86539 orig_img_addr[5]
.sym 86540 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 86541 orig_img_addr[2]
.sym 86542 orig_img_addr[3]
.sym 86546 orig_img_addr[5]
.sym 86558 $PACKER_VCC_NET
.sym 86660 orig_img_addr[1]
.sym 86661 $PACKER_VCC_NET
.sym 86662 orig_img_addr[9]
.sym 86663 cam_fb.ram.0.3.0_RCLKE
.sym 86665 cam_fb.ram.0.4.0_RCLKE
.sym 86668 $PACKER_VCC_NET
.sym 86671 orig_img_addr[8]
.sym 86675 capture_addr[8]
.sym 86786 orig_img_addr[0]
.sym 86788 cam_fb.ram.1.2.0_RDATA
.sym 86789 proc_fb.dina_SB_LUT4_O_5_I3
.sym 86791 orig_img_addr[0]
.sym 86795 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 86796 $PACKER_VCC_NET
.sym 86805 capture_data[4]
.sym 86807 orig_img_addr[1]
.sym 86913 cam_fb.ram.1.4.0_RDATA
.sym 86914 capture_addr[3]
.sym 86917 $PACKER_VCC_NET
.sym 86920 capture.data_rg3[0]
.sym 86923 cam_fb.ram.0.3.0_WCLKE
.sym 86924 $PACKER_VCC_NET
.sym 86925 cam_fb.ram.0.2.0_WCLKE
.sym 87031 cam_fb.ram.1.3.0_RDATA
.sym 87034 cam_fb.ram.1.0.0_RDATA
.sym 87038 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 87150 orig_img_addr[5]
.sym 87162 capture_addr[4]
.sym 87275 orig_img_addr[6]
.sym 87276 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 87282 cam_fb.ram.1.0.0_RDATA_3
.sym 87287 proc_fb.dina_SB_LUT4_O_5_I2
.sym 87398 $PACKER_VCC_NET
.sym 87403 orig_img_addr[1]
.sym 87411 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 87413 capture.data_rg3[0]
.sym 87416 cam_fb.ram.0.2.0_WCLKE
.sym 87530 capture_addr[7]
.sym 87533 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 87536 capture_data[0]
.sym 87553 capture.blue_SB_DFFER_Q_E
.sym 87573 capture.data_rg3[0]
.sym 87591 capture.data_rg3[0]
.sym 87615 capture.data_rg3[0]
.sym 87630 capture.blue_SB_DFFER_Q_E
.sym 87631 clk50mhz_$glb_clk
.sym 87632 rst$SB_IO_IN_$glb_sr
.sym 87641 orig_img_addr[8]
.sym 87645 orig_img_addr[1]
.sym 87647 capture_data[0]
.sym 87649 capture_data[2]
.sym 87770 cam_fb.ram.0.0.0_WCLKE
.sym 87771 orig_img_addr[9]
.sym 87775 $PACKER_VCC_NET
.sym 87778 orig_img_addr[4]
.sym 87888 orig_img_addr[3]
.sym 87894 orig_img_addr[3]
.sym 87895 orig_img_addr[1]
.sym 87896 proc_fb.dina_SB_LUT4_O_11_I1
.sym 87897 orig_img_addr[3]
.sym 88022 orig_img_addr[4]
.sym 88036 capture_data[0]
.sym 88133 orig_img_addr[1]
.sym 88137 orig_img_addr[1]
.sym 88143 cam_fb.ram.0.2.0_RCLKE
.sym 88262 orig_img_addr[6]
.sym 88387 capture_addr[1]
.sym 88388 capture_addr[1]
.sym 88391 capture_addr[2]
.sym 88392 capture_addr[0]
.sym 88626 orig_img_addr[5]
.sym 88643 orig_img_addr[0]
.sym 88759 capture_addr[8]
.sym 89230 orig_img_addr[8]
.sym 89508 $PACKER_VCC_NET
.sym 89509 orig_img_addr[7]
.sym 89633 capture_addr[8]
.sym 89636 capture_data[11]
.sym 89638 capture_addr[5]
.sym 89759 orig_img_addr[7]
.sym 89765 orig_img_addr[6]
.sym 89876 capture.data_rg3[0]
.sym 89880 orig_img_addr[6]
.sym 89881 capture.data_rg1[0]
.sym 89882 capture_addr[6]
.sym 89883 capture_addr[1]
.sym 89997 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 90000 capture_addr[2]
.sym 90001 capture_data[8]
.sym 90006 capture_addr[9]
.sym 90007 $PACKER_VCC_NET
.sym 90011 $PACKER_VCC_NET
.sym 90126 capture_data[11]
.sym 90130 capture_addr[5]
.sym 90131 capture_addr[8]
.sym 90133 orig_img_addr[5]
.sym 90250 orig_img_addr[7]
.sym 90253 orig_img_addr[1]
.sym 90254 cam_fb.ram.0.3.0_RCLKE
.sym 90255 orig_img_addr[6]
.sym 90256 capture_addr[3]
.sym 90257 orig_img_addr[7]
.sym 90283 capture.data_rg1[0]
.sym 90295 capture.data_rg2[0]
.sym 90308 capture.data_rg2[0]
.sym 90335 capture.data_rg1[0]
.sym 90355 clk50mhz_$glb_clk
.sym 90356 rst$SB_IO_IN_$glb_sr
.sym 90375 capture_addr[6]
.sym 90377 cam_fb.ram.0.3.0_WCLKE
.sym 90379 cam_fb.ram.0.1.0_WCLKE
.sym 90493 orig_img_addr[6]
.sym 90496 capture_data[6]
.sym 90503 capture_data[8]
.sym 90616 capture_addr[9]
.sym 90618 orig_img_addr[4]
.sym 90619 capture_addr[6]
.sym 90620 capture_addr[5]
.sym 90624 capture_addr[2]
.sym 90625 capture_addr[8]
.sym 90738 orig_img_addr[1]
.sym 90739 capture_data[6]
.sym 90741 capture_data[5]
.sym 90742 cam_fb.ram.0.0.0_RCLKE
.sym 90743 orig_img_addr[7]
.sym 90744 capture_data[5]
.sym 90745 capture_data[4]
.sym 90746 cam_fb.ram.0.2.0_RCLKE
.sym 90747 cam_fb.ram.0.0.0_RCLKE
.sym 90748 capture_data[5]
.sym 90864 capture_addr[9]
.sym 90870 cam_fb.ram.0.2.0_WCLKE
.sym 90871 capture_addr[6]
.sym 90872 $PACKER_VCC_NET
.sym 90987 capture_data[6]
.sym 90990 orig_img_addr[6]
.sym 90991 $PACKER_VCC_NET
.sym 90992 capture_data[6]
.sym 90993 orig_img_addr[0]
.sym 90994 orig_img_addr[6]
.sym 91107 capture_addr[5]
.sym 91109 cam_fb.ram.0.3.0_RCLKE
.sym 91112 capture_addr[8]
.sym 91113 capture_addr[2]
.sym 91115 capture_addr[8]
.sym 91230 cam_fb.ram.1.4.0_RDATA_3
.sym 91231 $PACKER_VCC_NET
.sym 91234 capture_data[4]
.sym 91236 orig_img_addr[1]
.sym 91359 capture_addr[1]
.sym 91362 cam_fb.ram.0.3.0_WCLKE
.sym 91601 capture_addr[8]
.sym 91603 capture_addr[5]
.sym 91607 capture_addr[5]
.sym 91719 orig_img_addr[0]
.sym 91720 orig_img_addr[0]
.sym 91723 capture_data[1]
.sym 91726 orig_img_addr[8]
.sym 91728 capture_data[3]
.sym 91730 orig_img_addr[7]
.sym 91847 cam_fb.ram.0.2.0_WCLKE
.sym 91854 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 91855 cam_fb.ram.0.1.0_WCLKE
.sym 91968 cam_fb.ram.0.2.0_RDATA_3
.sym 91972 capture_data[1]
.sym 91973 cam_fb.ram.0.4.0_RDATA_3
.sym 91975 cam_fb.ram.0.2.0_RDATA_1
.sym 91976 capture_addr[2]
.sym 91979 capture_addr[1]
.sym 92094 capture_addr[5]
.sym 92098 capture_addr[8]
.sym 92099 cam_fb.ram.0.3.0_WCLKE
.sym 92219 orig_img_addr[7]
.sym 92221 cam_fb.ram.0.1.0_RCLKE
.sym 92340 orig_img_addr[2]
.sym 92348 capture_addr[6]
.sym 92462 capture_addr[3]
.sym 92464 capture.vsync_3up
.sym 92467 capture_data[0]
.sym 92588 orig_img_addr[0]
.sym 92592 capture.vsync_3up
.sym 92833 capture_addr[6]
.sym 92835 capture_addr[9]
.sym 92840 capture_addr[5]
.sym 92955 ov7670_sioc$SB_IO_OUT
.sym 93294 orig_img_addr[9]
.sym 93456 capture_addr[3]
.sym 93589 cam_fb.ram.0.1.0_RCLKE
.sym 93596 orig_img_addr[0]
.sym 93715 capture_data[8]
.sym 93726 cam_fb.ram.2.1.0_RDATA_1
.sym 93824 capture.data_rg1[0]
.sym 93838 orig_img_addr[0]
.sym 93847 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 93849 cam_fb.ram.2.1.0_RDATA_3
.sym 93942 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 93945 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 93946 capture_addr[9]
.sym 93947 proc_fb.dina_SB_LUT4_O_1_I3
.sym 93967 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 94067 cam_fb.ram.2.1.0_RDATA_3_SB_LUT4_I0_O
.sym 94069 capture_data[11]
.sym 94070 proc_fb.dina_SB_LUT4_O_2_I3
.sym 94072 proc_fb.dina_SB_LUT4_O_3_I3
.sym 94085 orig_img_addr[0]
.sym 94096 cam_fb.ram.0.2.0_WCLKE
.sym 94188 cam_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 94208 capture_data[8]
.sym 94338 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 94463 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 94588 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 94589 cam_fb.ram.1.1.0_RDATA_3_SB_LUT4_I0_O
.sym 94591 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 94682 cam_fb.ram.1.1.0_RDATA_3_SB_LUT4_I0_O
.sym 94683 proc_fb.dina_SB_LUT4_O_5_I3
.sym 94833 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 94931 cam_fb.ram.1.0.0_RDATA_2_SB_LUT4_I0_O
.sym 94953 cam_fb.ram.1.0.0_RDATA_2_SB_LUT4_I0_O
.sym 94961 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 95074 cam_fb.ram.1.1.0_RDATA_3_SB_LUT4_I0_O
.sym 95075 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 95081 proc_fb.dina_SB_LUT4_O_7_I1
.sym 95172 proc_fb.dina_SB_LUT4_O_6_I2
.sym 95174 proc_fb.dina_SB_LUT4_O_7_I1
.sym 95176 cam_fb.ram.1.3.0_RDATA_3_SB_LUT4_I2_O
.sym 95178 cam_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 95179 cam_fb.ram.1.1.0_RDATA_2_SB_LUT4_I0_O
.sym 95185 capture_addr[6]
.sym 95205 proc_fb.dina_SB_LUT4_O_6_I2
.sym 95301 proc_fb.dina_SB_LUT4_O_5_I2
.sym 95326 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 95330 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 95450 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 95547 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 95787 proc_fb.dina_SB_LUT4_O_10_I2
.sym 95788 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 95791 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 95792 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 95793 cam_fb.ram.0.0.0_RDATA_2_SB_LUT4_I0_O
.sym 95814 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 95819 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 95910 cam_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 95911 cam_fb.ram.0.3.0_RDATA_2
.sym 95912 cam_fb.ram.0.3.0_RDATA_3_SB_LUT4_I2_O
.sym 95913 proc_fb.dina_SB_LUT4_O_11_I1
.sym 95914 cam_fb.ram.0.3.0_RDATA_1_SB_LUT4_I3_O
.sym 95915 proc_fb.dina_SB_LUT4_O_9_I1
.sym 95916 cam_fb.ram.0.1.0_RDATA_2_SB_LUT4_I0_O
.sym 95917 cam_fb.ram.0.1.0_RDATA_3_SB_LUT4_I0_O
.sym 95935 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 95936 orig_img_addr[0]
.sym 95937 proc_fb.dina_SB_LUT4_O_9_I1
.sym 95945 orig_img_addr[0]
.sym 96056 orig_img_addr[0]
.sym 96170 sdat_on
.sym 96177 capture_addr[1]
.sym 96179 capture_addr[3]
.sym 96416 sdat_out
.sym 96420 capture_addr[9]
.sym 96424 capture_addr[8]
.sym 96437 orig_img_addr[0]
.sym 97425 orig_img_addr[2]
.sym 97429 orig_img_addr[3]
.sym 97431 orig_img_addr[4]
.sym 97451 orig_img_addr[9]
.sym 97497 orig_img_addr[9]
.sym 97529 cam_fb.ram.2.1.0_RDATA
.sym 97533 cam_fb.ram.2.1.0_RDATA_1
.sym 97554 cam_fb.ram.0.2.0_RCLKE
.sym 97556 capture_addr[4]
.sym 97580 capture_addr[3]
.sym 97640 capture_addr[3]
.sym 97652 cam_fb.ram.2.1.0_RDATA_2
.sym 97656 cam_fb.ram.2.1.0_RDATA_3
.sym 97663 cam_fb.ram.2.1.0_RDATA_1
.sym 97668 capture_data[10]
.sym 97672 orig_img_addr[5]
.sym 97685 orig_img_addr[9]
.sym 97775 cam_fb.ram.2.2.0_RDATA
.sym 97779 cam_fb.ram.2.2.0_RDATA_1
.sym 97786 cam_fb.ram.2.1.0_RDATA_3
.sym 97797 cam_fb.ram.2.1.0_RDATA_2
.sym 97800 capture_addr[7]
.sym 97801 capture_data[9]
.sym 97803 ov7670_d[0]
.sym 97805 capture_addr[3]
.sym 97806 $PACKER_VCC_NET
.sym 97807 capture_addr[0]
.sym 97898 cam_fb.ram.2.2.0_RDATA_2
.sym 97902 cam_fb.ram.2.2.0_RDATA_3
.sym 97908 capture_data[10]
.sym 97909 orig_img_addr[5]
.sym 97925 orig_img_addr[3]
.sym 97928 cam_fb.ram.2.2.0_RDATA_1
.sym 97930 orig_img_addr[2]
.sym 97963 ov7670_d[0]
.sym 98002 ov7670_d[0]
.sym 98017 clk50mhz_$glb_clk
.sym 98018 rst$SB_IO_IN_$glb_sr
.sym 98021 cam_fb.ram.2.0.0_RDATA
.sym 98025 cam_fb.ram.2.0.0_RDATA_1
.sym 98039 cam_fb.ram.0.2.0_WCLKE
.sym 98045 orig_img_addr[9]
.sym 98047 capture_addr[4]
.sym 98048 cam_fb.ram.2.0.0_RDATA_1
.sym 98051 cam_fb.ram.2.2.0_RDATA_3
.sym 98052 $PACKER_VCC_NET
.sym 98053 orig_img_addr[8]
.sym 98065 capture_addr[9]
.sym 98069 cam_fb.ram.2.1.0_RDATA_2
.sym 98070 cam_fb.ram.2.2.0_RDATA_2
.sym 98073 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98074 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98075 cam_fb.ram.2.1.0_RDATA_1
.sym 98088 cam_fb.ram.2.2.0_RDATA_1
.sym 98093 cam_fb.ram.2.1.0_RDATA_2
.sym 98094 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98095 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98096 cam_fb.ram.2.2.0_RDATA_2
.sym 98114 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98120 capture_addr[9]
.sym 98123 cam_fb.ram.2.2.0_RDATA_1
.sym 98124 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98125 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98126 cam_fb.ram.2.1.0_RDATA_1
.sym 98144 cam_fb.ram.2.0.0_RDATA_2
.sym 98148 cam_fb.ram.2.0.0_RDATA_3
.sym 98162 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98168 capture_addr[8]
.sym 98169 cam_fb.ram.0.0.0_WCLKE
.sym 98171 cam_fb.ram.2.3.0_RDATA_2
.sym 98172 orig_img_addr[0]
.sym 98186 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98188 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98190 cam_fb.ram.2.1.0_RDATA_3
.sym 98195 cam_fb.ram.2.3.0_RDATA_2
.sym 98198 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98202 capture_data[11]
.sym 98203 cam_fb.ram.2.3.0_RDATA_3
.sym 98205 cam_fb.ram.2.0.0_RDATA_3
.sym 98209 cam_fb.ram.2.0.0_RDATA_2
.sym 98210 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98211 cam_fb.ram.2.2.0_RDATA_3
.sym 98228 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98229 cam_fb.ram.2.1.0_RDATA_3
.sym 98230 cam_fb.ram.2.3.0_RDATA_3
.sym 98231 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98241 capture_data[11]
.sym 98246 cam_fb.ram.2.3.0_RDATA_2
.sym 98247 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98248 cam_fb.ram.2.0.0_RDATA_2
.sym 98249 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98258 cam_fb.ram.2.2.0_RDATA_3
.sym 98259 cam_fb.ram.2.0.0_RDATA_3
.sym 98260 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98261 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98267 cam_fb.ram.2.3.0_RDATA
.sym 98271 cam_fb.ram.2.3.0_RDATA_1
.sym 98286 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98289 cam_fb.ram.2.3.0_RDATA_3
.sym 98290 capture_addr[0]
.sym 98292 capture_data[9]
.sym 98295 capture_data[10]
.sym 98297 $PACKER_VCC_NET
.sym 98298 capture_addr[3]
.sym 98299 capture_addr[7]
.sym 98318 cam_fb.ram.2.0.0_RDATA_1
.sym 98331 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98336 cam_fb.ram.2.3.0_RDATA_1
.sym 98337 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98339 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98340 cam_fb.ram.2.0.0_RDATA_1
.sym 98341 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98342 cam_fb.ram.2.3.0_RDATA_1
.sym 98390 cam_fb.ram.2.3.0_RDATA_2
.sym 98394 cam_fb.ram.2.3.0_RDATA_3
.sym 98412 orig_img_addr[5]
.sym 98416 orig_img_addr[2]
.sym 98417 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98419 orig_img_addr[5]
.sym 98421 orig_img_addr[3]
.sym 98422 orig_img_addr[2]
.sym 98513 cam_fb.ram.1.1.0_RDATA
.sym 98517 cam_fb.ram.1.1.0_RDATA_1
.sym 98535 capture_addr[4]
.sym 98536 $PACKER_VCC_NET
.sym 98538 capture_addr[4]
.sym 98540 cam_fb.ram.1.1.0_RDATA_1
.sym 98541 orig_img_addr[9]
.sym 98543 cam_fb.ram.1.1.0_RDATA_2
.sym 98544 orig_img_addr[8]
.sym 98545 capture_data[7]
.sym 98636 cam_fb.ram.1.1.0_RDATA_2
.sym 98640 cam_fb.ram.1.1.0_RDATA_3
.sym 98663 orig_img_addr[0]
.sym 98665 cam_fb.ram.0.0.0_WCLKE
.sym 98666 cam_fb.ram.1.2.0_RDATA
.sym 98668 orig_img_addr[0]
.sym 98669 proc_fb.dina_SB_LUT4_O_5_I3
.sym 98759 cam_fb.ram.1.2.0_RDATA
.sym 98763 cam_fb.ram.1.2.0_RDATA_1
.sym 98781 cam_fb.ram.1.2.0_RDATA_3
.sym 98785 capture_addr[3]
.sym 98786 capture_addr[0]
.sym 98789 capture_addr[3]
.sym 98790 capture_addr[7]
.sym 98804 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98806 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98807 cam_fb.ram.1.2.0_RDATA_3
.sym 98809 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98810 cam_fb.ram.1.1.0_RDATA_1
.sym 98812 cam_fb.ram.1.1.0_RDATA_3
.sym 98820 cam_fb.ram.1.2.0_RDATA_1
.sym 98843 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98844 cam_fb.ram.1.1.0_RDATA_3
.sym 98845 cam_fb.ram.1.2.0_RDATA_3
.sym 98846 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98849 cam_fb.ram.1.1.0_RDATA_1
.sym 98850 cam_fb.ram.1.2.0_RDATA_1
.sym 98851 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98852 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98882 cam_fb.ram.1.2.0_RDATA_2
.sym 98886 cam_fb.ram.1.2.0_RDATA_3
.sym 98892 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98904 orig_img_addr[5]
.sym 98907 orig_img_addr[3]
.sym 98909 orig_img_addr[2]
.sym 98910 orig_img_addr[3]
.sym 98911 orig_img_addr[5]
.sym 98912 cam_fb.ram.1.0.0_RDATA
.sym 99005 cam_fb.ram.1.0.0_RDATA
.sym 99009 cam_fb.ram.1.0.0_RDATA_1
.sym 99027 capture_addr[4]
.sym 99031 capture_data[7]
.sym 99032 cam_fb.ram.1.0.0_RDATA_1
.sym 99033 cam_fb.ram.0.4.0_RCLKE
.sym 99034 orig_img_addr[9]
.sym 99035 cam_fb.ram.1.1.0_RDATA_2
.sym 99036 orig_img_addr[8]
.sym 99037 capture_addr[4]
.sym 99038 cam_fb.ram.0.3.0_RCLKE
.sym 99046 cam_fb.ram.1.2.0_RDATA_2
.sym 99054 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99062 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99070 cam_fb.ram.1.0.0_RDATA_2
.sym 99107 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99108 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99109 cam_fb.ram.1.0.0_RDATA_2
.sym 99110 cam_fb.ram.1.2.0_RDATA_2
.sym 99128 cam_fb.ram.1.0.0_RDATA_2
.sym 99132 cam_fb.ram.1.0.0_RDATA_3
.sym 99151 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99152 orig_img_addr[0]
.sym 99153 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 99155 cam_fb.ram.1.0.0_RDATA_3
.sym 99161 cam_fb.ram.0.0.0_WCLKE
.sym 99251 cam_fb.ram.1.3.0_RDATA
.sym 99255 cam_fb.ram.1.3.0_RDATA_1
.sym 99273 $PACKER_VCC_NET
.sym 99276 capture_addr[7]
.sym 99278 cam_fb.ram.1.4.0_RDATA
.sym 99281 capture_addr[3]
.sym 99282 $PACKER_VCC_NET
.sym 99283 capture_addr[0]
.sym 99294 cam_fb.ram.1.3.0_RDATA_3_SB_LUT4_I2_O
.sym 99296 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99299 cam_fb.ram.1.3.0_RDATA_1
.sym 99300 cam_fb.ram.1.0.0_RDATA_2_SB_LUT4_I0_O
.sym 99302 cam_fb.ram.1.0.0_RDATA_1
.sym 99303 cam_fb.ram.1.1.0_RDATA_3_SB_LUT4_I0_O
.sym 99305 cam_fb.ram.1.1.0_RDATA_2_SB_LUT4_I0_O
.sym 99307 cam_fb.ram.1.1.0_RDATA_2
.sym 99308 cam_fb.ram.1.3.0_RDATA_2
.sym 99311 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99312 cam_fb.ram.1.3.0_RDATA_3
.sym 99313 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 99314 cam_fb.ram.1.4.0_RDATA_3
.sym 99315 cam_fb.ram.1.4.0_RDATA_2
.sym 99317 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99320 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99323 cam_fb.ram.1.4.0_RDATA_2
.sym 99324 cam_fb.ram.1.0.0_RDATA_2_SB_LUT4_I0_O
.sym 99325 cam_fb.ram.1.1.0_RDATA_2_SB_LUT4_I0_O
.sym 99326 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 99335 cam_fb.ram.1.3.0_RDATA_3_SB_LUT4_I2_O
.sym 99336 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 99337 cam_fb.ram.1.1.0_RDATA_3_SB_LUT4_I0_O
.sym 99338 cam_fb.ram.1.4.0_RDATA_3
.sym 99349 cam_fb.ram.1.3.0_RDATA_3
.sym 99350 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99359 cam_fb.ram.1.3.0_RDATA_1
.sym 99360 cam_fb.ram.1.0.0_RDATA_1
.sym 99361 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99362 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99365 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99366 cam_fb.ram.1.3.0_RDATA_2
.sym 99367 cam_fb.ram.1.1.0_RDATA_2
.sym 99368 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99374 cam_fb.ram.1.3.0_RDATA_2
.sym 99378 cam_fb.ram.1.3.0_RDATA_3
.sym 99385 cam_fb.ram.1.3.0_RDATA_1
.sym 99396 cam_fb.ram.1.3.0_RDATA
.sym 99401 cam_fb.ram.1.4.0_RDATA_2
.sym 99402 orig_img_addr[2]
.sym 99404 orig_img_addr[5]
.sym 99406 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99407 orig_img_addr[3]
.sym 99423 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 99427 cam_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 99435 cam_fb.ram.1.4.0_RDATA_1
.sym 99483 cam_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 99484 cam_fb.ram.1.4.0_RDATA_1
.sym 99485 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 99497 cam_fb.ram.1.4.0_RDATA
.sym 99501 cam_fb.ram.1.4.0_RDATA_1
.sym 99521 cam_fb.ram.0.4.0_RCLKE
.sym 99522 orig_img_addr[9]
.sym 99524 cam_fb.ram.0.2.0_RDATA
.sym 99528 orig_img_addr[8]
.sym 99529 capture_addr[4]
.sym 99620 cam_fb.ram.1.4.0_RDATA_2
.sym 99624 cam_fb.ram.1.4.0_RDATA_3
.sym 99638 orig_img_addr[5]
.sym 99643 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99644 capture_addr[8]
.sym 99645 cam_fb.ram.0.4.0_WCLKE
.sym 99646 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 99648 cam_fb.ram.0.4.0_RDATA_2
.sym 99651 orig_img_addr[4]
.sym 99652 orig_img_addr[9]
.sym 99653 cam_fb.ram.0.0.0_WCLKE
.sym 99663 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99673 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99684 cam_fb.ram.0.2.0_RDATA
.sym 99685 cam_fb.ram.0.0.0_RDATA
.sym 99728 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99729 cam_fb.ram.0.0.0_RDATA
.sym 99730 cam_fb.ram.0.2.0_RDATA
.sym 99731 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99743 cam_fb.ram.0.0.0_RDATA
.sym 99747 cam_fb.ram.0.0.0_RDATA_1
.sym 99765 $PACKER_VCC_NET
.sym 99767 cam_fb.ram.0.4.0_RDATA_1
.sym 99769 orig_img_addr[3]
.sym 99770 $PACKER_VCC_NET
.sym 99774 capture_addr[7]
.sym 99775 capture_addr[0]
.sym 99866 cam_fb.ram.0.0.0_RDATA_2
.sym 99870 cam_fb.ram.0.0.0_RDATA_3
.sym 99887 orig_img_addr[5]
.sym 99888 cam_fb.ram.0.1.0_RDATA_1
.sym 99889 orig_img_addr[4]
.sym 99890 capture_addr[6]
.sym 99891 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99892 orig_img_addr[5]
.sym 99894 cam_fb.ram.0.1.0_RDATA_2
.sym 99896 cam_fb.ram.0.1.0_RDATA
.sym 99899 orig_img_addr[2]
.sym 99913 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99914 cam_fb.ram.0.3.0_RDATA_2
.sym 99918 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 99919 cam_fb.ram.0.1.0_RDATA_2_SB_LUT4_I0_O
.sym 99920 cam_fb.ram.0.4.0_RDATA_2
.sym 99922 cam_fb.ram.0.1.0_RDATA
.sym 99923 cam_fb.ram.0.3.0_RDATA
.sym 99930 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99931 cam_fb.ram.0.0.0_RDATA_2
.sym 99935 cam_fb.ram.0.0.0_RDATA_2_SB_LUT4_I0_O
.sym 99936 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99938 cam_fb.ram.0.4.0_RDATA_2
.sym 99939 cam_fb.ram.0.0.0_RDATA_2_SB_LUT4_I0_O
.sym 99940 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 99941 cam_fb.ram.0.1.0_RDATA_2_SB_LUT4_I0_O
.sym 99945 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 99964 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99968 cam_fb.ram.0.1.0_RDATA
.sym 99969 cam_fb.ram.0.3.0_RDATA
.sym 99970 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99971 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99974 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99975 cam_fb.ram.0.0.0_RDATA_2
.sym 99976 cam_fb.ram.0.3.0_RDATA_2
.sym 99977 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99989 cam_fb.ram.0.3.0_RDATA
.sym 99993 cam_fb.ram.0.3.0_RDATA_1
.sym 100011 cam_fb.ram.0.1.0_RDATA_3
.sym 100013 capture_data[0]
.sym 100014 capture_addr[4]
.sym 100016 cam_fb.ram.0.2.0_RDATA
.sym 100017 capture_data[2]
.sym 100022 cam_fb.ram.0.2.0_RCLKE
.sym 100028 cam_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 100029 cam_fb.ram.0.1.0_RDATA_3
.sym 100032 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100037 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 100038 cam_fb.ram.0.3.0_RDATA_3_SB_LUT4_I2_O
.sym 100039 cam_fb.ram.0.4.0_RDATA_1
.sym 100040 cam_fb.ram.0.3.0_RDATA_1_SB_LUT4_I3_O
.sym 100044 cam_fb.ram.0.2.0_RDATA_3
.sym 100046 cam_fb.ram.0.3.0_RDATA_2
.sym 100047 cam_fb.ram.0.4.0_RDATA_3
.sym 100048 cam_fb.ram.0.1.0_RDATA_1
.sym 100049 cam_fb.ram.0.2.0_RDATA_1
.sym 100050 cam_fb.ram.0.3.0_RDATA_3
.sym 100051 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 100052 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100053 cam_fb.ram.0.2.0_RDATA_2
.sym 100054 cam_fb.ram.0.1.0_RDATA_2
.sym 100058 cam_fb.ram.0.3.0_RDATA_1
.sym 100059 cam_fb.ram.0.1.0_RDATA_3_SB_LUT4_I0_O
.sym 100061 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100062 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100063 cam_fb.ram.0.1.0_RDATA_1
.sym 100064 cam_fb.ram.0.2.0_RDATA_1
.sym 100068 cam_fb.ram.0.3.0_RDATA_2
.sym 100073 cam_fb.ram.0.3.0_RDATA_3
.sym 100074 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 100079 cam_fb.ram.0.3.0_RDATA_3_SB_LUT4_I2_O
.sym 100080 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 100081 cam_fb.ram.0.4.0_RDATA_3
.sym 100082 cam_fb.ram.0.1.0_RDATA_3_SB_LUT4_I0_O
.sym 100085 cam_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 100086 cam_fb.ram.0.3.0_RDATA_1
.sym 100088 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 100091 cam_fb.ram.0.3.0_RDATA_1_SB_LUT4_I3_O
.sym 100092 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 100094 cam_fb.ram.0.4.0_RDATA_1
.sym 100097 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100098 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100099 cam_fb.ram.0.2.0_RDATA_2
.sym 100100 cam_fb.ram.0.1.0_RDATA_2
.sym 100103 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100104 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100105 cam_fb.ram.0.1.0_RDATA_3
.sym 100106 cam_fb.ram.0.2.0_RDATA_3
.sym 100112 cam_fb.ram.0.3.0_RDATA_2
.sym 100116 cam_fb.ram.0.3.0_RDATA_3
.sym 100136 cam_fb.ram.0.4.0_WCLKE
.sym 100138 $PACKER_VCC_NET
.sym 100139 cam_fb.ram.0.2.0_RDATA_2
.sym 100140 cam_fb.ram.0.4.0_RDATA_2
.sym 100143 orig_img_addr[4]
.sym 100144 orig_img_addr[9]
.sym 100235 cam_fb.ram.0.2.0_RDATA
.sym 100239 cam_fb.ram.0.2.0_RDATA_1
.sym 100257 $PACKER_VCC_NET
.sym 100258 capture_addr[2]
.sym 100260 capture_addr[1]
.sym 100261 capture_addr[9]
.sym 100262 $PACKER_VCC_NET
.sym 100263 cam_fb.ram.0.4.0_RDATA_1
.sym 100265 orig_img_addr[3]
.sym 100266 capture_addr[7]
.sym 100267 capture_addr[0]
.sym 100268 orig_img_addr[3]
.sym 100358 cam_fb.ram.0.2.0_RDATA_2
.sym 100362 cam_fb.ram.0.2.0_RDATA_3
.sym 100373 orig_img_addr[0]
.sym 100374 orig_img_addr[5]
.sym 100380 cam_fb.ram.0.1.0_RDATA_1
.sym 100385 cam_fb.ram.0.1.0_RDATA_2
.sym 100387 orig_img_addr[4]
.sym 100388 cam_fb.ram.0.1.0_RDATA
.sym 100481 cam_fb.ram.0.1.0_RDATA
.sym 100485 cam_fb.ram.0.1.0_RDATA_1
.sym 100503 cam_fb.ram.0.1.0_RDATA_3
.sym 100505 capture_data[2]
.sym 100507 orig_img_addr[1]
.sym 100510 capture_data[0]
.sym 100513 capture_addr[4]
.sym 100514 capture_data[2]
.sym 100604 cam_fb.ram.0.1.0_RDATA_2
.sym 100608 cam_fb.ram.0.1.0_RDATA_3
.sym 100626 $PACKER_VCC_NET
.sym 100628 cam_fb.ram.0.4.0_WCLKE
.sym 100629 orig_img_addr[9]
.sym 100630 $PACKER_VCC_NET
.sym 100631 cam_fb.ram.0.4.0_RDATA_2
.sym 100635 orig_img_addr[4]
.sym 100636 capture_addr[8]
.sym 100637 orig_img_addr[6]
.sym 100727 cam_fb.ram.0.4.0_RDATA
.sym 100731 cam_fb.ram.0.4.0_RDATA_1
.sym 100751 capture_addr[1]
.sym 100752 capture_addr[7]
.sym 100753 orig_img_addr[3]
.sym 100754 cam_fb.ram.0.4.0_RDATA_1
.sym 100755 capture_addr[0]
.sym 100759 capture_addr[2]
.sym 100850 cam_fb.ram.0.4.0_RDATA_2
.sym 100854 cam_fb.ram.0.4.0_RDATA_3
.sym 100866 orig_img_addr[0]
.sym 101005 capture_addr[4]
.sym 101108 capture.vsync_3up
.sym 101287 ov7670_href$SB_IO_IN
.sym 101434 cam_fb.ram.2.1.0_RDATA
.sym 101445 cam_fb.ram.0.2.0_RCLKE
.sym 101486 capture_data[11]
.sym 101534 capture_addr[0]
.sym 101579 orig_img_addr[9]
.sym 101580 ov7670_rst_n$SB_IO_OUT
.sym 101588 orig_img_addr[8]
.sym 101601 orig_img_addr[1]
.sym 101602 capture_data[10]
.sym 101603 orig_img_addr[3]
.sym 101608 orig_img_addr[2]
.sym 101611 orig_img_addr[8]
.sym 101613 orig_img_addr[4]
.sym 101614 orig_img_addr[5]
.sym 101618 orig_img_addr[0]
.sym 101619 cam_fb.ram.0.1.0_RCLKE
.sym 101621 orig_img_addr[7]
.sym 101628 orig_img_addr[9]
.sym 101629 capture_data[11]
.sym 101630 $PACKER_VCC_NET
.sym 101631 orig_img_addr[6]
.sym 101649 orig_img_addr[0]
.sym 101650 orig_img_addr[1]
.sym 101652 orig_img_addr[2]
.sym 101653 orig_img_addr[3]
.sym 101654 orig_img_addr[4]
.sym 101655 orig_img_addr[5]
.sym 101656 orig_img_addr[6]
.sym 101657 orig_img_addr[7]
.sym 101658 orig_img_addr[8]
.sym 101659 orig_img_addr[9]
.sym 101660 clk50mhz_$glb_clk
.sym 101661 cam_fb.ram.0.1.0_RCLKE
.sym 101662 $PACKER_VCC_NET
.sym 101666 capture_data[11]
.sym 101670 capture_data[10]
.sym 101675 orig_img_addr[1]
.sym 101676 ov7670_d[0]
.sym 101678 capture_addr[0]
.sym 101685 capture_addr[7]
.sym 101686 capture_addr[3]
.sym 101690 cam_fb.ram.0.1.0_WCLKE
.sym 101695 capture_addr[6]
.sym 101697 orig_img_addr[6]
.sym 101698 capture_addr[1]
.sym 101704 capture_addr[4]
.sym 101705 cam_fb.ram.0.1.0_WCLKE
.sym 101706 capture_addr[0]
.sym 101716 capture_addr[7]
.sym 101717 capture_addr[2]
.sym 101719 capture_addr[5]
.sym 101720 capture_addr[6]
.sym 101721 capture_addr[1]
.sym 101724 capture_data[8]
.sym 101725 capture_addr[3]
.sym 101726 capture_addr[8]
.sym 101727 capture_data[9]
.sym 101728 capture_addr[9]
.sym 101732 $PACKER_VCC_NET
.sym 101738 capture_addr[4]
.sym 101751 capture_addr[0]
.sym 101752 capture_addr[1]
.sym 101754 capture_addr[2]
.sym 101755 capture_addr[3]
.sym 101756 capture_addr[4]
.sym 101757 capture_addr[5]
.sym 101758 capture_addr[6]
.sym 101759 capture_addr[7]
.sym 101760 capture_addr[8]
.sym 101761 capture_addr[9]
.sym 101762 clk50mhz_$glb_clk
.sym 101763 cam_fb.ram.0.1.0_WCLKE
.sym 101765 capture_data[8]
.sym 101769 capture_data[9]
.sym 101772 $PACKER_VCC_NET
.sym 101784 capture_addr[7]
.sym 101790 capture_addr[2]
.sym 101793 $PACKER_VCC_NET
.sym 101794 capture_addr[9]
.sym 101795 capture_data[8]
.sym 101798 capture_addr[9]
.sym 101805 orig_img_addr[1]
.sym 101807 cam_fb.ram.0.2.0_RCLKE
.sym 101809 orig_img_addr[5]
.sym 101810 capture_data[10]
.sym 101815 orig_img_addr[8]
.sym 101818 $PACKER_VCC_NET
.sym 101820 orig_img_addr[9]
.sym 101826 orig_img_addr[0]
.sym 101827 orig_img_addr[7]
.sym 101829 capture_data[11]
.sym 101830 orig_img_addr[3]
.sym 101831 orig_img_addr[4]
.sym 101833 orig_img_addr[6]
.sym 101835 orig_img_addr[2]
.sym 101853 orig_img_addr[0]
.sym 101854 orig_img_addr[1]
.sym 101856 orig_img_addr[2]
.sym 101857 orig_img_addr[3]
.sym 101858 orig_img_addr[4]
.sym 101859 orig_img_addr[5]
.sym 101860 orig_img_addr[6]
.sym 101861 orig_img_addr[7]
.sym 101862 orig_img_addr[8]
.sym 101863 orig_img_addr[9]
.sym 101864 clk50mhz_$glb_clk
.sym 101865 cam_fb.ram.0.2.0_RCLKE
.sym 101866 $PACKER_VCC_NET
.sym 101870 capture_data[11]
.sym 101874 capture_data[10]
.sym 101879 orig_img_addr[1]
.sym 101882 capture_addr[4]
.sym 101894 capture_addr[2]
.sym 101895 capture_data[11]
.sym 101897 orig_img_addr[4]
.sym 101900 orig_img_addr[5]
.sym 101901 capture_addr[5]
.sym 101907 capture_addr[5]
.sym 101910 capture_addr[4]
.sym 101911 capture_addr[3]
.sym 101913 capture_addr[1]
.sym 101914 capture_addr[8]
.sym 101915 capture_data[9]
.sym 101918 cam_fb.ram.0.2.0_WCLKE
.sym 101920 $PACKER_VCC_NET
.sym 101921 capture_addr[0]
.sym 101922 capture_addr[7]
.sym 101928 capture_addr[2]
.sym 101933 capture_data[8]
.sym 101936 capture_addr[9]
.sym 101937 capture_addr[6]
.sym 101955 capture_addr[0]
.sym 101956 capture_addr[1]
.sym 101958 capture_addr[2]
.sym 101959 capture_addr[3]
.sym 101960 capture_addr[4]
.sym 101961 capture_addr[5]
.sym 101962 capture_addr[6]
.sym 101963 capture_addr[7]
.sym 101964 capture_addr[8]
.sym 101965 capture_addr[9]
.sym 101966 clk50mhz_$glb_clk
.sym 101967 cam_fb.ram.0.2.0_WCLKE
.sym 101969 capture_data[8]
.sym 101973 capture_data[9]
.sym 101976 $PACKER_VCC_NET
.sym 101992 capture_addr[8]
.sym 101995 orig_img_addr[7]
.sym 101999 orig_img_addr[6]
.sym 102001 cam_fb.ram.0.0.0_RCLKE
.sym 102002 capture_addr[3]
.sym 102009 orig_img_addr[1]
.sym 102011 cam_fb.ram.0.0.0_RCLKE
.sym 102016 orig_img_addr[6]
.sym 102017 capture_data[10]
.sym 102018 orig_img_addr[3]
.sym 102020 orig_img_addr[7]
.sym 102023 orig_img_addr[2]
.sym 102028 orig_img_addr[8]
.sym 102029 $PACKER_VCC_NET
.sym 102033 capture_data[11]
.sym 102035 orig_img_addr[4]
.sym 102036 orig_img_addr[9]
.sym 102038 orig_img_addr[5]
.sym 102039 orig_img_addr[0]
.sym 102057 orig_img_addr[0]
.sym 102058 orig_img_addr[1]
.sym 102060 orig_img_addr[2]
.sym 102061 orig_img_addr[3]
.sym 102062 orig_img_addr[4]
.sym 102063 orig_img_addr[5]
.sym 102064 orig_img_addr[6]
.sym 102065 orig_img_addr[7]
.sym 102066 orig_img_addr[8]
.sym 102067 orig_img_addr[9]
.sym 102068 clk50mhz_$glb_clk
.sym 102069 cam_fb.ram.0.0.0_RCLKE
.sym 102070 $PACKER_VCC_NET
.sym 102074 capture_data[11]
.sym 102078 capture_data[10]
.sym 102083 capture_data[10]
.sym 102093 orig_img_addr[1]
.sym 102098 cam_fb.ram.0.1.0_WCLKE
.sym 102100 capture_addr[1]
.sym 102104 capture_addr[1]
.sym 102115 capture_addr[1]
.sym 102118 capture_addr[6]
.sym 102119 capture_addr[4]
.sym 102120 capture_addr[7]
.sym 102121 capture_addr[2]
.sym 102124 $PACKER_VCC_NET
.sym 102127 capture_addr[5]
.sym 102129 cam_fb.ram.0.0.0_WCLKE
.sym 102130 capture_addr[8]
.sym 102131 capture_addr[9]
.sym 102132 capture_addr[0]
.sym 102134 capture_data[9]
.sym 102140 capture_addr[3]
.sym 102141 capture_data[8]
.sym 102159 capture_addr[0]
.sym 102160 capture_addr[1]
.sym 102162 capture_addr[2]
.sym 102163 capture_addr[3]
.sym 102164 capture_addr[4]
.sym 102165 capture_addr[5]
.sym 102166 capture_addr[6]
.sym 102167 capture_addr[7]
.sym 102168 capture_addr[8]
.sym 102169 capture_addr[9]
.sym 102170 clk50mhz_$glb_clk
.sym 102171 cam_fb.ram.0.0.0_WCLKE
.sym 102173 capture_data[8]
.sym 102177 capture_data[9]
.sym 102180 $PACKER_VCC_NET
.sym 102196 capture_addr[7]
.sym 102201 capture_addr[2]
.sym 102205 capture_data[8]
.sym 102206 capture_addr[9]
.sym 102214 orig_img_addr[8]
.sym 102217 $PACKER_VCC_NET
.sym 102223 orig_img_addr[0]
.sym 102224 orig_img_addr[9]
.sym 102229 orig_img_addr[1]
.sym 102233 orig_img_addr[5]
.sym 102236 capture_data[10]
.sym 102237 orig_img_addr[2]
.sym 102239 orig_img_addr[6]
.sym 102240 cam_fb.ram.0.3.0_RCLKE
.sym 102241 capture_data[11]
.sym 102242 orig_img_addr[3]
.sym 102243 orig_img_addr[4]
.sym 102244 orig_img_addr[7]
.sym 102261 orig_img_addr[0]
.sym 102262 orig_img_addr[1]
.sym 102264 orig_img_addr[2]
.sym 102265 orig_img_addr[3]
.sym 102266 orig_img_addr[4]
.sym 102267 orig_img_addr[5]
.sym 102268 orig_img_addr[6]
.sym 102269 orig_img_addr[7]
.sym 102270 orig_img_addr[8]
.sym 102271 orig_img_addr[9]
.sym 102272 clk50mhz_$glb_clk
.sym 102273 cam_fb.ram.0.3.0_RCLKE
.sym 102274 $PACKER_VCC_NET
.sym 102278 capture_data[11]
.sym 102282 capture_data[10]
.sym 102288 orig_img_addr[8]
.sym 102293 $PACKER_VCC_NET
.sym 102299 orig_img_addr[7]
.sym 102307 capture_addr[5]
.sym 102309 orig_img_addr[4]
.sym 102317 capture_addr[5]
.sym 102318 capture_addr[8]
.sym 102319 $PACKER_VCC_NET
.sym 102320 capture_addr[0]
.sym 102321 capture_addr[7]
.sym 102322 capture_data[9]
.sym 102328 capture_addr[3]
.sym 102331 capture_addr[1]
.sym 102332 capture_addr[6]
.sym 102338 capture_addr[4]
.sym 102339 capture_addr[2]
.sym 102342 cam_fb.ram.0.3.0_WCLKE
.sym 102343 capture_data[8]
.sym 102344 capture_addr[9]
.sym 102350 cam_fb.ram.0.1.0_WCLKE
.sym 102363 capture_addr[0]
.sym 102364 capture_addr[1]
.sym 102366 capture_addr[2]
.sym 102367 capture_addr[3]
.sym 102368 capture_addr[4]
.sym 102369 capture_addr[5]
.sym 102370 capture_addr[6]
.sym 102371 capture_addr[7]
.sym 102372 capture_addr[8]
.sym 102373 capture_addr[9]
.sym 102374 clk50mhz_$glb_clk
.sym 102375 cam_fb.ram.0.3.0_WCLKE
.sym 102377 capture_data[8]
.sym 102381 capture_data[9]
.sym 102384 $PACKER_VCC_NET
.sym 102401 cam_fb.ram.0.0.0_RCLKE
.sym 102404 cam_fb.ram.0.1.0_RCLKE
.sym 102405 capture_data[5]
.sym 102408 orig_img_addr[1]
.sym 102411 capture_data[4]
.sym 102419 cam_fb.ram.0.1.0_RCLKE
.sym 102421 $PACKER_VCC_NET
.sym 102423 orig_img_addr[1]
.sym 102428 orig_img_addr[5]
.sym 102430 orig_img_addr[3]
.sym 102431 orig_img_addr[2]
.sym 102434 orig_img_addr[0]
.sym 102436 capture_data[7]
.sym 102437 orig_img_addr[7]
.sym 102440 capture_data[6]
.sym 102441 orig_img_addr[8]
.sym 102445 orig_img_addr[6]
.sym 102447 orig_img_addr[4]
.sym 102448 orig_img_addr[9]
.sym 102465 orig_img_addr[0]
.sym 102466 orig_img_addr[1]
.sym 102468 orig_img_addr[2]
.sym 102469 orig_img_addr[3]
.sym 102470 orig_img_addr[4]
.sym 102471 orig_img_addr[5]
.sym 102472 orig_img_addr[6]
.sym 102473 orig_img_addr[7]
.sym 102474 orig_img_addr[8]
.sym 102475 orig_img_addr[9]
.sym 102476 clk50mhz_$glb_clk
.sym 102477 cam_fb.ram.0.1.0_RCLKE
.sym 102478 $PACKER_VCC_NET
.sym 102482 capture_data[7]
.sym 102486 capture_data[6]
.sym 102497 $PACKER_VCC_NET
.sym 102509 capture_addr[1]
.sym 102530 cam_fb.ram.0.1.0_WCLKE
.sym 102531 capture_addr[4]
.sym 102532 $PACKER_VCC_NET
.sym 102534 capture_addr[1]
.sym 102535 capture_addr[3]
.sym 102536 capture_addr[0]
.sym 102539 capture_addr[9]
.sym 102540 capture_addr[8]
.sym 102541 capture_addr[5]
.sym 102542 capture_addr[6]
.sym 102543 capture_data[5]
.sym 102545 capture_addr[2]
.sym 102548 capture_addr[7]
.sym 102549 capture_data[4]
.sym 102567 capture_addr[0]
.sym 102568 capture_addr[1]
.sym 102570 capture_addr[2]
.sym 102571 capture_addr[3]
.sym 102572 capture_addr[4]
.sym 102573 capture_addr[5]
.sym 102574 capture_addr[6]
.sym 102575 capture_addr[7]
.sym 102576 capture_addr[8]
.sym 102577 capture_addr[9]
.sym 102578 clk50mhz_$glb_clk
.sym 102579 cam_fb.ram.0.1.0_WCLKE
.sym 102581 capture_data[4]
.sym 102585 capture_data[5]
.sym 102588 $PACKER_VCC_NET
.sym 102608 orig_img_addr[6]
.sym 102624 capture_data[7]
.sym 102629 orig_img_addr[8]
.sym 102631 orig_img_addr[6]
.sym 102634 $PACKER_VCC_NET
.sym 102635 orig_img_addr[0]
.sym 102636 orig_img_addr[9]
.sym 102638 orig_img_addr[2]
.sym 102641 orig_img_addr[5]
.sym 102643 orig_img_addr[7]
.sym 102648 cam_fb.ram.0.2.0_RCLKE
.sym 102649 capture_data[6]
.sym 102650 orig_img_addr[1]
.sym 102651 orig_img_addr[4]
.sym 102652 orig_img_addr[3]
.sym 102669 orig_img_addr[0]
.sym 102670 orig_img_addr[1]
.sym 102672 orig_img_addr[2]
.sym 102673 orig_img_addr[3]
.sym 102674 orig_img_addr[4]
.sym 102675 orig_img_addr[5]
.sym 102676 orig_img_addr[6]
.sym 102677 orig_img_addr[7]
.sym 102678 orig_img_addr[8]
.sym 102679 orig_img_addr[9]
.sym 102680 clk50mhz_$glb_clk
.sym 102681 cam_fb.ram.0.2.0_RCLKE
.sym 102682 $PACKER_VCC_NET
.sym 102686 capture_data[7]
.sym 102690 capture_data[6]
.sym 102698 capture_data[7]
.sym 102702 $PACKER_VCC_NET
.sym 102705 orig_img_addr[8]
.sym 102708 capture_addr[5]
.sym 102709 capture_addr[8]
.sym 102712 capture_addr[2]
.sym 102713 capture_addr[5]
.sym 102716 orig_img_addr[7]
.sym 102717 orig_img_addr[4]
.sym 102723 capture_addr[5]
.sym 102724 capture_addr[0]
.sym 102726 capture_addr[8]
.sym 102727 capture_addr[3]
.sym 102735 capture_addr[2]
.sym 102736 capture_addr[7]
.sym 102738 capture_addr[1]
.sym 102741 cam_fb.ram.0.2.0_WCLKE
.sym 102743 $PACKER_VCC_NET
.sym 102744 capture_addr[6]
.sym 102745 capture_addr[9]
.sym 102747 capture_data[4]
.sym 102751 capture_data[5]
.sym 102753 capture_addr[4]
.sym 102755 capture_addr[3]
.sym 102758 capture_addr[0]
.sym 102771 capture_addr[0]
.sym 102772 capture_addr[1]
.sym 102774 capture_addr[2]
.sym 102775 capture_addr[3]
.sym 102776 capture_addr[4]
.sym 102777 capture_addr[5]
.sym 102778 capture_addr[6]
.sym 102779 capture_addr[7]
.sym 102780 capture_addr[8]
.sym 102781 capture_addr[9]
.sym 102782 clk50mhz_$glb_clk
.sym 102783 cam_fb.ram.0.2.0_WCLKE
.sym 102785 capture_data[4]
.sym 102789 capture_data[5]
.sym 102792 $PACKER_VCC_NET
.sym 102809 capture_data[5]
.sym 102810 orig_img_addr[1]
.sym 102812 cam_fb.ram.0.0.0_RCLKE
.sym 102813 capture_data[4]
.sym 102815 cam_fb.ram.0.0.0_RCLKE
.sym 102817 capture_data[5]
.sym 102818 orig_img_addr[7]
.sym 102825 orig_img_addr[1]
.sym 102826 orig_img_addr[2]
.sym 102827 cam_fb.ram.0.0.0_RCLKE
.sym 102829 $PACKER_VCC_NET
.sym 102836 orig_img_addr[5]
.sym 102840 orig_img_addr[3]
.sym 102841 orig_img_addr[7]
.sym 102842 orig_img_addr[6]
.sym 102844 capture_data[6]
.sym 102846 capture_data[7]
.sym 102847 orig_img_addr[9]
.sym 102849 orig_img_addr[8]
.sym 102851 orig_img_addr[0]
.sym 102855 orig_img_addr[4]
.sym 102873 orig_img_addr[0]
.sym 102874 orig_img_addr[1]
.sym 102876 orig_img_addr[2]
.sym 102877 orig_img_addr[3]
.sym 102878 orig_img_addr[4]
.sym 102879 orig_img_addr[5]
.sym 102880 orig_img_addr[6]
.sym 102881 orig_img_addr[7]
.sym 102882 orig_img_addr[8]
.sym 102883 orig_img_addr[9]
.sym 102884 clk50mhz_$glb_clk
.sym 102885 cam_fb.ram.0.0.0_RCLKE
.sym 102886 $PACKER_VCC_NET
.sym 102890 capture_data[7]
.sym 102894 capture_data[6]
.sym 102902 capture_addr[0]
.sym 102905 $PACKER_VCC_NET
.sym 102909 capture_addr[7]
.sym 102910 capture_addr[3]
.sym 102914 capture_addr[6]
.sym 102916 capture_addr[1]
.sym 102927 capture_addr[3]
.sym 102930 capture_addr[0]
.sym 102931 capture_addr[1]
.sym 102939 capture_addr[4]
.sym 102941 capture_addr[2]
.sym 102942 capture_addr[5]
.sym 102944 capture_addr[6]
.sym 102945 cam_fb.ram.0.0.0_WCLKE
.sym 102946 capture_addr[8]
.sym 102947 capture_addr[9]
.sym 102951 capture_data[4]
.sym 102955 capture_data[5]
.sym 102956 $PACKER_VCC_NET
.sym 102958 capture_addr[7]
.sym 102964 capture_addr[4]
.sym 102975 capture_addr[0]
.sym 102976 capture_addr[1]
.sym 102978 capture_addr[2]
.sym 102979 capture_addr[3]
.sym 102980 capture_addr[4]
.sym 102981 capture_addr[5]
.sym 102982 capture_addr[6]
.sym 102983 capture_addr[7]
.sym 102984 capture_addr[8]
.sym 102985 capture_addr[9]
.sym 102986 clk50mhz_$glb_clk
.sym 102987 cam_fb.ram.0.0.0_WCLKE
.sym 102989 capture_data[4]
.sym 102993 capture_data[5]
.sym 102996 $PACKER_VCC_NET
.sym 103013 capture_addr[9]
.sym 103014 orig_img_addr[0]
.sym 103017 $PACKER_VCC_NET
.sym 103021 orig_img_addr[6]
.sym 103022 orig_img_addr[6]
.sym 103023 capture_data[6]
.sym 103031 cam_fb.ram.0.3.0_RCLKE
.sym 103034 capture_data[7]
.sym 103035 orig_img_addr[9]
.sym 103037 orig_img_addr[8]
.sym 103038 orig_img_addr[5]
.sym 103043 orig_img_addr[0]
.sym 103045 orig_img_addr[7]
.sym 103046 orig_img_addr[6]
.sym 103048 capture_data[6]
.sym 103049 $PACKER_VCC_NET
.sym 103054 orig_img_addr[1]
.sym 103055 orig_img_addr[2]
.sym 103059 orig_img_addr[4]
.sym 103060 orig_img_addr[3]
.sym 103077 orig_img_addr[0]
.sym 103078 orig_img_addr[1]
.sym 103080 orig_img_addr[2]
.sym 103081 orig_img_addr[3]
.sym 103082 orig_img_addr[4]
.sym 103083 orig_img_addr[5]
.sym 103084 orig_img_addr[6]
.sym 103085 orig_img_addr[7]
.sym 103086 orig_img_addr[8]
.sym 103087 orig_img_addr[9]
.sym 103088 clk50mhz_$glb_clk
.sym 103089 cam_fb.ram.0.3.0_RCLKE
.sym 103090 $PACKER_VCC_NET
.sym 103094 capture_data[7]
.sym 103098 capture_data[6]
.sym 103106 capture_addr[4]
.sym 103116 capture_addr[5]
.sym 103118 capture_addr[2]
.sym 103121 capture_addr[5]
.sym 103123 capture_addr[2]
.sym 103124 orig_img_addr[7]
.sym 103125 orig_img_addr[4]
.sym 103126 cam_fb.ram.0.3.0_RCLKE
.sym 103131 capture_addr[5]
.sym 103135 capture_addr[3]
.sym 103136 capture_addr[4]
.sym 103137 capture_addr[1]
.sym 103138 capture_addr[8]
.sym 103141 capture_addr[6]
.sym 103144 $PACKER_VCC_NET
.sym 103145 capture_addr[0]
.sym 103146 capture_addr[7]
.sym 103148 capture_addr[2]
.sym 103149 cam_fb.ram.0.3.0_WCLKE
.sym 103151 capture_addr[9]
.sym 103157 capture_data[4]
.sym 103159 capture_data[5]
.sym 103166 capture_addr[9]
.sym 103179 capture_addr[0]
.sym 103180 capture_addr[1]
.sym 103182 capture_addr[2]
.sym 103183 capture_addr[3]
.sym 103184 capture_addr[4]
.sym 103185 capture_addr[5]
.sym 103186 capture_addr[6]
.sym 103187 capture_addr[7]
.sym 103188 capture_addr[8]
.sym 103189 capture_addr[9]
.sym 103190 clk50mhz_$glb_clk
.sym 103191 cam_fb.ram.0.3.0_WCLKE
.sym 103193 capture_data[4]
.sym 103197 capture_data[5]
.sym 103200 $PACKER_VCC_NET
.sym 103203 capture_addr[9]
.sym 103216 capture_addr[8]
.sym 103218 cam_fb.ram.1.4.0_RDATA_3
.sym 103219 cam_fb.ram.0.0.0_RCLKE
.sym 103223 capture_data[4]
.sym 103224 capture_addr[3]
.sym 103225 capture_data[5]
.sym 103235 orig_img_addr[1]
.sym 103240 capture_data[7]
.sym 103241 orig_img_addr[0]
.sym 103243 orig_img_addr[2]
.sym 103244 orig_img_addr[5]
.sym 103246 $PACKER_VCC_NET
.sym 103248 orig_img_addr[3]
.sym 103250 orig_img_addr[6]
.sym 103251 orig_img_addr[9]
.sym 103252 capture_data[6]
.sym 103257 orig_img_addr[8]
.sym 103260 cam_fb.ram.0.4.0_RCLKE
.sym 103262 orig_img_addr[7]
.sym 103263 orig_img_addr[4]
.sym 103281 orig_img_addr[0]
.sym 103282 orig_img_addr[1]
.sym 103284 orig_img_addr[2]
.sym 103285 orig_img_addr[3]
.sym 103286 orig_img_addr[4]
.sym 103287 orig_img_addr[5]
.sym 103288 orig_img_addr[6]
.sym 103289 orig_img_addr[7]
.sym 103290 orig_img_addr[8]
.sym 103291 orig_img_addr[9]
.sym 103292 clk50mhz_$glb_clk
.sym 103293 cam_fb.ram.0.4.0_RCLKE
.sym 103294 $PACKER_VCC_NET
.sym 103298 capture_data[7]
.sym 103302 capture_data[6]
.sym 103311 orig_img_addr[1]
.sym 103324 capture_addr[1]
.sym 103326 capture_addr[6]
.sym 103337 capture_addr[7]
.sym 103339 capture_addr[1]
.sym 103342 capture_addr[6]
.sym 103345 capture_addr[2]
.sym 103346 capture_addr[9]
.sym 103349 capture_addr[4]
.sym 103353 cam_fb.ram.0.4.0_WCLKE
.sym 103355 $PACKER_VCC_NET
.sym 103358 capture_addr[8]
.sym 103361 capture_data[4]
.sym 103362 capture_addr[3]
.sym 103363 capture_data[5]
.sym 103365 capture_addr[0]
.sym 103366 capture_addr[5]
.sym 103383 capture_addr[0]
.sym 103384 capture_addr[1]
.sym 103386 capture_addr[2]
.sym 103387 capture_addr[3]
.sym 103388 capture_addr[4]
.sym 103389 capture_addr[5]
.sym 103390 capture_addr[6]
.sym 103391 capture_addr[7]
.sym 103392 capture_addr[8]
.sym 103393 capture_addr[9]
.sym 103394 clk50mhz_$glb_clk
.sym 103395 cam_fb.ram.0.4.0_WCLKE
.sym 103397 capture_data[4]
.sym 103401 capture_data[5]
.sym 103404 $PACKER_VCC_NET
.sym 103413 capture_addr[7]
.sym 103420 capture_addr[6]
.sym 103422 capture_addr[2]
.sym 103423 capture_addr[1]
.sym 103426 capture_addr[3]
.sym 103430 capture_addr[9]
.sym 103431 orig_img_addr[6]
.sym 103437 orig_img_addr[1]
.sym 103441 orig_img_addr[5]
.sym 103442 orig_img_addr[4]
.sym 103443 orig_img_addr[9]
.sym 103445 orig_img_addr[8]
.sym 103447 capture_data[2]
.sym 103448 cam_fb.ram.0.0.0_RCLKE
.sym 103451 orig_img_addr[0]
.sym 103454 capture_data[3]
.sym 103456 orig_img_addr[6]
.sym 103457 $PACKER_VCC_NET
.sym 103460 orig_img_addr[2]
.sym 103464 orig_img_addr[7]
.sym 103466 orig_img_addr[3]
.sym 103485 orig_img_addr[0]
.sym 103486 orig_img_addr[1]
.sym 103488 orig_img_addr[2]
.sym 103489 orig_img_addr[3]
.sym 103490 orig_img_addr[4]
.sym 103491 orig_img_addr[5]
.sym 103492 orig_img_addr[6]
.sym 103493 orig_img_addr[7]
.sym 103494 orig_img_addr[8]
.sym 103495 orig_img_addr[9]
.sym 103496 clk50mhz_$glb_clk
.sym 103497 cam_fb.ram.0.0.0_RCLKE
.sym 103498 $PACKER_VCC_NET
.sym 103502 capture_data[3]
.sym 103506 capture_data[2]
.sym 103513 capture_data[2]
.sym 103521 orig_img_addr[1]
.sym 103523 orig_img_addr[7]
.sym 103530 cam_fb.ram.0.3.0_RCLKE
.sym 103533 capture_addr[5]
.sym 103539 capture_addr[5]
.sym 103541 cam_fb.ram.0.0.0_WCLKE
.sym 103542 capture_addr[8]
.sym 103543 $PACKER_VCC_NET
.sym 103552 capture_addr[7]
.sym 103553 capture_addr[0]
.sym 103558 capture_addr[6]
.sym 103560 capture_addr[2]
.sym 103561 capture_addr[1]
.sym 103562 capture_addr[4]
.sym 103564 capture_addr[3]
.sym 103565 capture_data[1]
.sym 103568 capture_addr[9]
.sym 103569 capture_data[0]
.sym 103587 capture_addr[0]
.sym 103588 capture_addr[1]
.sym 103590 capture_addr[2]
.sym 103591 capture_addr[3]
.sym 103592 capture_addr[4]
.sym 103593 capture_addr[5]
.sym 103594 capture_addr[6]
.sym 103595 capture_addr[7]
.sym 103596 capture_addr[8]
.sym 103597 capture_addr[9]
.sym 103598 clk50mhz_$glb_clk
.sym 103599 cam_fb.ram.0.0.0_WCLKE
.sym 103601 capture_data[0]
.sym 103605 capture_data[1]
.sym 103608 $PACKER_VCC_NET
.sym 103615 cam_fb.ram.0.0.0_WCLKE
.sym 103624 cam_fb.ram.0.4.0_WCLKE
.sym 103627 cam_fb.ram.0.4.0_RCLKE
.sym 103628 orig_img_addr[8]
.sym 103630 capture_data[3]
.sym 103631 capture_data[1]
.sym 103632 capture_data[1]
.sym 103641 orig_img_addr[5]
.sym 103645 $PACKER_VCC_NET
.sym 103646 orig_img_addr[4]
.sym 103648 orig_img_addr[2]
.sym 103650 orig_img_addr[3]
.sym 103651 orig_img_addr[8]
.sym 103653 capture_data[3]
.sym 103654 orig_img_addr[1]
.sym 103658 orig_img_addr[0]
.sym 103660 orig_img_addr[6]
.sym 103661 orig_img_addr[7]
.sym 103663 orig_img_addr[9]
.sym 103664 capture_data[2]
.sym 103668 cam_fb.ram.0.3.0_RCLKE
.sym 103689 orig_img_addr[0]
.sym 103690 orig_img_addr[1]
.sym 103692 orig_img_addr[2]
.sym 103693 orig_img_addr[3]
.sym 103694 orig_img_addr[4]
.sym 103695 orig_img_addr[5]
.sym 103696 orig_img_addr[6]
.sym 103697 orig_img_addr[7]
.sym 103698 orig_img_addr[8]
.sym 103699 orig_img_addr[9]
.sym 103700 clk50mhz_$glb_clk
.sym 103701 cam_fb.ram.0.3.0_RCLKE
.sym 103702 $PACKER_VCC_NET
.sym 103706 capture_data[3]
.sym 103710 capture_data[2]
.sym 103721 orig_img_addr[3]
.sym 103722 orig_img_addr[1]
.sym 103727 cam_fb.ram.0.1.0_WCLKE
.sym 103729 capture_addr[6]
.sym 103731 orig_img_addr[2]
.sym 103738 cam_fb.ram.0.2.0_WCLKE
.sym 103746 capture_addr[6]
.sym 103750 capture_addr[4]
.sym 103757 capture_data[0]
.sym 103759 capture_addr[9]
.sym 103763 $PACKER_VCC_NET
.sym 103764 capture_addr[2]
.sym 103765 capture_addr[5]
.sym 103767 capture_addr[8]
.sym 103768 capture_addr[3]
.sym 103769 capture_data[1]
.sym 103770 cam_fb.ram.0.3.0_WCLKE
.sym 103772 capture_addr[7]
.sym 103773 capture_addr[0]
.sym 103774 capture_addr[1]
.sym 103791 capture_addr[0]
.sym 103792 capture_addr[1]
.sym 103794 capture_addr[2]
.sym 103795 capture_addr[3]
.sym 103796 capture_addr[4]
.sym 103797 capture_addr[5]
.sym 103798 capture_addr[6]
.sym 103799 capture_addr[7]
.sym 103800 capture_addr[8]
.sym 103801 capture_addr[9]
.sym 103802 clk50mhz_$glb_clk
.sym 103803 cam_fb.ram.0.3.0_WCLKE
.sym 103805 capture_data[0]
.sym 103809 capture_data[1]
.sym 103812 $PACKER_VCC_NET
.sym 103830 cam_fb.ram.0.2.0_RDATA_3
.sym 103831 cam_fb.ram.0.4.0_RDATA_3
.sym 103833 cam_fb.ram.0.2.0_RDATA_1
.sym 103834 capture_addr[3]
.sym 103835 capture_data[1]
.sym 103839 orig_img_addr[6]
.sym 103845 orig_img_addr[1]
.sym 103847 cam_fb.ram.0.2.0_RCLKE
.sym 103850 orig_img_addr[4]
.sym 103851 orig_img_addr[9]
.sym 103852 capture_data[2]
.sym 103854 orig_img_addr[5]
.sym 103855 orig_img_addr[8]
.sym 103857 capture_data[3]
.sym 103859 orig_img_addr[0]
.sym 103863 orig_img_addr[3]
.sym 103864 orig_img_addr[6]
.sym 103865 $PACKER_VCC_NET
.sym 103867 orig_img_addr[7]
.sym 103869 orig_img_addr[2]
.sym 103893 orig_img_addr[0]
.sym 103894 orig_img_addr[1]
.sym 103896 orig_img_addr[2]
.sym 103897 orig_img_addr[3]
.sym 103898 orig_img_addr[4]
.sym 103899 orig_img_addr[5]
.sym 103900 orig_img_addr[6]
.sym 103901 orig_img_addr[7]
.sym 103902 orig_img_addr[8]
.sym 103903 orig_img_addr[9]
.sym 103904 clk50mhz_$glb_clk
.sym 103905 cam_fb.ram.0.2.0_RCLKE
.sym 103906 $PACKER_VCC_NET
.sym 103910 capture_data[3]
.sym 103914 capture_data[2]
.sym 103938 orig_img_addr[5]
.sym 103939 orig_img_addr[0]
.sym 103941 capture_addr[5]
.sym 103947 capture_addr[5]
.sym 103951 $PACKER_VCC_NET
.sym 103952 capture_addr[2]
.sym 103960 capture_addr[7]
.sym 103961 capture_addr[0]
.sym 103962 capture_addr[1]
.sym 103965 cam_fb.ram.0.2.0_WCLKE
.sym 103966 capture_data[0]
.sym 103967 capture_addr[9]
.sym 103971 capture_addr[8]
.sym 103972 capture_addr[3]
.sym 103973 capture_data[1]
.sym 103975 capture_addr[6]
.sym 103977 capture_addr[4]
.sym 103980 capture_addr[7]
.sym 103995 capture_addr[0]
.sym 103996 capture_addr[1]
.sym 103998 capture_addr[2]
.sym 103999 capture_addr[3]
.sym 104000 capture_addr[4]
.sym 104001 capture_addr[5]
.sym 104002 capture_addr[6]
.sym 104003 capture_addr[7]
.sym 104004 capture_addr[8]
.sym 104005 capture_addr[9]
.sym 104006 clk50mhz_$glb_clk
.sym 104007 cam_fb.ram.0.2.0_WCLKE
.sym 104009 capture_data[0]
.sym 104013 capture_data[1]
.sym 104016 $PACKER_VCC_NET
.sym 104034 capture_data[3]
.sym 104035 cam_fb.ram.0.4.0_RCLKE
.sym 104036 orig_img_addr[8]
.sym 104041 capture_data[1]
.sym 104042 orig_img_addr[7]
.sym 104044 cam_fb.ram.0.1.0_RCLKE
.sym 104051 orig_img_addr[3]
.sym 104052 orig_img_addr[4]
.sym 104053 $PACKER_VCC_NET
.sym 104057 capture_data[3]
.sym 104059 orig_img_addr[8]
.sym 104065 orig_img_addr[7]
.sym 104067 cam_fb.ram.0.1.0_RCLKE
.sym 104068 orig_img_addr[6]
.sym 104075 capture_data[2]
.sym 104076 orig_img_addr[5]
.sym 104077 orig_img_addr[0]
.sym 104078 orig_img_addr[1]
.sym 104079 orig_img_addr[2]
.sym 104080 orig_img_addr[9]
.sym 104097 orig_img_addr[0]
.sym 104098 orig_img_addr[1]
.sym 104100 orig_img_addr[2]
.sym 104101 orig_img_addr[3]
.sym 104102 orig_img_addr[4]
.sym 104103 orig_img_addr[5]
.sym 104104 orig_img_addr[6]
.sym 104105 orig_img_addr[7]
.sym 104106 orig_img_addr[8]
.sym 104107 orig_img_addr[9]
.sym 104108 clk50mhz_$glb_clk
.sym 104109 cam_fb.ram.0.1.0_RCLKE
.sym 104110 $PACKER_VCC_NET
.sym 104114 capture_data[3]
.sym 104118 capture_data[2]
.sym 104126 capture_addr[0]
.sym 104133 capture_addr[7]
.sym 104137 capture_addr[5]
.sym 104138 capture_addr[6]
.sym 104143 cam_fb.ram.0.1.0_WCLKE
.sym 104145 orig_img_addr[2]
.sym 104146 capture_addr[9]
.sym 104153 cam_fb.ram.0.1.0_WCLKE
.sym 104154 capture_data[0]
.sym 104160 capture_addr[7]
.sym 104161 capture_addr[6]
.sym 104162 capture_addr[5]
.sym 104165 capture_addr[4]
.sym 104169 capture_addr[9]
.sym 104170 capture_addr[8]
.sym 104173 capture_addr[1]
.sym 104177 capture_addr[0]
.sym 104179 capture_data[1]
.sym 104180 $PACKER_VCC_NET
.sym 104181 capture_addr[2]
.sym 104182 capture_addr[3]
.sym 104199 capture_addr[0]
.sym 104200 capture_addr[1]
.sym 104202 capture_addr[2]
.sym 104203 capture_addr[3]
.sym 104204 capture_addr[4]
.sym 104205 capture_addr[5]
.sym 104206 capture_addr[6]
.sym 104207 capture_addr[7]
.sym 104208 capture_addr[8]
.sym 104209 capture_addr[9]
.sym 104210 clk50mhz_$glb_clk
.sym 104211 cam_fb.ram.0.1.0_WCLKE
.sym 104213 capture_data[0]
.sym 104217 capture_data[1]
.sym 104220 $PACKER_VCC_NET
.sym 104238 cam_fb.ram.0.4.0_RDATA_3
.sym 104240 capture.vsync_3up
.sym 104241 capture_data[0]
.sym 104243 capture_data[1]
.sym 104248 capture_addr[3]
.sym 104254 orig_img_addr[0]
.sym 104256 capture_data[2]
.sym 104257 $PACKER_VCC_NET
.sym 104258 orig_img_addr[4]
.sym 104260 orig_img_addr[6]
.sym 104261 capture_data[3]
.sym 104262 orig_img_addr[5]
.sym 104263 orig_img_addr[8]
.sym 104264 cam_fb.ram.0.4.0_RCLKE
.sym 104266 orig_img_addr[1]
.sym 104268 orig_img_addr[9]
.sym 104269 orig_img_addr[7]
.sym 104282 orig_img_addr[3]
.sym 104283 orig_img_addr[2]
.sym 104301 orig_img_addr[0]
.sym 104302 orig_img_addr[1]
.sym 104304 orig_img_addr[2]
.sym 104305 orig_img_addr[3]
.sym 104306 orig_img_addr[4]
.sym 104307 orig_img_addr[5]
.sym 104308 orig_img_addr[6]
.sym 104309 orig_img_addr[7]
.sym 104310 orig_img_addr[8]
.sym 104311 orig_img_addr[9]
.sym 104312 clk50mhz_$glb_clk
.sym 104313 cam_fb.ram.0.4.0_RCLKE
.sym 104314 $PACKER_VCC_NET
.sym 104318 capture_data[3]
.sym 104322 capture_data[2]
.sym 104330 capture_addr[4]
.sym 104345 capture.vsync_3up
.sym 104361 capture_addr[1]
.sym 104362 capture_addr[8]
.sym 104365 capture_addr[0]
.sym 104366 cam_fb.ram.0.4.0_WCLKE
.sym 104368 $PACKER_VCC_NET
.sym 104369 capture_addr[2]
.sym 104370 capture_addr[7]
.sym 104375 capture_addr[5]
.sym 104378 capture_addr[6]
.sym 104379 capture_data[0]
.sym 104380 capture_addr[9]
.sym 104381 capture_data[1]
.sym 104385 capture_addr[4]
.sym 104386 capture_addr[3]
.sym 104388 capture.vsync_3up
.sym 104391 capture.vsync_rg3
.sym 104393 capture.vsync_rg2
.sym 104394 capture.vsync_rg1
.sym 104403 capture_addr[0]
.sym 104404 capture_addr[1]
.sym 104406 capture_addr[2]
.sym 104407 capture_addr[3]
.sym 104408 capture_addr[4]
.sym 104409 capture_addr[5]
.sym 104410 capture_addr[6]
.sym 104411 capture_addr[7]
.sym 104412 capture_addr[8]
.sym 104413 capture_addr[9]
.sym 104414 clk50mhz_$glb_clk
.sym 104415 cam_fb.ram.0.4.0_WCLKE
.sym 104417 capture_data[0]
.sym 104421 capture_data[1]
.sym 104424 $PACKER_VCC_NET
.sym 104544 ov7670_vsync$SB_IO_IN
.sym 104651 ov7670_sioc$SB_IO_OUT
.sym 105061 capture_addr[0]
.sym 105102 capture_addr[0]
.sym 105276 capture_addr[2]
.sym 105307 capture_addr[4]
.sym 105348 capture_addr[4]
.sym 105522 capture_addr[1]
.sym 105645 capture_addr[9]
.sym 106002 cam_fb.ram.0.1.0_WCLKE
.sym 106063 cam_fb.ram.0.1.0_WCLKE
.sym 106084 cam_fb.ram.0.1.0_WCLKE
.sym 106260 orig_img_addr[7]
.sym 106384 cam_fb.ram.0.1.0_RCLKE
.sym 106525 capture_addr[3]
.sym 106537 capture_addr[0]
.sym 106560 capture_addr[3]
.sym 106576 capture_addr[0]
.sym 106618 capture_addr[3]
.sym 106752 capture_addr[2]
.sym 106775 capture_addr[4]
.sym 106835 capture_addr[4]
.sym 107018 capture_addr[9]
.sym 107068 capture_addr[9]
.sym 107121 capture_addr[9]
.sym 107358 capture_data[1]
.sym 107368 cam_fb.ram.0.4.0_RCLKE
.sym 107734 orig_img_addr[5]
.sym 107736 orig_img_addr[7]
.sym 107863 sdat_on
.sym 108003 capture_addr[7]
.sym 108043 capture_addr[7]
.sym 108118 sdat_out
.sym 108363 sdat_on
.sym 108497 capture.vsync_rg3
.sym 108499 capture.vsync_rg2
.sym 108514 ov7670_vsync$SB_IO_IN
.sym 108516 capture.vsync_rg1
.sym 108532 ov7670_vsync$SB_IO_IN
.sym 108533 capture.vsync_rg2
.sym 108534 capture.vsync_rg1
.sym 108535 capture.vsync_rg3
.sym 108552 capture.vsync_rg2
.sym 108563 capture.vsync_rg1
.sym 108570 ov7670_vsync$SB_IO_IN
.sym 108573 clk50mhz_$glb_clk
.sym 108574 rst$SB_IO_IN_$glb_sr
.sym 108599 sdat_out
.sym 108746 ov7670_sioc$SB_IO_OUT
.sym 108755 ov7670_sioc$SB_IO_OUT
.sym 108770 ov7670_vsync$SB_IO_IN
.sym 112777 ov7670_vsync$SB_IO_IN
.sym 112813 sdat_on
.sym 112820 sdat_out
.sym 112822 sdat_on
.sym 112833 sdat_out
.sym 112839 sdat_on
.sym 112999 ov7670_d[0]
.sym 113042 ov7670_rst_n$SB_IO_OUT
.sym 113053 ov7670_d[0]
.sym 116266 ov7670_pclk$SB_IO_IN
.sym 116489 capture.pclk_rg1
.sym 116753 ov7670_pclk$SB_IO_IN
.sym 116852 ov7670_href$SB_IO_IN
.sym 116854 ov7670_pclk$SB_IO_IN
.sym 116922 ov7670_href$SB_IO_IN
.sym 116930 ov7670_rst_n$SB_IO_OUT
.sym 116950 ov7670_rst_n$SB_IO_OUT
.sym 120613 ov7670_pclk$SB_IO_IN
.sym 120673 ov7670_pclk$SB_IO_IN
.sym 120681 clk50mhz_$glb_clk
.sym 120682 rst$SB_IO_IN_$glb_sr
.sym 120808 controller.i_regs.cnt_cam_clk[2]
.sym 120810 ov7670_xclk$SB_IO_OUT
.sym 120811 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 124926 controller.i_regs.cnt_cam_clk[2]
.sym 124937 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 124952 ov7670_xclk$SB_IO_OUT
.sym 124956 $nextpnr_ICESTORM_LC_22$O
.sym 124959 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 124962 ov7670_xclk_SB_CARRY_I1_CO[2]
.sym 124965 ov7670_xclk$SB_IO_OUT
.sym 124969 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 124970 ov7670_xclk$SB_IO_OUT
.sym 124971 controller.i_regs.cnt_cam_clk[2]
.sym 124972 ov7670_xclk_SB_CARRY_I1_CO[2]
.sym 124981 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 124983 controller.i_regs.cnt_cam_clk[2]
.sym 124984 ov7670_xclk$SB_IO_OUT
.sym 124990 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 125004 clk50mhz_$glb_clk
.sym 125005 rst$SB_IO_IN_$glb_sr
.sym 125051 ov7670_xclk$SB_IO_OUT
.sym 125064 ov7670_xclk$SB_IO_OUT
.sym 135176 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 135177 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 135183 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135184 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 135185 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 135186 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 135187 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 135188 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 135189 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 135192 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 135193 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 135198 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 135199 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 135200 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 135201 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 135202 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 135203 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 135204 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 135205 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 135206 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I0
.sym 135207 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 135208 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 135209 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 135211 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 135212 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135213 camera_config_steps[5]
.sym 135216 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 135217 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 135220 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 135221 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 135222 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 135223 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 135224 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 135225 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 135228 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 135229 camera_config_steps[4]
.sym 135231 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 135232 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 135233 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 135236 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 135237 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 135238 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 135239 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 135240 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 135241 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 135242 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 135243 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 135244 camera_config_steps[4]
.sym 135245 camera_config_steps[5]
.sym 135247 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 135248 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 135249 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 135250 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I0
.sym 135251 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 135252 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 135253 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 135255 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 135256 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135257 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 135260 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 135261 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 135262 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I0
.sym 135263 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 135264 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 135265 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 135267 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 135268 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 135269 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 135306 proc_ctrl$SB_IO_IN
.sym 135316 img_proc.proc_ctrl_rg1
.sym 135317 img_proc.proc_ctrl_rg2
.sym 135330 img_proc.proc_ctrl_rg1
.sym 135562 ov7670_d[4]
.sym 135582 capture.data_rg1[6]
.sym 135586 capture.data_rg1[4]
.sym 135662 ov7670_d[1]
.sym 135669 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 135670 ov7670_d[6]
.sym 135674 capture.data_rg1[1]
.sym 135682 capture.data_rg2[1]
.sym 135687 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 135692 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 135695 $PACKER_VCC_NET
.sym 135696 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 135700 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 135703 $PACKER_VCC_NET
.sym 135704 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 135708 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 135712 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135716 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135720 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135724 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 135729 $nextpnr_ICESTORM_LC_88$I3
.sym 135751 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 135756 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 135760 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 135764 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 135767 $PACKER_VCC_NET
.sym 135768 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 135772 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 135775 $PACKER_VCC_NET
.sym 135776 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135780 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135784 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135788 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 135793 $nextpnr_ICESTORM_LC_57$I3
.sym 135797 $PACKER_VCC_NET
.sym 135815 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 135819 $PACKER_VCC_NET
.sym 135820 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 135824 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 135827 $PACKER_VCC_NET
.sym 135828 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 135832 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 135836 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 135840 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135844 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135848 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135852 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 135857 $nextpnr_ICESTORM_LC_49$I3
.sym 135879 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 135884 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 135887 $PACKER_VCC_NET
.sym 135888 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 135891 $PACKER_VCC_NET
.sym 135892 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135895 $PACKER_VCC_NET
.sym 135896 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135899 $PACKER_VCC_NET
.sym 135900 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 135904 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135908 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 135912 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135916 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 135921 $nextpnr_ICESTORM_LC_102$I3
.sym 135932 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_I2
.sym 135933 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 135939 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 135940 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 135941 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 135943 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135944 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135945 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 135948 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 135949 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 135950 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 135951 rgbfilter[2]
.sym 135952 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 135953 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 135955 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 135956 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 135957 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 135958 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135959 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 135960 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135961 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 135962 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 135963 rgbfilter[1]
.sym 135964 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 135965 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 135968 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135969 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 135970 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 135971 rgbfilter[0]
.sym 135972 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 135973 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 135974 vga_blue_2b_SB_LUT4_O_1_I0
.sym 135975 vga_blue_2b_SB_LUT4_O_1_I1
.sym 135976 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 135977 vga_blue_2b_SB_LUT4_O_1_I3
.sym 135979 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 135980 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135981 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 135982 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 135983 vga_blue_2b_SB_LUT4_O_I1
.sym 135984 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 135985 vga_blue_2b_SB_LUT4_O_I3
.sym 135987 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 135988 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 135989 vga_row[5]
.sym 135990 vga_blue_2b_SB_LUT4_O_1_I1
.sym 135991 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135992 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 135993 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135994 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 135995 vga_red_2b_SB_LUT4_O_I1
.sym 135996 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 135997 vga_red_2b_SB_LUT4_O_I3
.sym 135999 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 136000 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 136001 proc_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 136002 vga_red_2b_SB_LUT4_O_1_I0
.sym 136003 vga_red_2b_SB_LUT4_O_1_I1
.sym 136004 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 136005 vga_red_2b_SB_LUT4_O_1_I3
.sym 136011 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 136012 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 136013 vga_col[6]
.sym 136014 vga_green_2b_SB_LUT4_O_I0
.sym 136015 vga_green_2b_SB_LUT4_O_I1
.sym 136016 vga_green_2b_SB_LUT4_O_I2
.sym 136017 vga_green_2b_SB_LUT4_O_I3
.sym 136034 vga_green_2b_SB_LUT4_O_1_I0
.sym 136035 vga_green_2b_SB_LUT4_O_I1
.sym 136036 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 136037 vga_green_2b_SB_LUT4_O_1_I3
.sym 136039 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 136044 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 136047 $PACKER_VCC_NET
.sym 136048 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136052 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136055 $PACKER_VCC_NET
.sym 136056 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 136059 $PACKER_VCC_NET
.sym 136060 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136063 $PACKER_VCC_NET
.sym 136064 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 136067 $PACKER_VCC_NET
.sym 136068 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136072 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 136077 $nextpnr_ICESTORM_LC_82$I3
.sym 136082 vga_vsync_SB_LUT4_O_I0
.sym 136083 vga_vsync_SB_LUT4_O_I1
.sym 136084 vga_vsync_SB_LUT4_O_I2
.sym 136085 rst$SB_IO_IN
.sym 136098 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 136099 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 136100 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 136101 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 136103 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 136107 $PACKER_VCC_NET
.sym 136108 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136112 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136115 $PACKER_VCC_NET
.sym 136116 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 136119 $PACKER_VCC_NET
.sym 136120 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136123 $PACKER_VCC_NET
.sym 136124 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 136127 $PACKER_VCC_NET
.sym 136128 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136132 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 136137 $nextpnr_ICESTORM_LC_94$I3
.sym 136198 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 136199 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 136200 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 136201 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 136202 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 136203 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 136204 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 136205 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 136207 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 136208 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 136209 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 136212 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 136213 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 136215 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136216 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 136217 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 136220 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 136221 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136223 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 136224 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 136225 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 136226 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 136227 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 136228 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 136229 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 136232 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136233 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 136235 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 136236 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 136237 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136239 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 136240 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 136241 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 136243 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136244 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136245 camera_config_steps[1]
.sym 136247 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 136248 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 136249 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136250 camera_config_steps[1]
.sym 136251 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136252 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 136253 camera_config_steps[0]
.sym 136255 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136256 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 136257 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136259 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136260 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 136261 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136262 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I0_I1
.sym 136263 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 136264 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 136265 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 136266 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 136267 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I0_I1
.sym 136268 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 136269 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 136271 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 136272 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 136273 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 136274 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 136275 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 136276 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 136277 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 136280 camera_config_steps[1]
.sym 136281 camera_config_steps[0]
.sym 136283 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 136284 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136285 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 136287 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136288 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 136289 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136290 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 136291 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_I0_I1
.sym 136292 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136293 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 136295 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 136296 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136297 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 136300 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 136301 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136305 camera_config_steps[0]
.sym 136308 camera_config_steps[0]
.sym 136309 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 136312 camera_config_steps[0]
.sym 136313 camera_config_steps[1]
.sym 136316 camera_config_steps[1]
.sym 136317 camera_config_steps[0]
.sym 136318 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 136319 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 136320 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 136321 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 136610 capture.data_rg2[6]
.sym 136615 vga_col[4]
.sym 136619 vga_col[5]
.sym 136620 $PACKER_VCC_NET
.sym 136623 vga_col[6]
.sym 136624 $PACKER_VCC_NET
.sym 136627 vga_col[7]
.sym 136631 vga_col[8]
.sym 136632 $PACKER_VCC_NET
.sym 136635 vga_col[9]
.sym 136641 $nextpnr_ICESTORM_LC_59$I3
.sym 136647 vga_col[0]
.sym 136650 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 136652 vga_col[1]
.sym 136653 vga_col[0]
.sym 136654 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 136656 vga_col[2]
.sym 136657 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 136658 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 136660 vga_col[3]
.sym 136661 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 136662 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 136664 vga_col[4]
.sym 136665 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 136666 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 136668 vga_col[5]
.sym 136669 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 136670 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 136672 vga_col[6]
.sym 136673 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 136674 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 136676 vga_col[7]
.sym 136677 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 136678 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 136680 vga_col[8]
.sym 136681 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 136683 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 136684 vga_col[9]
.sym 136685 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 136686 vga_hsync_SB_LUT4_O_I0
.sym 136687 vga_hsync_SB_LUT4_O_I1
.sym 136688 vga_hsync_SB_LUT4_O_I2
.sym 136689 rst$SB_IO_IN
.sym 136692 vga_col[1]
.sym 136693 vga_col[0]
.sym 136694 vga_col[6]
.sym 136695 vga_col[8]
.sym 136696 vga_col[9]
.sym 136697 vga_col[7]
.sym 136699 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 136700 vga_col[3]
.sym 136701 vga_col[2]
.sym 136703 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 136704 vga_col[2]
.sym 136705 vga_col[3]
.sym 136711 vga_col[7]
.sym 136715 vga_col[8]
.sym 136716 $PACKER_VCC_NET
.sym 136719 vga_col[9]
.sym 136725 $nextpnr_ICESTORM_LC_61$I3
.sym 136729 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 136732 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 136733 display_img_addr[0]
.sym 136734 vga_col[4]
.sym 136735 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136736 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 136737 vga_col[5]
.sym 136738 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 136739 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 136740 vga_new_pxl
.sym 136741 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136743 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 136748 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136752 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136756 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136760 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136764 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 136769 $nextpnr_ICESTORM_LC_86$I3
.sym 136773 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136775 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 136779 $PACKER_VCC_NET
.sym 136780 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 136784 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136788 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136792 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136796 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136800 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 136805 $nextpnr_ICESTORM_LC_45$I3
.sym 136807 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 136812 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 136816 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 136819 $PACKER_VCC_NET
.sym 136820 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 136823 $PACKER_VCC_NET
.sym 136824 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 136828 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136832 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136836 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136840 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136844 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 136849 $nextpnr_ICESTORM_LC_84$I3
.sym 136862 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 136863 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 136864 centroid[1]
.sym 136865 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136871 vga_col[4]
.sym 136872 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 136873 vga_col[5]
.sym 136874 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 136875 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 136876 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 136877 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 136878 vga_col[3]
.sym 136879 vga_col[2]
.sym 136880 vga_col[4]
.sym 136881 vga_col[5]
.sym 136883 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136884 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 136885 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136887 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136888 vga_col[4]
.sym 136889 vga_col[5]
.sym 136894 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_I0
.sym 136895 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 136896 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 136897 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 136902 rgbfilter[0]
.sym 136903 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 136904 centroid[0]
.sym 136905 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 136906 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0
.sym 136907 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1
.sym 136908 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 136909 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 136910 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 136911 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 136912 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136913 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 136914 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 136915 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 136916 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 136917 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 136919 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 136920 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136921 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136927 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136928 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 136929 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 136930 vga_col[7]
.sym 136931 vga_col[8]
.sym 136932 vga_col[9]
.sym 136933 vga_col[6]
.sym 136934 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136935 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136936 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136937 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136938 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 136939 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 136940 rgbfilter[0]
.sym 136941 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136943 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136944 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136945 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136947 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136948 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136949 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 136950 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 136951 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 136952 rgbfilter[1]
.sym 136953 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136955 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136956 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136957 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136959 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136960 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136961 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136962 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 136963 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 136964 rgbfilter[2]
.sym 136965 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136967 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136968 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136969 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136970 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 136971 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 136972 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136973 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136974 vga_col[8]
.sym 136975 vga_col[6]
.sym 136976 vga_col[9]
.sym 136977 vga_col[7]
.sym 136978 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 136979 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136980 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136981 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136982 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136983 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136984 rgbfilter[1]
.sym 136985 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136986 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 136987 vga_col[1]
.sym 136988 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 136989 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 136990 vga_col[0]
.sym 136991 vga_col[2]
.sym 136992 vga_row[2]
.sym 136993 vga_col[1]
.sym 136995 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136996 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136997 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136999 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 137000 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 137001 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I3_O
.sym 137002 vga_red_2b_SB_LUT4_O_1_I1
.sym 137003 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137004 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137005 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137007 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137008 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 137009 vga_row[6]
.sym 137011 vga_vsync_SB_LUT4_O_I2
.sym 137012 vga_hsync_SB_LUT4_O_I1
.sym 137013 rst$SB_IO_IN
.sym 137015 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137016 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 137017 vga_col[5]
.sym 137019 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 137020 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137021 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 137023 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 137024 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 137025 vga_col[7]
.sym 137027 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 137028 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 137029 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 137031 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 137036 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 137040 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 137043 $PACKER_VCC_NET
.sym 137044 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137048 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137052 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 137056 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137059 $PACKER_VCC_NET
.sym 137060 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 137064 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137068 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 137073 $nextpnr_ICESTORM_LC_66$I3
.sym 137086 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137087 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137088 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137089 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137095 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 137100 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 137104 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 137108 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137112 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137115 $PACKER_VCC_NET
.sym 137116 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 137119 $PACKER_VCC_NET
.sym 137120 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137123 $PACKER_VCC_NET
.sym 137124 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 137127 $PACKER_VCC_NET
.sym 137128 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137132 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 137137 $nextpnr_ICESTORM_LC_96$I3
.sym 137147 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137148 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137149 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137155 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137156 vga_row[3]
.sym 137157 vga_row[2]
.sym 137159 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 137164 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137168 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 137173 $nextpnr_ICESTORM_LC_68$I3
.sym 137224 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 137225 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 137227 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 137228 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 137229 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 137231 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 137232 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 137233 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 137235 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I0
.sym 137236 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 137237 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 137238 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 137239 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 137240 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 137241 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3
.sym 137242 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 137243 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 137244 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 137245 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 137247 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 137248 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I0
.sym 137249 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 137251 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137252 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137253 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 137255 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 137256 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 137257 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 137258 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137259 controller.i_sccb.clr_datarg
.sym 137260 controller.data_wr[1]
.sym 137261 controller.i_sccb.send_rg[0]
.sym 137264 camera_config_steps[4]
.sym 137265 camera_config_steps[5]
.sym 137267 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 137268 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137269 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 137271 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137272 controller.data_wr[0]
.sym 137273 controller.i_sccb.clr_datarg
.sym 137276 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 137277 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137280 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 137281 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137282 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137283 controller.i_sccb.clr_datarg
.sym 137284 controller.data_wr[2]
.sym 137285 controller.i_sccb.send_rg[1]
.sym 137288 camera_config_steps[3]
.sym 137289 camera_config_steps[2]
.sym 137290 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 137291 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 137292 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 137293 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 137295 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 137296 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 137297 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 137298 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 137299 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 137300 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 137301 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 137302 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 137303 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 137304 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 137305 camera_config_steps[3]
.sym 137308 camera_config_steps[0]
.sym 137309 camera_config_steps[1]
.sym 137310 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 137311 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137312 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 137313 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 137314 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 137315 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 137316 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 137317 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 137319 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 137320 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 137321 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 137323 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137324 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 137325 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137328 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 137329 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 137331 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 137332 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 137333 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 137336 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 137337 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 137339 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I1
.sym 137340 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 137341 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137344 camera_config_steps[0]
.sym 137345 camera_config_steps[1]
.sym 137348 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137349 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 137614 capture.data_rg2[4]
.sym 137626 capture.data_rg1[5]
.sym 137634 ov7670_d[5]
.sym 137639 vga_col[4]
.sym 137643 vga_col[5]
.sym 137647 vga_col[6]
.sym 137651 vga_col[7]
.sym 137655 vga_col[8]
.sym 137656 $PACKER_VCC_NET
.sym 137659 vga_col[9]
.sym 137665 $nextpnr_ICESTORM_LC_63$I3
.sym 137667 rgbfilter[1]
.sym 137668 rgbfilter[2]
.sym 137669 rgbfilter[0]
.sym 137670 vga_col[3]
.sym 137671 vga_col[2]
.sym 137672 vga_col[4]
.sym 137673 vga_col[5]
.sym 137674 vga_col[3]
.sym 137675 vga_col[2]
.sym 137676 vga_col[4]
.sym 137677 vga_col[5]
.sym 137678 vga_col[4]
.sym 137679 vga_col[5]
.sym 137680 vga_col[3]
.sym 137681 vga_col[2]
.sym 137689 $PACKER_VCC_NET
.sym 137690 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 137691 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137692 vga_col[7]
.sym 137693 vga_col[6]
.sym 137697 vga_new_pxl
.sym 137698 vga_col[8]
.sym 137699 vga_col[1]
.sym 137700 vga_col[0]
.sym 137701 vga_col[9]
.sym 137703 display_img_addr[0]
.sym 137706 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 137708 display_img_addr[1]
.sym 137709 display_img_addr[0]
.sym 137710 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 137712 display_img_addr[2]
.sym 137713 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 137714 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 137716 display_img_addr[3]
.sym 137717 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 137718 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 137720 display_img_addr[4]
.sym 137721 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 137722 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 137724 display_img_addr[5]
.sym 137725 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 137726 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 137728 display_img_addr[6]
.sym 137729 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 137730 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 137732 display_img_addr[7]
.sym 137733 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 137734 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 137736 display_img_addr[8]
.sym 137737 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 137738 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 137740 display_img_addr[9]
.sym 137741 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 137742 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 137744 display_img_addr[10]
.sym 137745 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 137746 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 137748 display_img_addr[11]
.sym 137749 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 137751 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 137752 display_img_addr[12]
.sym 137753 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[12]
.sym 137757 vga_col[9]
.sym 137761 vga_col[6]
.sym 137765 vga_col[4]
.sym 137767 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 137771 $PACKER_VCC_NET
.sym 137772 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 137776 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 137780 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 137783 $PACKER_VCC_NET
.sym 137784 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 137787 $PACKER_VCC_NET
.sym 137788 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137792 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137796 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137800 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137804 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 137809 $nextpnr_ICESTORM_LC_76$I3
.sym 137810 vga_col[8]
.sym 137811 vga_col[9]
.sym 137812 vga_col[7]
.sym 137813 vga_col[6]
.sym 137817 vga_col[5]
.sym 137818 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 137819 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137820 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 137821 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 137822 vga_col[2]
.sym 137823 vga_col[3]
.sym 137824 vga_col[4]
.sym 137825 vga_col[5]
.sym 137826 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137827 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137828 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 137829 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 137832 vga_col[5]
.sym 137833 vga_col[4]
.sym 137844 centroid[2]
.sym 137845 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137850 vga_col[3]
.sym 137851 vga_col[2]
.sym 137852 vga_col[1]
.sym 137853 vga_col[0]
.sym 137863 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 137868 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 137872 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 137876 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 137879 $PACKER_VCC_NET
.sym 137880 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 137884 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137888 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137892 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137896 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137900 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 137905 $nextpnr_ICESTORM_LC_90$I3
.sym 137907 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 137908 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 137909 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 137910 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137911 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 137912 centroid[0]
.sym 137913 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137914 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137915 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 137916 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137917 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137922 rgbfilter[2]
.sym 137923 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137924 centroid[0]
.sym 137925 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 137927 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 137932 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 137936 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 137940 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 137944 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 137948 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137952 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137955 $PACKER_VCC_NET
.sym 137956 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137960 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137964 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 137969 $nextpnr_ICESTORM_LC_55$I3
.sym 137970 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 137971 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137972 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137973 vga_col[0]
.sym 137978 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 137979 vga_col[2]
.sym 137980 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 137981 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 137983 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 137984 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 137985 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 137986 vga_col[0]
.sym 137987 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137988 vga_col[2]
.sym 137989 vga_col[1]
.sym 137990 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I0
.sym 137991 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 137992 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 137993 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 137996 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 137997 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I3
.sym 137998 vga_col[1]
.sym 137999 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138000 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138001 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 138002 vga_row[0]
.sym 138003 vga_row[2]
.sym 138004 vga_row[1]
.sym 138005 vga_col[2]
.sym 138006 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_I2_I0
.sym 138007 vga_row[6]
.sym 138008 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 138009 vga_row[7]
.sym 138011 vga_col[2]
.sym 138012 vga_row[0]
.sym 138013 vga_row[1]
.sym 138014 vga_col[2]
.sym 138015 vga_row[1]
.sym 138016 vga_row[2]
.sym 138017 vga_row[0]
.sym 138018 vga_row[0]
.sym 138019 vga_col[2]
.sym 138020 vga_row[1]
.sym 138021 vga_row[2]
.sym 138023 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 138028 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 138032 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 138035 $PACKER_VCC_NET
.sym 138036 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138039 $PACKER_VCC_NET
.sym 138040 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138043 $PACKER_VCC_NET
.sym 138044 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 138048 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138052 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 138056 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138060 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 138065 $nextpnr_ICESTORM_LC_53$I3
.sym 138073 vga_row[0]
.sym 138074 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I0
.sym 138075 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 138076 vga_col[9]
.sym 138077 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 138080 vga_row[0]
.sym 138081 vga_row[1]
.sym 138084 vga_col[8]
.sym 138085 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 138087 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 138092 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 138096 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 138100 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138104 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138108 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 138112 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138115 $PACKER_VCC_NET
.sym 138116 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 138119 $PACKER_VCC_NET
.sym 138120 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138124 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 138129 $nextpnr_ICESTORM_LC_98$I3
.sym 138133 vga_row[9]
.sym 138134 vga_row[7]
.sym 138135 vga_row[6]
.sym 138136 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138137 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 138138 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138139 vga_row[8]
.sym 138140 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2
.sym 138141 vga_row[9]
.sym 138142 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 138143 vga_row[6]
.sym 138144 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_I2_I0
.sym 138145 vga_row[7]
.sym 138146 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_I2_I0
.sym 138147 vga_row[3]
.sym 138148 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2
.sym 138149 vga_row[2]
.sym 138150 vga_row[7]
.sym 138151 vga_row[6]
.sym 138152 vga_row[5]
.sym 138153 vga_row[4]
.sym 138154 vga_row[0]
.sym 138155 vga_row[1]
.sym 138156 vga_row[2]
.sym 138157 vga_row[3]
.sym 138170 vga_row[5]
.sym 138171 vga_row[8]
.sym 138172 vga_row[9]
.sym 138173 vga_row[4]
.sym 138175 vga_row[7]
.sym 138176 vga_row[6]
.sym 138177 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138178 vga_row[5]
.sym 138179 vga_row[4]
.sym 138180 vga_row[9]
.sym 138181 vga_row[8]
.sym 138246 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I1
.sym 138247 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 138248 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 138249 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 138251 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138252 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 138253 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 138255 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 138256 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 138257 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 138260 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 138261 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 138262 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 138263 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 138264 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 138265 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 138267 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 138268 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 138269 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 138272 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 138273 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I3
.sym 138274 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 138275 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 138276 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138277 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 138278 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 138279 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 138280 camera_config_steps[3]
.sym 138281 camera_config_steps[2]
.sym 138284 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138285 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 138286 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 138287 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I0
.sym 138288 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138289 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 138292 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138293 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138296 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 138297 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 138300 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 138301 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138302 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 138303 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_I1_I0
.sym 138304 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 138305 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 138307 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I1_I3
.sym 138308 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138309 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 138310 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 138311 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 138312 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 138313 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 138315 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 138316 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 138317 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 138319 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138320 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 138321 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 138322 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_I1_I0
.sym 138323 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 138324 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138325 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 138327 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 138328 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138329 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 138330 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 138331 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_I0_I1
.sym 138332 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138333 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 138334 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_I1_I0
.sym 138335 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 138336 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 138337 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_I1_I3
.sym 138338 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138339 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 138340 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 138341 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 138343 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 138344 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 138345 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I1_I3
.sym 138348 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 138349 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 138352 camera_config_steps[5]
.sym 138353 camera_config_steps[4]
.sym 138355 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 138356 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 138357 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 138359 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 138360 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 138361 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 138363 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 138364 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 138365 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 138367 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 138368 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 138369 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138372 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 138373 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138392 centroid[7]
.sym 138393 led_SB_LUT4_O_I1
.sym 138397 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 138400 centroid[6]
.sym 138401 led_SB_LUT4_O_I1
.sym 138638 capture.data_rg2[5]
.sym 138667 rgbfilter[2]
.sym 138668 rgbfilter[0]
.sym 138669 rgbfilter[1]
.sym 138691 rgbfilter[2]
.sym 138692 rgbfilter[1]
.sym 138693 rgbfilter[0]
.sym 138714 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 138715 rgbfilter[0]
.sym 138716 rgbfilter[2]
.sym 138717 proc_fb.dina_SB_LUT4_O_8_I2
.sym 138718 rgbfilter[1]
.sym 138719 rgbfilter[2]
.sym 138720 proc_fb.dina_SB_LUT4_O_4_I2
.sym 138721 proc_fb.dina_SB_LUT4_O_I2
.sym 138722 proc_fb.dina_SB_LUT4_O_4_I2
.sym 138723 proc_fb.dina_SB_LUT4_O_8_I2
.sym 138724 rgbfilter[1]
.sym 138725 rgbfilter[0]
.sym 138727 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 138731 $PACKER_VCC_NET
.sym 138732 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 138735 $PACKER_VCC_NET
.sym 138736 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 138739 $PACKER_VCC_NET
.sym 138740 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 138743 $PACKER_VCC_NET
.sym 138744 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 138748 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138752 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138756 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138760 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138764 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 138769 $nextpnr_ICESTORM_LC_74$I3
.sym 138773 vga_col[1]
.sym 138777 vga_col[0]
.sym 138781 vga_col[2]
.sym 138785 vga_col[3]
.sym 138789 vga_col[7]
.sym 138791 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 138796 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 138799 $PACKER_VCC_NET
.sym 138800 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 138803 $PACKER_VCC_NET
.sym 138804 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 138807 $PACKER_VCC_NET
.sym 138808 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 138811 $PACKER_VCC_NET
.sym 138812 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138816 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138820 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138824 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138828 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 138833 $nextpnr_ICESTORM_LC_80$I3
.sym 138836 vga_col[1]
.sym 138837 vga_col[0]
.sym 138845 vga_col[8]
.sym 138848 vga_new_pxl
.sym 138849 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 138850 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 138851 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 138852 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 138853 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 138854 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 138855 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138856 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 138857 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 138858 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 138859 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138860 centroid[6]
.sym 138861 centroid[7]
.sym 138864 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138865 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 138866 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138867 centroid[4]
.sym 138868 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138869 centroid[5]
.sym 138870 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 138871 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 138872 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 138873 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138874 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 138875 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138876 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138877 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138886 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138887 centroid[1]
.sym 138888 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138889 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138898 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138899 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 138900 centroid[3]
.sym 138901 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138902 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138903 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 138904 centroid[3]
.sym 138905 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138906 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138907 centroid[1]
.sym 138908 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138909 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138910 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 138911 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138912 centroid[3]
.sym 138913 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138919 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 138924 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 138928 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138932 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138936 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138940 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138944 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 138949 $nextpnr_ICESTORM_LC_92$I3
.sym 138951 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 138956 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 138960 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 138963 $PACKER_VCC_NET
.sym 138964 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 138968 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 138972 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138976 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138979 $PACKER_VCC_NET
.sym 138980 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138984 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138988 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 138993 $nextpnr_ICESTORM_LC_51$I3
.sym 139015 vga_row[2]
.sym 139016 vga_row[0]
.sym 139017 vga_row[1]
.sym 139022 vga_row[3]
.sym 139023 vga_row[5]
.sym 139024 vga_row[4]
.sym 139025 vga_row[2]
.sym 139028 vga_row[2]
.sym 139029 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 139034 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 139035 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_I2_I0
.sym 139036 vga_row[7]
.sym 139037 vga_row[6]
.sym 139038 vga_row[3]
.sym 139039 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 139040 vga_row[7]
.sym 139041 vga_row[6]
.sym 139069 vga_row[4]
.sym 139073 vga_row[0]
.sym 139079 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 139084 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 139087 $PACKER_VCC_NET
.sym 139088 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 139092 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 139096 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139100 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 139103 $PACKER_VCC_NET
.sym 139104 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 139108 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 139112 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139116 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 139121 $nextpnr_ICESTORM_LC_70$I3
.sym 139123 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139124 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139125 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139129 vga_row[1]
.sym 139133 vga_row[5]
.sym 139137 vga_row[8]
.sym 139141 vga_row[2]
.sym 139143 vga_row[0]
.sym 139146 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 139148 vga_row[1]
.sym 139149 vga_row[0]
.sym 139150 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 139152 vga_row[2]
.sym 139153 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 139154 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 139156 vga_row[3]
.sym 139157 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 139158 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 139160 vga_row[4]
.sym 139161 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 139162 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 139164 vga_row[5]
.sym 139165 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 139166 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 139168 vga_row[6]
.sym 139169 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 139170 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 139172 vga_row[7]
.sym 139173 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 139174 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 139176 vga_row[8]
.sym 139177 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 139179 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 139180 vga_row[9]
.sym 139181 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 139182 vga_row[9]
.sym 139183 vga_row[0]
.sym 139184 vga_row[1]
.sym 139185 vga_row[8]
.sym 139190 vga_row[9]
.sym 139191 vga_row[8]
.sym 139192 vga_row[7]
.sym 139193 vga_row[6]
.sym 139196 vga_row[0]
.sym 139197 vga_row[1]
.sym 139199 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I3_I1
.sym 139200 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 139201 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 139202 vga_row[2]
.sym 139203 vga_row[5]
.sym 139204 vga_row[4]
.sym 139205 vga_row[3]
.sym 139207 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 139212 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 139216 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 139220 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 139224 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139228 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 139232 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 139236 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 139239 $PACKER_VCC_NET
.sym 139240 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139244 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 139249 $nextpnr_ICESTORM_LC_100$I3
.sym 139271 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I0
.sym 139272 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 139273 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 139275 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139276 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 139277 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139279 camera_config_steps[0]
.sym 139280 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 139281 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 139282 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 139283 controller.i_sccb.clr_datarg
.sym 139284 controller.data_wr[4]
.sym 139285 controller.i_sccb.send_rg[3]
.sym 139287 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 139288 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 139289 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 139290 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 139291 controller.i_sccb.clr_datarg
.sym 139292 controller.data_wr[3]
.sym 139293 controller.i_sccb.send_rg[2]
.sym 139295 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139296 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139297 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 139298 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 139299 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 139300 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 139301 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 139303 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 139304 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 139305 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 139306 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 139307 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 139308 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 139309 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 139310 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 139311 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 139312 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 139313 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 139314 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 139315 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 139316 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 139317 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3
.sym 139320 camera_config_steps[4]
.sym 139321 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 139322 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I0
.sym 139323 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139324 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 139325 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 139326 camera_config_steps[5]
.sym 139327 camera_config_steps[4]
.sym 139328 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 139329 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139331 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 139332 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 139333 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 139336 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 139337 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 139340 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 139341 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 139343 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_I1_O
.sym 139344 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O
.sym 139345 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 139347 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 139348 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 139349 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 139350 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 139351 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139352 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 139353 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 139354 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139355 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 139356 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139357 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139358 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 139359 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 139360 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 139361 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 139362 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 139363 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 139364 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I1_O
.sym 139365 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 139366 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0
.sym 139367 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 139368 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 139369 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 139371 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 139372 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 139373 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 139374 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 139375 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 139376 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 139377 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 139378 camera_config_steps[5]
.sym 139379 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 139380 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 139381 camera_config_steps[4]
.sym 139382 camera_config_steps[5]
.sym 139383 camera_config_steps[4]
.sym 139384 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 139385 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139387 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 139388 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139389 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 139390 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 139391 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 139392 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 139393 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 139394 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 139395 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.sym 139396 camera_config_steps[0]
.sym 139397 camera_config_steps[1]
.sym 139398 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 139399 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 139400 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 139401 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 139420 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 139421 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 139690 cam_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 139691 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 139692 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 139693 cam_fb.ram.2.4.0_RDATA
.sym 139704 proc_fb.dina_SB_LUT4_O_I2
.sym 139705 proc_fb.dina_SB_LUT4_O_I3
.sym 139706 proc_fb.ram.0.3.0_RCLKE
.sym 139719 display_img_addr[11]
.sym 139720 display_img_addr[12]
.sym 139721 display_img_addr[10]
.sym 139725 img_proc.colorpxls_left[2]
.sym 139729 img_proc.colorpxls_left[1]
.sym 139731 display_img_addr[12]
.sym 139732 display_img_addr[11]
.sym 139733 display_img_addr[10]
.sym 139734 cam_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 139735 cam_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 139736 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 139737 cam_fb.ram.1.4.0_RDATA
.sym 139738 proc_fb.dina_SB_LUT4_O_I3
.sym 139739 proc_fb.dina_SB_LUT4_O_I2
.sym 139740 proc_fb.dina_SB_LUT4_O_4_I2_SB_LUT4_I0_O
.sym 139741 rgbfilter[2]
.sym 139745 img_proc.colorpxls_left[4]
.sym 139747 display_img_addr[10]
.sym 139748 display_img_addr[11]
.sym 139749 display_img_addr[12]
.sym 139753 img_proc.colorpxls_left[8]
.sym 139755 display_img_addr[11]
.sym 139756 display_img_addr[12]
.sym 139757 display_img_addr[10]
.sym 139765 img_proc.colorpxls_left[9]
.sym 139768 proc_fb.dina_SB_LUT4_O_8_I2
.sym 139769 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 139770 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 139771 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 139772 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 139773 cam_fb.ram.0.4.0_RDATA
.sym 139775 display_img_addr[11]
.sym 139776 display_img_addr[10]
.sym 139777 display_img_addr[12]
.sym 139783 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 139787 $PACKER_VCC_NET
.sym 139788 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 139791 $PACKER_VCC_NET
.sym 139792 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 139796 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 139800 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 139804 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 139807 $PACKER_VCC_NET
.sym 139808 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 139812 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 139816 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139820 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 139825 $nextpnr_ICESTORM_LC_78$I3
.sym 139833 vga_col[0]
.sym 139847 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 139852 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 139856 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 139859 $PACKER_VCC_NET
.sym 139860 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 139864 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 139867 $PACKER_VCC_NET
.sym 139868 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 139872 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 139876 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 139880 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139884 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 139889 $nextpnr_ICESTORM_LC_47$I3
.sym 139894 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 139895 img_proc.centroid_tmp_SB_LUT4_O_I1
.sym 139896 img_proc.centroid_tmp_SB_LUT4_O_1_I2
.sym 139897 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 139903 img_proc.centroid_tmp_SB_LUT4_O_I1
.sym 139904 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 139905 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 139946 img_proc.colorpxls[8]
.sym 139947 img_proc.colorpxls[9]
.sym 139948 img_proc.colorpxls[10]
.sym 139949 img_proc.colorpxls[7]
.sym 139950 img_proc.colorpxls[9]
.sym 139951 img_proc.colorpxls[8]
.sym 139952 img_proc.colorpxls[10]
.sym 139953 img_proc.colorpxls[7]
.sym 139954 img_proc.colorpxls[11]
.sym 139955 img_proc.proximity_cmb_SB_LUT4_O_2_I1
.sym 139956 img_proc.colorpxls[10]
.sym 139957 img_proc.colorpxls[9]
.sym 139958 img_proc.colorpxls[10]
.sym 139959 img_proc.colorpxls[11]
.sym 139960 img_proc.colorpxls[9]
.sym 139961 img_proc.colorpxls[8]
.sym 139969 proximity[1]
.sym 139972 img_proc.colorpxls[11]
.sym 139973 img_proc.proximity_cmb_SB_LUT4_O_1_I3
.sym 139975 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I0
.sym 139976 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 139979 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 139980 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139983 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I0
.sym 139984 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 139989 $nextpnr_ICESTORM_LC_64$I3
.sym 139993 proximity[0]
.sym 139994 proximity[0]
.sym 139995 proximity[2]
.sym 139996 vga_row[5]
.sym 139997 vga_row[3]
.sym 140001 proximity[2]
.sym 140002 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140003 proximity[1]
.sym 140004 vga_row[4]
.sym 140005 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140007 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 140012 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 140016 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 140020 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 140024 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 140027 $PACKER_VCC_NET
.sym 140028 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 140032 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 140036 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 140040 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 140044 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 140049 $nextpnr_ICESTORM_LC_43$I3
.sym 140052 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 140053 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140068 img_proc.row_num[0]
.sym 140069 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140103 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 140107 $PACKER_VCC_NET
.sym 140108 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 140111 $PACKER_VCC_NET
.sym 140112 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 140115 $PACKER_VCC_NET
.sym 140116 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 140120 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 140124 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 140128 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 140132 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 140137 $nextpnr_ICESTORM_LC_72$I3
.sym 140138 $PACKER_GND_NET
.sym 140145 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 140149 vga_row[6]
.sym 140150 $PACKER_GND_NET
.sym 140157 vga_row[7]
.sym 140158 $PACKER_GND_NET
.sym 140165 vga_row[3]
.sym 140168 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 140169 capture.vsync_3up
.sym 140172 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 140173 capture.vsync_3up
.sym 140176 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 140177 capture.vsync_3up
.sym 140184 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 140185 capture.vsync_3up
.sym 140192 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 140193 capture.vsync_3up
.sym 140196 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 140197 capture.vsync_3up
.sym 140199 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 140204 capture.cnt_pxl_base[5]
.sym 140205 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 140207 $PACKER_VCC_NET
.sym 140208 capture.cnt_pxl_base[6]
.sym 140209 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 140212 capture.cnt_pxl_base[7]
.sym 140213 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 140216 capture.cnt_pxl_base[8]
.sym 140217 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 140220 capture.cnt_pxl_base[9]
.sym 140221 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 140224 capture.cnt_pxl_base[10]
.sym 140225 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 140228 capture.cnt_pxl_base[11]
.sym 140229 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 140232 capture.cnt_pxl_base[12]
.sym 140233 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 140244 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 140245 capture.vsync_3up
.sym 140248 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 140249 capture.vsync_3up
.sym 140260 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 140261 capture.vsync_3up
.sym 140294 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 140295 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1
.sym 140296 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 140297 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3
.sym 140300 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I2
.sym 140301 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 140303 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 140304 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2
.sym 140305 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 140307 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 140308 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 140309 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 140314 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 140315 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 140316 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 140317 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 140318 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.sym 140319 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 140320 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 140321 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.sym 140323 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I1
.sym 140324 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3_SB_LUT4_I3_I2
.sym 140325 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I3
.sym 140328 camera_config_steps[3]
.sym 140329 camera_config_steps[2]
.sym 140330 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 140331 camera_config_steps[3]
.sym 140332 camera_config_steps[2]
.sym 140333 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 140334 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 140335 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 140336 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 140337 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 140339 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 140340 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 140341 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 140343 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 140344 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2
.sym 140345 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 140348 camera_config_steps[5]
.sym 140349 camera_config_steps[4]
.sym 140350 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 140351 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 140352 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 140353 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 140354 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 140355 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 140356 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 140357 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 140358 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 140359 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 140360 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 140361 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 140362 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 140363 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 140364 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 140365 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 140368 camera_config_steps[2]
.sym 140369 camera_config_steps[3]
.sym 140372 camera_config_steps[3]
.sym 140373 camera_config_steps[2]
.sym 140376 camera_config_steps[5]
.sym 140377 camera_config_steps[4]
.sym 140379 led_SB_LUT4_O_I1
.sym 140380 centroid[5]
.sym 140381 camera_config_steps[5]
.sym 140385 centroid[3]
.sym 140389 camera_config_steps[5]
.sym 140390 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 140391 controller.i_sccb.clr_datarg
.sym 140392 controller.addr[4]
.sym 140393 controller.i_sccb.send_rg[11]
.sym 140394 controller.addr[7]
.sym 140395 controller.addr[6]
.sym 140396 controller.addr[5]
.sym 140397 controller.addr[4]
.sym 140403 led_SB_LUT4_O_I1
.sym 140404 centroid[4]
.sym 140405 camera_config_steps[4]
.sym 140408 camera_config_steps[1]
.sym 140409 controller.i_regs.reg_rgb444_SB_LUT4_O_I3
.sym 140410 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 140411 controller.i_sccb.clr_datarg
.sym 140412 controller.addr[5]
.sym 140413 controller.i_sccb.send_rg[12]
.sym 140414 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 140415 controller.i_sccb.clr_datarg
.sym 140416 controller.addr[7]
.sym 140417 controller.i_sccb.send_rg[14]
.sym 140418 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 140419 controller.i_sccb.clr_datarg
.sym 140420 controller.addr[6]
.sym 140421 controller.i_sccb.send_rg[13]
.sym 140678 capture.data_rg3[4]
.sym 140683 orig_img_addr[11]
.sym 140684 orig_img_addr[10]
.sym 140685 orig_img_addr[12]
.sym 140686 capture.data_rg3[5]
.sym 140690 cam_fb.ram.2.0.0_RDATA
.sym 140691 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 140692 cam_fb.ram.2.2.0_RDATA
.sym 140693 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 140694 capture.data_rg3[6]
.sym 140699 orig_img_addr[11]
.sym 140700 orig_img_addr[10]
.sym 140701 orig_img_addr[12]
.sym 140702 capture.data_rg3[4]
.sym 140706 cam_fb.ram.2.1.0_RDATA
.sym 140707 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 140708 cam_fb.ram.2.3.0_RDATA
.sym 140709 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 140713 img_proc.colorpxls_left[6]
.sym 140718 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 140719 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 140720 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 140721 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 140725 img_proc.colorpxls_left[7]
.sym 140733 img_proc.colorpxls_left[3]
.sym 140734 cam_fb.ram.1.1.0_RDATA
.sym 140735 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 140736 cam_fb.ram.1.2.0_RDATA
.sym 140737 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 140741 img_proc.colorpxls_left[5]
.sym 140743 img_proc.colorpxls_rght[0]
.sym 140744 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140747 img_proc.colorpxls_rght[1]
.sym 140748 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140749 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 140751 img_proc.colorpxls_rght[2]
.sym 140752 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140753 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 140755 img_proc.colorpxls_rght[3]
.sym 140756 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140757 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 140759 img_proc.colorpxls_rght[4]
.sym 140760 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140761 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 140763 img_proc.colorpxls_rght[5]
.sym 140764 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140765 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 140767 img_proc.colorpxls_rght[6]
.sym 140768 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140769 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 140771 img_proc.colorpxls_rght[7]
.sym 140772 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140773 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 140775 img_proc.colorpxls_rght[8]
.sym 140776 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140777 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 140779 img_proc.colorpxls_rght[9]
.sym 140780 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140781 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 140783 img_proc.colorpxls_rght[10]
.sym 140784 img_proc.colorpxls_left[10]
.sym 140785 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 140787 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 140788 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 140789 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 140791 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 140792 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 140793 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 140795 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 140796 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 140797 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 140799 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 140800 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140801 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140802 cam_fb.ram.1.0.0_RDATA
.sym 140803 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 140804 cam_fb.ram.1.3.0_RDATA
.sym 140805 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 140807 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 140808 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140809 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 140810 img_proc.colorpxls[11]
.sym 140811 img_proc.colorpxls[7]
.sym 140812 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 140813 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 140815 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 140816 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140817 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140819 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 140820 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140821 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140823 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 140824 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 140825 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 140827 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1
.sym 140828 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2
.sym 140829 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 140831 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 140832 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140833 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 140835 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140836 img_proc.colorpxls[10]
.sym 140837 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140839 img_proc.colorpxls[4]
.sym 140840 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140843 img_proc.colorpxls[5]
.sym 140844 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 140847 img_proc.colorpxls[6]
.sym 140848 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140851 img_proc.colorpxls[7]
.sym 140852 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 140855 img_proc.colorpxls[8]
.sym 140856 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140859 img_proc.colorpxls[9]
.sym 140860 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 140863 img_proc.colorpxls[10]
.sym 140864 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140867 img_proc.colorpxls[11]
.sym 140868 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 140872 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1
.sym 140876 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2
.sym 140880 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 140885 $nextpnr_ICESTORM_LC_34$I3
.sym 140886 img_proc.colorpxls_rght[0]
.sym 140887 img_proc.colorpxls[1]
.sym 140888 img_proc.colorpxls_rght[8]
.sym 140889 img_proc.colorpxls[9]
.sym 140891 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140892 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140893 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140894 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140895 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140896 img_proc.colorpxls[6]
.sym 140897 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140898 img_proc.colorpxls_rght[2]
.sym 140899 img_proc.colorpxls[3]
.sym 140900 img_proc.colorpxls_rght[10]
.sym 140901 img_proc.colorpxls[11]
.sym 140903 img_proc.centroid_tmp_SB_LUT4_O_I1
.sym 140904 img_proc.centroid_tmp_SB_LUT4_O_2_I2
.sym 140905 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 140908 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 140909 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 140911 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 140912 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 140913 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140914 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 140915 img_proc.centroid_tmp_SB_LUT4_O_4_I1
.sym 140916 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 140917 img_proc.centroid_tmp_SB_LUT4_O_4_I3
.sym 140918 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 140919 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140920 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140921 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140922 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 140923 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140924 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140925 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140926 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 140927 img_proc.centroid_tmp_SB_LUT4_O_4_I1
.sym 140928 img_proc.centroid_tmp_SB_LUT4_O_3_I2
.sym 140929 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 140931 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140932 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140933 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140939 img_proc.centroid_tmp_SB_LUT4_O_1_I2
.sym 140940 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 140941 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 140955 img_proc.centroid_tmp_SB_LUT4_O_1_I2
.sym 140956 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 140957 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 140966 capture.pclk_rise
.sym 140970 capture.pclk_rise_post
.sym 140971 capture_addr[11]
.sym 140972 capture.href_rg3
.sym 140973 capture.cnt_byte
.sym 140974 capture.pclk_rise_post
.sym 140975 capture.cnt_byte
.sym 140976 capture.href_rg3
.sym 140977 capture_addr[11]
.sym 140981 capture_addr[12]
.sym 140983 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 140984 capture_addr[12]
.sym 140985 capture_addr[10]
.sym 140995 capture.href_rg3
.sym 140996 capture.cnt_byte
.sym 140997 capture.pclk_rise
.sym 140998 img_proc.colorpxls[4]
.sym 140999 img_proc.colorpxls_bin567[3]
.sym 141000 img_proc.colorpxls_bin567[6]
.sym 141001 img_proc.colorpxls[7]
.sym 141003 capture.href_rg3
.sym 141004 capture.cnt_byte
.sym 141005 capture.vsync_3up
.sym 141006 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 141007 img_proc.colorpxls[1]
.sym 141008 img_proc.colorpxls_bin567[0]
.sym 141009 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141011 capture.href_rg3
.sym 141012 capture.pclk_rise
.sym 141013 capture.vsync_3up
.sym 141014 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 141015 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141016 img_proc.colorpxls_bin567[5]
.sym 141017 img_proc.colorpxls[6]
.sym 141020 img_proc.colorpxls_bin567[7]
.sym 141021 img_proc.colorpxls[8]
.sym 141022 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 141023 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141024 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141025 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141026 img_proc.colorpxls[5]
.sym 141027 img_proc.colorpxls_bin567[4]
.sym 141028 img_proc.colorpxls_bin567[10]
.sym 141029 img_proc.colorpxls[11]
.sym 141031 img_proc.row_num[0]
.sym 141034 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141036 img_proc.row_num[1]
.sym 141037 img_proc.row_num[0]
.sym 141038 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141040 img_proc.row_num[2]
.sym 141041 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 141042 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141044 img_proc.row_num[3]
.sym 141045 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 141046 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141048 img_proc.row_num[4]
.sym 141049 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 141051 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141052 img_proc.row_num[5]
.sym 141053 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 141057 img_proc.row_num[0]
.sym 141058 img_proc.colorpxls[3]
.sym 141059 img_proc.colorpxls_bin567[2]
.sym 141060 img_proc.colorpxls_bin567[8]
.sym 141061 img_proc.colorpxls[9]
.sym 141063 img_proc.colorpxls_bin567[0]
.sym 141066 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141068 img_proc.colorpxls_bin567[1]
.sym 141069 img_proc.colorpxls_bin567[0]
.sym 141070 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141072 img_proc.colorpxls_bin567[2]
.sym 141073 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 141074 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141076 img_proc.colorpxls_bin567[3]
.sym 141077 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 141078 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141080 img_proc.colorpxls_bin567[4]
.sym 141081 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 141082 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141084 img_proc.colorpxls_bin567[5]
.sym 141085 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 141086 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141088 img_proc.colorpxls_bin567[6]
.sym 141089 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 141090 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141092 img_proc.colorpxls_bin567[7]
.sym 141093 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 141094 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141096 img_proc.colorpxls_bin567[8]
.sym 141097 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 141098 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141100 img_proc.colorpxls_bin567[9]
.sym 141101 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 141103 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141104 img_proc.colorpxls_bin567[10]
.sym 141105 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 141109 img_proc.row_num[5]
.sym 141112 img_proc.colorpxls_bin567[0]
.sym 141113 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141114 img_proc.row_num[1]
.sym 141115 img_proc.row_num[5]
.sym 141116 img_proc.row_num[4]
.sym 141117 img_proc.row_num[0]
.sym 141121 img_proc.row_num[4]
.sym 141122 img_proc.row_num[5]
.sym 141123 img_proc.row_num[4]
.sym 141124 img_proc.row_num[0]
.sym 141125 img_proc.row_num[1]
.sym 141126 capture.href_rg2
.sym 141127 capture.vsync_3up
.sym 141128 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 141129 capture.cnt_pxl_base[3]
.sym 141130 capture.href_rg2
.sym 141131 capture.vsync_3up
.sym 141132 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 141133 capture.cnt_pxl_base[2]
.sym 141136 capture.red_SB_DFFER_Q_E
.sym 141137 capture.href_rg3_SB_LUT4_I2_O
.sym 141138 capture.href_rg2
.sym 141139 capture.vsync_3up
.sym 141140 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 141141 capture.cnt_pxl_base[1]
.sym 141143 capture.vsync_3up
.sym 141144 capture.href_rg3
.sym 141145 capture.href_rg2
.sym 141146 capture.href_rg2
.sym 141147 capture.vsync_3up
.sym 141148 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141149 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 141150 capture.href_rg2
.sym 141151 capture.vsync_3up
.sym 141152 capture.cnt_pxl_base[0]
.sym 141153 capture_addr[0]
.sym 141154 capture.href_rg2
.sym 141155 capture.vsync_3up
.sym 141156 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 141157 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 141159 capture_addr[0]
.sym 141164 capture_addr[1]
.sym 141165 capture_addr[0]
.sym 141168 capture_addr[2]
.sym 141169 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 141172 capture_addr[3]
.sym 141173 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 141176 capture_addr[4]
.sym 141177 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 141180 capture_addr[5]
.sym 141181 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 141184 capture_addr[6]
.sym 141185 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 141188 capture_addr[7]
.sym 141189 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 141192 capture_addr[8]
.sym 141193 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 141196 capture_addr[9]
.sym 141197 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 141200 capture_addr[10]
.sym 141201 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 141204 capture_addr[11]
.sym 141205 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 141208 capture_addr[12]
.sym 141209 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 141210 capture.href_rg2
.sym 141211 capture.vsync_3up
.sym 141212 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 141213 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 141214 capture.href_rg2
.sym 141215 capture.vsync_3up
.sym 141216 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 141217 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 141218 capture.href_rg2
.sym 141219 capture.vsync_3up
.sym 141220 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 141221 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 141222 capture.href_rg2
.sym 141223 capture.vsync_3up
.sym 141224 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 141225 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 141226 capture.href_rg2
.sym 141227 capture.vsync_3up
.sym 141228 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 141229 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 141230 capture.href_rg2
.sym 141231 capture.vsync_3up
.sym 141232 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 141233 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 141238 capture.href_rg2
.sym 141239 capture.vsync_3up
.sym 141240 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 141241 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 141254 img_proc.col[0]
.sym 141261 img_proc.col[0]
.sym 141322 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 141323 controller.i_sccb.clr_datarg
.sym 141324 controller.data_wr[7]
.sym 141325 controller.i_sccb.send_rg[6]
.sym 141334 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 141335 controller.i_sccb.clr_datarg
.sym 141336 controller.data_wr[5]
.sym 141337 controller.i_sccb.send_rg[4]
.sym 141346 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 141347 controller.i_sccb.clr_datarg
.sym 141348 controller.data_wr[6]
.sym 141349 controller.i_sccb.send_rg[5]
.sym 141351 camera_config_steps[0]
.sym 141356 camera_config_steps[1]
.sym 141360 camera_config_steps[2]
.sym 141361 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 141364 camera_config_steps[3]
.sym 141365 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 141368 camera_config_steps[4]
.sym 141369 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 141372 camera_config_steps[5]
.sym 141373 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 141383 led_SB_LUT4_O_I1
.sym 141384 centroid[2]
.sym 141385 camera_config_steps[2]
.sym 141386 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 141387 controller.i_sccb.clr_datarg
.sym 141388 controller.addr[1]
.sym 141389 controller.i_sccb.send_rg[8]
.sym 141398 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 141399 controller.i_sccb.clr_datarg
.sym 141400 controller.addr[3]
.sym 141401 controller.i_sccb.send_rg[10]
.sym 141402 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 141403 controller.i_sccb.clr_datarg
.sym 141404 controller.addr[2]
.sym 141405 controller.i_sccb.send_rg[9]
.sym 141406 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 141407 controller.i_sccb.clr_datarg
.sym 141408 controller.addr[0]
.sym 141409 controller.i_sccb.send_rg[7]
.sym 141411 led_SB_LUT4_O_I1
.sym 141412 centroid[3]
.sym 141413 camera_config_steps[3]
.sym 141423 led_SB_LUT4_O_I1
.sym 141424 centroid[1]
.sym 141425 camera_config_steps[1]
.sym 141443 led_SB_LUT4_O_I1
.sym 141444 centroid[0]
.sym 141445 camera_config_steps[0]
.sym 141626 proc_fb.ram.2.1.0_RDATA_1
.sym 141627 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 141628 proc_fb.ram.2.3.0_RDATA_1
.sym 141629 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 141634 proc_fb.ram.2.1.0_RDATA
.sym 141635 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 141636 proc_fb.ram.2.3.0_RDATA
.sym 141637 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 141638 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 141639 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 141640 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 141641 proc_fb.ram.2.4.0_RDATA
.sym 141646 proc_fb.ram.2.0.0_RDATA_1
.sym 141647 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141648 proc_fb.ram.2.2.0_RDATA_1
.sym 141649 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141650 proc_fb.ram.2.0.0_RDATA
.sym 141651 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141652 proc_fb.ram.2.2.0_RDATA
.sym 141653 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141654 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 141655 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 141656 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 141657 proc_fb.ram.2.4.0_RDATA_1
.sym 141662 proc_fb.ram.0.1.0_RCLKE
.sym 141670 proc_fb.ram.0.0.0_RCLKE
.sym 141674 proc_we
.sym 141675 proc_img_addr[12]
.sym 141676 proc_img_addr[10]
.sym 141677 proc_img_addr[11]
.sym 141678 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 141679 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141680 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 141681 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141682 proc_fb.ram.0.2.0_RCLKE
.sym 141686 proc_we
.sym 141687 proc_img_addr[10]
.sym 141688 proc_img_addr[12]
.sym 141689 proc_img_addr[11]
.sym 141694 proc_we
.sym 141695 proc_img_addr[10]
.sym 141696 proc_img_addr[12]
.sym 141697 proc_img_addr[11]
.sym 141698 proc_we
.sym 141699 proc_img_addr[11]
.sym 141700 proc_img_addr[10]
.sym 141701 proc_img_addr[12]
.sym 141703 orig_img_addr[12]
.sym 141704 orig_img_addr[11]
.sym 141705 orig_img_addr[10]
.sym 141706 $PACKER_VCC_NET
.sym 141710 proc_we
.sym 141711 proc_img_addr[10]
.sym 141712 proc_img_addr[11]
.sym 141713 proc_img_addr[12]
.sym 141714 orig_img_addr[11]
.sym 141719 orig_img_addr[10]
.sym 141720 orig_img_addr[11]
.sym 141721 orig_img_addr[12]
.sym 141726 orig_img_addr[12]
.sym 141730 orig_img_addr[10]
.sym 141737 img_proc.colorpxls_rght[0]
.sym 141738 proc_fb.ram.0.0.0_RDATA_1
.sym 141739 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141740 proc_fb.ram.0.2.0_RDATA_1
.sym 141741 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141745 img_proc.colorpxls_rght[7]
.sym 141747 img_proc.colorpxls_left[0]
.sym 141748 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141749 $PACKER_VCC_NET
.sym 141750 proc_fb.ram.0.0.0_RDATA
.sym 141751 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141752 proc_fb.ram.0.2.0_RDATA
.sym 141753 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141757 img_proc.colorpxls_rght[6]
.sym 141758 cam_fb.ram.0.0.0_RCLKE
.sym 141762 cam_fb.ram.0.2.0_RCLKE
.sym 141767 img_proc.colorpxls_left[0]
.sym 141768 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141771 img_proc.colorpxls_left[1]
.sym 141772 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141773 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 141775 img_proc.colorpxls_left[2]
.sym 141776 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141777 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 141779 img_proc.colorpxls_left[3]
.sym 141780 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141781 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 141783 img_proc.colorpxls_left[4]
.sym 141784 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141785 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 141787 img_proc.colorpxls_left[5]
.sym 141788 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141789 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 141791 img_proc.colorpxls_left[6]
.sym 141792 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141793 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 141795 img_proc.colorpxls_left[7]
.sym 141796 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141797 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 141799 img_proc.colorpxls_left[8]
.sym 141800 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141801 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 141803 img_proc.colorpxls_left[9]
.sym 141804 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141805 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 141807 img_proc.colorpxls_left[10]
.sym 141808 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141809 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 141813 $nextpnr_ICESTORM_LC_9$I3
.sym 141817 img_proc.colorpxls_left[0]
.sym 141821 img_proc.colorpxls_rght[10]
.sym 141825 img_proc.colorpxls_rght[5]
.sym 141829 img_proc.colorpxls_rght[3]
.sym 141830 img_proc.colorpxls_left[9]
.sym 141831 img_proc.colorpxls_rght[9]
.sym 141832 img_proc.colorpxls_rght[0]
.sym 141833 img_proc.colorpxls_left[0]
.sym 141835 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 141836 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141837 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141839 img_proc.colorpxls_rght[0]
.sym 141840 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141841 $PACKER_VCC_NET
.sym 141845 img_proc.colorpxls_rght[9]
.sym 141847 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 141848 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141849 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141850 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 141851 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 141852 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 141853 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 141857 img_proc.colorpxls_rght[8]
.sym 141862 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 141863 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141864 img_proc.colorpxls[4]
.sym 141865 img_proc.colorpxls[5]
.sym 141868 proc_fb.dina_SB_LUT4_O_4_I2
.sym 141869 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 141870 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 141871 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 141872 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141873 img_proc.colorpxls[8]
.sym 141876 proc_fb.dina_SB_LUT4_O_6_I2
.sym 141877 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 141892 img_proc.colorpxls[9]
.sym 141893 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141895 img_proc.colorpxls_left[0]
.sym 141900 img_proc.colorpxls_left[1]
.sym 141902 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141904 img_proc.colorpxls_left[2]
.sym 141905 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 141906 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141908 img_proc.colorpxls_left[3]
.sym 141909 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 141910 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141912 img_proc.colorpxls_left[4]
.sym 141913 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 141914 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141916 img_proc.colorpxls_left[5]
.sym 141917 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 141918 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141920 img_proc.colorpxls_left[6]
.sym 141921 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 141922 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141924 img_proc.colorpxls_left[7]
.sym 141925 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 141926 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141928 img_proc.colorpxls_left[8]
.sym 141929 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 141930 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141932 img_proc.colorpxls_left[9]
.sym 141933 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 141935 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141936 img_proc.colorpxls_left[10]
.sym 141937 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 141940 img_proc.colorpxls_left[0]
.sym 141941 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141942 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141944 img_proc.colorpxls_left[1]
.sym 141945 img_proc.colorpxls_left[0]
.sym 141947 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141948 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 141949 img_proc.col_inframe[5]
.sym 141950 proc_fb.ram.1.0.0_RDATA
.sym 141951 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141952 proc_fb.ram.1.2.0_RDATA
.sym 141953 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141954 proc_fb.ram.1.0.0_RDATA_1
.sym 141955 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141956 proc_fb.ram.1.2.0_RDATA_1
.sym 141957 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141960 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 141961 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 141963 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 141964 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 141965 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 141966 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 141967 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 141968 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 141969 proc_fb.ram.1.4.0_RDATA
.sym 141971 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 141972 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 141973 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 141974 proc_fb.ram.1.1.0_RDATA
.sym 141975 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 141976 proc_fb.ram.1.3.0_RDATA
.sym 141977 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 141983 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 141984 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 141985 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 141988 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 141989 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 141990 proc_fb.ram.0.1.0_RDATA
.sym 141991 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 141992 proc_fb.ram.0.3.0_RDATA
.sym 141993 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 141995 capture_addr[10]
.sym 141996 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 141997 capture_addr[12]
.sym 141998 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 141999 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 142000 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 142001 proc_fb.ram.0.4.0_RDATA_1
.sym 142002 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 142003 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 142004 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 142005 proc_fb.ram.1.4.0_RDATA_1
.sym 142006 proc_fb.ram.0.1.0_RDATA_1
.sym 142007 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 142008 proc_fb.ram.0.3.0_RDATA_1
.sym 142009 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 142011 capture.href_rg3
.sym 142012 capture.pclk_rise
.sym 142013 capture.cnt_byte
.sym 142014 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 142015 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 142016 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 142017 proc_fb.ram.0.4.0_RDATA
.sym 142018 proc_fb.ram.1.1.0_RDATA_1
.sym 142019 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 142020 proc_fb.ram.1.3.0_RDATA_1
.sym 142021 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 142023 img_proc.colorpxls_bin567[0]
.sym 142024 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 142027 img_proc.colorpxls_bin567[1]
.sym 142028 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 142031 img_proc.colorpxls_bin567[2]
.sym 142032 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 142035 img_proc.colorpxls_bin567[3]
.sym 142036 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 142039 img_proc.colorpxls_bin567[4]
.sym 142040 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 142043 img_proc.colorpxls_bin567[5]
.sym 142044 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 142047 img_proc.colorpxls_bin567[6]
.sym 142048 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 142051 img_proc.colorpxls_bin567[7]
.sym 142052 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 142055 img_proc.colorpxls_bin567[8]
.sym 142056 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 142059 img_proc.colorpxls_bin567[9]
.sym 142060 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142063 img_proc.colorpxls_bin567[10]
.sym 142064 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 142069 $nextpnr_ICESTORM_LC_27$I3
.sym 142070 img_proc.colorpxls[2]
.sym 142071 img_proc.colorpxls_bin567[1]
.sym 142072 img_proc.colorpxls_bin567[9]
.sym 142073 img_proc.colorpxls[10]
.sym 142077 img_proc.row_num[3]
.sym 142085 img_proc.row_num[2]
.sym 142087 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 142091 $PACKER_VCC_NET
.sym 142092 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 142095 $PACKER_VCC_NET
.sym 142096 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 142100 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 142104 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142108 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 142113 $nextpnr_ICESTORM_LC_39$I3
.sym 142117 img_proc.row_num[1]
.sym 142119 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 142123 $PACKER_VCC_NET
.sym 142124 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 142128 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 142131 $PACKER_VCC_NET
.sym 142132 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142135 $PACKER_VCC_NET
.sym 142136 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 142141 $nextpnr_ICESTORM_LC_41$I3
.sym 142142 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 142143 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 142144 img_proc.row_num[2]
.sym 142145 img_proc.row_num[3]
.sym 142146 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 142147 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 142148 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 142149 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 142158 capture.href_rg2
.sym 142174 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 142175 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142176 img_proc.row_num[2]
.sym 142177 img_proc.row_num[3]
.sym 142185 display_img_addr[4]
.sym 142187 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142188 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142189 img_proc.col_inframe[1]
.sym 142194 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 142195 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 142196 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 142197 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 142198 img_proc.col_rg[6]
.sym 142199 img_proc.col_inframe[1]
.sym 142200 img_proc.col_inframe[2]
.sym 142201 img_proc.col_rg[3]
.sym 142202 img_proc.col_rg[3]
.sym 142203 img_proc.col_inframe[0]
.sym 142204 img_proc.col_inframe[2]
.sym 142205 img_proc.col_rg[6]
.sym 142206 $PACKER_GND_NET
.sym 142211 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 142212 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142213 img_proc.col_inframe[0]
.sym 142215 img_proc.col[0]
.sym 142218 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142220 img_proc.col[1]
.sym 142221 img_proc.col[0]
.sym 142222 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142224 img_proc.col[2]
.sym 142225 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 142226 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142228 img_proc.col[3]
.sym 142229 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 142230 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142232 img_proc.col[4]
.sym 142233 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 142234 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142236 img_proc.col[5]
.sym 142237 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 142239 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142240 img_proc.col[6]
.sym 142241 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 142242 img_proc.col[6]
.sym 142243 img_proc.col[3]
.sym 142244 img_proc.col[2]
.sym 142245 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142246 img_proc.col[5]
.sym 142250 img_proc.col[6]
.sym 142254 img_proc.col[4]
.sym 142258 img_proc.col[2]
.sym 142262 img_proc.col[1]
.sym 142263 img_proc.col[0]
.sym 142264 img_proc.col[5]
.sym 142265 img_proc.col[4]
.sym 142266 img_proc.col[1]
.sym 142270 img_proc.col[3]
.sym 142277 img_proc.col_rg[6]
.sym 142279 img_proc.col_inframe[0]
.sym 142283 img_proc.col_inframe[1]
.sym 142287 img_proc.col_inframe[2]
.sym 142291 img_proc.col_rg[3]
.sym 142292 $PACKER_VCC_NET
.sym 142295 img_proc.col_rg[4]
.sym 142296 $PACKER_VCC_NET
.sym 142299 img_proc.col_rg[5]
.sym 142300 $PACKER_VCC_NET
.sym 142303 img_proc.col_rg[6]
.sym 142309 $nextpnr_ICESTORM_LC_37$I3
.sym 142506 orig_img_addr[7]
.sym 142526 orig_img_addr[6]
.sym 142538 orig_img_addr[9]
.sym 142557 $PACKER_VCC_NET
.sym 142575 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 142576 proc_fb.dina_SB_LUT4_O_1_I2
.sym 142577 proc_fb.dina_SB_LUT4_O_1_I3
.sym 142579 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 142580 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 142581 cam_fb.ram.2.4.0_RDATA_2
.sym 142583 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 142584 proc_fb.dina_SB_LUT4_O_3_I2
.sym 142585 proc_fb.dina_SB_LUT4_O_3_I3
.sym 142587 cam_fb.ram.2.1.0_RDATA_3_SB_LUT4_I0_O
.sym 142588 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 142589 cam_fb.ram.2.4.0_RDATA_3
.sym 142595 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 142596 proc_fb.dina_SB_LUT4_O_2_I2
.sym 142597 proc_fb.dina_SB_LUT4_O_2_I3
.sym 142603 cam_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 142604 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 142605 cam_fb.ram.2.4.0_RDATA_1
.sym 142606 orig_img_addr[8]
.sym 142622 orig_img_addr[2]
.sym 142634 orig_img_addr[1]
.sym 142646 orig_img_addr[3]
.sym 142666 capture.data_rg3[1]
.sym 142690 capture.data_rg3[1]
.sym 142695 orig_img_addr[0]
.sym 142700 orig_img_addr[1]
.sym 142702 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142704 orig_img_addr[2]
.sym 142705 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 142706 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142708 orig_img_addr[3]
.sym 142709 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 142710 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142712 orig_img_addr[4]
.sym 142713 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 142714 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142716 orig_img_addr[5]
.sym 142717 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 142718 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142720 orig_img_addr[6]
.sym 142721 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 142722 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142724 orig_img_addr[7]
.sym 142725 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 142726 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142728 orig_img_addr[8]
.sym 142729 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 142730 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142732 orig_img_addr[9]
.sym 142733 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 142734 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142736 orig_img_addr[10]
.sym 142737 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 142738 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142740 orig_img_addr[11]
.sym 142741 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 142743 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142744 orig_img_addr[12]
.sym 142745 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 142747 orig_img_addr[11]
.sym 142748 orig_img_addr[10]
.sym 142749 orig_img_addr[12]
.sym 142750 orig_img_addr[0]
.sym 142778 orig_img_addr[5]
.sym 142786 orig_img_addr[4]
.sym 142797 img_proc.colorpxls_rght[4]
.sym 142798 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 142799 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 142800 img_proc.colorpxls_rght[8]
.sym 142801 img_proc.colorpxls_left[8]
.sym 142805 img_proc.colorpxls_rght[1]
.sym 142806 img_proc.colorpxls_rght[2]
.sym 142807 img_proc.colorpxls_left[2]
.sym 142808 img_proc.colorpxls_left[10]
.sym 142809 img_proc.colorpxls_rght[10]
.sym 142813 img_proc.colorpxls_rght[2]
.sym 142816 img_proc.colorpxls_left[6]
.sym 142817 img_proc.colorpxls_rght[6]
.sym 142823 img_proc.colorpxls_rght[0]
.sym 142828 img_proc.colorpxls_rght[1]
.sym 142830 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142832 img_proc.colorpxls_rght[2]
.sym 142833 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 142834 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142836 img_proc.colorpxls_rght[3]
.sym 142837 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 142838 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142840 img_proc.colorpxls_rght[4]
.sym 142841 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 142842 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142844 img_proc.colorpxls_rght[5]
.sym 142845 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 142846 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142848 img_proc.colorpxls_rght[6]
.sym 142849 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 142850 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142852 img_proc.colorpxls_rght[7]
.sym 142853 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 142854 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142856 img_proc.colorpxls_rght[8]
.sym 142857 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 142858 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142860 img_proc.colorpxls_rght[9]
.sym 142861 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 142863 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142864 img_proc.colorpxls_rght[10]
.sym 142865 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 142867 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142868 img_proc.colorpxls_rght[6]
.sym 142869 img_proc.colorpxls[7]
.sym 142870 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 142871 img_proc.centroid_tmp_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 142872 img_proc.colorpxls_rght[3]
.sym 142873 img_proc.colorpxls_left[3]
.sym 142874 img_proc.colorpxls_rght[7]
.sym 142875 img_proc.colorpxls_left[7]
.sym 142876 img_proc.colorpxls_rght[4]
.sym 142877 img_proc.colorpxls_left[4]
.sym 142878 img_proc.colorpxls[4]
.sym 142879 img_proc.colorpxls_rght[3]
.sym 142880 img_proc.colorpxls_rght[7]
.sym 142881 img_proc.colorpxls[8]
.sym 142882 img_proc.colorpxls_rght[5]
.sym 142883 img_proc.colorpxls_left[5]
.sym 142884 img_proc.colorpxls_rght[1]
.sym 142885 img_proc.colorpxls_left[1]
.sym 142886 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 142887 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142888 img_proc.colorpxls_left[5]
.sym 142889 img_proc.colorpxls[6]
.sym 142894 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 142895 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142896 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142897 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142898 img_proc.colorpxls[4]
.sym 142899 img_proc.colorpxls_left[3]
.sym 142900 img_proc.colorpxls_left[2]
.sym 142901 img_proc.colorpxls[3]
.sym 142904 img_proc.colorpxls[1]
.sym 142905 img_proc.colorpxls_left[0]
.sym 142906 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 142907 proc_fb.dina_SB_LUT4_O_7_I1
.sym 142908 cam_fb.ram.1.0.0_RDATA_3
.sym 142909 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 142915 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 142916 proc_fb.dina_SB_LUT4_O_5_I2
.sym 142917 proc_fb.dina_SB_LUT4_O_5_I3
.sym 142919 img_proc.colorpxls_rght[0]
.sym 142920 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 142923 img_proc.colorpxls_rght[1]
.sym 142924 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 142927 img_proc.colorpxls_rght[2]
.sym 142928 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 142931 img_proc.colorpxls_rght[3]
.sym 142932 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 142935 img_proc.colorpxls_rght[4]
.sym 142936 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 142939 img_proc.colorpxls_rght[5]
.sym 142940 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 142943 img_proc.colorpxls_rght[6]
.sym 142944 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 142947 img_proc.colorpxls_rght[7]
.sym 142948 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 142951 img_proc.colorpxls_rght[8]
.sym 142952 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 142955 img_proc.colorpxls_rght[9]
.sym 142956 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142959 img_proc.colorpxls_rght[10]
.sym 142960 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 142965 $nextpnr_ICESTORM_LC_26$I3
.sym 142966 img_proc.colorpxls_rght[4]
.sym 142967 img_proc.colorpxls[5]
.sym 142968 img_proc.colorpxls_rght[1]
.sym 142969 img_proc.colorpxls[2]
.sym 142970 img_proc.colorpxls_rght[5]
.sym 142971 img_proc.colorpxls[6]
.sym 142972 img_proc.colorpxls_rght[9]
.sym 142973 img_proc.colorpxls[10]
.sym 142975 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142976 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142977 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142998 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 142999 proc_fb.dina_SB_LUT4_O_9_I1
.sym 143000 cam_fb.ram.0.0.0_RDATA_1
.sym 143001 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 143016 proc_fb.dina_SB_LUT4_O_10_I2
.sym 143017 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 143019 capture_addr[10]
.sym 143020 capture.pclk_rise_post_SB_LUT4_I0_O
.sym 143021 capture_addr[12]
.sym 143023 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 143024 capture_addr[10]
.sym 143025 capture_addr[12]
.sym 143035 capture.pclk_rise_post_SB_LUT4_I0_O
.sym 143036 capture_addr[10]
.sym 143037 capture_addr[12]
.sym 143038 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 143039 proc_fb.dina_SB_LUT4_O_11_I1
.sym 143040 cam_fb.ram.0.0.0_RDATA_3
.sym 143041 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 143045 proc_img_addr[9]
.sym 143047 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 143048 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 143049 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 143050 img_proc.histogram[0][6]
.sym 143051 img_proc.colorpxls[7]
.sym 143052 img_proc.colorpxls[6]
.sym 143053 img_proc.histogram[0][5]
.sym 143054 img_proc.colorpxls[5]
.sym 143055 img_proc.histogram[0][4]
.sym 143056 img_proc.colorpxls[2]
.sym 143057 img_proc.histogram[0][1]
.sym 143058 img_proc.histogram[0][8]
.sym 143059 img_proc.colorpxls[9]
.sym 143060 img_proc.colorpxls[3]
.sym 143061 img_proc.histogram[0][2]
.sym 143062 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 143063 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 143064 img_proc.colorpxls[4]
.sym 143065 img_proc.histogram[0][3]
.sym 143066 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 143067 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 143068 img_proc.colorpxls[1]
.sym 143069 img_proc.histogram[0][0]
.sym 143073 proc_img_pxl[1]
.sym 143074 img_proc.colorpxls[8]
.sym 143075 img_proc.histogram[0][7]
.sym 143076 img_proc.colorpxls[10]
.sym 143077 img_proc.colorpxls[11]
.sym 143079 img_proc.histogram[0][0]
.sym 143080 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 143083 img_proc.histogram[0][1]
.sym 143084 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 143087 img_proc.histogram[0][2]
.sym 143088 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 143091 img_proc.histogram[0][3]
.sym 143092 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 143095 img_proc.histogram[0][4]
.sym 143096 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 143099 img_proc.histogram[0][5]
.sym 143100 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 143103 img_proc.histogram[0][6]
.sym 143104 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 143107 img_proc.histogram[0][7]
.sym 143108 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 143111 img_proc.histogram[0][8]
.sym 143112 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 143116 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 143120 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 143125 $nextpnr_ICESTORM_LC_33$I3
.sym 143146 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 143153 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 143154 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 143162 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 143170 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 143174 img_proc.histogram[2][3]
.sym 143175 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143176 img_proc.histogram[1][3]
.sym 143177 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143178 img_proc.histogram[2][5]
.sym 143179 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143180 img_proc.histogram[1][5]
.sym 143181 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143182 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 143186 img_proc.histogram[2][1]
.sym 143187 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143188 img_proc.histogram[1][1]
.sym 143189 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143190 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 143194 img_proc.histogram[2][7]
.sym 143195 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143196 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143197 img_proc.histogram[0][7]
.sym 143198 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 143202 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 143206 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 143213 proc_img_addr[4]
.sym 143221 display_img_addr[2]
.sym 143223 img_proc.col_rg[3]
.sym 143224 img_proc.col_inframe[4]
.sym 143225 img_proc.col_inframe[5]
.sym 143227 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143228 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143229 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 143235 img_proc.col_rg[3]
.sym 143236 img_proc.col_inframe[4]
.sym 143237 img_proc.col_inframe[5]
.sym 143239 img_proc.col_rg[3]
.sym 143243 img_proc.col_rg[4]
.sym 143244 $PACKER_VCC_NET
.sym 143247 img_proc.col_rg[5]
.sym 143248 $PACKER_VCC_NET
.sym 143249 img_proc.hist_bin_SB_LUT4_O_I3[2]
.sym 143257 img_proc.col_inframe[2]
.sym 143271 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 143276 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 143280 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 143283 $PACKER_VCC_NET
.sym 143284 img_proc.col_inframe[3]
.sym 143288 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 143292 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 143296 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 143299 $PACKER_VCC_NET
.sym 143301 $nextpnr_ICESTORM_LC_24$I3
.sym 143302 img_proc.col_rg[5]
.sym 143303 img_proc.col_rg[4]
.sym 143304 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 143305 $nextpnr_ICESTORM_LC_24$COUT
.sym 143309 img_proc.col_inframe[0]
.sym 143317 img_proc.col_inframe[1]
.sym 143321 img_proc.col_rg[5]
.sym 143325 $PACKER_VCC_NET
.sym 143495 controller.i_sccb.clr_datarg
.sym 143496 controller.i_sccb.send_rg[15]
.sym 143497 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143690 capture.data_rg3[0]
.sym 143710 capture.data_rg3[0]
.sym 143751 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I1
.sym 143752 cam_fb.ram.0.4.0_RCLKE
.sym 143753 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3
.sym 143754 orig_img_addr[3]
.sym 143755 orig_img_addr[2]
.sym 143756 orig_img_addr[1]
.sym 143757 orig_img_addr[0]
.sym 143759 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 143760 orig_img_addr[8]
.sym 143761 orig_img_addr[6]
.sym 143778 orig_img_addr[9]
.sym 143779 orig_img_addr[7]
.sym 143780 orig_img_addr[5]
.sym 143781 orig_img_addr[4]
.sym 143805 img_proc.colorpxls[5]
.sym 143813 orig_img_addr[0]
.sym 143815 img_proc.colorpxls_left[0]
.sym 143816 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 143819 img_proc.colorpxls_left[1]
.sym 143820 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 143823 img_proc.colorpxls_left[2]
.sym 143824 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 143827 img_proc.colorpxls_left[3]
.sym 143828 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 143831 img_proc.colorpxls_left[4]
.sym 143832 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 143835 img_proc.colorpxls_left[5]
.sym 143836 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 143839 img_proc.colorpxls_left[6]
.sym 143840 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 143843 img_proc.colorpxls_left[7]
.sym 143844 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 143847 img_proc.colorpxls_left[8]
.sym 143848 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 143851 img_proc.colorpxls_left[9]
.sym 143852 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 143855 img_proc.colorpxls_left[10]
.sym 143856 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 143861 $nextpnr_ICESTORM_LC_30$I3
.sym 143862 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143864 img_proc.colorpxls_rght[1]
.sym 143865 img_proc.colorpxls_rght[0]
.sym 143868 img_proc.colorpxls_rght[0]
.sym 143869 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143870 img_proc.colorpxls[5]
.sym 143871 img_proc.colorpxls_bin01[4]
.sym 143872 img_proc.colorpxls_bin01[6]
.sym 143873 img_proc.colorpxls[7]
.sym 143877 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 143880 img_proc.colorpxls_bin01[0]
.sym 143881 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143885 img_proc.colorpxls[11]
.sym 143886 img_proc.colorpxls_bin01[2]
.sym 143887 img_proc.colorpxls[3]
.sym 143888 img_proc.colorpxls[1]
.sym 143889 img_proc.colorpxls_bin01[0]
.sym 143890 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 143891 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 143892 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 143893 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 143894 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143895 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143896 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143897 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143899 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143900 img_proc.col_inframe[5]
.sym 143901 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 143903 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 143904 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143905 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 143909 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143913 img_proc.colorpxls[1]
.sym 143914 cam_fb.ram.0.1.0_RCLKE
.sym 143920 img_proc.colorpxls_left[7]
.sym 143921 img_proc.colorpxls[8]
.sym 143922 img_proc.colorpxls[5]
.sym 143923 img_proc.colorpxls_left[4]
.sym 143924 img_proc.colorpxls_left[6]
.sym 143925 img_proc.colorpxls[7]
.sym 143926 img_proc.colorpxls[2]
.sym 143927 img_proc.colorpxls[1]
.sym 143928 img_proc.colorpxls[0]
.sym 143929 img_proc.colorpxls[7]
.sym 143930 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 143931 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 143932 img_proc.colorpxls_left[9]
.sym 143933 img_proc.colorpxls[10]
.sym 143935 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 143936 img_proc.colorpxls_left[8]
.sym 143937 img_proc.colorpxls[9]
.sym 143938 img_proc.colorpxls[2]
.sym 143939 img_proc.colorpxls_left[1]
.sym 143940 img_proc.colorpxls_left[10]
.sym 143941 img_proc.colorpxls[11]
.sym 143942 img_proc.colorpxls_bin012[0]
.sym 143943 img_proc.colorpxls[1]
.sym 143944 img_proc.colorpxls_bin012[9]
.sym 143945 img_proc.colorpxls[10]
.sym 143946 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 143947 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 143948 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 143949 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 143950 img_proc.colorpxls[7]
.sym 143951 img_proc.colorpxls_bin012[6]
.sym 143952 img_proc.colorpxls_bin012[8]
.sym 143953 img_proc.colorpxls[9]
.sym 143954 img_proc.colorpxls_bin012[3]
.sym 143955 img_proc.colorpxls[4]
.sym 143956 img_proc.colorpxls_bin012[2]
.sym 143957 img_proc.colorpxls[3]
.sym 143958 img_proc.colorpxls[5]
.sym 143959 img_proc.colorpxls[4]
.sym 143960 img_proc.colorpxls[6]
.sym 143961 img_proc.colorpxls[3]
.sym 143966 img_proc.colorpxls[8]
.sym 143967 img_proc.colorpxls[9]
.sym 143968 img_proc.colorpxls[10]
.sym 143969 img_proc.colorpxls[11]
.sym 143970 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 143971 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 143972 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143973 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143975 img_proc.colorpxls_bin012[0]
.sym 143976 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 143979 img_proc.colorpxls_bin012[1]
.sym 143980 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 143983 img_proc.colorpxls_bin012[2]
.sym 143984 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 143987 img_proc.colorpxls_bin012[3]
.sym 143988 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 143991 img_proc.colorpxls_bin012[4]
.sym 143992 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 143995 img_proc.colorpxls_bin012[5]
.sym 143996 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 143999 img_proc.colorpxls_bin012[6]
.sym 144000 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 144003 img_proc.colorpxls_bin012[7]
.sym 144004 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 144007 img_proc.colorpxls_bin012[8]
.sym 144008 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 144011 img_proc.colorpxls_bin012[9]
.sym 144012 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 144015 img_proc.colorpxls_bin012[10]
.sym 144016 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 144021 $nextpnr_ICESTORM_LC_31$I3
.sym 144023 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 144024 img_proc.colorpxls_bin012[7]
.sym 144025 img_proc.colorpxls[8]
.sym 144026 img_proc.colorpxls_bin012[5]
.sym 144027 img_proc.colorpxls[6]
.sym 144028 img_proc.colorpxls_bin012[4]
.sym 144029 img_proc.colorpxls[5]
.sym 144030 img_proc.colorpxls[2]
.sym 144031 img_proc.colorpxls_bin012[1]
.sym 144032 img_proc.colorpxls_bin012[10]
.sym 144033 img_proc.colorpxls[11]
.sym 144035 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 144036 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 144037 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 144039 img_proc.colorpxls_bin012[0]
.sym 144042 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144044 img_proc.colorpxls_bin012[1]
.sym 144045 img_proc.colorpxls_bin012[0]
.sym 144046 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144048 img_proc.colorpxls_bin012[2]
.sym 144049 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 144050 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144052 img_proc.colorpxls_bin012[3]
.sym 144053 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 144054 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144056 img_proc.colorpxls_bin012[4]
.sym 144057 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 144058 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144060 img_proc.colorpxls_bin012[5]
.sym 144061 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 144062 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144064 img_proc.colorpxls_bin012[6]
.sym 144065 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 144066 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144068 img_proc.colorpxls_bin012[7]
.sym 144069 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 144070 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144072 img_proc.colorpxls_bin012[8]
.sym 144073 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 144074 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144076 img_proc.colorpxls_bin012[9]
.sym 144077 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 144079 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144080 img_proc.colorpxls_bin012[10]
.sym 144081 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 144084 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144085 img_proc.colorpxls_bin012_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 144088 img_proc.colorpxls_bin012[0]
.sym 144089 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144101 img_proc.colorpxls[8]
.sym 144103 img_proc.histogram[7][0]
.sym 144104 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 144107 img_proc.histogram[7][1]
.sym 144108 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 144111 img_proc.histogram[7][2]
.sym 144112 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 144115 img_proc.histogram[7][3]
.sym 144116 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 144119 img_proc.histogram[7][4]
.sym 144120 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 144123 img_proc.histogram[7][5]
.sym 144124 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 144127 img_proc.histogram[7][6]
.sym 144128 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 144131 img_proc.histogram[7][7]
.sym 144132 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 144135 img_proc.histogram[7][8]
.sym 144136 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 144140 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 144144 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 144149 $nextpnr_ICESTORM_LC_35$I3
.sym 144150 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 144154 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 144158 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 144163 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144164 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144165 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 144166 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 144170 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 144174 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 144178 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 144182 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 144187 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144188 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144189 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 144190 img_proc.histogram[7][7]
.sym 144191 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144192 img_proc.histogram[1][7]
.sym 144193 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144194 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 144198 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 144199 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 144200 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144201 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 144202 img_proc.histogram[6][2]
.sym 144203 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 144204 img_proc.histogram[2][2]
.sym 144205 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144206 img_proc.histogram[2][6]
.sym 144207 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144208 img_proc.histogram[1][6]
.sym 144209 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144211 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 144212 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144213 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 144214 img_proc.histogram[6][8]
.sym 144215 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 144216 img_proc.histogram[2][8]
.sym 144217 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144218 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 144219 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144220 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144221 img_proc.histogram[0][8]
.sym 144222 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 144226 img_proc.histogram[5][7]
.sym 144227 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144228 img_proc.histogram[3][7]
.sym 144229 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144230 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 144234 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 144239 img_proc.col_inframe[5]
.sym 144240 img_proc.col_rg[3]
.sym 144241 img_proc.col_inframe[4]
.sym 144242 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 144246 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 144250 img_proc.histogram[3][4]
.sym 144251 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144252 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144253 img_proc.histogram[0][4]
.sym 144255 img_proc.col_rg[3]
.sym 144256 img_proc.col_inframe[4]
.sym 144257 img_proc.col_inframe[5]
.sym 144260 img_proc.histogram[3][8]
.sym 144261 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144262 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 144267 img_proc.col_rg[4]
.sym 144268 $PACKER_VCC_NET
.sym 144269 img_proc.col_rg[3]
.sym 144270 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 144277 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 144278 img_proc.histogram[2][4]
.sym 144279 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144280 img_proc.histogram[1][4]
.sym 144281 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144282 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 144286 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 144290 img_proc.histogram[5][0]
.sym 144291 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144292 img_proc.histogram[2][0]
.sym 144293 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144297 img_proc.col_rg[3]
.sym 144306 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 144310 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 144317 img_proc.col_rg[4]
.sym 144318 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 144322 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 144391 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 144392 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144393 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144399 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 144400 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144401 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144427 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 144428 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144429 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144431 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 144432 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144433 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144434 controller.i_regs.cnt300ms[7]
.sym 144435 controller.i_regs.cnt300ms[19]
.sym 144436 controller.i_regs.cnt300ms[17]
.sym 144437 controller.i_regs.cnt300ms[11]
.sym 144439 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 144440 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 144441 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 144443 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 144444 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144445 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144447 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 144448 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144449 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144450 controller.i_regs.cnt300ms[23]
.sym 144451 controller.i_regs.cnt300ms[18]
.sym 144452 controller.i_regs.cnt300ms[14]
.sym 144453 controller.i_regs.cnt300ms[13]
.sym 144454 controller.i_regs.pr_ctrl_st[0]
.sym 144455 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144456 controller.i_regs.pr_ctrl_st[1]
.sym 144457 led_SB_LUT4_O_I1
.sym 144459 controller.i_regs.pr_ctrl_st[0]
.sym 144460 controller.i_regs.pr_ctrl_st[3]
.sym 144461 controller.i_regs.pr_ctrl_st[4]
.sym 144462 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 144463 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144464 controller.i_regs.pr_ctrl_st[3]
.sym 144465 controller.i_regs.pr_ctrl_st[4]
.sym 144467 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144468 controller.i_regs.pr_ctrl_st[4]
.sym 144469 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144471 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 144472 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144473 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144475 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144476 controller.i_regs.pr_ctrl_st[0]
.sym 144477 controller.i_regs.pr_ctrl_st[3]
.sym 144479 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 144480 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144481 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144483 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 144484 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144485 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144498 controller.i_sccb.pr_sccb_st[0]
.sym 144499 controller.i_regs.pr_ctrl_st[2]
.sym 144500 rst$SB_IO_IN
.sym 144501 led_SB_LUT4_O_I1
.sym 144510 controller.i_regs.pr_ctrl_st[2]
.sym 144511 led_SB_LUT4_O_I1
.sym 144512 controller.i_sccb.pr_sccb_st[0]
.sym 144513 rst$SB_IO_IN
.sym 144515 led_SB_LUT4_O_I1
.sym 144516 controller.i_regs.pr_ctrl_st[2]
.sym 144517 controller.i_regs.pr_ctrl_st[1]
.sym 144531 controller.i_sccb.clr_datarg
.sym 144532 controller.i_sccb.send_rg[17]
.sym 144533 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144535 controller.i_sccb.clr_datarg
.sym 144536 controller.i_sccb.send_rg[18]
.sym 144537 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144539 controller.i_sccb.send_rg[16]
.sym 144540 controller.i_sccb.clr_datarg
.sym 144541 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144719 controller.i_sccb.clr_datarg
.sym 144720 controller.i_sccb.send_rg[20]
.sym 144721 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144731 controller.i_sccb.clr_datarg
.sym 144732 controller.i_sccb.send_rg[19]
.sym 144733 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144798 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144800 orig_img_addr[1]
.sym 144801 orig_img_addr[0]
.sym 144807 img_proc.colorpxls_bin01[0]
.sym 144808 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 144811 img_proc.colorpxls_bin01[1]
.sym 144812 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 144815 img_proc.colorpxls_bin01[2]
.sym 144816 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 144819 img_proc.colorpxls_bin01[3]
.sym 144820 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 144823 img_proc.colorpxls_bin01[4]
.sym 144824 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 144827 img_proc.colorpxls_bin01[5]
.sym 144828 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 144831 img_proc.colorpxls_bin01[6]
.sym 144832 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 144835 img_proc.colorpxls_bin01[7]
.sym 144836 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 144839 img_proc.colorpxls_bin01[8]
.sym 144840 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 144843 img_proc.colorpxls_bin01[9]
.sym 144844 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 144847 img_proc.colorpxls_bin01[10]
.sym 144848 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 144853 $nextpnr_ICESTORM_LC_32$I3
.sym 144871 img_proc.colorpxls_bin01[0]
.sym 144876 img_proc.colorpxls_bin01[1]
.sym 144878 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144880 img_proc.colorpxls_bin01[2]
.sym 144881 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 144882 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144884 img_proc.colorpxls_bin01[3]
.sym 144885 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 144886 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144888 img_proc.colorpxls_bin01[4]
.sym 144889 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 144890 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144892 img_proc.colorpxls_bin01[5]
.sym 144893 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 144894 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144896 img_proc.colorpxls_bin01[6]
.sym 144897 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 144898 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144900 img_proc.colorpxls_bin01[7]
.sym 144901 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 144902 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144904 img_proc.colorpxls_bin01[8]
.sym 144905 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 144906 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144908 img_proc.colorpxls_bin01[9]
.sym 144909 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 144911 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144912 img_proc.colorpxls_bin01[10]
.sym 144913 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 144914 img_proc.colorpxls_bin01[5]
.sym 144915 img_proc.colorpxls[6]
.sym 144916 img_proc.colorpxls_bin01[1]
.sym 144917 img_proc.colorpxls[2]
.sym 144918 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144920 img_proc.colorpxls_bin01[1]
.sym 144921 img_proc.colorpxls_bin01[0]
.sym 144922 img_proc.colorpxls_bin01[3]
.sym 144923 img_proc.colorpxls[4]
.sym 144924 img_proc.colorpxls[9]
.sym 144925 img_proc.colorpxls_bin01[8]
.sym 144926 img_proc.colorpxls_bin01[9]
.sym 144927 img_proc.colorpxls[10]
.sym 144928 img_proc.colorpxls_bin01[8]
.sym 144929 img_proc.colorpxls[9]
.sym 144930 img_proc.colorpxls[8]
.sym 144931 img_proc.colorpxls_bin01[7]
.sym 144932 img_proc.colorpxls_bin01[10]
.sym 144933 img_proc.colorpxls[11]
.sym 144934 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144936 img_proc.colorpxls[1]
.sym 144937 img_proc.colorpxls[0]
.sym 144940 img_proc.colorpxls[0]
.sym 144941 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144945 img_proc.colorpxls[0]
.sym 144949 img_proc.colorpxls[6]
.sym 144953 img_proc.colorpxls[3]
.sym 144957 img_proc.colorpxls[7]
.sym 144960 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144961 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 144965 img_proc.colorpxls[2]
.sym 144967 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 144972 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 144976 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 144980 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 144984 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 144987 $PACKER_VCC_NET
.sym 144988 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 144992 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 144996 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 145000 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 145004 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 145008 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 145012 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 145017 $nextpnr_ICESTORM_LC_29$I3
.sym 145018 img_proc.colorpxls_bin67[3]
.sym 145019 img_proc.colorpxls[4]
.sym 145020 img_proc.colorpxls_bin67[1]
.sym 145021 img_proc.colorpxls[2]
.sym 145025 img_proc.colorpxls[10]
.sym 145029 img_proc.colorpxls[4]
.sym 145031 img_proc.colorpxls_bin67[0]
.sym 145032 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 145035 img_proc.colorpxls_bin67[1]
.sym 145036 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 145039 img_proc.colorpxls_bin67[2]
.sym 145040 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 145043 img_proc.colorpxls_bin67[3]
.sym 145044 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 145047 img_proc.colorpxls_bin67[4]
.sym 145048 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 145051 img_proc.colorpxls_bin67[5]
.sym 145052 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 145055 img_proc.colorpxls_bin67[6]
.sym 145056 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 145059 img_proc.colorpxls_bin67[7]
.sym 145060 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 145063 img_proc.colorpxls_bin67[8]
.sym 145064 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 145067 img_proc.colorpxls_bin67[9]
.sym 145068 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 145071 img_proc.colorpxls_bin67[10]
.sym 145072 img_proc.centroid_tmp_SB_LUT4_O_3_I2_SB_CARRY_CO_I1
.sym 145077 $nextpnr_ICESTORM_LC_25$I3
.sym 145079 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 145080 img_proc.colorpxls_bin67[7]
.sym 145081 img_proc.colorpxls[8]
.sym 145083 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 145084 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 145085 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 145086 img_proc.colorpxls[5]
.sym 145087 img_proc.colorpxls_bin67[4]
.sym 145088 img_proc.colorpxls_bin67[9]
.sym 145089 img_proc.colorpxls[10]
.sym 145093 img_proc.colorpxls[9]
.sym 145098 img_proc.colorpxls[4]
.sym 145099 img_proc.histogram[7][3]
.sym 145100 img_proc.histogram[7][4]
.sym 145101 img_proc.colorpxls[5]
.sym 145102 img_proc.histogram[7][0]
.sym 145103 img_proc.colorpxls[1]
.sym 145104 img_proc.colorpxls[8]
.sym 145105 img_proc.histogram[7][7]
.sym 145110 img_proc.colorpxls[10]
.sym 145111 img_proc.colorpxls[11]
.sym 145112 img_proc.colorpxls[8]
.sym 145113 img_proc.histogram[7][7]
.sym 145119 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 145120 img_proc.histogram[7][6]
.sym 145121 img_proc.colorpxls[7]
.sym 145122 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 145123 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 145124 img_proc.histogram[7][1]
.sym 145125 img_proc.colorpxls[2]
.sym 145126 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 145130 img_proc.histogram[7][5]
.sym 145131 img_proc.colorpxls[6]
.sym 145132 img_proc.histogram[7][2]
.sym 145133 img_proc.colorpxls[3]
.sym 145134 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 145138 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 145143 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 145144 img_proc.histogram[7][8]
.sym 145145 img_proc.colorpxls[9]
.sym 145146 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 145147 img_proc.col_inframe[5]
.sym 145148 img_proc.col_inframe[4]
.sym 145149 img_proc.col_rg[3]
.sym 145150 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 145154 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 145155 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 145156 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145157 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 145158 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 145159 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 145160 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145161 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 145163 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I1
.sym 145164 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_I2
.sym 145165 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 145166 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 145170 img_proc.histogram[6][3]
.sym 145171 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 145172 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145173 img_proc.histogram[0][3]
.sym 145174 img_proc.histogram[7][5]
.sym 145175 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145176 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145177 img_proc.histogram[0][5]
.sym 145179 img_proc.col_inframe[5]
.sym 145180 img_proc.col_inframe[4]
.sym 145181 img_proc.col_rg[3]
.sym 145182 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 145186 img_proc.histogram[7][3]
.sym 145187 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145188 img_proc.histogram[5][3]
.sym 145189 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145191 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 145194 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145196 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 145197 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 145198 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145200 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 145201 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 145202 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145204 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 145205 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 145206 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145208 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 145209 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 145210 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145212 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 145213 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 145214 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145216 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 145217 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 145218 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145220 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 145221 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 145223 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145224 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 145225 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 145226 img_proc.histogram[7][8]
.sym 145227 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145228 img_proc.histogram[5][8]
.sym 145229 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145230 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 145231 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 145232 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145233 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 145234 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 145238 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 145239 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 145240 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145241 img_proc.col_inframe[4]
.sym 145242 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 145246 img_proc.histogram[7][4]
.sym 145247 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145248 img_proc.histogram[5][4]
.sym 145249 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145250 img_proc.col_inframe[5]
.sym 145251 img_proc.col_rg[3]
.sym 145252 img_proc.histogram[7][2]
.sym 145253 img_proc.histogram[3][2]
.sym 145254 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 145258 img_proc.histogram[4][3]
.sym 145259 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145260 img_proc.histogram[3][3]
.sym 145261 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145262 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 145263 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 145264 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145265 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 145266 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 145267 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 145268 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145269 img_proc.histogram[1][0]
.sym 145270 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 145271 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 145272 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145273 img_proc.histogram[0][2]
.sym 145274 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 145279 img_proc.col_inframe[4]
.sym 145280 img_proc.col_rg[3]
.sym 145281 img_proc.col_inframe[5]
.sym 145283 img_proc.col_rg[3]
.sym 145284 img_proc.col_inframe[4]
.sym 145285 img_proc.col_inframe[5]
.sym 145287 img_proc.col_rg[3]
.sym 145288 img_proc.col_inframe[5]
.sym 145289 img_proc.col_inframe[4]
.sym 145290 img_proc.histogram[5][2]
.sym 145291 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145292 img_proc.histogram[1][2]
.sym 145293 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145294 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 145298 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 145302 img_proc.histogram[4][8]
.sym 145303 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145304 img_proc.histogram[1][8]
.sym 145305 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145308 img_proc.histogram[3][0]
.sym 145309 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145310 img_proc.histogram[4][5]
.sym 145311 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145312 img_proc.histogram[3][5]
.sym 145313 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145315 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145316 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145317 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 145318 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 145338 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 145342 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 145415 controller.i_regs.cnt300ms[0]
.sym 145420 controller.i_regs.cnt300ms[1]
.sym 145421 controller.i_regs.cnt300ms[0]
.sym 145424 controller.i_regs.cnt300ms[2]
.sym 145425 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 145428 controller.i_regs.cnt300ms[3]
.sym 145429 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 145432 controller.i_regs.cnt300ms[4]
.sym 145433 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 145436 controller.i_regs.cnt300ms[5]
.sym 145437 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 145440 controller.i_regs.cnt300ms[6]
.sym 145441 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 145444 controller.i_regs.cnt300ms[7]
.sym 145445 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 145448 controller.i_regs.cnt300ms[8]
.sym 145449 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 145452 controller.i_regs.cnt300ms[9]
.sym 145453 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 145456 controller.i_regs.cnt300ms[10]
.sym 145457 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 145460 controller.i_regs.cnt300ms[11]
.sym 145461 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 145464 controller.i_regs.cnt300ms[12]
.sym 145465 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 145468 controller.i_regs.cnt300ms[13]
.sym 145469 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 145472 controller.i_regs.cnt300ms[14]
.sym 145473 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 145476 controller.i_regs.cnt300ms[15]
.sym 145477 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 145480 controller.i_regs.cnt300ms[16]
.sym 145481 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 145484 controller.i_regs.cnt300ms[17]
.sym 145485 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 145488 controller.i_regs.cnt300ms[18]
.sym 145489 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 145492 controller.i_regs.cnt300ms[19]
.sym 145493 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 145496 controller.i_regs.cnt300ms[20]
.sym 145497 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 145500 controller.i_regs.cnt300ms[21]
.sym 145501 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 145504 controller.i_regs.cnt300ms[22]
.sym 145505 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 145506 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 145507 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 145508 controller.i_regs.cnt300ms[23]
.sym 145509 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 145739 controller.i_sccb.send_rg[21]
.sym 145740 controller.i_sccb.clr_datarg
.sym 145741 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 145774 controller.i_sccb.cnt_phases[1]
.sym 145775 controller.i_sccb.cnt_phases[0]
.sym 145776 controller.i_sccb.pr_sccb_st[0]
.sym 145777 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 145784 controller.i_sccb.cnt_phases[1]
.sym 145785 controller.i_sccb.cnt_phases[0]
.sym 145792 controller.i_sccb.pr_sccb_st[0]
.sym 145793 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 145794 controller.i_sccb.pr_sccb_st[0]
.sym 145795 controller.i_sccb.cnt_phases[0]
.sym 145796 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 145797 controller.i_sccb.cnt_phases[1]
.sym 145812 controller.i_sccb.pr_sccb_st[4]
.sym 145813 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 145820 controller.i_sccb.pr_sccb_st[0]
.sym 145821 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 145822 controller.i_sccb.cnt_sclk_div4[6]
.sym 145823 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 145824 controller.i_sccb.cnt_sclk_div4[5]
.sym 145825 controller.i_sccb.cnt_sclk_div4[4]
.sym 145826 controller.i_sccb.clr_datarg
.sym 145827 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 145828 controller.i_sccb.pr_sccb_st[0]
.sym 145829 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 145831 controller.i_sccb.cnt_sclk_div4[0]
.sym 145834 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 145836 controller.i_sccb.cnt_sclk_div4[1]
.sym 145837 controller.i_sccb.cnt_sclk_div4[0]
.sym 145838 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 145840 controller.i_sccb.cnt_sclk_div4[2]
.sym 145841 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 145842 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 145844 controller.i_sccb.cnt_sclk_div4[3]
.sym 145845 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 145846 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 145848 controller.i_sccb.cnt_sclk_div4[4]
.sym 145849 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 145850 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 145852 controller.i_sccb.cnt_sclk_div4[5]
.sym 145853 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 145855 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 145856 controller.i_sccb.cnt_sclk_div4[6]
.sym 145857 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 145858 controller.i_sccb.cnt_sclk_div4[3]
.sym 145859 controller.i_sccb.cnt_sclk_div4[2]
.sym 145860 controller.i_sccb.cnt_sclk_div4[1]
.sym 145861 controller.i_sccb.cnt_sclk_div4[0]
.sym 145866 controller.i_sccb.pr_sccb_st[2]
.sym 145867 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 145868 controller.i_sccb.pr_sccb_st[4]
.sym 145869 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 145888 controller.i_sccb.pr_sccb_st[2]
.sym 145889 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 145895 controller.i_sccb.cnt_8bits[0]
.sym 145898 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 145899 controller.i_sccb.cnt_8bits[1]
.sym 145900 $PACKER_VCC_NET
.sym 145901 controller.i_sccb.cnt_8bits[0]
.sym 145903 controller.i_sccb.cnt_8bits[2]
.sym 145904 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 145905 controller.i_sccb.cnt_8bits_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 145908 controller.i_sccb.cnt_8bits[0]
.sym 145909 controller.i_sccb.pr_sccb_st[2]
.sym 145910 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 145911 controller.i_sccb.cnt_8bits[2]
.sym 145912 controller.i_sccb.cnt_8bits[1]
.sym 145913 controller.i_sccb.cnt_8bits[0]
.sym 145920 controller.i_sccb.pr_sccb_st[2]
.sym 145921 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 145959 img_proc.colorpxls[0]
.sym 145964 img_proc.colorpxls[1]
.sym 145966 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145968 img_proc.colorpxls[2]
.sym 145969 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 145970 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145972 img_proc.colorpxls[3]
.sym 145973 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 145974 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145976 img_proc.colorpxls[4]
.sym 145977 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 145978 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145980 img_proc.colorpxls[5]
.sym 145981 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 145982 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145984 img_proc.colorpxls[6]
.sym 145985 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 145986 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145988 img_proc.colorpxls[7]
.sym 145989 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 145990 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145992 img_proc.colorpxls[8]
.sym 145993 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 145994 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145996 img_proc.colorpxls[9]
.sym 145997 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 145998 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146000 img_proc.colorpxls[10]
.sym 146001 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 146003 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146004 img_proc.colorpxls[11]
.sym 146005 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 146021 img_proc.colorpxls[5]
.sym 146023 img_proc.colorpxls_bin67[0]
.sym 146026 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146028 img_proc.colorpxls_bin67[1]
.sym 146029 img_proc.colorpxls_bin67[0]
.sym 146030 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146032 img_proc.colorpxls_bin67[2]
.sym 146033 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 146034 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146036 img_proc.colorpxls_bin67[3]
.sym 146037 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 146038 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146040 img_proc.colorpxls_bin67[4]
.sym 146041 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 146042 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146044 img_proc.colorpxls_bin67[5]
.sym 146045 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 146046 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146048 img_proc.colorpxls_bin67[6]
.sym 146049 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 146050 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146052 img_proc.colorpxls_bin67[7]
.sym 146053 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 146054 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146056 img_proc.colorpxls_bin67[8]
.sym 146057 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 146058 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146060 img_proc.colorpxls_bin67[9]
.sym 146061 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 146063 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146064 img_proc.colorpxls_bin67[10]
.sym 146065 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 146066 img_proc.colorpxls[7]
.sym 146067 img_proc.colorpxls_bin67[6]
.sym 146068 img_proc.colorpxls_bin67[8]
.sym 146069 img_proc.colorpxls[9]
.sym 146071 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 146072 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 146073 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 146074 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 146075 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 146076 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146077 img_proc.centroid_tmp_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 146078 img_proc.colorpxls_bin67[5]
.sym 146079 img_proc.colorpxls[6]
.sym 146080 img_proc.colorpxls_bin67[2]
.sym 146081 img_proc.colorpxls[3]
.sym 146082 img_proc.colorpxls_bin67[0]
.sym 146083 img_proc.colorpxls[1]
.sym 146084 img_proc.colorpxls_bin67[10]
.sym 146085 img_proc.colorpxls[11]
.sym 146096 img_proc.colorpxls_bin67[0]
.sym 146097 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146150 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 146154 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 146158 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 146167 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146168 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 146169 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 146170 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 146174 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 146182 img_proc.histogram[6][1]
.sym 146183 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 146184 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146185 img_proc.histogram[0][1]
.sym 146193 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 146198 img_proc.histogram[6][6]
.sym 146199 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 146200 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146201 img_proc.histogram[0][6]
.sym 146202 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 146206 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 146210 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 146214 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 146219 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146220 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 146221 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 146222 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 146223 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 146224 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 146225 img_proc.histogram[7][1]
.sym 146226 img_proc.histogram[7][6]
.sym 146227 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 146228 img_proc.histogram[3][6]
.sym 146229 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 146230 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 146231 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 146232 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 146233 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 146234 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 146238 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 146243 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 146244 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 146245 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 146246 img_proc.histogram[6][5]
.sym 146247 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 146248 img_proc.histogram[5][5]
.sym 146249 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 146250 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 146254 img_proc.histogram[5][1]
.sym 146255 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 146256 img_proc.histogram[3][1]
.sym 146257 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 146258 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 146264 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146265 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 146266 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 146267 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 146268 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 146269 img_proc.histogram[7][0]
.sym 146270 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 146274 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 146278 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 146279 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 146280 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146281 img_proc.histogram[0][0]
.sym 146283 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146284 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 146285 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 146286 img_proc.histogram[6][7]
.sym 146287 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 146288 img_proc.histogram[4][7]
.sym 146289 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 146290 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 146294 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 146300 img_proc.histogram[6][0]
.sym 146301 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 146302 img_proc.histogram[6][4]
.sym 146303 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 146304 img_proc.histogram[4][4]
.sym 146305 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 146308 img_proc.histogram[4][1]
.sym 146309 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 146316 img_proc.histogram[4][2]
.sym 146317 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 146319 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 146320 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 146321 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 146334 img_proc.histogram[5][6]
.sym 146335 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 146336 img_proc.histogram[4][6]
.sym 146337 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 146338 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 146346 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 146350 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 146354 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 146362 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 146370 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 146439 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 146440 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146441 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146443 controller.i_regs.cnt300ms[0]
.sym 146444 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146445 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146447 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 146448 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146449 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146451 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 146452 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146453 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146455 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 146456 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146457 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146459 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 146460 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146461 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146466 controller.i_regs.cnt300ms[3]
.sym 146467 controller.i_regs.cnt300ms[2]
.sym 146468 controller.i_regs.cnt300ms[1]
.sym 146469 controller.i_regs.cnt300ms[0]
.sym 146471 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 146472 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146473 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146474 controller.i_regs.cnt300ms[10]
.sym 146475 controller.i_regs.cnt300ms[9]
.sym 146476 controller.i_regs.cnt300ms[5]
.sym 146477 controller.i_regs.cnt300ms[4]
.sym 146479 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 146480 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146481 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146483 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 146484 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146485 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146486 controller.i_regs.cnt300ms[6]
.sym 146487 controller.i_regs.cnt300ms[20]
.sym 146488 controller.i_regs.cnt300ms[16]
.sym 146489 controller.i_regs.cnt300ms[12]
.sym 146490 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 146491 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 146492 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146493 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 146494 controller.i_regs.cnt300ms[22]
.sym 146495 controller.i_regs.cnt300ms[21]
.sym 146496 controller.i_regs.cnt300ms[15]
.sym 146497 controller.i_regs.cnt300ms[8]
.sym 146499 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 146500 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146501 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146503 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 146504 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146505 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146511 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 146512 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146513 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146515 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 146516 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146517 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146531 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 146532 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146533 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146799 controller.i_sccb.clr_datarg
.sym 146800 controller.i_sccb.send_rg[22]
.sym 146801 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 146827 controller.i_sccb.cnt_4sclk[1]
.sym 146828 controller.i_sccb.cnt_4sclk[0]
.sym 146829 controller.i_sccb.pr_sccb_st[0]
.sym 146839 controller.i_sccb.cnt_4sclk[1]
.sym 146840 controller.i_sccb.cnt_4sclk[0]
.sym 146841 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 146848 controller.i_sccb.cnt_4sclk[0]
.sym 146849 controller.i_sccb.pr_sccb_st[0]
.sym 146850 controller.i_sccb.clr_datarg
.sym 146851 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 146852 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 146853 controller.i_sccb.pr_sccb_st[2]
.sym 146858 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 146859 controller.i_sccb.pr_sccb_st[3]
.sym 146860 controller.i_sccb.pr_sccb_st[4]
.sym 146861 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 146864 controller.i_sccb.cnt_sclk_div4[0]
.sym 146865 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 146867 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 146868 controller.i_sccb.pr_sccb_st[3]
.sym 146869 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 146870 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 146871 controller.i_sccb.clr_datarg
.sym 146872 controller.i_sccb.pr_sccb_st[4]
.sym 146873 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 146884 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 146885 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 146891 controller.i_sccb.clr_datarg
.sym 146892 controller.i_sccb.pr_sccb_st[3]
.sym 146893 controller.i_sccb.pr_sccb_st[2]
.sym 146894 controller.i_sccb.cnt_4sclk[1]
.sym 146895 controller.i_sccb.clr_datarg
.sym 146896 controller.i_sccb.pr_sccb_st[3]
.sym 146897 controller.i_sccb.cnt_4sclk[0]
.sym 146898 sdat_out_SB_LUT4_O_I0
.sym 146899 sdat_on
.sym 146900 controller.i_sccb.pr_sccb_st[2]
.sym 146901 controller.i_sccb.send_rg[23]
.sym 146902 sdat_out_SB_LUT4_O_I0
.sym 146903 ov7670_sioc_SB_LUT4_O_I1
.sym 146904 sdat_on
.sym 146905 controller.i_sccb.pr_sccb_st[4]
.sym 146916 controller.i_sccb.cnt_4sclk[1]
.sym 146917 controller.i_sccb.cnt_4sclk[0]
.sym 146922 cam_fb.ram.0.3.0_RCLKE
.sym 147093 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 147282 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 147314 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 147324 img_proc.histogram[4][0]
.sym 147325 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 147358 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 147513 controller.i_regs.pr_ctrl_st[0]
.sym 150474 capture.href_rg1
.sym 150530 ov7670_href$SB_IO_IN
.sym 152214 capture.data_rg3[1]
.sym 152218 capture.data_rg3[1]
.sym 153414 capture.pclk_rg1
.sym 153418 capture.pclk_rg2
.sym 153436 capture.pclk_rg2
.sym 153437 capture.pclk_rg3
.sym 155274 capture.data_rg3[0]
.sym 155290 capture.data_rg3[0]
.sym 155942 capture.data_rg2[0]
.sym 155958 capture.data_rg1[0]
.sym 157749 orig_img_addr[9]
.sym 157793 capture_addr[3]
.sym 157882 ov7670_d[0]
.sym 157894 cam_fb.ram.2.1.0_RDATA_2
.sym 157895 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 157896 cam_fb.ram.2.2.0_RDATA_2
.sym 157897 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 157909 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 157913 capture_addr[9]
.sym 157914 cam_fb.ram.2.1.0_RDATA_1
.sym 157915 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 157916 cam_fb.ram.2.2.0_RDATA_1
.sym 157917 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 157934 cam_fb.ram.2.1.0_RDATA_3
.sym 157935 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 157936 cam_fb.ram.2.3.0_RDATA_3
.sym 157937 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 157945 capture_data[11]
.sym 157946 cam_fb.ram.2.0.0_RDATA_2
.sym 157947 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 157948 cam_fb.ram.2.3.0_RDATA_2
.sym 157949 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 157954 cam_fb.ram.2.0.0_RDATA_3
.sym 157955 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 157956 cam_fb.ram.2.2.0_RDATA_3
.sym 157957 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 157958 cam_fb.ram.2.0.0_RDATA_1
.sym 157959 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 157960 cam_fb.ram.2.3.0_RDATA_1
.sym 157961 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158094 cam_fb.ram.1.1.0_RDATA_3
.sym 158095 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158096 cam_fb.ram.1.2.0_RDATA_3
.sym 158097 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158098 cam_fb.ram.1.1.0_RDATA_1
.sym 158099 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158100 cam_fb.ram.1.2.0_RDATA_1
.sym 158101 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158170 cam_fb.ram.1.0.0_RDATA_2
.sym 158171 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158172 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158173 cam_fb.ram.1.2.0_RDATA_2
.sym 158214 cam_fb.ram.1.0.0_RDATA_2_SB_LUT4_I0_O
.sym 158215 cam_fb.ram.1.1.0_RDATA_2_SB_LUT4_I0_O
.sym 158216 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 158217 cam_fb.ram.1.4.0_RDATA_2
.sym 158222 cam_fb.ram.1.1.0_RDATA_3_SB_LUT4_I0_O
.sym 158223 cam_fb.ram.1.3.0_RDATA_3_SB_LUT4_I2_O
.sym 158224 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 158225 cam_fb.ram.1.4.0_RDATA_3
.sym 158232 cam_fb.ram.1.3.0_RDATA_3
.sym 158233 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158238 cam_fb.ram.1.0.0_RDATA_1
.sym 158239 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158240 cam_fb.ram.1.3.0_RDATA_1
.sym 158241 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158242 cam_fb.ram.1.1.0_RDATA_2
.sym 158243 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158244 cam_fb.ram.1.3.0_RDATA_2
.sym 158245 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158271 cam_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 158272 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 158273 cam_fb.ram.1.4.0_RDATA_1
.sym 158334 cam_fb.ram.0.0.0_RDATA
.sym 158335 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158336 cam_fb.ram.0.2.0_RDATA
.sym 158337 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158374 cam_fb.ram.0.0.0_RDATA_2_SB_LUT4_I0_O
.sym 158375 cam_fb.ram.0.1.0_RDATA_2_SB_LUT4_I0_O
.sym 158376 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 158377 cam_fb.ram.0.4.0_RDATA_2
.sym 158381 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 158393 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158394 cam_fb.ram.0.1.0_RDATA
.sym 158395 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158396 cam_fb.ram.0.3.0_RDATA
.sym 158397 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158398 cam_fb.ram.0.0.0_RDATA_2
.sym 158399 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158400 cam_fb.ram.0.3.0_RDATA_2
.sym 158401 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158406 cam_fb.ram.0.1.0_RDATA_1
.sym 158407 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158408 cam_fb.ram.0.2.0_RDATA_1
.sym 158409 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158413 cam_fb.ram.0.3.0_RDATA_2
.sym 158416 cam_fb.ram.0.3.0_RDATA_3
.sym 158417 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158418 cam_fb.ram.0.1.0_RDATA_3_SB_LUT4_I0_O
.sym 158419 cam_fb.ram.0.3.0_RDATA_3_SB_LUT4_I2_O
.sym 158420 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 158421 cam_fb.ram.0.4.0_RDATA_3
.sym 158423 cam_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 158424 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158425 cam_fb.ram.0.3.0_RDATA_1
.sym 158427 cam_fb.ram.0.3.0_RDATA_1_SB_LUT4_I3_O
.sym 158428 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 158429 cam_fb.ram.0.4.0_RDATA_1
.sym 158430 cam_fb.ram.0.1.0_RDATA_2
.sym 158431 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158432 cam_fb.ram.0.2.0_RDATA_2
.sym 158433 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158434 cam_fb.ram.0.1.0_RDATA_3
.sym 158435 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158436 cam_fb.ram.0.2.0_RDATA_3
.sym 158437 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158805 capture_addr[0]
.sym 158869 capture_addr[4]
.sym 159061 cam_fb.ram.0.1.0_WCLKE
.sym 159177 capture_addr[3]
.sym 159189 capture_addr[0]
.sym 159261 capture_addr[4]
.sym 159317 capture_addr[9]
.sym 159565 capture_addr[7]
.sym 159690 capture.vsync_rg2
.sym 159691 capture.vsync_rg3
.sym 159692 capture.vsync_rg1
.sym 159693 ov7670_vsync$SB_IO_IN
.sym 159702 capture.vsync_rg2
.sym 159710 capture.vsync_rg1
.sym 159714 ov7670_vsync$SB_IO_IN
.sym 162750 ov7670_pclk$SB_IO_IN
.sym 163815 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 163820 ov7670_xclk$SB_IO_OUT
.sym 163822 ov7670_xclk$SB_IO_OUT
.sym 163823 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 163824 controller.i_regs.cnt_cam_clk[2]
.sym 163825 ov7670_xclk_SB_CARRY_I1_CO[2]
.sym 163830 controller.i_regs.cnt_cam_clk[2]
.sym 163832 ov7670_xclk$SB_IO_OUT
.sym 163833 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 163837 ov7670_xclk_SB_CARRY_I1_CO[1]
