<div class="table-wrap"><table class="confluenceTable"><colgroup><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Feature</th><th class="confluenceTh">ACHL</th><th class="confluenceTh">tACHL</th><th class="confluenceTh">Comment</th><th colspan="1" class="confluenceTh">Priority</th></tr><tr><td class="highlight-green confluenceTd" colspan="5" data-highlight-colour="green">Technical Analysis</td></tr><tr><td colspan="1" class="confluenceTd"><p>Ability to output multiple languages</p></td><td colspan="1" class="confluenceTd">verilog &amp; system verilog?</td><td colspan="1" class="confluenceTd">???</td><td colspan="1" class="confluenceTd">At a minimum Verilog is required</td><td colspan="1" class="confluenceTd">low</td></tr><tr><td colspan="1" class="confluenceTd">Easy access to parameter space (hierarchical parameter propagation)</td><td colspan="1" class="confluenceTd">not supported in</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">High</td></tr><tr><td colspan="1" class="confluenceTd"><span>hierarchical port propagation</span></td><td colspan="1" class="confluenceTd">not supported</td><td colspan="1" class="confluenceTd">not supported</td><td colspan="1" class="confluenceTd">regex based support (verigen type propogation)</td><td colspan="1" class="confluenceTd">High</td></tr><tr><td colspan="1" class="confluenceTd">automatic wire and reg declaration</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">High</td></tr><tr><td colspan="1" class="confluenceTd">automatic port declaration</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Medium</td></tr><tr><td colspan="1" class="confluenceTd">clock and reset propagation</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">same as port propogation??</td><td colspan="1" class="confluenceTd">N/A</td></tr><tr><td colspan="1" class="confluenceTd">reusable functions With native JS</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">High</td></tr><tr><td colspan="1" class="confluenceTd">comment propagation to output files</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">possible use for lint waivers</td><td colspan="1" class="confluenceTd">Medium</td></tr><tr><td colspan="1" class="confluenceTd">assign support</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">wire assigns</td><td colspan="1" class="confluenceTd">High</td></tr><tr><td colspan="1" class="confluenceTd">hierarchy friendly</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">High</td></tr><tr><td colspan="1" class="confluenceTd">ability to swap out flop types and add clock gates</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">X propagation, reset type, enable etc</td><td colspan="1" class="confluenceTd">Medium</td></tr><tr><td colspan="1" class="confluenceTd">higher level abstraction</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Medium</td></tr><tr><td colspan="1" class="confluenceTd">Better error reporting and debug capabilities</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Productivity issue</td><td colspan="1" class="confluenceTd">High</td></tr><tr><td colspan="1" class="confluenceTd">default reset values for flops</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">High</td></tr><tr><td colspan="1" class="confluenceTd">zero width wire / reg/ port support</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">High</td></tr><tr><td colspan="1" class="confluenceTd">bundles and interfaces</td><td colspan="1" class="confluenceTd">Supported</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">If we get good port propagation we can waive this</td><td colspan="1" class="confluenceTd">Medium</td></tr><tr><td colspan="1" class="confluenceTd">[chirag] Ability to do configurable HDL code coverage analysis</td><td colspan="1" class="confluenceTd">Supported using istanbul</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">High</td></tr><tr><td colspan="1" class="confluenceTd">case x, case z support</td><td colspan="1" class="confluenceTd">Not supported</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Will help in coverage and timing</td><td colspan="1" class="confluenceTd">Medium</td></tr><tr><td colspan="1" class="confluenceTd">object based parameters</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">High</td></tr><tr><td colspan="1" class="confluenceTd">explore a better way to do param map</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">N/A</td></tr><tr><td colspan="1" class="confluenceTd">explore options to ease of FlexNoc / psys integration at top level</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">N/A</td></tr><tr><td colspan="1" class="confluenceTd">support for assertions</td><td colspan="1" class="confluenceTd">Supported but cumbersome</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">High</td></tr><tr><td colspan="1" class="confluenceTd">verilog parameters instead of constants used today</td><td colspan="1" class="confluenceTd"><span>Not supported</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">low</td></tr><tr><td colspan="1" class="confluenceTd">2 dimensional array support for memories</td><td colspan="1" class="confluenceTd"><span>Not supported</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">High</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="highlight-green confluenceTd" colspan="5" data-highlight-colour="green">Schedule</td></tr><tr><td class="highlight-grey confluenceTd" colspan="5" data-highlight-colour="grey">Assuming tACHL improves procutivity drastically and is comepletely ready to go</td></tr><tr><td class="confluenceTd">Module</td><td colspan="2" class="confluenceTd">rough effort estimate including debug</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Library</td><td colspan="2" class="confluenceTd">1 month</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Utilities</td><td colspan="2" class="confluenceTd">1 month</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">DMI</td><td colspan="2" class="confluenceTd">3 months</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">DCE</td><td colspan="2" class="confluenceTd">3 months</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">NCB</td><td colspan="2" class="confluenceTd">3 months</td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">AIU</td><td colspan="2" class="confluenceTd">3 months</td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="highlight-green confluenceTd" colspan="5" data-highlight-colour="green">Why?</td></tr><tr><td colspan="5" class="confluenceTd">Danger of having 2 different languages between NCORE and Symphony teams. This include codding styles</td></tr><tr><td colspan="5" class="confluenceTd">Port all components and lib modules, functions &amp; interfaces</td></tr><tr><td colspan="5" class="confluenceTd">port all Ncore designs</td></tr><tr><td colspan="5" class="confluenceTd">tACHL solves problems which are not problems in current ACHL. Example u.signal, udffre</td></tr><tr><td colspan="5" class="confluenceTd">does tACHL really reduce verbosity?</td></tr><tr><td colspan="5" class="confluenceTd">hierarchical flops</td></tr><tr><td colspan="5" class="confluenceTd">Syntax needs to clean</td></tr><tr><td colspan="5" class="confluenceTd">pushing us very low level close to verilog compared to actual ACHL definition</td></tr><tr><td colspan="5" class="confluenceTd">tACHL adds any comparative advantage compared to ACHL?</td></tr><tr><td colspan="5" class="confluenceTd">if tACHL is just like prep then why not just use simple prep?</td></tr><tr><td colspan="5" class="confluenceTd">Why not use emacs Autos with verilog wrapped in prep</td></tr><tr><td colspan="5" class="confluenceTd">We paid 3 to 6 months schedule hit to bring up ACHL most likely we will have to pay the same amount of time to move to tACHL</td></tr><tr><td colspan="5" class="confluenceTd">Already know how to improve compile time issues by reducing unit duplication, width inferring and propagation</td></tr><tr><td colspan="5" class="confluenceTd"><br/></td></tr><tr><td colspan="5" class="confluenceTd"><br/></td></tr><tr><td class="highlight-green confluenceTd" colspan="5" data-highlight-colour="green">Bad with current ACHL</td></tr><tr><td colspan="5" class="confluenceTd">run time and memory footprint</td></tr><tr><td colspan="5" class="confluenceTd">no good support for auto wire and port propagation</td></tr><tr><td colspan="5" class="confluenceTd">No support for parameter propagation</td></tr><tr><td colspan="5" class="confluenceTd">Bad error reporting</td></tr><tr><td colspan="5" class="confluenceTd">no support for assign statement</td></tr><tr><td colspan="5" class="confluenceTd">no 2D arrays</td></tr><tr><td colspan="5" class="confluenceTd"><br/></td></tr><tr><td colspan="5" class="confluenceTd"><br/></td></tr><tr><td colspan="5" class="confluenceTd"><br/></td></tr></tbody></table></div>