// Seed: 1111201099
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  assign module_1._id_3 = 0;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd58
) (
    inout tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri  _id_3,
    input tri0 id_4,
    input wor  id_5
);
  wire \id_7 ;
  parameter id_8 = (-1) + 1;
  assign id_0 = id_8;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      \id_7 ,
      id_8,
      \id_7 ,
      id_8,
      id_8,
      id_9,
      id_8,
      id_8,
      \id_7 ,
      \id_7
  );
  wire ['b0 : id_3] id_10;
endmodule
