AArch64 LB+dmb.stpl+dmb.sypl
"DMB.STdRWPL RfeLP DMB.SYdRWPL RfeLP"
Cycle=RfeLP DMB.STdRWPL RfeLP DMB.SYdRWPL
Relax=
Safe=DMB.STdRW DMB.SYdRW RfeLP
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=DMB.STdRWPL RfeLP DMB.SYdRWPL RfeLP
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1           ;
 LDR W0,[X1]  | LDR W0,[X1]  ;
 DMB ST       | DMB SY       ;
 MOV W2,#1    | MOV W2,#1    ;
 STLR W2,[X3] | STLR W2,[X3] ;
exists
(0:X0=1 /\ 1:X0=1)
