[
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2882194",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8571188",
        "articleTitle": "Three-Dimensional nand Flash for Vector\u2013Matrix Multiplication",
        "volume": "27",
        "issue": "4",
        "startPage": "988",
        "endPage": "991",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086597409,
                "preferredName": "Panni Wang",
                "firstName": "Panni",
                "lastName": "Wang"
            },
            {
                "id": 37534127800,
                "preferredName": "Feng Xu",
                "firstName": "Feng",
                "lastName": "Xu"
            },
            {
                "id": 37085441587,
                "preferredName": "Bo Wang",
                "firstName": "Bo",
                "lastName": "Wang"
            },
            {
                "id": 37399191900,
                "preferredName": "Bin Gao",
                "firstName": "Bin",
                "lastName": "Gao"
            },
            {
                "id": 38239733500,
                "preferredName": "Huaqiang Wu",
                "firstName": "Huaqiang",
                "lastName": "Wu"
            },
            {
                "id": 37392453800,
                "preferredName": "He Qian",
                "firstName": "He",
                "lastName": "Qian"
            },
            {
                "id": 37085352683,
                "preferredName": "Shimeng Yu",
                "firstName": "Shimeng",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2922999",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8750847",
        "articleTitle": "Optimized Schoolbook Polynomial Multiplication for Compact Lattice-Based Cryptography on FPGA",
        "volume": "27",
        "issue": "10",
        "startPage": "2459",
        "endPage": "2463",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085338613,
                "preferredName": "Weiqiang Liu",
                "firstName": "Weiqiang",
                "lastName": "Liu"
            },
            {
                "id": 37086590274,
                "preferredName": "Sailong Fan",
                "firstName": "Sailong",
                "lastName": "Fan"
            },
            {
                "id": 37086008234,
                "preferredName": "Ayesha Khalid",
                "firstName": "Ayesha",
                "lastName": "Khalid"
            },
            {
                "id": 37086038673,
                "preferredName": "Ciara Rafferty",
                "firstName": "Ciara",
                "lastName": "Rafferty"
            },
            {
                "id": 37534626700,
                "preferredName": "M\u00e1ire O\u2019Neill",
                "firstName": "M\u00e1ire",
                "lastName": "O\u2019Neill"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2879439",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8537956",
        "articleTitle": "High-Entropy STT-MTJ-Based TRNG",
        "volume": "27",
        "issue": "2",
        "startPage": "491",
        "endPage": "495",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085461101,
                "preferredName": "Elena Ioana Vatajelu",
                "firstName": "Elena Ioana",
                "lastName": "Vatajelu"
            },
            {
                "id": 37296347200,
                "preferredName": "Giorgio Di Natale",
                "firstName": "Giorgio",
                "lastName": "Di Natale"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2908204",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8693767",
        "articleTitle": "A 13.4-MHz Relaxation Oscillator With Temperature Compensation",
        "volume": "27",
        "issue": "7",
        "startPage": "1725",
        "endPage": "1729",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086802449,
                "preferredName": "Yi-An Chang",
                "firstName": "Yi-An",
                "lastName": "Chang"
            },
            {
                "id": 37280143000,
                "preferredName": "Shen-Iuan Liu",
                "firstName": "Shen-Iuan",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2881326",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8561219",
        "articleTitle": "Energy-Quality Scalable Adders Based on Nonzeroing Bit Truncation",
        "volume": "27",
        "issue": "4",
        "startPage": "964",
        "endPage": "968",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37543009800,
                "preferredName": "Fabio Frustaci",
                "firstName": "Fabio",
                "lastName": "Frustaci"
            },
            {
                "id": 37283398500,
                "preferredName": "Stefania Perri",
                "firstName": "Stefania",
                "lastName": "Perri"
            },
            {
                "id": 37283399400,
                "preferredName": "Pasquale Corsonello",
                "firstName": "Pasquale",
                "lastName": "Corsonello"
            },
            {
                "id": 37273061100,
                "preferredName": "Massimo Alioto",
                "firstName": "Massimo",
                "lastName": "Alioto"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2867850",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8458206",
        "articleTitle": "A Transient-Enhanced Output-Capacitor-Free Low-Dropout Regulator With Dynamic Miller Compensation",
        "volume": "27",
        "issue": "1",
        "startPage": "243",
        "endPage": "247",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37397953200,
                "preferredName": "Chenchang Zhan",
                "firstName": "Chenchang",
                "lastName": "Zhan"
            },
            {
                "id": 37086043534,
                "preferredName": "Guigang Cai",
                "firstName": "Guigang",
                "lastName": "Cai"
            },
            {
                "id": 37269638700,
                "preferredName": "Wing-Hung Ki",
                "firstName": "Wing-Hung",
                "lastName": "Ki"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2881097",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8556078",
        "articleTitle": "Hardware Constructions for Error Detection of Number-Theoretic Transform Utilized in Secure Cryptographic Architectures",
        "volume": "27",
        "issue": "3",
        "startPage": "738",
        "endPage": "741",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086688994,
                "preferredName": "Ausmita Sarker",
                "firstName": "Ausmita",
                "lastName": "Sarker"
            },
            {
                "id": 38274063800,
                "preferredName": "Mehran Mozaffari-Kermani",
                "firstName": "Mehran",
                "lastName": "Mozaffari-Kermani"
            },
            {
                "id": 37659099500,
                "preferredName": "Reza Azarderakhsh",
                "firstName": "Reza",
                "lastName": "Azarderakhsh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2891507",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8626502",
        "articleTitle": "Bundle-Updatable SRAM-Based TCAM Design for OpenFlow-Compliant Packet Processor",
        "volume": "27",
        "issue": "6",
        "startPage": "1450",
        "endPage": "1454",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085523169,
                "preferredName": "Ding-Yuan Lee",
                "firstName": "Ding-Yuan",
                "lastName": "Lee"
            },
            {
                "id": 37086240525,
                "preferredName": "Ching-Che Wang",
                "firstName": "Ching-Che",
                "lastName": "Wang"
            },
            {
                "id": 37271932500,
                "preferredName": "An-Yeu Wu",
                "firstName": "An-Yeu",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2871341",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8478824",
        "articleTitle": "A 12-bit, 2.5-bit/Phase Column-Parallel Cyclic ADC",
        "volume": "27",
        "issue": "1",
        "startPage": "248",
        "endPage": "252",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085856535,
                "preferredName": "Amandeep Kaur",
                "firstName": "Amandeep",
                "lastName": "Kaur"
            },
            {
                "id": 37085433827,
                "preferredName": "Deepak Mishra",
                "firstName": "Deepak",
                "lastName": "Mishra"
            },
            {
                "id": 37394227700,
                "preferredName": "Mukul Sarkar",
                "firstName": "Mukul",
                "lastName": "Sarkar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2882376",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8558111",
        "articleTitle": "An On-Chip Relaxation Oscillator With Comparator Delay Compensation",
        "volume": "27",
        "issue": "4",
        "startPage": "969",
        "endPage": "973",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086802449,
                "preferredName": "Yi-An Chang",
                "firstName": "Yi-An",
                "lastName": "Chang"
            },
            {
                "id": 37370695100,
                "preferredName": "Trio Adiono",
                "firstName": "Trio",
                "lastName": "Adiono"
            },
            {
                "id": 37086114737,
                "preferredName": "Amy Hamidah",
                "firstName": "Amy",
                "lastName": "Hamidah"
            },
            {
                "id": 37280143000,
                "preferredName": "Shen-Iuan Liu",
                "firstName": "Shen-Iuan",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2883730",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8610228",
        "articleTitle": "A Quadrature Clock Corrector for DRAM Interfaces, With a Duty-Cycle and Quadrature Phase Detector Based on a Relaxation Oscillator",
        "volume": "27",
        "issue": "4",
        "startPage": "978",
        "endPage": "982",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085644699,
                "preferredName": "Joo-Hyung Chae",
                "firstName": "Joo-Hyung",
                "lastName": "Chae"
            },
            {
                "id": 37085633393,
                "preferredName": "Hyeongjun Ko",
                "firstName": "Hyeongjun",
                "lastName": "Ko"
            },
            {
                "id": 37085651110,
                "preferredName": "Jihwan Park",
                "firstName": "Jihwan",
                "lastName": "Park"
            },
            {
                "id": 37279281600,
                "preferredName": "Suhwan Kim",
                "firstName": "Suhwan",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2932033",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8802277",
        "articleTitle": "Multispectral Transmission Map Fusion Method and Architecture for Image Dehazing",
        "volume": "27",
        "issue": "11",
        "startPage": "2693",
        "endPage": "2697",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38574662800,
                "preferredName": "Rahul Kumar",
                "firstName": "Rahul",
                "lastName": "Kumar"
            },
            {
                "id": 37394845100,
                "preferredName": "Brajesh Kumar Kaushik",
                "firstName": "Brajesh Kumar",
                "lastName": "Kaushik"
            },
            {
                "id": 37399991500,
                "preferredName": "R. Balasubramanian",
                "firstName": "R.",
                "lastName": "Balasubramanian"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2925931",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8765744",
        "articleTitle": "Offset-Canceling Single-Ended Sensing Scheme With One-Bit-Line Precharge Architecture for Resistive Nonvolatile Memory in 65-nm CMOS",
        "volume": "27",
        "issue": "11",
        "startPage": "2548",
        "endPage": "2555",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072572600,
                "preferredName": "Taehui Na",
                "firstName": "Taehui",
                "lastName": "Na"
            },
            {
                "id": 37085424797,
                "preferredName": "Byungkyu Song",
                "firstName": "Byungkyu",
                "lastName": "Song"
            },
            {
                "id": 37085835446,
                "preferredName": "Sara Choi",
                "firstName": "Sara",
                "lastName": "Choi"
            },
            {
                "id": 37966226400,
                "preferredName": "Jung Pill Kim",
                "firstName": "Jung Pill",
                "lastName": "Kim"
            },
            {
                "id": 37402168200,
                "preferredName": "Seung H. Kang",
                "firstName": "Seung H.",
                "lastName": "Kang"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2874772",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8509180",
        "articleTitle": "Accuracy-Enhanced Variance-Based Time-Skew Calibration Using SAR as Window Detector",
        "volume": "27",
        "issue": "2",
        "startPage": "481",
        "endPage": "485",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085680954,
                "preferredName": "Jianwei Liu",
                "firstName": "Jianwei",
                "lastName": "Liu"
            },
            {
                "id": 37406799000,
                "preferredName": "Chi-Hang Chan",
                "firstName": "Chi-Hang",
                "lastName": "Chan"
            },
            {
                "id": 37269869400,
                "preferredName": "Sai-Weng Sin",
                "firstName": "Sai-Weng",
                "lastName": "Sin"
            },
            {
                "id": 38272449500,
                "preferredName": "U. Seng-Pan",
                "firstName": "U.",
                "lastName": "Seng-Pan"
            },
            {
                "id": 37272711500,
                "preferredName": "R. P. Martins",
                "firstName": "R. P.",
                "lastName": "Martins"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2882606",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8566173",
        "articleTitle": "A 0.9-V 12-Gb/s Two-FIR Tap Direct DFE With Feedback-Signal Common-Mode Control",
        "volume": "27",
        "issue": "3",
        "startPage": "724",
        "endPage": "728",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085360808,
                "preferredName": "Daewoong Lee",
                "firstName": "Daewoong",
                "lastName": "Lee"
            },
            {
                "id": 37085360807,
                "preferredName": "Dongil Lee",
                "firstName": "Dongil",
                "lastName": "Lee"
            },
            {
                "id": 37089293332,
                "preferredName": "Yong-Hun Kim",
                "firstName": "Yong-Hun",
                "lastName": "Kim"
            },
            {
                "id": 37278168900,
                "preferredName": "Lee-Sup Kim",
                "firstName": "Lee-Sup",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2898346",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8649816",
        "articleTitle": "Column-Selection-Enabled 10T SRAM Utilizing Shared Diff-VDD Write and Dropped-VDD Read for Power Reduction",
        "volume": "27",
        "issue": "6",
        "startPage": "1470",
        "endPage": "1474",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085670861,
                "preferredName": "Liang Wen",
                "firstName": "Liang",
                "lastName": "Wen"
            },
            {
                "id": 37676510900,
                "preferredName": "Yuejun Zhang",
                "firstName": "Yuejun",
                "lastName": "Zhang"
            },
            {
                "id": 37288001700,
                "preferredName": "Xiaoyang Zeng",
                "firstName": "Xiaoyang",
                "lastName": "Zeng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2883355",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8576597",
        "articleTitle": "Techniques for Improved Continuous and Discrete Tuning Range in Millimeter-Wave VCOs",
        "volume": "27",
        "issue": "3",
        "startPage": "729",
        "endPage": "733",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086261250,
                "preferredName": "Arpan Thakkar",
                "firstName": "Arpan",
                "lastName": "Thakkar"
            },
            {
                "id": 37086261108,
                "preferredName": "Srinivas Theertham",
                "firstName": "Srinivas",
                "lastName": "Theertham"
            },
            {
                "id": 37086278113,
                "preferredName": "Peeyoosh Mirajkar",
                "firstName": "Peeyoosh",
                "lastName": "Mirajkar"
            },
            {
                "id": 37270157300,
                "preferredName": "Sankaran Aniruddhan",
                "firstName": "Sankaran",
                "lastName": "Aniruddhan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2897052",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8644034",
        "articleTitle": "Enhancing Utilization of SIMD-Like Accelerator for Sparse Convolutional Neural Networks",
        "volume": "27",
        "issue": "5",
        "startPage": "1218",
        "endPage": "1222",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38242006900,
                "preferredName": "Bo-Cheng Lai",
                "firstName": "Bo-Cheng",
                "lastName": "Lai"
            },
            {
                "id": 37086823330,
                "preferredName": "Jyun-Wei Pan",
                "firstName": "Jyun-Wei",
                "lastName": "Pan"
            },
            {
                "id": 37085620450,
                "preferredName": "Chien-Yu Lin",
                "firstName": "Chien-Yu",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2892383",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8627952",
        "articleTitle": "Robust Proportionate Adaptive Filter Architectures Under Impulsive Noise",
        "volume": "27",
        "issue": "5",
        "startPage": "1223",
        "endPage": "1227",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085997060,
                "preferredName": "Subrahmanyam Mula",
                "firstName": "Subrahmanyam",
                "lastName": "Mula"
            },
            {
                "id": 37085414574,
                "preferredName": "Vinay Chakravarthi Gogineni",
                "firstName": "Vinay Chakravarthi",
                "lastName": "Gogineni"
            },
            {
                "id": 37265601900,
                "preferredName": "Anindya Sundar Dhar",
                "firstName": "Anindya Sundar",
                "lastName": "Dhar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2883758",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8576561",
        "articleTitle": "A Low-Complexity I/Q Imbalance Calibration Method for Quadrature Modulator",
        "volume": "27",
        "issue": "4",
        "startPage": "974",
        "endPage": "977",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086098409,
                "preferredName": "Jusung Kim",
                "firstName": "Jusung",
                "lastName": "Kim"
            },
            {
                "id": 37531785900,
                "preferredName": "Han-Shin Jo",
                "firstName": "Han-Shin",
                "lastName": "Jo"
            },
            {
                "id": 37407636000,
                "preferredName": "Kyoung-Jae Lee",
                "firstName": "Kyoung-Jae",
                "lastName": "Lee"
            },
            {
                "id": 37085360800,
                "preferredName": "Dong-Ho Lee",
                "firstName": "Dong-Ho",
                "lastName": "Lee"
            },
            {
                "id": 38239739300,
                "preferredName": "Dae-Hyun Choi",
                "firstName": "Dae-Hyun",
                "lastName": "Choi"
            },
            {
                "id": 38244262800,
                "preferredName": "Sangkil Kim",
                "firstName": "Sangkil",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2892847",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8630962",
        "articleTitle": "Design of FSM-Based Function With Reduced Number of States in Integral Stochastic Computing",
        "volume": "27",
        "issue": "6",
        "startPage": "1475",
        "endPage": "1479",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37595570600,
                "preferredName": "Shao-I Chu",
                "firstName": "Shao-I",
                "lastName": "Chu"
            },
            {
                "id": 37086842433,
                "preferredName": "Chen-En Hsieh",
                "firstName": "Chen-En",
                "lastName": "Hsieh"
            },
            {
                "id": 37291619800,
                "preferredName": "Yu-Jung Huang",
                "firstName": "Yu-Jung",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2890843",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8621037",
        "articleTitle": "Four-Level Forms for Memristive Material Implication Logic",
        "volume": "27",
        "issue": "5",
        "startPage": "1228",
        "endPage": "1232",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38230136000,
                "preferredName": "Felipe S. Marranghello",
                "firstName": "Felipe S.",
                "lastName": "Marranghello"
            },
            {
                "id": 38234636300,
                "preferredName": "Vinicius Callegaro",
                "firstName": "Vinicius",
                "lastName": "Callegaro"
            },
            {
                "id": 37265300800,
                "preferredName": "Andr\u00e9 I. Reis",
                "firstName": "Andr\u00e9 I.",
                "lastName": "Reis"
            },
            {
                "id": 37265307400,
                "preferredName": "Renato P. Ribas",
                "firstName": "Renato P.",
                "lastName": "Ribas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2881173",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8552460",
        "articleTitle": "A Dynamic Timing Error Avoidance Technique Using Prediction Logic in High-Performance Designs",
        "volume": "27",
        "issue": "3",
        "startPage": "734",
        "endPage": "737",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085705317,
                "preferredName": "Mehrnaz Ahmadi",
                "firstName": "Mehrnaz",
                "lastName": "Ahmadi"
            },
            {
                "id": 37085994358,
                "preferredName": "Sahand Salamat",
                "firstName": "Sahand",
                "lastName": "Salamat"
            },
            {
                "id": 37268305600,
                "preferredName": "Bijan Alizadeh",
                "firstName": "Bijan",
                "lastName": "Alizadeh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2894104",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8641465",
        "articleTitle": "Supply-Insensitive Digitally Controlled Delay Lines for 3-D IC Clock Synchronization Architectures",
        "volume": "27",
        "issue": "6",
        "startPage": "1480",
        "endPage": "1484",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37973336100,
                "preferredName": "Tejinder Singh Sandhu",
                "firstName": "Tejinder Singh",
                "lastName": "Sandhu"
            },
            {
                "id": 38356570700,
                "preferredName": "Kamal El-Sankary",
                "firstName": "Kamal",
                "lastName": "El-Sankary"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2894736",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8644036",
        "articleTitle": "A 10-Gb/s 20-ps Delay-Range Digitally Controlled Differential Delay Element in 45-nm SOI CMOS",
        "volume": "27",
        "issue": "5",
        "startPage": "1233",
        "endPage": "1237",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085579092,
                "preferredName": "Sami Ur Rehman",
                "firstName": "Sami Ur",
                "lastName": "Rehman"
            },
            {
                "id": 37546874400,
                "preferredName": "Mohammad Mahdi Khafaji",
                "firstName": "Mohammad Mahdi",
                "lastName": "Khafaji"
            },
            {
                "id": 37565299900,
                "preferredName": "Corrado Carta",
                "firstName": "Corrado",
                "lastName": "Carta"
            },
            {
                "id": 37275628500,
                "preferredName": "Frank Ellinger",
                "firstName": "Frank",
                "lastName": "Ellinger"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2908338",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8692654",
        "articleTitle": "A Test Chip for Characterization of the Series Association of MOSFETs",
        "volume": "27",
        "issue": "8",
        "startPage": "1967",
        "endPage": "1971",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086917847,
                "preferredName": "Rafael Sanchotene Silva",
                "firstName": "Rafael",
                "lastName": "Sanchotene Silva"
            },
            {
                "id": 37086922177,
                "preferredName": "Lucas Pereira Luiz",
                "firstName": "Lucas",
                "lastName": "Pereira Luiz"
            },
            {
                "id": 37086920911,
                "preferredName": "M\u00e1rcio Cherem Schneider",
                "firstName": "M\u00e1rcio",
                "lastName": "Cherem Schneider"
            },
            {
                "id": 38271407800,
                "preferredName": "Carlos Galup-Montoro",
                "firstName": "Carlos",
                "lastName": "Galup-Montoro"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2925820",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8765773",
        "articleTitle": "A PVT-Tolerant MDLL Using a Frequency Calibrator and a Voltage Monitor",
        "volume": "27",
        "issue": "11",
        "startPage": "2698",
        "endPage": "2702",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087061034,
                "preferredName": "Yu-Kai Chiu",
                "firstName": "Yu-Kai",
                "lastName": "Chiu"
            },
            {
                "id": 37280143000,
                "preferredName": "Shen-Iuan Liu",
                "firstName": "Shen-Iuan",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2925574",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8767013",
        "articleTitle": "74-dBc SFDR 71-MHz Four-Stage Pipeline ROM-Less DDFS Using Factorized Second-Order Parabolic Equations",
        "volume": "27",
        "issue": "10",
        "startPage": "2464",
        "endPage": "2468",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280016900,
                "preferredName": "Chua-Chin Wang",
                "firstName": "Chua-Chin",
                "lastName": "Wang"
            },
            {
                "id": 37086131630,
                "preferredName": "Pang-Yen Lou",
                "firstName": "Pang-Yen",
                "lastName": "Lou"
            },
            {
                "id": 37271381400,
                "preferredName": "Tsung-Yi Tsai",
                "firstName": "Tsung-Yi",
                "lastName": "Tsai"
            },
            {
                "id": 37086385991,
                "preferredName": "Hsiang-Yu Shih",
                "firstName": "Hsiang-Yu",
                "lastName": "Shih"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2940438",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8851297",
        "articleTitle": "A Fully Digital Semirotational Frequency Detection Algorithm for Bang\u2013Bang CDRs",
        "volume": "27",
        "issue": "12",
        "startPage": "2944",
        "endPage": "2948",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38542471500,
                "preferredName": "Soon-Won Kwon",
                "firstName": "Soon-Won",
                "lastName": "Kwon"
            },
            {
                "id": 37853860400,
                "preferredName": "Hyeon-Min Bae",
                "firstName": "Hyeon-Min",
                "lastName": "Bae"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2916637",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8728193",
        "articleTitle": "Test-Friendly Data-Selectable Self-Gating (DSSG)",
        "volume": "27",
        "issue": "8",
        "startPage": "1972",
        "endPage": "1976",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086920126,
                "preferredName": "Jihye Kim",
                "firstName": "Jihye",
                "lastName": "Kim"
            },
            {
                "id": 37086688212,
                "preferredName": "Sangjun Lee",
                "firstName": "Sangjun",
                "lastName": "Lee"
            },
            {
                "id": 37276366900,
                "preferredName": "Sungho Kang",
                "firstName": "Sungho",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2905242",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8678682",
        "articleTitle": "A High-Throughput and Power-Efficient FPGA Implementation of YOLO CNN for Object Detection",
        "volume": "27",
        "issue": "8",
        "startPage": "1861",
        "endPage": "1873",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086497642,
                "preferredName": "Duy Thanh Nguyen",
                "firstName": "Duy Thanh",
                "lastName": "Nguyen"
            },
            {
                "id": 37086918858,
                "preferredName": "Tuan Nghia Nguyen",
                "firstName": "Tuan Nghia",
                "lastName": "Nguyen"
            },
            {
                "id": 38581306900,
                "preferredName": "Hyun Kim",
                "firstName": "Hyun",
                "lastName": "Kim"
            },
            {
                "id": 37280120400,
                "preferredName": "Hyuk-Jae Lee",
                "firstName": "Hyuk-Jae",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2926114",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8777130",
        "articleTitle": "The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology",
        "volume": "27",
        "issue": "11",
        "startPage": "2629",
        "endPage": "2640",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086690740,
                "preferredName": "Florian Zaruba",
                "firstName": "Florian",
                "lastName": "Zaruba"
            },
            {
                "id": 37274443600,
                "preferredName": "Luca Benini",
                "firstName": "Luca",
                "lastName": "Benini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2929420",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8784413",
        "articleTitle": "A Blockchain-Based Privacy-Preserving Authentication Scheme for VANETs",
        "volume": "27",
        "issue": "12",
        "startPage": "2792",
        "endPage": "2801",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085816246,
                "preferredName": "Zhaojun Lu",
                "firstName": "Zhaojun",
                "lastName": "Lu"
            },
            {
                "id": 37085408076,
                "preferredName": "Qian Wang",
                "firstName": "Qian",
                "lastName": "Wang"
            },
            {
                "id": 37269284700,
                "preferredName": "Gang Qu",
                "firstName": "Gang",
                "lastName": "Qu"
            },
            {
                "id": 37087102074,
                "preferredName": "Haichun Zhang",
                "firstName": "Haichun",
                "lastName": "Zhang"
            },
            {
                "id": 37289196000,
                "preferredName": "Zhenglin Liu",
                "firstName": "Zhenglin",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2903289",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8675351",
        "articleTitle": "Novel Systolization of Subquadratic Space Complexity Multipliers Based on Toeplitz Matrix\u2013Vector Product Approach",
        "volume": "27",
        "issue": "7",
        "startPage": "1614",
        "endPage": "1622",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37277290900,
                "preferredName": "Jeng-Shyang Pan",
                "firstName": "Jeng-Shyang",
                "lastName": "Pan"
            },
            {
                "id": 37292809300,
                "preferredName": "Chiou-Yng Lee",
                "firstName": "Chiou-Yng",
                "lastName": "Lee"
            },
            {
                "id": 37594643700,
                "preferredName": "Anissa Sghaier",
                "firstName": "Anissa",
                "lastName": "Sghaier"
            },
            {
                "id": 37296883100,
                "preferredName": "Medien Zeghid",
                "firstName": "Medien",
                "lastName": "Zeghid"
            },
            {
                "id": 38468950500,
                "preferredName": "Jiafeng Xie",
                "firstName": "Jiafeng",
                "lastName": "Xie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2913958",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8716697",
        "articleTitle": "High-Performance FPGA-Based CNN Accelerator With Block-Floating-Point Arithmetic",
        "volume": "27",
        "issue": "8",
        "startPage": "1874",
        "endPage": "1885",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085378062,
                "preferredName": "Xiaocong Lian",
                "firstName": "Xiaocong",
                "lastName": "Lian"
            },
            {
                "id": 37289199400,
                "preferredName": "Zhenyu Liu",
                "firstName": "Zhenyu",
                "lastName": "Liu"
            },
            {
                "id": 37086917299,
                "preferredName": "Zhourui Song",
                "firstName": "Zhourui",
                "lastName": "Song"
            },
            {
                "id": 37086918090,
                "preferredName": "Jiwu Dai",
                "firstName": "Jiwu",
                "lastName": "Dai"
            },
            {
                "id": 37085382972,
                "preferredName": "Wei Zhou",
                "firstName": "Wei",
                "lastName": "Zhou"
            },
            {
                "id": 37271425200,
                "preferredName": "Xiangyang Ji",
                "firstName": "Xiangyang",
                "lastName": "Ji"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2879341",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8540875",
        "articleTitle": "Radiation-Hardened 14T SRAM Bitcell With Speed and Power Optimized for Space Application",
        "volume": "27",
        "issue": "2",
        "startPage": "407",
        "endPage": "415",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085689735,
                "preferredName": "Chunyu Peng",
                "firstName": "Chunyu",
                "lastName": "Peng"
            },
            {
                "id": 37086614173,
                "preferredName": "Jiati Huang",
                "firstName": "Jiati",
                "lastName": "Huang"
            },
            {
                "id": 37086189996,
                "preferredName": "Changyong Liu",
                "firstName": "Changyong",
                "lastName": "Liu"
            },
            {
                "id": 37086610240,
                "preferredName": "Qiang Zhao",
                "firstName": "Qiang",
                "lastName": "Zhao"
            },
            {
                "id": 37086317002,
                "preferredName": "Songsong Xiao",
                "firstName": "Songsong",
                "lastName": "Xiao"
            },
            {
                "id": 37085693589,
                "preferredName": "Xiulong Wu",
                "firstName": "Xiulong",
                "lastName": "Wu"
            },
            {
                "id": 37085681802,
                "preferredName": "Zhiting Lin",
                "firstName": "Zhiting",
                "lastName": "Lin"
            },
            {
                "id": 37293027900,
                "preferredName": "Junning Chen",
                "firstName": "Junning",
                "lastName": "Chen"
            },
            {
                "id": 37272246100,
                "preferredName": "Xuan Zeng",
                "firstName": "Xuan",
                "lastName": "Zeng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2929245",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8802267",
        "articleTitle": "8T SRAM Cell as a Multibit Dot-Product Engine for Beyond Von Neumann Computing",
        "volume": "27",
        "issue": "11",
        "startPage": "2556",
        "endPage": "2567",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085771158,
                "preferredName": "Akhilesh Jaiswal",
                "firstName": "Akhilesh",
                "lastName": "Jaiswal"
            },
            {
                "id": 37086157049,
                "preferredName": "Indranil Chakraborty",
                "firstName": "Indranil",
                "lastName": "Chakraborty"
            },
            {
                "id": 37086246694,
                "preferredName": "Amogh Agrawal",
                "firstName": "Amogh",
                "lastName": "Agrawal"
            },
            {
                "id": 37274519700,
                "preferredName": "Kaushik Roy",
                "firstName": "Kaushik",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2890712",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8626488",
        "articleTitle": "TOSAM: An Energy-Efficient Truncation- and Rounding-Based Scalable Approximate Multiplier",
        "volume": "27",
        "issue": "5",
        "startPage": "1161",
        "endPage": "1173",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086072083,
                "preferredName": "Shaghayegh Vahdat",
                "firstName": "Shaghayegh",
                "lastName": "Vahdat"
            },
            {
                "id": 37543656900,
                "preferredName": "Mehdi Kamal",
                "firstName": "Mehdi",
                "lastName": "Kamal"
            },
            {
                "id": 38270948500,
                "preferredName": "Ali Afzali-Kusha",
                "firstName": "Ali",
                "lastName": "Afzali-Kusha"
            },
            {
                "id": 37278158100,
                "preferredName": "Massoud Pedram",
                "firstName": "Massoud",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2871119",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8481585",
        "articleTitle": "Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits",
        "volume": "27",
        "issue": "1",
        "startPage": "159",
        "endPage": "172",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085776453,
                "preferredName": "Xunzhao Yin",
                "firstName": "Xunzhao",
                "lastName": "Yin"
            },
            {
                "id": 37085733739,
                "preferredName": "Xiaoming Chen",
                "firstName": "Xiaoming",
                "lastName": "Chen"
            },
            {
                "id": 37274671800,
                "preferredName": "Michael Niemier",
                "firstName": "Michael",
                "lastName": "Niemier"
            },
            {
                "id": 37280709800,
                "preferredName": "Xiaobo Sharon Hu",
                "firstName": "Xiaobo Sharon",
                "lastName": "Hu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2941250",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8856248",
        "articleTitle": "High-Performance CNN Accelerator on FPGA Using Unified Winograd-GEMM Architecture",
        "volume": "27",
        "issue": "12",
        "startPage": "2816",
        "endPage": "2828",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085479049,
                "preferredName": "S. Kala",
                "firstName": "S.",
                "lastName": "Kala"
            },
            {
                "id": 38552896300,
                "preferredName": "Babita R. Jose",
                "firstName": "Babita R.",
                "lastName": "Jose"
            },
            {
                "id": 37298481800,
                "preferredName": "Jimson Mathew",
                "firstName": "Jimson",
                "lastName": "Mathew"
            },
            {
                "id": 37085480276,
                "preferredName": "S. Nalesh",
                "firstName": "S.",
                "lastName": "Nalesh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2884646",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8580544",
        "articleTitle": "Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors",
        "volume": "27",
        "issue": "3",
        "startPage": "560",
        "endPage": "572",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086373151,
                "preferredName": "Shubham Rai",
                "firstName": "Shubham",
                "lastName": "Rai"
            },
            {
                "id": 37085510241,
                "preferredName": "Jens Trommer",
                "firstName": "Jens",
                "lastName": "Trommer"
            },
            {
                "id": 38493359200,
                "preferredName": "Michael Raitza",
                "firstName": "Michael",
                "lastName": "Raitza"
            },
            {
                "id": 37264991900,
                "preferredName": "Thomas Mikolajick",
                "firstName": "Thomas",
                "lastName": "Mikolajick"
            },
            {
                "id": 37401297000,
                "preferredName": "Walter M. Weber",
                "firstName": "Walter M.",
                "lastName": "Weber"
            },
            {
                "id": 37292250700,
                "preferredName": "Akash Kumar",
                "firstName": "Akash",
                "lastName": "Kumar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2890591",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8613844",
        "articleTitle": "A Simple Floating MOS-Memristor for High-Frequency Applications",
        "volume": "27",
        "issue": "5",
        "startPage": "1186",
        "endPage": "1195",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086213104,
                "preferredName": "John Vista",
                "firstName": "John",
                "lastName": "Vista"
            },
            {
                "id": 37720964200,
                "preferredName": "Ashish Ranjan",
                "firstName": "Ashish",
                "lastName": "Ranjan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2897650",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8657366",
        "articleTitle": "Self-Optimizing and Self-Programming Computing Systems: A Combined Compiler, Complex Networks, and Machine Learning Approach",
        "volume": "27",
        "issue": "6",
        "startPage": "1416",
        "endPage": "1427",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086330766,
                "preferredName": "Yao Xiao",
                "firstName": "Yao",
                "lastName": "Xiao"
            },
            {
                "id": 37267384500,
                "preferredName": "Shahin Nazarian",
                "firstName": "Shahin",
                "lastName": "Nazarian"
            },
            {
                "id": 37299894300,
                "preferredName": "Paul Bogdan",
                "firstName": "Paul",
                "lastName": "Bogdan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2929354",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8793244",
        "articleTitle": "Performing Stochastic Computation Deterministically",
        "volume": "27",
        "issue": "12",
        "startPage": "2925",
        "endPage": "2938",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085626291,
                "preferredName": "M. Hassan Najafi",
                "firstName": "M. Hassan",
                "lastName": "Najafi"
            },
            {
                "id": 37085796518,
                "preferredName": "Devon Jenson",
                "firstName": "Devon",
                "lastName": "Jenson"
            },
            {
                "id": 37276950200,
                "preferredName": "David J. Lilja",
                "firstName": "David J.",
                "lastName": "Lilja"
            },
            {
                "id": 37346749600,
                "preferredName": "Marc D. Riedel",
                "firstName": "Marc D.",
                "lastName": "Riedel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2919104",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8737872",
        "articleTitle": "A Half-Select Disturb-Free 11T SRAM Cell With Built-In Write/Read-Assist Scheme for Ultralow-Voltage Operations",
        "volume": "27",
        "issue": "10",
        "startPage": "2344",
        "endPage": "2353",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085385301,
                "preferredName": "Yajuan He",
                "firstName": "Yajuan",
                "lastName": "He"
            },
            {
                "id": 37086587054,
                "preferredName": "Jiubai Zhang",
                "firstName": "Jiubai",
                "lastName": "Zhang"
            },
            {
                "id": 37086587324,
                "preferredName": "Xiaoqing Wu",
                "firstName": "Xiaoqing",
                "lastName": "Wu"
            },
            {
                "id": 37086351200,
                "preferredName": "Xin Si",
                "firstName": "Xin",
                "lastName": "Si"
            },
            {
                "id": 38112992700,
                "preferredName": "Shaowei Zhen",
                "firstName": "Shaowei",
                "lastName": "Zhen"
            },
            {
                "id": 37089939626,
                "preferredName": "Bo Zhang",
                "firstName": "Bo",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2879675",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8548582",
        "articleTitle": "A High-Flexible Low-Latency Memory-Based FFT Processor for 4G, WLAN, and Future 5G",
        "volume": "27",
        "issue": "3",
        "startPage": "511",
        "endPage": "523",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086549523,
                "preferredName": "Shaohan Liu",
                "firstName": "Shaohan",
                "lastName": "Liu"
            },
            {
                "id": 37277011300,
                "preferredName": "Dake Liu",
                "firstName": "Dake",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2926984",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8768197",
        "articleTitle": "PXNOR-BNN: In/With Spin-Orbit Torque MRAM Preset-XNOR Operation-Based Binary Neural Networks",
        "volume": "27",
        "issue": "11",
        "startPage": "2668",
        "endPage": "2679",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085833533,
                "preferredName": "Liang Chang",
                "firstName": "Liang",
                "lastName": "Chang"
            },
            {
                "id": 37086497932,
                "preferredName": "Xin Ma",
                "firstName": "Xin",
                "lastName": "Ma"
            },
            {
                "id": 37085376060,
                "preferredName": "Zhaohao Wang",
                "firstName": "Zhaohao",
                "lastName": "Wang"
            },
            {
                "id": 37085880412,
                "preferredName": "Youguang Zhang",
                "firstName": "Youguang",
                "lastName": "Zhang"
            },
            {
                "id": 37275778900,
                "preferredName": "Yuan Xie",
                "firstName": "Yuan",
                "lastName": "Xie"
            },
            {
                "id": 37536930400,
                "preferredName": "Weisheng Zhao",
                "firstName": "Weisheng",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2877438",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8533400",
        "articleTitle": "Efficient PUF-Based Key Generation in FPGAs Using Per-Device Configuration",
        "volume": "27",
        "issue": "2",
        "startPage": "364",
        "endPage": "375",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086610907,
                "preferredName": "Mohammad A. Usmani",
                "firstName": "Mohammad A.",
                "lastName": "Usmani"
            },
            {
                "id": 37085566797,
                "preferredName": "Shahrzad Keshavarz",
                "firstName": "Shahrzad",
                "lastName": "Keshavarz"
            },
            {
                "id": 37994017800,
                "preferredName": "Eric Matthews",
                "firstName": "Eric",
                "lastName": "Matthews"
            },
            {
                "id": 37299243200,
                "preferredName": "Lesley Shannon",
                "firstName": "Lesley",
                "lastName": "Shannon"
            },
            {
                "id": 37272879000,
                "preferredName": "Russel Tessier",
                "firstName": "Russel",
                "lastName": "Tessier"
            },
            {
                "id": 37871282100,
                "preferredName": "Daniel E. Holcomb",
                "firstName": "Daniel E.",
                "lastName": "Holcomb"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2889833",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8626142",
        "articleTitle": "Hybrid Logical Effort for Hybrid Logic Style Full Adders in Multistage Structures",
        "volume": "27",
        "issue": "5",
        "startPage": "1138",
        "endPage": "1147",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086639155,
                "preferredName": "hareesh-reddy basireddy",
                "firstName": "hareesh-reddy",
                "lastName": "basireddy"
            },
            {
                "id": 37086823378,
                "preferredName": "Karthikeya challa",
                "firstName": "Karthikeya",
                "lastName": "challa"
            },
            {
                "id": 37670993000,
                "preferredName": "Tooraj Nikoubin",
                "firstName": "Tooraj",
                "lastName": "Nikoubin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2932268",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8836084",
        "articleTitle": "Utilization of Negative-Capacitance FETs to Boost Analog Circuit Performances",
        "volume": "27",
        "issue": "12",
        "startPage": "2855",
        "endPage": "2860",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085457060,
                "preferredName": "Yuhua Liang",
                "firstName": "Yuhua",
                "lastName": "Liang"
            },
            {
                "id": 37407461600,
                "preferredName": "Zhangming Zhu",
                "firstName": "Zhangming",
                "lastName": "Zhu"
            },
            {
                "id": 37085343534,
                "preferredName": "Xueqing Li",
                "firstName": "Xueqing",
                "lastName": "Li"
            },
            {
                "id": 37279067800,
                "preferredName": "Sumeet Kumar Gupta",
                "firstName": "Sumeet Kumar",
                "lastName": "Gupta"
            },
            {
                "id": 37273578800,
                "preferredName": "Suman Datta",
                "firstName": "Suman",
                "lastName": "Datta"
            },
            {
                "id": 37273383200,
                "preferredName": "Vijaykrishnan Narayanan",
                "firstName": "Vijaykrishnan",
                "lastName": "Narayanan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2926106",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8770273",
        "articleTitle": "Dynamic Resource Management of Heterogeneous Mobile Platforms via Imitation Learning",
        "volume": "27",
        "issue": "12",
        "startPage": "2842",
        "endPage": "2854",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086577300,
                "preferredName": "Sumit K. Mandal",
                "firstName": "Sumit K.",
                "lastName": "Mandal"
            },
            {
                "id": 37086122788,
                "preferredName": "Ganapati Bhat",
                "firstName": "Ganapati",
                "lastName": "Bhat"
            },
            {
                "id": 37086506689,
                "preferredName": "Chetan Arvind Patil",
                "firstName": "Chetan Arvind",
                "lastName": "Patil"
            },
            {
                "id": 37085667286,
                "preferredName": "Janardhan Rao Doppa",
                "firstName": "Janardhan Rao",
                "lastName": "Doppa"
            },
            {
                "id": 37282777300,
                "preferredName": "Partha Pratim Pande",
                "firstName": "Partha Pratim",
                "lastName": "Pande"
            },
            {
                "id": 37265874800,
                "preferredName": "Umit Y. Ogras",
                "firstName": "Umit Y.",
                "lastName": "Ogras"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2926324",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8777157",
        "articleTitle": "Practical Approaches Toward Deep-Learning-Based Cross-Device Power Side-Channel Attack",
        "volume": "27",
        "issue": "12",
        "startPage": "2720",
        "endPage": "2733",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086949254,
                "preferredName": "Anupam Golder",
                "firstName": "Anupam",
                "lastName": "Golder"
            },
            {
                "id": 37086073868,
                "preferredName": "Debayan Das",
                "firstName": "Debayan",
                "lastName": "Das"
            },
            {
                "id": 37086950927,
                "preferredName": "Josef Danial",
                "firstName": "Josef",
                "lastName": "Danial"
            },
            {
                "id": 38559930200,
                "preferredName": "Santosh Ghosh",
                "firstName": "Santosh",
                "lastName": "Ghosh"
            },
            {
                "id": 37322064300,
                "preferredName": "Shreyas Sen",
                "firstName": "Shreyas",
                "lastName": "Sen"
            },
            {
                "id": 37273985900,
                "preferredName": "Arijit Raychowdhury",
                "firstName": "Arijit",
                "lastName": "Raychowdhury"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2883645",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8579621",
        "articleTitle": "A Two-Speed, Radix-4, Serial\u2013Parallel Multiplier",
        "volume": "27",
        "issue": "4",
        "startPage": "769",
        "endPage": "777",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085355333,
                "preferredName": "Duncan J. M. Moss",
                "firstName": "Duncan J. M.",
                "lastName": "Moss"
            },
            {
                "id": 37695022400,
                "preferredName": "David Boland",
                "firstName": "David",
                "lastName": "Boland"
            },
            {
                "id": 37271572600,
                "preferredName": "Philip H. W. Leong",
                "firstName": "Philip H. W.",
                "lastName": "Leong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2869761",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8475033",
        "articleTitle": "Comparative Analysis of Simultaneous Switching Noise Effects in MWCNT Bundle and Cu Power Interconnects in CNTFET-Based Ternary Circuits",
        "volume": "27",
        "issue": "1",
        "startPage": "37",
        "endPage": "46",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086194888,
                "preferredName": "Maryam Rezaei Khezeli",
                "firstName": "Maryam",
                "lastName": "Rezaei Khezeli"
            },
            {
                "id": 37670992800,
                "preferredName": "Mohammad Hossein Moaiyeri",
                "firstName": "Mohammad Hossein",
                "lastName": "Moaiyeri"
            },
            {
                "id": 37086925258,
                "preferredName": "Ali Jalali",
                "firstName": "Ali",
                "lastName": "Jalali"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2919557",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8738918",
        "articleTitle": "Generalized Hyperbolic CORDIC and Its Logarithmic and Exponential Computation With Arbitrary Fixed Base",
        "volume": "27",
        "issue": "9",
        "startPage": "2156",
        "endPage": "2169",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086493094,
                "preferredName": "Yuanyong Luo",
                "firstName": "Yuanyong",
                "lastName": "Luo"
            },
            {
                "id": 37086494640,
                "preferredName": "Yuxuan Wang",
                "firstName": "Yuxuan",
                "lastName": "Wang"
            },
            {
                "id": 37391682500,
                "preferredName": "Yajun Ha",
                "firstName": "Yajun",
                "lastName": "Ha"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            },
            {
                "id": 37086953255,
                "preferredName": "Siyuan Chen",
                "firstName": "Siyuan",
                "lastName": "Chen"
            },
            {
                "id": 37593700500,
                "preferredName": "Hongbing Pan",
                "firstName": "Hongbing",
                "lastName": "Pan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2901032",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8667434",
        "articleTitle": "Design and Investigation of 7T2M-NVSRAM With Enhanced Stability and Temperature Impact on Store/Restore Energy",
        "volume": "27",
        "issue": "6",
        "startPage": "1322",
        "endPage": "1328",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086341793,
                "preferredName": "Jeetendra Singh",
                "firstName": "Jeetendra",
                "lastName": "Singh"
            },
            {
                "id": 37853003500,
                "preferredName": "Balwinder Raj",
                "firstName": "Balwinder",
                "lastName": "Raj"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2906547",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8701559",
        "articleTitle": "Creating a Backscattering Side Channel to Enable Detection of Dormant Hardware Trojans",
        "volume": "27",
        "issue": "7",
        "startPage": "1561",
        "endPage": "1574",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086839915,
                "preferredName": "Luong N. Nguyen",
                "firstName": "Luong N.",
                "lastName": "Nguyen"
            },
            {
                "id": 37086083973,
                "preferredName": "Chia-Lin Cheng",
                "firstName": "Chia-Lin",
                "lastName": "Cheng"
            },
            {
                "id": 37298065900,
                "preferredName": "Milos Prvulovic",
                "firstName": "Milos",
                "lastName": "Prvulovic"
            },
            {
                "id": 37295808800,
                "preferredName": "Alenka Zaji\u0107",
                "firstName": "Alenka",
                "lastName": "Zaji\u0107"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2926083",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8766885",
        "articleTitle": "SAADI-EC: A Quality-Configurable Approximate Divider for Energy Efficiency",
        "volume": "27",
        "issue": "11",
        "startPage": "2680",
        "endPage": "2692",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086254553,
                "preferredName": "Jackson Melchert",
                "firstName": "Jackson",
                "lastName": "Melchert"
            },
            {
                "id": 37086019602,
                "preferredName": "Setareh Behroozi",
                "firstName": "Setareh",
                "lastName": "Behroozi"
            },
            {
                "id": 37087057288,
                "preferredName": "Jingjie Li",
                "firstName": "Jingjie",
                "lastName": "Li"
            },
            {
                "id": 37406976600,
                "preferredName": "Younghyun Kim",
                "firstName": "Younghyun",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2905899",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8703894",
        "articleTitle": "High-Speed Implementation of ECC Scalar Multiplication in GF(p) for Generic Montgomery Curves",
        "volume": "27",
        "issue": "7",
        "startPage": "1587",
        "endPage": "1600",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086437178,
                "preferredName": "Debapriya Basu Roy",
                "firstName": "Debapriya",
                "lastName": "Basu Roy"
            },
            {
                "id": 37411288700,
                "preferredName": "Debdeep Mukhopadhyay",
                "firstName": "Debdeep",
                "lastName": "Mukhopadhyay"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2917764",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8734798",
        "articleTitle": "Impact of Selector Devices in Analog RRAM-Based Crossbar Arrays for Inference and Training of Neuromorphic System",
        "volume": "27",
        "issue": "9",
        "startPage": "2205",
        "endPage": "2212",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38237318200,
                "preferredName": "Jiyong Woo",
                "firstName": "Jiyong",
                "lastName": "Woo"
            },
            {
                "id": 37085352683,
                "preferredName": "Shimeng Yu",
                "firstName": "Shimeng",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2897046",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8645815",
        "articleTitle": "A Gain-Controlled, Low-Leakage Dickson Charge Pump for Energy-Harvesting Applications",
        "volume": "27",
        "issue": "5",
        "startPage": "1114",
        "endPage": "1123",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088457731,
                "preferredName": "Abdulqader Mahmoud",
                "firstName": "Abdulqader",
                "lastName": "Mahmoud"
            },
            {
                "id": 38580392300,
                "preferredName": "Mohammad Alhawari",
                "firstName": "Mohammad",
                "lastName": "Alhawari"
            },
            {
                "id": 37574033300,
                "preferredName": "Baker Mohammad",
                "firstName": "Baker",
                "lastName": "Mohammad"
            },
            {
                "id": 37391220900,
                "preferredName": "Hani Saleh",
                "firstName": "Hani",
                "lastName": "Saleh"
            },
            {
                "id": 37276742100,
                "preferredName": "Mohammed Ismail",
                "firstName": "Mohammed",
                "lastName": "Ismail"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2920152",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8746640",
        "articleTitle": "An Energy-Efficient and Noise-Tolerant Recurrent Neural Network Using Stochastic Computing",
        "volume": "27",
        "issue": "9",
        "startPage": "2213",
        "endPage": "2221",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086372883,
                "preferredName": "Yidong Liu",
                "firstName": "Yidong",
                "lastName": "Liu"
            },
            {
                "id": 37280777600,
                "preferredName": "Leibo Liu",
                "firstName": "Leibo",
                "lastName": "Liu"
            },
            {
                "id": 37279999000,
                "preferredName": "Fabrizio Lombardi",
                "firstName": "Fabrizio",
                "lastName": "Lombardi"
            },
            {
                "id": 37556260600,
                "preferredName": "Jie Han",
                "firstName": "Jie",
                "lastName": "Han"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2914481",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8718812",
        "articleTitle": "28-GHz CMOS VCO With Capacitive Splitting and Transformer Feedback Techniques for 5G Communication",
        "volume": "27",
        "issue": "9",
        "startPage": "2088",
        "endPage": "2095",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086507059,
                "preferredName": "Yupeng Fu",
                "firstName": "Yupeng",
                "lastName": "Fu"
            },
            {
                "id": 38494481700,
                "preferredName": "Lianming Li",
                "firstName": "Lianming",
                "lastName": "Li"
            },
            {
                "id": 37279547400,
                "preferredName": "Dongming Wang",
                "firstName": "Dongming",
                "lastName": "Wang"
            },
            {
                "id": 37086952993,
                "preferredName": "Xuan Wang",
                "firstName": "Xuan",
                "lastName": "Wang"
            },
            {
                "id": 37085813018,
                "preferredName": "Long He",
                "firstName": "Long",
                "lastName": "He"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2875934",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8519756",
        "articleTitle": "An Area-Efficient 128-Channel Spike Sorting Processor for Real-Time Neural Recording With  $0.175~\\mu$ W/Channel in 65-nm CMOS",
        "volume": "27",
        "issue": "1",
        "startPage": "126",
        "endPage": "137",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37408673900,
                "preferredName": "Anh Tuan Do",
                "firstName": "Anh Tuan",
                "lastName": "Do"
            },
            {
                "id": 37705188300,
                "preferredName": "Seyed Mohammad Ali Zeinolabedin",
                "firstName": "Seyed Mohammad Ali",
                "lastName": "Zeinolabedin"
            },
            {
                "id": 37720969000,
                "preferredName": "Dongsuk Jeon",
                "firstName": "Dongsuk",
                "lastName": "Jeon"
            },
            {
                "id": 37274874600,
                "preferredName": "Dennis Sylvester",
                "firstName": "Dennis",
                "lastName": "Sylvester"
            },
            {
                "id": 38067160000,
                "preferredName": "Tony Tae-Hyoung Kim",
                "firstName": "Tony Tae-Hyoung",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2914609",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8736512",
        "articleTitle": "Devices and Circuits Using Novel 2-D Materials: A Perspective for Future VLSI Systems",
        "volume": "27",
        "issue": "7",
        "startPage": "1486",
        "endPage": "1503",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086372999,
                "preferredName": "Giovanni V. Resta",
                "firstName": "Giovanni V.",
                "lastName": "Resta"
            },
            {
                "id": 37085618879,
                "preferredName": "Alessandra Leonhardt",
                "firstName": "Alessandra",
                "lastName": "Leonhardt"
            },
            {
                "id": 37086251535,
                "preferredName": "Yashwanth Balaji",
                "firstName": "Yashwanth",
                "lastName": "Balaji"
            },
            {
                "id": 37268110300,
                "preferredName": "Stefan De Gendt",
                "firstName": "Stefan",
                "lastName": "De Gendt"
            },
            {
                "id": 37399788600,
                "preferredName": "Pierre-Emmanuel Gaillardon",
                "firstName": "Pierre-Emmanuel",
                "lastName": "Gaillardon"
            },
            {
                "id": 37274174300,
                "preferredName": "Giovanni De Micheli",
                "firstName": "Giovanni",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2928960",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8812710",
        "articleTitle": "Securing a Wireless Network-on-Chip Against Jamming-Based Denial-of-Service and Eavesdropping Attacks",
        "volume": "27",
        "issue": "12",
        "startPage": "2781",
        "endPage": "2791",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086507749,
                "preferredName": "Abhishek Vashist",
                "firstName": "Abhishek",
                "lastName": "Vashist"
            },
            {
                "id": 37087012612,
                "preferredName": "Andrew Keats",
                "firstName": "Andrew",
                "lastName": "Keats"
            },
            {
                "id": 37086839309,
                "preferredName": "Sai Manoj Pudukotai Dinakarrao",
                "firstName": "Sai Manoj",
                "lastName": "Pudukotai Dinakarrao"
            },
            {
                "id": 37544479300,
                "preferredName": "Amlan Ganguly",
                "firstName": "Amlan",
                "lastName": "Ganguly"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2893256",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8632931",
        "articleTitle": "Enhancing Reliability of Analog Neural Network Processors",
        "volume": "27",
        "issue": "6",
        "startPage": "1455",
        "endPage": "1459",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086843074,
                "preferredName": "Suhong Moon",
                "firstName": "Suhong",
                "lastName": "Moon"
            },
            {
                "id": 37086842032,
                "preferredName": "Kwanghyun Shin",
                "firstName": "Kwanghyun",
                "lastName": "Shin"
            },
            {
                "id": 37720969000,
                "preferredName": "Dongsuk Jeon",
                "firstName": "Dongsuk",
                "lastName": "Jeon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2933278",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8811732",
        "articleTitle": "Recycled FPGA Detection Using Exhaustive LUT Path Delay Characterization and Voltage Scaling",
        "volume": "27",
        "issue": "12",
        "startPage": "2897",
        "endPage": "2910",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086111636,
                "preferredName": "Md Mahbub Alam",
                "firstName": "Md Mahbub",
                "lastName": "Alam"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark Tehranipoor",
                "firstName": "Mark",
                "lastName": "Tehranipoor"
            },
            {
                "id": 37722751400,
                "preferredName": "Domenic Forte",
                "firstName": "Domenic",
                "lastName": "Forte"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2872021",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8490110",
        "articleTitle": "Multistage Linear Feedback Shift Register Counters With Reduced Decoding Logic in 130-nm CMOS for Large-Scale Array Applications",
        "volume": "27",
        "issue": "1",
        "startPage": "103",
        "endPage": "115",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085532284,
                "preferredName": "Daniel Morrison",
                "firstName": "Daniel",
                "lastName": "Morrison"
            },
            {
                "id": 37086565655,
                "preferredName": "Dennis Delic",
                "firstName": "Dennis",
                "lastName": "Delic"
            },
            {
                "id": 37282424900,
                "preferredName": "Mehmet Rasit Yuce",
                "firstName": "Mehmet Rasit",
                "lastName": "Yuce"
            },
            {
                "id": 37322329100,
                "preferredName": "Jean-Michel Redout\u00e9",
                "firstName": "Jean-Michel",
                "lastName": "Redout\u00e9"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2937365",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8836108",
        "articleTitle": "A Systematic Evaluation of Profiling Through Focused Feature Selection",
        "volume": "27",
        "issue": "12",
        "startPage": "2802",
        "endPage": "2815",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37706928300,
                "preferredName": "Stjepan Picek",
                "firstName": "Stjepan",
                "lastName": "Picek"
            },
            {
                "id": 37887045700,
                "preferredName": "Annelie Heuser",
                "firstName": "Annelie",
                "lastName": "Heuser"
            },
            {
                "id": 37973026600,
                "preferredName": "Alan Jovic",
                "firstName": "Alan",
                "lastName": "Jovic"
            },
            {
                "id": 37272479700,
                "preferredName": "Lejla Batina",
                "firstName": "Lejla",
                "lastName": "Batina"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2904105",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8674772",
        "articleTitle": "DURE: An Energy- and Resource-Efficient TCAM Architecture for FPGAs With Dynamic Updates",
        "volume": "27",
        "issue": "6",
        "startPage": "1298",
        "endPage": "1307",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086366620,
                "preferredName": "Inayat Ullah",
                "firstName": "Inayat",
                "lastName": "Ullah"
            },
            {
                "id": 37320497100,
                "preferredName": "Zahid Ullah",
                "firstName": "Zahid",
                "lastName": "Ullah"
            },
            {
                "id": 37086177608,
                "preferredName": "Umar Afzaal",
                "firstName": "Umar",
                "lastName": "Afzaal"
            },
            {
                "id": 38185799100,
                "preferredName": "Jeong-A Lee",
                "firstName": "Jeong-A",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2879878",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8551286",
        "articleTitle": "Thwarting Security Threats From Malicious FPGA Tools With Novel FPGA-Oriented Moving Target Defense",
        "volume": "27",
        "issue": "3",
        "startPage": "665",
        "endPage": "678",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086027290,
                "preferredName": "Zhiming Zhang",
                "firstName": "Zhiming",
                "lastName": "Zhang"
            },
            {
                "id": 37085453331,
                "preferredName": "Laurent Njilla",
                "firstName": "Laurent",
                "lastName": "Njilla"
            },
            {
                "id": 37704581200,
                "preferredName": "Charles A. Kamhoua",
                "firstName": "Charles A.",
                "lastName": "Kamhoua"
            },
            {
                "id": 37537009000,
                "preferredName": "Qiaoyan Yu",
                "firstName": "Qiaoyan",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2872410",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8488500",
        "articleTitle": "Many-Objective Sizing Optimization of a Class-C/D VCO for Ultralow-Power IoT and Ultralow-Phase-Noise Cellular Applications",
        "volume": "27",
        "issue": "1",
        "startPage": "69",
        "endPage": "82",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37628904600,
                "preferredName": "Ricardo Martins",
                "firstName": "Ricardo",
                "lastName": "Martins"
            },
            {
                "id": 37695294800,
                "preferredName": "Nuno Louren\u00e7o",
                "firstName": "Nuno",
                "lastName": "Louren\u00e7o"
            },
            {
                "id": 37269370800,
                "preferredName": "Nuno Horta",
                "firstName": "Nuno",
                "lastName": "Horta"
            },
            {
                "id": 37085444225,
                "preferredName": "Jun Yin",
                "firstName": "Jun",
                "lastName": "Yin"
            },
            {
                "id": 37270203500,
                "preferredName": "Pui-In Mak",
                "firstName": "Pui-In",
                "lastName": "Mak"
            },
            {
                "id": 37272711500,
                "preferredName": "Rui P. Martins",
                "firstName": "Rui P.",
                "lastName": "Martins"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2904200",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8677263",
        "articleTitle": "Through-Silicon Via-Based Capacitor and Its Application in LDO Regulator Design",
        "volume": "27",
        "issue": "8",
        "startPage": "1947",
        "endPage": "1951",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085543792,
                "preferredName": "Libo Qian",
                "firstName": "Libo",
                "lastName": "Qian"
            },
            {
                "id": 37086424513,
                "preferredName": "Kefang Qian",
                "firstName": "Kefang",
                "lastName": "Qian"
            },
            {
                "id": 37086422942,
                "preferredName": "Xitao He",
                "firstName": "Xitao",
                "lastName": "He"
            },
            {
                "id": 37604039400,
                "preferredName": "Zhufei Chu",
                "firstName": "Zhufei",
                "lastName": "Chu"
            },
            {
                "id": 37086206988,
                "preferredName": "Yidie Ye",
                "firstName": "Yidie",
                "lastName": "Ye"
            },
            {
                "id": 37085617811,
                "preferredName": "Ge Shi",
                "firstName": "Ge",
                "lastName": "Shi"
            },
            {
                "id": 37281298900,
                "preferredName": "Yinshui Xia",
                "firstName": "Yinshui",
                "lastName": "Xia"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2912554",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8709980",
        "articleTitle": "RTHS: A Low-Cost High-Performance Real-Time Hardware Sorter, Using a Multidimensional Sorting Algorithm",
        "volume": "27",
        "issue": "7",
        "startPage": "1601",
        "endPage": "1613",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086594445,
                "preferredName": "Amin Norollah",
                "firstName": "Amin",
                "lastName": "Norollah"
            },
            {
                "id": 37086591999,
                "preferredName": "Danesh Derafshi",
                "firstName": "Danesh",
                "lastName": "Derafshi"
            },
            {
                "id": 37089147709,
                "preferredName": "Hakem Beitollahi",
                "firstName": "Hakem",
                "lastName": "Beitollahi"
            },
            {
                "id": 37294435000,
                "preferredName": "Mahdi Fazeli",
                "firstName": "Mahdi",
                "lastName": "Fazeli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2903980",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8677292",
        "articleTitle": "PR-TCAM: Efficient TCAM Emulation on Xilinx FPGAs Using Partial Reconfiguration",
        "volume": "27",
        "issue": "8",
        "startPage": "1952",
        "endPage": "1956",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37393409900,
                "preferredName": "Pedro Reviriego",
                "firstName": "Pedro",
                "lastName": "Reviriego"
            },
            {
                "id": 37679250000,
                "preferredName": "Anees Ullah",
                "firstName": "Anees",
                "lastName": "Ullah"
            },
            {
                "id": 37273892100,
                "preferredName": "Salvatore Pontarelli",
                "firstName": "Salvatore",
                "lastName": "Pontarelli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2900160",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8662776",
        "articleTitle": "VADER: Voltage-Driven Netlist Pruning for Cross-Layer Approximate Arithmetic Circuits",
        "volume": "27",
        "issue": "6",
        "startPage": "1460",
        "endPage": "1464",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37074666700,
                "preferredName": "Georgios Zervakis",
                "firstName": "Georgios",
                "lastName": "Zervakis"
            },
            {
                "id": 37086145221,
                "preferredName": "Konstantina Koliogeorgi",
                "firstName": "Konstantina",
                "lastName": "Koliogeorgi"
            },
            {
                "id": 37086843069,
                "preferredName": "Dimitrios Anagnostos",
                "firstName": "Dimitrios",
                "lastName": "Anagnostos"
            },
            {
                "id": 37831162700,
                "preferredName": "Nikolaos Zompakis",
                "firstName": "Nikolaos",
                "lastName": "Zompakis"
            },
            {
                "id": 37281943000,
                "preferredName": "Kostas Siozios",
                "firstName": "Kostas",
                "lastName": "Siozios"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2910579",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8709776",
        "articleTitle": "Design Rule Evaluation Framework Using Automatic Cell Layout Generator for Design Technology Co-Optimization",
        "volume": "27",
        "issue": "8",
        "startPage": "1933",
        "endPage": "1946",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086340632,
                "preferredName": "Kyeongrok Jo",
                "firstName": "Kyeongrok",
                "lastName": "Jo"
            },
            {
                "id": 37085424779,
                "preferredName": "Seyong Ahn",
                "firstName": "Seyong",
                "lastName": "Ahn"
            },
            {
                "id": 37086918969,
                "preferredName": "Jungho Do",
                "firstName": "Jungho",
                "lastName": "Do"
            },
            {
                "id": 37065894200,
                "preferredName": "Taejoong Song",
                "firstName": "Taejoong",
                "lastName": "Song"
            },
            {
                "id": 37280613600,
                "preferredName": "Taewhan Kim",
                "firstName": "Taewhan",
                "lastName": "Kim"
            },
            {
                "id": 37290626200,
                "preferredName": "Kyumyung Choi",
                "firstName": "Kyumyung",
                "lastName": "Choi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2931481",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8794766",
        "articleTitle": "A Spintronics Memory PUF for Resilience Against Cloning Counterfeit",
        "volume": "27",
        "issue": "11",
        "startPage": "2511",
        "endPage": "2522",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087060506,
                "preferredName": "Samir Ben Dodo",
                "firstName": "Samir",
                "lastName": "Ben Dodo"
            },
            {
                "id": 37085431012,
                "preferredName": "Rajendra Bishnoi",
                "firstName": "Rajendra",
                "lastName": "Bishnoi"
            },
            {
                "id": 37086392952,
                "preferredName": "Sarath Mohanachandran Nair",
                "firstName": "Sarath",
                "lastName": "Mohanachandran Nair"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2919609",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8747375",
        "articleTitle": "Efficient Modular Adder Designs Based on Thermometer and One-Hot Coding",
        "volume": "27",
        "issue": "9",
        "startPage": "2142",
        "endPage": "2155",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086953789,
                "preferredName": "Fereshteh Jafarzadehpour",
                "firstName": "Fereshteh",
                "lastName": "Jafarzadehpour"
            },
            {
                "id": 37086951071,
                "preferredName": "Amir Sabbagh Molahosseini",
                "firstName": "Amir",
                "lastName": "Sabbagh Molahosseini"
            },
            {
                "id": 37085421285,
                "preferredName": "Azadeh Alsadat Emrani Zarandi",
                "firstName": "Azadeh Alsadat",
                "lastName": "Emrani Zarandi"
            },
            {
                "id": 37265872100,
                "preferredName": "Leonel Sousa",
                "firstName": "Leonel",
                "lastName": "Sousa"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2886027",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8599160",
        "articleTitle": "CC-SPRA: Correlation Coefficients Approach for Signal Probability-Based Reliability Analysis",
        "volume": "27",
        "issue": "4",
        "startPage": "927",
        "endPage": "939",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37396152100,
                "preferredName": "H. Jahanirad",
                "firstName": "H.",
                "lastName": "Jahanirad"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2919644",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8782622",
        "articleTitle": "The Costs of Confidentiality in Virtualized FPGAs",
        "volume": "27",
        "issue": "10",
        "startPage": "2272",
        "endPage": "2283",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085494229,
                "preferredName": "Sadegh Yazdanshenas",
                "firstName": "Sadegh",
                "lastName": "Yazdanshenas"
            },
            {
                "id": 37283817300,
                "preferredName": "Vaughn Betz",
                "firstName": "Vaughn",
                "lastName": "Betz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2892322",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8633387",
        "articleTitle": "Optimum Circuits for Bit-Dimension Permutations",
        "volume": "27",
        "issue": "5",
        "startPage": "1148",
        "endPage": "1160",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37424933800,
                "preferredName": "Mario Garrido",
                "firstName": "Mario",
                "lastName": "Garrido"
            },
            {
                "id": 37272875700,
                "preferredName": "Jes\u00fas Grajal",
                "firstName": "Jes\u00fas",
                "lastName": "Grajal"
            },
            {
                "id": 37270788100,
                "preferredName": "Oscar Gustafsson",
                "firstName": "Oscar",
                "lastName": "Gustafsson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2892786",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8630095",
        "articleTitle": "Novel Nonlinear Function Shift Method for Generating Multiscroll Attractors Using Memristor-Based Control Circuit",
        "volume": "27",
        "issue": "5",
        "startPage": "1174",
        "endPage": "1185",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086173448,
                "preferredName": "Qinghui Hong",
                "firstName": "Qinghui",
                "lastName": "Hong"
            },
            {
                "id": 37071462300,
                "preferredName": "Qiujie Wu",
                "firstName": "Qiujie",
                "lastName": "Wu"
            },
            {
                "id": 38067860000,
                "preferredName": "Xiaoping Wang",
                "firstName": "Xiaoping",
                "lastName": "Wang"
            },
            {
                "id": 37274114100,
                "preferredName": "Zhigang Zeng",
                "firstName": "Zhigang",
                "lastName": "Zeng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2885141",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8588309",
        "articleTitle": "TAONoC: A Regular Passive Optical Network-on-Chip Architecture Based on Comb Switches",
        "volume": "27",
        "issue": "4",
        "startPage": "954",
        "endPage": "963",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37367394800,
                "preferredName": "Yintang Yang",
                "firstName": "Yintang",
                "lastName": "Yang"
            },
            {
                "id": 38525252400,
                "preferredName": "Ke Chen",
                "firstName": "Ke",
                "lastName": "Chen"
            },
            {
                "id": 37398871900,
                "preferredName": "Huaxi Gu",
                "firstName": "Huaxi",
                "lastName": "Gu"
            },
            {
                "id": 37085358737,
                "preferredName": "Bowen Zhang",
                "firstName": "Bowen",
                "lastName": "Zhang"
            },
            {
                "id": 37086146877,
                "preferredName": "Lijing Zhu",
                "firstName": "Lijing",
                "lastName": "Zhu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2879884",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8556009",
        "articleTitle": "An Efficient FPGA Implementation of Orthogonal Matching Pursuit With Square-Root-Free QR Decomposition",
        "volume": "27",
        "issue": "3",
        "startPage": "611",
        "endPage": "623",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086283443,
                "preferredName": "Xiang Ge",
                "firstName": "Xiang",
                "lastName": "Ge"
            },
            {
                "id": 38184260900,
                "preferredName": "Fan Yang",
                "firstName": "Fan",
                "lastName": "Yang"
            },
            {
                "id": 37289613700,
                "preferredName": "Hengliang Zhu",
                "firstName": "Hengliang",
                "lastName": "Zhu"
            },
            {
                "id": 37272246100,
                "preferredName": "Xuan Zeng",
                "firstName": "Xuan",
                "lastName": "Zeng"
            },
            {
                "id": 37277316800,
                "preferredName": "Dian Zhou",
                "firstName": "Dian",
                "lastName": "Zhou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2901449",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8689363",
        "articleTitle": "Probing Assessment Framework and Evaluation of Antiprobing Solutions",
        "volume": "27",
        "issue": "6",
        "startPage": "1239",
        "endPage": "1252",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086156734,
                "preferredName": "Huanyu Wang",
                "firstName": "Huanyu",
                "lastName": "Wang"
            },
            {
                "id": 37085552258,
                "preferredName": "Qihang Shi",
                "firstName": "Qihang",
                "lastName": "Shi"
            },
            {
                "id": 37722751400,
                "preferredName": "Domenic Forte",
                "firstName": "Domenic",
                "lastName": "Forte"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark M. Tehranipoor",
                "firstName": "Mark M.",
                "lastName": "Tehranipoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2896776",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8645825",
        "articleTitle": "Predictive Thermal Management for Energy-Efficient Execution of Concurrent Applications on Heterogeneous Multicores",
        "volume": "27",
        "issue": "6",
        "startPage": "1404",
        "endPage": "1415",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37950146500,
                "preferredName": "Eduardo Weber W\u00e4chter",
                "firstName": "Eduardo Weber",
                "lastName": "W\u00e4chter"
            },
            {
                "id": 37086841715,
                "preferredName": "C\u00e9dric de Bellefroid",
                "firstName": "C\u00e9dric",
                "lastName": "de Bellefroid"
            },
            {
                "id": 37086514410,
                "preferredName": "Karunakar Reddy Basireddy",
                "firstName": "Karunakar Reddy",
                "lastName": "Basireddy"
            },
            {
                "id": 37575964000,
                "preferredName": "Amit Kumar Singh",
                "firstName": "Amit Kumar",
                "lastName": "Singh"
            },
            {
                "id": 37275577600,
                "preferredName": "Bashir M. Al-Hashimi",
                "firstName": "Bashir M.",
                "lastName": "Al-Hashimi"
            },
            {
                "id": 37295893100,
                "preferredName": "Geoff Merrett",
                "firstName": "Geoff",
                "lastName": "Merrett"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2908670",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8695865",
        "articleTitle": "Energy-Harvesting Circuits With a High-Efficiency Rectifier and a Low Temperature Coefficient Bandgap Voltage Reference",
        "volume": "27",
        "issue": "8",
        "startPage": "1760",
        "endPage": "1767",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37293419600,
                "preferredName": "Shuenn-Yuh Lee",
                "firstName": "Shuenn-Yuh",
                "lastName": "Lee"
            },
            {
                "id": 37086917674,
                "preferredName": "Zhan-Xian Liao",
                "firstName": "Zhan-Xian",
                "lastName": "Liao"
            },
            {
                "id": 37086922715,
                "preferredName": "Chih-Hung Lee",
                "firstName": "Chih-Hung",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2867505",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8463513",
        "articleTitle": "A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18- $\\mu$ m CMOS Utilizing Pulse-Shrinking Fine Stage With Built-In Coarse Gain Calibration",
        "volume": "27",
        "issue": "1",
        "startPage": "11",
        "endPage": "19",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086261968,
                "preferredName": "Ryuichi Enomoto",
                "firstName": "Ryuichi",
                "lastName": "Enomoto"
            },
            {
                "id": 38490613600,
                "preferredName": "Tetsuya Iizuka",
                "firstName": "Tetsuya",
                "lastName": "Iizuka"
            },
            {
                "id": 37086124650,
                "preferredName": "Takehisa Koga",
                "firstName": "Takehisa",
                "lastName": "Koga"
            },
            {
                "id": 37268031400,
                "preferredName": "Toru Nakura",
                "firstName": "Toru",
                "lastName": "Nakura"
            },
            {
                "id": 37273906700,
                "preferredName": "Kunihiro Asada",
                "firstName": "Kunihiro",
                "lastName": "Asada"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2927816",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8790991",
        "articleTitle": "An Asynchronous and Low-Power True Random Number Generator Using STT-MTJ",
        "volume": "27",
        "issue": "11",
        "startPage": "2473",
        "endPage": "2484",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086418508,
                "preferredName": "Ben Perach",
                "firstName": "Ben",
                "lastName": "Perach"
            },
            {
                "id": 37601405900,
                "preferredName": "shahar kvatinsky",
                "firstName": "shahar",
                "lastName": "kvatinsky"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2930532",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8852845",
        "articleTitle": "System-Level Counterfeit Detection Using On-Chip Ring Oscillator Array",
        "volume": "27",
        "issue": "12",
        "startPage": "2884",
        "endPage": "2896",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37407482200,
                "preferredName": "Xiaoxiao Wang",
                "firstName": "Xiaoxiao",
                "lastName": "Wang"
            },
            {
                "id": 37086553840,
                "preferredName": "Yueying Han",
                "firstName": "Yueying",
                "lastName": "Han"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark Tehranipoor",
                "firstName": "Mark",
                "lastName": "Tehranipoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2885928",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8599165",
        "articleTitle": "A Generic Power Management Circuit for Energy Harvesters With Shared Components Between the MPPT and Regulator",
        "volume": "27",
        "issue": "3",
        "startPage": "535",
        "endPage": "548",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37604225500,
                "preferredName": "Gaurav Saini",
                "firstName": "Gaurav",
                "lastName": "Saini"
            },
            {
                "id": 38277113600,
                "preferredName": "Maryam Shojaei Baghini",
                "firstName": "Maryam",
                "lastName": "Shojaei Baghini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2892838",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8633402",
        "articleTitle": "Design and Characterization of SEU Hardened Circuits for SRAM-Based FPGA",
        "volume": "27",
        "issue": "6",
        "startPage": "1276",
        "endPage": "1283",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085504541,
                "preferredName": "Tianwen Li",
                "firstName": "Tianwen",
                "lastName": "Li"
            },
            {
                "id": 38239766300,
                "preferredName": "Hongjin Liu",
                "firstName": "Hongjin",
                "lastName": "Liu"
            },
            {
                "id": 37291236200,
                "preferredName": "Haigang Yang",
                "firstName": "Haigang",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2925807",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8765612",
        "articleTitle": "Hardware Trojan Detection Using Changepoint-Based Anomaly Detection Techniques",
        "volume": "27",
        "issue": "12",
        "startPage": "2706",
        "endPage": "2719",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085649829,
                "preferredName": "Rana Elnaggar",
                "firstName": "Rana",
                "lastName": "Elnaggar"
            },
            {
                "id": 37273459000,
                "preferredName": "Krishnendu Chakrabarty",
                "firstName": "Krishnendu",
                "lastName": "Chakrabarty"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2883642",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8576661",
        "articleTitle": "Design and Implementation of an Ultralow-Energy FFT ASIC for Processing ECG in Cardiac Pacemakers",
        "volume": "27",
        "issue": "4",
        "startPage": "983",
        "endPage": "987",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086802871,
                "preferredName": "Safwat Mostafa Noor",
                "firstName": "Safwat Mostafa",
                "lastName": "Noor"
            },
            {
                "id": 37282444400,
                "preferredName": "Eugene John",
                "firstName": "Eugene",
                "lastName": "John"
            },
            {
                "id": 37086803647,
                "preferredName": "Manoj Panday",
                "firstName": "Manoj",
                "lastName": "Panday"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2933722",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8812613",
        "articleTitle": "Low-Complexity Compressed-Sensing-Based Watermark Cryptosystem and Circuits Implementation for Wireless Sensor Networks",
        "volume": "27",
        "issue": "11",
        "startPage": "2485",
        "endPage": "2497",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085838096,
                "preferredName": "Ting-Sheng Chen",
                "firstName": "Ting-Sheng",
                "lastName": "Chen"
            },
            {
                "id": 37086455769,
                "preferredName": "Kai-Ni Hou",
                "firstName": "Kai-Ni",
                "lastName": "Hou"
            },
            {
                "id": 37087061228,
                "preferredName": "Win-Ken Beh",
                "firstName": "Win-Ken",
                "lastName": "Beh"
            },
            {
                "id": 37271932500,
                "preferredName": "An-Yeu Wu",
                "firstName": "An-Yeu",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2876638",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8528515",
        "articleTitle": "A 10-bit Two-Stage R-DAC With Isolating Source Followers for TFT-LCD and AMOLED Column-Driver ICs",
        "volume": "27",
        "issue": "2",
        "startPage": "326",
        "endPage": "336",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280496600,
                "preferredName": "Chih-Wen Lu",
                "firstName": "Chih-Wen",
                "lastName": "Lu"
            },
            {
                "id": 38254853800,
                "preferredName": "Ping-Yeh Yin",
                "firstName": "Ping-Yeh",
                "lastName": "Yin"
            },
            {
                "id": 37086610475,
                "preferredName": "Mu-Yong Lin",
                "firstName": "Mu-Yong",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2878841",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8556027",
        "articleTitle": "Understanding the Impact of Time-Dependent Random Variability on Analog ICs: From Single Transistor Measurements to Circuit Simulations",
        "volume": "27",
        "issue": "3",
        "startPage": "601",
        "endPage": "610",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085662727,
                "preferredName": "Marko Simicic",
                "firstName": "Marko",
                "lastName": "Simicic"
            },
            {
                "id": 38543014200,
                "preferredName": "Pieter Weckx",
                "firstName": "Pieter",
                "lastName": "Weckx"
            },
            {
                "id": 37267353000,
                "preferredName": "Bertrand Parvais",
                "firstName": "Bertrand",
                "lastName": "Parvais"
            },
            {
                "id": 37265954600,
                "preferredName": "Philippe Roussel",
                "firstName": "Philippe",
                "lastName": "Roussel"
            },
            {
                "id": 37268863500,
                "preferredName": "Ben Kaczer",
                "firstName": "Ben",
                "lastName": "Kaczer"
            },
            {
                "id": 37275184800,
                "preferredName": "Georges Gielen",
                "firstName": "Georges",
                "lastName": "Gielen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2919606",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8746722",
        "articleTitle": "Single-Inductor\u2013Multiple-Tier Regulation: TSV-Inductor-Based On-Chip Buck Converters for 3-D IC Power Delivery",
        "volume": "27",
        "issue": "10",
        "startPage": "2305",
        "endPage": "2316",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085376489,
                "preferredName": "Umamaheswara Rao Tida",
                "firstName": "Umamaheswara Rao",
                "lastName": "Tida"
            },
            {
                "id": 37298624500,
                "preferredName": "Cheng Zhuo",
                "firstName": "Cheng",
                "lastName": "Zhuo"
            },
            {
                "id": 37595375200,
                "preferredName": "Yiyu Shi",
                "firstName": "Yiyu",
                "lastName": "Shi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2880322",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8565903",
        "articleTitle": "Logical Effort Framework for CNFET-Based VLSI Circuits for Delay and Area Optimization",
        "volume": "27",
        "issue": "3",
        "startPage": "573",
        "endPage": "586",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38489792700,
                "preferredName": "Muhammad Ali",
                "firstName": "Muhammad",
                "lastName": "Ali"
            },
            {
                "id": 37086693183,
                "preferredName": "Mohammed Abrar Ahmed",
                "firstName": "Mohammed",
                "lastName": "Abrar Ahmed"
            },
            {
                "id": 38271201200,
                "preferredName": "Malgorzata Chrzanowska-Jeske",
                "firstName": "Malgorzata",
                "lastName": "Chrzanowska-Jeske"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2882567",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8573820",
        "articleTitle": "High-Volume Testing and DC Offset Trimming Technique of On-Die Bandgap Voltage Reference for SOCs and Microprocessors",
        "volume": "27",
        "issue": "4",
        "startPage": "821",
        "endPage": "829",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085519153,
                "preferredName": "Takao Oshita",
                "firstName": "Takao",
                "lastName": "Oshita"
            },
            {
                "id": 38202152900,
                "preferredName": "Jonathan Douglas",
                "firstName": "Jonathan",
                "lastName": "Douglas"
            },
            {
                "id": 37086419520,
                "preferredName": "Arun Krishnamoorthy",
                "firstName": "Arun",
                "lastName": "Krishnamoorthy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2905852",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8685779",
        "articleTitle": "Dynamic Adjustment of Storage Class Memory Capacity in Memory-Resource Disaggregated Hybrid Storage With SCM and NAND Flash Memory",
        "volume": "27",
        "issue": "8",
        "startPage": "1799",
        "endPage": "1810",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085453665,
                "preferredName": "Chihiro Matsui",
                "firstName": "Chihiro",
                "lastName": "Matsui"
            },
            {
                "id": 37323717800,
                "preferredName": "Ken Takeuchi",
                "firstName": "Ken",
                "lastName": "Takeuchi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2922219",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8765624",
        "articleTitle": "Model Order Reduction Method for Large-Scale  $RC$  Interconnect and Implementation of Adaptive Digital PI Controller",
        "volume": "27",
        "issue": "10",
        "startPage": "2447",
        "endPage": "2458",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087016007,
                "preferredName": "Kouki Mohamed",
                "firstName": "Kouki",
                "lastName": "Mohamed"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2885407",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8588389",
        "articleTitle": "Mixed-Signal Overclocked I/O Buffers Model Abstraction for Signal Integrity Assessment",
        "volume": "27",
        "issue": "3",
        "startPage": "691",
        "endPage": "699",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37972975700,
                "preferredName": "Wael Dghais",
                "firstName": "Wael",
                "lastName": "Dghais"
            },
            {
                "id": 37086693038,
                "preferredName": "Malek Souilem",
                "firstName": "Malek",
                "lastName": "Souilem"
            },
            {
                "id": 37086376949,
                "preferredName": "Muhammad Alam",
                "firstName": "Muhammad",
                "lastName": "Alam"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2903807",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8681615",
        "articleTitle": "An Intrinsic and Database-Free Authentication by Exploiting Process Variation in Back-End Capacitors",
        "volume": "27",
        "issue": "6",
        "startPage": "1253",
        "endPage": "1261",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086457983,
                "preferredName": "Ahish Shylendra",
                "firstName": "Ahish",
                "lastName": "Shylendra"
            },
            {
                "id": 37274842700,
                "preferredName": "Swarup Bhunia",
                "firstName": "Swarup",
                "lastName": "Bhunia"
            },
            {
                "id": 38242152200,
                "preferredName": "Amit Ranjan Trivedi",
                "firstName": "Amit Ranjan",
                "lastName": "Trivedi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2923704",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8755494",
        "articleTitle": "A Low-Power Low-Cost On-Chip Digital Background Calibration for Pipelined ADCs",
        "volume": "27",
        "issue": "11",
        "startPage": "2568",
        "endPage": "2574",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086310061,
                "preferredName": "Xizhu Peng",
                "firstName": "Xizhu",
                "lastName": "Peng"
            },
            {
                "id": 37087059715,
                "preferredName": "Jinfeng Guo",
                "firstName": "Jinfeng",
                "lastName": "Guo"
            },
            {
                "id": 37086411703,
                "preferredName": "Qingqing Bao",
                "firstName": "Qingqing",
                "lastName": "Bao"
            },
            {
                "id": 37087058637,
                "preferredName": "Zeyu Li",
                "firstName": "Zeyu",
                "lastName": "Li"
            },
            {
                "id": 37085504729,
                "preferredName": "Haoyu Zhuang",
                "firstName": "Haoyu",
                "lastName": "Zhuang"
            },
            {
                "id": 37533615900,
                "preferredName": "He Tang",
                "firstName": "He",
                "lastName": "Tang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2909086",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8703762",
        "articleTitle": "Optimization of Experimental Designs for System- Level Accelerated Life Test in a Memory System Degraded by Time-Dependent Dielectric Breakdown",
        "volume": "27",
        "issue": "7",
        "startPage": "1640",
        "endPage": "1651",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085500936,
                "preferredName": "Dae-Hyun Kim",
                "firstName": "Dae-Hyun",
                "lastName": "Kim"
            },
            {
                "id": 37086840256,
                "preferredName": "Shu-Han Hsu",
                "firstName": "Shu-Han",
                "lastName": "Hsu"
            },
            {
                "id": 37344775200,
                "preferredName": "Linda Milor",
                "firstName": "Linda",
                "lastName": "Milor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2923911",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8759966",
        "articleTitle": "Power Management for Multicore Processors via Heterogeneous Voltage Regulation and Machine Learning Enabled Adaptation",
        "volume": "27",
        "issue": "11",
        "startPage": "2641",
        "endPage": "2654",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085855933,
                "preferredName": "Xin Zhan",
                "firstName": "Xin",
                "lastName": "Zhan"
            },
            {
                "id": 37087062440,
                "preferredName": "Jianhao Chen",
                "firstName": "Jianhao",
                "lastName": "Chen"
            },
            {
                "id": 37269843200,
                "preferredName": "Edgar S\u00e1nchez-Sinencio",
                "firstName": "Edgar",
                "lastName": "S\u00e1nchez-Sinencio"
            },
            {
                "id": 37276871700,
                "preferredName": "Peng Li",
                "firstName": "Peng",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2919907",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8746549",
        "articleTitle": "mwJFS: A Multiwrite-Mode Journaling File System for MLC NVRAM Storages",
        "volume": "27",
        "issue": "9",
        "startPage": "2060",
        "endPage": "2073",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085595584,
                "preferredName": "Shuo-Han Chen",
                "firstName": "Shuo-Han",
                "lastName": "Chen"
            },
            {
                "id": 37537830500,
                "preferredName": "Yuan-Hao Chang",
                "firstName": "Yuan-Hao",
                "lastName": "Chang"
            },
            {
                "id": 37085405493,
                "preferredName": "Yu-Ming Chang",
                "firstName": "Yu-Ming",
                "lastName": "Chang"
            },
            {
                "id": 37282746600,
                "preferredName": "Wei-Kuan Shih",
                "firstName": "Wei-Kuan",
                "lastName": "Shih"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2905686",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8685778",
        "articleTitle": "Exploring the 3-D Integrability of Perpendicular Nanomagnet Logic Technology",
        "volume": "27",
        "issue": "7",
        "startPage": "1711",
        "endPage": "1719",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38489902200,
                "preferredName": "Fabrizio Riente",
                "firstName": "Fabrizio",
                "lastName": "Riente"
            },
            {
                "id": 37086868686,
                "preferredName": "Daniel Melis",
                "firstName": "Daniel",
                "lastName": "Melis"
            },
            {
                "id": 37706292200,
                "preferredName": "Marco Vacca",
                "firstName": "Marco",
                "lastName": "Vacca"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2895624",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8645804",
        "articleTitle": "A Wideband Blocker-Tolerant Receiver With Frequency-Translational Resistive Feedback",
        "volume": "27",
        "issue": "5",
        "startPage": "993",
        "endPage": "1006",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085821536,
                "preferredName": "Manas Kumar Lenka",
                "firstName": "Manas Kumar",
                "lastName": "Lenka"
            },
            {
                "id": 37282441500,
                "preferredName": "Gaurab Banerjee",
                "firstName": "Gaurab",
                "lastName": "Banerjee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2935790",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8832189",
        "articleTitle": "A Low-Power Sensitive Integrated Sensor System for Thermal Flow Monitoring",
        "volume": "27",
        "issue": "12",
        "startPage": "2949",
        "endPage": "2953",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086599930,
                "preferredName": "Ruikuan Lu",
                "firstName": "Ruikuan",
                "lastName": "Lu"
            },
            {
                "id": 37086950662,
                "preferredName": "A. K. M. Arifuzzman",
                "firstName": "A. K. M.",
                "lastName": "Arifuzzman"
            },
            {
                "id": 37087101188,
                "preferredName": "Md Kamal Hossain",
                "firstName": "Md Kamal",
                "lastName": "Hossain"
            },
            {
                "id": 37086606942,
                "preferredName": "Steven Gardner",
                "firstName": "Steven",
                "lastName": "Gardner"
            },
            {
                "id": 37294990700,
                "preferredName": "Sazia A. Eliza",
                "firstName": "Sazia A.",
                "lastName": "Eliza"
            },
            {
                "id": 37086607672,
                "preferredName": "J. Iwan D. Alexander",
                "firstName": "J. Iwan D.",
                "lastName": "Alexander"
            },
            {
                "id": 37299387500,
                "preferredName": "Yehia Massoud",
                "firstName": "Yehia",
                "lastName": "Massoud"
            },
            {
                "id": 37374960600,
                "preferredName": "Mohammad R. Haider",
                "firstName": "Mohammad R.",
                "lastName": "Haider"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2870913",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8488550",
        "articleTitle": "Contiguity Representation in Page Table for Memory Management Units",
        "volume": "27",
        "issue": "1",
        "startPage": "147",
        "endPage": "158",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087009945,
                "preferredName": "Jae Young Hur",
                "firstName": "Jae Young",
                "lastName": "Hur"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2867289",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8475023",
        "articleTitle": "QDI Constant-Time Counters",
        "volume": "27",
        "issue": "1",
        "startPage": "83",
        "endPage": "91",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086564308,
                "preferredName": "Ned Bingham",
                "firstName": "Ned",
                "lastName": "Bingham"
            },
            {
                "id": 37275630900,
                "preferredName": "Rajit Manohar",
                "firstName": "Rajit",
                "lastName": "Manohar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2908956",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8695840",
        "articleTitle": "Design of a 5.3-GHz 31.3-dBm Fully Integrated CMOS Power Amplifier Using Folded Splitting and Combining Architecture",
        "volume": "27",
        "issue": "7",
        "startPage": "1527",
        "endPage": "1536",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276847800,
                "preferredName": "Jeng-Han Tsai",
                "firstName": "Jeng-Han",
                "lastName": "Tsai"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2915254",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8732392",
        "articleTitle": "Incremental Timing-Driven Placement With Approximated Signoff Wire Delay and Regression-Based Cell Delay",
        "volume": "27",
        "issue": "10",
        "startPage": "2434",
        "endPage": "2446",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087013660,
                "preferredName": "Tai-Cheng Lee",
                "firstName": "Tai-Cheng",
                "lastName": "Lee"
            },
            {
                "id": 37292398500,
                "preferredName": "Yih-Lang Li",
                "firstName": "Yih-Lang",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2876917",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8527681",
        "articleTitle": "A Simulation-Based Metric to Guide Glitch Power Reduction in Digital Circuits",
        "volume": "27",
        "issue": "2",
        "startPage": "376",
        "endPage": "386",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086607804,
                "preferredName": "Shivani Bathla",
                "firstName": "Shivani",
                "lastName": "Bathla"
            },
            {
                "id": 37281259800,
                "preferredName": "Rahul M. Rao",
                "firstName": "Rahul M.",
                "lastName": "Rao"
            },
            {
                "id": 37657865600,
                "preferredName": "Nitin Chandrachoodan",
                "firstName": "Nitin",
                "lastName": "Chandrachoodan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2878067",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8533398",
        "articleTitle": "Test Compaction by Test Removal Under Transparent Scan",
        "volume": "27",
        "issue": "2",
        "startPage": "496",
        "endPage": "500",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2912081",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8704315",
        "articleTitle": "Variation-Tolerant WL Driving Scheme for High-Capacity NAND Flash Memory",
        "volume": "27",
        "issue": "8",
        "startPage": "1828",
        "endPage": "1839",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085571349,
                "preferredName": "Junyoung Ko",
                "firstName": "Junyoung",
                "lastName": "Ko"
            },
            {
                "id": 38067140300,
                "preferredName": "Younghwi Yang",
                "firstName": "Younghwi",
                "lastName": "Yang"
            },
            {
                "id": 37600795900,
                "preferredName": "Jisu Kim",
                "firstName": "Jisu",
                "lastName": "Kim"
            },
            {
                "id": 37066054700,
                "preferredName": "Cheonan Lee",
                "firstName": "Cheonan",
                "lastName": "Lee"
            },
            {
                "id": 37085561810,
                "preferredName": "Young-Sun Min",
                "firstName": "Young-Sun",
                "lastName": "Min"
            },
            {
                "id": 38236602100,
                "preferredName": "Jinyoung Chun",
                "firstName": "Jinyoung",
                "lastName": "Chun"
            },
            {
                "id": 37278677400,
                "preferredName": "Moo-Sung Kim",
                "firstName": "Moo-Sung",
                "lastName": "Kim"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2909488",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8695860",
        "articleTitle": "Power Reduction and BTI Mitigation of Data-Cache Memory Based on the Storage Management of Narrow-Width Values",
        "volume": "27",
        "issue": "7",
        "startPage": "1675",
        "endPage": "1684",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085425316,
                "preferredName": "Nezam Rohbani",
                "firstName": "Nezam",
                "lastName": "Rohbani"
            },
            {
                "id": 37086417073,
                "preferredName": "Hiroaki Gau",
                "firstName": "Hiroaki",
                "lastName": "Gau"
            },
            {
                "id": 37086170226,
                "preferredName": "Sara Mohammadinejad",
                "firstName": "Sara",
                "lastName": "Mohammadinejad"
            },
            {
                "id": 37643593700,
                "preferredName": "Tapas Kumar Maiti",
                "firstName": "Tapas Kumar",
                "lastName": "Maiti"
            },
            {
                "id": 38337918800,
                "preferredName": "Dondee Navarro",
                "firstName": "Dondee",
                "lastName": "Navarro"
            },
            {
                "id": 38274669000,
                "preferredName": "Mitiko Miura-Mattausch",
                "firstName": "Mitiko",
                "lastName": "Miura-Mattausch"
            },
            {
                "id": 37269154600,
                "preferredName": "Hans J\u00fcrgen Mattausch",
                "firstName": "Hans J\u00fcrgen",
                "lastName": "Mattausch"
            },
            {
                "id": 37086420619,
                "preferredName": "Hirotaka Takatsuka",
                "firstName": "Hirotaka",
                "lastName": "Takatsuka"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2911006",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8713921",
        "articleTitle": "Flip-Chip Routing With I/O Planning Considering Practical Pad Assignment Constraints",
        "volume": "27",
        "issue": "8",
        "startPage": "1921",
        "endPage": "1932",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086340596,
                "preferredName": "Tao-Chun Yu",
                "firstName": "Tao-Chun",
                "lastName": "Yu"
            },
            {
                "id": 37085993322,
                "preferredName": "An-Jie Shih",
                "firstName": "An-Jie",
                "lastName": "Shih"
            },
            {
                "id": 37085517274,
                "preferredName": "Shao-Yun Fang",
                "firstName": "Shao-Yun",
                "lastName": "Fang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2896142",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8661769",
        "articleTitle": "A 0.1-pJ/b and ACF <0.04 Multiple-Valued PUF for Chip Identification Using Bit-Line Sharing Strategy in 65-nm CMOS",
        "volume": "27",
        "issue": "5",
        "startPage": "1043",
        "endPage": "1052",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37676510900,
                "preferredName": "Yuejun Zhang",
                "firstName": "Yuejun",
                "lastName": "Zhang"
            },
            {
                "id": 37086541291,
                "preferredName": "Zhao Pan",
                "firstName": "Zhao",
                "lastName": "Pan"
            },
            {
                "id": 37280434600,
                "preferredName": "Pengjun Wang",
                "firstName": "Pengjun",
                "lastName": "Wang"
            },
            {
                "id": 37086174174,
                "preferredName": "Dailu Ding",
                "firstName": "Dailu",
                "lastName": "Ding"
            },
            {
                "id": 37537009000,
                "preferredName": "Qiaoyan Yu",
                "firstName": "Qiaoyan",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2911393",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8710005",
        "articleTitle": "A Domain-Specific Processor Microarchitecture for Energy-Efficient, Dynamic IoT Communication",
        "volume": "27",
        "issue": "9",
        "startPage": "2074",
        "endPage": "2087",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085384056,
                "preferredName": "Shahzad Muzaffar",
                "firstName": "Shahzad",
                "lastName": "Muzaffar"
            },
            {
                "id": 38179846000,
                "preferredName": "Ibrahim M. Elfadel",
                "firstName": "Ibrahim M.",
                "lastName": "Elfadel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2925937",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8782148",
        "articleTitle": "R-Accelerator: An RRAM-Based CGRA Accelerator With Logic Contraction",
        "volume": "27",
        "issue": "11",
        "startPage": "2655",
        "endPage": "2667",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086464862,
                "preferredName": "Zhengyu Chen",
                "firstName": "Zhengyu",
                "lastName": "Chen"
            },
            {
                "id": 37279561700,
                "preferredName": "Hai Zhou",
                "firstName": "Hai",
                "lastName": "Zhou"
            },
            {
                "id": 37085592395,
                "preferredName": "Jie Gu",
                "firstName": "Jie",
                "lastName": "Gu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2922471",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8764609",
        "articleTitle": "Write Variation Aware Buffer Assignment for Improved Lifetime of Non-Volatile Buffers in On-Chip Interconnects",
        "volume": "27",
        "issue": "9",
        "startPage": "2191",
        "endPage": "2204",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086828409,
                "preferredName": "Khushboo Rani",
                "firstName": "Khushboo",
                "lastName": "Rani"
            },
            {
                "id": 37266891700,
                "preferredName": "Hemangee K. Kapoor",
                "firstName": "Hemangee K.",
                "lastName": "Kapoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2897508",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8653500",
        "articleTitle": "LordCore: Energy-Efficient OpenCL-Programmable Software-Defined Radio Coprocessor",
        "volume": "27",
        "issue": "5",
        "startPage": "1029",
        "endPage": "1042",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37659355100,
                "preferredName": "Heikki Kultala",
                "firstName": "Heikki",
                "lastName": "Kultala"
            },
            {
                "id": 37591612300,
                "preferredName": "Timo Viitanen",
                "firstName": "Timo",
                "lastName": "Viitanen"
            },
            {
                "id": 37682073000,
                "preferredName": "Heikki Berg",
                "firstName": "Heikki",
                "lastName": "Berg"
            },
            {
                "id": 37298508200,
                "preferredName": "Pekka J\u00e4\u00e4skel\u00e4inen",
                "firstName": "Pekka",
                "lastName": "J\u00e4\u00e4skel\u00e4inen"
            },
            {
                "id": 37085655749,
                "preferredName": "Joonas Multanen",
                "firstName": "Joonas",
                "lastName": "Multanen"
            },
            {
                "id": 37089241574,
                "preferredName": "Mikko Kokkonen",
                "firstName": "Mikko",
                "lastName": "Kokkonen"
            },
            {
                "id": 37085638863,
                "preferredName": "Kalle Raiskila",
                "firstName": "Kalle",
                "lastName": "Raiskila"
            },
            {
                "id": 37946406500,
                "preferredName": "Tommi Zetterman",
                "firstName": "Tommi",
                "lastName": "Zetterman"
            },
            {
                "id": 37275700700,
                "preferredName": "Jarmo Takala",
                "firstName": "Jarmo",
                "lastName": "Takala"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2934465",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8831404",
        "articleTitle": "Reversible Circuits: IC/IP Piracy Attacks and Countermeasures",
        "volume": "27",
        "issue": "11",
        "startPage": "2523",
        "endPage": "2535",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38238467600,
                "preferredName": "Samah Mohamed Saeed",
                "firstName": "Samah Mohamed",
                "lastName": "Saeed"
            },
            {
                "id": 37085995770,
                "preferredName": "Alwin Zulehner",
                "firstName": "Alwin",
                "lastName": "Zulehner"
            },
            {
                "id": 37308070900,
                "preferredName": "Robert Wille",
                "firstName": "Robert",
                "lastName": "Wille"
            },
            {
                "id": 37276502700,
                "preferredName": "Rolf Drechsler",
                "firstName": "Rolf",
                "lastName": "Drechsler"
            },
            {
                "id": 37269471300,
                "preferredName": "Ramesh Karri",
                "firstName": "Ramesh",
                "lastName": "Karri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2885335",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8588378",
        "articleTitle": "Operation-Dependent Frequency Scaling Using Desynchronization",
        "volume": "27",
        "issue": "4",
        "startPage": "799",
        "endPage": "809",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086802385,
                "preferredName": "Nitish Srivastava",
                "firstName": "Nitish",
                "lastName": "Srivastava"
            },
            {
                "id": 37275630900,
                "preferredName": "Rajit Manohar",
                "firstName": "Rajit",
                "lastName": "Manohar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2901824",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8667673",
        "articleTitle": "Saturation-Volume Estimation for Multisegment Copper Interconnect Wires",
        "volume": "27",
        "issue": "7",
        "startPage": "1666",
        "endPage": "1674",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085835987,
                "preferredName": "Zeyu Sun",
                "firstName": "Zeyu",
                "lastName": "Sun"
            },
            {
                "id": 37085890081,
                "preferredName": "Sheriff Sadiqbatcha",
                "firstName": "Sheriff",
                "lastName": "Sadiqbatcha"
            },
            {
                "id": 37085730608,
                "preferredName": "Hengyang Zhao",
                "firstName": "Hengyang",
                "lastName": "Zhao"
            },
            {
                "id": 37279974400,
                "preferredName": "Sheldon X.-D. Tan",
                "firstName": "Sheldon X.-D.",
                "lastName": "Tan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2936573",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8839748",
        "articleTitle": "Design for Test and Hardware Security Utilizing Retention Loss of Memristors",
        "volume": "27",
        "issue": "11",
        "startPage": "2536",
        "endPage": "2547",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085860871,
                "preferredName": "Yanping Gong",
                "firstName": "Yanping",
                "lastName": "Gong"
            },
            {
                "id": 37085857870,
                "preferredName": "Fengyu Qian",
                "firstName": "Fengyu",
                "lastName": "Qian"
            },
            {
                "id": 37293100600,
                "preferredName": "Lei Wang",
                "firstName": "Lei",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2918441",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8737873",
        "articleTitle": "Self-Timed Adaptive Digit-Serial Addition",
        "volume": "27",
        "issue": "9",
        "startPage": "2131",
        "endPage": "2141",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086564308,
                "preferredName": "Ned Bingham",
                "firstName": "Ned",
                "lastName": "Bingham"
            },
            {
                "id": 37275630900,
                "preferredName": "Rajit Manohar",
                "firstName": "Rajit",
                "lastName": "Manohar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2900836",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8667340",
        "articleTitle": "Test Scores for Improving the Accuracy of Logic Diagnosis for Multiple Defects",
        "volume": "27",
        "issue": "7",
        "startPage": "1720",
        "endPage": "1724",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2871868",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8482345",
        "articleTitle": "An Analog LO Harmonic Suppression Technique for SDR Receivers",
        "volume": "27",
        "issue": "1",
        "startPage": "182",
        "endPage": "192",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37991152700,
                "preferredName": "Amir Bazrafshan",
                "firstName": "Amir",
                "lastName": "Bazrafshan"
            },
            {
                "id": 38273990000,
                "preferredName": "Mohammad Taherzadeh-Sani",
                "firstName": "Mohammad",
                "lastName": "Taherzadeh-Sani"
            },
            {
                "id": 37399950800,
                "preferredName": "Frederic Nabki",
                "firstName": "Frederic",
                "lastName": "Nabki"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2902503",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8671486",
        "articleTitle": "Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links",
        "volume": "27",
        "issue": "7",
        "startPage": "1548",
        "endPage": "1560",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072354400,
                "preferredName": "Christopher Williams",
                "firstName": "Christopher",
                "lastName": "Williams"
            },
            {
                "id": 37086868993,
                "preferredName": "Diaaeldin Abdelrahman",
                "firstName": "Diaaeldin",
                "lastName": "Abdelrahman"
            },
            {
                "id": 37086057816,
                "preferredName": "Xiangdong Jia",
                "firstName": "Xiangdong",
                "lastName": "Jia"
            },
            {
                "id": 37086874464,
                "preferredName": "Abdullah Ibn Abbas",
                "firstName": "Abdullah Ibn",
                "lastName": "Abbas"
            },
            {
                "id": 38274217600,
                "preferredName": "Odile Liboiron-Ladouceur",
                "firstName": "Odile",
                "lastName": "Liboiron-Ladouceur"
            },
            {
                "id": 37549097100,
                "preferredName": "Glenn E. R. Cowan",
                "firstName": "Glenn E. R.",
                "lastName": "Cowan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2878664",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8536898",
        "articleTitle": "Custard: ASIC Workload-Aware Reliable Design for Multicore IoT Processors",
        "volume": "27",
        "issue": "3",
        "startPage": "700",
        "endPage": "710",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37321699700,
                "preferredName": "Scott Lerner",
                "firstName": "Scott",
                "lastName": "Lerner"
            },
            {
                "id": 37086088337,
                "preferredName": "Isikcan Yilmaz",
                "firstName": "Isikcan",
                "lastName": "Yilmaz"
            },
            {
                "id": 37265611900,
                "preferredName": "Baris Taskin",
                "firstName": "Baris",
                "lastName": "Taskin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2876693",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8527666",
        "articleTitle": "A Secure Integrity Checking System for Nanoelectronic Resistive RAM",
        "volume": "27",
        "issue": "2",
        "startPage": "416",
        "endPage": "429",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085867856,
                "preferredName": "Md Badruddoja Majumder",
                "firstName": "Md Badruddoja",
                "lastName": "Majumder"
            },
            {
                "id": 37086294647,
                "preferredName": "Md Sakib Hasan",
                "firstName": "Md Sakib",
                "lastName": "Hasan"
            },
            {
                "id": 37085868592,
                "preferredName": "Mesbah Uddin",
                "firstName": "Mesbah",
                "lastName": "Uddin"
            },
            {
                "id": 37272318800,
                "preferredName": "Garett S. Rose",
                "firstName": "Garett S.",
                "lastName": "Rose"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2874572",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8510827",
        "articleTitle": "Slew Merging Region Propagation for Bounded Slew and Skew Clock Tree Synthesis",
        "volume": "27",
        "issue": "1",
        "startPage": "1",
        "endPage": "10",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37321699700,
                "preferredName": "Scott Lerner",
                "firstName": "Scott",
                "lastName": "Lerner"
            },
            {
                "id": 37265611900,
                "preferredName": "Baris Taskin",
                "firstName": "Baris",
                "lastName": "Taskin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2880477",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8561194",
        "articleTitle": "A 2.4-GHz Frequency-Drift-Compensated Phase-Locked Loop With 2.43 ppm/\u00b0C Temperature Coefficient",
        "volume": "27",
        "issue": "3",
        "startPage": "501",
        "endPage": "510",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085358616,
                "preferredName": "Cheng-En Hsieh",
                "firstName": "Cheng-En",
                "lastName": "Hsieh"
            },
            {
                "id": 37280143000,
                "preferredName": "Shen-Iuan Liu",
                "firstName": "Shen-Iuan",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2932759",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8802298",
        "articleTitle": "A Reliability-Oriented Startup Analysis of Injection-Locked Frequency Divider Based on Broken Symmetry Theory",
        "volume": "27",
        "issue": "12",
        "startPage": "2954",
        "endPage": "2958",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086473589,
                "preferredName": "Yun Fang",
                "firstName": "Yun",
                "lastName": "Fang"
            },
            {
                "id": 37086292260,
                "preferredName": "Zhong Tang",
                "firstName": "Zhong",
                "lastName": "Tang"
            },
            {
                "id": 37280833000,
                "preferredName": "Xiao-Peng Yu",
                "firstName": "Xiao-Peng",
                "lastName": "Yu"
            },
            {
                "id": 37291364600,
                "preferredName": "Zheng Shi",
                "firstName": "Zheng",
                "lastName": "Shi"
            },
            {
                "id": 37277042100,
                "preferredName": "Kiat-Seng Yeo",
                "firstName": "Kiat-Seng",
                "lastName": "Yeo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2877107",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8536917",
        "articleTitle": "Power Scheduling With Active  $RC$  Power Grids",
        "volume": "27",
        "issue": "2",
        "startPage": "444",
        "endPage": "457",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085499189,
                "preferredName": "Zahi Moudallal",
                "firstName": "Zahi",
                "lastName": "Moudallal"
            },
            {
                "id": 37276317600,
                "preferredName": "Farid N. Najm",
                "firstName": "Farid N.",
                "lastName": "Najm"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2906678",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8684254",
        "articleTitle": "Efficient Decompression of Binary Encoded Balanced Ternary Sequences",
        "volume": "27",
        "issue": "8",
        "startPage": "1962",
        "endPage": "1966",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38491299800,
                "preferredName": "Olivier Muller",
                "firstName": "Olivier",
                "lastName": "Muller"
            },
            {
                "id": 37076771800,
                "preferredName": "Adrien Prost-Boucle",
                "firstName": "Adrien",
                "lastName": "Prost-Boucle"
            },
            {
                "id": 37085445027,
                "preferredName": "Alban Bourge",
                "firstName": "Alban",
                "lastName": "Bourge"
            },
            {
                "id": 37330684800,
                "preferredName": "Fr\u00e9d\u00e9ric P\u00e9trot",
                "firstName": "Fr\u00e9d\u00e9ric",
                "lastName": "P\u00e9trot"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2888593",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8605526",
        "articleTitle": "Analysis and Optimization of Multisection Capacitive DACs for Mixed-Signal Processing",
        "volume": "27",
        "issue": "3",
        "startPage": "679",
        "endPage": "690",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086095552,
                "preferredName": "Shinwoong Park",
                "firstName": "Shinwoong",
                "lastName": "Park"
            },
            {
                "id": 37269029600,
                "preferredName": "Sanjay Raman",
                "firstName": "Sanjay",
                "lastName": "Raman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2906820",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8689360",
        "articleTitle": "Exploiting Hardware Unobservability for Low-Power Design and Safety Analysis in Formal Verification-Driven Design Flows",
        "volume": "27",
        "issue": "6",
        "startPage": "1262",
        "endPage": "1275",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086015537,
                "preferredName": "Shrinidhi Udupi",
                "firstName": "Shrinidhi",
                "lastName": "Udupi"
            },
            {
                "id": 38072434100,
                "preferredName": "Joakim Urdahl",
                "firstName": "Joakim",
                "lastName": "Urdahl"
            },
            {
                "id": 37274533500,
                "preferredName": "Dominik Stoffel",
                "firstName": "Dominik",
                "lastName": "Stoffel"
            },
            {
                "id": 37274539900,
                "preferredName": "Wolfgang Kunz",
                "firstName": "Wolfgang",
                "lastName": "Kunz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2909671",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8701492",
        "articleTitle": "Analysis of Bitwise and Samplewise Switched Passive Charge Sharing SAR ADCs",
        "volume": "27",
        "issue": "9",
        "startPage": "1977",
        "endPage": "1989",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37270858100,
                "preferredName": "C.-J. Richard Shi",
                "firstName": "C.-J. Richard",
                "lastName": "Shi"
            },
            {
                "id": 37085425155,
                "preferredName": "Aili Wang",
                "firstName": "Aili",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2907096",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8692641",
        "articleTitle": "Powerline Communication for Enhanced Connectivity in Neuromorphic Systems",
        "volume": "27",
        "issue": "8",
        "startPage": "1897",
        "endPage": "1906",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085372839,
                "preferredName": "Aayush Ankit",
                "firstName": "Aayush",
                "lastName": "Ankit"
            },
            {
                "id": 37085812048,
                "preferredName": "Minsuk Koo",
                "firstName": "Minsuk",
                "lastName": "Koo"
            },
            {
                "id": 37322064300,
                "preferredName": "Shreyas Sen",
                "firstName": "Shreyas",
                "lastName": "Sen"
            },
            {
                "id": 37274519700,
                "preferredName": "Kaushik Roy",
                "firstName": "Kaushik",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2925421",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8789671",
        "articleTitle": "Power Efficiency of S-Boxes: From a Machine-Learning-Based Tool to a Deterministic Model",
        "volume": "27",
        "issue": "12",
        "startPage": "2829",
        "endPage": "2841",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086371745,
                "preferredName": "Rajat Sadhukhan",
                "firstName": "Rajat",
                "lastName": "Sadhukhan"
            },
            {
                "id": 37085823910,
                "preferredName": "Nilanjan Datta",
                "firstName": "Nilanjan",
                "lastName": "Datta"
            },
            {
                "id": 37411288700,
                "preferredName": "Debdeep Mukhopadhyay",
                "firstName": "Debdeep",
                "lastName": "Mukhopadhyay"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2924721",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8760565",
        "articleTitle": "A CMOS Majority Logic Gate and its Application to One-Step ML Decodable Codes",
        "volume": "27",
        "issue": "11",
        "startPage": "2620",
        "endPage": "2628",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085439915,
                "preferredName": "Jing Guo",
                "firstName": "Jing",
                "lastName": "Guo"
            },
            {
                "id": 37085444285,
                "preferredName": "Shanshan Liu",
                "firstName": "Shanshan",
                "lastName": "Liu"
            },
            {
                "id": 37535030600,
                "preferredName": "Lei Zhu",
                "firstName": "Lei",
                "lastName": "Zhu"
            },
            {
                "id": 37279999000,
                "preferredName": "Fabrizio Lombardi",
                "firstName": "Fabrizio",
                "lastName": "Lombardi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2867079",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8467368",
        "articleTitle": "A 2-D Predistortion Based on Profile Inversion for Fully Digital Cartesian Transmitter",
        "volume": "27",
        "issue": "1",
        "startPage": "47",
        "endPage": "56",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085651423,
                "preferredName": "Pan Xue",
                "firstName": "Pan",
                "lastName": "Xue"
            },
            {
                "id": 37085653157,
                "preferredName": "Yilei Shen",
                "firstName": "Yilei",
                "lastName": "Shen"
            },
            {
                "id": 37086056246,
                "preferredName": "Dan Fang",
                "firstName": "Dan",
                "lastName": "Fang"
            },
            {
                "id": 37086288283,
                "preferredName": "Chenyang Wang",
                "firstName": "Chenyang",
                "lastName": "Wang"
            },
            {
                "id": 37089922061,
                "preferredName": "Haijun Shao",
                "firstName": "Haijun",
                "lastName": "Shao"
            },
            {
                "id": 37606024200,
                "preferredName": "Ting Yi",
                "firstName": "Ting",
                "lastName": "Yi"
            },
            {
                "id": 37288001700,
                "preferredName": "Xiaoyang Zeng",
                "firstName": "Xiaoyang",
                "lastName": "Zeng"
            },
            {
                "id": 37276342300,
                "preferredName": "Zhiliang Hong",
                "firstName": "Zhiliang",
                "lastName": "Hong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2910825",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8709751",
        "articleTitle": "A Physics-Based Variability-Aware Methodology to Estimate Critical Charge for Near-Threshold Voltage Latches",
        "volume": "27",
        "issue": "9",
        "startPage": "2170",
        "endPage": "2179",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37949096300,
                "preferredName": "Chaudhry Indra Kumar",
                "firstName": "Chaudhry Indra",
                "lastName": "Kumar"
            },
            {
                "id": 37086952039,
                "preferredName": "Ishant Bhatia",
                "firstName": "Ishant",
                "lastName": "Bhatia"
            },
            {
                "id": 37085533556,
                "preferredName": "Arvind Kumar Sharma",
                "firstName": "Arvind Kumar",
                "lastName": "Sharma"
            },
            {
                "id": 37086951183,
                "preferredName": "Deep Sehgal",
                "firstName": "Deep",
                "lastName": "Sehgal"
            },
            {
                "id": 37072892600,
                "preferredName": "H. S. Jatana",
                "firstName": "H. S.",
                "lastName": "Jatana"
            },
            {
                "id": 37949538500,
                "preferredName": "Anand Bulusu",
                "firstName": "Anand",
                "lastName": "Bulusu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2906471",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8706702",
        "articleTitle": "Providing Integrity in Real-Time Networks-on-Chip",
        "volume": "27",
        "issue": "8",
        "startPage": "1907",
        "endPage": "1920",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38232896700,
                "preferredName": "Eberle A. Rambo",
                "firstName": "Eberle A.",
                "lastName": "Rambo"
            },
            {
                "id": 37086919014,
                "preferredName": "Yunsheng Shang",
                "firstName": "Yunsheng",
                "lastName": "Shang"
            },
            {
                "id": 37297213900,
                "preferredName": "Rolf Ernst",
                "firstName": "Rolf",
                "lastName": "Ernst"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2912141",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8718532",
        "articleTitle": "Autotuning of Integrated Inductive Voltage Regulator Using On-Chip Delay Sensor to Tolerate Process and Passive Variations",
        "volume": "27",
        "issue": "8",
        "startPage": "1768",
        "endPage": "1778",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086372551,
                "preferredName": "Venkata Chaitanya Krishna Chekuri",
                "firstName": "Venkata Chaitanya Krishna",
                "lastName": "Chekuri"
            },
            {
                "id": 38667724400,
                "preferredName": "Monodeep Kar",
                "firstName": "Monodeep",
                "lastName": "Kar"
            },
            {
                "id": 37085663901,
                "preferredName": "Arvind Singh",
                "firstName": "Arvind",
                "lastName": "Singh"
            },
            {
                "id": 37278557500,
                "preferredName": "Saibal Mukhopadhyay",
                "firstName": "Saibal",
                "lastName": "Mukhopadhyay"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2920755",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8789481",
        "articleTitle": "An Error Location and Correction Method for Memory Based on Data Similarity Analysis",
        "volume": "27",
        "issue": "10",
        "startPage": "2354",
        "endPage": "2364",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085468259,
                "preferredName": "Cuiping Shao",
                "firstName": "Cuiping",
                "lastName": "Shao"
            },
            {
                "id": 37657277200,
                "preferredName": "Huiyun Li",
                "firstName": "Huiyun",
                "lastName": "Li"
            },
            {
                "id": 37086690996,
                "preferredName": "Jiayan Fang",
                "firstName": "Jiayan",
                "lastName": "Fang"
            },
            {
                "id": 37087016561,
                "preferredName": "Qihua Deng",
                "firstName": "Qihua",
                "lastName": "Deng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2908757",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8692648",
        "articleTitle": "A Low-Pass Filter Bandwidth Adaptation Technique for Phase Interpolators",
        "volume": "27",
        "issue": "8",
        "startPage": "1790",
        "endPage": "1798",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37878548400,
                "preferredName": "Archit Joshi",
                "firstName": "Archit",
                "lastName": "Joshi"
            },
            {
                "id": 37394227700,
                "preferredName": "Mukul Sarkar",
                "firstName": "Mukul",
                "lastName": "Sarkar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2882238",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8595441",
        "articleTitle": "Harmonic-Summing Module of SKA on FPGA\u2014Optimizing the Irregular Memory Accesses",
        "volume": "27",
        "issue": "3",
        "startPage": "624",
        "endPage": "636",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085613599,
                "preferredName": "Haomiao Wang",
                "firstName": "Haomiao",
                "lastName": "Wang"
            },
            {
                "id": 37086064161,
                "preferredName": "Prabu Thiagaraj",
                "firstName": "Prabu",
                "lastName": "Thiagaraj"
            },
            {
                "id": 37281741300,
                "preferredName": "Oliver Sinnen",
                "firstName": "Oliver",
                "lastName": "Sinnen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2922621",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8755305",
        "articleTitle": "Unaligned Burst-Aware Memory Subsystem",
        "volume": "27",
        "issue": "10",
        "startPage": "2387",
        "endPage": "2400",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37396996900,
                "preferredName": "Wooyoung Jang",
                "firstName": "Wooyoung",
                "lastName": "Jang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2904048",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8698465",
        "articleTitle": "MTTF Enhancement Power-C4 Bump Placement Optimization",
        "volume": "27",
        "issue": "7",
        "startPage": "1633",
        "endPage": "1639",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086647396,
                "preferredName": "Somayeh Rahimipour",
                "firstName": "Somayeh",
                "lastName": "Rahimipour"
            },
            {
                "id": 38529261700,
                "preferredName": "Runjie Zhang",
                "firstName": "Runjie",
                "lastName": "Zhang"
            },
            {
                "id": 37085411819,
                "preferredName": "Ke Wang",
                "firstName": "Ke",
                "lastName": "Wang"
            },
            {
                "id": 37273724700,
                "preferredName": "Kevin Skadron",
                "firstName": "Kevin",
                "lastName": "Skadron"
            },
            {
                "id": 37294560700,
                "preferredName": "Fakhrul Zaman B. Rokhani",
                "firstName": "Fakhrul Zaman B.",
                "lastName": "Rokhani"
            },
            {
                "id": 37272355600,
                "preferredName": "Mircea R. Stan",
                "firstName": "Mircea R.",
                "lastName": "Stan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2880923",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8561170",
        "articleTitle": "What Is the Maximum Achievable Oscillation Frequency in a Specified CMOS Process?",
        "volume": "27",
        "issue": "3",
        "startPage": "587",
        "endPage": "600",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086688035,
                "preferredName": "Amard Afzalian",
                "firstName": "Amard",
                "lastName": "Afzalian"
            },
            {
                "id": 38366432000,
                "preferredName": "Hossein Miar-Naimi",
                "firstName": "Hossein",
                "lastName": "Miar-Naimi"
            },
            {
                "id": 37396079500,
                "preferredName": "Massoud Dousti",
                "firstName": "Massoud",
                "lastName": "Dousti"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2916497",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8728189",
        "articleTitle": "Extended Transparent-Scan",
        "volume": "27",
        "issue": "9",
        "startPage": "2096",
        "endPage": "2104",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2884250",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8576650",
        "articleTitle": "Recursive Synaptic Bit Reuse: An Efficient Way to Increase Memory Capacity in Associative Memory",
        "volume": "27",
        "issue": "4",
        "startPage": "757",
        "endPage": "768",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085873671,
                "preferredName": "Tianchan Guan",
                "firstName": "Tianchan",
                "lastName": "Guan"
            },
            {
                "id": 37288001700,
                "preferredName": "Xiaoyang Zeng",
                "firstName": "Xiaoyang",
                "lastName": "Zeng"
            },
            {
                "id": 37541098600,
                "preferredName": "Mingoo Seok",
                "firstName": "Mingoo",
                "lastName": "Seok"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2923848",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8759080",
        "articleTitle": "Efficient On-Chip Randomness Testing Utilizing Machine Learning Techniques",
        "volume": "27",
        "issue": "12",
        "startPage": "2734",
        "endPage": "2744",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085347230,
                "preferredName": "Vojtech Mrazek",
                "firstName": "Vojtech",
                "lastName": "Mrazek"
            },
            {
                "id": 37272319600,
                "preferredName": "Lukas Sekanina",
                "firstName": "Lukas",
                "lastName": "Sekanina"
            },
            {
                "id": 37681916400,
                "preferredName": "Roland Dobai",
                "firstName": "Roland",
                "lastName": "Dobai"
            },
            {
                "id": 37087101625,
                "preferredName": "Marek Sys",
                "firstName": "Marek",
                "lastName": "Sys"
            },
            {
                "id": 37085608789,
                "preferredName": "Petr Svenda",
                "firstName": "Petr",
                "lastName": "Svenda"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2895972",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8642528",
        "articleTitle": "Timing Speculation With Optimal In Situ Monitoring Placement and Within-Cycle Error Prevention",
        "volume": "27",
        "issue": "5",
        "startPage": "1206",
        "endPage": "1217",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085840226,
                "preferredName": "Hadi Ahmadi Balef",
                "firstName": "Hadi",
                "lastName": "Ahmadi Balef"
            },
            {
                "id": 38232313800,
                "preferredName": "Hamed Fatemi",
                "firstName": "Hamed",
                "lastName": "Fatemi"
            },
            {
                "id": 37294784500,
                "preferredName": "Kees Goossens",
                "firstName": "Kees",
                "lastName": "Goossens"
            },
            {
                "id": 37087215304,
                "preferredName": "Jos\u00e9 Pineda De Gyvez",
                "firstName": "Jos\u00e9",
                "lastName": "Pineda De Gyvez"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2892740",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8674801",
        "articleTitle": "Fast, Ring-Based Design of 3-D Stacked DRAM",
        "volume": "27",
        "issue": "8",
        "startPage": "1731",
        "endPage": "1741",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086232811,
                "preferredName": "Andrew J. Douglass",
                "firstName": "Andrew J.",
                "lastName": "Douglass"
            },
            {
                "id": 37275811600,
                "preferredName": "Sunil P. Khatri",
                "firstName": "Sunil P.",
                "lastName": "Khatri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2878665",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8580559",
        "articleTitle": "Timing Jitter Distribution and Power Spectral Density of a Second-Order Bang\u2013Bang Digital PLL With Transport Delay Using Fokker\u2013Planck Equations",
        "volume": "27",
        "issue": "2",
        "startPage": "398",
        "endPage": "406",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085508381,
                "preferredName": "Pratheep Bondalapati",
                "firstName": "Pratheep",
                "lastName": "Bondalapati"
            },
            {
                "id": 37271204500,
                "preferredName": "Won Namgoong",
                "firstName": "Won",
                "lastName": "Namgoong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2893020",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8633343",
        "articleTitle": "Potential Critical Path Selection Based on a Time-Varying Statistical Timing Analysis Framework",
        "volume": "27",
        "issue": "6",
        "startPage": "1438",
        "endPage": "1449",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086842219,
                "preferredName": "P. R. Chithira",
                "firstName": "P. R.",
                "lastName": "Chithira"
            },
            {
                "id": 37270657900,
                "preferredName": "Vinita Vasudevan",
                "firstName": "Vinita",
                "lastName": "Vasudevan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2909535",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8698467",
        "articleTitle": "A Code Inversion Encoding Technique to Improve Read Margin of A Cross-Point Phase Change Memory",
        "volume": "27",
        "issue": "8",
        "startPage": "1811",
        "endPage": "1818",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085626406,
                "preferredName": "Kwangmin Kim",
                "firstName": "Kwangmin",
                "lastName": "Kim"
            },
            {
                "id": 37085499010,
                "preferredName": "Seokjoon Kang",
                "firstName": "Seokjoon",
                "lastName": "Kang"
            },
            {
                "id": 38570570300,
                "preferredName": "Byungsub Kim",
                "firstName": "Byungsub",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2884881",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8610319",
        "articleTitle": "Drafting in Self-Timed Circuits",
        "volume": "27",
        "issue": "4",
        "startPage": "810",
        "endPage": "820",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085532247,
                "preferredName": "Christopher Cowan",
                "firstName": "Christopher",
                "lastName": "Cowan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2922660",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8760526",
        "articleTitle": "Infection-Based Dead Page Prediction in Hybrid Memory Architecture",
        "volume": "27",
        "issue": "10",
        "startPage": "2401",
        "endPage": "2412",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37970971300,
                "preferredName": "Ing-Chao Lin",
                "firstName": "Ing-Chao",
                "lastName": "Lin"
            },
            {
                "id": 37534781500,
                "preferredName": "Da-Wei Chang",
                "firstName": "Da-Wei",
                "lastName": "Chang"
            },
            {
                "id": 37087014509,
                "preferredName": "Chen-Tai Kao",
                "firstName": "Chen-Tai",
                "lastName": "Kao"
            },
            {
                "id": 37087015490,
                "preferredName": "Sheng-Xuan Lin",
                "firstName": "Sheng-Xuan",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2876458",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8528858",
        "articleTitle": "A Defect-Tolerant Reusable Network of DACs for Wafer-Scale Integration",
        "volume": "27",
        "issue": "2",
        "startPage": "304",
        "endPage": "315",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38275040000,
                "preferredName": "Nicolas Laflamme-Mayer",
                "firstName": "Nicolas",
                "lastName": "Laflamme-Mayer"
            },
            {
                "id": 38093786400,
                "preferredName": "Gilbert Kowarzyk",
                "firstName": "Gilbert",
                "lastName": "Kowarzyk"
            },
            {
                "id": 37352099300,
                "preferredName": "Yves Blaqui\u00e8re",
                "firstName": "Yves",
                "lastName": "Blaqui\u00e8re"
            },
            {
                "id": 37276922900,
                "preferredName": "Yvon Savaria",
                "firstName": "Yvon",
                "lastName": "Savaria"
            },
            {
                "id": 37276702600,
                "preferredName": "Mohamad Sawan",
                "firstName": "Mohamad",
                "lastName": "Sawan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2907594",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8693753",
        "articleTitle": "An Extrinsic Device and Leakage Mechanism in Advanced Bulk FinFET SRAM",
        "volume": "27",
        "issue": "8",
        "startPage": "1819",
        "endPage": "1827",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37269065400,
                "preferredName": "Randy W. Mann",
                "firstName": "Randy W.",
                "lastName": "Mann"
            },
            {
                "id": 37086666033,
                "preferredName": "Meixiong Zhao",
                "firstName": "Meixiong",
                "lastName": "Zhao"
            },
            {
                "id": 37268530500,
                "preferredName": "Sanjay Parihar",
                "firstName": "Sanjay",
                "lastName": "Parihar"
            },
            {
                "id": 37086532343,
                "preferredName": "Qun Gao",
                "firstName": "Qun",
                "lastName": "Gao"
            },
            {
                "id": 37085789172,
                "preferredName": "Ankur Arya",
                "firstName": "Ankur",
                "lastName": "Arya"
            },
            {
                "id": 37331431800,
                "preferredName": "Carl Radens",
                "firstName": "Carl",
                "lastName": "Radens"
            },
            {
                "id": 37085454935,
                "preferredName": "Shesh Mani Pandey",
                "firstName": "Shesh Mani",
                "lastName": "Pandey"
            },
            {
                "id": 37085486783,
                "preferredName": "Joseph Versaggi",
                "firstName": "Joseph",
                "lastName": "Versaggi"
            },
            {
                "id": 37354360100,
                "preferredName": "Jack M. Higman",
                "firstName": "Jack M.",
                "lastName": "Higman"
            },
            {
                "id": 37307075700,
                "preferredName": "Rick Carter",
                "firstName": "Rick",
                "lastName": "Carter"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2923633",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8777096",
        "articleTitle": "Coding-Based Low-Power Through-Silicon-Via Redundancy Schemes for Heterogeneous 3-D SoCs",
        "volume": "27",
        "issue": "10",
        "startPage": "2317",
        "endPage": "2330",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086009638,
                "preferredName": "Lennart Bamberg",
                "firstName": "Lennart",
                "lastName": "Bamberg"
            },
            {
                "id": 38276820900,
                "preferredName": "Alberto Garc\u00eda-Ortiz",
                "firstName": "Alberto",
                "lastName": "Garc\u00eda-Ortiz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2924319",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8759095",
        "articleTitle": "Padding of Multicycle Broadside and Skewed-Load Tests",
        "volume": "27",
        "issue": "11",
        "startPage": "2587",
        "endPage": "2595",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2893844",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8642522",
        "articleTitle": "On the Sensitization Probability of a Critical Path Considering Process Variations and Path Correlations",
        "volume": "27",
        "issue": "5",
        "startPage": "1196",
        "endPage": "1205",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086128450,
                "preferredName": "Pavan Kumar Javvaji",
                "firstName": "Pavan Kumar",
                "lastName": "Javvaji"
            },
            {
                "id": 37265505900,
                "preferredName": "Spyros Tragoudas",
                "firstName": "Spyros",
                "lastName": "Tragoudas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2888589",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8603814",
        "articleTitle": "Thermal-Aware Design Method for Laser Group Control in Nanophotonic Interconnects",
        "volume": "27",
        "issue": "3",
        "startPage": "742",
        "endPage": "746",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086688932,
                "preferredName": "Yuqi Wang",
                "firstName": "Yuqi",
                "lastName": "Wang"
            },
            {
                "id": 37086687919,
                "preferredName": "Amira Aouina",
                "firstName": "Amira",
                "lastName": "Aouina"
            },
            {
                "id": 37293383900,
                "preferredName": "Hui Li",
                "firstName": "Hui",
                "lastName": "Li"
            },
            {
                "id": 37266077500,
                "preferredName": "Ian O\u2019Connor",
                "firstName": "Ian",
                "lastName": "O\u2019Connor"
            },
            {
                "id": 37265153000,
                "preferredName": "Gabriela Nicolescu",
                "firstName": "Gabriela",
                "lastName": "Nicolescu"
            },
            {
                "id": 37395450600,
                "preferredName": "S\u00e9bastien Le Beux",
                "firstName": "S\u00e9bastien",
                "lastName": "Le Beux"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2895386",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8636964",
        "articleTitle": "Extracting a Close-to-Minimum Multicycle Functional Broadside Test Set From a Functional Test Sequence",
        "volume": "27",
        "issue": "6",
        "startPage": "1428",
        "endPage": "1437",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2877132",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8533440",
        "articleTitle": "Inductors in a Monolithic 3-D Process: Performance Analysis and Design Guidelines",
        "volume": "27",
        "issue": "2",
        "startPage": "468",
        "endPage": "480",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085413330,
                "preferredName": "Panagiotis Chaourani",
                "firstName": "Panagiotis",
                "lastName": "Chaourani"
            },
            {
                "id": 37535570000,
                "preferredName": "Saul Rodriguez",
                "firstName": "Saul",
                "lastName": "Rodriguez"
            },
            {
                "id": 37402025100,
                "preferredName": "Per-Erik Hellstr\u00f6m",
                "firstName": "Per-Erik",
                "lastName": "Hellstr\u00f6m"
            },
            {
                "id": 37287397800,
                "preferredName": "Ana Rusu",
                "firstName": "Ana",
                "lastName": "Rusu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2947829",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8880707",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "11",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2889286",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8595479",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "1",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2929640",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8771278",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "8",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2932222",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8811639",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "9",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2922488",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8746726",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "7",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2902210",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8672978",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "4",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2942123",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8848670",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "10",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2899450",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8649782",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "3",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2914327",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8718845",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "6",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2909680",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8698473",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "5",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2893004",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8628299",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "2",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2952517",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8910509",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "12",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2932174",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8811708",
        "articleTitle": "Corrections to \u201cGeneralized Hyperbolic CORDIC and Its Logarithmic and Exponential Computation With Arbitrary Fixed Base\u201d [Sep 19 DOI: 10.1109/TVLSI.2019.2919557]",
        "volume": "27",
        "issue": "9",
        "startPage": "2222",
        "endPage": "2222",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086493094,
                "preferredName": "Yuanyong Luo",
                "firstName": "Yuanyong",
                "lastName": "Luo"
            },
            {
                "id": 37086494640,
                "preferredName": "Yuxuan Wang",
                "firstName": "Yuxuan",
                "lastName": "Wang"
            },
            {
                "id": 37391682500,
                "preferredName": "Yajun Ha",
                "firstName": "Yajun",
                "lastName": "Ha"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            },
            {
                "id": 37086953255,
                "preferredName": "Siyuan Chen",
                "firstName": "Siyuan",
                "lastName": "Chen"
            },
            {
                "id": 37593700500,
                "preferredName": "Hongbing Pan",
                "firstName": "Hongbing",
                "lastName": "Pan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2921855",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8746759",
        "articleTitle": "Editorial: TVLSI Keynote Papers Enriching Our Transactions With Invited Contributions",
        "volume": "27",
        "issue": "7",
        "startPage": "1485",
        "endPage": "1485",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273061100,
                "preferredName": "Massimo Alioto",
                "firstName": "Massimo",
                "lastName": "Alioto"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2902297",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8672513",
        "articleTitle": "Corrections Corrections to \u201cA Wideband Blocker-Tolerant Receiver With Frequency-Translational Resistive Feedback\u201d [May 19 993-1006]",
        "volume": "27",
        "issue": "5",
        "startPage": "1238",
        "endPage": "1238",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085821536,
                "preferredName": "Manas Kumar Lenka",
                "firstName": "Manas Kumar",
                "lastName": "Lenka"
            },
            {
                "id": 37282441500,
                "preferredName": "Gaurab Banerjee",
                "firstName": "Gaurab",
                "lastName": "Banerjee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2945850",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8880712",
        "articleTitle": "Guest Editorial Special Section on Security Challenges and Solutions With Emerging Computing Technologies",
        "volume": "27",
        "issue": "11",
        "startPage": "2469",
        "endPage": "2472",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37412698700,
                "preferredName": "Anupam Chattopadhyay",
                "firstName": "Anupam",
                "lastName": "Chattopadhyay"
            },
            {
                "id": 37273380600,
                "preferredName": "Swaroop Ghosh",
                "firstName": "Swaroop",
                "lastName": "Ghosh"
            },
            {
                "id": 37273906500,
                "preferredName": "Wayne Burleson",
                "firstName": "Wayne",
                "lastName": "Burleson"
            },
            {
                "id": 37411288700,
                "preferredName": "Debdeep Mukhopadhyay",
                "firstName": "Debdeep",
                "lastName": "Mukhopadhyay"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2951850",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8910540",
        "articleTitle": "Guest Editorial: Special Section on Autonomous Intelligence for Security and Privacy Analytics",
        "volume": "27",
        "issue": "12",
        "startPage": "2703",
        "endPage": "2705",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265890400,
                "preferredName": "Prabhat Mishra",
                "firstName": "Prabhat",
                "lastName": "Mishra"
            },
            {
                "id": 37411288700,
                "preferredName": "Debdeep Mukhopadhyay",
                "firstName": "Debdeep",
                "lastName": "Mukhopadhyay"
            },
            {
                "id": 37274842700,
                "preferredName": "Swarup Bhunia",
                "firstName": "Swarup",
                "lastName": "Bhunia"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2886389",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8629340",
        "articleTitle": "Editorial TVLSI Positioning\u2014Continuing and Accelerating an Upward Trajectory",
        "volume": "27",
        "issue": "2",
        "startPage": "253",
        "endPage": "280",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273061100,
                "preferredName": "Massimo Alioto",
                "firstName": "Massimo",
                "lastName": "Alioto"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2952515",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8910477",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "12",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2922486",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8746733",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "7",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2893000",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8628310",
        "articleTitle": "Table of contents",
        "volume": "27",
        "issue": "2",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2921857",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8746741",
        "articleTitle": "Information for Authors",
        "volume": "27",
        "issue": "7",
        "startPage": "1730",
        "endPage": "1730",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2932220",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8811587",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "9",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2899446",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8649698",
        "articleTitle": "Table of contents",
        "volume": "27",
        "issue": "3",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2889282",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8595477",
        "articleTitle": "Table of contents",
        "volume": "27",
        "issue": "1",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2902208",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8672977",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "4",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2905919",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8672981",
        "articleTitle": "Information for Authors",
        "volume": "27",
        "issue": "4",
        "startPage": "992",
        "endPage": "992",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2899448",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8649777",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "3",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2942119",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8848669",
        "articleTitle": "Table of contents",
        "volume": "27",
        "issue": "10",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2909676",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8698464",
        "articleTitle": "Table of contents",
        "volume": "27",
        "issue": "5",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2914323",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8718848",
        "articleTitle": "Table of contents",
        "volume": "27",
        "issue": "6",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2914325",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8718852",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "6",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2909678",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8698470",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "5",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2902206",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8672993",
        "articleTitle": "Table of contents",
        "volume": "27",
        "issue": "4",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2947825",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8880710",
        "articleTitle": "Table of contents",
        "volume": "27",
        "issue": "11",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2889284",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8595478",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "1",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2947827",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8880708",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "11",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2922484",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8746282",
        "articleTitle": "Table of contents",
        "volume": "27",
        "issue": "7",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2942121",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8848668",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "10",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2893002",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8628287",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "2",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2952493",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8910536",
        "articleTitle": "Table of contents",
        "volume": "27",
        "issue": "12",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2929636",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8771279",
        "articleTitle": "Table of contents",
        "volume": "27",
        "issue": "8",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2932218",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8811675",
        "articleTitle": "Table of contents",
        "volume": "27",
        "issue": "9",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2929638",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8771289",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "27",
        "issue": "8",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2956852",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8920152",
        "articleTitle": "2019 Index IEEE Transactions on Very Large Scale Integration (VLSI) Systems Vol. 27",
        "volume": "27",
        "issue": "12",
        "startPage": "1",
        "endPage": "45",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2876906",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8521681",
        "articleTitle": "A New Cellular-Based Redundant TSV Structure for Clustered Faults",
        "volume": "27",
        "issue": "2",
        "startPage": "458",
        "endPage": "467",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37596999900,
                "preferredName": "Qin Wang",
                "firstName": "Qin",
                "lastName": "Wang"
            },
            {
                "id": 37086613591,
                "preferredName": "Zechen Liu",
                "firstName": "Zechen",
                "lastName": "Liu"
            },
            {
                "id": 37279089400,
                "preferredName": "Jianfei Jiang",
                "firstName": "Jianfei",
                "lastName": "Jiang"
            },
            {
                "id": 37322547400,
                "preferredName": "Naifeng Jing",
                "firstName": "Naifeng",
                "lastName": "Jing"
            },
            {
                "id": 37594724800,
                "preferredName": "Weiguang Sheng",
                "firstName": "Weiguang",
                "lastName": "Sheng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2877147",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8548588",
        "articleTitle": "A Decoder for Short BCH Codes With High Decoding Efficiency and Low Power for Emerging Memories",
        "volume": "27",
        "issue": "2",
        "startPage": "387",
        "endPage": "397",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085835446,
                "preferredName": "Sara Choi",
                "firstName": "Sara",
                "lastName": "Choi"
            },
            {
                "id": 37086361902,
                "preferredName": "Hong Keun Ahn",
                "firstName": "Hong Keun",
                "lastName": "Ahn"
            },
            {
                "id": 37085424797,
                "preferredName": "Byung Kyu Song",
                "firstName": "Byung Kyu",
                "lastName": "Song"
            },
            {
                "id": 37966226400,
                "preferredName": "Jung Pill Kim",
                "firstName": "Jung Pill",
                "lastName": "Kim"
            },
            {
                "id": 37402168200,
                "preferredName": "Seung H. Kang",
                "firstName": "Seung H.",
                "lastName": "Kang"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2878625",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8536916",
        "articleTitle": "A 0.3-V 37-nW 53-dB SNDR Asynchronous Delta\u2013Sigma Modulator in 0.18- $\\mu$ m CMOS",
        "volume": "27",
        "issue": "2",
        "startPage": "316",
        "endPage": "325",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37937424000,
                "preferredName": "Tomasz Kulej",
                "firstName": "Tomasz",
                "lastName": "Kulej"
            },
            {
                "id": 37703638400,
                "preferredName": "Fabian Khateb",
                "firstName": "Fabian",
                "lastName": "Khateb"
            },
            {
                "id": 38183875900,
                "preferredName": "Lu\u00eds H. C. Ferreira",
                "firstName": "Lu\u00eds H. C.",
                "lastName": "Ferreira"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2880441",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8561211",
        "articleTitle": "Runtime Power Management of Battery Electric Vehicles for Extended Range With Consideration of Driving Time",
        "volume": "27",
        "issue": "3",
        "startPage": "549",
        "endPage": "559",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085436024,
                "preferredName": "Donkyu Baek",
                "firstName": "Donkyu",
                "lastName": "Baek"
            },
            {
                "id": 37278041200,
                "preferredName": "Naehyuck Chang",
                "firstName": "Naehyuck",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2918235",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8736989",
        "articleTitle": "Pseudo-Three-Stage Miller Op-Amp With Enhanced Small-Signal and Large-Signal Performance",
        "volume": "27",
        "issue": "10",
        "startPage": "2246",
        "endPage": "2259",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086492315,
                "preferredName": "Anindita Paul",
                "firstName": "Anindita",
                "lastName": "Paul"
            },
            {
                "id": 38267435100,
                "preferredName": "Jaime Ram\u00edrez-Angulo",
                "firstName": "Jaime",
                "lastName": "Ram\u00edrez-Angulo"
            },
            {
                "id": 37270091500,
                "preferredName": "Antonio J. L\u00f3pez-Mart\u00edn",
                "firstName": "Antonio J.",
                "lastName": "L\u00f3pez-Mart\u00edn"
            },
            {
                "id": 37270092900,
                "preferredName": "Ram\u00f3n Gonzalez Carvajal",
                "firstName": "Ram\u00f3n Gonzalez",
                "lastName": "Carvajal"
            },
            {
                "id": 38276085200,
                "preferredName": "Jos\u00e9 Miguel Rocha-P\u00e9rez",
                "firstName": "Jos\u00e9 Miguel",
                "lastName": "Rocha-P\u00e9rez"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2933441",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8809738",
        "articleTitle": "Golden-Chip-Free Hardware Trojan Detection Through Quiescent Thermal Maps",
        "volume": "27",
        "issue": "12",
        "startPage": "2872",
        "endPage": "2883",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086327904,
                "preferredName": "Yongkang Tang",
                "firstName": "Yongkang",
                "lastName": "Tang"
            },
            {
                "id": 37085655964,
                "preferredName": "Shaoqing Li",
                "firstName": "Shaoqing",
                "lastName": "Li"
            },
            {
                "id": 37399318900,
                "preferredName": "Liang Fang",
                "firstName": "Liang",
                "lastName": "Fang"
            },
            {
                "id": 37600116800,
                "preferredName": "Xiao Hu",
                "firstName": "Xiao",
                "lastName": "Hu"
            },
            {
                "id": 37280670100,
                "preferredName": "Jihua Chen",
                "firstName": "Jihua",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2915769",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8732430",
        "articleTitle": "Analysis and Verification of Jitter in Bang-Bang Clock and Data Recovery Circuit With a Second-Order Loop Filter",
        "volume": "27",
        "issue": "10",
        "startPage": "2223",
        "endPage": "2236",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087014130,
                "preferredName": "Xinyi Ge",
                "firstName": "Xinyi",
                "lastName": "Ge"
            },
            {
                "id": 37086049173,
                "preferredName": "Yong Chen",
                "firstName": "Yong",
                "lastName": "Chen"
            },
            {
                "id": 37086864532,
                "preferredName": "Xiaoteng Zhao",
                "firstName": "Xiaoteng",
                "lastName": "Zhao"
            },
            {
                "id": 37270203500,
                "preferredName": "Pui-In Mak",
                "firstName": "Pui-In",
                "lastName": "Mak"
            },
            {
                "id": 37272711500,
                "preferredName": "Rui P. Martins",
                "firstName": "Rui P.",
                "lastName": "Martins"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2912228",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8715674",
        "articleTitle": "Interpage-Based Endurance-Enhancing Lower State Encoding for MLC and TLC Flash Memory Storages",
        "volume": "27",
        "issue": "9",
        "startPage": "2033",
        "endPage": "2045",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37090022708,
                "preferredName": "Wonyoung Lee",
                "firstName": "Wonyoung",
                "lastName": "Lee"
            },
            {
                "id": 37085657765,
                "preferredName": "Mincheol Kang",
                "firstName": "Mincheol",
                "lastName": "Kang"
            },
            {
                "id": 37597659100,
                "preferredName": "Seokin Hong",
                "firstName": "Seokin",
                "lastName": "Hong"
            },
            {
                "id": 38183925200,
                "preferredName": "Soontae Kim",
                "firstName": "Soontae",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2881105",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8565982",
        "articleTitle": "High-Throughput and Area-Optimized Architecture for rBRIEF Feature Extraction",
        "volume": "27",
        "issue": "4",
        "startPage": "747",
        "endPage": "756",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072197600,
                "preferredName": "Thinh Hung Pham",
                "firstName": "Thinh Hung",
                "lastName": "Pham"
            },
            {
                "id": 37086803150,
                "preferredName": "Phong Tran",
                "firstName": "Phong",
                "lastName": "Tran"
            },
            {
                "id": 37332707100,
                "preferredName": "Siew-Kei Lam",
                "firstName": "Siew-Kei",
                "lastName": "Lam"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2873716",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8502931",
        "articleTitle": "Feedforward-Cutset-Free Pipelined Multiply\u2013Accumulate Unit for the Machine Learning Accelerator",
        "volume": "27",
        "issue": "1",
        "startPage": "138",
        "endPage": "146",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086014842,
                "preferredName": "Sungju Ryu",
                "firstName": "Sungju",
                "lastName": "Ryu"
            },
            {
                "id": 37086564779,
                "preferredName": "Naebeom Park",
                "firstName": "Naebeom",
                "lastName": "Park"
            },
            {
                "id": 37076821100,
                "preferredName": "Jae-Joon Kim",
                "firstName": "Jae-Joon",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2884742",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8588362",
        "articleTitle": "Black-Hat High-Level Synthesis: Myth or Reality?",
        "volume": "27",
        "issue": "4",
        "startPage": "913",
        "endPage": "926",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37392699300,
                "preferredName": "Christian Pilato",
                "firstName": "Christian",
                "lastName": "Pilato"
            },
            {
                "id": 37856472700,
                "preferredName": "Kanad Basu",
                "firstName": "Kanad",
                "lastName": "Basu"
            },
            {
                "id": 37391916900,
                "preferredName": "Francesco Regazzoni",
                "firstName": "Francesco",
                "lastName": "Regazzoni"
            },
            {
                "id": 37269471300,
                "preferredName": "Ramesh Karri",
                "firstName": "Ramesh",
                "lastName": "Karri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2877131",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8536909",
        "articleTitle": "Error Detection and Correction in SRAM Emulated TCAMs",
        "volume": "27",
        "issue": "2",
        "startPage": "486",
        "endPage": "490",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37393409900,
                "preferredName": "Pedro Reviriego",
                "firstName": "Pedro",
                "lastName": "Reviriego"
            },
            {
                "id": 37273892100,
                "preferredName": "Salvatore Pontarelli",
                "firstName": "Salvatore",
                "lastName": "Pontarelli"
            },
            {
                "id": 37679250000,
                "preferredName": "Anees Ullah",
                "firstName": "Anees",
                "lastName": "Ullah"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2890698",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8613880",
        "articleTitle": "A Quiescent 407-nA Output-Capacitorless Low-Dropout Regulator With 0\u2013100-mA Load Current Range",
        "volume": "27",
        "issue": "5",
        "startPage": "1093",
        "endPage": "1104",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086013415,
                "preferredName": "Yushan Jiang",
                "firstName": "Yushan",
                "lastName": "Jiang"
            },
            {
                "id": 37085664207,
                "preferredName": "Dong Wang",
                "firstName": "Dong",
                "lastName": "Wang"
            },
            {
                "id": 37273877300,
                "preferredName": "Pak Kwong Chan",
                "firstName": "Pak Kwong",
                "lastName": "Chan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2884848",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8584129",
        "articleTitle": "Toward Self-Tunable Approximate Computing",
        "volume": "27",
        "issue": "4",
        "startPage": "778",
        "endPage": "789",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086017623,
                "preferredName": "Siyuan Xu",
                "firstName": "Siyuan",
                "lastName": "Xu"
            },
            {
                "id": 37409945500,
                "preferredName": "Benjamin Carrion Schafer",
                "firstName": "Benjamin Carrion",
                "lastName": "Schafer"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2912887",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8710619",
        "articleTitle": "A 43.6-dB SNDR 1-GS/s 3.2-mW SAR ADC With Background-Calibrated Fine and Coarse Comparators in 28-nm CMOS",
        "volume": "27",
        "issue": "9",
        "startPage": "1998",
        "endPage": "2007",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086044024,
                "preferredName": "Guanhua Wang",
                "firstName": "Guanhua",
                "lastName": "Wang"
            },
            {
                "id": 37595181400,
                "preferredName": "Kexu Sun",
                "firstName": "Kexu",
                "lastName": "Sun"
            },
            {
                "id": 37086259966,
                "preferredName": "Qing Zhang",
                "firstName": "Qing",
                "lastName": "Zhang"
            },
            {
                "id": 37317092600,
                "preferredName": "Salam Elahmadi",
                "firstName": "Salam",
                "lastName": "Elahmadi"
            },
            {
                "id": 37265688100,
                "preferredName": "Ping Gui",
                "firstName": "Ping",
                "lastName": "Gui"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2881075",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8561260",
        "articleTitle": "Design and Optimization of Inductive-Coupling Links for 3-D-ICs",
        "volume": "27",
        "issue": "3",
        "startPage": "711",
        "endPage": "723",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086008878,
                "preferredName": "Benjamin J. Fletcher",
                "firstName": "Benjamin J.",
                "lastName": "Fletcher"
            },
            {
                "id": 37278510600,
                "preferredName": "Shidhartha Das",
                "firstName": "Shidhartha",
                "lastName": "Das"
            },
            {
                "id": 37281072900,
                "preferredName": "Terrence Mak",
                "firstName": "Terrence",
                "lastName": "Mak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2909754",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8700625",
        "articleTitle": "Low-Complexity Architecture of Orthogonal Matching Pursuit Based on QR Decomposition",
        "volume": "27",
        "issue": "7",
        "startPage": "1623",
        "endPage": "1632",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086873822,
                "preferredName": "Shirshendu Roy",
                "firstName": "Shirshendu",
                "lastName": "Roy"
            },
            {
                "id": 37605095000,
                "preferredName": "Debiprasad Priyabrata Acharya",
                "firstName": "Debiprasad Priyabrata",
                "lastName": "Acharya"
            },
            {
                "id": 38555672500,
                "preferredName": "Ajit Kumar Sahoo",
                "firstName": "Ajit Kumar",
                "lastName": "Sahoo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2923722",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8755322",
        "articleTitle": "Memristor-Based Neuromorphic Hardware Improvement for Privacy-Preserving ANN",
        "volume": "27",
        "issue": "12",
        "startPage": "2745",
        "endPage": "2754",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085490625,
                "preferredName": "Jingyan Fu",
                "firstName": "Jingyan",
                "lastName": "Fu"
            },
            {
                "id": 37086859465,
                "preferredName": "Zhiheng Liao",
                "firstName": "Zhiheng",
                "lastName": "Liao"
            },
            {
                "id": 37406494400,
                "preferredName": "Jinhui Wang",
                "firstName": "Jinhui",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2886357",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8595443",
        "articleTitle": "Simplex FastICA: An Accelerated and Low Complex Architecture Design Methodology for  $n$ D FastICA",
        "volume": "27",
        "issue": "5",
        "startPage": "1124",
        "endPage": "1137",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085741100,
                "preferredName": "Swati Bhardwaj",
                "firstName": "Swati",
                "lastName": "Bhardwaj"
            },
            {
                "id": 37086090932,
                "preferredName": "Shashank Raghuraman",
                "firstName": "Shashank",
                "lastName": "Raghuraman"
            },
            {
                "id": 37541105800,
                "preferredName": "Amit Acharyya",
                "firstName": "Amit",
                "lastName": "Acharyya"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2912941",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8710263",
        "articleTitle": "DASM: Data-Streaming-Based Computing in Nonvolatile Memory Architecture for Embedded System",
        "volume": "27",
        "issue": "9",
        "startPage": "2046",
        "endPage": "2059",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085833533,
                "preferredName": "Liang Chang",
                "firstName": "Liang",
                "lastName": "Chang"
            },
            {
                "id": 37086497932,
                "preferredName": "Xin Ma",
                "firstName": "Xin",
                "lastName": "Ma"
            },
            {
                "id": 37085376060,
                "preferredName": "Zhaohao Wang",
                "firstName": "Zhaohao",
                "lastName": "Wang"
            },
            {
                "id": 37085880412,
                "preferredName": "Youguang Zhang",
                "firstName": "Youguang",
                "lastName": "Zhang"
            },
            {
                "id": 37086859727,
                "preferredName": "Yufei Ding",
                "firstName": "Yufei",
                "lastName": "Ding"
            },
            {
                "id": 37536930400,
                "preferredName": "Weisheng Zhao",
                "firstName": "Weisheng",
                "lastName": "Zhao"
            },
            {
                "id": 37275778900,
                "preferredName": "Yuan Xie",
                "firstName": "Yuan",
                "lastName": "Xie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2883710",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8576649",
        "articleTitle": "EA-Based LDE-Aware Fast Analog Layout Retargeting With Device Abstraction",
        "volume": "27",
        "issue": "4",
        "startPage": "854",
        "endPage": "863",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085394484,
                "preferredName": "Xuan Dong",
                "firstName": "Xuan",
                "lastName": "Dong"
            },
            {
                "id": 37280170400,
                "preferredName": "Lihong Zhang",
                "firstName": "Lihong",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2883923",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8576622",
        "articleTitle": "FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs",
        "volume": "27",
        "issue": "3",
        "startPage": "637",
        "endPage": "650",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37077718600,
                "preferredName": "Xifan Tang",
                "firstName": "Xifan",
                "lastName": "Tang"
            },
            {
                "id": 37086053022,
                "preferredName": "Edouard Giacomin",
                "firstName": "Edouard",
                "lastName": "Giacomin"
            },
            {
                "id": 37328679100,
                "preferredName": "Giovanni De Micheli",
                "firstName": "Giovanni De",
                "lastName": "Micheli"
            },
            {
                "id": 37399788600,
                "preferredName": "Pierre-Emmanuel Gaillardon",
                "firstName": "Pierre-Emmanuel",
                "lastName": "Gaillardon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2899890",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8665917",
        "articleTitle": "Modeling the Interdependences Between Voltage Fluctuation and BTI Aging",
        "volume": "27",
        "issue": "7",
        "startPage": "1652",
        "endPage": "1665",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086835522,
                "preferredName": "Sami Salamin",
                "firstName": "Sami",
                "lastName": "Salamin"
            },
            {
                "id": 37085345893,
                "preferredName": "Victor M. Van Santen",
                "firstName": "Victor M.",
                "lastName": "Van Santen"
            },
            {
                "id": 37845811200,
                "preferredName": "Hussam Amrouch",
                "firstName": "Hussam",
                "lastName": "Amrouch"
            },
            {
                "id": 37085741388,
                "preferredName": "Narendra Parihar",
                "firstName": "Narendra",
                "lastName": "Parihar"
            },
            {
                "id": 37272724100,
                "preferredName": "Souvik Mahapatra",
                "firstName": "Souvik",
                "lastName": "Mahapatra"
            },
            {
                "id": 37277243700,
                "preferredName": "J\u00f6rg Henkel",
                "firstName": "J\u00f6rg",
                "lastName": "Henkel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2886326",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8610235",
        "articleTitle": "Estimating and Mitigating Aging Effects in Routing Network of FPGAs",
        "volume": "27",
        "issue": "3",
        "startPage": "651",
        "endPage": "664",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085448472,
                "preferredName": "Behnam Khaleghi",
                "firstName": "Behnam",
                "lastName": "Khaleghi"
            },
            {
                "id": 37085824661,
                "preferredName": "Behzad Omidi",
                "firstName": "Behzad",
                "lastName": "Omidi"
            },
            {
                "id": 37845811200,
                "preferredName": "Hussam Amrouch",
                "firstName": "Hussam",
                "lastName": "Amrouch"
            },
            {
                "id": 37277243700,
                "preferredName": "J\u00f6rg Henkel",
                "firstName": "J\u00f6rg",
                "lastName": "Henkel"
            },
            {
                "id": 37295049500,
                "preferredName": "Hossein Asadi",
                "firstName": "Hossein",
                "lastName": "Asadi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2924081",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8759952",
        "articleTitle": "Design and Evaluation of a Printed Analog-Based Differential Physical Unclonable Function",
        "volume": "27",
        "issue": "11",
        "startPage": "2498",
        "endPage": "2510",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086412887,
                "preferredName": "Lukas Zimmermann",
                "firstName": "Lukas",
                "lastName": "Zimmermann"
            },
            {
                "id": 37086411205,
                "preferredName": "Alexander Scholz",
                "firstName": "Alexander",
                "lastName": "Scholz"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            },
            {
                "id": 37085556435,
                "preferredName": "Jasmin Aghassi-Hagmann",
                "firstName": "Jasmin",
                "lastName": "Aghassi-Hagmann"
            },
            {
                "id": 37267729900,
                "preferredName": "Axel Sikora",
                "firstName": "Axel",
                "lastName": "Sikora"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2892408",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8626510",
        "articleTitle": "A Calibratable Detector for Invasive Attacks",
        "volume": "27",
        "issue": "5",
        "startPage": "1067",
        "endPage": "1079",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086275336,
                "preferredName": "Michael Weiner",
                "firstName": "Michael",
                "lastName": "Weiner"
            },
            {
                "id": 37704458100,
                "preferredName": "Wolfgang Wieser",
                "firstName": "Wolfgang",
                "lastName": "Wieser"
            },
            {
                "id": 37421267500,
                "preferredName": "Emili Lupon",
                "firstName": "Emili",
                "lastName": "Lupon"
            },
            {
                "id": 37389947600,
                "preferredName": "Georg Sigl",
                "firstName": "Georg",
                "lastName": "Sigl"
            },
            {
                "id": 37329907400,
                "preferredName": "Salvador Manich",
                "firstName": "Salvador",
                "lastName": "Manich"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2897589",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8654735",
        "articleTitle": "System-Level Power Delivery Network Analysis and Optimization for Monolithic 3-D ICs",
        "volume": "27",
        "issue": "4",
        "startPage": "888",
        "endPage": "898",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085638842,
                "preferredName": "Kyungwook Chang",
                "firstName": "Kyungwook",
                "lastName": "Chang"
            },
            {
                "id": 37278510600,
                "preferredName": "Shidhartha Das",
                "firstName": "Shidhartha",
                "lastName": "Das"
            },
            {
                "id": 37089920087,
                "preferredName": "Saurabh Sinha",
                "firstName": "Saurabh",
                "lastName": "Sinha"
            },
            {
                "id": 37295628300,
                "preferredName": "Brian Cline",
                "firstName": "Brian",
                "lastName": "Cline"
            },
            {
                "id": 37389505300,
                "preferredName": "Greg Yeric",
                "firstName": "Greg",
                "lastName": "Yeric"
            },
            {
                "id": 37280563100,
                "preferredName": "Sung Kyu Lim",
                "firstName": "Sung Kyu",
                "lastName": "Lim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2893943",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8638812",
        "articleTitle": "A Monolithic Voltage-Scalable Fibonacci Switched-Capacitor DC\u2013DC Converter With Intrinsic Parasitic Charge Recycling",
        "volume": "27",
        "issue": "5",
        "startPage": "1105",
        "endPage": "1113",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37071072600,
                "preferredName": "Yaqub Mahnashi",
                "firstName": "Yaqub",
                "lastName": "Mahnashi"
            },
            {
                "id": 37278944800,
                "preferredName": "Fang Z. Peng",
                "firstName": "Fang Z.",
                "lastName": "Peng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2918836",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8741208",
        "articleTitle": "Novel Bit-Parallel and Digit-Serial Systolic Finite Field Multipliers Over  $GF(2^m)$  Based on Reordered Normal Basis",
        "volume": "27",
        "issue": "9",
        "startPage": "2119",
        "endPage": "2130",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38468950500,
                "preferredName": "Jiafeng Xie",
                "firstName": "Jiafeng",
                "lastName": "Xie"
            },
            {
                "id": 37292809300,
                "preferredName": "Chiou-Yng Lee",
                "firstName": "Chiou-Yng",
                "lastName": "Lee"
            },
            {
                "id": 37297872600,
                "preferredName": "Pramod Kumar Meher",
                "firstName": "Pramod Kumar",
                "lastName": "Meher"
            },
            {
                "id": 37395670900,
                "preferredName": "Zhi-Hong Mao",
                "firstName": "Zhi-Hong",
                "lastName": "Mao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2894531",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8660716",
        "articleTitle": "AC Computing Methodology for RF-Powered IoT Devices",
        "volume": "27",
        "issue": "5",
        "startPage": "1017",
        "endPage": "1028",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085834570,
                "preferredName": "Tutu Wan",
                "firstName": "Tutu",
                "lastName": "Wan"
            },
            {
                "id": 37717302000,
                "preferredName": "Yasha Karimi",
                "firstName": "Yasha",
                "lastName": "Karimi"
            },
            {
                "id": 37270856600,
                "preferredName": "Milutin Stana\u0107evi\u0107",
                "firstName": "Milutin",
                "lastName": "Stana\u0107evi\u0107"
            },
            {
                "id": 37296015600,
                "preferredName": "Emre Salman",
                "firstName": "Emre",
                "lastName": "Salman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2924915",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8764604",
        "articleTitle": "Toward Secure Microfluidic Fully Programmable Valve Array Biochips",
        "volume": "27",
        "issue": "12",
        "startPage": "2755",
        "endPage": "2766",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086576935,
                "preferredName": "Mohammed Shayan",
                "firstName": "Mohammed",
                "lastName": "Shayan"
            },
            {
                "id": 37061164400,
                "preferredName": "Sukanta Bhattacharjee",
                "firstName": "Sukanta",
                "lastName": "Bhattacharjee"
            },
            {
                "id": 37086834389,
                "preferredName": "Yong-Ak Song",
                "firstName": "Yong-Ak",
                "lastName": "Song"
            },
            {
                "id": 37273459000,
                "preferredName": "Krishnendu Chakrabarty",
                "firstName": "Krishnendu",
                "lastName": "Chakrabarty"
            },
            {
                "id": 37269471300,
                "preferredName": "Ramesh Karri",
                "firstName": "Ramesh",
                "lastName": "Karri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2883525",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8602455",
        "articleTitle": "Three-Dimensional Monolithic FinFET-Based 8T SRAM Cell Design for Enhanced Read Time and Low Leakage",
        "volume": "27",
        "issue": "4",
        "startPage": "899",
        "endPage": "912",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086464214,
                "preferredName": "Abdullah Guler",
                "firstName": "Abdullah",
                "lastName": "Guler"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2869430",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8467998",
        "articleTitle": "Multiloop Control for Fast Transient DC\u2013DC Converter",
        "volume": "27",
        "issue": "1",
        "startPage": "219",
        "endPage": "228",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085739170,
                "preferredName": "Mi Zhou",
                "firstName": "Mi",
                "lastName": "Zhou"
            },
            {
                "id": 38008744300,
                "preferredName": "Zhuochao Sun",
                "firstName": "Zhuochao",
                "lastName": "Sun"
            },
            {
                "id": 37085720478,
                "preferredName": "Qiong Wei Low",
                "firstName": "Qiong Wei",
                "lastName": "Low"
            },
            {
                "id": 37372622900,
                "preferredName": "Liter Siek",
                "firstName": "Liter",
                "lastName": "Siek"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2910792",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8701510",
        "articleTitle": "A Near-Threshold Spiking Neural Network Accelerator With a Body-Swapping-Based  $In \\,\\,Situ$  Error Detection and Correction Technique",
        "volume": "27",
        "issue": "8",
        "startPage": "1886",
        "endPage": "1896",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085353390,
                "preferredName": "Seongjong Kim",
                "firstName": "Seongjong",
                "lastName": "Kim"
            },
            {
                "id": 37085826690,
                "preferredName": "Joao Pedro Cerqueira",
                "firstName": "Joao Pedro",
                "lastName": "Cerqueira"
            },
            {
                "id": 37541098600,
                "preferredName": "Mingoo Seok",
                "firstName": "Mingoo",
                "lastName": "Seok"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2920999",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8746162",
        "articleTitle": "Dynamic Built-In Redundancy Analysis for Memory Repair",
        "volume": "27",
        "issue": "10",
        "startPage": "2365",
        "endPage": "2374",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085674660,
                "preferredName": "Hayoung Lee",
                "firstName": "Hayoung",
                "lastName": "Lee"
            },
            {
                "id": 37086387211,
                "preferredName": "Donghyun Han",
                "firstName": "Donghyun",
                "lastName": "Han"
            },
            {
                "id": 37086688322,
                "preferredName": "Seungtaek Lee",
                "firstName": "Seungtaek",
                "lastName": "Lee"
            },
            {
                "id": 37276366900,
                "preferredName": "Sungho Kang",
                "firstName": "Sungho",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2903592",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8675456",
        "articleTitle": "Fast and Reliable STT-MRAM Using Nonuniform and Adaptive Error Detecting and Correcting Scheme",
        "volume": "27",
        "issue": "6",
        "startPage": "1329",
        "endPage": "1342",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086042065,
                "preferredName": "Nour Sayed",
                "firstName": "Nour",
                "lastName": "Sayed"
            },
            {
                "id": 37085431012,
                "preferredName": "Rajendra Bishnoi",
                "firstName": "Rajendra",
                "lastName": "Bishnoi"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2895361",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8641433",
        "articleTitle": "A 13-bit 8-kS/s  $\\Delta$ \u2013 $\\Sigma$  Readout IC Using ZCB Integrators With an Embedded Resistive Sensor Achieving 1.05-pJ/Conversion Step and a 65-dB PSRR",
        "volume": "27",
        "issue": "4",
        "startPage": "843",
        "endPage": "853",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086382375,
                "preferredName": "Bing Li",
                "firstName": "Bing",
                "lastName": "Li"
            },
            {
                "id": 37086385674,
                "preferredName": "Ji-Ping Na",
                "firstName": "Ji-Ping",
                "lastName": "Na"
            },
            {
                "id": 37086381971,
                "preferredName": "Wei Wang",
                "firstName": "Wei",
                "lastName": "Wang"
            },
            {
                "id": 37086382044,
                "preferredName": "Jia Liu",
                "firstName": "Jia",
                "lastName": "Liu"
            },
            {
                "id": 37086381794,
                "preferredName": "Qian Yang",
                "firstName": "Qian",
                "lastName": "Yang"
            },
            {
                "id": 37270203500,
                "preferredName": "Pui-In Mak",
                "firstName": "Pui-In",
                "lastName": "Mak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2896377",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8651372",
        "articleTitle": "Path-Balanced Logic Design to Realize Block Ciphers Resistant to Power and Timing Attacks",
        "volume": "27",
        "issue": "5",
        "startPage": "1080",
        "endPage": "1092",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37076456300,
                "preferredName": "Partha De",
                "firstName": "Partha",
                "lastName": "De"
            },
            {
                "id": 37298370300,
                "preferredName": "Chittaranjan Mandal",
                "firstName": "Chittaranjan",
                "lastName": "Mandal"
            },
            {
                "id": 37086823224,
                "preferredName": "Udaya Prampalli",
                "firstName": "Udaya",
                "lastName": "Prampalli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2919233",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8742768",
        "articleTitle": "An Efficient Diagnosis-Aware ATPG Procedure to Enhance Diagnosis Resolution and Test Compaction",
        "volume": "27",
        "issue": "9",
        "startPage": "2105",
        "endPage": "2118",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085391939,
                "preferredName": "Cheng-Hung Wu",
                "firstName": "Cheng-Hung",
                "lastName": "Wu"
            },
            {
                "id": 37281497100,
                "preferredName": "Kuen-Jong Lee",
                "firstName": "Kuen-Jong",
                "lastName": "Lee"
            },
            {
                "id": 37276068300,
                "preferredName": "Sudhakar M. Reddy",
                "firstName": "Sudhakar M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2873387",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8495030",
        "articleTitle": "An Analog Model Template Library: Simplifying Chip-Level, Mixed-Signal Design Verification",
        "volume": "27",
        "issue": "1",
        "startPage": "193",
        "endPage": "204",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37534255500,
                "preferredName": "Byong Chan Lim",
                "firstName": "Byong Chan",
                "lastName": "Lim"
            },
            {
                "id": 37270364000,
                "preferredName": "Mark Horowitz",
                "firstName": "Mark",
                "lastName": "Horowitz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2924018",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8759917",
        "articleTitle": "A 24-GHz DCO With High-Amplitude Stabilization and Enhanced Startup Time for Automotive Radar",
        "volume": "27",
        "issue": "10",
        "startPage": "2260",
        "endPage": "2271",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37282245300,
                "preferredName": "Iman Taha",
                "firstName": "Iman",
                "lastName": "Taha"
            },
            {
                "id": 37294908800,
                "preferredName": "Mitra Mirhassani",
                "firstName": "Mitra",
                "lastName": "Mirhassani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2896611",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8657364",
        "articleTitle": "Exploiting Inherent Error Resiliency of Deep Neural Networks to Achieve Extreme Energy Efficiency Through Mixed-Signal Neurons",
        "volume": "27",
        "issue": "6",
        "startPage": "1365",
        "endPage": "1377",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085433724,
                "preferredName": "Baibhab Chatterjee",
                "firstName": "Baibhab",
                "lastName": "Chatterjee"
            },
            {
                "id": 37085624150,
                "preferredName": "Priyadarshini Panda",
                "firstName": "Priyadarshini",
                "lastName": "Panda"
            },
            {
                "id": 37086068992,
                "preferredName": "Shovan Maity",
                "firstName": "Shovan",
                "lastName": "Maity"
            },
            {
                "id": 37088801795,
                "preferredName": "Ayan Biswas",
                "firstName": "Ayan",
                "lastName": "Biswas"
            },
            {
                "id": 37274519700,
                "preferredName": "Kaushik Roy",
                "firstName": "Kaushik",
                "lastName": "Roy"
            },
            {
                "id": 37322064300,
                "preferredName": "Shreyas Sen",
                "firstName": "Shreyas",
                "lastName": "Sen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2920630",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8744261",
        "articleTitle": "Sensing Margin Enhancement Technique Utilizing Boosted Reference Voltage for Low-Voltage and High-Density DRAM",
        "volume": "27",
        "issue": "10",
        "startPage": "2413",
        "endPage": "2422",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086362782,
                "preferredName": "Suk Min Kim",
                "firstName": "Suk Min",
                "lastName": "Kim"
            },
            {
                "id": 37085424797,
                "preferredName": "Byungkyu Song",
                "firstName": "Byungkyu",
                "lastName": "Song"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2925029",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8763925",
        "articleTitle": "Efficient Successive Cancellation Stack Decoder for Polar Codes",
        "volume": "27",
        "issue": "11",
        "startPage": "2608",
        "endPage": "2619",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085869820,
                "preferredName": "Wenqing Song",
                "firstName": "Wenqing",
                "lastName": "Song"
            },
            {
                "id": 37085840288,
                "preferredName": "Huayi Zhou",
                "firstName": "Huayi",
                "lastName": "Zhou"
            },
            {
                "id": 37284274700,
                "preferredName": "Kai Niu",
                "firstName": "Kai",
                "lastName": "Niu"
            },
            {
                "id": 37440503100,
                "preferredName": "Zaichen Zhang",
                "firstName": "Zaichen",
                "lastName": "Zhang"
            },
            {
                "id": 37280704400,
                "preferredName": "Li Li",
                "firstName": "Li",
                "lastName": "Li"
            },
            {
                "id": 37276505600,
                "preferredName": "Xiaohu You",
                "firstName": "Xiaohu",
                "lastName": "You"
            },
            {
                "id": 37085417787,
                "preferredName": "Chuan Zhang",
                "firstName": "Chuan",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2876976",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8528559",
        "articleTitle": "Fully Differential 4-V Output Range 14.5-ENOB Stepwise Ramp Stimulus Generator for On-Chip Static Linearity Test of ADCs",
        "volume": "27",
        "issue": "2",
        "startPage": "281",
        "endPage": "293",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089042931,
                "preferredName": "Guillaume Renaud",
                "firstName": "Guillaume",
                "lastName": "Renaud"
            },
            {
                "id": 37086497545,
                "preferredName": "Mamadou Diallo",
                "firstName": "Mamadou",
                "lastName": "Diallo"
            },
            {
                "id": 37401830900,
                "preferredName": "Manuel J. Barragan",
                "firstName": "Manuel J.",
                "lastName": "Barragan"
            },
            {
                "id": 37273490100,
                "preferredName": "Salvador Mir",
                "firstName": "Salvador",
                "lastName": "Mir"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2889769",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8613885",
        "articleTitle": "Dual-Channel Multiplier for Piecewise-Polynomial Function Evaluation for Low-Power 3-D Graphics",
        "volume": "27",
        "issue": "4",
        "startPage": "790",
        "endPage": "798",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086081081,
                "preferredName": "Dina M. Ellaithy",
                "firstName": "Dina M.",
                "lastName": "Ellaithy"
            },
            {
                "id": 38271339900,
                "preferredName": "Magdy A. El-Moursy",
                "firstName": "Magdy A.",
                "lastName": "El-Moursy"
            },
            {
                "id": 37287260800,
                "preferredName": "Amal Zaki",
                "firstName": "Amal",
                "lastName": "Zaki"
            },
            {
                "id": 37284095400,
                "preferredName": "Abdelhalim Zekry",
                "firstName": "Abdelhalim",
                "lastName": "Zekry"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2899894",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8662786",
        "articleTitle": "A Restore-Free Mode for MLC STT-RAM Caches",
        "volume": "27",
        "issue": "6",
        "startPage": "1465",
        "endPage": "1469",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086840235,
                "preferredName": "Muhammad Avais Qureshi",
                "firstName": "Muhammad Avais",
                "lastName": "Qureshi"
            },
            {
                "id": 37085665405,
                "preferredName": "Hyeonggyu Kim",
                "firstName": "Hyeonggyu",
                "lastName": "Kim"
            },
            {
                "id": 38183925200,
                "preferredName": "Soontae Kim",
                "firstName": "Soontae",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2908964",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8698452",
        "articleTitle": "Hardware Trojan Detection Using Reconfigurable Assertion Checkers",
        "volume": "27",
        "issue": "7",
        "startPage": "1575",
        "endPage": "1586",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37298468100,
                "preferredName": "Uthman Alsaiari",
                "firstName": "Uthman",
                "lastName": "Alsaiari"
            },
            {
                "id": 37269473000,
                "preferredName": "Fayez Gebali",
                "firstName": "Fayez",
                "lastName": "Gebali"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2901291",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8667706",
        "articleTitle": "Charge-Recycling-Based Redundant Write Prevention Technique for Low-Power SOT-MRAM",
        "volume": "27",
        "issue": "6",
        "startPage": "1343",
        "endPage": "1352",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085491880,
                "preferredName": "Gyuseong Kang",
                "firstName": "Gyuseong",
                "lastName": "Kang"
            },
            {
                "id": 37281005700,
                "preferredName": "Jongsun Park",
                "firstName": "Jongsun",
                "lastName": "Park"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2888625",
        "publicationYear": "2019",
        "publicationDate": "March 2019",
        "articleNumber": "8602454",
        "articleTitle": "A Full Digital Fractional- $N$  TAF-FLL for Digital Applications: Demonstration of the Principle of a Frequency-Locked Loop Built on Time-Average-Frequency",
        "volume": "27",
        "issue": "3",
        "startPage": "524",
        "endPage": "534",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38286774000,
                "preferredName": "Liming Xiu",
                "firstName": "Liming",
                "lastName": "Xiu"
            },
            {
                "id": 37086690280,
                "preferredName": "Xiangye Wei",
                "firstName": "Xiangye",
                "lastName": "Wei"
            },
            {
                "id": 37086689027,
                "preferredName": "Yuhai Ma",
                "firstName": "Yuhai",
                "lastName": "Ma"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2910202",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8705013",
        "articleTitle": "432 nW per Channel 130 nV/rtHz ECG Acquisition Front End With Multifrequency Chopping",
        "volume": "27",
        "issue": "9",
        "startPage": "2021",
        "endPage": "2032",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085382674,
                "preferredName": "Prathamesh Khatavkar",
                "firstName": "Prathamesh",
                "lastName": "Khatavkar"
            },
            {
                "id": 37270157300,
                "preferredName": "Sankaran Aniruddhan",
                "firstName": "Sankaran",
                "lastName": "Aniruddhan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2915358",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8726399",
        "articleTitle": "A Study of Read Margin Enhancement for 3T2R Nonvolatile TCAM Using Adaptive Bias Training",
        "volume": "27",
        "issue": "8",
        "startPage": "1840",
        "endPage": "1850",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086499517,
                "preferredName": "Jisu Min",
                "firstName": "Jisu",
                "lastName": "Min"
            },
            {
                "id": 37086498421,
                "preferredName": "Cheol Kim",
                "firstName": "Cheol",
                "lastName": "Kim"
            },
            {
                "id": 37085616173,
                "preferredName": "Sung-Yong Kim",
                "firstName": "Sung-Yong",
                "lastName": "Kim"
            },
            {
                "id": 37067922800,
                "preferredName": "Kee-Won Kwon",
                "firstName": "Kee-Won",
                "lastName": "Kwon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2929710",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8789523",
        "articleTitle": "Analysis of Security of Split Manufacturing Using Machine Learning",
        "volume": "27",
        "issue": "12",
        "startPage": "2767",
        "endPage": "2780",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087101793,
                "preferredName": "Wei Zeng",
                "firstName": "Wei",
                "lastName": "Zeng"
            },
            {
                "id": 37086339635,
                "preferredName": "Boyu Zhang",
                "firstName": "Boyu",
                "lastName": "Zhang"
            },
            {
                "id": 37285021400,
                "preferredName": "Azadeh Davoodi",
                "firstName": "Azadeh",
                "lastName": "Davoodi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2888958",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8607103",
        "articleTitle": "SLECTS: Slew-Driven Clock Tree Synthesis",
        "volume": "27",
        "issue": "4",
        "startPage": "864",
        "endPage": "874",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085514927,
                "preferredName": "Weicheng Liu",
                "firstName": "Weicheng",
                "lastName": "Liu"
            },
            {
                "id": 38529370000,
                "preferredName": "Can Sitik",
                "firstName": "Can",
                "lastName": "Sitik"
            },
            {
                "id": 37296015600,
                "preferredName": "Emre Salman",
                "firstName": "Emre",
                "lastName": "Salman"
            },
            {
                "id": 37265611900,
                "preferredName": "Baris Taskin",
                "firstName": "Baris",
                "lastName": "Taskin"
            },
            {
                "id": 37283478500,
                "preferredName": "Savithri Sundareswaran",
                "firstName": "Savithri",
                "lastName": "Sundareswaran"
            },
            {
                "id": 37086803002,
                "preferredName": "Benjamin Huang",
                "firstName": "Benjamin",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2894656",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8648246",
        "articleTitle": "Architecture Optimization and Performance Comparison of Nonce-Misuse-Resistant Authenticated Encryption Algorithms",
        "volume": "27",
        "issue": "5",
        "startPage": "1053",
        "endPage": "1066",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086012880,
                "preferredName": "Sandhya Koteshwara",
                "firstName": "Sandhya",
                "lastName": "Koteshwara"
            },
            {
                "id": 37086009058,
                "preferredName": "Amitabh Das",
                "firstName": "Amitabh",
                "lastName": "Das"
            },
            {
                "id": 37274270400,
                "preferredName": "Keshab K. Parhi",
                "firstName": "Keshab K.",
                "lastName": "Parhi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2912421",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8710004",
        "articleTitle": "Analysis and Design of a Large Dither Injection Circuit for Improving Linearity in Pipelined ADCs",
        "volume": "27",
        "issue": "9",
        "startPage": "2008",
        "endPage": "2020",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086695131,
                "preferredName": "Congyi Zhu",
                "firstName": "Congyi",
                "lastName": "Zhu"
            },
            {
                "id": 37605364900,
                "preferredName": "Renrong Liang",
                "firstName": "Renrong",
                "lastName": "Liang"
            },
            {
                "id": 38247795900,
                "preferredName": "Jun Lin",
                "firstName": "Jun",
                "lastName": "Lin"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            },
            {
                "id": 37280704400,
                "preferredName": "Li Li",
                "firstName": "Li",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2904197",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8674834",
        "articleTitle": "A Comprehensive Framework for Parametric Failure Modeling and Yield Analysis of STT-MRAM",
        "volume": "27",
        "issue": "7",
        "startPage": "1697",
        "endPage": "1710",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086014758,
                "preferredName": "Sarath Mohanachandran Nair",
                "firstName": "Sarath Mohanachandran",
                "lastName": "Nair"
            },
            {
                "id": 37085431012,
                "preferredName": "Rajendra Bishnoi",
                "firstName": "Rajendra",
                "lastName": "Bishnoi"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2918768",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8753549",
        "articleTitle": "Modeling and Detectability of Full Open Gate Defects in FinFET Technology",
        "volume": "27",
        "issue": "9",
        "startPage": "2180",
        "endPage": "2190",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085822386,
                "preferredName": "Freddy Forero",
                "firstName": "Freddy",
                "lastName": "Forero"
            },
            {
                "id": 37540617100,
                "preferredName": "Hector Villacorta",
                "firstName": "Hector",
                "lastName": "Villacorta"
            },
            {
                "id": 37273425400,
                "preferredName": "Michel Renovell",
                "firstName": "Michel",
                "lastName": "Renovell"
            },
            {
                "id": 37273615800,
                "preferredName": "Victor Champac",
                "firstName": "Victor",
                "lastName": "Champac"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2921249",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8746699",
        "articleTitle": "Efficient Compression-Based Line Buffer Design for Image/Video Processing Circuits",
        "volume": "27",
        "issue": "10",
        "startPage": "2423",
        "endPage": "2433",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086590888,
                "preferredName": "Hang Wang",
                "firstName": "Hang",
                "lastName": "Wang"
            },
            {
                "id": 37086882394,
                "preferredName": "Tiancheng Wang",
                "firstName": "Tiancheng",
                "lastName": "Wang"
            },
            {
                "id": 38240629000,
                "preferredName": "Longjun Liu",
                "firstName": "Longjun",
                "lastName": "Liu"
            },
            {
                "id": 37596251500,
                "preferredName": "Hongbin Sun",
                "firstName": "Hongbin",
                "lastName": "Sun"
            },
            {
                "id": 37271536700,
                "preferredName": "Nanning Zheng",
                "firstName": "Nanning",
                "lastName": "Zheng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2913207",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8713420",
        "articleTitle": "An Adaptive Thermal-Aware ECC Scheme for Reliable STT-MRAM LLC Design",
        "volume": "27",
        "issue": "8",
        "startPage": "1851",
        "endPage": "1860",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085475392,
                "preferredName": "Bi Wu",
                "firstName": "Bi",
                "lastName": "Wu"
            },
            {
                "id": 37086272167,
                "preferredName": "Beibei Zhang",
                "firstName": "Beibei",
                "lastName": "Zhang"
            },
            {
                "id": 37085377171,
                "preferredName": "Yuanqing Cheng",
                "firstName": "Yuanqing",
                "lastName": "Cheng"
            },
            {
                "id": 37859959900,
                "preferredName": "Ying Wang",
                "firstName": "Ying",
                "lastName": "Wang"
            },
            {
                "id": 37086330412,
                "preferredName": "Dijun Liu",
                "firstName": "Dijun",
                "lastName": "Liu"
            },
            {
                "id": 37536930400,
                "preferredName": "Weisheng Zhao",
                "firstName": "Weisheng",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2903116",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8672940",
        "articleTitle": "Analysis, Comparison, and Experimental Validation of a Class AB Voltage Follower With Enhanced Bandwidth and Slew Rate",
        "volume": "27",
        "issue": "6",
        "startPage": "1353",
        "endPage": "1364",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086492315,
                "preferredName": "Anindita Paul",
                "firstName": "Anindita",
                "lastName": "Paul"
            },
            {
                "id": 38267435100,
                "preferredName": "Jaime Ram\u00edrez-Angulo",
                "firstName": "Jaime",
                "lastName": "Ram\u00edrez-Angulo"
            },
            {
                "id": 37275503200,
                "preferredName": "Antonio Torralba",
                "firstName": "Antonio",
                "lastName": "Torralba"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2923004",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8753546",
        "articleTitle": "Framework for Fast Memory Authentication Using Dynamically Skewed Integrity Tree",
        "volume": "27",
        "issue": "10",
        "startPage": "2331",
        "endPage": "2343",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086119808,
                "preferredName": "Saru Vig",
                "firstName": "Saru",
                "lastName": "Vig"
            },
            {
                "id": 37086378349,
                "preferredName": "Rohan Juneja",
                "firstName": "Rohan",
                "lastName": "Juneja"
            },
            {
                "id": 38468919100,
                "preferredName": "Guiyuan Jiang",
                "firstName": "Guiyuan",
                "lastName": "Jiang"
            },
            {
                "id": 37332707100,
                "preferredName": "Siew-Kei Lam",
                "firstName": "Siew-Kei",
                "lastName": "Lam"
            },
            {
                "id": 37085800053,
                "preferredName": "Changhai Ou",
                "firstName": "Changhai",
                "lastName": "Ou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2876856",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8537957",
        "articleTitle": "A Continuous-Time Replication Strategy for Efficient Multicast in Asynchronous NoCs",
        "volume": "27",
        "issue": "2",
        "startPage": "350",
        "endPage": "363",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37396947200,
                "preferredName": "Kshitij Bhardwaj",
                "firstName": "Kshitij",
                "lastName": "Bhardwaj"
            },
            {
                "id": 37278359300,
                "preferredName": "Steven M. Nowick",
                "firstName": "Steven M.",
                "lastName": "Nowick"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2925932",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8768076",
        "articleTitle": "Application-Dependent Testing of FPGA Interconnect Network",
        "volume": "27",
        "issue": "10",
        "startPage": "2296",
        "endPage": "2304",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086510525,
                "preferredName": "Shukla Banik",
                "firstName": "Shukla",
                "lastName": "Banik"
            },
            {
                "id": 37307422100,
                "preferredName": "Suchismita Roy",
                "firstName": "Suchismita",
                "lastName": "Roy"
            },
            {
                "id": 37533223600,
                "preferredName": "Bibhash Sen",
                "firstName": "Bibhash",
                "lastName": "Sen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2920910",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8746678",
        "articleTitle": "A Digital LDO Regulator With a Self-Clocking Burst Logic for Ultralow Power Applications",
        "volume": "27",
        "issue": "10",
        "startPage": "2237",
        "endPage": "2245",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085697229,
                "preferredName": "Seong Jin Yun",
                "firstName": "Seong Jin",
                "lastName": "Yun"
            },
            {
                "id": 37087014618,
                "preferredName": "Jiseong Lee",
                "firstName": "Jiseong",
                "lastName": "Lee"
            },
            {
                "id": 37087014902,
                "preferredName": "Yun Chan Im",
                "firstName": "Yun Chan",
                "lastName": "Im"
            },
            {
                "id": 37085377797,
                "preferredName": "Yong Sin Kim",
                "firstName": "Yong Sin",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2906680",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8698466",
        "articleTitle": "Design and Analysis of  $D$ -Band On-Chip Modulator and Signal Source Based on Split-Ring Resonator",
        "volume": "27",
        "issue": "7",
        "startPage": "1513",
        "endPage": "1526",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085384398,
                "preferredName": "Yuan Liang",
                "firstName": "Yuan",
                "lastName": "Liang"
            },
            {
                "id": 37408579300,
                "preferredName": "Chirn Chye Boon",
                "firstName": "Chirn Chye",
                "lastName": "Boon"
            },
            {
                "id": 37085813954,
                "preferredName": "Chenyang Li",
                "firstName": "Chenyang",
                "lastName": "Li"
            },
            {
                "id": 37086047232,
                "preferredName": "Xiao-Lan Tang",
                "firstName": "Xiao-Lan",
                "lastName": "Tang"
            },
            {
                "id": 37085862277,
                "preferredName": "Herman Jalli Ng",
                "firstName": "Herman Jalli",
                "lastName": "Ng"
            },
            {
                "id": 37400279800,
                "preferredName": "Dietmar Kissinger",
                "firstName": "Dietmar",
                "lastName": "Kissinger"
            },
            {
                "id": 37086427302,
                "preferredName": "Yong Wang",
                "firstName": "Yong",
                "lastName": "Wang"
            },
            {
                "id": 37085341304,
                "preferredName": "Qingfeng Zhang",
                "firstName": "Qingfeng",
                "lastName": "Zhang"
            },
            {
                "id": 37275013000,
                "preferredName": "Hao Yu",
                "firstName": "Hao",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2912504",
        "publicationYear": "2019",
        "publicationDate": "Sept. 2019",
        "articleNumber": "8706684",
        "articleTitle": "A Linearity-Enhanced 10-Bit 160-MS/s SAR ADC With Low-Noise Comparator Technique",
        "volume": "27",
        "issue": "9",
        "startPage": "1990",
        "endPage": "1997",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086379547,
                "preferredName": "Daiguo Xu",
                "firstName": "Daiguo",
                "lastName": "Xu"
            },
            {
                "id": 37086952394,
                "preferredName": "Hequan Jiang",
                "firstName": "Hequan",
                "lastName": "Jiang"
            },
            {
                "id": 37085470184,
                "preferredName": "Lei Qiu",
                "firstName": "Lei",
                "lastName": "Qiu"
            },
            {
                "id": 37086951202,
                "preferredName": "Xiaoquan Yu",
                "firstName": "Xiaoquan",
                "lastName": "Yu"
            },
            {
                "id": 37086456956,
                "preferredName": "Jianan Wang",
                "firstName": "Jianan",
                "lastName": "Wang"
            },
            {
                "id": 37086456696,
                "preferredName": "Zhengping Zhang",
                "firstName": "Zhengping",
                "lastName": "Zhang"
            },
            {
                "id": 37085443063,
                "preferredName": "Can Zhu",
                "firstName": "Can",
                "lastName": "Zhu"
            },
            {
                "id": 37086379663,
                "preferredName": "Shiliu Xu",
                "firstName": "Shiliu",
                "lastName": "Xu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2926788",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8779595",
        "articleTitle": "Resource Efficient Metering Scheme for Protecting SoC FPGA Device and IPs in IoT Applications",
        "volume": "27",
        "issue": "10",
        "startPage": "2284",
        "endPage": "2295",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087015995,
                "preferredName": "J. Kokila",
                "firstName": "J.",
                "lastName": "Kokila"
            },
            {
                "id": 38192307400,
                "preferredName": "N. Ramasubramanian",
                "firstName": "N.",
                "lastName": "Ramasubramanian"
            },
            {
                "id": 37611714100,
                "preferredName": "Nagi Naganathan",
                "firstName": "Nagi",
                "lastName": "Naganathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2898873",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8695859",
        "articleTitle": "Fully Implantable Cochlear Implant Interface Electronics With 51.2- $\\mu$ W Front-End Circuit",
        "volume": "27",
        "issue": "7",
        "startPage": "1504",
        "endPage": "1512",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38568412600,
                "preferredName": "Hasan Ulu\u015fan",
                "firstName": "Hasan",
                "lastName": "Ulu\u015fan"
            },
            {
                "id": 37888987700,
                "preferredName": "Salar Chamanian",
                "firstName": "Salar",
                "lastName": "Chamanian"
            },
            {
                "id": 37086871681,
                "preferredName": "Bedirhan \u0130lik",
                "firstName": "Bedirhan",
                "lastName": "\u0130lik"
            },
            {
                "id": 37282763900,
                "preferredName": "Ali Muhtaro\u011flu",
                "firstName": "Ali",
                "lastName": "Muhtaro\u011flu"
            },
            {
                "id": 37265305800,
                "preferredName": "Haluk K\u00fclah",
                "firstName": "Haluk",
                "lastName": "K\u00fclah"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2881249",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8573900",
        "articleTitle": "\u00b10.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers",
        "volume": "27",
        "issue": "4",
        "startPage": "830",
        "endPage": "842",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37541466700,
                "preferredName": "Shirin Pourashraf",
                "firstName": "Shirin",
                "lastName": "Pourashraf"
            },
            {
                "id": 38267435100,
                "preferredName": "Jaime Ram\u00edrez-Angulo",
                "firstName": "Jaime",
                "lastName": "Ram\u00edrez-Angulo"
            },
            {
                "id": 37086804000,
                "preferredName": "Jos\u00e9 Mar\u00eda Hinojo Montero",
                "firstName": "Jos\u00e9 Mar\u00eda",
                "lastName": "Hinojo Montero"
            },
            {
                "id": 38354296300,
                "preferredName": "Ram\u00f3n Gonz\u00e1lez-Carvajal",
                "firstName": "Ram\u00f3n",
                "lastName": "Gonz\u00e1lez-Carvajal"
            },
            {
                "id": 37270091500,
                "preferredName": "Antonio J. Lopez-Martin",
                "firstName": "Antonio J.",
                "lastName": "Lopez-Martin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2867215",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8472792",
        "articleTitle": "An All-Digital Time-Domain Smart Temperature Sensor With a Cost-Efficient Curvature Correction",
        "volume": "27",
        "issue": "1",
        "startPage": "29",
        "endPage": "36",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37293081900,
                "preferredName": "Chun-Chi Chen",
                "firstName": "Chun-Chi",
                "lastName": "Chen"
            },
            {
                "id": 37336923100,
                "preferredName": "Chao-Lieh Chen",
                "firstName": "Chao-Lieh",
                "lastName": "Chen"
            },
            {
                "id": 37086566860,
                "preferredName": "Yi Lin",
                "firstName": "Yi",
                "lastName": "Lin"
            },
            {
                "id": 37086570458,
                "preferredName": "Song-Quan You",
                "firstName": "Song-Quan",
                "lastName": "You"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2902881",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8678671",
        "articleTitle": "Parametric and Functional Degradation Analysis of Complete 14-nm FinFET SRAM",
        "volume": "27",
        "issue": "6",
        "startPage": "1308",
        "endPage": "1321",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086040312,
                "preferredName": "Daniel Kraak",
                "firstName": "Daniel",
                "lastName": "Kraak"
            },
            {
                "id": 37599792100,
                "preferredName": "Mottaqiallah Taouil",
                "firstName": "Mottaqiallah",
                "lastName": "Taouil"
            },
            {
                "id": 38109224600,
                "preferredName": "Innocent Agbo",
                "firstName": "Innocent",
                "lastName": "Agbo"
            },
            {
                "id": 37273368500,
                "preferredName": "Said Hamdioui",
                "firstName": "Said",
                "lastName": "Hamdioui"
            },
            {
                "id": 38543014200,
                "preferredName": "Pieter Weckx",
                "firstName": "Pieter",
                "lastName": "Weckx"
            },
            {
                "id": 37572970500,
                "preferredName": "Stefan Cosemans",
                "firstName": "Stefan",
                "lastName": "Cosemans"
            },
            {
                "id": 37275971400,
                "preferredName": "Francky Catthoor",
                "firstName": "Francky",
                "lastName": "Catthoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2878017",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8528883",
        "articleTitle": "CMOS First-Order All-Pass Filter With 2-Hz Pole Frequency",
        "volume": "27",
        "issue": "2",
        "startPage": "294",
        "endPage": "303",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086492315,
                "preferredName": "Anindita Paul",
                "firstName": "Anindita",
                "lastName": "Paul"
            },
            {
                "id": 38267435100,
                "preferredName": "Jaime Ram\u00edrez-Angulo",
                "firstName": "Jaime",
                "lastName": "Ram\u00edrez-Angulo"
            },
            {
                "id": 37270091500,
                "preferredName": "Antonio J. Lopez-Martin",
                "firstName": "Antonio J.",
                "lastName": "Lopez-Martin"
            },
            {
                "id": 38354296300,
                "preferredName": "Ram\u00f3n Gonzalez Carvajal",
                "firstName": "Ram\u00f3n",
                "lastName": "Gonzalez Carvajal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2908875",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8695850",
        "articleTitle": "A Dead-Beat-Controlled Fast-Transient-Response Buck Converter With Active Pseudo-Current-Sensing Techniques",
        "volume": "27",
        "issue": "8",
        "startPage": "1751",
        "endPage": "1759",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280667500,
                "preferredName": "Jiann-Jong Chen",
                "firstName": "Jiann-Jong",
                "lastName": "Chen"
            },
            {
                "id": 37275285800,
                "preferredName": "Yuh-Shyan Hwang",
                "firstName": "Yuh-Shyan",
                "lastName": "Hwang"
            },
            {
                "id": 37086919766,
                "preferredName": "Jun-Yi Lin",
                "firstName": "Jun-Yi",
                "lastName": "Lin"
            },
            {
                "id": 37085350872,
                "preferredName": "Yitsen Ku",
                "firstName": "Yitsen",
                "lastName": "Ku"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2925971",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8765618",
        "articleTitle": "Postbond Test of Through-Silicon Vias With Resistive Open Defects",
        "volume": "27",
        "issue": "11",
        "startPage": "2596",
        "endPage": "2607",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38276190200,
                "preferredName": "Rosa Rodr\u00edguez-Monta\u00f1\u00e9s",
                "firstName": "Rosa",
                "lastName": "Rodr\u00edguez-Monta\u00f1\u00e9s"
            },
            {
                "id": 38275234100,
                "preferredName": "Daniel Arum\u00ed",
                "firstName": "Daniel",
                "lastName": "Arum\u00ed"
            },
            {
                "id": 37273619400,
                "preferredName": "Joan Figueras",
                "firstName": "Joan",
                "lastName": "Figueras"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2902215",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8667421",
        "articleTitle": "Low Leakage Clock Tree With Dual-Threshold- Voltage Split Input\u2013Output Repeaters",
        "volume": "27",
        "issue": "7",
        "startPage": "1537",
        "endPage": "1547",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086871732,
                "preferredName": "Anil Kumar Gundu",
                "firstName": "Anil",
                "lastName": "Kumar Gundu"
            },
            {
                "id": 37267138900,
                "preferredName": "Volkan Kursun",
                "firstName": "Volkan",
                "lastName": "Kursun"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2927375",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8771380",
        "articleTitle": "A 3.89-GOPS/mW Scalable Recurrent Neural Network Processor With Improved Efficiency on Memory and Computation",
        "volume": "27",
        "issue": "12",
        "startPage": "2939",
        "endPage": "2943",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086398392,
                "preferredName": "Jiaquan Wu",
                "firstName": "Jiaquan",
                "lastName": "Wu"
            },
            {
                "id": 37086862955,
                "preferredName": "Feiteng Li",
                "firstName": "Feiteng",
                "lastName": "Li"
            },
            {
                "id": 37085381422,
                "preferredName": "Zhijian Chen",
                "firstName": "Zhijian",
                "lastName": "Chen"
            },
            {
                "id": 37085778394,
                "preferredName": "Xiaoyan Xiang",
                "firstName": "Xiaoyan",
                "lastName": "Xiang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2870858",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8480117",
        "articleTitle": "A Method to Reduce the Effect on Image Quality Caused by Resistance of Column Bus",
        "volume": "27",
        "issue": "1",
        "startPage": "173",
        "endPage": "181",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37577831800,
                "preferredName": "Jiangtao Xu",
                "firstName": "Jiangtao",
                "lastName": "Xu"
            },
            {
                "id": 37086567403,
                "preferredName": "Wei Li",
                "firstName": "Wei",
                "lastName": "Li"
            },
            {
                "id": 37085670429,
                "preferredName": "Kaiming Nie",
                "firstName": "Kaiming",
                "lastName": "Nie"
            },
            {
                "id": 37085733626,
                "preferredName": "Liqiang Han",
                "firstName": "Liqiang",
                "lastName": "Han"
            },
            {
                "id": 37086568619,
                "preferredName": "Xiyang Zhao",
                "firstName": "Xiyang",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2908087",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8693864",
        "articleTitle": "Guided GA-Based Multiobjective Optimization of Placement and Assignment of TSVs in 3-D ICs",
        "volume": "27",
        "issue": "8",
        "startPage": "1742",
        "endPage": "1750",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38287233000,
                "preferredName": "Debasri Saha",
                "firstName": "Debasri",
                "lastName": "Saha"
            },
            {
                "id": 38272422400,
                "preferredName": "Susmita Sur-Kolay",
                "firstName": "Susmita",
                "lastName": "Sur-Kolay"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2930892",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8798879",
        "articleTitle": "A Dual-Output Step-Down Switched-Capacitor Voltage Regulator With a Flying Capacitor Crossing Technique for Enhanced Power Efficiency",
        "volume": "27",
        "issue": "12",
        "startPage": "2861",
        "endPage": "2871",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085535778,
                "preferredName": "Wookpyo Hong",
                "firstName": "Wookpyo",
                "lastName": "Hong"
            },
            {
                "id": 37086038460,
                "preferredName": "Bai Nguyen",
                "firstName": "Bai",
                "lastName": "Nguyen"
            },
            {
                "id": 37086369423,
                "preferredName": "Zhiyuan Zhou",
                "firstName": "Zhiyuan",
                "lastName": "Zhou"
            },
            {
                "id": 37085440786,
                "preferredName": "Nghia Tang",
                "firstName": "Nghia",
                "lastName": "Tang"
            },
            {
                "id": 37085528710,
                "preferredName": "Jonghoon Kim",
                "firstName": "Jonghoon",
                "lastName": "Kim"
            },
            {
                "id": 37282777300,
                "preferredName": "Partha Pratim Pande",
                "firstName": "Partha Pratim",
                "lastName": "Pande"
            },
            {
                "id": 37278448100,
                "preferredName": "Deukhyoun Heo",
                "firstName": "Deukhyoun",
                "lastName": "Heo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2890601",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8618608",
        "articleTitle": "Determining Application-Specific Knowledge for Improving Robustness of Sequential Circuits",
        "volume": "27",
        "issue": "4",
        "startPage": "875",
        "endPage": "887",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085849139,
                "preferredName": "Sebastian Huhn",
                "firstName": "Sebastian",
                "lastName": "Huhn"
            },
            {
                "id": 37594627400,
                "preferredName": "Stefan Frehse",
                "firstName": "Stefan",
                "lastName": "Frehse"
            },
            {
                "id": 37308070900,
                "preferredName": "Robert Wille",
                "firstName": "Robert",
                "lastName": "Wille"
            },
            {
                "id": 37276502700,
                "preferredName": "Rolf Drechsler",
                "firstName": "Rolf",
                "lastName": "Drechsler"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2894751",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8648304",
        "articleTitle": "Energy-Efficient and Calibration-Aware Fourier-Domain OCT Imaging Processor",
        "volume": "27",
        "issue": "6",
        "startPage": "1390",
        "endPage": "1403",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37394791100,
                "preferredName": "Song-Nien Tang",
                "firstName": "Song-Nien",
                "lastName": "Tang"
            },
            {
                "id": 37543281900,
                "preferredName": "Fu-Chiang Jan",
                "firstName": "Fu-Chiang",
                "lastName": "Jan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2889079",
        "publicationYear": "2019",
        "publicationDate": "April 2019",
        "articleNumber": "8613813",
        "articleTitle": "EM-Aware and Lifetime-Constrained Optimization for Multisegment Power Grid Networks",
        "volume": "27",
        "issue": "4",
        "startPage": "940",
        "endPage": "953",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086278040,
                "preferredName": "Han Zhou",
                "firstName": "Han",
                "lastName": "Zhou"
            },
            {
                "id": 37085835987,
                "preferredName": "Zeyu Sun",
                "firstName": "Zeyu",
                "lastName": "Sun"
            },
            {
                "id": 37085890081,
                "preferredName": "Sheriff Sadiqbatcha",
                "firstName": "Sheriff",
                "lastName": "Sadiqbatcha"
            },
            {
                "id": 37278041200,
                "preferredName": "Naehyuck Chang",
                "firstName": "Naehyuck",
                "lastName": "Chang"
            },
            {
                "id": 37279974400,
                "preferredName": "Sheldon X.-D. Tan",
                "firstName": "Sheldon X.-D.",
                "lastName": "Tan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2874079",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8502926",
        "articleTitle": "Dynamic Partial Reconfiguration of Customized Single-Row Accelerators",
        "volume": "27",
        "issue": "1",
        "startPage": "116",
        "endPage": "125",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089272594,
                "preferredName": "Nuno M. C. Paulino",
                "firstName": "Nuno M. C.",
                "lastName": "Paulino"
            },
            {
                "id": 37089259698,
                "preferredName": "Jo\u00e3o Canas Ferreira",
                "firstName": "Jo\u00e3o Canas",
                "lastName": "Ferreira"
            },
            {
                "id": 37288124600,
                "preferredName": "Jo\u00e3o M. P. Cardoso",
                "firstName": "Jo\u00e3o M. P.",
                "lastName": "Cardoso"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2914395",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8718817",
        "articleTitle": "Stability of On-Chip Power Delivery Systems With Multiple Low-Dropout Regulators",
        "volume": "27",
        "issue": "8",
        "startPage": "1779",
        "endPage": "1789",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085834379,
                "preferredName": "Albert Ciprut",
                "firstName": "Albert",
                "lastName": "Ciprut"
            },
            {
                "id": 37271493500,
                "preferredName": "Eby G. Friedman",
                "firstName": "Eby G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2874259",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8510912",
        "articleTitle": "Power-Efficient Gm-C DSMs With High Immunity to Aliasing, Clock Jitter, and ISI",
        "volume": "27",
        "issue": "2",
        "startPage": "337",
        "endPage": "349",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086214199,
                "preferredName": "Yang Zhang",
                "firstName": "Yang",
                "lastName": "Zhang"
            },
            {
                "id": 37061803200,
                "preferredName": "Debajit Basak",
                "firstName": "Debajit",
                "lastName": "Basak"
            },
            {
                "id": 37270102800,
                "preferredName": "Kong-Pang Pun",
                "firstName": "Kong-Pang",
                "lastName": "Pun"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2874709",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8515228",
        "articleTitle": "Fault-Tolerant Inverters for Reliable Photovoltaic Systems",
        "volume": "27",
        "issue": "1",
        "startPage": "20",
        "endPage": "28",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273956700,
                "preferredName": "Martin Oma\u00f1a",
                "firstName": "Martin",
                "lastName": "Oma\u00f1a"
            },
            {
                "id": 37085780893,
                "preferredName": "Alessandro Fiore",
                "firstName": "Alessandro",
                "lastName": "Fiore"
            },
            {
                "id": 37086567738,
                "preferredName": "Marco Mongitore",
                "firstName": "Marco",
                "lastName": "Mongitore"
            },
            {
                "id": 37279994900,
                "preferredName": "Cecilia Metra",
                "firstName": "Cecilia",
                "lastName": "Metra"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2878563",
        "publicationYear": "2019",
        "publicationDate": "Feb. 2019",
        "articleNumber": "8536912",
        "articleTitle": "A 100-mV\u20132.5-V Burst Mode Constant on-Time- Controlled Battery Charger With 92% Peak Efficiency and Integrated FOCV Technique",
        "volume": "27",
        "issue": "2",
        "startPage": "430",
        "endPage": "443",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085854386,
                "preferredName": "Murali K. Rajendran",
                "firstName": "Murali K.",
                "lastName": "Rajendran"
            },
            {
                "id": 37085842746,
                "preferredName": "V. Priya",
                "firstName": "V.",
                "lastName": "Priya"
            },
            {
                "id": 37085728310,
                "preferredName": "Shourya Kansal",
                "firstName": "Shourya",
                "lastName": "Kansal"
            },
            {
                "id": 38255907300,
                "preferredName": "Gajendranath Chowdary",
                "firstName": "Gajendranath",
                "lastName": "Chowdary"
            },
            {
                "id": 37532574700,
                "preferredName": "Ashudeb Dutta",
                "firstName": "Ashudeb",
                "lastName": "Dutta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2924686",
        "publicationYear": "2019",
        "publicationDate": "Nov. 2019",
        "articleNumber": "8760584",
        "articleTitle": "Digital Amplifier: A Power-Efficient and Process-Scaling Amplifier for Switched Capacitor Circuits",
        "volume": "27",
        "issue": "11",
        "startPage": "2575",
        "endPage": "2586",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38496594300,
                "preferredName": "Kentaro Yoshioka",
                "firstName": "Kentaro",
                "lastName": "Yoshioka"
            },
            {
                "id": 37085870441,
                "preferredName": "Tomohiko Sugimoto",
                "firstName": "Tomohiko",
                "lastName": "Sugimoto"
            },
            {
                "id": 37086149125,
                "preferredName": "Naoya Waki",
                "firstName": "Naoya",
                "lastName": "Waki"
            },
            {
                "id": 37086145028,
                "preferredName": "Sinnyoung Kim",
                "firstName": "Sinnyoung",
                "lastName": "Kim"
            },
            {
                "id": 37293729700,
                "preferredName": "Daisuke Kurose",
                "firstName": "Daisuke",
                "lastName": "Kurose"
            },
            {
                "id": 37556761800,
                "preferredName": "Hirotomo Ishii",
                "firstName": "Hirotomo",
                "lastName": "Ishii"
            },
            {
                "id": 37300195000,
                "preferredName": "Masanori Furuta",
                "firstName": "Masanori",
                "lastName": "Furuta"
            },
            {
                "id": 37653699000,
                "preferredName": "Akihide Sai",
                "firstName": "Akihide",
                "lastName": "Sai"
            },
            {
                "id": 37282491100,
                "preferredName": "Hiroki Ishikuro",
                "firstName": "Hiroki",
                "lastName": "Ishikuro"
            },
            {
                "id": 37275503000,
                "preferredName": "Tetsuro Itakura",
                "firstName": "Tetsuro",
                "lastName": "Itakura"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2870482",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8478837",
        "articleTitle": "TSV Prebond Test Method Based on Switched Capacitors",
        "volume": "27",
        "issue": "1",
        "startPage": "205",
        "endPage": "218",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086549816,
                "preferredName": "Xu Fang",
                "firstName": "Xu",
                "lastName": "Fang"
            },
            {
                "id": 38239727500,
                "preferredName": "Yang Yu",
                "firstName": "Yang",
                "lastName": "Yu"
            },
            {
                "id": 37559079500,
                "preferredName": "Xiyuan Peng",
                "firstName": "Xiyuan",
                "lastName": "Peng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2918385",
        "publicationYear": "2019",
        "publicationDate": "Oct. 2019",
        "articleNumber": "8734763",
        "articleTitle": "A Novel Hybrid DRAM/STT-RAM Last-Level-Cache Architecture for Performance, Energy, and Endurance Enhancement",
        "volume": "27",
        "issue": "10",
        "startPage": "2375",
        "endPage": "2386",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38062375700,
                "preferredName": "Fazal Hameed",
                "firstName": "Fazal",
                "lastName": "Hameed"
            },
            {
                "id": 37392054300,
                "preferredName": "Jeronimo Castrillon",
                "firstName": "Jeronimo",
                "lastName": "Castrillon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2867833",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8478776",
        "articleTitle": "Regularity-Aware Routability-Driven Macro Placement Methodology for Mixed-Size Circuits With Obstacles",
        "volume": "27",
        "issue": "1",
        "startPage": "57",
        "endPage": "68",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37404493500,
                "preferredName": "Jai-Ming Lin",
                "firstName": "Jai-Ming",
                "lastName": "Lin"
            },
            {
                "id": 37086570188,
                "preferredName": "You-Lun Deng",
                "firstName": "You-Lun",
                "lastName": "Deng"
            },
            {
                "id": 37086568803,
                "preferredName": "Szu-Ting Li",
                "firstName": "Szu-Ting",
                "lastName": "Li"
            },
            {
                "id": 37086042846,
                "preferredName": "Bo-Heng Yu",
                "firstName": "Bo-Heng",
                "lastName": "Yu"
            },
            {
                "id": 37086044581,
                "preferredName": "Li-Yen Chang",
                "firstName": "Li-Yen",
                "lastName": "Chang"
            },
            {
                "id": 37086566882,
                "preferredName": "Te-Wei Peng",
                "firstName": "Te-Wei",
                "lastName": "Peng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2907549",
        "publicationYear": "2019",
        "publicationDate": "July 2019",
        "articleNumber": "8699120",
        "articleTitle": "A Parametric DFT Scheme for STT-MRAMs",
        "volume": "27",
        "issue": "7",
        "startPage": "1685",
        "endPage": "1696",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086875576,
                "preferredName": "Govind Radhakrishnan",
                "firstName": "Govind",
                "lastName": "Radhakrishnan"
            },
            {
                "id": 37085525139,
                "preferredName": "Youngki Yoon",
                "firstName": "Youngki",
                "lastName": "Yoon"
            },
            {
                "id": 37276006300,
                "preferredName": "Manoj Sachdev",
                "firstName": "Manoj",
                "lastName": "Sachdev"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2890093",
        "publicationYear": "2019",
        "publicationDate": "May 2019",
        "articleNumber": "8613012",
        "articleTitle": "Highly Linear Low-Power Wireless RF Receiver for WSN",
        "volume": "27",
        "issue": "5",
        "startPage": "1007",
        "endPage": "1016",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085805475,
                "preferredName": "Omar Elsayed",
                "firstName": "Omar",
                "lastName": "Elsayed"
            },
            {
                "id": 37085474492,
                "preferredName": "Jorge Zarate-Roldan",
                "firstName": "Jorge",
                "lastName": "Zarate-Roldan"
            },
            {
                "id": 37086264689,
                "preferredName": "Amr Abuellil",
                "firstName": "Amr",
                "lastName": "Abuellil"
            },
            {
                "id": 37085429465,
                "preferredName": "Faisal Abdel-Latif Hussien",
                "firstName": "Faisal Abdel-Latif",
                "lastName": "Hussien"
            },
            {
                "id": 38542982800,
                "preferredName": "Ahmed Eladawy",
                "firstName": "Ahmed",
                "lastName": "Eladawy"
            },
            {
                "id": 37269843200,
                "preferredName": "Edgar S\u00e1nchez-Sinencio",
                "firstName": "Edgar",
                "lastName": "S\u00e1nchez-Sinencio"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2899575",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8663289",
        "articleTitle": "RingNet: A Memory-Oriented Network-On-Chip Designed for FPGA",
        "volume": "27",
        "issue": "6",
        "startPage": "1284",
        "endPage": "1297",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37594759800,
                "preferredName": "Jakub Siast",
                "firstName": "Jakub",
                "lastName": "Siast"
            },
            {
                "id": 37331835800,
                "preferredName": "Adam \u0141uczak",
                "firstName": "Adam",
                "lastName": "\u0141uczak"
            },
            {
                "id": 37331832800,
                "preferredName": "Marek Doma\u0144ski",
                "firstName": "Marek",
                "lastName": "Doma\u0144ski"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2869663",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8472784",
        "articleTitle": "A High-Throughput Hardware Accelerator for Lossless Compression of a DDR4 Command Trace",
        "volume": "27",
        "issue": "1",
        "startPage": "92",
        "endPage": "102",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37336479200,
                "preferredName": "Jiwoong Choi",
                "firstName": "Jiwoong",
                "lastName": "Choi"
            },
            {
                "id": 37086569944,
                "preferredName": "Boyeal Kim",
                "firstName": "Boyeal",
                "lastName": "Kim"
            },
            {
                "id": 38581306900,
                "preferredName": "Hyun Kim",
                "firstName": "Hyun",
                "lastName": "Kim"
            },
            {
                "id": 37280120400,
                "preferredName": "Hyuk-Jae Lee",
                "firstName": "Hyuk-Jae",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2871381",
        "publicationYear": "2019",
        "publicationDate": "Jan. 2019",
        "articleNumber": "8528543",
        "articleTitle": "Exploiting Algorithmic Noise Tolerance for Scalable On-Chip Voltage Regulation",
        "volume": "27",
        "issue": "1",
        "startPage": "229",
        "endPage": "242",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086021959,
                "preferredName": "Longfei Wang",
                "firstName": "Longfei",
                "lastName": "Wang"
            },
            {
                "id": 37086018019,
                "preferredName": "S. Karen Khatamifard",
                "firstName": "S. Karen",
                "lastName": "Khatamifard"
            },
            {
                "id": 37402942500,
                "preferredName": "Ulya R. Karpuzcu",
                "firstName": "Ulya R.",
                "lastName": "Karpuzcu"
            },
            {
                "id": 37543079700,
                "preferredName": "Sel\u00e7uk K\u00f6se",
                "firstName": "Sel\u00e7uk",
                "lastName": "K\u00f6se"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2905626",
        "publicationYear": "2019",
        "publicationDate": "Aug. 2019",
        "articleNumber": "8685794",
        "articleTitle": "A Novel NAND Flash Memory Architecture for Maximally Exploiting Plane-Level Parallelism",
        "volume": "27",
        "issue": "8",
        "startPage": "1957",
        "endPage": "1961",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38239189600,
                "preferredName": "Myeongjin Kim",
                "firstName": "Myeongjin",
                "lastName": "Kim"
            },
            {
                "id": 37086699172,
                "preferredName": "Wontaeck Jung",
                "firstName": "Wontaeck",
                "lastName": "Jung"
            },
            {
                "id": 38580896900,
                "preferredName": "Hyuk-Jun Lee",
                "firstName": "Hyuk-Jun",
                "lastName": "Lee"
            },
            {
                "id": 37286237800,
                "preferredName": "Eui-Young Chung",
                "firstName": "Eui-Young",
                "lastName": "Chung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2898258",
        "publicationYear": "2019",
        "publicationDate": "June 2019",
        "articleNumber": "8654011",
        "articleTitle": "A Low-Noise Digital-to-Frequency Converter Based on Injection-Locked Ring Oscillator and Rotated Phase Selection for Fractional- $N$  Frequency Synthesis",
        "volume": "27",
        "issue": "6",
        "startPage": "1378",
        "endPage": "1389",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085759938,
                "preferredName": "Xu Meng",
                "firstName": "Xu",
                "lastName": "Meng"
            },
            {
                "id": 37073908000,
                "preferredName": "Lianhong Zhou",
                "firstName": "Lianhong",
                "lastName": "Zhou"
            },
            {
                "id": 37288118800,
                "preferredName": "Fujiang Lin",
                "firstName": "Fujiang",
                "lastName": "Lin"
            },
            {
                "id": 37273015300,
                "preferredName": "Chun-Huat Heng",
                "firstName": "Chun-Huat",
                "lastName": "Heng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2937087",
        "publicationYear": "2019",
        "publicationDate": "Dec. 2019",
        "articleNumber": "8836093",
        "articleTitle": "Formal Modeling and Verification of PCHB Asynchronous Circuits",
        "volume": "27",
        "issue": "12",
        "startPage": "2911",
        "endPage": "2924",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086151135,
                "preferredName": "Ashiq A. Sakib",
                "firstName": "Ashiq A.",
                "lastName": "Sakib"
            },
            {
                "id": 37335140000,
                "preferredName": "Scott C. Smith",
                "firstName": "Scott C.",
                "lastName": "Smith"
            },
            {
                "id": 37289180600,
                "preferredName": "Sudarshan K. Srinivasan",
                "firstName": "Sudarshan K.",
                "lastName": "Srinivasan"
            }
        ]
    }
]