Warning (10268): Verilog HDL information at Verilog1.v(17): always construct contains both blocking and non-blocking assignments File: C:/fpga_proj/Verilog1.v Line: 17
