# Digital-Electronic-Systems---EEX5351

## Student - S.A.P. Kavinda
## Instructors - N.C. Wanigasooriya,C. J. Basnayakege

###  Syllabus of EEX5351
** Unit 01: Design Approaches**
 Session 01: Design Approaches and Constraints of Digital Systems
 Session 02: Digital System Modelling Techniques
 Session 03: Designing with Sequential MSIs
 
** Unit 02: Digital Design Hardware**
 Session 04: Architecture of PLDs, PLAs, CPLDs, and FPGAs
 Session 05: Implementation of digital systems using PLDs, PLAs, CPLDs, FPGAs
 
** Unit 03: Clock Generation and Timing Analysis**
 Session 06: Clock Generation
 Session 07: Propagation, delay, Timing and Duty Cycle parameters
 
** Unit 04: Finite State Machines and State based Representations**
 Session 08: FSM and State Diagrams
 Session 09: Design and implementation using FSMs
 
** Unit 05: CMOS Logic Gates**
 Session 10: CMOS Design of Logic Gates
 Session 11: Analysis of the operation in each logic gate design
 
** Unit 06: Logic Faults**
 Session 12: Logic faults and Fault analysis of the CMOS logic gates
 Session 13: Fault Diagnosis: Sequential and Combinational Circuits
 
** Unit 07: VHDL Programming**
 Session 14: Introduction VHDL - Basic terminology and language elements
 Session 15: Behavioral Modeling
 Session 16: Dataflow Modeling
 Session 17: Structural Modeling
 Session 18: Testbench Modeling
 
** Unit08: VLSI Testability**
 Session19: Introduction VLSI, VLSI Testability and ATPG
 Session20: Design Styles: SOC and ASIC
