Reading timing models for corner nom_ss_125C_4v50…
Reading cell library for the 'nom_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/06-yosys-synthesis/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- unpropagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012274    0.314240    1.370684    1.370684 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.314240    0.000000    1.370684 v _144_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004329    0.502968    0.368400    1.739084 ^ _144_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _078_ (net)
                      0.502968    0.000000    1.739084 ^ _145_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.275729    0.243405    1.982488 v _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.275729    0.000000    1.982488 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.982488   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.195811    0.445811   library hold time
                                              0.445811   data required time
---------------------------------------------------------------------------------------------
                                              0.445811   data required time
                                             -1.982488   data arrival time
---------------------------------------------------------------------------------------------
                                              1.536677   slack (MET)


Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011051    0.296331    1.356733    1.356733 v _221_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.296331    0.000000    1.356733 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004177    0.420626    0.356170    1.712903 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _075_ (net)
                      0.420626    0.000000    1.712903 ^ _140_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.343001    0.299789    2.012692 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.343001    0.000000    2.012692 v _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.012692   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.180690    0.430690   library hold time
                                              0.430690   data required time
---------------------------------------------------------------------------------------------
                                              0.430690   data required time
                                             -2.012692   data arrival time
---------------------------------------------------------------------------------------------
                                              1.582002   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017079    0.384604    1.425494    1.425494 v _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.384604    0.000000    1.425494 v _142_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004329    0.478973    0.456942    1.882436 ^ _142_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.478973    0.000000    1.882436 ^ _143_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.269736    0.239630    2.122065 v _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.269736    0.000000    2.122065 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.122065   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.197158    0.447158   library hold time
                                              0.447158   data required time
---------------------------------------------------------------------------------------------
                                              0.447158   data required time
                                             -2.122065   data arrival time
---------------------------------------------------------------------------------------------
                                              1.674907   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019395    0.418519    1.451912    1.451912 v _220_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.418519    0.000000    1.451912 v _136_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004329    0.476868    0.491044    1.942956 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _073_ (net)
                      0.476868    0.000000    1.942956 ^ _137_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.269210    0.239299    2.182255 v _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.269210    0.000000    2.182255 v _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.182255   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.197276    0.447276   library hold time
                                              0.447276   data required time
---------------------------------------------------------------------------------------------
                                              0.447276   data required time
                                             -2.182255   data arrival time
---------------------------------------------------------------------------------------------
                                              1.734978   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.023930    0.820229    2.005932    2.005932 ^ _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.820229    0.000000    2.005932 ^ _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.294997    0.209025    2.214957 v _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.294997    0.000000    2.214957 v _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.214957   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.191480    0.441480   library hold time
                                              0.441480   data required time
---------------------------------------------------------------------------------------------
                                              0.441480   data required time
                                             -2.214957   data arrival time
---------------------------------------------------------------------------------------------
                                              1.773477   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004298    0.303190    1.661080    1.661080 ^ _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[6] (net)
                      0.303190    0.000000    1.661080 ^ _132_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.009557    0.391830    0.326655    1.987734 v _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _070_ (net)
                      0.391830    0.000000    1.987734 v _133_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007696    0.511026    0.426846    2.414580 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _071_ (net)
                      0.511026    0.000000    2.414580 ^ _213_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002791    0.244918    0.201479    2.616059 v _213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _110_ (net)
                      0.244918    0.000000    2.616059 v _214_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003014    0.173932    0.462011    3.078070 v _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.173932    0.000000    3.078070 v _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.078070   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.221310    0.471310   library hold time
                                              0.471310   data required time
---------------------------------------------------------------------------------------------
                                              0.471310   data required time
                                             -3.078070   data arrival time
---------------------------------------------------------------------------------------------
                                              2.606760   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.073820    1.323821   library removal time
                                              1.323821   data required time
---------------------------------------------------------------------------------------------
                                              1.323821   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                              6.449987   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.073820    1.323821   library removal time
                                              1.323821   data required time
---------------------------------------------------------------------------------------------
                                              1.323821   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                              6.449987   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.073820    1.323821   library removal time
                                              1.323821   data required time
---------------------------------------------------------------------------------------------
                                              1.323821   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                              6.449987   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.073820    1.323821   library removal time
                                              1.323821   data required time
---------------------------------------------------------------------------------------------
                                              1.323821   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                              6.449987   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.073820    1.323821   library removal time
                                              1.323821   data required time
---------------------------------------------------------------------------------------------
                                              1.323821   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                              6.449987   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.073820    1.323821   library removal time
                                              1.323821   data required time
---------------------------------------------------------------------------------------------
                                              1.323821   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                              6.449987   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.073820    1.323821   library removal time
                                              1.323821   data required time
---------------------------------------------------------------------------------------------
                                              1.323821   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                              6.449987   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.073820    1.323821   library removal time
                                              1.323821   data required time
---------------------------------------------------------------------------------------------
                                              1.323821   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                              6.449987   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.073820    1.323821   library removal time
                                              1.323821   data required time
---------------------------------------------------------------------------------------------
                                              1.323821   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                              6.449987   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007631    0.302579    0.121769    4.121769 ^ ena (in)
                                                         ena (net)
                      0.302579    0.000000    4.121769 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.022400    1.214528    0.851049    4.972817 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      1.214528    0.000000    4.972817 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.723519    0.667221    5.640038 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.723519    0.000000    5.640038 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.640038   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.701112   19.048889   library setup time
                                             19.048889   data required time
---------------------------------------------------------------------------------------------
                                             19.048889   data required time
                                             -5.640038   data arrival time
---------------------------------------------------------------------------------------------
                                             13.408852   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007631    0.302579    0.121769    4.121769 ^ ena (in)
                                                         ena (net)
                      0.302579    0.000000    4.121769 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.022400    1.214528    0.851049    4.972817 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      1.214528    0.000000    4.972817 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.515489    0.537010    5.509828 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.515489    0.000000    5.509828 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.509828   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.668915   19.081085   library setup time
                                             19.081085   data required time
---------------------------------------------------------------------------------------------
                                             19.081085   data required time
                                             -5.509828   data arrival time
---------------------------------------------------------------------------------------------
                                             13.571259   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007631    0.302579    0.121769    4.121769 ^ ena (in)
                                                         ena (net)
                      0.302579    0.000000    4.121769 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.022400    1.214528    0.851049    4.972817 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      1.214528    0.000000    4.972817 v _143_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.515489    0.537010    5.509828 ^ _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.515489    0.000000    5.509828 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.509828   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.668915   19.081085   library setup time
                                             19.081085   data required time
---------------------------------------------------------------------------------------------
                                             19.081085   data required time
                                             -5.509828   data arrival time
---------------------------------------------------------------------------------------------
                                             13.571259   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007631    0.302579    0.121769    4.121769 ^ ena (in)
                                                         ena (net)
                      0.302579    0.000000    4.121769 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.022400    1.214528    0.851049    4.972817 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      1.214528    0.000000    4.972817 v _145_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.515489    0.537010    5.509828 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.515489    0.000000    5.509828 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.509828   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.668915   19.081085   library setup time
                                             19.081085   data required time
---------------------------------------------------------------------------------------------
                                             19.081085   data required time
                                             -5.509828   data arrival time
---------------------------------------------------------------------------------------------
                                             13.571259   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007631    0.302579    0.121769    4.121769 ^ ena (in)
                                                         ena (net)
                      0.302579    0.000000    4.121769 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.022400    1.214528    0.851049    4.972817 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      1.214528    0.000000    4.972817 v _135_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.530348    0.474484    5.447301 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.530348    0.000000    5.447301 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.447301   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.672000   19.078001   library setup time
                                             19.078001   data required time
---------------------------------------------------------------------------------------------
                                             19.078001   data required time
                                             -5.447301   data arrival time
---------------------------------------------------------------------------------------------
                                             13.630700   slack (MET)


Startpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    43    0.148372    4.269323    3.951791    3.951791 ^ _265_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      4.269323    0.000000    3.951791 ^ _213_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002791    0.722603    0.653749    4.605539 ^ _213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _110_ (net)
                      0.722603    0.000000    4.605539 ^ _214_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003014    0.237208    0.542102    5.147641 ^ _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.237208    0.000000    5.147641 ^ _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.147641   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.611144   19.138857   library setup time
                                             19.138857   data required time
---------------------------------------------------------------------------------------------
                                             19.138857   data required time
                                             -5.147641   data arrival time
---------------------------------------------------------------------------------------------
                                             13.991216   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007631    0.302579    0.121769    4.121769 ^ ena (in)
                                                         ena (net)
                      0.302579    0.000000    4.121769 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.022400    1.214528    0.851049    4.972817 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      1.214528    0.000000    4.972817 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.723519    0.667221    5.640038 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.723519    0.000000    5.640038 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.640038   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.701112   19.048889   library setup time
                                             19.048889   data required time
---------------------------------------------------------------------------------------------
                                             19.048889   data required time
                                             -5.640038   data arrival time
---------------------------------------------------------------------------------------------
                                             13.408852   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
rst_n                                   3.000000    6.870755   -3.870755 (VIOLATED)
_116_/I                                 3.000000    6.870755   -3.870755 (VIOLATED)
_152_/B                                 3.000000    6.870755   -3.870755 (VIOLATED)
_156_/A1                                3.000000    6.870755   -3.870755 (VIOLATED)
_161_/B                                 3.000000    6.870755   -3.870755 (VIOLATED)
_165_/A1                                3.000000    6.870755   -3.870755 (VIOLATED)
_168_/A1                                3.000000    6.870755   -3.870755 (VIOLATED)
_181_/B                                 3.000000    6.870755   -3.870755 (VIOLATED)
_183_/B                                 3.000000    6.870755   -3.870755 (VIOLATED)
_185_/B                                 3.000000    6.870755   -3.870755 (VIOLATED)
_187_/B                                 3.000000    6.870755   -3.870755 (VIOLATED)
_203_/A2                                3.000000    6.870755   -3.870755 (VIOLATED)
_211_/B                                 3.000000    6.870755   -3.870755 (VIOLATED)
_215_/I                                 3.000000    6.870755   -3.870755 (VIOLATED)
_216_/I                                 3.000000    6.870755   -3.870755 (VIOLATED)
_217_/I                                 3.000000    6.870755   -3.870755 (VIOLATED)
_218_/I                                 3.000000    6.870755   -3.870755 (VIOLATED)
_219_/RN                                3.000000    6.870755   -3.870755 (VIOLATED)
_220_/RN                                3.000000    6.870755   -3.870755 (VIOLATED)
_221_/RN                                3.000000    6.870755   -3.870755 (VIOLATED)
_222_/RN                                3.000000    6.870755   -3.870755 (VIOLATED)
_223_/RN                                3.000000    6.870755   -3.870755 (VIOLATED)
_224_/RN                                3.000000    6.870755   -3.870755 (VIOLATED)
_225_/RN                                3.000000    6.870755   -3.870755 (VIOLATED)
_226_/RN                                3.000000    6.870755   -3.870755 (VIOLATED)
_248_/D                                 3.000000    6.870755   -3.870755 (VIOLATED)
_249_/SETN                              3.000000    6.870755   -3.870755 (VIOLATED)
_250_/RN                                3.000000    6.870755   -3.870755 (VIOLATED)
_251_/RN                                3.000000    6.870755   -3.870755 (VIOLATED)
_252_/RN                                3.000000    6.870755   -3.870755 (VIOLATED)
_253_/RN                                3.000000    6.870755   -3.870755 (VIOLATED)
_254_/SETN                              3.000000    6.870755   -3.870755 (VIOLATED)
_255_/SETN                              3.000000    6.870755   -3.870755 (VIOLATED)
_256_/SETN                              3.000000    6.870755   -3.870755 (VIOLATED)
_257_/RN                                3.000000    6.870755   -3.870755 (VIOLATED)
_258_/RN                                3.000000    6.870755   -3.870755 (VIOLATED)
_259_/SETN                              3.000000    6.870755   -3.870755 (VIOLATED)
_260_/SETN                              3.000000    6.870755   -3.870755 (VIOLATED)
_261_/RN                                3.000000    6.870755   -3.870755 (VIOLATED)
_262_/SETN                              3.000000    6.870755   -3.870755 (VIOLATED)
_265_/RN                                3.000000    6.870755   -3.870755 (VIOLATED)
_129_/I1                                3.000000    4.548387   -1.548387 (VIOLATED)
_172_/A2                                3.000000    4.548387   -1.548387 (VIOLATED)
_189_/S                                 3.000000    4.548387   -1.548387 (VIOLATED)
_190_/S                                 3.000000    4.548387   -1.548387 (VIOLATED)
_191_/S                                 3.000000    4.548387   -1.548387 (VIOLATED)
_192_/S                                 3.000000    4.548387   -1.548387 (VIOLATED)
_193_/S                                 3.000000    4.548387   -1.548387 (VIOLATED)
_194_/S                                 3.000000    4.548387   -1.548387 (VIOLATED)
_195_/S                                 3.000000    4.548387   -1.548387 (VIOLATED)
_196_/S                                 3.000000    4.548387   -1.548387 (VIOLATED)
_197_/S                                 3.000000    4.548387   -1.548387 (VIOLATED)
_198_/S                                 3.000000    4.548387   -1.548387 (VIOLATED)
_199_/S                                 3.000000    4.548387   -1.548387 (VIOLATED)
_200_/S                                 3.000000    4.548387   -1.548387 (VIOLATED)
_201_/S                                 3.000000    4.548387   -1.548387 (VIOLATED)
_202_/S                                 3.000000    4.548387   -1.548387 (VIOLATED)
_203_/A1                                3.000000    4.548387   -1.548387 (VIOLATED)
_243_/Q                                 3.000000    4.548387   -1.548387 (VIOLATED)
_213_/A1                                3.000000    4.269323   -1.269323 (VIOLATED)
_227_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_228_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_229_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_230_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_231_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_232_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_233_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_234_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_235_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_236_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_237_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_238_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_239_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_240_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_241_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_242_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_243_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_244_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_245_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_246_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_247_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_248_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_249_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_250_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_251_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_252_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_253_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_254_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_255_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_256_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_257_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_258_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_259_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_260_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_261_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_262_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_263_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_264_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_265_/Q                                 3.000000    4.269323   -1.269323 (VIOLATED)
_266_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_267_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_268_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)
_269_/CLK                               3.000000    4.269323   -1.269323 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_265_/Q                                  10     43    -33 (VIOLATED)
rst_n                                    10     40    -30 (VIOLATED)
_243_/Q                                  10     17     -7 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
rst_n                                   0.200000    0.242032   -0.042032 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 174 unannotated drivers.
 address_in[0]
 address_in[1]
 address_in[2]
 clk
 data_in[0]
 data_in[1]
 data_in[2]
 data_in[3]
 data_in[4]
 ena
 rst_n
 write_strobe_in
 _111_/ZN
 _112_/ZN
 _113_/ZN
 _114_/ZN
 _115_/ZN
 _116_/ZN
 _117_/ZN
 _118_/ZN
 _119_/ZN
 _120_/ZN
 _121_/ZN
 _122_/ZN
 _123_/ZN
 _124_/Z
 _125_/Z
 _126_/Z
 _127_/Z
 _128_/ZN
 _129_/Z
 _130_/ZN
 _131_/ZN
 _132_/ZN
 _133_/ZN
 _134_/ZN
 _135_/ZN
 _136_/ZN
 _137_/ZN
 _138_/Z
 _139_/ZN
 _140_/ZN
 _141_/ZN
 _142_/ZN
 _143_/ZN
 _144_/Z
 _145_/ZN
 _146_/ZN
 _147_/Z
 _148_/Z
 _149_/Z
 _150_/Z
 _151_/ZN
 _152_/ZN
 _153_/ZN
 _154_/ZN
 _155_/ZN
 _156_/ZN
 _157_/ZN
 _158_/Z
 _159_/Z
 _160_/ZN
 _161_/ZN
 _162_/ZN
 _163_/ZN
 _164_/ZN
 _165_/ZN
 _166_/ZN
 _167_/ZN
 _168_/ZN
 _169_/ZN
 _170_/Z
 _171_/ZN
 _172_/Z
 _173_/ZN
 _174_/ZN
 _175_/ZN
 _176_/ZN
 _177_/ZN
 _178_/ZN
 _179_/ZN
 _180_/ZN
 _181_/ZN
 _182_/ZN
 _183_/ZN
 _184_/ZN
 _185_/ZN
 _186_/ZN
 _187_/ZN
 _188_/ZN
 _189_/Z
 _190_/Z
 _191_/Z
 _192_/Z
 _193_/Z
 _194_/Z
 _195_/Z
 _196_/Z
 _197_/Z
 _198_/Z
 _199_/Z
 _200_/Z
 _201_/Z
 _202_/Z
 _203_/ZN
 _204_/Z
 _205_/ZN
 _206_/ZN
 _207_/ZN
 _208_/ZN
 _209_/ZN
 _210_/ZN
 _211_/ZN
 _212_/ZN
 _213_/Z
 _214_/Z
 _215_/ZN
 _216_/ZN
 _217_/ZN
 _218_/ZN
 _219_/Q
 _220_/Q
 _221_/Q
 _222_/Q
 _223_/Q
 _224_/Q
 _225_/Q
 _226_/Q
 _227_/Q
 _228_/Q
 _229_/Q
 _230_/Q
 _231_/Q
 _232_/Q
 _233_/Q
 _234_/Q
 _235_/Q
 _236_/Q
 _237_/Q
 _238_/Q
 _239_/Q
 _240_/Q
 _241_/Q
 _242_/Q
 _243_/Q
 _244_/Q
 _245_/Q
 _246_/Q
 _247_/Q
 _248_/Q
 _249_/Q
 _250_/Q
 _251_/Q
 _252_/Q
 _253_/Q
 _254_/Q
 _255_/Q
 _256_/Q
 _257_/Q
 _258_/Q
 _259_/Q
 _260_/Q
 _261_/Q
 _262_/Q
 _263_/Q
 _264_/Q
 _265_/Q
 _266_/Q
 _267_/Q
 _268_/Q
 _269_/Q
 _270_/ZN
 _271_/ZN
 _272_/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 103
%OL_METRIC_I design__max_slew_violation__count__corner:nom_ss_125C_4v50 103
max fanout violation count 3
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_ss_125C_4v50 3
max cap violation count 1
%OL_METRIC_I design__max_cap_violation__count__corner:nom_ss_125C_4v50 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 42 unclocked register/latch pins.
  _227_/CLK
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
  _253_/CLK
  _254_/CLK
  _255_/CLK
  _256_/CLK
  _257_/CLK
  _258_/CLK
  _259_/CLK
  _260_/CLK
  _261_/CLK
  _262_/CLK
  _263_/CLK
  _264_/CLK
  _266_/CLK
  _267_/CLK
  _268_/CLK
  _269_/CLK
Warning: There are 46 unconstrained endpoints.
  signal_bit_out
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
  _253_/D
  _254_/D
  _255_/D
  _256_/D
  _257_/D
  _258_/D
  _259_/D
  _260_/D
  _261_/D
  _262_/D
  _263_/D
  _264_/D
  _266_/D
  _267_/D
  _268_/D
  _269_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           7.748626e-04 1.483702e-04 6.064651e-08 9.232935e-04  88.5%
Combinational        9.671033e-05 2.352107e-05 6.894731e-08 1.203003e-04  11.5%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                8.715730e-04 1.718913e-04 1.295938e-07 1.043594e-03 100.0%
                            83.5%        16.5%         0.0%
%OL_METRIC_F power__internal__total 0.0008715729927644134
%OL_METRIC_F power__switching__total 0.00017189128266181797
%OL_METRIC_F power__leakage__total 1.2959380057964154e-7
%OL_METRIC_F power__total 0.00104359386023134

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_ss_125C_4v50 -0.25
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.126095 source latency _219_/CLK ^
-0.126095 target latency _219_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_ss_125C_4v50 0.25
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.126095 source latency _219_/CLK ^
-0.126095 target latency _219_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_ss_125C_4v50 1.5366773843899753
nom_ss_125C_4v50: 1.5366773843899753
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_ss_125C_4v50 10.043652416250602
nom_ss_125C_4v50: 10.043652416250602
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_ss_125C_4v50 0
nom_ss_125C_4v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_ss_125C_4v50 1.536677
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_ss_125C_4v50 13.991216
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.126095         network latency _219_/CLK
        3.951791 network latency _227_/CLK
---------------
0.126095 3.951791 latency
        3.825696 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
2.715100         network latency _227_/CLK
        2.715100 network latency _227_/CLK
---------------
2.715100 2.715100 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.077254         network latency _219_/CLK
        0.077254 network latency _219_/CLK
---------------
0.077254 0.077254 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 6.01 fmax = 166.42
%OL_END_REPORT
Writing SDF files for all corners…
