________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro vpr_tseng_fabric_polygon.options'.
Pre-processing...
Reading xml file 'k4_N8_soft_logic_only.xml'...
Reading fabric file 'tseng.4.fabric'...
Reading blif file 'tseng.4.blif'...
Validating architecture file ...
Validating circuit file 'top'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
Exporting fabric model to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(1): io[0].clock[0] unconnected pin in architecture.
[vpr] Swept away 0 nets with no fanout.
[vpr] Removed 0 LUT buffers.
[vpr] BLIF circuit stats:
[vpr] 	0 LUTs of size 0
[vpr] 	0 LUTs of size 1
[vpr] 	132 LUTs of size 2
[vpr] 	283 LUTs of size 3
[vpr] 	631 LUTs of size 4
[vpr] 	52 of type input
[vpr] 	122 of type output
[vpr] 	385 of type latch
[vpr] 	1046 of type names
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'tseng.4.blif'.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.3684e-10
[vpr] 
[vpr] SDC file 'vpr_tseng_fabric_polygon.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
[vpr] Optimize this clock to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 2 y = 2.
[vpr] Complex block 0: cb.n_n3184, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 1: cb.n_n3466, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 2: cb.n_n3229, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 3: cb.n_n3016, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 3 y = 3.
[vpr] Complex block 4: cb.n_n3519, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 5: cb.[2264], type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 6: cb.n_n3755, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 7: cb.n_n3015, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 8: cb.[907], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 4 y = 4.
[vpr] Complex block 9: cb.n_n4267, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 10: cb.n_n3292, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 11: cb.n_n3725, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 12: cb.n_n3592, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 13: cb.n_n3235, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 14: cb.n_n3987, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 15: cb.n_n3913, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 5 y = 5.
[vpr] Complex block 16: cb.n_n3444, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 17: cb.n_n132, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 18: cb.n_n3817, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 19: cb.n_n128, type: clb
[vpr] 	...............................................
[vpr] Passed route at end.
[vpr] Complex block 20: cb.n_n3813, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 21: cb.n_n4011, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 22: cb.[1580], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 23: cb.nak3_17, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 24: cb.[6374], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 6 y = 6.
[vpr] Complex block 25: cb.[936], type: clb
[vpr] 	...................................
[vpr] Passed route at end.
[vpr] Complex block 26: cb.[1492], type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 27: cb.n_n4228, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 28: cb.n_n3375, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 29: cb.n_n3582, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 30: cb.n_n4276, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 31: cb.n_n4140, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 32: cb.n_n3526, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 33: cb.[1898], type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 34: cb.n_n3049, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 35: cb.n_n4367, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 7 y = 7.
[vpr] Complex block 36: cb.[6275], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 37: cb.n_n3701, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 38: cb.n_n3530, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 39: cb.n_n3374, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 40: cb.n_n3033, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 41: cb.n_n4094, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 42: cb.n_n4121, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 43: cb.n_n3459, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 44: cb.[6295], type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 45: cb.n_n3981, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 46: cb.[2174], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 47: cb.n_n3399, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 48: cb.n_n4081, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 8 y = 8.
[vpr] Complex block 49: cb.n_n3538, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 50: cb.[2183], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 51: cb.[1901], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 52: cb.[2190], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 53: cb.[2191], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 54: cb.n_n3289, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 55: cb.n_n3552, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 56: cb.n_n3308, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 57: cb.n_n3058, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 58: cb.n_n3147, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 59: cb.n_n3110, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 60: cb.n_n3031, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 9 y = 9.
[vpr] Complex block 61: cb.[2047], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 62: cb.n_n3010, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 63: cb.n_n3236, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 64: cb.n_n3166, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 65: cb.[6312], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 66: cb.[1903], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 67: cb.[1905], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 68: cb.[1904], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 69: cb.n_n4359, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 70: cb.n_n4046, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 71: cb.n_n3579, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 72: cb.n_n3296, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 73: cb.n_n3680, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 74: cb.n_n3693, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 10 y = 10.
[vpr] Complex block 75: cb.n_n3309, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 76: cb.n_n3500, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 77: cb.[1633], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 78: cb.n_n3406, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 79: cb.[6366], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 80: cb.n_n3508, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 81: cb.preset, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 82: cb.n_n3791, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 83: cb.[1773], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 84: cb.[1780], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 85: cb.[1402], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 86: cb.[1173], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 87: cb.preset_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 88: cb.tin_pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 89: cb.n_n4234, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 90: cb.n_n4300, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 91: cb.n_n3134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 92: cb.n_n3677, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 93: cb.n_n3068, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 11 y = 11.
[vpr] Complex block 94: cb.n_n3430, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 95: cb.n_n3392, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 96: cb.n_n3732, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 97: cb.n_n4317, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 98: cb.n_n3106, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 99: cb.n_n3077, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 100: cb.n_n3343, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 101: cb.n_n3011, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 102: cb.n_n3329, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 103: cb.n_n4307, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 104: cb.n_n3721, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 105: cb.n_n3762, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 106: cb.n_n3096, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 107: cb.n_n3547, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 108: cb.n_n3200, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 109: cb.n_n3727, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 110: cb.n_n3523, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 111: cb.n_n4134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 12 y = 12.
[vpr] Complex block 112: cb.n_n3088, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 113: cb.n_n3515, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 114: cb.n_n3881, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 115: cb.n_n3711, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 116: cb.n_n3269, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 117: cb.n_n4370, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 118: cb.n_n3435, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 119: cb.n_n3629, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 120: cb.n_n3402, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 121: cb.n_n3735, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 122: cb.n_n3686, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 123: cb.n_n3983, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 124: cb.n_n3127, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 125: cb.n_n3904, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 126: cb.n_n3318, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 127: cb.n_n3275, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 128: cb.[1021], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 129: cb.[1283], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 130: cb.[6325], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 131: cb.[2166], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 132: cb.[2162], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 133: cb.[1707], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 134: cb.tin_pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 135: cb.tin_pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 136: cb.tin_pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 137: cb.tin_pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 138: cb.tin_pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 139: cb.tin_pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 140: cb.tin_pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 141: cb.tin_pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 142: cb.tin_pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 143: cb.tin_pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 144: cb.tin_pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 145: cb.tin_pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 146: cb.tin_pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 147: cb.tin_pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 148: cb.tin_pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 149: cb.tin_pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 150: cb.tin_pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 151: cb.tin_pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 152: cb.tin_pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 153: cb.tin_pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 154: cb.tin_pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 155: cb.tin_pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 156: cb.tin_pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 157: cb.tin_pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 158: cb.tin_pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 159: cb.tin_pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 160: cb.tin_pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 161: cb.tin_pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 162: cb.tin_pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 163: cb.tin_pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 164: cb.tin_pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 165: cb.tin_pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 166: cb.tin_pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 167: cb.tin_pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 168: cb.tin_pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 169: cb.tin_pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 170: cb.tin_pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 171: cb.tin_pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 172: cb.tin_pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 173: cb.tin_pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 174: cb.tin_pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 175: cb.tin_pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 176: cb.tin_pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 177: cb.tin_pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 178: cb.tin_pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 179: cb.tin_pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 180: cb.tin_pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 181: cb.tin_pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 182: cb.out:pv14_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 183: cb.out:pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 184: cb.out:pv14_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 185: cb.out:pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 186: cb.out:pv3_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 187: cb.out:pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 188: cb.out:pv7_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 189: cb.out:pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 190: cb.out:pv8_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 191: cb.out:pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 192: cb.out:pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 193: cb.out:pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 194: cb.out:pv5_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 195: cb.out:pv9_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 196: cb.out:pv13_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 197: cb.out:pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 198: cb.out:pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 199: cb.out:pv15_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 200: cb.out:pv3_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 201: cb.out:pv7_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 202: cb.out:pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 203: cb.out:pv8_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 204: cb.out:pv3_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 205: cb.out:pv7_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 206: cb.out:pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 207: cb.out:pv5_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 208: cb.out:pv9_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 209: cb.out:pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 210: cb.out:pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 211: cb.out:pv3_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 212: cb.out:pv7_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 213: cb.out:pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 214: cb.out:pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 215: cb.out:pv8_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 216: cb.out:pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 217: cb.out:pv5_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 218: cb.out:pv9_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 219: cb.out:pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 220: cb.out:pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 221: cb.out:pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 222: cb.out:pv3_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 223: cb.out:pv12_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 224: cb.out:pv14_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 225: cb.out:pv7_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 226: cb.out:pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 227: cb.out:pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 228: cb.out:pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 229: cb.out:pv8_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 230: cb.out:pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 231: cb.out:pv13_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 232: cb.out:pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 233: cb.out:pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 234: cb.out:pv5_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 235: cb.out:pv8_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 236: cb.out:pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 237: cb.out:pv9_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 238: cb.out:pv13_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 239: cb.out:pv15_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 240: cb.out:pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 241: cb.out:pv12_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 242: cb.out:pv5_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 243: cb.out:pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 244: cb.out:pv9_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 245: cb.out:pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 246: cb.out:pv12_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 247: cb.out:pv14_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 248: cb.out:pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 249: cb.out:pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 250: cb.out:pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 251: cb.out:pv13_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 252: cb.out:pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 253: cb.out:pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 254: cb.out:pv13_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 255: cb.out:pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 256: cb.out:pv15_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 257: cb.out:pv3_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 258: cb.out:pv15_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 259: cb.out:pv7_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 260: cb.out:pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 261: cb.out:pv3_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 262: cb.out:pv12_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 263: cb.out:pv14_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 264: cb.out:pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 265: cb.out:pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 266: cb.out:pv8_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 267: cb.out:pv7_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 268: cb.out:pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 269: cb.out:pv13_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 270: cb.out:pv12_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 271: cb.out:pv15_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 272: cb.out:pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 273: cb.out:pv14_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 274: cb.out:pv5_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 275: cb.out:pv9_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 276: cb.out:pv8_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 277: cb.out:pv12_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 278: cb.out:pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 279: cb.out:pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 280: cb.out:pv14_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 281: cb.out:pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 282: cb.out:pv13_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 283: cb.out:pv12_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 284: cb.out:pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 285: cb.out:pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 286: cb.out:pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 287: cb.out:pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 288: cb.out:pv9_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 289: cb.out:pv13_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 290: cb.out:pv15_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 291: cb.out:pv3_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 292: cb.out:pv7_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 293: cb.out:pv15_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 294: cb.out:pv12_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 295: cb.out:pv14_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 296: cb.out:pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 297: cb.out:pv8_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 298: cb.out:pv15_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 299: cb.out:pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 300: cb.out:pv5_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 301: cb.out:pv9_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 302: cb.out:pv5_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 303: cb.pv14_3_3_, type: clb
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 304: cb.out:pdn, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 305: cb.pclk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 174, average # input + clock pins used: 0.701149, average # output pins used: 0.298851
[vpr] 	clb: # blocks: 132, average # input + clock pins used: 12.1364, average # output pins used: 4.20455
[vpr] Absorbed logical nets 876 out of 1483 nets, 607 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'vpr_tseng_fabric_polygon.vpr.net'.
[vpr] 
[vpr] Netlist num_nets: 607
[vpr] Netlist num_blocks: 306
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 132.
[vpr] Netlist inputs pins: 52
[vpr] Netlist output pins: 122
[vpr] 
[vpr] The circuit will be mapped into a 15 x 15 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 17	blocks of type: <EMPTY>
[vpr] 	Netlist      174	blocks of type: io
[vpr] 	Architecture 496	blocks of type: io
[vpr] 	Netlist      132	blocks of type: clb
[vpr] 	Architecture 210	blocks of type: clb
[vpr] 
[vpr] 
[vpr] There are 1603 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 1.02639 bb_cost: 103.825 td_cost: 1.77238e-07 delay_cost: 5.04235e-07
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 0.26552 1.00560   105.4759 1.6738e-07 5.0666e-07 3.1456e-10  8.0295  0.9971  0.0165 16.0000  1.000      2061  0.500
[vpr] 0.13276 1.00623   103.5852 1.7094e-07 5.0562e-07 3.1776e-10  7.8244  0.9981  0.0193 16.0000  1.000      4122  0.500
[vpr] 0.06638 0.97705   104.1588 1.7684e-07 5.0395e-07 3.2223e-10  7.5399  0.9908  0.0131 16.0000  1.000      6183  0.500
[vpr] 0.03319 0.98804   104.4890 1.6766e-07 5.0234e-07 3.1464e-10  7.9611  0.9806  0.0191 16.0000  1.000      8244  0.500
[vpr] 0.01659 0.97251   103.4498 1.6783e-07 5.0282e-07 3.1669e-10  7.8927  0.9689  0.0152 16.0000  1.000     10305  0.500
[vpr] 0.00830 0.99277    99.4078 1.6029e-07 4.8885e-07 3.0675e-10  7.6876  0.9272  0.0145 16.0000  1.000     12366  0.900
[vpr] 0.00747 0.99192   101.0203 1.7525e-07 4.9839e-07 3.14e-10    7.3348  0.9287  0.0208 16.0000  1.000     14427  0.900
[vpr] 0.00672 1.01342   100.0405 1.6355e-07 4.8668e-07 2.9967e-10  7.5509  0.9195  0.0123 16.0000  1.000     16488  0.900
[vpr] 0.00605 1.00218    98.6563 1.6229e-07 4.8998e-07 3.0129e-10  7.6193  0.9030  0.0175 16.0000  1.000     18549  0.900
[vpr] 0.00544 1.01857    98.0460 1.6607e-07 4.862e-07  2.9826e-10  7.2664  0.8884  0.0146 16.0000  1.000     20610  0.900
[vpr] 0.00490 0.99365    97.7669 1.6791e-07 4.8634e-07 3.0415e-10  7.2664  0.8928  0.0187 16.0000  1.000     22671  0.900
[vpr] 0.00441 0.95891    95.0142 1.595e-07  4.804e-07  3.0415e-10  7.6083  0.8700  0.0136 16.0000  1.000     24732  0.900
[vpr] 0.00397 1.00878    95.2361 1.6621e-07 4.8036e-07 2.9903e-10  7.1407  0.8583  0.0083 16.0000  1.000     26793  0.900
[vpr] 0.00357 0.97053    94.2983 1.5339e-07 4.75e-07   3.0385e-10  7.6876  0.8336  0.0134 16.0000  1.000     28854  0.900
[vpr] 0.00321 0.99442    94.7125 1.6101e-07 4.7179e-07 2.9562e-10  7.2090  0.8195  0.0112 16.0000  1.000     30915  0.900
[vpr] 0.00289 0.97669    90.6150 1.5502e-07 4.5959e-07 2.9037e-10  7.2774  0.7914  0.0128 16.0000  1.000     32976  0.950
[vpr] 0.00275 1.00415    90.4723 1.6162e-07 4.6289e-07 2.8572e-10  6.9356  0.7705  0.0082 16.0000  1.000     35037  0.950
[vpr] 0.00261 0.99679    91.9108 1.5945e-07 4.6244e-07 2.8773e-10  7.0723  0.7754  0.0076 16.0000  1.000     37098  0.950
[vpr] 0.00248 0.97225    91.1619 1.5576e-07 4.6384e-07 2.9272e-10  7.2090  0.7593  0.0135 16.0000  1.000     39159  0.950
[vpr] 0.00236 0.97193    90.6472 1.4906e-07 4.6141e-07 2.9221e-10  7.6876  0.7749  0.0145 16.0000  1.000     41220  0.950
[vpr] 0.00224 0.98138    88.3015 1.5166e-07 4.5597e-07 2.8922e-10  7.2774  0.7302  0.0177 16.0000  1.000     43281  0.950
[vpr] 0.00213 1.00818    88.2576 1.5568e-07 4.5798e-07 2.8368e-10  6.9929  0.7230  0.0109 16.0000  1.000     45342  0.950
[vpr] 0.00202 0.96588    83.5149 1.516e-07  4.418e-07  2.8257e-10  6.9356  0.6919  0.0134 16.0000  1.000     47403  0.950
[vpr] 0.00192 0.97824    81.8318 1.4759e-07 4.3352e-07 2.7374e-10  6.8672  0.6730  0.0144 16.0000  1.000     49464  0.950
[vpr] 0.00182 0.99542    80.3474 1.4686e-07 4.2851e-07 2.6662e-10  6.7304  0.6531  0.0104 16.0000  1.000     51525  0.950
[vpr] 0.00173 1.01361    81.1759 1.4697e-07 4.3133e-07 2.6645e-10  6.7988  0.6696  0.0121 16.0000  1.000     53586  0.950
[vpr] 0.00165 1.00758    82.5996 1.4713e-07 4.3971e-07 2.7088e-10  7.0039  0.6526  0.0086 16.0000  1.000     55647  0.950
[vpr] 0.00156 0.98300    79.5186 1.4694e-07 4.3239e-07 2.7272e-10  6.8672  0.6346  0.0143 16.0000  1.000     57708  0.950
[vpr] 0.00149 0.99113    79.1977 1.379e-07  4.2627e-07 2.6598e-10  7.2774  0.6317  0.0060 16.0000  1.000     59769  0.950
[vpr] 0.00141 0.98283    76.8199 1.4176e-07 4.2493e-07 2.6645e-10  6.9356  0.6084  0.0091 16.0000  1.000     61830  0.950
[vpr] 0.00134 0.97748    78.0274 1.4437e-07 4.2571e-07 2.6892e-10  6.7988  0.6143  0.0133 16.0000  1.000     63891  0.950
[vpr] 0.00127 0.98826    75.6755 1.4539e-07 4.1961e-07 2.6218e-10  6.5827  0.5682  0.0066 16.0000  1.000     65952  0.950
[vpr] 0.00121 0.98388    75.7443 1.4346e-07 4.2158e-07 2.6478e-10  6.6621  0.5764  0.0094 16.0000  1.000     68013  0.950
[vpr] 0.00115 0.99075    75.1317 1.4213e-07 4.179e-07  2.6304e-10  6.6621  0.5594  0.0053 16.0000  1.000     70074  0.950
[vpr] 0.00109 0.98109    72.4539 1.4097e-07 4.1725e-07 2.6124e-10  6.7304  0.5526  0.0065 16.0000  1.000     72135  0.950
[vpr] 0.00104 0.98244    71.9799 1.4009e-07 4.1484e-07 2.6103e-10  6.7304  0.5366  0.0086 16.0000  1.000     74196  0.950
[vpr] 0.00099 0.98467    71.3400 1.4219e-07 4.0856e-07 2.5932e-10  6.5253  0.5376  0.0069 16.0000  1.000     76257  0.950
[vpr] 0.00094 0.99709    69.5477 1.3692e-07 4.0393e-07 2.5267e-10  6.7304  0.5075  0.0046 16.0000  1.000     78318  0.950
[vpr] 0.00089 1.00435    71.2214 1.3644e-07 4.0631e-07 2.5165e-10  6.7304  0.5133  0.0074 16.0000  1.000     80379  0.950
[vpr] 0.00084 0.97380    70.1534 1.3932e-07 4.0297e-07 2.5591e-10  6.5827  0.4833  0.0100 16.0000  1.000     82440  0.950
[vpr] 0.00080 0.98780    68.4726 1.3433e-07 3.9789e-07 2.4905e-10  6.7304  0.4595  0.0087 16.0000  1.000     84501  0.950
[vpr] 0.00076 0.99639    66.7878 1.3661e-07 3.9597e-07 2.4661e-10  6.5937  0.4386  0.0079 16.0000  1.000     86562  0.950
[vpr] 0.00072 0.99430    65.9244 1.346e-07  3.9582e-07 2.4743e-10  6.5937  0.4425  0.0052 15.9780  1.010     88623  0.950
[vpr] 0.00069 0.99757    65.0896 1.3346e-07 3.9228e-07 2.4525e-10  6.6621  0.4051  0.0052 16.0000  1.000     90684  0.950
[vpr] 0.00065 1.00394    65.0338 1.0733e-07 3.9462e-07 2.4542e-10  6.6621  0.4212  0.0046 15.4423  1.260     92745  0.950
[vpr] 0.00062 0.99869    64.2657 9.5171e-08 3.9149e-07 2.4431e-10  6.6621  0.4270  0.0038 15.1513  1.396     94806  0.950
[vpr] 0.00059 0.99827    63.4894 8.9584e-08 3.8908e-07 2.4278e-10  6.5937  0.4178  0.0023 14.9540  1.488     96867  0.950
[vpr] 0.00056 0.99419    62.9504 8.0179e-08 3.886e-07  2.4235e-10  6.5937  0.4212  0.0026 14.6214  1.643     98928  0.950
[vpr] 0.00053 0.99431    62.2701 7.3646e-08 3.8664e-07 2.4175e-10  6.5253  0.3804  0.0032 14.3458  1.772    100989  0.950
[vpr] 0.00051 0.99388    61.1664 5.9269e-08 3.8376e-07 2.4026e-10  6.5253  0.3906  0.0070 13.4908  2.171    103050  0.950
[vpr] 0.00048 0.99790    61.1861 4.9917e-08 3.8412e-07 2.3924e-10  6.5253  0.3886  0.0035 12.8242  2.482    105111  0.950
[vpr] 0.00046 0.99294    60.3609 4.4899e-08 3.8451e-07 2.3966e-10  6.4570  0.3862  0.0082 12.1656  2.789    107172  0.950
[vpr] 0.00043 0.99578    59.4377 4.0972e-08 3.8418e-07 2.3642e-10  6.3886  0.3678  0.0034 11.5113  3.095    109233  0.950
[vpr] 0.00041 0.99906    58.9275 3.6244e-08 3.8541e-07 2.4009e-10  6.3886  0.3823  0.0016 10.6800  3.483    111294  0.950
[vpr] 0.00039 1.00108    58.7255 3.3697e-08 3.8947e-07 2.4069e-10  6.3886  0.3751  0.0022 10.0642  3.770    113355  0.950
[vpr] 0.00037 1.00209    58.6002 3.1533e-08 3.8745e-07 2.4073e-10  6.3673  0.3930  0.0025  9.4106  4.075    115416  0.950
[vpr] 0.00035 0.99919    58.6838 3.0388e-08 3.8783e-07 2.4482e-10  6.3673  0.3925  0.0023  8.9685  4.281    117477  0.950
[vpr] 0.00034 0.99525    58.1209 2.9228e-08 3.871e-07  2.432e-10   6.3673  0.3785  0.0024  8.5427  4.480    119538  0.950
[vpr] 0.00032 0.99486    56.8021 2.8096e-08 3.8492e-07 2.4184e-10  6.3673  0.3624  0.0035  8.0170  4.725    121599  0.950
[vpr] 0.00030 1.00541    56.5492 2.6861e-08 3.8175e-07 2.415e-10   6.3673  0.3484  0.0040  7.3952  5.016    123660  0.950
[vpr] 0.00029 0.99829    56.4412 2.5727e-08 3.8091e-07 2.4184e-10  6.3673  0.3823  0.0020  6.7176  5.332    125721  0.950
[vpr] 0.00027 0.99161    55.7214 2.4769e-08 3.7715e-07 2.368e-10   6.3673  0.3785  0.0048  6.3303  5.513    127782  0.950
[vpr] 0.00026 0.99557    54.5831 2.3885e-08 3.7911e-07 2.3958e-10  6.3673  0.3959  0.0018  5.9407  5.694    129843  0.950
[vpr] 0.00025 0.99252    54.2849 2.3219e-08 3.7839e-07 2.3796e-10  6.2989  0.3726  0.0030  5.6788  5.817    131904  0.950
[vpr] 0.00023 0.99805    54.3670 2.1332e-08 3.808e-07  2.3557e-10  6.3886  0.3765  0.0014  5.2963  5.995    133965  0.950
[vpr] 0.00022 0.99719    54.4742 2.0529e-08 3.811e-07  2.3894e-10  6.3886  0.3911  0.0024  4.9601  6.152    136026  0.950
[vpr] 0.00021 0.99318    53.5543 2.0113e-08 3.7934e-07 2.3608e-10  6.3886  0.3770  0.0024  4.7174  6.265    138087  0.950
[vpr] 0.00020 0.99791    53.0639 1.9717e-08 3.7785e-07 2.3646e-10  6.3886  0.3760  0.0014  4.4202  6.404    140148  0.950
[vpr] 0.00019 0.99522    52.4811 2.0404e-08 3.7674e-07 2.3617e-10  6.3202  0.3785  0.0024  4.1374  6.536    142209  0.950
[vpr] 0.00018 0.99713    52.0418 2.0153e-08 3.7708e-07 2.3459e-10  6.3202  0.3610  0.0019  3.8828  6.655    144270  0.950
[vpr] 0.00017 0.99765    51.7857 1.9612e-08 3.7503e-07 2.3386e-10  6.3202  0.3673  0.0029  3.5760  6.798    146331  0.950
[vpr] 0.00016 0.99864    51.1423 1.9447e-08 3.752e-07  2.3352e-10  6.3202  0.3610  0.0013  3.3160  6.919    148392  0.950
[vpr] 0.00016 0.99758    50.6286 1.9163e-08 3.7289e-07 2.3288e-10  6.3202  0.3377  0.0023  3.0540  7.041    150453  0.950
[vpr] 0.00015 0.99969    50.3069 1.889e-08  3.7551e-07 2.3181e-10  6.3202  0.4022  0.0013  2.7416  7.187    152514  0.950
[vpr] 0.00014 0.99853    49.9221 1.8662e-08 3.7609e-07 2.3382e-10  6.3202  0.3673  0.0014  2.6381  7.236    154575  0.950
[vpr] 0.00013 0.99781    49.6695 1.8456e-08 3.744e-07  2.354e-10   6.3202  0.3814  0.0013  2.4463  7.325    156636  0.950
[vpr] 0.00013 0.99862    49.4653 1.833e-08  3.7121e-07 2.3186e-10  6.3202  0.3513  0.0007  2.3028  7.392    158697  0.950
[vpr] 0.00012 0.99704    49.3144 1.831e-08  3.7139e-07 2.3216e-10  6.3202  0.3455  0.0016  2.0985  7.487    160758  0.950
[vpr] 0.00011 0.99787    48.8232 1.8119e-08 3.7125e-07 2.3186e-10  6.3202  0.3697  0.0008  1.9002  7.580    162819  0.950
[vpr] 0.00011 0.99878    48.7851 1.7822e-08 3.7119e-07 2.3181e-10  6.3202  0.4017  0.0014  1.7666  7.642    164880  0.950
[vpr] 0.00010 0.99915    48.7138 1.7772e-08 3.7109e-07 2.322e-10   6.3202  0.3785  0.0009  1.6990  7.674    166941  0.950
[vpr] 0.00010 1.00036    48.5583 1.7676e-08 3.7266e-07 2.3126e-10  6.3202  0.3275  0.0005  1.5945  7.723    169002  0.950
[vpr] 0.00009 0.99782    48.4232 1.7536e-08 3.738e-07  2.3395e-10  6.3202  0.3469  0.0007  1.4151  7.806    171063  0.950
[vpr] 0.00009 0.99915    48.3330 1.7434e-08 3.7375e-07 2.3271e-10  6.3202  0.3202  0.0006  1.2834  7.868    173124  0.950
[vpr] 0.00008 0.99694    48.0602 1.7315e-08 3.7324e-07 2.3314e-10  6.3202  0.3110  0.0020  1.1297  7.939    175185  0.950
[vpr] 0.00008 0.99917    47.8579 1.7223e-08 3.7175e-07 2.3275e-10  6.3202  0.3188  0.0006  1.0000  8.000    177246  0.950
[vpr] 0.00008 1.00017    47.7446 1.7209e-08 3.713e-07  2.3118e-10  6.3202  0.2974  0.0007  1.0000  8.000    179307  0.950
[vpr] 0.00007 0.99822    47.4980 1.723e-08  3.7069e-07 2.3075e-10  6.3202  0.2751  0.0007  1.0000  8.000    181368  0.950
[vpr] 0.00007 0.99923    47.4129 1.7461e-08 3.7013e-07 2.3024e-10  6.3202  0.2542  0.0006  1.0000  8.000    183429  0.950
[vpr] 0.00006 0.99820    47.2764 1.7216e-08 3.7036e-07 2.3088e-10  6.3202  0.2402  0.0006  1.0000  8.000    185490  0.950
[vpr] 0.00006 0.99978    47.2108 1.7205e-08 3.7183e-07 2.3092e-10  6.3202  0.2324  0.0006  1.0000  8.000    187551  0.950
[vpr] 0.00006 0.99911    47.0744 1.7194e-08 3.7421e-07 2.3305e-10  6.3202  0.2086  0.0006  1.0000  8.000    189612  0.950
[vpr] 0.00006 0.99885    46.9390 1.7241e-08 3.7202e-07 2.3348e-10  6.3202  0.1931  0.0005  1.0000  8.000    191673  0.950
[vpr] 0.00005 0.99962    46.9087 1.7222e-08 3.7171e-07 2.3199e-10  6.3202  0.1747  0.0004  1.0000  8.000    193734  0.950
[vpr] 0.00005 1.00082    47.0524 1.7197e-08 3.7175e-07 2.3335e-10  6.3202  0.1917  0.0005  1.0000  8.000    195795  0.950
[vpr] 0.00005 0.99850    46.9971 1.7217e-08 3.6948e-07 2.3181e-10  6.3202  0.1718  0.0008  1.0000  8.000    197856  0.950
[vpr] 0.00005 0.99969    46.8939 1.72e-08   3.688e-07  2.3011e-10  6.3202  0.1470  0.0003  1.0000  8.000    199917  0.800
[vpr] 0.00004 0.99809    46.7608 1.7225e-08 3.6944e-07 2.2994e-10  6.3202  0.1271  0.0012  1.0000  8.000    201978  0.800
[vpr] 0.00003 0.99918    46.5380 1.7207e-08 3.6931e-07 2.3113e-10  6.3202  0.0980  0.0005  1.0000  8.000    204039  0.800
[vpr] 0.00002 0.99967    46.4159 1.7204e-08 3.6828e-07 2.2994e-10  6.3202  0.0607  0.0002  1.0000  8.000    206100  0.800
[vpr] 0.00002 0.99970    46.3791 1.7204e-08 3.6804e-07 2.2964e-10  6.3202  0.0519  0.0001  1.0000  8.000    208161  0.800
[vpr] 0.00001 0.99985    46.3481 1.7206e-08 3.6906e-07 2.2981e-10  6.3202  0.0451  0.0001  1.0000  8.000    210222  0.800
[vpr] 0.00001 0.99994    46.3170 1.7209e-08 3.6897e-07 2.3002e-10  6.3202  0.0369  0.0000  1.0000  8.000    212283  0.800
[vpr] 0.00001 1.00000    46.3131 1.7209e-08 3.6925e-07 2.3015e-10  6.3202  0.0277  0.0000  1.0000  8.000    214344  0.800
[vpr] 0.00000 1.00000    46.3130 1.7209e-08 3.6836e-07 2.3066e-10          0.0170  0.0000  1.0000  8.000    216405
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 4619
[vpr] bb_cost recomputed from scratch: 46.313
[vpr] timing_cost recomputed from scratch: 1.72089e-08
[vpr] delay_cost recomputed from scratch: 3.68112e-07
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 216711
[vpr] 
[vpr] Placement estimated critical path delay: 6.32022 ns
[vpr] Placement cost: 1, bb_cost: 46.313, td_cost: 1.72089e-08, delay_cost: 3.68112e-07
[vpr] Placement total # of swap attempts: 216711
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] 
[vpr] Using low: -1, high: -1, current: 28
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 8631, total available wire length 13440, ratio 0.642187
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Routing aborted, the ratio of overused nodes is above the threshold.
[vpr] 
[vpr] Using low: 28, high: -1, current: 56
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 8204, total available wire length 26880, ratio 0.305208
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.38859 ns
[vpr] Successfully routed after 14 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 28, high: 56, current: 42
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 8216, total available wire length 20160, ratio 0.40754
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.38859 ns
[vpr] Successfully routed after 17 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 28, high: 42, current: 36
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7994, total available wire length 17280, ratio 0.462616
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.52533 ns
[vpr] Successfully routed after 32 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 28, high: 36, current: 32
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 8582, total available wire length 15360, ratio 0.558724
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Routing failed.
[vpr] 
[vpr] Using low: 32, high: 36, current: 34
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 8035, total available wire length 16320, ratio 0.492341
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.38859 ns
[vpr] Successfully routed after 34 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -555847202
[vpr] Best routing used a channel width factor of 34.
[vpr] 
[vpr] Average number of bends per net: 3.21452  Maximum # of bends: 84
[vpr] 
[vpr] Number of routed nets (nonglobal): 606
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 11015, average net length: 18.1766
[vpr] 	Maximum net length: 379
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 2933, average wire segments per net: 4.83993
[vpr] 	Maximum segments used by a net: 99
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      17  7.4000       34
[vpr]                        1      16 12.0000       34
[vpr]                        2      24 18.0667       34
[vpr]                        3      29 22.3333       34
[vpr]                        4      29 22.8667       34
[vpr]                        5      32 25.6667       34
[vpr]                        6      34 27.5333       34
[vpr]                        7      33 25.9333       34
[vpr]                        8      33 27.7333       34
[vpr]                        9      34 28.2000       34
[vpr]                       10      34 27.0000       34
[vpr]                       11      33 26.6000       34
[vpr]                       12      32 23.0000       34
[vpr]                       13      31 21.6000       34
[vpr]                       14      32 20.2000       34
[vpr]                       15      33 22.1333       34
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      22 11.6000       34
[vpr]                        1      18 12.0667       34
[vpr]                        2      25 19.0667       34
[vpr]                        3      32 24.4000       34
[vpr]                        4      33 27.2667       34
[vpr]                        5      34 25.6667       34
[vpr]                        6      33 26.3333       34
[vpr]                        7      34 27.2667       34
[vpr]                        8      34 28.6000       34
[vpr]                        9      34 28.0667       34
[vpr]                       10      34 26.7333       34
[vpr]                       11      33 25.6667       34
[vpr]                       12      34 24.1333       34
[vpr]                       13      33 24.7333       34
[vpr]                       14      33 22.1333       34
[vpr]                       15      32 22.3333       34
[vpr] 
[vpr] Total tracks in x-direction: 544, in y-direction: 544
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 3.25895e+06
[vpr] 	Total used logic block area: 1.95537e+06
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 841895., per logic tile: 3741.76
[vpr] 
[vpr] Segment usage by type (index): type utilization
[vpr]                                ---- -----------
[vpr]                                   0       0.599
[vpr] 
[vpr] Segment usage by length: length utilization
[vpr]                          ------ -----------
[vpr]                               4       0.599
[vpr] 
[vpr] Nets on critical path: 10 normal, 0 global.
[vpr] Total logic delay: 4.5016e-09 (s), total net delay: 1.88699e-09 (s)
[vpr] Final critical path: 6.38859 ns, f_max: 156.529 MHz
[vpr] 
[vpr] Least slack in design: -6.38859 ns
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'vpr_tseng_fabric_polygon.toro.snoitpo'...
Writing xml file 'vpr_tseng_fabric_polygon.toro.xml'...
Writing blif file 'vpr_tseng_fabric_polygon.toro.blif'...
Writing architecture file 'vpr_tseng_fabric_polygon.toro.arch'...
Writing fabric file 'vpr_tseng_fabric_polygon.toro.fabric'...
Writing circuit file 'vpr_tseng_fabric_polygon.toro.circuit'...
Writing laff file 'vpr_tseng_fabric_polygon.toro.laff'...
Exiting...
