

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Fri Jul 31 10:05:12 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        gray_filter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.674|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  388975|  388975|  388975|  388975|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  388974|  388974|       807|          -|          -|   482|    no    |
        | + loop_width  |     804|     804|         4|          1|          1|   802|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    518|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     78|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     28|
|Register         |        0|      -|     412|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      4|     412|    688|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |ov5640_GaussianBleOg_U27  |ov5640_GaussianBleOg  |        0|      0|  0|  13|
    |ov5640_GaussianBleOg_U28  |ov5640_GaussianBleOg  |        0|      0|  0|  13|
    |ov5640_GaussianBleOg_U29  |ov5640_GaussianBleOg  |        0|      0|  0|  13|
    |ov5640_GaussianBleOg_U30  |ov5640_GaussianBleOg  |        0|      0|  0|  13|
    |ov5640_GaussianBleOg_U31  |ov5640_GaussianBleOg  |        0|      0|  0|  13|
    |ov5640_GaussianBleOg_U32  |ov5640_GaussianBleOg  |        0|      0|  0|  13|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  78|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +--------------------------+----------------------+---------------------+
    |         Instance         |        Module        |      Expression     |
    +--------------------------+----------------------+---------------------+
    |ov5640_GaussianBlfYi_U33  |ov5640_GaussianBlfYi  |       i0 * i1       |
    |ov5640_GaussianBlg8j_U34  |ov5640_GaussianBlg8j  | i0 + i1 * (i2 + i3) |
    |ov5640_GaussianBlhbi_U35  |ov5640_GaussianBlhbi  |     i0 * i1 + i2    |
    |ov5640_GaussianBlibs_U36  |ov5640_GaussianBlibs  |     i0 * i1 + i2    |
    +--------------------------+----------------------+---------------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|   800|    8|     1|         6400|
    |k_buf_0_val_4_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|   800|    8|     1|         6400|
    |k_buf_0_val_5_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|   800|    8|     1|         6400|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|  2400|   24|     3|        19200|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_640_p2                |     +    |      0|  0|  11|           2|          11|
    |i_V_fu_326_p2                      |     +    |      0|  0|   9|           9|           1|
    |j_V_fu_618_p2                      |     +    |      0|  0|  10|          10|           1|
    |p_Val2_2_fu_1235_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_s_fu_1207_p2                |     +    |      0|  0|  27|          27|          27|
    |p_assign_6_1_fu_458_p2             |     +    |      0|  0|  10|           3|          10|
    |p_assign_6_2_fu_484_p2             |     +    |      0|  0|  10|           3|          10|
    |sum_V_2_fu_1126_p2                 |     +    |      0|  0|  26|          26|          26|
    |tmp2_fu_1107_p2                    |     +    |      0|  0|  26|          26|          26|
    |tmp3_fu_1116_p2                    |     +    |      0|  0|  25|          25|          25|
    |tmp_28_fu_570_p2                   |     +    |      0|  0|   3|           1|           2|
    |tmp_30_cast_fu_388_p2              |     +    |      0|  0|   3|           2|           2|
    |tmp_3_fu_382_p2                    |     +    |      0|  0|  10|           2|          10|
    |p_assign_1_fu_684_p2               |     -    |      0|  0|  11|           1|          11|
    |p_assign_2_fu_712_p2               |     -    |      0|  0|  12|          11|          12|
    |p_assign_7_fu_428_p2               |     -    |      0|  0|  10|           1|          10|
    |p_assign_8_fu_452_p2               |     -    |      0|  0|   4|           3|           2|
    |r_V_41_0_1_fu_1009_p2              |     -    |      0|  0|  20|          20|          20|
    |r_V_41_1_2_fu_1089_p2              |     -    |      0|  0|  20|          20|          20|
    |r_V_41_1_fu_1053_p2                |     -    |      0|  0|  20|          20|          20|
    |r_V_41_2_1_fu_1156_p2              |     -    |      0|  0|  20|          20|          20|
    |tmp_32_fu_538_p2                   |     -    |      0|  0|   4|           3|           2|
    |ap_block_pp0                       |    and   |      0|  0|   1|           1|           1|
    |ap_block_state6_pp0_stage0_iter3   |    and   |      0|  0|   1|           1|           1|
    |ap_condition_999                   |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state3_pp0_iter0_stage0  |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op147_read_state4     |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op148_store_state4    |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op150_store_state4    |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op156_store_state4    |    and   |      0|  0|   1|           1|           1|
    |deleted_zeros_fu_1285_p2           |    and   |      0|  0|   1|           1|           1|
    |or_cond_i496_i_fu_414_p2           |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_fu_776_p2                |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_i_fu_670_p2              |    and   |      0|  0|   1|           1|           1|
    |sel_tmp8_fu_742_p2                 |    and   |      0|  0|   1|           1|           1|
    |Range1_all_zeros_fu_1251_p2        |   icmp   |      0|  0|   2|           5|           1|
    |exitcond460_i_fu_612_p2            |   icmp   |      0|  0|   5|          10|           9|
    |exitcond461_i_fu_320_p2            |   icmp   |      0|  0|   5|           9|           6|
    |icmp1_fu_634_p2                    |   icmp   |      0|  0|   5|           9|           1|
    |icmp_fu_354_p2                     |   icmp   |      0|  0|   4|           8|           1|
    |tmp_10_fu_706_p2                   |   icmp   |      0|  0|   5|          11|          10|
    |tmp_1_fu_360_p2                    |   icmp   |      0|  0|   5|           9|           1|
    |tmp_264_1_fu_366_p2                |   icmp   |      0|  0|   5|           9|           1|
    |tmp_2_fu_372_p2                    |   icmp   |      0|  0|   5|           9|           7|
    |tmp_4_fu_446_p2                    |   icmp   |      0|  0|   5|          10|           9|
    |tmp_5_fu_332_p2                    |   icmp   |      0|  0|   5|           9|           7|
    |tmp_8_fu_664_p2                    |   icmp   |      0|  0|   5|          11|          10|
    |tmp_s_fu_408_p2                    |   icmp   |      0|  0|   5|          10|           9|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_764_p2                  |    or    |      0|  0|   1|           1|           1|
    |not_carry_1_fu_1279_p2             |    or    |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_736_p2                 |    or    |      0|  0|   1|           1|           1|
    |col_buf_0_val_0_0_fu_816_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_835_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_854_p3        |  select  |      0|  0|   8|           1|           8|
    |p_assign_3_fu_718_p3               |  select  |      0|  0|  12|           1|          12|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   8|           1|           8|
    |p_p2_i497_i_fu_434_p3              |  select  |      0|  0|  10|           1|          10|
    |p_p2_i497_i_p_assign_8_fu_510_p3   |  select  |      0|  0|   2|           1|           2|
    |p_p2_i_i_fu_690_p3                 |  select  |      0|  0|  11|           1|          11|
    |src_kernel_win_0_va_6_fu_908_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_7_fu_926_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_8_fu_944_p3    |  select  |      0|  0|   8|           1|           8|
    |tmp_11_fu_548_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_18_fu_556_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_29_fu_586_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_31_fu_594_p3                   |  select  |      0|  0|   2|           1|           2|
    |x_fu_748_p3                        |  select  |      0|  0|  13|           1|          13|
    |y_fu_518_p3                        |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |col_assign_1_t_fu_799_p2           |    xor   |      0|  0|   2|           2|           2|
    |rev1_fu_658_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_1265_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_402_p2                      |    xor   |      0|  0|   2|           1|           2|
    |row_assign_8_0_t_fu_526_p2         |    xor   |      0|  0|   2|           2|           2|
    |row_assign_8_1_t_fu_564_p2         |    xor   |      0|  0|   2|           2|           2|
    |row_assign_8_2_t_fu_602_p2         |    xor   |      0|  0|   2|           2|           2|
    |tmp_220_0_not_fu_338_p2            |    xor   |      0|  0|   2|           1|           2|
    |tmp_38_fu_576_p2                   |    xor   |      0|  0|   2|           2|           2|
    |tmp_6_fu_532_p2                    |    xor   |      0|  0|   3|           2|           3|
    |tmp_8_not_fu_730_p2                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 518|         416|         506|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   4|          5|    1|          5|
    |ap_enable_reg_pp0_iter2    |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |   3|          2|    1|          2|
    |k_buf_0_val_4_d1           |   3|          3|    8|         24|
    |k_buf_0_val_5_d1           |   3|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   3|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   3|          2|    1|          2|
    |t_V_4_reg_305              |   3|          2|   10|         20|
    |t_V_reg_294                |   3|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  28|         23|   40|         99|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |brmerge_reg_1481                 |   1|   0|    1|          0|
    |exitcond460_i_reg_1463           |   1|   0|    1|          0|
    |i_V_reg_1414                     |   9|   0|    9|          0|
    |icmp_reg_1428                    |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1488      |  10|   0|   10|          0|
    |k_buf_0_val_4_addr_reg_1494      |  10|   0|   10|          0|
    |k_buf_0_val_5_addr_reg_1500      |  10|   0|   10|          0|
    |or_cond_i_i_reg_1472             |   1|   0|    1|          0|
    |or_cond_i_reg_1506               |   1|   0|    1|          0|
    |r_V_41_1_1_reg_1528              |  21|   0|   21|          0|
    |right_border_buf_0_1_fu_196      |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_200      |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_204      |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_208      |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_212      |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_192      |   8|   0|    8|          0|
    |row_assign_8_0_t_reg_1448        |   2|   0|    2|          0|
    |row_assign_8_1_t_reg_1453        |   2|   0|    2|          0|
    |row_assign_8_2_t_reg_1458        |   2|   0|    2|          0|
    |src_kernel_win_0_va_16_reg_1533  |   8|   0|    8|          0|
    |src_kernel_win_0_va_1_fu_172     |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_176     |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_180     |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_184     |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_188     |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_1510   |   8|   0|    8|          0|
    |src_kernel_win_0_va_7_reg_1516   |   8|   0|    8|          0|
    |src_kernel_win_0_va_8_reg_1522   |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_168       |   8|   0|    8|          0|
    |sum_V_2_reg_1538                 |  26|   0|   26|          0|
    |t_V_4_reg_305                    |  10|   0|   10|          0|
    |t_V_reg_294                      |   9|   0|    9|          0|
    |tmp5_reg_1543                    |  25|   0|   25|          0|
    |tmp_1_reg_1433                   |   1|   0|    1|          0|
    |tmp_220_0_not_reg_1423           |   1|   0|    1|          0|
    |tmp_264_1_reg_1437               |   1|   0|    1|          0|
    |tmp_2_reg_1441                   |   1|   0|    1|          0|
    |tmp_43_reg_1476                  |   2|   0|    2|          0|
    |tmp_5_reg_1419                   |   1|   0|    1|          0|
    |exitcond460_i_reg_1463           |  64|  32|    1|          0|
    |or_cond_i_reg_1506               |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 412|  64|  286|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

