0100_0001_0000_0000 // load mem 0 into reg 1

0001_0010_0000_0010 // set reg 2 to 2
0000_0010_0000_0010 // write out reg 2

0001_0011_0000_0011 // set reg 3 to 3
0000_0011_0000_0010 // write out reg 3

0001_0100_0000_0100 // set reg 4 to 4
0000_0100_0000_0010 // write out reg 4

0010_0101_0000_0001 // Load register 5 with contents of mem address 1, (0010_0010_0000_0010)

0000_0101_0000_0010 // write out reg 5 (should be 0010_0010_0000_0010)

1011_0000_0000_1001 // Jump to self (loop)

0000_0000_0000_0000 // halt implied
