

================================================================
== Vitis HLS Report for 'stencil3d'
================================================================
* Date:           Sat Apr  5 07:23:28 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.170 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    52821|    52821|  0.264 ms|  0.264 ms|  52822|  52822|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                |                                                      |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                            Instance                            |                        Module                        |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61  |stencil3d_Pipeline_height_bound_col_height_bound_row  |     1026|     1026|  5.130 us|  5.130 us|   1026|   1026|       no|
        |grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69     |stencil3d_Pipeline_col_bound_height_col_bound_row     |      482|      482|  2.410 us|  2.410 us|    482|    482|       no|
        |grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77     |stencil3d_Pipeline_row_bound_height_row_bound_col     |      902|      902|  4.510 us|  4.510 us|    902|    902|       no|
        |grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85      |stencil3d_Pipeline_loop_height_loop_col_loop_row      |    50404|    50404|  0.252 ms|  0.252 ms|  50404|  50404|       no|
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|      496|     1475|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      313|    -|
|Register             |        -|     -|       76|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|      572|     1788|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                            |                        Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69     |stencil3d_Pipeline_col_bound_height_col_bound_row     |        0|   0|   46|  180|    0|
    |grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61  |stencil3d_Pipeline_height_bound_col_height_bound_row  |        0|   0|   87|  241|    0|
    |grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85      |stencil3d_Pipeline_loop_height_loop_col_loop_row      |        0|   6|  320|  895|    0|
    |grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77     |stencil3d_Pipeline_row_bound_height_row_bound_col     |        0|   0|   43|  159|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                           |                                                      |        0|   6|  496| 1475|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  49|          9|    1|          9|
    |orig_address0  |  26|          5|   14|         70|
    |orig_address1  |  26|          5|   14|         70|
    |orig_ce0       |  26|          5|    1|          5|
    |orig_ce1       |  26|          5|    1|          5|
    |sol_address0   |  26|          5|   14|         70|
    |sol_address1   |  14|          3|   14|         42|
    |sol_ce0        |  26|          5|    1|          5|
    |sol_ce1        |  14|          3|    1|          3|
    |sol_d0         |  26|          5|   32|        160|
    |sol_d1         |  14|          3|   32|         96|
    |sol_we0        |  26|          5|    1|          5|
    |sol_we1        |  14|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          | 313|         61|  127|        543|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |C_load_1_reg_112                                                             |  32|   0|   32|          0|
    |C_load_reg_107                                                               |  32|   0|   32|          0|
    |ap_CS_fsm                                                                    |   8|   0|    8|          0|
    |grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_69_ap_start_reg     |   1|   0|    1|          0|
    |grp_stencil3d_Pipeline_height_bound_col_height_bound_row_fu_61_ap_start_reg  |   1|   0|    1|          0|
    |grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_85_ap_start_reg      |   1|   0|    1|          0|
    |grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_77_ap_start_reg     |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |  76|   0|   76|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|     stencil3d|  return value|
|C_address0     |  out|    1|   ap_memory|             C|         array|
|C_ce0          |  out|    1|   ap_memory|             C|         array|
|C_q0           |   in|   32|   ap_memory|             C|         array|
|C_address1     |  out|    1|   ap_memory|             C|         array|
|C_ce1          |  out|    1|   ap_memory|             C|         array|
|C_q1           |   in|   32|   ap_memory|             C|         array|
|orig_address0  |  out|   14|   ap_memory|          orig|         array|
|orig_ce0       |  out|    1|   ap_memory|          orig|         array|
|orig_q0        |   in|   32|   ap_memory|          orig|         array|
|orig_address1  |  out|   14|   ap_memory|          orig|         array|
|orig_ce1       |  out|    1|   ap_memory|          orig|         array|
|orig_q1        |   in|   32|   ap_memory|          orig|         array|
|sol_address0   |  out|   14|   ap_memory|           sol|         array|
|sol_ce0        |  out|    1|   ap_memory|           sol|         array|
|sol_we0        |  out|    1|   ap_memory|           sol|         array|
|sol_d0         |  out|   32|   ap_memory|           sol|         array|
|sol_address1   |  out|   14|   ap_memory|           sol|         array|
|sol_ce1        |  out|    1|   ap_memory|           sol|         array|
|sol_we1        |  out|    1|   ap_memory|           sol|         array|
|sol_d1         |  out|   32|   ap_memory|           sol|         array|
+---------------+-----+-----+------------+--------------+--------------+

