// Seed: 3646596429
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wand id_4 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output tri id_2,
    output tri id_3,
    input uwire id_4,
    input wire id_5,
    input wire id_6,
    input wor id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wand id_10,
    output wire id_11,
    input uwire id_12,
    input wor id_13,
    input uwire id_14,
    input wand id_15,
    output tri1 id_16,
    input supply1 id_17,
    input wor id_18,
    input wor id_19
    , id_25,
    output uwire id_20
    , id_26,
    input tri0 id_21,
    output supply1 id_22,
    output tri id_23
);
  logic id_27 = -1;
  assign id_26 = id_25 != id_5;
  wire id_28;
  module_0 modCall_1 (
      id_28,
      id_26,
      id_26
  );
endmodule
