# âš™ï¸ **Logic Design Basics** ğŸ’¡

---

## ğŸ§  **Core Concepts**

- Information is **encoded in binary**:
  - ğŸ”Œ Low Voltage = `0`
  - ğŸ”‹ High Voltage = `1`
- ğŸ§µ **One wire per bit**
- ğŸ§µğŸ§µ **Multi-bit data** = multi-wire **buses**
- ğŸ§® **Combinational Elements**:
  - Outputs depend **only on current inputs**
- ğŸ§· **Sequential (State) Elements**:
  - Store **information**
  - Outputs depend on **inputs + past states**

---

## ğŸ”„ **Combinational Elements**

These elements perform operations **instantly** based on current inputs. No memory or history is involved.

### ğŸ”¹ AND Gate

ğŸ§® Logic: `Y = A & B`

|  A  |  B  |  Y  |
| :-: | :-: | :-: |
|  0  |  0  |  0  |
|  0  |  1  |  0  |
|  1  |  0  |  0  |
|  1  |  1  |  1  |

---

### ğŸ”€ Multiplexer (MUX)

ğŸ§® Logic: `Y = S ? I1 : I0`

ğŸ“¦ A selection box:

- **Select line (S)** decides whether to pass **I0** or **I1** to output **Y**

```
    I0 â”€â”€â”€â”€â”€â”
            â”œâ”€â”€ Y
    I1 â”€â”€â”€â”€â”€â”˜
           â†‘
           S (select)
```

---

### â• Adder

ğŸ§® Logic: `Y = A + B`

- Adds two binary numbers
- Often part of ALUs or counters

---

### ğŸ§  Arithmetic Logic Unit (ALU)

ğŸ§® Logic: `Y = F(A, B)`

- Can perform multiple operations: `add`, `sub`, `and`, `or`, `slt`, etc.
- Controlled by a **function selector (F)**

Think of it as the **math brain ğŸ§ ** of your CPU!

---

## ğŸ•“ **Sequential Elements**

These **store data** and are controlled by a **clock** â°.

### ğŸ”¹ Register

- Stores **1 word** of data
- **Updates only** on a **clock edge** (0 â¡ 1)
- Basic building block for memory!

```
    D â”€â”€â”€â”€â”€â–¶â”‚Registerâ”‚â”€â”€â”€â”€â”€â–¶ Q
           â”‚   â†‘    â”‚
         Clock Edge (â†‘)
```

---

### âœï¸ Register with **Write Control**

- Adds a **Write Enable** input ğŸ–Šï¸
- Only updates **when Write = 1**

```
         Write = 1
            â”‚
    D â”€â”€â”€â”€â”€â–¶â”‚Registerâ”‚â”€â”€â”€â”€â”€â–¶ Q
           â”‚   â†‘    â”‚
         Clock Edge (â†‘)
```

Used in **memory**, **register files**, or when **conditional updates** are required.

---

## ğŸ•°ï¸ **Clocking Methodology**

ğŸ” Defines when signals can be **read or written**

- **Combinational logic** happens **between** clock edges
- **State elements (e.g., registers)**:
  - Read at **beginning**
  - Written at **end**

### â³ Clock Period

â±ï¸ Determined by **longest delay** in the combinational path (also called the **critical path**)

> âš ï¸ A **race condition** could happen if data is read and written at the wrong times!  
> âœ… Edge-triggered designs help prevent this by clearly defining **read/write windows**

---

## ğŸ§° Summary Table

| ğŸ”§ Element        | ğŸ’¬ Description            | ğŸ•’ Memory? |
| ----------------- | ------------------------- | ---------- |
| AND Gate          | Logical AND               | âŒ         |
| Multiplexer       | Selects between inputs    | âŒ         |
| Adder             | Binary addition           | âŒ         |
| ALU               | Performs logic/arithmetic | âŒ         |
| Register          | Stores data (clocked)     | âœ…         |
| Register w/ Write | Conditionally stores data | âœ…         |
