Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Fri Jul  5 01:43:31 2024

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {top_module|sys_clk} [get_ports {sys_clk}] -add
create_clock -period {1000} -waveform {0 500} -name {pll_clk|u_pll_clk/u_pll_e3/CLKOUT1} [get_pins {u_pll_clk/u_pll_e3.CLKOUT1}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {top_module|sys_clk}]
set_clock_groups -name {Inferred_clock_group_1} -asynchronous -group [get_clocks {pll_clk|u_pll_clk/u_pll_e3/CLKOUT1}]


Logical Constraint:
+-------------------------------------------------------------------------+
| Object                                | Attribute          | Value     
+-------------------------------------------------------------------------+
| p:adc_data_1[0]                       | PAP_MARK_DEBUG     | true      
| p:adc_data_1[1]                       | PAP_MARK_DEBUG     | true      
| p:adc_data_1[2]                       | PAP_MARK_DEBUG     | true      
| p:adc_data_1[3]                       | PAP_MARK_DEBUG     | true      
| p:adc_data_1[4]                       | PAP_MARK_DEBUG     | true      
| p:adc_data_1[5]                       | PAP_MARK_DEBUG     | true      
| p:adc_data_1[6]                       | PAP_MARK_DEBUG     | true      
| p:adc_data_1[7]                       | PAP_MARK_DEBUG     | true      
| p:adc_data_1[8]                       | PAP_MARK_DEBUG     | true      
| p:adc_data_1[9]                       | PAP_MARK_DEBUG     | true      
| i:ND0[0]                              | PAP_MARK_DEBUG     | true      
| i:ND0[1]                              | PAP_MARK_DEBUG     | true      
| i:ND0[2]                              | PAP_MARK_DEBUG     | true      
| i:ND0[3]                              | PAP_MARK_DEBUG     | true      
| i:ND0[4]                              | PAP_MARK_DEBUG     | true      
| i:ND0[5]                              | PAP_MARK_DEBUG     | true      
| i:ND0[6]                              | PAP_MARK_DEBUG     | true      
| i:ND0[7]                              | PAP_MARK_DEBUG     | true      
| i:ND0[8]                              | PAP_MARK_DEBUG     | true      
| i:ND0[9]                              | PAP_MARK_DEBUG     | true      
| i:ND1                                 | PAP_MARK_DEBUG     | true      
| i:adc_data_1_ibuf[0]                  | PAP_MARK_DEBUG     | true      
| i:adc_data_1_ibuf[1]                  | PAP_MARK_DEBUG     | true      
| i:adc_data_1_ibuf[2]                  | PAP_MARK_DEBUG     | true      
| i:adc_data_1_ibuf[3]                  | PAP_MARK_DEBUG     | true      
| i:adc_data_1_ibuf[4]                  | PAP_MARK_DEBUG     | true      
| i:adc_data_1_ibuf[5]                  | PAP_MARK_DEBUG     | true      
| i:adc_data_1_ibuf[6]                  | PAP_MARK_DEBUG     | true      
| i:adc_data_1_ibuf[7]                  | PAP_MARK_DEBUG     | true      
| i:adc_data_1_ibuf[8]                  | PAP_MARK_DEBUG     | true      
| i:adc_data_1_ibuf[9]                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N0_1                       | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N28.eq_0                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N28.eq_1                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N28.eq_2                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N42.lt_0                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N42.lt_1                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N42.lt_2                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N42.lt_3                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N42.lt_4                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N42.lt_5                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N42.lt_6                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N42.lt_7                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N42.lt_8                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N42.lt_9                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N42.lt_10                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N42.lt_11                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_1                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_2                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_3                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_4                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_5                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_6                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_7                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_8                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_9                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_10                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_11                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_12                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_13                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_14                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_15                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_16                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_17                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_18                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_19                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_20                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_21                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_22                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N49_1_23                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N50.eq_0                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N50.eq_1                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N50.eq_2                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N50.eq_3                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N50.eq_4                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N50.eq_5                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N50.eq_6                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N50.eq_7                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N50.eq_8                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N50.eq_9                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N50.eq_10                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N50.eq_11                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N58_mux6_6                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N58_mux9                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N58_mux14_4                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N58_mux14_5                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N58_mux16                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N58_mux20_4                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N58_mux23                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N264                       | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N289.lt_0                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N289.lt_1                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N289.lt_2                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N289.lt_3                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N289.lt_4                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N289.lt_5                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N289.lt_6                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N289.lt_7                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N289.lt_8                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N289.lt_10                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_1                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_2                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_3                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_4                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_5                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_6                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_7                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_8                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_9                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_10                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_11                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_12                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_13                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_14                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_15                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_16                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_17                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_18                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_19                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_20                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_21                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_22                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N304_1_23                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N316_1.fsub_1              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N316_1.fsub_2              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N316_1.fsub_3              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N316_1.fsub_4              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N316_1.fsub_5              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N316_1.fsub_6              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N316_1.fsub_7              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N317.eq_0                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N317.eq_1                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N317.eq_2                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N317.eq_3                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N317.eq_4                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N318.eq_0                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N318.eq_1                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N318.eq_2                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N318.eq_3                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N324_5                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N324_6                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N325_1                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N354_1_1                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N354_1_2                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N354_1_3                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N354_1_4                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N354_1_5                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N354_1_6                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N354_1_7                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N375_1_1                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N375_1_2                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N375_1_3                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N375_1_4                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N375_1_5                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N375_1_6                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N375_1_7                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N381.lt_0                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N381.lt_1                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N381.lt_2                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N381.lt_3                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N381.lt_4                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N383.lt_0                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N383.lt_1                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N383.lt_2                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N383.lt_3                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N390_mux5_8                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N390_mux23_58              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N390_mux23_62              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N390_mux23_66              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N390_mux23_68              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N392_2                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_0                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_1                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_2                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_3                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_4                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_5                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_6                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_7                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_8                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_9                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_10                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_11                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_12                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_13                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_14                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_15                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_16                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_17                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_18                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_19                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_20                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_21                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_22                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N401_1_23                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N638_1_1                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N638_1_2                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N638_1_3                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N638_1_4                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N638_1_5                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N638_1_6                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N638_1_7                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N638_1_8                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N638_1_9                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1600_11                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1655_1                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1655_3                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1656                      | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1668_6                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1668_23                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1668_27                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1668_31                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1668_35                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1706_7                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1706_11                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1706_13                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1731_18                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1731_27                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1731_31                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1731_35                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1731_37                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1731_43                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1731_44                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1891_2_2                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1891_3_3                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1891_6                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1911_inv                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1912_6_inv                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1912_7[0]_1               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1912_38                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1912_39                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1912_42                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1917_inv                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_2                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_3                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_11                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_20[1]_inv            | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_20[2]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_20[2]_1              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_20[4]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_20[5]_5              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_20[6]_1              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_20[6]_5              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_20[7]_5              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_20[8]_3              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_20[9]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_24[2]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_36[1]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_36[7]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_37[0]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_37[1]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_37[2]_1              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_37[2]_2              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_37[3]_1              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_37[3]_2              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_37[4]_1              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_37[4]_2              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_37[5]_1              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_37[5]_2              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_37[6]_2              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N1918_37[7]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2007_inv                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2008_6_2                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2008_6_inv                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2008_7[0]_1               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2013_inv                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2014_2                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2014_5                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2014_8                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2136_2                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2136_3                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2136_4                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2161_2                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2163_1                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2335                      | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2337                      | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2372_inv                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2373_6_inv                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2373_7[0]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2497_1                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2497_2                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2498_1                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2498_2                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2517                      | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2519                      | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2541_1                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2541_8                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2728                      | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2732_1                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2770_inv                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2771_7[0]_1               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_13[0]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_13[2]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_13[3]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_13[5]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_13[6]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_13[7]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_15[3]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_15[4]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_15[5]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_15[6]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_15[7]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_15[8]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_15[9]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_15[10]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_15[11]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_15[12]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_15[13]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_20[4]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_20[5]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_20[6]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_20[7]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_20[8]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_20[9]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_21[3]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_21[4]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_21[5]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_21[6]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_21[7]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_21[8]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_21[9]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_21[10]_2             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_21[11]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_21[12]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_21[13]_6             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[0]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[1]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[2]_4              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[3]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[4]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[5]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[6]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[7]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[8]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[9]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[10]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[11]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[12]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[13]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[14]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[15]_1             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[15]_6             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[16]_3             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2777_23[17]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N2958_2                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N3148                      | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N3167                      | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N3207_3                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N3207_5                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N3218_inv                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N3219_3                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N3219_6_or[0]              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N3226                      | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N3506_6                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N3509_25                   | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N3511                      | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/N3514_5                    | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND3[0]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND3[1]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND3[2]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND3[3]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND3[4]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND3[5]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND3[6]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND3[7]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND3[8]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND3[9]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND4                        | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND5[0]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND5[1]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND5[2]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND5[3]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND5[4]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND5[5]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND5[6]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND5[7]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND6[0]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND6[1]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND6[2]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND6[3]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND6[4]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND6[5]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND6[6]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ND6[7]                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[0]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[1]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[2]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[3]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[4]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[5]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[6]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[7]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[8]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[9]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[10]              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[11]              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[12]              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[13]              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[14]              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[15]              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[16]              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[17]              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[18]              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[19]              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[20]              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[21]              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[22]              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_cnt[23]              | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_cd_max[3]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/Sa_clk                     | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_H_1[0]             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_H_1[1]             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_H_1[2]             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_H_1[3]             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_H_1[4]             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_L_1[0]             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_L_1[1]             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_L_1[2]             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_L_1[3]             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_L_1[4]             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_reg_1[0]           | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_reg_1[1]           | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_reg_1[2]           | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_reg_1[3]           | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_reg_1[4]           | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_reg_1[5]           | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_reg_1[6]           | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_reg_1[7]           | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_reg_1[8]           | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/ad_data_reg_1[9]           | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[0]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[1]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[2]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[3]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[4]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[5]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[6]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[7]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[8]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[9]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[10]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[11]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[12]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[13]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[14]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[15]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[16]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[17]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[18]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[19]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[20]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[21]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[22]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_cnt[23]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[0]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[2]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[3]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[4]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[5]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[6]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[7]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[8]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[9]                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[10]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[11]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[12]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[13]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[14]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[15]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[16]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[17]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[18]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[19]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[20]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/clk_max[22]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/data_ready_1               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[0]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[1]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[2]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[3]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[4]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[5]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[6]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[7]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[8]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[9]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[10]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[11]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[12]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[13]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[14]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[15]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[16]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[17]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[18]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[19]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[20]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[21]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[22]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_cnt[23]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_flag                  | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_flag_ce_mux           | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_max[0]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_max[1]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_max[2]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_max[3]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_max[4]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_max[5]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_max[6]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_max[7]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_max[8]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_max[9]                | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_max[10]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_max[11]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_max[12]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_max[13]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/dclk_max[14]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/fifo_wr_flag               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/point_cnt[0]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/point_cnt[1]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/point_cnt[2]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/point_cnt[3]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/point_cnt[4]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/point_cnt[5]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/point_cnt[6]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/point_cnt[7]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/point_flag                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/point_flag_ce_mux          | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/point_max[1]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/point_max[2]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/point_max[3]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/point_max[4]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/point_max[5]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/point_max[6]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/point_max[7]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/round_cnt[0]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/round_cnt[1]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/round_cnt[2]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/round_cnt[3]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/round_cnt[4]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/round_cnt[5]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/round_cnt[6]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/round_cnt[7]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/round_flag                 | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/round_flag_ce_mux          | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/round_max[1]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/round_max[3]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/round_max[5]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/round_max[6]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/round_max[7]               | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/time_state0[0]             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/time_state0[1]             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/time_state0[2]             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/time_state0[3]             | PAP_MARK_DEBUG     | true      
| i:u_adc_rd/time_state0[4]             | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[0]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[1]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[2]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[3]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[4]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[5]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[6]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[7]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[8]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[9]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[10]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[11]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[12]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[13]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[14]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[15]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[16]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[17]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[18]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[19]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[20]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[21]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[22]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[23]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[24]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[25]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[26]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[27]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[28]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[29]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[30]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND6[31]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[0]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[1]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[2]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[3]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[4]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[5]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[6]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[7]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[8]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[9]                  | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[10]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[11]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[12]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[13]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[14]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[15]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[16]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[17]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[18]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[19]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[20]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[21]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[22]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[23]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[24]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[25]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[26]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[27]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[28]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[29]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[30]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[31]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[32]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[33]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[34]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[35]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[36]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[37]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[38]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[39]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[40]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[41]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[42]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[43]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[44]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[45]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[46]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[47]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[48]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[49]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[50]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[51]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[52]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[53]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[54]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[55]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[56]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[57]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[58]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[59]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[60]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[61]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[62]                 | PAP_MARK_DEBUG     | true      
| i:u_f_measure/ND7[63]                 | PAP_MARK_DEBUG     | true      
| i:u_ip_fifo/ND3                       | PAP_MARK_DEBUG     | true      
| i:u_ip_fifo/ND4[0]                    | PAP_MARK_DEBUG     | true      
| i:u_ip_fifo/ND4[1]                    | PAP_MARK_DEBUG     | true      
| i:u_ip_fifo/ND4[2]                    | PAP_MARK_DEBUG     | true      
| i:u_ip_fifo/ND4[3]                    | PAP_MARK_DEBUG     | true      
| i:u_ip_fifo/ND4[4]                    | PAP_MARK_DEBUG     | true      
| i:u_ip_fifo/ND5[0]                    | PAP_MARK_DEBUG     | true      
| i:u_ip_fifo/ND5[1]                    | PAP_MARK_DEBUG     | true      
| i:u_ip_fifo/ND5[2]                    | PAP_MARK_DEBUG     | true      
| i:u_ip_fifo/ND5[3]                    | PAP_MARK_DEBUG     | true      
| i:u_ip_fifo/ND5[4]                    | PAP_MARK_DEBUG     | true      
| i:u_spi_drive/ND7[0]                  | PAP_MARK_DEBUG     | true      
| i:u_spi_drive/ND7[1]                  | PAP_MARK_DEBUG     | true      
| i:u_spi_drive/ND7[2]                  | PAP_MARK_DEBUG     | true      
| i:u_spi_drive/ND7[3]                  | PAP_MARK_DEBUG     | true      
| i:u_spi_drive/ND7[4]                  | PAP_MARK_DEBUG     | true      
| i:u_spi_drive/ND7[5]                  | PAP_MARK_DEBUG     | true      
| i:u_spi_drive/ND7[6]                  | PAP_MARK_DEBUG     | true      
| i:u_spi_drive/ND7[7]                  | PAP_MARK_DEBUG     | true      
| i:u_spi_drive/ND8[0]                  | PAP_MARK_DEBUG     | true      
| i:u_spi_drive/ND8[1]                  | PAP_MARK_DEBUG     | true      
| i:u_spi_drive/ND8[2]                  | PAP_MARK_DEBUG     | true      
| i:u_spi_drive/ND8[3]                  | PAP_MARK_DEBUG     | true      
| i:u_spi_drive/ND8[4]                  | PAP_MARK_DEBUG     | true      
| i:u_spi_drive/ND8[5]                  | PAP_MARK_DEBUG     | true      
| i:u_spi_drive/ND8[6]                  | PAP_MARK_DEBUG     | true      
| i:u_spi_drive/ND8[7]                  | PAP_MARK_DEBUG     | true      
| n:ad_data_H_1[0]                      | PAP_MARK_DEBUG     | true      
| n:ad_data_H_1[1]                      | PAP_MARK_DEBUG     | true      
| n:ad_data_H_1[2]                      | PAP_MARK_DEBUG     | true      
| n:ad_data_H_1[3]                      | PAP_MARK_DEBUG     | true      
| n:ad_data_H_1[4]                      | PAP_MARK_DEBUG     | true      
| n:ad_data_L_1[0]                      | PAP_MARK_DEBUG     | true      
| n:ad_data_L_1[1]                      | PAP_MARK_DEBUG     | true      
| n:ad_data_L_1[2]                      | PAP_MARK_DEBUG     | true      
| n:ad_data_L_1[3]                      | PAP_MARK_DEBUG     | true      
| n:ad_data_L_1[4]                      | PAP_MARK_DEBUG     | true      
| n:clk_500m                            | PAP_MARK_DEBUG     | true      
| n:nt_ad_otr_1                         | PAP_MARK_DEBUG     | true      
| n:nt_adc_data_1[0]                    | PAP_MARK_DEBUG     | true      
| n:nt_adc_data_1[1]                    | PAP_MARK_DEBUG     | true      
| n:nt_adc_data_1[2]                    | PAP_MARK_DEBUG     | true      
| n:nt_adc_data_1[3]                    | PAP_MARK_DEBUG     | true      
| n:nt_adc_data_1[4]                    | PAP_MARK_DEBUG     | true      
| n:nt_adc_data_1[5]                    | PAP_MARK_DEBUG     | true      
| n:nt_adc_data_1[6]                    | PAP_MARK_DEBUG     | true      
| n:nt_adc_data_1[7]                    | PAP_MARK_DEBUG     | true      
| n:nt_adc_data_1[8]                    | PAP_MARK_DEBUG     | true      
| n:nt_adc_data_1[9]                    | PAP_MARK_DEBUG     | true      
| n:nt_spi_data_ready                   | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [0]      | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [1]      | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [2]      | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [3]      | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [4]      | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [5]      | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [6]      | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [7]      | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [8]      | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [9]      | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [10]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [11]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [12]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [13]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [14]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [15]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [16]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [17]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [18]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [19]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [20]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [21]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [22]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [23]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [24]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [25]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [26]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [27]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [28]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [29]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [30]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/f_st_re_div_32 [31]     | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [0]        | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [1]        | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [2]        | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [3]        | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [4]        | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [5]        | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [6]        | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [7]        | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [8]        | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [9]        | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [10]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [11]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [12]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [13]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [14]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [15]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [16]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [17]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [18]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [19]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [20]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [21]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [22]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [23]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [24]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [25]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [26]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [27]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [28]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [29]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [30]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [31]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [32]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [33]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [34]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [35]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [36]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [37]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [38]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [39]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [40]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [41]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [42]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [43]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [44]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [45]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [46]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [47]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [48]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [49]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [50]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [51]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [52]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [53]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [54]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [55]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [56]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [57]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [58]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [59]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [60]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [61]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [62]       | PAP_MARK_DEBUG     | true      
| n:u_f_measure/frequence_64 [63]       | PAP_MARK_DEBUG     | true      
| n:u_ip_fifo/current_state [1]         | PAP_MARK_DEBUG     | true      
| n:u_ip_fifo/current_state [2]         | PAP_MARK_DEBUG     | true      
| n:u_ip_fifo/next_state [1]            | PAP_MARK_DEBUG     | true      
| n:u_ip_fifo/next_state [2]            | PAP_MARK_DEBUG     | true      
| n:u_spi_drive/data_buffer [0]         | PAP_MARK_DEBUG     | true      
| n:u_spi_drive/data_buffer [1]         | PAP_MARK_DEBUG     | true      
| n:u_spi_drive/data_buffer [2]         | PAP_MARK_DEBUG     | true      
| n:u_spi_drive/data_buffer [3]         | PAP_MARK_DEBUG     | true      
| n:u_spi_drive/data_buffer [4]         | PAP_MARK_DEBUG     | true      
| n:u_spi_drive/data_buffer [5]         | PAP_MARK_DEBUG     | true      
| n:u_spi_drive/data_buffer [6]         | PAP_MARK_DEBUG     | true      
| n:u_spi_drive/data_buffer [7]         | PAP_MARK_DEBUG     | true      
| n:u_spi_drive/r_data [0]              | PAP_MARK_DEBUG     | true      
| n:u_spi_drive/r_data [1]              | PAP_MARK_DEBUG     | true      
| n:u_spi_drive/r_data [2]              | PAP_MARK_DEBUG     | true      
| n:u_spi_drive/r_data [3]              | PAP_MARK_DEBUG     | true      
| n:u_spi_drive/r_data [4]              | PAP_MARK_DEBUG     | true      
| n:u_spi_drive/r_data [5]              | PAP_MARK_DEBUG     | true      
| n:u_spi_drive/r_data [6]              | PAP_MARK_DEBUG     | true      
| n:u_spi_drive/r_data [7]              | PAP_MARK_DEBUG     | true      
+-------------------------------------------------------------------------+

IO Constraint :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME              | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Sa_hold               | output            | T2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_clk_1              | output            | L7      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_oe_1               | output            | K3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_oe_2               | output            | J6      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ampl_state[0]         | output            | V6      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ampl_state[1]         | output            | N11     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ampl_state[2]         | output            | V12     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ampl_state[3]         | output            | V8      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| en_force_trig         | output            | P8      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| meas_state[0]         | output            | T8      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| meas_state[1]         | output            | V13     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| spi_data_ready        | output            | N7      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| spi_miso              | output            | R5      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| state_change_flag     | output            | R8      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| time_state[0]         | output            | U13     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| time_state[1]         | output            | T6      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| time_state[2]         | output            | M11     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| time_state[3]         | output            | T12     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| time_state[4]         | output            | U8      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_otr_1              | input             | K4      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| adc_data_1[0]         | input             | H2      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| adc_data_1[1]         | input             | H1      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| adc_data_1[2]         | input             | H7      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| adc_data_1[3]         | input             | G6      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| adc_data_1[4]         | input             | G3      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| adc_data_1[5]         | input             | G1      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| adc_data_1[6]         | input             | E3      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| adc_data_1[7]         | input             | E1      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| adc_data_1[8]         | input             | L4      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| adc_data_1[9]         | input             | L3      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| enc_clk_ampl          | input             | M1      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| enc_clk_time          | input             | U1      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| enc_dt_ampl           | input             | M3      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| enc_dt_time           | input             | U2      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| enc_sw_ampl           | input             | T1      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| enc_sw_time           | input             | P1      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_auto              | input             | M5      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_force_trig        | input             | P6      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_run               | input             | R7      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_single            | input             | T7      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| spi_clk               | input             | N6      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| spi_cs                | input             | P7      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| spi_mosi              | input             | T5      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk               | input             | V9      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n             | input             | C4      | 1.8       | LVCMOS18       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| trigger               | input             | P2      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+--------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst        | Clk_Inst_Name     | Net_Name        | Fanout     
+--------------------------------------------------------------------------------------------------+
| CLKOUT1             | u_pll_clk/u_pll_e3     | clkbufg_0         | ntclkbufg_0     | 488        
+--------------------------------------------------------------------------------------------------+


Reset Signal:
+-------------------------------------------------------+
| Net_Name          | Rst_Source_Inst     | Fanout     
+-------------------------------------------------------+
| u_adc_rd/N0_1     | u_adc_rd/N0_1       | 510        
| _$$_GND_$$_       | _$$_GND_$$_         | 1          
+-------------------------------------------------------+


CE Signal:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                 | CE_Source_Inst                                                           | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_adc_rd/N3218                                                           | u_adc_rd/N3218_inv                                                       | 24         
| u_adc_rd/N2013                                                           | u_adc_rd/N2013_inv                                                       | 28         
| u_adc_rd/N3514                                                           | u_adc_rd/N3514_5                                                         | 1          
| u_adc_rd/data_ready_1                                                    | u_adc_rd/data_ready_1                                                    | 10         
| ad_clk_1_raw                                                             | u_adc_rd/Sa_clk                                                          | 10         
| u_adc_rd/N1911                                                           | u_adc_rd/N1911_inv                                                       | 24         
| u_adc_rd/N1917                                                           | u_adc_rd/N1917_inv                                                       | 21         
| u_adc_rd/N2007                                                           | u_adc_rd/N2007_inv                                                       | 24         
| u_adc_rd/N2770                                                           | u_adc_rd/N2770_inv                                                       | 8          
| u_adc_rd/N2372                                                           | u_adc_rd/N2372_inv                                                       | 8          
| nt_sys_rst_n                                                             | sys_rst_n_ibuf                                                           | 5          
| u_force_trig/N125                                                        | u_force_trig/N125                                                        | 33         
| u_ip_fifo/N517                                                           | u_ip_fifo/N517                                                           | 10         
| u_ip_fifo/N491                                                           | u_ip_fifo/N491                                                           | 10         
| u_ip_fifo/N381                                                           | u_ip_fifo/N381_1                                                         | 4          
| u_ip_fifo/N542                                                           | u_ip_fifo/N542                                                           | 5          
| u_output_shaping/N2                                                      | u_output_shaping/N2                                                      | 4          
| u_spi_drive/N233                                                         | u_spi_drive/N233                                                         | 32         
| u_spi_drive/N225                                                         | u_spi_drive/N225                                                         | 8          
| u_spi_drive/current_state [0]                                            | u_spi_drive/current_state[0]                                             | 1          
| u_spi_drive/N284                                                         | u_spi_drive/N253_1_inv                                                   | 1          
| u_state_control/N202                                                     | u_state_control/N202_4                                                   | 4          
| u_state_control/N190                                                     | u_state_control/N190_4                                                   | 5          
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N77_1     | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N77_1     | 11         
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N0_1      | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N0_1      | 11         
| _$$_VCC_$$_                                                              | _$$_VCC_$$_                                                              | 1          
| u_ip_fifo/fifo_rd_en                                                     | u_ip_fifo/fifo_rd_en                                                     | 1          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                       | Driver                                                                                   | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_adc_rd/N0_1                                                                  | u_adc_rd/N0_1                                                                            | 511        
| ntclkbufg_0                                                                    | clkbufg_0                                                                                | 488        
| nt_time_state[0]                                                               | u_state_control/time_state[0]                                                            | 103        
| nt_time_state[4]                                                               | u_state_control/time_state[4]                                                            | 89         
| u_adc_rd/N28                                                                   | u_adc_rd/N28.eq_2                                                                        | 87         
| nt_time_state[1]                                                               | u_state_control/time_state[1]                                                            | 82         
| nt_time_state[2]                                                               | u_state_control/time_state[2]                                                            | 80         
| nt_time_state[3]                                                               | u_state_control/time_state[3]                                                            | 77         
| u_spi_drive/current_state [0]                                                  | u_spi_drive/current_state[0]                                                             | 42         
| nt_sys_rst_n                                                                   | sys_rst_n_ibuf                                                                           | 37         
| u_ip_fifo/N347                                                                 | u_ip_fifo/N347                                                                           | 35         
| u_force_trig/N11                                                               | u_force_trig/N10.lt_15                                                                   | 34         
| u_force_trig/N125                                                              | u_force_trig/N125                                                                        | 33         
| u_spi_drive/N233                                                               | u_spi_drive/N233                                                                         | 32         
| u_adc_rd/N2013                                                                 | u_adc_rd/N2013_inv                                                                       | 28         
| u_adc_rd/N3207                                                                 | u_adc_rd/N3207_5                                                                         | 26         
| u_adc_rd/N1911                                                                 | u_adc_rd/N1911_inv                                                                       | 24         
| u_adc_rd/_N1743_inv                                                            | u_adc_rd/N1912_6_inv                                                                     | 24         
| u_adc_rd/N2007                                                                 | u_adc_rd/N2007_inv                                                                       | 24         
| u_adc_rd/N3218                                                                 | u_adc_rd/N3218_inv                                                                       | 24         
| u_adc_rd/_N1765_inv                                                            | u_adc_rd/N2008_6_inv                                                                     | 24         
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wfull           | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull      | 24         
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rempty          | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty     | 23         
| u_adc_rd/N1917                                                                 | u_adc_rd/N1917_inv                                                                       | 21         
| u_ip_fifo/current_state [1]                                                    | u_ip_fifo/current_state[1]                                                               | 19         
| u_adc_rd/N1913                                                                 | u_adc_rd/N2541_8                                                                         | 18         
| fifo_wr_flag                                                                   | u_adc_rd/fifo_wr_flag                                                                    | 16         
| u_ip_fifo/current_state [2]                                                    | u_ip_fifo/current_state[2]                                                               | 16         
| u_adc_rd/point_flag                                                            | u_adc_rd/point_flag                                                                      | 14         
| _N5160                                                                         | u_state_control/N73_mux4_2                                                               | 14         
| u_state_control/u_key_debounce_run/_N4842                                      | u_state_control/u_key_debounce_run/N40_6[13]_1                                           | 13         
| u_state_control/u_key_debounce_single/_N4856                                   | u_state_control/u_key_debounce_single/N40_6[0]_1                                         | 13         
| u_adc_rd/dclk_flag                                                             | u_adc_rd/dclk_flag                                                                       | 13         
| u_state_control/u_key_debounce_force_trig/_N4872                               | u_state_control/u_key_debounce_force_trig/N40_6[10]_1                                    | 13         
| ad_clk_1_raw                                                                   | u_adc_rd/Sa_clk                                                                          | 12         
| u_adc_rd/data_ready_1                                                          | u_adc_rd/data_ready_1                                                                    | 11         
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N0_1            | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N0_1                      | 11         
| u_adc_rd/N2009                                                                 | u_adc_rd/N1600_11                                                                        | 11         
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N77_1           | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N77_1                     | 11         
| u_state_control/N63                                                            | u_state_control/N63_3                                                                    | 10         
| u_ip_fifo/N517                                                                 | u_ip_fifo/N517                                                                           | 10         
| u_ip_fifo/N491                                                                 | u_ip_fifo/N491                                                                           | 10         
| u_ip_fifo/N431                                                                 | u_ip_fifo/N431                                                                           | 10         
| u_ip_fifo/N180                                                                 | u_ip_fifo/N180_mux3                                                                      | 10         
| nt_ampl_state[1]                                                               | u_state_control/ampl_state[1]                                                            | 10         
| nt_ampl_state[0]                                                               | u_state_control/ampl_state[0]                                                            | 10         
| u_adc_rd/N2372                                                                 | u_adc_rd/N2372_inv                                                                       | 9          
| u_adc_rd/round_cnt [1]                                                         | u_adc_rd/round_cnt[1]                                                                    | 9          
| u_ip_fifo/_N3242                                                               | u_ip_fifo/RD_400x2_cnt[9:0]_2                                                            | 9          
| u_adc_rd/round_cnt [2]                                                         | u_adc_rd/round_cnt[2]                                                                    | 9          
| nt_ampl_state[3]                                                               | u_state_control/ampl_state[3]                                                            | 9          
| nt_ampl_state[2]                                                               | u_state_control/ampl_state[2]                                                            | 9          
| u_spi_drive/N302                                                               | u_spi_drive/N225_1                                                                       | 9          
| u_adc_rd/_N1800                                                                | u_adc_rd/N3219_3                                                                         | 9          
| u_adc_rd/round_cnt [0]                                                         | u_adc_rd/round_cnt[0]                                                                    | 9          
| u_state_control/u_key_debounce_run/N8                                          | u_state_control/u_key_debounce_run/N8_mux19_7                                            | 8          
| u_adc_rd/round_cnt [4]                                                         | u_adc_rd/round_cnt[4]                                                                    | 8          
| u_state_control/u_key_debounce_force_trig/key_d1                               | u_state_control/u_key_debounce_force_trig/key_d1                                         | 8          
| u_adc_rd/round_cnt [5]                                                         | u_adc_rd/round_cnt[5]                                                                    | 8          
| u_state_control/u_key_debounce_force_trig/N8                                   | u_state_control/u_key_debounce_force_trig/N8_mux19_7                                     | 8          
| u_adc_rd/round_cnt [3]                                                         | u_adc_rd/round_cnt[3]                                                                    | 8          
| u_state_control/N81                                                            | u_state_control/N81_mux4                                                                 | 8          
| u_state_control/u_key_debounce_single/key_d0                                   | u_state_control/u_key_debounce_single/key_d0                                             | 8          
| u_adc_rd/N2770                                                                 | u_adc_rd/N2770_inv                                                                       | 8          
| u_state_control/u_key_debounce_force_trig/key_d0                               | u_state_control/u_key_debounce_force_trig/key_d0                                         | 8          
| u_adc_rd/_N1777_inv                                                            | u_adc_rd/N2373_6_inv                                                                     | 8          
| equi_flag                                                                      | u_adc_rd/round_flag                                                                      | 8          
| u_state_control/u_key_debounce_single/N8                                       | u_state_control/u_key_debounce_single/N8_mux19_20                                        | 8          
| u_state_control/u_key_debounce_single/key_d1                                   | u_state_control/u_key_debounce_single/key_d1                                             | 8          
| u_state_control/u_key_debounce_run/key_d1                                      | u_state_control/u_key_debounce_run/key_d1                                                | 8          
| u_spi_drive/N225                                                               | u_spi_drive/N225                                                                         | 8          
| u_state_control/u_key_debounce_run/key_d0                                      | u_state_control/u_key_debounce_run/key_d0                                                | 8          
| u_ip_fifo/delay_cnt [3]                                                        | u_ip_fifo/delay_cnt[3]                                                                   | 7          
| u_ip_fifo/delay_cnt [2]                                                        | u_ip_fifo/delay_cnt[2]                                                                   | 7          
| u_adc_rd/round_cnt [7]                                                         | u_adc_rd/round_cnt[7]                                                                    | 7          
| u_ip_fifo/delay_cnt [1]                                                        | u_ip_fifo/delay_cnt[1]                                                                   | 7          
| u_adc_rd/N343                                                                  | u_adc_rd/N325_1                                                                          | 7          
| u_ip_fifo/delay_cnt [0]                                                        | u_ip_fifo/delay_cnt[0]                                                                   | 7          
| u_spi_drive/spi_clk1                                                           | u_spi_drive/spi_clk1                                                                     | 7          
| u_adc_rd/clk_cnt [0]                                                           | u_adc_rd/clk_cnt[0]                                                                      | 7          
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2 [10]     | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2[10]                | 7          
| u_spi_drive/spi_clk0                                                           | u_spi_drive/spi_clk0                                                                     | 7          
| u_adc_rd/round_cnt [6]                                                         | u_adc_rd/round_cnt[6]                                                                    | 7          
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [10]     | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[10]                | 6          
| u_state_control/N84                                                            | u_state_control/N84_mux4_1                                                               | 6          
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [6]       | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N101_4                    | 6          
| u_state_control/N74                                                            | u_state_control/N74_3                                                                    | 6          
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr [6]       | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N24_4                     | 6          
| u_adc_rd/N317                                                                  | u_adc_rd/N317.eq_4                                                                       | 6          
| nt_meas_state[0]                                                               | u_state_control/meas_state_reg[1]                                                        | 6          
| u_adc_rd/clk_cnt [1]                                                           | u_adc_rd/clk_cnt[1]                                                                      | 6          
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [8]                      | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]         | 5          
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [7]                      | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]         | 5          
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [6]                      | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]         | 5          
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [9]                      | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]         | 5          
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [4]                      | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]         | 5          
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [3]                      | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]         | 5          
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [2]                      | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]         | 5          
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [1]                      | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]         | 5          
| u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [0]                      | u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]         | 5          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0.5      | 40            | 2                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 519      | 33840         | 2                  
| LUT                   | 909      | 22560         | 5                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0.5      | 60            | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 42       | 226           | 19                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.08 sec.


Inputs and Outputs :
+------------------------------------------------------------------------------------+
| Type       | File Name                                                            
+------------------------------------------------------------------------------------+
| Input      | D:/pango/MyProject/oscillosope/prj/synthesize/top_module_syn.adf     
| Output     | D:/pango/MyProject/oscillosope/prj/device_map/top_module_map.adf     
|            | D:/pango/MyProject/oscillosope/prj/device_map/top_module_dmr.prt     
|            | D:/pango/MyProject/oscillosope/prj/device_map/top_module.dmr         
|            | D:/pango/MyProject/oscillosope/prj/device_map/dmr.db                 
+------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 229 MB
Total CPU time to dev_map completion : 0h:0m:2s
Process Total CPU time to dev_map completion : 0h:0m:2s
Total real time to dev_map completion : 0h:0m:4s
