Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Feb 20 02:28:43 2018
| Host         : DESKTOP-C5LKN8N running 64-bit major release  (build 9200)
| Command      : report_drc -file spektrop2_cmv4000_top_drc_routed.rpt -pb spektrop2_cmv4000_top_drc_routed.pb -rpx spektrop2_cmv4000_top_drc_routed.rpx
| Design       : spektrop2_cmv4000_top
| Device       : xc7z015clg485-3
| Speed File   : -3
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_spektrop2_cmv4000_top
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 43
+-----------+----------+---------------------------------+------------+
| Rule      | Severity | Description                     | Violations |
+-----------+----------+---------------------------------+------------+
| BUFC-1    | Warning  | Input Buffer Connections        | 2          |
| LVDS-1    | Warning  | Bidirection LVDS IOs            | 1          |
| RPBF-3    | Warning  | IO port buffering is incomplete | 39         |
| RTSTAT-10 | Warning  | No routable loads               | 1          |
+-----------+----------+---------------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer system_wrapper_i/SPI0_ss_iobuf_0/IBUF (in system_wrapper_i/SPI0_ss_iobuf_0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer system_wrapper_i/SPI1_ss_iobuf_0/IBUF (in system_wrapper_i/SPI1_ss_iobuf_0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

LVDS-1#1 Warning
Bidirection LVDS IOs  
The following port(s) use the LVDS_25 I/O standard and have bi-directional differential usage. Please note that LVDS_25 is a fixed impedance structure optimized to 100ohm differential. This is only intended to be used in point-to-point transmissions that do not have turn around timing requirements. If the intended usage is a bus structure, please use BLVDS/BLVDS_25, instead. FPGA_BANK35_DIFF_N[19:1], FPGA_BANK35_DIFF_P[19:1].
Related violations: <none>

RPBF-3#1 Warning
IO port buffering is incomplete  
Device port FPGA_BANK13_IO[3] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#2 Warning
IO port buffering is incomplete  
Device port FPGA_BANK13_IO[5] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#3 Warning
IO port buffering is incomplete  
Device port FPGA_BANK13_IO[9] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#4 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[10] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#5 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[11] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#6 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[13] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#7 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[14] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#8 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[15] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#9 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[16] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#10 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[17] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#11 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[18] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#12 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[19] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#13 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[1] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#14 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[2] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#15 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[3] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#16 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[4] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#17 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[5] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#18 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[6] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#19 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[7] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#20 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[8] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#21 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_N[9] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#22 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[10] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#23 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[11] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#24 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[13] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#25 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[14] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#26 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[15] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#27 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[16] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#28 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[17] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#29 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[18] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#30 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[19] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#31 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[1] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#32 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[2] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#33 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[3] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#34 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[4] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#35 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[5] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#36 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[6] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#37 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[7] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#38 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[8] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#39 Warning
IO port buffering is incomplete  
Device port FPGA_BANK35_DIFF_P[9] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
16 net(s) have no routable loads. The problem bus(es) and/or net(s) are system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, system_wrapper_i/system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, system_wrapper_i/system_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid (the first 15 of 16 listed).
Related violations: <none>


