Comment,Name,Value
/* CV2FS clocks */,,
,SVC_CLK_L0_CORE,(696000000U)
,SVC_CLK_L0_IDSP,(696000000U)
,SVC_CLK_L0_VPU,(792000000U)
,SVC_CLK_L0_SPU,(600000000U)
/* CV22FS clocks */,,
,SVC_CLK_L1_CORE,(696000000U)
,SVC_CLK_L1_IDSP,(696000000U)
,SVC_CLK_L1_VPU,(480000000U)
,SVC_CLK_L1_SPU,(600000000U)
/* CV22FS15 clocks */,,
,SVC_CLK_L2_CORE,(696000000U)
,SVC_CLK_L2_IDSP,(696000000U)
,SVC_CLK_L2_VPU,(300000000U)
/* CV2FS EMR clocks */,,
,SVC_CLK_L3_CORE,(648000000U)
,SVC_CLK_L3_IDSP,(648000000U)
,SVC_CLK_L3_VPU,(792000000U)
,SVC_CLK_L3_SPU,(600000000U)
/* CV22FS EMR clocks */,,
,SVC_CLK_L4_CORE,(648000000U)
,SVC_CLK_L4_IDSP,(648000000U)
,SVC_CLK_L4_VPU,(480000000U)
,SVC_CLK_L4_SPU,(600000000U)
/* Board Type */,,
,SVC_BOARD_BUB,(1U)
/* I2S0 */,,
,SOC_I2S0_EXIST,(1U)
,GPIO_PIN_I2S0_CLK,(GPIO_PIN_021_I2S0_CLK)
,GPIO_PIN_I2S0_SI,(GPIO_PIN_022_I2S0_SI_0)
,GPIO_PIN_I2S0_SO,(GPIO_PIN_023_I2S0_SO_0)
,GPIO_PIN_I2S0_WS,(GPIO_PIN_026_I2S0_WS)
/* SD */,,
,GPIO_PIN_SD0_RST,(GPIO_PIN_086_SD0_RESET)
/* Audio Codec */,,
,AUD_CODEC0_EXIST,(1U)
,AUD_CODEC0_I2C_CH,(AMBA_I2C_CHANNEL3)
,AUD_CODEC0_I2C_ADDR,(AK4951_I2C_ADDR)
,AUD_CODEC0_I2C_SPEED,(AMBA_I2C_SPEED_FAST)
,AUD_CODEC0_IN,(AUCODEC_AMIC2_IN)
,AUD_CODEC0_OUT,(AUCODEC_HEADPHONE_OUT)
,AUD_CODEC0_DRV,(&AmbaAudio_AK4951Obj)
/* CANBUS */,,
,AMBA_INT_SPI_CAN,(AMBA_INT_SPI_ID039_CAN0)
/* ETH */,,
,ENET_GTX_CLK_POL,(0x0CU)
,AHB_SCRATCHPAD_BASE,(AMBA_CORTEX_A53_SCRATCHPAD_S_BASE_ADDR)
/* CV */,,
,CVFLOW_TARGET_INPUT_FRAME_RATE_EMR,(12U)
,SVC_CV_OPEN_NET_TEST_SFB,"""refinedet_hd_superdag.sfb"""
/* Clock Feature */,,
,SVCAG_SOC_CLK_FEA_CTRL,(1U)
/* SD */,,
,SVCAG_SD0_DELAY,(0x4401U)
,SVCAG_SD0_CLOCK,(80000000U)
,SVCAG_SD1_DELAY,(0x4401U)
,SVCAG_SD1_CLOCK,(80000000U)
/* REC BLENDING (Alpha blending = 0; CLUT = 1 */,,
,SVC_REC_BLEND_BEHAVIOR,(0U)
/* STILL DECODE DISPLAY YUV FORMAT */,,
,SVCAG_SDEC_DISP_FORMAT,(AMBA_DSP_YUV420)
/* SPI-NAND Pins */,,
,SVCAQ_NAND_SPI_CLK,(GPIO_PIN_059_NAND_SPI_CLK)
,SVCAQ_NAND_SPI_DATA0,(GPIO_PIN_065_NAND_SPI_DATA0)
,SVCAQ_NAND_SPI_DATA1,(GPIO_PIN_066_NAND_SPI_DATA1)
,SVCAQ_NAND_SPI_DATA2,(GPIO_PIN_067_NAND_SPI_DATA2)
,SVCAQ_NAND_SPI_DATA3,(GPIO_PIN_068_NAND_SPI_DATA3)
,SVCAQ_NAND_SPI_CS,(GPIO_PIN_060_NAND_SPI_EN)
/* SPI-NOR Pins */,,
,SVCAQ_NOR_SPI_CLK,(GPIO_PIN_059_NOR_SPI_CLK)
,SVCAQ_NOR_SPI_DATA0,(GPIO_PIN_065_NOR_SPI_DATA0)
,SVCAQ_NOR_SPI_DATA1,(GPIO_PIN_066_NOR_SPI_DATA1)
,SVCAQ_NOR_SPI_DATA2,(GPIO_PIN_067_NOR_SPI_DATA2)
,SVCAQ_NOR_SPI_DATA3,(GPIO_PIN_068_NOR_SPI_DATA3)
,SVCAQ_NOR_SPI_DATA4,(GPIO_PIN_073_NOR_SPI_DATA4)
,SVCAQ_NOR_SPI_DATA5,(GPIO_PIN_074_NOR_SPI_DATA5)
,SVCAQ_NOR_SPI_DATA6,(GPIO_PIN_075_NOR_SPI_DATA6)
,SVCAQ_NOR_SPI_DATA7,(GPIO_PIN_076_NOR_SPI_DATA7)
,SVCAQ_NOR_SPI_CS,(GPIO_PIN_060_NOR_SPI_EN)
,SVCAQ_NOR_SPI_DQS,(GPIO_PIN_085_NOR_SPI_DQS)
/* EMMC Pins */,,
,SVCAQ_EMMC_HS_SEL,(GPIO_PIN_102_SD0_HS_SEL)
,SVCAQ_EMMC_RESET,(GPIO_PIN_086_SD0_RESET)
/* TV VOUT id */,,
,ICAMAQ_TV_VOUT,(1U)
/* MCTS DramOut Disable */,,
,ICAMAQ_MCTS_DRAMOUT_DIS,(1U)
/* WDT */,,
,WDT_TIMEOUT,(6000U)
,WDT_TIMEOUT_TOLERANCE,(500U)
/* Timing tolerance in ms */,,
,SVC_TIME_STD_BLD_WAIT_KEY,(50U)
,SVC_TIME_STD_BLD2_LOAD,(50U)
,SVC_TIME_STD_R52SYS_LOAD,(100U)
,SVC_TIME_STD_ATF_LOAD,(15U)
,SVC_TIME_STD_SYSSW_LOAD_NAND,(500U)
,SVC_TIME_STD_SYSSW_LOAD_EMMC,(500U)
,SVC_TIME_STD_SYSSW_LOAD_SPINOR,(800U)
,SVC_TIME_STD_BSS_INIT,(100U)
,SVC_TIME_STD_UCODE_PART_LOAD_NAND,(160U)
,SVC_TIME_STD_UCODE_PART_LOAD_EMMC,(160U)
,SVC_TIME_STD_UCODE_PART_LOAD_SPINOR,(650U)
,SVC_TIME_STD_VIN_CFG_IMX390_MULTI,(70U)
,SVC_TIME_STD_VIN_CFG_DEF,(70U)
,SVC_TIME_STD_VOUT_CFG_DEF,(70U)
,SVC_TIME_STD_DSP_BOOT,(110U)
,SVC_TIME_STD_BSS_SIZE,(200000U)
