--------------------------------------------------------------------------------
Release 12.2 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml micro.twx micro.ncd -o micro.twr micro.pcf

Design file:              micro.ncd
Physical constraint file: micro.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.70 2010-06-22, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.042ns.
--------------------------------------------------------------------------------

Paths for end point c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X38Y72.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/re1/icon1/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.007ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/icon1/U0/iUPDATE_OUT rising
  Destination Clock:    c1/re1/CONTROL1<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/icon1/U0/U_ICON/U_iDATA_CMD to c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.BQ      Tcko                  0.450   c1/re1/icon1/U0/U_ICON/iDATA_CMD
                                                       c1/re1/icon1/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y71.A6      net (fanout=3)        0.291   c1/re1/icon1/U0/U_ICON/iDATA_CMD
    SLICE_X45Y71.A       Tilo                  0.094   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET_CE
                                                       c1/re1/icon1/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X38Y72.SR      net (fanout=3)        0.625   c1/re1/icon1/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X38Y72.CLK     Tsrck                 0.547   c1/re1/icon1/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.007ns (1.091ns logic, 0.916ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X38Y72.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/re1/icon1/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.007ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/icon1/U0/iUPDATE_OUT rising
  Destination Clock:    c1/re1/CONTROL1<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/icon1/U0/U_ICON/U_iDATA_CMD to c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.BQ      Tcko                  0.450   c1/re1/icon1/U0/U_ICON/iDATA_CMD
                                                       c1/re1/icon1/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y71.A6      net (fanout=3)        0.291   c1/re1/icon1/U0/U_ICON/iDATA_CMD
    SLICE_X45Y71.A       Tilo                  0.094   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET_CE
                                                       c1/re1/icon1/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X38Y72.SR      net (fanout=3)        0.625   c1/re1/icon1/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X38Y72.CLK     Tsrck                 0.547   c1/re1/icon1/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.007ns (1.091ns logic, 0.916ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X38Y72.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/re1/icon1/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.007ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/icon1/U0/iUPDATE_OUT rising
  Destination Clock:    c1/re1/CONTROL1<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/icon1/U0/U_ICON/U_iDATA_CMD to c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.BQ      Tcko                  0.450   c1/re1/icon1/U0/U_ICON/iDATA_CMD
                                                       c1/re1/icon1/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y71.A6      net (fanout=3)        0.291   c1/re1/icon1/U0/U_ICON/iDATA_CMD
    SLICE_X45Y71.A       Tilo                  0.094   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET_CE
                                                       c1/re1/icon1/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X38Y72.SR      net (fanout=3)        0.625   c1/re1/icon1/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X38Y72.CLK     Tsrck                 0.547   c1/re1/icon1/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.007ns (1.091ns logic, 0.916ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X34Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/re1/icon1/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.320ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         c1/re1/icon1/U0/iUPDATE_OUT rising
  Destination Clock:    c1/re1/CONTROL1<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: c1/re1/icon1/U0/U_ICON/U_iDATA_CMD to c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.BQ      Tcko                  0.414   c1/re1/icon1/U0/U_ICON/iDATA_CMD
                                                       c1/re1/icon1/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y71.B6      net (fanout=3)        0.270   c1/re1/icon1/U0/U_ICON/iDATA_CMD
    SLICE_X45Y71.B       Tilo                  0.087   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET_CE
                                                       c1/re1/icon1/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X34Y71.CE      net (fanout=3)        0.503   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X34Y71.CLK     Tckce       (-Th)    -0.046   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET<11>
                                                       c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.547ns logic, 0.773ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------

Paths for end point c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X34Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/re1/icon1/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.320ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         c1/re1/icon1/U0/iUPDATE_OUT rising
  Destination Clock:    c1/re1/CONTROL1<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: c1/re1/icon1/U0/U_ICON/U_iDATA_CMD to c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.BQ      Tcko                  0.414   c1/re1/icon1/U0/U_ICON/iDATA_CMD
                                                       c1/re1/icon1/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y71.B6      net (fanout=3)        0.270   c1/re1/icon1/U0/U_ICON/iDATA_CMD
    SLICE_X45Y71.B       Tilo                  0.087   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET_CE
                                                       c1/re1/icon1/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X34Y71.CE      net (fanout=3)        0.503   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X34Y71.CLK     Tckce       (-Th)    -0.046   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET<11>
                                                       c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.547ns logic, 0.773ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------

Paths for end point c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X34Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/re1/icon1/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.320ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         c1/re1/icon1/U0/iUPDATE_OUT rising
  Destination Clock:    c1/re1/CONTROL1<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: c1/re1/icon1/U0/U_ICON/U_iDATA_CMD to c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.BQ      Tcko                  0.414   c1/re1/icon1/U0/U_ICON/iDATA_CMD
                                                       c1/re1/icon1/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y71.B6      net (fanout=3)        0.270   c1/re1/icon1/U0/U_ICON/iDATA_CMD
    SLICE_X45Y71.B       Tilo                  0.087   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET_CE
                                                       c1/re1/icon1/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X34Y71.CE      net (fanout=3)        0.503   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X34Y71.CLK     Tckce       (-Th)    -0.046   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET<11>
                                                       c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.547ns logic, 0.773ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.897ns.
--------------------------------------------------------------------------------

Paths for end point c1/re1/icon1/U0/U_ICON/U_iDATA_CMD (SLICE_X46Y71.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/re1/icon1/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          c1/re1/icon1/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.862ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/icon1/U0/iUPDATE_OUT rising
  Destination Clock:    c1/re1/icon1/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/icon1/U0/U_ICON/U_iDATA_CMD to c1/re1/icon1/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.BQ      Tcko                  0.450   c1/re1/icon1/U0/U_ICON/iDATA_CMD
                                                       c1/re1/icon1/U0/U_ICON/U_iDATA_CMD
    SLICE_X46Y71.B4      net (fanout=3)        0.385   c1/re1/icon1/U0/U_ICON/iDATA_CMD
    SLICE_X46Y71.CLK     Tas                   0.027   c1/re1/icon1/U0/U_ICON/iDATA_CMD
                                                       c1/re1/icon1/U0/U_ICON/U_iDATA_CMD_n
                                                       c1/re1/icon1/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (0.477ns logic, 0.385ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point c1/re1/icon1/U0/U_ICON/U_iDATA_CMD (SLICE_X46Y71.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/re1/icon1/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          c1/re1/icon1/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.572ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         c1/re1/icon1/U0/iUPDATE_OUT rising
  Destination Clock:    c1/re1/icon1/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/re1/icon1/U0/U_ICON/U_iDATA_CMD to c1/re1/icon1/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.BQ      Tcko                  0.414   c1/re1/icon1/U0/U_ICON/iDATA_CMD
                                                       c1/re1/icon1/U0/U_ICON/U_iDATA_CMD
    SLICE_X46Y71.B4      net (fanout=3)        0.354   c1/re1/icon1/U0/U_ICON/iDATA_CMD
    SLICE_X46Y71.CLK     Tah         (-Th)     0.196   c1/re1/icon1/U0/U_ICON/iDATA_CMD
                                                       c1/re1/icon1/U0/U_ICON/U_iDATA_CMD_n
                                                       c1/re1/icon1/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.572ns (0.218ns logic, 0.354ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 115 paths analyzed, 68 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (SLICE_X22Y74.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.553ns (data path - clock path skew + uncertainty)
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Data Path Delay:      3.518ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.AMUX    Treg                  1.983   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X22Y74.SR      net (fanout=3)        0.988   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X22Y74.CLK     Tsrck                 0.547   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.518ns (2.530ns logic, 0.988ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.552ns (data path - clock path skew + uncertainty)
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Data Path Delay:      3.517ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.AMUX    Treg                  1.982   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X22Y74.SR      net (fanout=3)        0.988   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X22Y74.CLK     Tsrck                 0.547   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (2.529ns logic, 0.988ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (SLICE_X22Y74.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.553ns (data path - clock path skew + uncertainty)
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Data Path Delay:      3.518ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.AMUX    Treg                  1.983   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X22Y74.SR      net (fanout=3)        0.988   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X22Y74.CLK     Tsrck                 0.547   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.518ns (2.530ns logic, 0.988ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.552ns (data path - clock path skew + uncertainty)
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Data Path Delay:      3.517ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.AMUX    Treg                  1.982   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X22Y74.SR      net (fanout=3)        0.988   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X22Y74.CLK     Tsrck                 0.547   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (2.529ns logic, 0.988ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (SLICE_X22Y74.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.553ns (data path - clock path skew + uncertainty)
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (FF)
  Data Path Delay:      3.518ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.AMUX    Treg                  1.983   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X22Y74.SR      net (fanout=3)        0.988   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X22Y74.CLK     Tsrck                 0.547   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.518ns (2.530ns logic, 0.988ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.552ns (data path - clock path skew + uncertainty)
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (FF)
  Data Path Delay:      3.517ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.AMUX    Treg                  1.982   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X22Y74.SR      net (fanout=3)        0.988   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X22Y74.CLK     Tsrck                 0.547   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (2.529ns logic, 0.988ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X14Y75.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Requirement:          -2147483.647ns
  Data Path Delay:      0.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.AQ      Tcko                  0.414   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X14Y75.A6      net (fanout=2)        0.274   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X14Y75.CLK     Tah         (-Th)     0.197   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.217ns logic, 0.274ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (SLICE_X18Y77.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (FF)
  Requirement:          -2147483.647ns
  Data Path Delay:      0.494ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y77.AQ      Tcko                  0.414   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X18Y77.A6      net (fanout=2)        0.277   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
    SLICE_X18Y77.CLK     Tah         (-Th)     0.197   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR_MUX
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.494ns (0.217ns logic, 0.277ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point c1/re1/ila1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X42Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Requirement:          -2147483.647ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to c1/re1/ila1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y72.AQ      Tcko                  0.414   c1/re1/ila1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X42Y72.BX      net (fanout=1)        0.302   c1/re1/ila1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X42Y72.CLK     Tckdi       (-Th)     0.231   c1/re1/ila1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.183ns logic, 0.302ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 254 paths analyzed, 238 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X33Y75.D1), 9 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.686ns (data path - clock path skew + uncertainty)
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.651ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    c1/re1/CONTROL1<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 to c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y78.BQ      Tcko                  0.471   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STATE1
    SLICE_X39Y78.C1      net (fanout=1)        0.846   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X39Y78.CMUX    Tilo                  0.392   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X33Y75.A2      net (fanout=1)        0.965   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X33Y75.A       Tilo                  0.094   c1/re1/ila1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X33Y75.D1      net (fanout=1)        0.699   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X33Y75.CLK     Tas                   0.184   c1/re1/ila1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O1_F
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O1
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.651ns (1.141ns logic, 2.510ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.424ns (data path - clock path skew + uncertainty)
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.389ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    c1/re1/CONTROL1<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 to c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y78.AQ      Tcko                  0.471   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STATE0
    SLICE_X39Y78.C3      net (fanout=1)        0.584   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X39Y78.CMUX    Tilo                  0.392   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X33Y75.A2      net (fanout=1)        0.965   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X33Y75.A       Tilo                  0.094   c1/re1/ila1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X33Y75.D1      net (fanout=1)        0.699   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X33Y75.CLK     Tas                   0.184   c1/re1/ila1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O1_F
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O1
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (1.141ns logic, 2.248ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.412ns (data path - clock path skew + uncertainty)
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.377ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    c1/re1/CONTROL1<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_ARM to c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y78.AQ      Tcko                  0.450   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X39Y78.D3      net (fanout=2)        0.596   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X39Y78.CMUX    Topdc                 0.389   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X33Y75.A2      net (fanout=1)        0.965   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X33Y75.A       Tilo                  0.094   c1/re1/ila1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X33Y75.D1      net (fanout=1)        0.699   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X33Y75.CLK     Tas                   0.184   c1/re1/ila1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O1_F
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O1
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.377ns (1.117ns logic, 2.260ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X33Y75.D4), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.486ns (data path - clock path skew + uncertainty)
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.451ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    c1/re1/CONTROL1<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ to c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y77.AQ      Tcko                  0.450   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ
    SLICE_X37Y77.D1      net (fanout=1)        1.070   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<8>
    SLICE_X37Y77.D       Tilo                  0.094   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>2
    SLICE_X33Y75.D4      net (fanout=1)        0.653   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X33Y75.CLK     Tas                   0.184   c1/re1/ila1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O1_F
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O1
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.451ns (0.728ns logic, 1.723ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.224ns (data path - clock path skew + uncertainty)
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.189ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    c1/re1/CONTROL1<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y77.BQ      Tcko                  0.450   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X37Y77.D3      net (fanout=1)        0.808   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X37Y77.D       Tilo                  0.094   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>2
    SLICE_X33Y75.D4      net (fanout=1)        0.653   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X33Y75.CLK     Tas                   0.184   c1/re1/ila1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O1_F
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O1
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.189ns (0.728ns logic, 1.461ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X33Y75.D3), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.362ns (data path - clock path skew + uncertainty)
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.327ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    c1/re1/CONTROL1<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ to c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y77.DQ      Tcko                  0.450   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X33Y77.B2      net (fanout=1)        0.732   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X33Y77.AMUX    Topba                 0.371   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X33Y75.D3      net (fanout=1)        0.590   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X33Y75.CLK     Tas                   0.184   c1/re1/ila1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O1_F
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O1
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (1.005ns logic, 1.322ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.245ns (data path - clock path skew + uncertainty)
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.210ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    c1/re1/CONTROL1<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y77.DQ      Tcko                  0.471   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X33Y77.A2      net (fanout=1)        0.591   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X33Y77.AMUX    Tilo                  0.374   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X33Y75.D3      net (fanout=1)        0.590   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X33Y75.CLK     Tas                   0.184   c1/re1/ila1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O1_F
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O1
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.210ns (1.029ns logic, 1.181ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.197ns (data path - clock path skew + uncertainty)
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.162ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    c1/re1/CONTROL1<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ to c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y77.CQ      Tcko                  0.471   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X33Y77.A5      net (fanout=1)        0.543   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<6>
    SLICE_X33Y77.AMUX    Tilo                  0.374   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X33Y75.D3      net (fanout=1)        0.590   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X33Y75.CLK     Tas                   0.184   c1/re1/ila1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O1_F
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O1
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.162ns (1.029ns logic, 1.133ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 2396 paths analyzed, 384 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.646ns.
--------------------------------------------------------------------------------

Paths for end point c1/re1/icon1/U0/U_ICON/U_TDO_reg (SLICE_X37Y71.D5), 59 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Destination:          c1/re1/icon1/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.611ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    c1/re1/CONTROL1<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 to c1/re1/icon1/U0/U_ICON/U_TDO_reg
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X0Y14.DOPADOPL0 Trcko_DOPAW           2.180   c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    SLICE_X9Y73.D2         net (fanout=1)        1.089   c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<8>
    SLICE_X9Y73.D          Tilo                  0.094   c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91
                                                         c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91
    SLICE_X9Y74.D1         net (fanout=1)        0.898   c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91
    SLICE_X9Y74.CMUX       Topdc                 0.389   c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
                                                         c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                         c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X37Y71.C4        net (fanout=1)        1.613   c1/re1/ila1/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X37Y71.C         Tilo                  0.094   c1/re1/icon1/U0/U_ICON/iTDO
                                                         c1/re1/ila1/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y71.D5        net (fanout=1)        0.226   c1/re1/CONTROL1<3>
    SLICE_X37Y71.CLK       Tas                   0.028   c1/re1/icon1/U0/U_ICON/iTDO
                                                         c1/re1/icon1/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                         c1/re1/icon1/U0/U_ICON/U_TDO_reg
    ---------------------------------------------------  ---------------------------
    Total                                        6.611ns (2.785ns logic, 3.826ns route)
                                                         (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAM)
  Destination:          c1/re1/icon1/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.514ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    c1/re1/CONTROL1<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 to c1/re1/icon1/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOL3 Trcko_DOWA            2.180   c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    SLICE_X8Y74.A1       net (fanout=1)        1.071   c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<21>
    SLICE_X8Y74.AMUX     Tilo                  0.362   c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_6_f7
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_6_f7
    SLICE_X9Y74.C4       net (fanout=1)        0.548   c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_6_f7
    SLICE_X9Y74.CMUX     Tilo                  0.392   c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X37Y71.C4      net (fanout=1)        1.613   c1/re1/ila1/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X37Y71.C       Tilo                  0.094   c1/re1/icon1/U0/U_ICON/iTDO
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y71.D5      net (fanout=1)        0.226   c1/re1/CONTROL1<3>
    SLICE_X37Y71.CLK     Tas                   0.028   c1/re1/icon1/U0/U_ICON/iTDO
                                                       c1/re1/icon1/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       c1/re1/icon1/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.514ns (3.056ns logic, 3.458ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Destination:          c1/re1/icon1/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.511ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    c1/re1/CONTROL1<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 to c1/re1/icon1/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y14.DOADOL2 Trcko_DOWA            2.180   c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    SLICE_X8Y72.D2       net (fanout=1)        1.128   c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<4>
    SLICE_X8Y72.D        Tilo                  0.094   c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9
    SLICE_X9Y74.D2       net (fanout=1)        0.759   c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9
    SLICE_X9Y74.CMUX     Topdc                 0.389   c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X37Y71.C4      net (fanout=1)        1.613   c1/re1/ila1/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X37Y71.C       Tilo                  0.094   c1/re1/icon1/U0/U_ICON/iTDO
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y71.D5      net (fanout=1)        0.226   c1/re1/CONTROL1<3>
    SLICE_X37Y71.CLK     Tas                   0.028   c1/re1/icon1/U0/U_ICON/iTDO
                                                       c1/re1/icon1/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       c1/re1/icon1/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.511ns (2.785ns logic, 3.726ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (SLICE_X33Y72.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/re1/icon1/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.286ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    c1/re1/CONTROL1<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/icon1/U0/U_ICON/U_SYNC/U_SYNC to c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y71.AQ      Tcko                  0.450   c1/re1/icon1/U0/U_ICON/iSYNC
                                                       c1/re1/icon1/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X38Y70.B3      net (fanout=2)        0.589   c1/re1/icon1/U0/U_ICON/iSYNC
    SLICE_X38Y70.B       Tilo                  0.094   c1/re1/icon1/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       c1/re1/icon1/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X28Y74.A1      net (fanout=14)       1.969   c1/re1/icon1/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X28Y74.A       Tilo                  0.094   c1/re1/CONTROL1<4>
                                                       c1/re1/icon1/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X32Y74.C2      net (fanout=2)        0.965   c1/re1/CONTROL1<4>
    SLICE_X32Y74.C       Tilo                  0.094   c1/re1/CONTROL1<5>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X33Y72.SR      net (fanout=3)        0.484   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X33Y72.CLK     Tsrck                 0.547   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.286ns (1.279ns logic, 4.007ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.658ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    c1/re1/CONTROL1<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y71.BQ      Tcko                  0.450   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET<11>
                                                       c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X35Y69.A4      net (fanout=10)       0.855   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X35Y69.A       Tilo                  0.094   c1/re1/icon1/U0/U_ICON/iCOMMAND_SEL<0>
                                                       c1/re1/icon1/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X28Y74.A5      net (fanout=3)        1.075   c1/re1/icon1/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X28Y74.A       Tilo                  0.094   c1/re1/CONTROL1<4>
                                                       c1/re1/icon1/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X32Y74.C2      net (fanout=2)        0.965   c1/re1/CONTROL1<4>
    SLICE_X32Y74.C       Tilo                  0.094   c1/re1/CONTROL1<5>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X33Y72.SR      net (fanout=3)        0.484   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X33Y72.CLK     Tsrck                 0.547   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.658ns (1.279ns logic, 3.379ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.591ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    c1/re1/CONTROL1<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y71.CQ      Tcko                  0.450   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET<11>
                                                       c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X35Y69.A2      net (fanout=10)       0.788   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X35Y69.A       Tilo                  0.094   c1/re1/icon1/U0/U_ICON/iCOMMAND_SEL<0>
                                                       c1/re1/icon1/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X28Y74.A5      net (fanout=3)        1.075   c1/re1/icon1/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X28Y74.A       Tilo                  0.094   c1/re1/CONTROL1<4>
                                                       c1/re1/icon1/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X32Y74.C2      net (fanout=2)        0.965   c1/re1/CONTROL1<4>
    SLICE_X32Y74.C       Tilo                  0.094   c1/re1/CONTROL1<5>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X33Y72.SR      net (fanout=3)        0.484   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X33Y72.CLK     Tsrck                 0.547   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.591ns (1.279ns logic, 3.312ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (SLICE_X33Y72.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/re1/icon1/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.286ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    c1/re1/CONTROL1<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/icon1/U0/U_ICON/U_SYNC/U_SYNC to c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y71.AQ      Tcko                  0.450   c1/re1/icon1/U0/U_ICON/iSYNC
                                                       c1/re1/icon1/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X38Y70.B3      net (fanout=2)        0.589   c1/re1/icon1/U0/U_ICON/iSYNC
    SLICE_X38Y70.B       Tilo                  0.094   c1/re1/icon1/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       c1/re1/icon1/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X28Y74.A1      net (fanout=14)       1.969   c1/re1/icon1/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X28Y74.A       Tilo                  0.094   c1/re1/CONTROL1<4>
                                                       c1/re1/icon1/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X32Y74.C2      net (fanout=2)        0.965   c1/re1/CONTROL1<4>
    SLICE_X32Y74.C       Tilo                  0.094   c1/re1/CONTROL1<5>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X33Y72.SR      net (fanout=3)        0.484   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X33Y72.CLK     Tsrck                 0.547   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.286ns (1.279ns logic, 4.007ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.658ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    c1/re1/CONTROL1<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y71.BQ      Tcko                  0.450   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET<11>
                                                       c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X35Y69.A4      net (fanout=10)       0.855   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X35Y69.A       Tilo                  0.094   c1/re1/icon1/U0/U_ICON/iCOMMAND_SEL<0>
                                                       c1/re1/icon1/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X28Y74.A5      net (fanout=3)        1.075   c1/re1/icon1/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X28Y74.A       Tilo                  0.094   c1/re1/CONTROL1<4>
                                                       c1/re1/icon1/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X32Y74.C2      net (fanout=2)        0.965   c1/re1/CONTROL1<4>
    SLICE_X32Y74.C       Tilo                  0.094   c1/re1/CONTROL1<5>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X33Y72.SR      net (fanout=3)        0.484   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X33Y72.CLK     Tsrck                 0.547   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.658ns (1.279ns logic, 3.379ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.591ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 0.000ns
  Destination Clock:    c1/re1/CONTROL1<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y71.CQ      Tcko                  0.450   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET<11>
                                                       c1/re1/icon1/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X35Y69.A2      net (fanout=10)       0.788   c1/re1/icon1/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X35Y69.A       Tilo                  0.094   c1/re1/icon1/U0/U_ICON/iCOMMAND_SEL<0>
                                                       c1/re1/icon1/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X28Y74.A5      net (fanout=3)        1.075   c1/re1/icon1/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X28Y74.A       Tilo                  0.094   c1/re1/CONTROL1<4>
                                                       c1/re1/icon1/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X32Y74.C2      net (fanout=2)        0.965   c1/re1/CONTROL1<4>
    SLICE_X32Y74.C       Tilo                  0.094   c1/re1/CONTROL1<5>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X33Y72.SR      net (fanout=3)        0.484   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X33Y72.CLK     Tsrck                 0.547   c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.591ns (1.279ns logic, 3.312ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X23Y77.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Destination:          c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 30.000ns
  Destination Clock:    c1/re1/CONTROL1<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL to c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y77.AQ      Tcko                  0.414   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    SLICE_X23Y77.BX      net (fanout=1)        0.282   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>
    SLICE_X23Y77.CLK     Tckdi       (-Th)     0.231   c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       c1/re1/ila1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point c1/re1/icon1/U0/U_ICON/U_STAT/U_TDO (SLICE_X30Y73.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/re1/icon1/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE (FF)
  Destination:          c1/re1/icon1/U0/U_ICON/U_STAT/U_TDO (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 30.000ns
  Destination Clock:    c1/re1/CONTROL1<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/re1/icon1/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE to c1/re1/icon1/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y74.AQ      Tcko                  0.414   c1/re1/icon1/U0/U_ICON/U_STAT/iSTAT_CNT<5>
                                                       c1/re1/icon1/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE
    SLICE_X30Y73.B6      net (fanout=2)        0.276   c1/re1/icon1/U0/U_ICON/U_STAT/iSTAT_CNT<4>
    SLICE_X30Y73.CLK     Tah         (-Th)     0.222   c1/re1/icon1/U0/U_ICON/iTDO_VEC<15>
                                                       c1/re1/icon1/U0/U_ICON/U_STAT/U_TDO_next
                                                       c1/re1/icon1/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.192ns logic, 0.276ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X39Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Destination:          c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c1/re1/CONTROL1<0> rising at 30.000ns
  Destination Clock:    c1/re1/CONTROL1<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR to c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y72.BQ      Tcko                  0.414   c1/re1/icon1/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    SLICE_X39Y72.AX      net (fanout=2)        0.289   c1/re1/icon1/U0/U_ICON/U_SYNC/iSYNC_WORD<1>
    SLICE_X39Y72.CLK     Tckdi       (-Th)     0.229   c1/re1/icon1/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       c1/re1/icon1/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.185ns logic, 0.289ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Logical resource: c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Location pin: RAMB36_X0Y15.CLKARDCLKL
  Clock network: c1/re1/CONTROL1<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Logical resource: c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Location pin: RAMB36_X0Y15.REGCLKARDRCLKL
  Clock network: c1/re1/CONTROL1<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKAL
  Logical resource: c1/re1/ila1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X0Y14.CLKARDCLKL
  Clock network: c1/re1/CONTROL1<0>
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2784 paths, 0 nets, and 874 connections

Design statistics:
   Minimum period:   6.646ns{1}   (Maximum frequency: 150.466MHz)
   Maximum path delay from/to any node:   2.042ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 21 18:25:07 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 417 MB



