##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for \C_6:CounterHW\/tc
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (\C_6:CounterHW\/tc:R vs. \C_6:CounterHW\/tc:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_1                   | Frequency: 35.87 MHz   | Target: 2.00 MHz   | 
Clock: Clock_1(fixed-function)   | N/A                    | Target: 2.00 MHz   | 
Clock: CyBUS_CLK                 | N/A                    | Target: 24.00 MHz  | 
Clock: CyILO                     | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                     | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK              | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                 | N/A                    | Target: 24.00 MHz  | 
Clock: \C_6:CounterHW\/tc        | Frequency: 113.06 MHz  | Target: 1.00 MHz   | 
Clock: \C_Sharp_6:CounterHW\/tc  | N/A                    | Target: 1.00 MHz   | 
Clock: \D_6:CounterHW\/tc        | N/A                    | Target: 1.00 MHz   | 
Clock: \D_SHARP_6:CounterHW\/tc  | N/A                    | Target: 1.00 MHz   | 
Clock: cydff_1/q                 | N/A                    | Target: 0.50 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1             Clock_1             500000           472124      N/A              N/A         N/A              N/A         N/A              N/A         
\C_6:CounterHW\/tc  \C_6:CounterHW\/tc  1e+006           991155      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase            
--------------------  ------------  --------------------------  
A_6_Out(0)_PAD        23855         Clock_1:R                   
A_Sharp_6_Out(0)_PAD  25986         Clock_1:R                   
B_6_Out(0)_PAD        23699         Clock_1:R                   
C1(0)_PAD             35659         \C_6:CounterHW\/tc:R        
C2(0)_PAD             35872         \C_6:CounterHW\/tc:R        
C3(0)_PAD             36228         \C_6:CounterHW\/tc:R        
C4(0)_PAD             34874         \C_6:CounterHW\/tc:R        
C5(0)_PAD             33657         \C_6:CounterHW\/tc:R        
C6(0)_PAD             35281         \C_6:CounterHW\/tc:R        
CS5(0)_PAD            42782         cydff_1/q:F                 
CS6(0)_PAD            34524         cydff_1/q:R                 
CS6(0)_PAD            34524         cydff_1/q:F                 
D_6_Out(0)_PAD        31460         \D_6:CounterHW\/tc:R        
D_Sharp_6_Out(0)_PAD  31014         \D_SHARP_6:CounterHW\/tc:R  
E_6_Out(0)_PAD        24331         Clock_1:R                   
F_6_Out(0)_PAD        24486         Clock_1:R                   
F_Sharp_6_Out(0)_PAD  25856         Clock_1:R                   
G_6_Out(0)_PAD        22797         Clock_1:R                   
G_Sharp_6_Out(0)_PAD  25555         Clock_1:R                   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 35.87 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_8\/main_1
Capture Clock  : \G_Sharp_6:count_8\/clock_0
Path slack     : 472124p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24366
-------------------------------------   ----- 
End-of-path arrival time (ps)           24366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q                                       macrocell72   1250   1250  472124  RISE       1
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell5   11843  13093  472124  RISE       1
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell5    3350  16443  472124  RISE       1
\G_Sharp_6:count_8_split\/main_11                     macrocell24   2284  18726  472124  RISE       1
\G_Sharp_6:count_8_split\/q                           macrocell24   3350  22076  472124  RISE       1
\G_Sharp_6:count_8\/main_1                            macrocell88   2289  24366  472124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for \C_6:CounterHW\/tc
************************************************
Clock: \C_6:CounterHW\/tc
Frequency: 113.06 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_0/q
Path End       : C_1/main_0
Capture Clock  : C_1/clock_0
Path slack     : 991155p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      8942
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   1000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1005432

Launch Clock Arrival Time                      0
+ Clock path delay                      8942
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           14277
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_0/clock_0                                                   macrocell40      7942   8942  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_0/q       macrocell40   1250  10192  991155  RISE       1
C_1/main_0  macrocell44   4085  14277  991155  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_1/clock_0                                                   macrocell44      7942   8942  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_8\/main_1
Capture Clock  : \G_Sharp_6:count_8\/clock_0
Path slack     : 472124p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24366
-------------------------------------   ----- 
End-of-path arrival time (ps)           24366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q                                       macrocell72   1250   1250  472124  RISE       1
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell5   11843  13093  472124  RISE       1
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell5    3350  16443  472124  RISE       1
\G_Sharp_6:count_8_split\/main_11                     macrocell24   2284  18726  472124  RISE       1
\G_Sharp_6:count_8_split\/q                           macrocell24   3350  22076  472124  RISE       1
\G_Sharp_6:count_8\/main_1                            macrocell88   2289  24366  472124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1


5.2::Critical Path Report for (\C_6:CounterHW\/tc:R vs. \C_6:CounterHW\/tc:R)
*****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_0/q
Path End       : C_1/main_0
Capture Clock  : C_1/clock_0
Path slack     : 991155p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      8942
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   1000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1005432

Launch Clock Arrival Time                      0
+ Clock path delay                      8942
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           14277
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_0/clock_0                                                   macrocell40      7942   8942  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_0/q       macrocell40   1250  10192  991155  RISE       1
C_1/main_0  macrocell44   4085  14277  991155  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_1/clock_0                                                   macrocell44      7942   8942  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_8\/main_1
Capture Clock  : \G_Sharp_6:count_8\/clock_0
Path slack     : 472124p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24366
-------------------------------------   ----- 
End-of-path arrival time (ps)           24366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q                                       macrocell72   1250   1250  472124  RISE       1
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell5   11843  13093  472124  RISE       1
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell5    3350  16443  472124  RISE       1
\G_Sharp_6:count_8_split\/main_11                     macrocell24   2284  18726  472124  RISE       1
\G_Sharp_6:count_8_split\/q                           macrocell24   3350  22076  472124  RISE       1
\G_Sharp_6:count_8\/main_1                            macrocell88   2289  24366  472124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_6:count_8\/main_1
Capture Clock  : \G_6:count_8\/clock_0
Path slack     : 472425p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24065
-------------------------------------   ----- 
End-of-path arrival time (ps)           24065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q                                 macrocell72   1250   1250  472124  RISE       1
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell4    9420  10670  472425  RISE       1
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell4    3350  14020  472425  RISE       1
\G_6:count_8_split\/main_11                     macrocell29   3778  17798  472425  RISE       1
\G_6:count_8_split\/q                           macrocell29   3350  21148  472425  RISE       1
\G_6:count_8\/main_1                            macrocell77   2917  24065  472425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \F_6:count_9\/main_1
Capture Clock  : \F_6:count_9\/clock_0
Path slack     : 474399p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22091
-------------------------------------   ----- 
End-of-path arrival time (ps)           22091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q                                 macrocell72   1250   1250  472124  RISE       1
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_7  macrocell3    9246  10496  474399  RISE       1
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell3    3350  13846  474399  RISE       1
\F_6:count_9_split\/main_11                     macrocell35   2604  16450  474399  RISE       1
\F_6:count_9_split\/q                           macrocell35   3350  19800  474399  RISE       1
\F_6:count_9\/main_1                            macrocell63   2291  22091  474399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_9\/clock_0                                      macrocell63         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \A_6:count_8\/main_1
Capture Clock  : \A_6:count_8\/clock_0
Path slack     : 474604p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21886
-------------------------------------   ----- 
End-of-path arrival time (ps)           21886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q                                 macrocell72   1250   1250  472124  RISE       1
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_2  macrocell6    7777   9027  474604  RISE       1
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell6    3350  12377  474604  RISE       1
\A_6:count_8_split\/main_11                     macrocell18   3234  15611  474604  RISE       1
\A_6:count_8_split\/q                           macrocell18   3350  18961  474604  RISE       1
\A_6:count_8\/main_1                            macrocell99   2925  21886  474604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_8\/clock_0                                      macrocell99         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_6:count_10\/main_3
Capture Clock  : \G_6:count_10\/clock_0
Path slack     : 475205p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21285
-------------------------------------   ----- 
End-of-path arrival time (ps)           21285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q                                 macrocell72   1250   1250  472124  RISE       1
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell4    9420  10670  472425  RISE       1
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell4    3350  14020  472425  RISE       1
\G_6:count_10\/main_3                           macrocell75   7265  21285  475205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_6:count_9\/main_2
Capture Clock  : \G_6:count_9\/clock_0
Path slack     : 475205p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21285
-------------------------------------   ----- 
End-of-path arrival time (ps)           21285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q                                 macrocell72   1250   1250  472124  RISE       1
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell4    9420  10670  472425  RISE       1
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell4    3350  14020  472425  RISE       1
\G_6:count_9\/main_2                            macrocell76   7265  21285  475205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_6:count_10\/main_4
Capture Clock  : \G_6:count_10\/clock_0
Path slack     : 475807p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20683
-------------------------------------   ----- 
End-of-path arrival time (ps)           20683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q              macrocell72   1250   1250  472124  RISE       1
\G_6:count_10_split\/main_2  macrocell30   9856  11106  475807  RISE       1
\G_6:count_10_split\/q       macrocell30   3350  14456  475807  RISE       1
\G_6:count_10\/main_4        macrocell75   6227  20683  475807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_4\/q
Path End       : \F_Sharp_6:count_9\/main_1
Capture Clock  : \F_Sharp_6:count_9\/clock_0
Path slack     : 476131p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20359
-------------------------------------   ----- 
End-of-path arrival time (ps)           20359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:count_4\/q                                 macrocell55    1250   1250  476131  RISE       1
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell2     7345   8595  476131  RISE       1
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell2     3350  11945  476131  RISE       1
\F_Sharp_6:count_9_split\/main_11                     macrocell105   2777  14721  476131  RISE       1
\F_Sharp_6:count_9_split\/q                           macrocell105   3350  18071  476131  RISE       1
\F_Sharp_6:count_9\/main_1                            macrocell50    2287  20359  476131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_9\/clock_0                                macrocell50         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_9\/q
Path End       : Net_88/main_1
Capture Clock  : Net_88/clock_0
Path slack     : 476760p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19730
-------------------------------------   ----- 
End-of-path arrival time (ps)           19730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_9\/q         macrocell76   1250   1250  476760  RISE       1
Net_88_split/main_1     macrocell33   6585   7835  476760  RISE       1
Net_88_split/q          macrocell33   3350  11185  476760  RISE       1
Net_88_split_2/main_11  macrocell31   2289  13475  476760  RISE       1
Net_88_split_2/q        macrocell31   3350  16825  476760  RISE       1
Net_88/main_1           macrocell74   2905  19730  476760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_88/clock_0                                             macrocell74         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : Net_91/main_0
Capture Clock  : Net_91/clock_0
Path slack     : 476840p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19650
-------------------------------------   ----- 
End-of-path arrival time (ps)           19650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q        macrocell72   1250   1250  472124  RISE       1
Net_91_split_1/main_1  macrocell27  12759  14009  476840  RISE       1
Net_91_split_1/q       macrocell27   3350  17359  476840  RISE       1
Net_91/main_0          macrocell85   2291  19650  476840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_91/clock_0                                             macrocell85         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_10\/main_3
Capture Clock  : \G_Sharp_6:count_10\/clock_0
Path slack     : 476844p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19646
-------------------------------------   ----- 
End-of-path arrival time (ps)           19646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q                                       macrocell72   1250   1250  472124  RISE       1
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell5   11843  13093  472124  RISE       1
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell5    3350  16443  472124  RISE       1
\G_Sharp_6:count_10\/main_3                           macrocell86   3203  19646  476844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_9\/main_2
Capture Clock  : \G_Sharp_6:count_9\/clock_0
Path slack     : 476844p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19646
-------------------------------------   ----- 
End-of-path arrival time (ps)           19646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q                                       macrocell72   1250   1250  472124  RISE       1
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell5   11843  13093  472124  RISE       1
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell5    3350  16443  472124  RISE       1
\G_Sharp_6:count_9\/main_2                            macrocell87   3203  19646  476844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_9\/q
Path End       : Net_91/main_1
Capture Clock  : Net_91/clock_0
Path slack     : 476976p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19514
-------------------------------------   ----- 
End-of-path arrival time (ps)           19514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_9\/q   macrocell87   1250   1250  476976  RISE       1
Net_91_split/main_1     macrocell28   5016   6266  476976  RISE       1
Net_91_split/q          macrocell28   3350   9616  476976  RISE       1
Net_91_split_2/main_11  macrocell26   2906  12523  476976  RISE       1
Net_91_split_2/q        macrocell26   3350  15873  476976  RISE       1
Net_91/main_1           macrocell85   3641  19514  476976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_91/clock_0                                             macrocell85         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_9\/main_11
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 477329p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19161
-------------------------------------   ----- 
End-of-path arrival time (ps)           19161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q                                 macrocell72    1250   1250  472124  RISE       1
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell23   12254  13504  477329  RISE       1
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell23    3350  16854  477329  RISE       1
\B_6:count_9\/main_11                           macrocell119   2307  19161  477329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_8\/main_11
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 477329p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19161
-------------------------------------   ----- 
End-of-path arrival time (ps)           19161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q                                 macrocell72    1250   1250  472124  RISE       1
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell23   12254  13504  477329  RISE       1
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell23    3350  16854  477329  RISE       1
\B_6:count_8\/main_11                           macrocell120   2307  19161  477329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_10\/q
Path End       : Net_94/main_1
Capture Clock  : Net_94/clock_0
Path slack     : 477629p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18861
-------------------------------------   ----- 
End-of-path arrival time (ps)           18861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_10\/clock_0                                     macrocell97         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\A_6:count_10\/q        macrocell97   1250   1250  477629  RISE       1
Net_94_split/main_0     macrocell22   4193   5443  477629  RISE       1
Net_94_split/q          macrocell22   3350   8793  477629  RISE       1
Net_94_split_2/main_11  macrocell20   2311  11104  477629  RISE       1
Net_94_split_2/q        macrocell20   3350  14454  477629  RISE       1
Net_94/main_1           macrocell96   4407  18861  477629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_94/clock_0                                             macrocell96         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_2\/q
Path End       : \E_6:count_9\/main_1
Capture Clock  : \E_6:count_9\/clock_0
Path slack     : 477696p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18794
-------------------------------------   ----- 
End-of-path arrival time (ps)           18794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_2\/q                                 macrocell137   1250   1250  477696  RISE       1
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\/main_5  macrocell36    5334   6584  477696  RISE       1
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell36    3350   9934  477696  RISE       1
\E_6:count_9_split\/main_11                     macrocell8     3192  13126  477696  RISE       1
\E_6:count_9_split\/q                           macrocell8     3350  16476  477696  RISE       1
\E_6:count_9\/main_1                            macrocell130   2319  18794  477696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_10\/q
Path End       : Net_103/main_1
Capture Clock  : Net_103/clock_0
Path slack     : 478240p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18250
-------------------------------------   ----- 
End-of-path arrival time (ps)           18250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_10\/q         macrocell129   1250   1250  478240  RISE       1
Net_103_split/main_0     macrocell12    4488   5738  478240  RISE       1
Net_103_split/q          macrocell12    3350   9088  478240  RISE       1
Net_103_split_2/main_11  macrocell9     2910  11998  478240  RISE       1
Net_103_split_2/q        macrocell9     3350  15348  478240  RISE       1
Net_103/main_1           macrocell128   2902  18250  478240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_103/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : Net_79/main_0
Capture Clock  : Net_79/clock_0
Path slack     : 478325p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18165
-------------------------------------   ----- 
End-of-path arrival time (ps)           18165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q         macrocell72   1250   1250  472124  RISE       1
Net_79_split_1/main_11  macrocell1   10711  11961  478325  RISE       1
Net_79_split_1/q        macrocell1    3350  15311  478325  RISE       1
Net_79/main_0           macrocell60   2854  18165  478325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_79/clock_0                                             macrocell60         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : Net_88/main_0
Capture Clock  : Net_88/clock_0
Path slack     : 478391p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18099
-------------------------------------   ----- 
End-of-path arrival time (ps)           18099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q        macrocell72   1250   1250  472124  RISE       1
Net_88_split_1/main_1  macrocell32  10591  11841  478391  RISE       1
Net_88_split_1/q       macrocell32   3350  15191  478391  RISE       1
Net_88/main_0          macrocell74   2908  18099  478391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_88/clock_0                                             macrocell74         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_10\/main_4
Capture Clock  : \G_Sharp_6:count_10\/clock_0
Path slack     : 478564p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17926
-------------------------------------   ----- 
End-of-path arrival time (ps)           17926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q                    macrocell72   1250   1250  472124  RISE       1
\G_Sharp_6:count_10_split\/main_2  macrocell25  11025  12275  478564  RISE       1
\G_Sharp_6:count_10_split\/q       macrocell25   3350  15625  478564  RISE       1
\G_Sharp_6:count_10\/main_4        macrocell86   2301  17926  478564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : Net_79/main_1
Capture Clock  : Net_79/clock_0
Path slack     : 478753p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17737
-------------------------------------   ----- 
End-of-path arrival time (ps)           17737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
Net_79_split_2/main_0         macrocell37  10272  11522  478753  RISE       1
Net_79_split_2/q              macrocell37   3350  14872  478753  RISE       1
Net_79/main_1                 macrocell60   2865  17737  478753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_79/clock_0                                             macrocell60         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_10\/main_4
Capture Clock  : \F_Sharp_6:count_10\/clock_0
Path slack     : 478868p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17622
-------------------------------------   ----- 
End-of-path arrival time (ps)           17622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q       macrocell47   1250   1250  477466  RISE       1
\F_Sharp_6:count_10_split\/main_0  macrocell95  10732  11982  478868  RISE       1
\F_Sharp_6:count_10_split\/q       macrocell95   3350  15332  478868  RISE       1
\F_Sharp_6:count_10\/main_4        macrocell49   2290  17622  478868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_8\/main_2
Capture Clock  : \F_Sharp_6:count_8\/clock_0
Path slack     : 478868p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17622
-------------------------------------   ----- 
End-of-path arrival time (ps)           17622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q       macrocell47   1250   1250  477466  RISE       1
\F_Sharp_6:count_10_split\/main_0  macrocell95  10732  11982  478868  RISE       1
\F_Sharp_6:count_10_split\/q       macrocell95   3350  15332  478868  RISE       1
\F_Sharp_6:count_8\/main_2         macrocell51   2290  17622  478868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_8\/clock_0                                macrocell51         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \E_6:count_10\/main_4
Capture Clock  : \E_6:count_10\/clock_0
Path slack     : 478897p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17593
-------------------------------------   ----- 
End-of-path arrival time (ps)           17593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\E_6:count_8_split\/main_0    macrocell7    10107  11357  478897  RISE       1
\E_6:count_8_split\/q         macrocell7     3350  14707  478897  RISE       1
\E_6:count_10\/main_4         macrocell129   2886  17593  478897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \E_6:count_8\/main_2
Capture Clock  : \E_6:count_8\/clock_0
Path slack     : 478897p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17593
-------------------------------------   ----- 
End-of-path arrival time (ps)           17593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\E_6:count_8_split\/main_0    macrocell7    10107  11357  478897  RISE       1
\E_6:count_8_split\/q         macrocell7     3350  14707  478897  RISE       1
\E_6:count_8\/main_2          macrocell131   2886  17593  478897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_10\/main_4
Capture Clock  : \F_6:count_10\/clock_0
Path slack     : 478937p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17553
-------------------------------------   ----- 
End-of-path arrival time (ps)           17553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_6:count_8_split\/main_0    macrocell34  10106  11356  478937  RISE       1
\F_6:count_8_split\/q         macrocell34   3350  14706  478937  RISE       1
\F_6:count_10\/main_4         macrocell62   2846  17553  478937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_10\/clock_0                                     macrocell62         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_8\/main_2
Capture Clock  : \F_6:count_8\/clock_0
Path slack     : 478937p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17553
-------------------------------------   ----- 
End-of-path arrival time (ps)           17553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_6:count_8_split\/main_0    macrocell34  10106  11356  478937  RISE       1
\F_6:count_8_split\/q         macrocell34   3350  14706  478937  RISE       1
\F_6:count_8\/main_2          macrocell64   2846  17553  478937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_8\/clock_0                                      macrocell64         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_7\/q
Path End       : \A_Sharp_6:count_8\/main_1
Capture Clock  : \A_Sharp_6:count_8\/clock_0
Path slack     : 479007p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17483
-------------------------------------   ----- 
End-of-path arrival time (ps)           17483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_7\/q                                 macrocell110   1250   1250  479007  RISE       1
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell11    3698   4948  479007  RISE       1
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell11    3350   8298  479007  RISE       1
\A_Sharp_6:count_8_split\/main_11                     macrocell13    2927  11225  479007  RISE       1
\A_Sharp_6:count_8_split\/q                           macrocell13    3350  14575  479007  RISE       1
\A_Sharp_6:count_8\/main_1                            macrocell109   2907  17483  479007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_8\/clock_0                                macrocell109        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_9\/q
Path End       : Net_97/main_1
Capture Clock  : Net_97/clock_0
Path slack     : 479312p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17178
-------------------------------------   ----- 
End-of-path arrival time (ps)           17178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_9\/clock_0                                macrocell108        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_9\/q   macrocell108   1250   1250  479312  RISE       1
Net_97_split/main_1     macrocell17    3383   4633  479312  RISE       1
Net_97_split/q          macrocell17    3350   7983  479312  RISE       1
Net_97_split_2/main_11  macrocell15    2923  10906  479312  RISE       1
Net_97_split_2/q        macrocell15    3350  14256  479312  RISE       1
Net_97/main_1           macrocell106   2921  17178  479312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_97/clock_0                                             macrocell106        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \F_6:count_10\/main_3
Capture Clock  : \F_6:count_10\/clock_0
Path slack     : 480037p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16453
-------------------------------------   ----- 
End-of-path arrival time (ps)           16453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q                                 macrocell72   1250   1250  472124  RISE       1
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_7  macrocell3    9246  10496  474399  RISE       1
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell3    3350  13846  474399  RISE       1
\F_6:count_10\/main_3                           macrocell62   2607  16453  480037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_10\/clock_0                                     macrocell62         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \F_6:count_8\/main_1
Capture Clock  : \F_6:count_8\/clock_0
Path slack     : 480037p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16453
-------------------------------------   ----- 
End-of-path arrival time (ps)           16453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q                                 macrocell72   1250   1250  472124  RISE       1
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_7  macrocell3    9246  10496  474399  RISE       1
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell3    3350  13846  474399  RISE       1
\F_6:count_8\/main_1                            macrocell64   2607  16453  480037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_8\/clock_0                                      macrocell64         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_9\/q
Path End       : Net_85/main_1
Capture Clock  : Net_85/clock_0
Path slack     : 480076p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16414
-------------------------------------   ----- 
End-of-path arrival time (ps)           16414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_9\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_9\/q   macrocell50   1250   1250  480076  RISE       1
Net_85_split/main_1     macrocell61   3244   4494  480076  RISE       1
Net_85_split/q          macrocell61   3350   7844  480076  RISE       1
Net_85_split_2/main_11  macrocell84   2918  10762  480076  RISE       1
Net_85_split_2/q        macrocell84   3350  14112  480076  RISE       1
Net_85/main_1           macrocell48   2302  16414  480076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_85/clock_0                                             macrocell48         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_10\/main_4
Capture Clock  : \A_Sharp_6:count_10\/clock_0
Path slack     : 480411p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16079
-------------------------------------   ----- 
End-of-path arrival time (ps)           16079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q       macrocell47    1250   1250  477466  RISE       1
\A_Sharp_6:count_10_split\/main_0  macrocell14    7804   9054  480411  RISE       1
\A_Sharp_6:count_10_split\/q       macrocell14    3350  12404  480411  RISE       1
\A_Sharp_6:count_10\/main_4        macrocell107   3674  16079  480411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : Net_94/main_0
Capture Clock  : Net_94/clock_0
Path slack     : 480463p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16027
-------------------------------------   ----- 
End-of-path arrival time (ps)           16027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q        macrocell72   1250   1250  472124  RISE       1
Net_94_split_1/main_2  macrocell21   8509   9759  480463  RISE       1
Net_94_split_1/q       macrocell21   3350  13109  480463  RISE       1
Net_94/main_0          macrocell96   2918  16027  480463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_94/clock_0                                             macrocell96         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_4\/q
Path End       : Net_85/main_0
Capture Clock  : Net_85/clock_0
Path slack     : 480879p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15611
-------------------------------------   ----- 
End-of-path arrival time (ps)           15611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_4\/q  macrocell55   1250   1250  476131  RISE       1
Net_85_split_1/main_7  macrocell73   8699   9949  480879  RISE       1
Net_85_split_1/q       macrocell73   3350  13299  480879  RISE       1
Net_85/main_0          macrocell48   2312  15611  480879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_85/clock_0                                             macrocell48         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_2\/q
Path End       : \E_6:count_10\/main_3
Capture Clock  : \E_6:count_10\/clock_0
Path slack     : 481300p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15190
-------------------------------------   ----- 
End-of-path arrival time (ps)           15190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_2\/q                                 macrocell137   1250   1250  477696  RISE       1
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\/main_5  macrocell36    5334   6584  477696  RISE       1
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell36    3350   9934  477696  RISE       1
\E_6:count_10\/main_3                           macrocell129   5256  15190  481300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_2\/q
Path End       : \E_6:count_8\/main_1
Capture Clock  : \E_6:count_8\/clock_0
Path slack     : 481300p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15190
-------------------------------------   ----- 
End-of-path arrival time (ps)           15190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_2\/q                                 macrocell137   1250   1250  477696  RISE       1
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\/main_5  macrocell36    5334   6584  477696  RISE       1
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell36    3350   9934  477696  RISE       1
\E_6:count_8\/main_1                            macrocell131   5256  15190  481300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \F_6:count_3\/main_11
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 481690p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14800
-------------------------------------   ----- 
End-of-path arrival time (ps)           14800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q        macrocell72   1250   1250  472124  RISE       1
\F_6:count_3\/main_11  macrocell69  13550  14800  481690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_4\/q
Path End       : \F_Sharp_6:count_10\/main_3
Capture Clock  : \F_Sharp_6:count_10\/clock_0
Path slack     : 481769p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14721
-------------------------------------   ----- 
End-of-path arrival time (ps)           14721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_4\/q                                 macrocell55   1250   1250  476131  RISE       1
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell2    7345   8595  476131  RISE       1
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell2    3350  11945  476131  RISE       1
\F_Sharp_6:count_10\/main_3                           macrocell49   2776  14721  481769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_4\/q
Path End       : \F_Sharp_6:count_8\/main_1
Capture Clock  : \F_Sharp_6:count_8\/clock_0
Path slack     : 481769p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14721
-------------------------------------   ----- 
End-of-path arrival time (ps)           14721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_4\/q                                 macrocell55   1250   1250  476131  RISE       1
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell2    7345   8595  476131  RISE       1
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell2    3350  11945  476131  RISE       1
\F_Sharp_6:count_8\/main_1                            macrocell51   2776  14721  481769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_8\/clock_0                                macrocell51         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \A_6:count_10\/main_3
Capture Clock  : \A_6:count_10\/clock_0
Path slack     : 481799p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14691
-------------------------------------   ----- 
End-of-path arrival time (ps)           14691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q                                 macrocell72   1250   1250  472124  RISE       1
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_2  macrocell6    7777   9027  474604  RISE       1
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell6    3350  12377  474604  RISE       1
\A_6:count_10\/main_3                           macrocell97   2315  14691  481799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_10\/clock_0                                     macrocell97         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \A_6:count_9\/main_2
Capture Clock  : \A_6:count_9\/clock_0
Path slack     : 481799p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14691
-------------------------------------   ----- 
End-of-path arrival time (ps)           14691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q                                 macrocell72   1250   1250  472124  RISE       1
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_2  macrocell6    7777   9027  474604  RISE       1
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell6    3350  12377  474604  RISE       1
\A_6:count_9\/main_2                            macrocell98   2315  14691  481799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_9\/clock_0                                      macrocell98         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \A_6:count_10\/main_4
Capture Clock  : \A_6:count_10\/clock_0
Path slack     : 481801p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14689
-------------------------------------   ----- 
End-of-path arrival time (ps)           14689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q              macrocell72   1250   1250  472124  RISE       1
\A_6:count_10_split\/main_3  macrocell19   7777   9027  481801  RISE       1
\A_6:count_10_split\/q       macrocell19   3350  12377  481801  RISE       1
\A_6:count_10\/main_4        macrocell97   2313  14689  481801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_10\/clock_0                                     macrocell97         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_6\/main_2
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 482187p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14303
-------------------------------------   ----- 
End-of-path arrival time (ps)           14303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  472124  RISE       1
\B_6:count_6\/main_2  macrocell122  13053  14303  482187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_3\/main_2
Capture Clock  : \B_6:count_3\/clock_0
Path slack     : 482187p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14303
-------------------------------------   ----- 
End-of-path arrival time (ps)           14303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  472124  RISE       1
\B_6:count_3\/main_2  macrocell125  13053  14303  482187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_2\/main_2
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 482187p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14303
-------------------------------------   ----- 
End-of-path arrival time (ps)           14303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  472124  RISE       1
\B_6:count_2\/main_2  macrocell126  13053  14303  482187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : Net_100/main_2
Capture Clock  : Net_100/clock_0
Path slack     : 482192p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14298
-------------------------------------   ----- 
End-of-path arrival time (ps)           14298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q  macrocell72    1250   1250  472124  RISE       1
Net_100/main_2   macrocell118  13048  14298  482192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_7\/main_2
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 482192p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14298
-------------------------------------   ----- 
End-of-path arrival time (ps)           14298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  472124  RISE       1
\B_6:count_7\/main_2  macrocell121  13048  14298  482192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_4\/main_2
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 482192p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14298
-------------------------------------   ----- 
End-of-path arrival time (ps)           14298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  472124  RISE       1
\B_6:count_4\/main_2  macrocell124  13048  14298  482192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : Net_100/main_0
Capture Clock  : Net_100/clock_0
Path slack     : 482229p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14261
-------------------------------------   ----- 
End-of-path arrival time (ps)           14261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
Net_100/main_0                macrocell118  13011  14261  482229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \B_6:count_7\/main_0
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 482229p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14261
-------------------------------------   ----- 
End-of-path arrival time (ps)           14261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\B_6:count_7\/main_0          macrocell121  13011  14261  482229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \B_6:count_4\/main_0
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 482229p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14261
-------------------------------------   ----- 
End-of-path arrival time (ps)           14261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\B_6:count_4\/main_0          macrocell124  13011  14261  482229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \B_6:count_6\/main_0
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 482232p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14258
-------------------------------------   ----- 
End-of-path arrival time (ps)           14258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\B_6:count_6\/main_0          macrocell122  13008  14258  482232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \B_6:count_3\/main_0
Capture Clock  : \B_6:count_3\/clock_0
Path slack     : 482232p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14258
-------------------------------------   ----- 
End-of-path arrival time (ps)           14258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\B_6:count_3\/main_0          macrocell125  13008  14258  482232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \B_6:count_2\/main_0
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 482232p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14258
-------------------------------------   ----- 
End-of-path arrival time (ps)           14258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\B_6:count_2\/main_0          macrocell126  13008  14258  482232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_3\/main_0
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 482241p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14249
-------------------------------------   ----- 
End-of-path arrival time (ps)           14249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_6:count_3\/main_0          macrocell69  12999  14249  482241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_8\/q
Path End       : Net_103/main_0
Capture Clock  : Net_103/clock_0
Path slack     : 482331p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14159
-------------------------------------   ----- 
End-of-path arrival time (ps)           14159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_8\/q         macrocell131   1250   1250  482331  RISE       1
Net_103_split_1/main_3  macrocell10    6644   7894  482331  RISE       1
Net_103_split_1/q       macrocell10    3350  11244  482331  RISE       1
Net_103/main_0          macrocell128   2915  14159  482331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_103/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_9\/main_2
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 482986p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13504
-------------------------------------   ----- 
End-of-path arrival time (ps)           13504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  472124  RISE       1
\B_6:count_9\/main_2  macrocell119  12254  13504  482986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_8\/main_2
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 482986p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13504
-------------------------------------   ----- 
End-of-path arrival time (ps)           13504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  472124  RISE       1
\B_6:count_8\/main_2  macrocell120  12254  13504  482986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_5\/main_2
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 482986p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13504
-------------------------------------   ----- 
End-of-path arrival time (ps)           13504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  472124  RISE       1
\B_6:count_5\/main_2  macrocell123  12254  13504  482986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_7\/main_0
Capture Clock  : \F_Sharp_6:count_7\/clock_0
Path slack     : 483458p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13032
-------------------------------------   ----- 
End-of-path arrival time (ps)           13032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_Sharp_6:count_7\/main_0    macrocell52  11782  13032  483458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_5\/main_0
Capture Clock  : \F_Sharp_6:count_5\/clock_0
Path slack     : 483458p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13032
-------------------------------------   ----- 
End-of-path arrival time (ps)           13032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_Sharp_6:count_5\/main_0    macrocell54  11782  13032  483458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_2\/main_0
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 483458p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13032
-------------------------------------   ----- 
End-of-path arrival time (ps)           13032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_Sharp_6:count_2\/main_0    macrocell57  11782  13032  483458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_1\/main_0
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 483458p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13032
-------------------------------------   ----- 
End-of-path arrival time (ps)           13032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_Sharp_6:count_1\/main_0    macrocell58  11782  13032  483458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \B_6:count_9\/main_0
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 483472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13018
-------------------------------------   ----- 
End-of-path arrival time (ps)           13018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\B_6:count_9\/main_0          macrocell119  11768  13018  483472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \B_6:count_8\/main_0
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 483472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13018
-------------------------------------   ----- 
End-of-path arrival time (ps)           13018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\B_6:count_8\/main_0          macrocell120  11768  13018  483472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \B_6:count_5\/main_0
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 483472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13018
-------------------------------------   ----- 
End-of-path arrival time (ps)           13018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\B_6:count_5\/main_0          macrocell123  11768  13018  483472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \E_6:count_7\/main_0
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 483474p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13016
-------------------------------------   ----- 
End-of-path arrival time (ps)           13016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\E_6:count_7\/main_0          macrocell132  11766  13016  483474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \E_6:count_6\/main_0
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 483474p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13016
-------------------------------------   ----- 
End-of-path arrival time (ps)           13016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\E_6:count_6\/main_0          macrocell133  11766  13016  483474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \E_6:count_3\/main_0
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 483474p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13016
-------------------------------------   ----- 
End-of-path arrival time (ps)           13016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\E_6:count_3\/main_0          macrocell136  11766  13016  483474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \E_6:count_1\/main_0
Capture Clock  : \E_6:count_1\/clock_0
Path slack     : 483474p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13016
-------------------------------------   ----- 
End-of-path arrival time (ps)           13016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\E_6:count_1\/main_0          macrocell138  11766  13016  483474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \B_6:count_6\/main_1
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 483742p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12748
-------------------------------------   ----- 
End-of-path arrival time (ps)           12748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  474456  RISE       1
\B_6:count_6\/main_1  macrocell122  11498  12748  483742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \B_6:count_3\/main_1
Capture Clock  : \B_6:count_3\/clock_0
Path slack     : 483742p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12748
-------------------------------------   ----- 
End-of-path arrival time (ps)           12748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  474456  RISE       1
\B_6:count_3\/main_1  macrocell125  11498  12748  483742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \B_6:count_2\/main_1
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 483742p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12748
-------------------------------------   ----- 
End-of-path arrival time (ps)           12748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  474456  RISE       1
\B_6:count_2\/main_1  macrocell126  11498  12748  483742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_6\/main_2
Capture Clock  : \G_Sharp_6:count_6\/clock_0
Path slack     : 484207p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12283
-------------------------------------   ----- 
End-of-path arrival time (ps)           12283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q             macrocell72   1250   1250  472124  RISE       1
\G_Sharp_6:count_6\/main_2  macrocell90  11033  12283  484207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_3\/main_2
Capture Clock  : \G_Sharp_6:count_3\/clock_0
Path slack     : 484207p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12283
-------------------------------------   ----- 
End-of-path arrival time (ps)           12283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q             macrocell72   1250   1250  472124  RISE       1
\G_Sharp_6:count_3\/main_2  macrocell93  11033  12283  484207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_5\/main_2
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 484215p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12275
-------------------------------------   ----- 
End-of-path arrival time (ps)           12275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q             macrocell72   1250   1250  472124  RISE       1
\G_Sharp_6:count_5\/main_2  macrocell91  11025  12275  484215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_4\/main_2
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 484215p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12275
-------------------------------------   ----- 
End-of-path arrival time (ps)           12275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q             macrocell72   1250   1250  472124  RISE       1
\G_Sharp_6:count_4\/main_2  macrocell92  11025  12275  484215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_2\/main_2
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 484215p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12275
-------------------------------------   ----- 
End-of-path arrival time (ps)           12275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q             macrocell72   1250   1250  472124  RISE       1
\G_Sharp_6:count_2\/main_2  macrocell94  11025  12275  484215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : Net_100/main_1
Capture Clock  : Net_100/clock_0
Path slack     : 484255p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12235
-------------------------------------   ----- 
End-of-path arrival time (ps)           12235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q  macrocell71    1250   1250  474456  RISE       1
Net_100/main_1   macrocell118  10985  12235  484255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \B_6:count_7\/main_1
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 484255p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12235
-------------------------------------   ----- 
End-of-path arrival time (ps)           12235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  474456  RISE       1
\B_6:count_7\/main_1  macrocell121  10985  12235  484255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \B_6:count_4\/main_1
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 484255p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12235
-------------------------------------   ----- 
End-of-path arrival time (ps)           12235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  474456  RISE       1
\B_6:count_4\/main_1  macrocell124  10985  12235  484255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \F_6:count_3\/main_10
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 484263p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12227
-------------------------------------   ----- 
End-of-path arrival time (ps)           12227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q        macrocell71   1250   1250  474456  RISE       1
\F_6:count_3\/main_10  macrocell69  10977  12227  484263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_7\/q
Path End       : \A_Sharp_6:count_10\/main_3
Capture Clock  : \A_Sharp_6:count_10\/clock_0
Path slack     : 484346p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12144
-------------------------------------   ----- 
End-of-path arrival time (ps)           12144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_7\/q                                 macrocell110   1250   1250  479007  RISE       1
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell11    3698   4948  479007  RISE       1
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell11    3350   8298  479007  RISE       1
\A_Sharp_6:count_10\/main_3                           macrocell107   3846  12144  484346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_7\/q
Path End       : \A_Sharp_6:count_9\/main_2
Capture Clock  : \A_Sharp_6:count_9\/clock_0
Path slack     : 484346p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12144
-------------------------------------   ----- 
End-of-path arrival time (ps)           12144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_7\/q                                 macrocell110   1250   1250  479007  RISE       1
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell11    3698   4948  479007  RISE       1
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell11    3350   8298  479007  RISE       1
\A_Sharp_6:count_9\/main_2                            macrocell108   3846  12144  484346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_9\/clock_0                                macrocell108        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_6:count_5\/main_0
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 484428p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12062
-------------------------------------   ----- 
End-of-path arrival time (ps)           12062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\A_6:count_5\/main_0          macrocell102  10812  12062  484428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_6:count_4\/main_0
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 484428p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12062
-------------------------------------   ----- 
End-of-path arrival time (ps)           12062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\A_6:count_4\/main_0          macrocell103  10812  12062  484428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_5\/main_0
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 484443p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12047
-------------------------------------   ----- 
End-of-path arrival time (ps)           12047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_Sharp_6:count_5\/main_0    macrocell91  10797  12047  484443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_4\/main_0
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 484443p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12047
-------------------------------------   ----- 
End-of-path arrival time (ps)           12047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_Sharp_6:count_4\/main_0    macrocell92  10797  12047  484443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_2\/main_0
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 484443p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12047
-------------------------------------   ----- 
End-of-path arrival time (ps)           12047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_Sharp_6:count_2\/main_0    macrocell94  10797  12047  484443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_6\/main_0
Capture Clock  : \G_Sharp_6:count_6\/clock_0
Path slack     : 484457p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12033
-------------------------------------   ----- 
End-of-path arrival time (ps)           12033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_Sharp_6:count_6\/main_0    macrocell90  10783  12033  484457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_3\/main_0
Capture Clock  : \G_Sharp_6:count_3\/clock_0
Path slack     : 484457p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12033
-------------------------------------   ----- 
End-of-path arrival time (ps)           12033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_Sharp_6:count_3\/main_0    macrocell93  10783  12033  484457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_10\/main_0
Capture Clock  : \F_Sharp_6:count_10\/clock_0
Path slack     : 484504p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11986
-------------------------------------   ----- 
End-of-path arrival time (ps)           11986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_Sharp_6:count_10\/main_0   macrocell49  10736  11986  484504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_9\/main_0
Capture Clock  : \F_Sharp_6:count_9\/clock_0
Path slack     : 484504p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11986
-------------------------------------   ----- 
End-of-path arrival time (ps)           11986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_Sharp_6:count_9\/main_0    macrocell50  10736  11986  484504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_9\/clock_0                                macrocell50         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_8\/main_0
Capture Clock  : \F_Sharp_6:count_8\/clock_0
Path slack     : 484504p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11986
-------------------------------------   ----- 
End-of-path arrival time (ps)           11986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_Sharp_6:count_8\/main_0    macrocell51  10736  11986  484504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_8\/clock_0                                macrocell51         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_6\/main_0
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 484508p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11982
-------------------------------------   ----- 
End-of-path arrival time (ps)           11982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_Sharp_6:count_6\/main_0    macrocell53  10732  11982  484508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_0\/main_0
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 484508p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11982
-------------------------------------   ----- 
End-of-path arrival time (ps)           11982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_Sharp_6:count_0\/main_0    macrocell59  10732  11982  484508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \A_6:count_5\/main_3
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 484524p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11966
-------------------------------------   ----- 
End-of-path arrival time (ps)           11966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  472124  RISE       1
\A_6:count_5\/main_3  macrocell102  10716  11966  484524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \A_6:count_4\/main_3
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 484524p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11966
-------------------------------------   ----- 
End-of-path arrival time (ps)           11966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  472124  RISE       1
\A_6:count_4\/main_3  macrocell103  10716  11966  484524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_10\/main_0
Capture Clock  : \G_Sharp_6:count_10\/clock_0
Path slack     : 484582p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11908
-------------------------------------   ----- 
End-of-path arrival time (ps)           11908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_Sharp_6:count_10\/main_0   macrocell86  10658  11908  484582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_9\/main_0
Capture Clock  : \G_Sharp_6:count_9\/clock_0
Path slack     : 484582p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11908
-------------------------------------   ----- 
End-of-path arrival time (ps)           11908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_Sharp_6:count_9\/main_0    macrocell87  10658  11908  484582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \E_6:count_9\/main_0
Capture Clock  : \E_6:count_9\/clock_0
Path slack     : 484582p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11908
-------------------------------------   ----- 
End-of-path arrival time (ps)           11908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\E_6:count_9\/main_0          macrocell130  10658  11908  484582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_3\/q
Path End       : Net_97/main_0
Capture Clock  : Net_97/clock_0
Path slack     : 484753p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11737
-------------------------------------   ----- 
End-of-path arrival time (ps)           11737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_3\/q  macrocell114   1250   1250  479077  RISE       1
Net_97_split_1/main_8  macrocell16    4823   6073  484753  RISE       1
Net_97_split_1/q       macrocell16    3350   9423  484753  RISE       1
Net_97/main_0          macrocell106   2314  11737  484753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_97/clock_0                                             macrocell106        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_5\/main_0
Capture Clock  : \F_6:count_5\/clock_0
Path slack     : 484968p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_6:count_5\/main_0          macrocell67  10272  11522  484968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \B_6:count_9\/main_1
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 485038p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11452
-------------------------------------   ----- 
End-of-path arrival time (ps)           11452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  474456  RISE       1
\B_6:count_9\/main_1  macrocell119  10202  11452  485038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \B_6:count_8\/main_1
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 485038p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11452
-------------------------------------   ----- 
End-of-path arrival time (ps)           11452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  474456  RISE       1
\B_6:count_8\/main_1  macrocell120  10202  11452  485038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \B_6:count_5\/main_1
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 485038p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11452
-------------------------------------   ----- 
End-of-path arrival time (ps)           11452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  474456  RISE       1
\B_6:count_5\/main_1  macrocell123  10202  11452  485038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_10\/main_0
Capture Clock  : \G_6:count_10\/clock_0
Path slack     : 485115p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11375
-------------------------------------   ----- 
End-of-path arrival time (ps)           11375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_6:count_10\/main_0         macrocell75  10125  11375  485115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_9\/main_0
Capture Clock  : \G_6:count_9\/clock_0
Path slack     : 485115p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11375
-------------------------------------   ----- 
End-of-path arrival time (ps)           11375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_6:count_9\/main_0          macrocell76  10125  11375  485115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_8\/main_0
Capture Clock  : \G_Sharp_6:count_8\/clock_0
Path slack     : 485115p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11375
-------------------------------------   ----- 
End-of-path arrival time (ps)           11375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_Sharp_6:count_8\/main_0    macrocell88  10125  11375  485115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \E_6:count_4\/main_0
Capture Clock  : \E_6:count_4\/clock_0
Path slack     : 485116p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11374
-------------------------------------   ----- 
End-of-path arrival time (ps)           11374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\E_6:count_4\/main_0          macrocell135  10124  11374  485116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \E_6:count_5\/main_0
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 485133p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11357
-------------------------------------   ----- 
End-of-path arrival time (ps)           11357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\E_6:count_5\/main_0          macrocell134  10107  11357  485133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \E_6:count_2\/main_0
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 485133p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11357
-------------------------------------   ----- 
End-of-path arrival time (ps)           11357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\E_6:count_2\/main_0          macrocell137  10107  11357  485133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \E_6:count_0\/main_0
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 485133p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11357
-------------------------------------   ----- 
End-of-path arrival time (ps)           11357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\E_6:count_0\/main_0          macrocell139  10107  11357  485133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_7\/main_0
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 485134p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11356
-------------------------------------   ----- 
End-of-path arrival time (ps)           11356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_6:count_7\/main_0          macrocell65  10106  11356  485134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_6\/main_0
Capture Clock  : \F_6:count_6\/clock_0
Path slack     : 485134p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11356
-------------------------------------   ----- 
End-of-path arrival time (ps)           11356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_6:count_6\/main_0          macrocell66  10106  11356  485134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_4\/main_0
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 485134p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11356
-------------------------------------   ----- 
End-of-path arrival time (ps)           11356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_6:count_4\/main_0          macrocell68  10106  11356  485134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_6:count_7\/main_2
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 485384p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11106
-------------------------------------   ----- 
End-of-path arrival time (ps)           11106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  472124  RISE       1
\G_6:count_7\/main_2  macrocell78   9856  11106  485384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_6:count_5\/main_2
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 485384p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11106
-------------------------------------   ----- 
End-of-path arrival time (ps)           11106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  472124  RISE       1
\G_6:count_5\/main_2  macrocell80   9856  11106  485384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \F_6:count_7\/main_11
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 485612p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10878
-------------------------------------   ----- 
End-of-path arrival time (ps)           10878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q        macrocell72   1250   1250  472124  RISE       1
\F_6:count_7\/main_11  macrocell65   9628  10878  485612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \F_6:count_6\/main_6
Capture Clock  : \F_6:count_6\/clock_0
Path slack     : 485612p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10878
-------------------------------------   ----- 
End-of-path arrival time (ps)           10878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  472124  RISE       1
\F_6:count_6\/main_6  macrocell66   9628  10878  485612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \F_6:count_4\/main_11
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 485612p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10878
-------------------------------------   ----- 
End-of-path arrival time (ps)           10878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q        macrocell72   1250   1250  472124  RISE       1
\F_6:count_4\/main_11  macrocell68   9628  10878  485612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \F_6:count_5\/main_5
Capture Clock  : \F_6:count_5\/clock_0
Path slack     : 485624p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10866
-------------------------------------   ----- 
End-of-path arrival time (ps)           10866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  472124  RISE       1
\F_6:count_5\/main_5  macrocell67   9616  10866  485624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \F_6:count_2\/main_2
Capture Clock  : \F_6:count_2\/clock_0
Path slack     : 485828p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10662
-------------------------------------   ----- 
End-of-path arrival time (ps)           10662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  472124  RISE       1
\F_6:count_2\/main_2  macrocell70   9412  10662  485828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \F_6:count_1\/main_1
Capture Clock  : \F_6:count_1\/clock_0
Path slack     : 485828p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10662
-------------------------------------   ----- 
End-of-path arrival time (ps)           10662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  472124  RISE       1
\F_6:count_1\/main_1  macrocell71   9412  10662  485828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_7\/main_2
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 485828p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10662
-------------------------------------   ----- 
End-of-path arrival time (ps)           10662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q             macrocell72   1250   1250  472124  RISE       1
\G_Sharp_6:count_7\/main_2  macrocell89   9412  10662  485828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \E_6:count_10\/main_0
Capture Clock  : \E_6:count_10\/clock_0
Path slack     : 486234p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10256
-------------------------------------   ----- 
End-of-path arrival time (ps)           10256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\E_6:count_10\/main_0         macrocell129   9006  10256  486234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \E_6:count_8\/main_0
Capture Clock  : \E_6:count_8\/clock_0
Path slack     : 486234p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10256
-------------------------------------   ----- 
End-of-path arrival time (ps)           10256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\E_6:count_8\/main_0          macrocell131   9006  10256  486234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_4\/main_0
Capture Clock  : \F_Sharp_6:count_4\/clock_0
Path slack     : 486262p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10228
-------------------------------------   ----- 
End-of-path arrival time (ps)           10228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_Sharp_6:count_4\/main_0    macrocell55   8978  10228  486262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_3\/main_0
Capture Clock  : \F_Sharp_6:count_3\/clock_0
Path slack     : 486262p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10228
-------------------------------------   ----- 
End-of-path arrival time (ps)           10228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_Sharp_6:count_3\/main_0    macrocell56   8978  10228  486262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \A_6:count_3\/main_3
Capture Clock  : \A_6:count_3\/clock_0
Path slack     : 486305p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10185
-------------------------------------   ----- 
End-of-path arrival time (ps)           10185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  472124  RISE       1
\A_6:count_3\/main_3  macrocell104   8935  10185  486305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_3\/clock_0                                      macrocell104        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_Sharp_6:count_6\/main_1
Capture Clock  : \G_Sharp_6:count_6\/clock_0
Path slack     : 486314p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10176
-------------------------------------   ----- 
End-of-path arrival time (ps)           10176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q             macrocell71   1250   1250  474456  RISE       1
\G_Sharp_6:count_6\/main_1  macrocell90   8926  10176  486314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_Sharp_6:count_3\/main_1
Capture Clock  : \G_Sharp_6:count_3\/clock_0
Path slack     : 486314p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10176
-------------------------------------   ----- 
End-of-path arrival time (ps)           10176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q             macrocell71   1250   1250  474456  RISE       1
\G_Sharp_6:count_3\/main_1  macrocell93   8926  10176  486314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_Sharp_6:count_5\/main_1
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 486337p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10153
-------------------------------------   ----- 
End-of-path arrival time (ps)           10153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q             macrocell71   1250   1250  474456  RISE       1
\G_Sharp_6:count_5\/main_1  macrocell91   8903  10153  486337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_Sharp_6:count_4\/main_1
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 486337p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10153
-------------------------------------   ----- 
End-of-path arrival time (ps)           10153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q             macrocell71   1250   1250  474456  RISE       1
\G_Sharp_6:count_4\/main_1  macrocell92   8903  10153  486337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_Sharp_6:count_2\/main_1
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 486337p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10153
-------------------------------------   ----- 
End-of-path arrival time (ps)           10153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q             macrocell71   1250   1250  474456  RISE       1
\G_Sharp_6:count_2\/main_1  macrocell94   8903  10153  486337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \F_6:count_3\/main_9
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 486384p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10106
-------------------------------------   ----- 
End-of-path arrival time (ps)           10106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70   1250   1250  479412  RISE       1
\F_6:count_3\/main_9  macrocell69   8856  10106  486384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_6:count_3\/main_0
Capture Clock  : \A_6:count_3\/clock_0
Path slack     : 486443p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10047
-------------------------------------   ----- 
End-of-path arrival time (ps)           10047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\A_6:count_3\/main_0          macrocell104   8797  10047  486443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_3\/clock_0                                      macrocell104        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \A_6:count_5\/main_2
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 486453p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10037
-------------------------------------   ----- 
End-of-path arrival time (ps)           10037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  474456  RISE       1
\A_6:count_5\/main_2  macrocell102   8787  10037  486453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \A_6:count_4\/main_2
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 486453p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10037
-------------------------------------   ----- 
End-of-path arrival time (ps)           10037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  474456  RISE       1
\A_6:count_4\/main_2  macrocell103   8787  10037  486453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_10\/main_0
Capture Clock  : \F_6:count_10\/clock_0
Path slack     : 486728p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9762
-------------------------------------   ---- 
End-of-path arrival time (ps)           9762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_6:count_10\/main_0         macrocell62   8512   9762  486728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_10\/clock_0                                     macrocell62         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_9\/main_0
Capture Clock  : \F_6:count_9\/clock_0
Path slack     : 486728p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9762
-------------------------------------   ---- 
End-of-path arrival time (ps)           9762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_6:count_9\/main_0          macrocell63   8512   9762  486728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_9\/clock_0                                      macrocell63         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_8\/main_0
Capture Clock  : \F_6:count_8\/clock_0
Path slack     : 486728p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9762
-------------------------------------   ---- 
End-of-path arrival time (ps)           9762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_6:count_8\/main_0          macrocell64   8512   9762  486728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_8\/clock_0                                      macrocell64         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_4\/q
Path End       : \F_Sharp_6:count_6\/main_7
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 487314p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9176
-------------------------------------   ---- 
End-of-path arrival time (ps)           9176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_4\/q       macrocell55   1250   1250  476131  RISE       1
\F_Sharp_6:count_6\/main_7  macrocell53   7926   9176  487314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_4\/q
Path End       : \F_Sharp_6:count_0\/main_7
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 487314p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9176
-------------------------------------   ---- 
End-of-path arrival time (ps)           9176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_4\/q       macrocell55   1250   1250  476131  RISE       1
\F_Sharp_6:count_0\/main_7  macrocell59   7926   9176  487314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \F_6:count_7\/main_10
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 487354p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9136
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q        macrocell71   1250   1250  474456  RISE       1
\F_6:count_7\/main_10  macrocell65   7886   9136  487354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \F_6:count_6\/main_5
Capture Clock  : \F_6:count_6\/clock_0
Path slack     : 487354p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9136
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  474456  RISE       1
\F_6:count_6\/main_5  macrocell66   7886   9136  487354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \F_6:count_4\/main_10
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 487354p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9136
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q        macrocell71   1250   1250  474456  RISE       1
\F_6:count_4\/main_10  macrocell68   7886   9136  487354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_3\/main_0
Capture Clock  : \A_Sharp_6:count_3\/clock_0
Path slack     : 487418p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9072
-------------------------------------   ---- 
End-of-path arrival time (ps)           9072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\A_Sharp_6:count_3\/main_0    macrocell114   7822   9072  487418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_2\/main_0
Capture Clock  : \A_Sharp_6:count_2\/clock_0
Path slack     : 487418p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9072
-------------------------------------   ---- 
End-of-path arrival time (ps)           9072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\A_Sharp_6:count_2\/main_0    macrocell115   7822   9072  487418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_1\/main_0
Capture Clock  : \A_Sharp_6:count_1\/clock_0
Path slack     : 487418p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9072
-------------------------------------   ---- 
End-of-path arrival time (ps)           9072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\A_Sharp_6:count_1\/main_0    macrocell116   7822   9072  487418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_5\/main_0
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 487436p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9054
-------------------------------------   ---- 
End-of-path arrival time (ps)           9054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\A_Sharp_6:count_5\/main_0    macrocell112   7804   9054  487436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_4\/main_0
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 487436p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9054
-------------------------------------   ---- 
End-of-path arrival time (ps)           9054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\A_Sharp_6:count_4\/main_0    macrocell113   7804   9054  487436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_0\/main_0
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 487436p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9054
-------------------------------------   ---- 
End-of-path arrival time (ps)           9054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\A_Sharp_6:count_0\/main_0    macrocell117   7804   9054  487436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_3\/q
Path End       : \F_6:count_7\/main_8
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 487462p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9028
-------------------------------------   ---- 
End-of-path arrival time (ps)           9028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_3\/q       macrocell69   1250   1250  475036  RISE       1
\F_6:count_7\/main_8  macrocell65   7778   9028  487462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_3\/q
Path End       : \F_6:count_6\/main_3
Capture Clock  : \F_6:count_6\/clock_0
Path slack     : 487462p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9028
-------------------------------------   ---- 
End-of-path arrival time (ps)           9028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_3\/q       macrocell69   1250   1250  475036  RISE       1
\F_6:count_6\/main_3  macrocell66   7778   9028  487462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_3\/q
Path End       : \F_6:count_4\/main_8
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 487462p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9028
-------------------------------------   ---- 
End-of-path arrival time (ps)           9028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_3\/q       macrocell69   1250   1250  475036  RISE       1
\F_6:count_4\/main_8  macrocell68   7778   9028  487462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \A_6:count_7\/main_3
Capture Clock  : \A_6:count_7\/clock_0
Path slack     : 487463p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9027
-------------------------------------   ---- 
End-of-path arrival time (ps)           9027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  472124  RISE       1
\A_6:count_7\/main_3  macrocell100   7777   9027  487463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \A_6:count_6\/main_3
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 487463p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9027
-------------------------------------   ---- 
End-of-path arrival time (ps)           9027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  472124  RISE       1
\A_6:count_6\/main_3  macrocell101   7777   9027  487463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_3\/q
Path End       : \F_6:count_5\/main_2
Capture Clock  : \F_6:count_5\/clock_0
Path slack     : 487470p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9020
-------------------------------------   ---- 
End-of-path arrival time (ps)           9020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_3\/q       macrocell69   1250   1250  475036  RISE       1
\F_6:count_5\/main_2  macrocell67   7770   9020  487470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_7\/q
Path End       : \G_Sharp_6:count_5\/main_6
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 487473p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9017
-------------------------------------   ---- 
End-of-path arrival time (ps)           9017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_7\/q       macrocell89   1250   1250  475268  RISE       1
\G_Sharp_6:count_5\/main_6  macrocell91   7767   9017  487473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_7\/q
Path End       : \G_Sharp_6:count_4\/main_6
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 487473p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9017
-------------------------------------   ---- 
End-of-path arrival time (ps)           9017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_7\/q       macrocell89   1250   1250  475268  RISE       1
\G_Sharp_6:count_4\/main_6  macrocell92   7767   9017  487473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_7\/q
Path End       : \G_Sharp_6:count_2\/main_6
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 487473p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9017
-------------------------------------   ---- 
End-of-path arrival time (ps)           9017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_7\/q       macrocell89   1250   1250  475268  RISE       1
\G_Sharp_6:count_2\/main_6  macrocell94   7767   9017  487473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_8\/q
Path End       : \F_6:count_3\/main_3
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 487724p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8766
-------------------------------------   ---- 
End-of-path arrival time (ps)           8766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_8\/clock_0                                      macrocell64         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_8\/q       macrocell64   1250   1250  483742  RISE       1
\F_6:count_3\/main_3  macrocell69   7516   8766  487724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_4\/q
Path End       : \G_Sharp_6:count_7\/main_9
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 487733p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8757
-------------------------------------   ---- 
End-of-path arrival time (ps)           8757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_4\/q       macrocell92   1250   1250  478303  RISE       1
\G_Sharp_6:count_7\/main_9  macrocell89   7507   8757  487733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_6:count_6\/main_2
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 487738p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8752
-------------------------------------   ---- 
End-of-path arrival time (ps)           8752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  472124  RISE       1
\G_6:count_6\/main_2  macrocell79   7502   8752  487738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_6:count_4\/main_2
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 487738p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8752
-------------------------------------   ---- 
End-of-path arrival time (ps)           8752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  472124  RISE       1
\G_6:count_4\/main_2  macrocell81   7502   8752  487738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_6:count_3\/main_2
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 487738p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8752
-------------------------------------   ---- 
End-of-path arrival time (ps)           8752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  472124  RISE       1
\G_6:count_3\/main_2  macrocell82   7502   8752  487738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_6:count_2\/main_2
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 487738p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8752
-------------------------------------   ---- 
End-of-path arrival time (ps)           8752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  472124  RISE       1
\G_6:count_2\/main_2  macrocell83   7502   8752  487738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_8\/q
Path End       : \G_Sharp_6:count_7\/main_5
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 487755p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8735
-------------------------------------   ---- 
End-of-path arrival time (ps)           8735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_8\/q       macrocell88   1250   1250  483152  RISE       1
\G_Sharp_6:count_7\/main_5  macrocell89   7485   8735  487755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_5\/q
Path End       : \E_6:count_7\/main_6
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 487791p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8699
-------------------------------------   ---- 
End-of-path arrival time (ps)           8699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_5\/q       macrocell134   1250   1250  479505  RISE       1
\E_6:count_7\/main_6  macrocell132   7449   8699  487791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_5\/q
Path End       : \E_6:count_6\/main_6
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 487791p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8699
-------------------------------------   ---- 
End-of-path arrival time (ps)           8699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_5\/q       macrocell134   1250   1250  479505  RISE       1
\E_6:count_6\/main_6  macrocell133   7449   8699  487791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_5\/q
Path End       : \E_6:count_3\/main_6
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 487791p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8699
-------------------------------------   ---- 
End-of-path arrival time (ps)           8699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_5\/q       macrocell134   1250   1250  479505  RISE       1
\E_6:count_3\/main_6  macrocell136   7449   8699  487791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_7\/q
Path End       : \F_6:count_3\/main_4
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 487813p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8677
-------------------------------------   ---- 
End-of-path arrival time (ps)           8677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_7\/q       macrocell65   1250   1250  478801  RISE       1
\F_6:count_3\/main_4  macrocell69   7427   8677  487813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_9\/q
Path End       : \G_6:count_6\/main_4
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 487854p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_9\/q       macrocell76   1250   1250  476760  RISE       1
\G_6:count_6\/main_4  macrocell79   7386   8636  487854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_9\/q
Path End       : \G_6:count_4\/main_4
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 487854p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_9\/q       macrocell76   1250   1250  476760  RISE       1
\G_6:count_4\/main_4  macrocell81   7386   8636  487854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_9\/q
Path End       : \G_6:count_3\/main_4
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 487854p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_9\/q       macrocell76   1250   1250  476760  RISE       1
\G_6:count_3\/main_4  macrocell82   7386   8636  487854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_9\/q
Path End       : \G_6:count_2\/main_4
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 487854p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_9\/q       macrocell76   1250   1250  476760  RISE       1
\G_6:count_2\/main_4  macrocell83   7386   8636  487854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_8\/q
Path End       : \G_6:count_10\/main_2
Capture Clock  : \G_6:count_10\/clock_0
Path slack     : 487876p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8614
-------------------------------------   ---- 
End-of-path arrival time (ps)           8614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_8\/q        macrocell77   1250   1250  481024  RISE       1
\G_6:count_10\/main_2  macrocell75   7364   8614  487876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_8\/q
Path End       : \G_6:count_9\/main_1
Capture Clock  : \G_6:count_9\/clock_0
Path slack     : 487876p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8614
-------------------------------------   ---- 
End-of-path arrival time (ps)           8614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_8\/q       macrocell77   1250   1250  481024  RISE       1
\G_6:count_9\/main_1  macrocell76   7364   8614  487876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_10\/q
Path End       : \G_6:count_6\/main_3
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 487913p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8577
-------------------------------------   ---- 
End-of-path arrival time (ps)           8577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_10\/q      macrocell75   1250   1250  476761  RISE       1
\G_6:count_6\/main_3  macrocell79   7327   8577  487913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_10\/q
Path End       : \G_6:count_4\/main_3
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 487913p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8577
-------------------------------------   ---- 
End-of-path arrival time (ps)           8577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_10\/q      macrocell75   1250   1250  476761  RISE       1
\G_6:count_4\/main_3  macrocell81   7327   8577  487913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_10\/q
Path End       : \G_6:count_3\/main_3
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 487913p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8577
-------------------------------------   ---- 
End-of-path arrival time (ps)           8577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_10\/q      macrocell75   1250   1250  476761  RISE       1
\G_6:count_3\/main_3  macrocell82   7327   8577  487913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_10\/q
Path End       : \G_6:count_2\/main_3
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 487913p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8577
-------------------------------------   ---- 
End-of-path arrival time (ps)           8577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_10\/q      macrocell75   1250   1250  476761  RISE       1
\G_6:count_2\/main_3  macrocell83   7327   8577  487913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_9\/q
Path End       : \G_Sharp_6:count_7\/main_4
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 487937p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_9\/q       macrocell87   1250   1250  476976  RISE       1
\G_Sharp_6:count_7\/main_4  macrocell89   7303   8553  487937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_4\/q
Path End       : \F_6:count_3\/main_7
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 487968p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8522
-------------------------------------   ---- 
End-of-path arrival time (ps)           8522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_4\/q       macrocell68   1250   1250  478662  RISE       1
\F_6:count_3\/main_7  macrocell69   7272   8522  487968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_9\/q
Path End       : \F_6:count_3\/main_2
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 487974p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8516
-------------------------------------   ---- 
End-of-path arrival time (ps)           8516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_9\/clock_0                                      macrocell63         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_9\/q       macrocell63   1250   1250  479700  RISE       1
\F_6:count_3\/main_2  macrocell69   7266   8516  487974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_8\/q
Path End       : \E_6:count_7\/main_3
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 488037p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_8\/q       macrocell131   1250   1250  482331  RISE       1
\E_6:count_7\/main_3  macrocell132   7203   8453  488037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_8\/q
Path End       : \E_6:count_6\/main_3
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 488037p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_8\/q       macrocell131   1250   1250  482331  RISE       1
\E_6:count_6\/main_3  macrocell133   7203   8453  488037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_8\/q
Path End       : \E_6:count_3\/main_3
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 488037p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_8\/q       macrocell131   1250   1250  482331  RISE       1
\E_6:count_3\/main_3  macrocell136   7203   8453  488037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \A_6:count_5\/main_1
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 488055p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8435
-------------------------------------   ---- 
End-of-path arrival time (ps)           8435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70    1250   1250  479412  RISE       1
\A_6:count_5\/main_1  macrocell102   7185   8435  488055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \A_6:count_4\/main_1
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 488055p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8435
-------------------------------------   ---- 
End-of-path arrival time (ps)           8435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70    1250   1250  479412  RISE       1
\A_6:count_4\/main_1  macrocell103   7185   8435  488055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_2\/main_0
Capture Clock  : \F_6:count_2\/clock_0
Path slack     : 488163p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8327
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_6:count_2\/main_0          macrocell70   7077   8327  488163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_1\/main_0
Capture Clock  : \F_6:count_1\/clock_0
Path slack     : 488163p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8327
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_6:count_1\/main_0          macrocell71   7077   8327  488163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_7\/main_0
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 488163p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8327
-------------------------------------   ---- 
End-of-path arrival time (ps)           8327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_Sharp_6:count_7\/main_0    macrocell89   7077   8327  488163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_0\/main_0
Capture Clock  : \F_6:count_0\/clock_0
Path slack     : 488174p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\F_6:count_0\/main_0          macrocell72   7066   8316  488174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_6:count_10\/main_0
Capture Clock  : \A_6:count_10\/clock_0
Path slack     : 488174p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\A_6:count_10\/main_0         macrocell97   7066   8316  488174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_10\/clock_0                                     macrocell97         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_6:count_9\/main_0
Capture Clock  : \A_6:count_9\/clock_0
Path slack     : 488174p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\A_6:count_9\/main_0          macrocell98   7066   8316  488174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_9\/clock_0                                      macrocell98         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_6:count_8\/main_0
Capture Clock  : \A_6:count_8\/clock_0
Path slack     : 488174p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\A_6:count_8\/main_0          macrocell99   7066   8316  488174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_8\/clock_0                                      macrocell99         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_6:count_7\/main_0
Capture Clock  : \A_6:count_7\/clock_0
Path slack     : 488179p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8311
-------------------------------------   ---- 
End-of-path arrival time (ps)           8311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\A_6:count_7\/main_0          macrocell100   7061   8311  488179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_6:count_6\/main_0
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 488179p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8311
-------------------------------------   ---- 
End-of-path arrival time (ps)           8311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\A_6:count_6\/main_0          macrocell101   7061   8311  488179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_5\/q
Path End       : \F_6:count_3\/main_6
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 488187p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8303
-------------------------------------   ---- 
End-of-path arrival time (ps)           8303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_5\/q       macrocell67   1250   1250  478464  RISE       1
\F_6:count_3\/main_6  macrocell69   7053   8303  488187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_6\/q
Path End       : \F_6:count_3\/main_5
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 488193p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_6\/q       macrocell66   1250   1250  479270  RISE       1
\F_6:count_3\/main_5  macrocell69   7047   8297  488193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_2\/q
Path End       : \G_Sharp_6:count_7\/main_11
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 488278p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8212
-------------------------------------   ---- 
End-of-path arrival time (ps)           8212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_2\/q        macrocell94   1250   1250  478819  RISE       1
\G_Sharp_6:count_7\/main_11  macrocell89   6962   8212  488278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_6\/q
Path End       : \G_Sharp_6:count_7\/main_7
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 488281p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_6\/q       macrocell90   1250   1250  478996  RISE       1
\G_Sharp_6:count_7\/main_7  macrocell89   6959   8209  488281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_4\/q
Path End       : \F_Sharp_6:count_7\/main_3
Capture Clock  : \F_Sharp_6:count_7\/clock_0
Path slack     : 488301p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8189
-------------------------------------   ---- 
End-of-path arrival time (ps)           8189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_4\/q       macrocell55   1250   1250  476131  RISE       1
\F_Sharp_6:count_7\/main_3  macrocell52   6939   8189  488301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_4\/q
Path End       : \F_Sharp_6:count_5\/main_1
Capture Clock  : \F_Sharp_6:count_5\/clock_0
Path slack     : 488301p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8189
-------------------------------------   ---- 
End-of-path arrival time (ps)           8189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_4\/q       macrocell55   1250   1250  476131  RISE       1
\F_Sharp_6:count_5\/main_1  macrocell54   6939   8189  488301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_4\/q
Path End       : \F_Sharp_6:count_2\/main_7
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 488301p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8189
-------------------------------------   ---- 
End-of-path arrival time (ps)           8189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_4\/q       macrocell55   1250   1250  476131  RISE       1
\F_Sharp_6:count_2\/main_7  macrocell57   6939   8189  488301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_4\/q
Path End       : \F_Sharp_6:count_1\/main_7
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 488301p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8189
-------------------------------------   ---- 
End-of-path arrival time (ps)           8189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_4\/q       macrocell55   1250   1250  476131  RISE       1
\F_Sharp_6:count_1\/main_7  macrocell58   6939   8189  488301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_5\/q
Path End       : \G_Sharp_6:count_7\/main_8
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 488315p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8175
-------------------------------------   ---- 
End-of-path arrival time (ps)           8175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_5\/q       macrocell91   1250   1250  478894  RISE       1
\G_Sharp_6:count_7\/main_8  macrocell89   6925   8175  488315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_3\/q
Path End       : \G_Sharp_6:count_7\/main_10
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 488361p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8129
-------------------------------------   ---- 
End-of-path arrival time (ps)           8129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_3\/q        macrocell93   1250   1250  479626  RISE       1
\G_Sharp_6:count_7\/main_10  macrocell89   6879   8129  488361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_10\/q
Path End       : \G_Sharp_6:count_7\/main_3
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 488441p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8049
-------------------------------------   ---- 
End-of-path arrival time (ps)           8049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_10\/q      macrocell86   1250   1250  477016  RISE       1
\G_Sharp_6:count_7\/main_3  macrocell89   6799   8049  488441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_10\/q
Path End       : \F_6:count_3\/main_1
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 488472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8018
-------------------------------------   ---- 
End-of-path arrival time (ps)           8018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_10\/clock_0                                     macrocell62         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_10\/q      macrocell62   1250   1250  480500  RISE       1
\F_6:count_3\/main_1  macrocell69   6768   8018  488472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_6\/main_0
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 488613p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7877
-------------------------------------   ---- 
End-of-path arrival time (ps)           7877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_6:count_6\/main_0          macrocell79   6627   7877  488613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_4\/main_0
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 488613p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7877
-------------------------------------   ---- 
End-of-path arrival time (ps)           7877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_6:count_4\/main_0          macrocell81   6627   7877  488613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_3\/main_0
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 488613p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7877
-------------------------------------   ---- 
End-of-path arrival time (ps)           7877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_6:count_3\/main_0          macrocell82   6627   7877  488613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_2\/main_0
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 488613p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7877
-------------------------------------   ---- 
End-of-path arrival time (ps)           7877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_6:count_2\/main_0          macrocell83   6627   7877  488613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_9\/q
Path End       : \G_6:count_7\/main_4
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 488655p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7835
-------------------------------------   ---- 
End-of-path arrival time (ps)           7835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_9\/q       macrocell76   1250   1250  476760  RISE       1
\G_6:count_7\/main_4  macrocell78   6585   7835  488655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_9\/q
Path End       : \G_6:count_5\/main_4
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 488655p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7835
-------------------------------------   ---- 
End-of-path arrival time (ps)           7835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_9\/q       macrocell76   1250   1250  476760  RISE       1
\G_6:count_5\/main_4  macrocell80   6585   7835  488655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_10\/q
Path End       : \G_6:count_7\/main_3
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 488655p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7835
-------------------------------------   ---- 
End-of-path arrival time (ps)           7835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_10\/q      macrocell75   1250   1250  476761  RISE       1
\G_6:count_7\/main_3  macrocell78   6585   7835  488655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_10\/q
Path End       : \G_6:count_5\/main_3
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 488655p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7835
-------------------------------------   ---- 
End-of-path arrival time (ps)           7835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_10\/q      macrocell75   1250   1250  476761  RISE       1
\G_6:count_5\/main_3  macrocell80   6585   7835  488655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \F_6:count_5\/main_4
Capture Clock  : \F_6:count_5\/clock_0
Path slack     : 488719p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7771
-------------------------------------   ---- 
End-of-path arrival time (ps)           7771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  474456  RISE       1
\F_6:count_5\/main_4  macrocell67   6521   7771  488719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_2\/q
Path End       : \E_6:count_7\/main_9
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 488807p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_2\/q       macrocell137   1250   1250  477696  RISE       1
\E_6:count_7\/main_9  macrocell132   6433   7683  488807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_2\/q
Path End       : \E_6:count_6\/main_9
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 488807p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_2\/q       macrocell137   1250   1250  477696  RISE       1
\E_6:count_6\/main_9  macrocell133   6433   7683  488807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_2\/q
Path End       : \E_6:count_3\/main_9
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 488807p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_2\/q       macrocell137   1250   1250  477696  RISE       1
\E_6:count_3\/main_9  macrocell136   6433   7683  488807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_7\/q
Path End       : \E_6:count_5\/main_4
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 488823p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7667
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_7\/q       macrocell132   1250   1250  477699  RISE       1
\E_6:count_5\/main_4  macrocell134   6417   7667  488823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_7\/q
Path End       : \E_6:count_2\/main_4
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 488823p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7667
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_7\/q       macrocell132   1250   1250  477699  RISE       1
\E_6:count_2\/main_4  macrocell137   6417   7667  488823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_7\/q
Path End       : \E_6:count_0\/main_4
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 488823p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7667
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_7\/q       macrocell132   1250   1250  477699  RISE       1
\E_6:count_0\/main_4  macrocell139   6417   7667  488823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_6\/q
Path End       : \E_6:count_5\/main_5
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 488862p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7628
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_6\/q       macrocell133   1250   1250  478548  RISE       1
\E_6:count_5\/main_5  macrocell134   6378   7628  488862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_6\/q
Path End       : \E_6:count_2\/main_5
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 488862p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7628
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_6\/q       macrocell133   1250   1250  478548  RISE       1
\E_6:count_2\/main_5  macrocell137   6378   7628  488862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_6\/q
Path End       : \E_6:count_0\/main_5
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 488862p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7628
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_6\/q       macrocell133   1250   1250  478548  RISE       1
\E_6:count_0\/main_5  macrocell139   6378   7628  488862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \A_6:count_3\/main_2
Capture Clock  : \A_6:count_3\/clock_0
Path slack     : 488921p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  474456  RISE       1
\A_6:count_3\/main_2  macrocell104   6319   7569  488921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_3\/clock_0                                      macrocell104        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \F_6:count_5\/main_3
Capture Clock  : \F_6:count_5\/clock_0
Path slack     : 488969p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7521
-------------------------------------   ---- 
End-of-path arrival time (ps)           7521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70   1250   1250  479412  RISE       1
\F_6:count_5\/main_3  macrocell67   6271   7521  488969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_4\/q
Path End       : Net_100/main_9
Capture Clock  : Net_100/clock_0
Path slack     : 489149p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7341
-------------------------------------   ---- 
End-of-path arrival time (ps)           7341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\B_6:count_4\/q  macrocell124   1250   1250  485161  RISE       1
Net_100/main_9   macrocell118   6091   7341  489149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_4\/q
Path End       : \B_6:count_7\/main_8
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 489149p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7341
-------------------------------------   ---- 
End-of-path arrival time (ps)           7341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_4\/q       macrocell124   1250   1250  485161  RISE       1
\B_6:count_7\/main_8  macrocell121   6091   7341  489149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_4\/q
Path End       : \B_6:count_4\/main_8
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 489149p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7341
-------------------------------------   ---- 
End-of-path arrival time (ps)           7341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_4\/q       macrocell124   1250   1250  485161  RISE       1
\B_6:count_4\/main_8  macrocell124   6091   7341  489149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_10\/q
Path End       : \E_6:count_7\/main_1
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 489244p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_10\/q      macrocell129   1250   1250  478240  RISE       1
\E_6:count_7\/main_1  macrocell132   5996   7246  489244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_10\/q
Path End       : \E_6:count_6\/main_1
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 489244p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_10\/q      macrocell129   1250   1250  478240  RISE       1
\E_6:count_6\/main_1  macrocell133   5996   7246  489244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_10\/q
Path End       : \E_6:count_3\/main_1
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 489244p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_10\/q      macrocell129   1250   1250  478240  RISE       1
\E_6:count_3\/main_1  macrocell136   5996   7246  489244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_2\/q
Path End       : \E_6:count_4\/main_2
Capture Clock  : \E_6:count_4\/clock_0
Path slack     : 489284p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7206
-------------------------------------   ---- 
End-of-path arrival time (ps)           7206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_2\/q       macrocell137   1250   1250  477696  RISE       1
\E_6:count_4\/main_2  macrocell135   5956   7206  489284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_6\/q
Path End       : \A_6:count_5\/main_8
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 489333p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7157
-------------------------------------   ---- 
End-of-path arrival time (ps)           7157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_6\/q       macrocell101   1250   1250  479214  RISE       1
\A_6:count_5\/main_8  macrocell102   5907   7157  489333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_6\/q
Path End       : \A_6:count_4\/main_8
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 489333p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7157
-------------------------------------   ---- 
End-of-path arrival time (ps)           7157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_6\/q       macrocell101   1250   1250  479214  RISE       1
\A_6:count_4\/main_8  macrocell103   5907   7157  489333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_4\/main_3
Capture Clock  : \E_6:count_4\/clock_0
Path slack     : 489386p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7104
-------------------------------------   ---- 
End-of-path arrival time (ps)           7104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q       macrocell138   1250   1250  478835  RISE       1
\E_6:count_4\/main_3  macrocell135   5854   7104  489386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_9\/q
Path End       : \B_6:count_6\/main_3
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 489422p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7068
-------------------------------------   ---- 
End-of-path arrival time (ps)           7068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_9\/q       macrocell119   1250   1250  489422  RISE       1
\B_6:count_6\/main_3  macrocell122   5818   7068  489422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_9\/q
Path End       : \B_6:count_2\/main_3
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 489422p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7068
-------------------------------------   ---- 
End-of-path arrival time (ps)           7068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_9\/q       macrocell119   1250   1250  489422  RISE       1
\B_6:count_2\/main_3  macrocell126   5818   7068  489422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_7\/main_0
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 489441p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7049
-------------------------------------   ---- 
End-of-path arrival time (ps)           7049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_6:count_7\/main_0          macrocell78   5799   7049  489441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_5\/main_0
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 489441p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7049
-------------------------------------   ---- 
End-of-path arrival time (ps)           7049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_6:count_5\/main_0          macrocell80   5799   7049  489441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_8\/main_0
Capture Clock  : \G_6:count_8\/clock_0
Path slack     : 489443p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7047
-------------------------------------   ---- 
End-of-path arrival time (ps)           7047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  477466  RISE       1
\G_6:count_8\/main_0          macrocell77   5797   7047  489443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_10\/main_0
Capture Clock  : \A_Sharp_6:count_10\/clock_0
Path slack     : 489443p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7047
-------------------------------------   ---- 
End-of-path arrival time (ps)           7047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\A_Sharp_6:count_10\/main_0   macrocell107   5797   7047  489443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_9\/main_0
Capture Clock  : \A_Sharp_6:count_9\/clock_0
Path slack     : 489443p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7047
-------------------------------------   ---- 
End-of-path arrival time (ps)           7047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\A_Sharp_6:count_9\/main_0    macrocell108   5797   7047  489443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_9\/clock_0                                macrocell108        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_8\/main_0
Capture Clock  : \A_Sharp_6:count_8\/clock_0
Path slack     : 489443p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7047
-------------------------------------   ---- 
End-of-path arrival time (ps)           7047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\A_Sharp_6:count_8\/main_0    macrocell109   5797   7047  489443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_8\/clock_0                                macrocell109        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_4\/q
Path End       : \G_Sharp_6:count_5\/main_9
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 489524p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6966
-------------------------------------   ---- 
End-of-path arrival time (ps)           6966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_4\/q       macrocell92   1250   1250  478303  RISE       1
\G_Sharp_6:count_5\/main_9  macrocell91   5716   6966  489524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_4\/q
Path End       : \G_Sharp_6:count_4\/main_9
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 489524p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6966
-------------------------------------   ---- 
End-of-path arrival time (ps)           6966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_4\/q       macrocell92   1250   1250  478303  RISE       1
\G_Sharp_6:count_4\/main_9  macrocell92   5716   6966  489524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_4\/q
Path End       : \G_Sharp_6:count_2\/main_9
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 489524p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6966
-------------------------------------   ---- 
End-of-path arrival time (ps)           6966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_4\/q       macrocell92   1250   1250  478303  RISE       1
\G_Sharp_6:count_2\/main_9  macrocell94   5716   6966  489524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_7\/main_0
Capture Clock  : \A_Sharp_6:count_7\/clock_0
Path slack     : 489554p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6936
-------------------------------------   ---- 
End-of-path arrival time (ps)           6936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\A_Sharp_6:count_7\/main_0    macrocell110   5686   6936  489554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_6\/main_0
Capture Clock  : \A_Sharp_6:count_6\/clock_0
Path slack     : 489554p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6936
-------------------------------------   ---- 
End-of-path arrival time (ps)           6936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  477466  RISE       1
\A_Sharp_6:count_6\/main_0    macrocell111   5686   6936  489554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_9\/q
Path End       : \E_6:count_10\/main_1
Capture Clock  : \E_6:count_10\/clock_0
Path slack     : 489556p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_9\/q        macrocell130   1250   1250  479763  RISE       1
\E_6:count_10\/main_1  macrocell129   5684   6934  489556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_8\/q
Path End       : \G_Sharp_6:count_10\/main_2
Capture Clock  : \G_Sharp_6:count_10\/clock_0
Path slack     : 489573p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6917
-------------------------------------   ---- 
End-of-path arrival time (ps)           6917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_8\/q        macrocell88   1250   1250  483152  RISE       1
\G_Sharp_6:count_10\/main_2  macrocell86   5667   6917  489573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_8\/q
Path End       : \G_Sharp_6:count_9\/main_1
Capture Clock  : \G_Sharp_6:count_9\/clock_0
Path slack     : 489573p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6917
-------------------------------------   ---- 
End-of-path arrival time (ps)           6917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_8\/q       macrocell88   1250   1250  483152  RISE       1
\G_Sharp_6:count_9\/main_1  macrocell87   5667   6917  489573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_6:count_7\/main_1
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 489575p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6915
-------------------------------------   ---- 
End-of-path arrival time (ps)           6915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  474456  RISE       1
\G_6:count_7\/main_1  macrocell78   5665   6915  489575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_6:count_5\/main_1
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 489575p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6915
-------------------------------------   ---- 
End-of-path arrival time (ps)           6915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  474456  RISE       1
\G_6:count_5\/main_1  macrocell80   5665   6915  489575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_7\/q
Path End       : \G_Sharp_6:count_7\/main_6
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 489704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6786
-------------------------------------   ---- 
End-of-path arrival time (ps)           6786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_7\/q       macrocell89   1250   1250  475268  RISE       1
\G_Sharp_6:count_7\/main_6  macrocell89   5536   6786  489704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \F_6:count_7\/main_9
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 489711p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6779
-------------------------------------   ---- 
End-of-path arrival time (ps)           6779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70   1250   1250  479412  RISE       1
\F_6:count_7\/main_9  macrocell65   5529   6779  489711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \F_6:count_6\/main_4
Capture Clock  : \F_6:count_6\/clock_0
Path slack     : 489711p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6779
-------------------------------------   ---- 
End-of-path arrival time (ps)           6779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70   1250   1250  479412  RISE       1
\F_6:count_6\/main_4  macrocell66   5529   6779  489711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \F_6:count_4\/main_9
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 489711p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6779
-------------------------------------   ---- 
End-of-path arrival time (ps)           6779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70   1250   1250  479412  RISE       1
\F_6:count_4\/main_9  macrocell68   5529   6779  489711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_10\/q
Path End       : \A_6:count_5\/main_4
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 489748p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6742
-------------------------------------   ---- 
End-of-path arrival time (ps)           6742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_10\/clock_0                                     macrocell97         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_10\/q      macrocell97    1250   1250  477629  RISE       1
\A_6:count_5\/main_4  macrocell102   5492   6742  489748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_10\/q
Path End       : \A_6:count_4\/main_4
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 489748p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6742
-------------------------------------   ---- 
End-of-path arrival time (ps)           6742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_10\/clock_0                                     macrocell97         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_10\/q      macrocell97    1250   1250  477629  RISE       1
\A_6:count_4\/main_4  macrocell103   5492   6742  489748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_5\/q
Path End       : \G_6:count_6\/main_8
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 489798p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_5\/q       macrocell80   1250   1250  477950  RISE       1
\G_6:count_6\/main_8  macrocell79   5442   6692  489798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_5\/q
Path End       : \G_6:count_4\/main_8
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 489798p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_5\/q       macrocell80   1250   1250  477950  RISE       1
\G_6:count_4\/main_8  macrocell81   5442   6692  489798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_5\/q
Path End       : \G_6:count_3\/main_8
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 489798p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_5\/q       macrocell80   1250   1250  477950  RISE       1
\G_6:count_3\/main_8  macrocell82   5442   6692  489798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_5\/q
Path End       : \G_6:count_2\/main_8
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 489798p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_5\/q       macrocell80   1250   1250  477950  RISE       1
\G_6:count_2\/main_8  macrocell83   5442   6692  489798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_5\/q
Path End       : \A_6:count_7\/main_5
Capture Clock  : \A_6:count_7\/clock_0
Path slack     : 489912p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6578
-------------------------------------   ---- 
End-of-path arrival time (ps)           6578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_5\/q       macrocell102   1250   1250  477053  RISE       1
\A_6:count_7\/main_5  macrocell100   5328   6578  489912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_5\/q
Path End       : \A_6:count_6\/main_9
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 489912p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6578
-------------------------------------   ---- 
End-of-path arrival time (ps)           6578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_5\/q       macrocell102   1250   1250  477053  RISE       1
\A_6:count_6\/main_9  macrocell101   5328   6578  489912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_8\/q
Path End       : \F_6:count_7\/main_3
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 489947p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_8\/clock_0                                      macrocell64         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_8\/q       macrocell64   1250   1250  483742  RISE       1
\F_6:count_7\/main_3  macrocell65   5293   6543  489947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_8\/q
Path End       : \F_6:count_4\/main_3
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 489947p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_8\/clock_0                                      macrocell64         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_8\/q       macrocell64   1250   1250  483742  RISE       1
\F_6:count_4\/main_3  macrocell68   5293   6543  489947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_3\/q
Path End       : \A_6:count_7\/main_7
Capture Clock  : \A_6:count_7\/clock_0
Path slack     : 490011p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_3\/clock_0                                      macrocell104        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_3\/q       macrocell104   1250   1250  477152  RISE       1
\A_6:count_7\/main_7  macrocell100   5229   6479  490011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_3\/q
Path End       : \A_6:count_6\/main_11
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 490011p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_3\/clock_0                                      macrocell104        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_3\/q        macrocell104   1250   1250  477152  RISE       1
\A_6:count_6\/main_11  macrocell101   5229   6479  490011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_5\/main_10
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 490062p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6428
-------------------------------------   ---- 
End-of-path arrival time (ps)           6428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q        macrocell138   1250   1250  478835  RISE       1
\E_6:count_5\/main_10  macrocell134   5178   6428  490062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_2\/main_10
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 490062p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6428
-------------------------------------   ---- 
End-of-path arrival time (ps)           6428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q        macrocell138   1250   1250  478835  RISE       1
\E_6:count_2\/main_10  macrocell137   5178   6428  490062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_0\/main_10
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 490062p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6428
-------------------------------------   ---- 
End-of-path arrival time (ps)           6428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q        macrocell138   1250   1250  478835  RISE       1
\E_6:count_0\/main_10  macrocell139   5178   6428  490062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_4\/q
Path End       : \G_Sharp_6:count_6\/main_4
Capture Clock  : \G_Sharp_6:count_6\/clock_0
Path slack     : 490078p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_4\/q       macrocell92   1250   1250  478303  RISE       1
\G_Sharp_6:count_6\/main_4  macrocell90   5162   6412  490078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_9\/q
Path End       : \B_6:count_9\/main_3
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 490163p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_9\/q       macrocell119   1250   1250  489422  RISE       1
\B_6:count_9\/main_3  macrocell119   5077   6327  490163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_9\/q
Path End       : \B_6:count_8\/main_3
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 490163p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_9\/q       macrocell119   1250   1250  489422  RISE       1
\B_6:count_8\/main_3  macrocell120   5077   6327  490163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_9\/q
Path End       : \B_6:count_5\/main_3
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 490163p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_9\/q       macrocell119   1250   1250  489422  RISE       1
\B_6:count_5\/main_3  macrocell123   5077   6327  490163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_8\/q
Path End       : \G_6:count_6\/main_5
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 490353p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_8\/q       macrocell77   1250   1250  481024  RISE       1
\G_6:count_6\/main_5  macrocell79   4887   6137  490353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_8\/q
Path End       : \G_6:count_4\/main_5
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 490353p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_8\/q       macrocell77   1250   1250  481024  RISE       1
\G_6:count_4\/main_5  macrocell81   4887   6137  490353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_8\/q
Path End       : \G_6:count_3\/main_5
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 490353p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_8\/q       macrocell77   1250   1250  481024  RISE       1
\G_6:count_3\/main_5  macrocell82   4887   6137  490353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_8\/q
Path End       : \G_6:count_2\/main_5
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 490353p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_8\/q       macrocell77   1250   1250  481024  RISE       1
\G_6:count_2\/main_5  macrocell83   4887   6137  490353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_4\/q
Path End       : \A_6:count_7\/main_6
Capture Clock  : \A_6:count_7\/clock_0
Path slack     : 490406p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_4\/q       macrocell103   1250   1250  477547  RISE       1
\A_6:count_7\/main_6  macrocell100   4834   6084  490406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_4\/q
Path End       : \A_6:count_6\/main_10
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 490406p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_4\/q        macrocell103   1250   1250  477547  RISE       1
\A_6:count_6\/main_10  macrocell101   4834   6084  490406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_5\/q
Path End       : \B_6:count_6\/main_7
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 490431p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6059
-------------------------------------   ---- 
End-of-path arrival time (ps)           6059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_5\/q       macrocell123   1250   1250  486080  RISE       1
\B_6:count_6\/main_7  macrocell122   4809   6059  490431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_5\/q
Path End       : \B_6:count_2\/main_7
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 490431p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6059
-------------------------------------   ---- 
End-of-path arrival time (ps)           6059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_5\/q       macrocell123   1250   1250  486080  RISE       1
\B_6:count_2\/main_7  macrocell126   4809   6059  490431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_0\/q
Path End       : \E_6:count_7\/main_11
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 490475p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_0\/q        macrocell139   1250   1250  479446  RISE       1
\E_6:count_7\/main_11  macrocell132   4765   6015  490475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_0\/q
Path End       : \E_6:count_6\/main_11
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 490475p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_0\/q        macrocell139   1250   1250  479446  RISE       1
\E_6:count_6\/main_11  macrocell133   4765   6015  490475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_0\/q
Path End       : \E_6:count_3\/main_11
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 490475p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_0\/q        macrocell139   1250   1250  479446  RISE       1
\E_6:count_3\/main_11  macrocell136   4765   6015  490475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_0\/q
Path End       : \E_6:count_1\/main_1
Capture Clock  : \E_6:count_1\/clock_0
Path slack     : 490475p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_0\/q       macrocell139   1250   1250  479446  RISE       1
\E_6:count_1\/main_1  macrocell138   4765   6015  490475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \F_6:count_2\/main_1
Capture Clock  : \F_6:count_2\/clock_0
Path slack     : 490490p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  474456  RISE       1
\F_6:count_2\/main_1  macrocell70   4750   6000  490490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_Sharp_6:count_7\/main_1
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 490490p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q             macrocell71   1250   1250  474456  RISE       1
\G_Sharp_6:count_7\/main_1  macrocell89   4750   6000  490490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_6:count_6\/main_1
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 490497p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  474456  RISE       1
\G_6:count_6\/main_1  macrocell79   4743   5993  490497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_6:count_4\/main_1
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 490497p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  474456  RISE       1
\G_6:count_4\/main_1  macrocell81   4743   5993  490497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_6:count_3\/main_1
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 490497p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  474456  RISE       1
\G_6:count_3\/main_1  macrocell82   4743   5993  490497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_6:count_2\/main_1
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 490497p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  474456  RISE       1
\G_6:count_2\/main_1  macrocell83   4743   5993  490497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \A_6:count_7\/main_2
Capture Clock  : \A_6:count_7\/clock_0
Path slack     : 490525p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5965
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  474456  RISE       1
\A_6:count_7\/main_2  macrocell100   4715   5965  490525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \A_6:count_6\/main_2
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 490525p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5965
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  474456  RISE       1
\A_6:count_6\/main_2  macrocell101   4715   5965  490525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_9\/q
Path End       : Net_100/main_4
Capture Clock  : Net_100/clock_0
Path slack     : 490554p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\B_6:count_9\/q  macrocell119   1250   1250  489422  RISE       1
Net_100/main_4   macrocell118   4686   5936  490554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_9\/q
Path End       : \B_6:count_7\/main_3
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 490554p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_9\/q       macrocell119   1250   1250  489422  RISE       1
\B_6:count_7\/main_3  macrocell121   4686   5936  490554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_9\/q
Path End       : \B_6:count_4\/main_3
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 490554p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_9\/q       macrocell119   1250   1250  489422  RISE       1
\B_6:count_4\/main_3  macrocell124   4686   5936  490554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_5\/q
Path End       : \F_6:count_7\/main_6
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 490566p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_5\/q       macrocell67   1250   1250  478464  RISE       1
\F_6:count_7\/main_6  macrocell65   4674   5924  490566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_5\/q
Path End       : \F_6:count_6\/main_1
Capture Clock  : \F_6:count_6\/clock_0
Path slack     : 490566p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_5\/q       macrocell67   1250   1250  478464  RISE       1
\F_6:count_6\/main_1  macrocell66   4674   5924  490566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_5\/q
Path End       : \F_6:count_4\/main_6
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 490566p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_5\/q       macrocell67   1250   1250  478464  RISE       1
\F_6:count_4\/main_6  macrocell68   4674   5924  490566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_7\/q
Path End       : Net_100/main_6
Capture Clock  : Net_100/clock_0
Path slack     : 490585p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\B_6:count_7\/q  macrocell121   1250   1250  485255  RISE       1
Net_100/main_6   macrocell118   4655   5905  490585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_7\/q
Path End       : \B_6:count_7\/main_5
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 490585p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_7\/q       macrocell121   1250   1250  485255  RISE       1
\B_6:count_7\/main_5  macrocell121   4655   5905  490585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_7\/q
Path End       : \B_6:count_4\/main_5
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 490585p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_7\/q       macrocell121   1250   1250  485255  RISE       1
\B_6:count_4\/main_5  macrocell124   4655   5905  490585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_7\/q
Path End       : \B_6:count_6\/main_5
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 490589p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_7\/q       macrocell121   1250   1250  485255  RISE       1
\B_6:count_6\/main_5  macrocell122   4651   5901  490589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_7\/q
Path End       : \B_6:count_2\/main_5
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 490589p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_7\/q       macrocell121   1250   1250  485255  RISE       1
\B_6:count_2\/main_5  macrocell126   4651   5901  490589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_8\/q
Path End       : \G_6:count_7\/main_5
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 490601p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_8\/q       macrocell77   1250   1250  481024  RISE       1
\G_6:count_7\/main_5  macrocell78   4639   5889  490601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_8\/q
Path End       : \G_6:count_5\/main_5
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 490601p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_8\/q       macrocell77   1250   1250  481024  RISE       1
\G_6:count_5\/main_5  macrocell80   4639   5889  490601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_4\/q
Path End       : \E_6:count_7\/main_7
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 490612p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5878
-------------------------------------   ---- 
End-of-path arrival time (ps)           5878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_4\/q       macrocell135   1250   1250  479504  RISE       1
\E_6:count_7\/main_7  macrocell132   4628   5878  490612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_4\/q
Path End       : \E_6:count_6\/main_7
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 490612p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5878
-------------------------------------   ---- 
End-of-path arrival time (ps)           5878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_4\/q       macrocell135   1250   1250  479504  RISE       1
\E_6:count_6\/main_7  macrocell133   4628   5878  490612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_4\/q
Path End       : \E_6:count_3\/main_7
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 490612p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5878
-------------------------------------   ---- 
End-of-path arrival time (ps)           5878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_4\/q       macrocell135   1250   1250  479504  RISE       1
\E_6:count_3\/main_7  macrocell136   4628   5878  490612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_7\/q
Path End       : \A_6:count_5\/main_7
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 490624p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_7\/q       macrocell100   1250   1250  479749  RISE       1
\A_6:count_5\/main_7  macrocell102   4616   5866  490624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_7\/q
Path End       : \A_6:count_4\/main_7
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 490624p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_7\/q       macrocell100   1250   1250  479749  RISE       1
\A_6:count_4\/main_7  macrocell103   4616   5866  490624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_9\/q
Path End       : \A_6:count_5\/main_5
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 490632p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_9\/clock_0                                      macrocell98         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_9\/q       macrocell98    1250   1250  478104  RISE       1
\A_6:count_5\/main_5  macrocell102   4608   5858  490632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_9\/q
Path End       : \A_6:count_4\/main_5
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 490632p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_9\/clock_0                                      macrocell98         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_9\/q       macrocell98    1250   1250  478104  RISE       1
\A_6:count_4\/main_5  macrocell103   4608   5858  490632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_3\/q
Path End       : \E_6:count_5\/main_8
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 490640p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_3\/q       macrocell136   1250   1250  479514  RISE       1
\E_6:count_5\/main_8  macrocell134   4600   5850  490640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_3\/q
Path End       : \E_6:count_2\/main_8
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 490640p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_3\/q       macrocell136   1250   1250  479514  RISE       1
\E_6:count_2\/main_8  macrocell137   4600   5850  490640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_3\/q
Path End       : \E_6:count_0\/main_8
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 490640p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_3\/q       macrocell136   1250   1250  479514  RISE       1
\E_6:count_0\/main_8  macrocell139   4600   5850  490640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_4\/q
Path End       : \B_6:count_6\/main_8
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 490644p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5846
-------------------------------------   ---- 
End-of-path arrival time (ps)           5846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_4\/q       macrocell124   1250   1250  485161  RISE       1
\B_6:count_6\/main_8  macrocell122   4596   5846  490644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_4\/q
Path End       : \B_6:count_2\/main_8
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 490644p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5846
-------------------------------------   ---- 
End-of-path arrival time (ps)           5846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_4\/q       macrocell124   1250   1250  485161  RISE       1
\B_6:count_2\/main_8  macrocell126   4596   5846  490644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_3\/q
Path End       : \E_6:count_4\/main_1
Capture Clock  : \E_6:count_4\/clock_0
Path slack     : 490657p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_3\/q       macrocell136   1250   1250  479514  RISE       1
\E_6:count_4\/main_1  macrocell135   4583   5833  490657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_8\/q
Path End       : \A_6:count_5\/main_6
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 490663p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           5827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_8\/clock_0                                      macrocell99         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_8\/q       macrocell99    1250   1250  483807  RISE       1
\A_6:count_5\/main_6  macrocell102   4577   5827  490663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_8\/q
Path End       : \A_6:count_4\/main_6
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 490663p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           5827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_8\/clock_0                                      macrocell99         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_8\/q       macrocell99    1250   1250  483807  RISE       1
\A_6:count_4\/main_6  macrocell103   4577   5827  490663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_3\/q
Path End       : \F_6:count_3\/main_8
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 490689p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_3\/q       macrocell69   1250   1250  475036  RISE       1
\F_6:count_3\/main_8  macrocell69   4551   5801  490689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_7\/q
Path End       : \E_6:count_7\/main_4
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 490766p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_7\/q       macrocell132   1250   1250  477699  RISE       1
\E_6:count_7\/main_4  macrocell132   4474   5724  490766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_7\/q
Path End       : \E_6:count_6\/main_4
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 490766p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_7\/q       macrocell132   1250   1250  477699  RISE       1
\E_6:count_6\/main_4  macrocell133   4474   5724  490766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_7\/q
Path End       : \E_6:count_3\/main_4
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 490766p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_7\/q       macrocell132   1250   1250  477699  RISE       1
\E_6:count_3\/main_4  macrocell136   4474   5724  490766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_8\/q
Path End       : \A_Sharp_6:count_5\/main_3
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 490796p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_8\/clock_0                                macrocell109        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_8\/q       macrocell109   1250   1250  483772  RISE       1
\A_Sharp_6:count_5\/main_3  macrocell112   4444   5694  490796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_8\/q
Path End       : \A_Sharp_6:count_4\/main_3
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 490796p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_8\/clock_0                                macrocell109        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_8\/q       macrocell109   1250   1250  483772  RISE       1
\A_Sharp_6:count_4\/main_3  macrocell113   4444   5694  490796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_8\/q
Path End       : \A_Sharp_6:count_0\/main_3
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 490796p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_8\/clock_0                                macrocell109        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_8\/q       macrocell109   1250   1250  483772  RISE       1
\A_Sharp_6:count_0\/main_3  macrocell117   4444   5694  490796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_2\/q
Path End       : \E_6:count_5\/main_9
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 490808p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5682
-------------------------------------   ---- 
End-of-path arrival time (ps)           5682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_2\/q       macrocell137   1250   1250  477696  RISE       1
\E_6:count_5\/main_9  macrocell134   4432   5682  490808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_2\/q
Path End       : \E_6:count_2\/main_9
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 490808p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5682
-------------------------------------   ---- 
End-of-path arrival time (ps)           5682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_2\/q       macrocell137   1250   1250  477696  RISE       1
\E_6:count_2\/main_9  macrocell137   4432   5682  490808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_2\/q
Path End       : \E_6:count_0\/main_9
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 490808p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5682
-------------------------------------   ---- 
End-of-path arrival time (ps)           5682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_2\/q       macrocell137   1250   1250  477696  RISE       1
\E_6:count_0\/main_9  macrocell139   4432   5682  490808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_4\/q
Path End       : \B_6:count_9\/main_8
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 490818p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_4\/q       macrocell124   1250   1250  485161  RISE       1
\B_6:count_9\/main_8  macrocell119   4422   5672  490818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_4\/q
Path End       : \B_6:count_8\/main_8
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 490818p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_4\/q       macrocell124   1250   1250  485161  RISE       1
\B_6:count_8\/main_8  macrocell120   4422   5672  490818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_4\/q
Path End       : \B_6:count_5\/main_8
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 490818p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_4\/q       macrocell124   1250   1250  485161  RISE       1
\B_6:count_5\/main_8  macrocell123   4422   5672  490818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_9\/q
Path End       : \E_6:count_5\/main_2
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 490865p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_9\/q       macrocell130   1250   1250  479763  RISE       1
\E_6:count_5\/main_2  macrocell134   4375   5625  490865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_9\/q
Path End       : \E_6:count_2\/main_2
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 490865p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_9\/q       macrocell130   1250   1250  479763  RISE       1
\E_6:count_2\/main_2  macrocell137   4375   5625  490865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_9\/q
Path End       : \E_6:count_0\/main_2
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 490865p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_9\/q       macrocell130   1250   1250  479763  RISE       1
\E_6:count_0\/main_2  macrocell139   4375   5625  490865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_5\/q
Path End       : \A_6:count_5\/main_9
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 490899p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_5\/q       macrocell102   1250   1250  477053  RISE       1
\A_6:count_5\/main_9  macrocell102   4341   5591  490899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_5\/q
Path End       : \A_6:count_4\/main_9
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 490899p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_5\/q       macrocell102   1250   1250  477053  RISE       1
\A_6:count_4\/main_9  macrocell103   4341   5591  490899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_7\/q
Path End       : \B_6:count_9\/main_5
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 490912p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_7\/q       macrocell121   1250   1250  485255  RISE       1
\B_6:count_9\/main_5  macrocell119   4328   5578  490912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_7\/q
Path End       : \B_6:count_8\/main_5
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 490912p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_7\/q       macrocell121   1250   1250  485255  RISE       1
\B_6:count_8\/main_5  macrocell120   4328   5578  490912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_7\/q
Path End       : \B_6:count_5\/main_5
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 490912p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_7\/q       macrocell121   1250   1250  485255  RISE       1
\B_6:count_5\/main_5  macrocell123   4328   5578  490912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_9\/q
Path End       : \G_Sharp_6:count_5\/main_4
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 490925p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_9\/q       macrocell87   1250   1250  476976  RISE       1
\G_Sharp_6:count_5\/main_4  macrocell91   4315   5565  490925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_9\/q
Path End       : \G_Sharp_6:count_4\/main_4
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 490925p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_9\/q       macrocell87   1250   1250  476976  RISE       1
\G_Sharp_6:count_4\/main_4  macrocell92   4315   5565  490925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_9\/q
Path End       : \G_Sharp_6:count_2\/main_4
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 490925p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_9\/q       macrocell87   1250   1250  476976  RISE       1
\G_Sharp_6:count_2\/main_4  macrocell94   4315   5565  490925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_9\/q
Path End       : \A_Sharp_6:count_5\/main_2
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 490958p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_9\/clock_0                                macrocell108        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_9\/q       macrocell108   1250   1250  479312  RISE       1
\A_Sharp_6:count_5\/main_2  macrocell112   4282   5532  490958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_9\/q
Path End       : \A_Sharp_6:count_4\/main_2
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 490958p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_9\/clock_0                                macrocell108        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_9\/q       macrocell108   1250   1250  479312  RISE       1
\A_Sharp_6:count_4\/main_2  macrocell113   4282   5532  490958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_9\/q
Path End       : \A_Sharp_6:count_0\/main_2
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 490958p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_9\/clock_0                                macrocell108        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_9\/q       macrocell108   1250   1250  479312  RISE       1
\A_Sharp_6:count_0\/main_2  macrocell117   4282   5532  490958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_2\/q
Path End       : \G_Sharp_6:count_6\/main_6
Capture Clock  : \G_Sharp_6:count_6\/clock_0
Path slack     : 491006p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_2\/q       macrocell94   1250   1250  478819  RISE       1
\G_Sharp_6:count_6\/main_6  macrocell90   4234   5484  491006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_2\/q
Path End       : \G_Sharp_6:count_3\/main_3
Capture Clock  : \G_Sharp_6:count_3\/clock_0
Path slack     : 491006p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_2\/q       macrocell94   1250   1250  478819  RISE       1
\G_Sharp_6:count_3\/main_3  macrocell93   4234   5484  491006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_3\/q
Path End       : \F_Sharp_6:count_7\/main_4
Capture Clock  : \F_Sharp_6:count_7\/clock_0
Path slack     : 491038p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_3\/q       macrocell56   1250   1250  479608  RISE       1
\F_Sharp_6:count_7\/main_4  macrocell52   4202   5452  491038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_3\/q
Path End       : \F_Sharp_6:count_5\/main_2
Capture Clock  : \F_Sharp_6:count_5\/clock_0
Path slack     : 491038p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_3\/q       macrocell56   1250   1250  479608  RISE       1
\F_Sharp_6:count_5\/main_2  macrocell54   4202   5452  491038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_3\/q
Path End       : \F_Sharp_6:count_2\/main_8
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 491038p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_3\/q       macrocell56   1250   1250  479608  RISE       1
\F_Sharp_6:count_2\/main_8  macrocell57   4202   5452  491038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_3\/q
Path End       : \F_Sharp_6:count_1\/main_8
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 491038p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_3\/q       macrocell56   1250   1250  479608  RISE       1
\F_Sharp_6:count_1\/main_8  macrocell58   4202   5452  491038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_3\/q
Path End       : \F_Sharp_6:count_6\/main_8
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 491054p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_3\/q       macrocell56   1250   1250  479608  RISE       1
\F_Sharp_6:count_6\/main_8  macrocell53   4186   5436  491054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_3\/q
Path End       : \F_Sharp_6:count_0\/main_8
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 491054p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_3\/q       macrocell56   1250   1250  479608  RISE       1
\F_Sharp_6:count_0\/main_8  macrocell59   4186   5436  491054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_3\/q
Path End       : \A_6:count_5\/main_11
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 491077p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_3\/clock_0                                      macrocell104        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_3\/q        macrocell104   1250   1250  477152  RISE       1
\A_6:count_5\/main_11  macrocell102   4163   5413  491077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_3\/q
Path End       : \A_6:count_4\/main_11
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 491077p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_3\/clock_0                                      macrocell104        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_3\/q        macrocell104   1250   1250  477152  RISE       1
\A_6:count_4\/main_11  macrocell103   4163   5413  491077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_10\/q
Path End       : \F_6:count_7\/main_1
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 491102p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_10\/clock_0                                     macrocell62         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_10\/q      macrocell62   1250   1250  480500  RISE       1
\F_6:count_7\/main_1  macrocell65   4138   5388  491102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_10\/q
Path End       : \F_6:count_4\/main_1
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 491102p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_10\/clock_0                                     macrocell62         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_10\/q      macrocell62   1250   1250  480500  RISE       1
\F_6:count_4\/main_1  macrocell68   4138   5388  491102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_4\/q
Path End       : \F_6:count_5\/main_1
Capture Clock  : \F_6:count_5\/clock_0
Path slack     : 491154p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_4\/q       macrocell68   1250   1250  478662  RISE       1
\F_6:count_5\/main_1  macrocell67   4086   5336  491154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_8\/q
Path End       : \F_6:count_10\/main_2
Capture Clock  : \F_6:count_10\/clock_0
Path slack     : 491159p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_8\/clock_0                                      macrocell64         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_8\/q        macrocell64   1250   1250  483742  RISE       1
\F_6:count_10\/main_2  macrocell62   4081   5331  491159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_10\/clock_0                                     macrocell62         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_4\/q
Path End       : \F_6:count_7\/main_7
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 491163p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_4\/q       macrocell68   1250   1250  478662  RISE       1
\F_6:count_7\/main_7  macrocell65   4077   5327  491163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_4\/q
Path End       : \F_6:count_6\/main_2
Capture Clock  : \F_6:count_6\/clock_0
Path slack     : 491163p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_4\/q       macrocell68   1250   1250  478662  RISE       1
\F_6:count_6\/main_2  macrocell66   4077   5327  491163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_4\/q
Path End       : \F_6:count_4\/main_7
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 491163p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_4\/q       macrocell68   1250   1250  478662  RISE       1
\F_6:count_4\/main_7  macrocell68   4077   5327  491163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_3\/q
Path End       : \G_Sharp_6:count_5\/main_10
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 491244p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_3\/q        macrocell93   1250   1250  479626  RISE       1
\G_Sharp_6:count_5\/main_10  macrocell91   3996   5246  491244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_3\/q
Path End       : \G_Sharp_6:count_4\/main_10
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 491244p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_3\/q        macrocell93   1250   1250  479626  RISE       1
\G_Sharp_6:count_4\/main_10  macrocell92   3996   5246  491244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_3\/q
Path End       : \G_Sharp_6:count_2\/main_10
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 491244p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_3\/q        macrocell93   1250   1250  479626  RISE       1
\G_Sharp_6:count_2\/main_10  macrocell94   3996   5246  491244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_10\/q
Path End       : \A_Sharp_6:count_5\/main_1
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 491249p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_10\/q      macrocell107   1250   1250  479603  RISE       1
\A_Sharp_6:count_5\/main_1  macrocell112   3991   5241  491249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_10\/q
Path End       : \A_Sharp_6:count_4\/main_1
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 491249p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_10\/q      macrocell107   1250   1250  479603  RISE       1
\A_Sharp_6:count_4\/main_1  macrocell113   3991   5241  491249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_10\/q
Path End       : \A_Sharp_6:count_0\/main_1
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 491249p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_10\/q      macrocell107   1250   1250  479603  RISE       1
\A_Sharp_6:count_0\/main_1  macrocell117   3991   5241  491249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_0\/q
Path End       : \F_Sharp_6:count_4\/main_4
Capture Clock  : \F_Sharp_6:count_4\/clock_0
Path slack     : 491265p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_0\/q       macrocell59   1250   1250  480583  RISE       1
\F_Sharp_6:count_4\/main_4  macrocell55   3975   5225  491265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_0\/q
Path End       : \F_Sharp_6:count_3\/main_3
Capture Clock  : \F_Sharp_6:count_3\/clock_0
Path slack     : 491265p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_0\/q       macrocell59   1250   1250  480583  RISE       1
\F_Sharp_6:count_3\/main_3  macrocell56   3975   5225  491265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_9\/q
Path End       : \F_6:count_7\/main_2
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 491267p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_9\/clock_0                                      macrocell63         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_9\/q       macrocell63   1250   1250  479700  RISE       1
\F_6:count_7\/main_2  macrocell65   3973   5223  491267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_9\/q
Path End       : \F_6:count_4\/main_2
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 491267p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_9\/clock_0                                      macrocell63         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_9\/q       macrocell63   1250   1250  479700  RISE       1
\F_6:count_4\/main_2  macrocell68   3973   5223  491267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_5\/q
Path End       : \G_6:count_7\/main_8
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 491278p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_5\/q       macrocell80   1250   1250  477950  RISE       1
\G_6:count_7\/main_8  macrocell78   3962   5212  491278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_5\/q
Path End       : \G_6:count_5\/main_8
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 491278p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_5\/q       macrocell80   1250   1250  477950  RISE       1
\G_6:count_5\/main_8  macrocell80   3962   5212  491278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_7\/q
Path End       : \F_6:count_7\/main_4
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 491297p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_7\/q       macrocell65   1250   1250  478801  RISE       1
\F_6:count_7\/main_4  macrocell65   3943   5193  491297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_7\/q
Path End       : \F_6:count_4\/main_4
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 491297p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_7\/q       macrocell65   1250   1250  478801  RISE       1
\F_6:count_4\/main_4  macrocell68   3943   5193  491297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_9\/q
Path End       : \E_6:count_7\/main_2
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 491350p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_9\/q       macrocell130   1250   1250  479763  RISE       1
\E_6:count_7\/main_2  macrocell132   3890   5140  491350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_9\/q
Path End       : \E_6:count_6\/main_2
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 491350p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_9\/q       macrocell130   1250   1250  479763  RISE       1
\E_6:count_6\/main_2  macrocell133   3890   5140  491350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_9\/q
Path End       : \E_6:count_3\/main_2
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 491350p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_9\/q       macrocell130   1250   1250  479763  RISE       1
\E_6:count_3\/main_2  macrocell136   3890   5140  491350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_1\/q
Path End       : \F_Sharp_6:count_4\/main_3
Capture Clock  : \F_Sharp_6:count_4\/clock_0
Path slack     : 491351p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_1\/q       macrocell58   1250   1250  480246  RISE       1
\F_Sharp_6:count_4\/main_3  macrocell55   3889   5139  491351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_1\/q
Path End       : \F_Sharp_6:count_3\/main_2
Capture Clock  : \F_Sharp_6:count_3\/clock_0
Path slack     : 491351p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_1\/q       macrocell58   1250   1250  480246  RISE       1
\F_Sharp_6:count_3\/main_2  macrocell56   3889   5139  491351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_9\/q
Path End       : \G_Sharp_6:count_10\/main_1
Capture Clock  : \G_Sharp_6:count_10\/clock_0
Path slack     : 491480p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_9\/q        macrocell87   1250   1250  476976  RISE       1
\G_Sharp_6:count_10\/main_1  macrocell86   3760   5010  491480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_2\/q
Path End       : \F_Sharp_6:count_4\/main_2
Capture Clock  : \F_Sharp_6:count_4\/clock_0
Path slack     : 491507p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_2\/q       macrocell57   1250   1250  480227  RISE       1
\F_Sharp_6:count_4\/main_2  macrocell55   3733   4983  491507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_2\/q
Path End       : \F_Sharp_6:count_3\/main_1
Capture Clock  : \F_Sharp_6:count_3\/clock_0
Path slack     : 491507p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_2\/q       macrocell57   1250   1250  480227  RISE       1
\F_Sharp_6:count_3\/main_1  macrocell56   3733   4983  491507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_5\/q
Path End       : Net_100/main_8
Capture Clock  : Net_100/clock_0
Path slack     : 491521p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\B_6:count_5\/q  macrocell123   1250   1250  486080  RISE       1
Net_100/main_8   macrocell118   3719   4969  491521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_5\/q
Path End       : \B_6:count_7\/main_7
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 491521p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_5\/q       macrocell123   1250   1250  486080  RISE       1
\B_6:count_7\/main_7  macrocell121   3719   4969  491521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_5\/q
Path End       : \B_6:count_4\/main_7
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 491521p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_5\/q       macrocell123   1250   1250  486080  RISE       1
\B_6:count_4\/main_7  macrocell124   3719   4969  491521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_5\/q
Path End       : \G_Sharp_6:count_6\/main_3
Capture Clock  : \G_Sharp_6:count_6\/clock_0
Path slack     : 491522p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_5\/q       macrocell91   1250   1250  478894  RISE       1
\G_Sharp_6:count_6\/main_3  macrocell90   3718   4968  491522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_6\/q
Path End       : \G_6:count_7\/main_7
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 491525p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_6\/q       macrocell79   1250   1250  477245  RISE       1
\G_6:count_7\/main_7  macrocell78   3715   4965  491525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_6\/q
Path End       : \G_6:count_5\/main_7
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 491525p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_6\/q       macrocell79   1250   1250  477245  RISE       1
\G_6:count_5\/main_7  macrocell80   3715   4965  491525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_5\/q
Path End       : \G_Sharp_6:count_5\/main_8
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 491528p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_5\/q       macrocell91   1250   1250  478894  RISE       1
\G_Sharp_6:count_5\/main_8  macrocell91   3712   4962  491528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_5\/q
Path End       : \G_Sharp_6:count_4\/main_8
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 491528p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_5\/q       macrocell91   1250   1250  478894  RISE       1
\G_Sharp_6:count_4\/main_8  macrocell92   3712   4962  491528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_5\/q
Path End       : \G_Sharp_6:count_2\/main_8
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 491528p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_5\/q       macrocell91   1250   1250  478894  RISE       1
\G_Sharp_6:count_2\/main_8  macrocell94   3712   4962  491528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_8\/q
Path End       : \E_6:count_5\/main_3
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 491528p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_8\/q       macrocell131   1250   1250  482331  RISE       1
\E_6:count_5\/main_3  macrocell134   3712   4962  491528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_8\/q
Path End       : \E_6:count_2\/main_3
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 491528p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_8\/q       macrocell131   1250   1250  482331  RISE       1
\E_6:count_2\/main_3  macrocell137   3712   4962  491528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_8\/q
Path End       : \E_6:count_0\/main_3
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 491528p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_8\/q       macrocell131   1250   1250  482331  RISE       1
\E_6:count_0\/main_3  macrocell139   3712   4962  491528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_2\/q
Path End       : \G_6:count_7\/main_11
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 491539p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_2\/q        macrocell83   1250   1250  477706  RISE       1
\G_6:count_7\/main_11  macrocell78   3701   4951  491539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_2\/q
Path End       : \G_6:count_5\/main_11
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 491539p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_2\/q        macrocell83   1250   1250  477706  RISE       1
\G_6:count_5\/main_11  macrocell80   3701   4951  491539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_3\/q
Path End       : \G_6:count_7\/main_10
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 491541p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_3\/q        macrocell82   1250   1250  477712  RISE       1
\G_6:count_7\/main_10  macrocell78   3699   4949  491541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_3\/q
Path End       : \G_6:count_5\/main_10
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 491541p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_3\/q        macrocell82   1250   1250  477712  RISE       1
\G_6:count_5\/main_10  macrocell80   3699   4949  491541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_3\/q
Path End       : \A_Sharp_6:count_7\/main_4
Capture Clock  : \A_Sharp_6:count_7\/clock_0
Path slack     : 491612p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_3\/q       macrocell114   1250   1250  479077  RISE       1
\A_Sharp_6:count_7\/main_4  macrocell110   3628   4878  491612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_3\/q
Path End       : \A_Sharp_6:count_6\/main_3
Capture Clock  : \A_Sharp_6:count_6\/clock_0
Path slack     : 491612p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_3\/q       macrocell114   1250   1250  479077  RISE       1
\A_Sharp_6:count_6\/main_3  macrocell111   3628   4878  491612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_3\/q
Path End       : \A_Sharp_6:count_5\/main_8
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 491632p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_3\/q       macrocell114   1250   1250  479077  RISE       1
\A_Sharp_6:count_5\/main_8  macrocell112   3608   4858  491632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_3\/q
Path End       : \A_Sharp_6:count_4\/main_8
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 491632p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_3\/q       macrocell114   1250   1250  479077  RISE       1
\A_Sharp_6:count_4\/main_8  macrocell113   3608   4858  491632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_3\/q
Path End       : \A_Sharp_6:count_0\/main_8
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 491632p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_3\/q       macrocell114   1250   1250  479077  RISE       1
\A_Sharp_6:count_0\/main_8  macrocell117   3608   4858  491632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_3\/q
Path End       : \B_6:count_9\/main_9
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 491658p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_3\/q       macrocell125   1250   1250  486001  RISE       1
\B_6:count_9\/main_9  macrocell119   3582   4832  491658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_3\/q
Path End       : \B_6:count_8\/main_9
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 491658p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_3\/q       macrocell125   1250   1250  486001  RISE       1
\B_6:count_8\/main_9  macrocell120   3582   4832  491658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_3\/q
Path End       : \B_6:count_5\/main_9
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 491658p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_3\/q       macrocell125   1250   1250  486001  RISE       1
\B_6:count_5\/main_9  macrocell123   3582   4832  491658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_2\/q
Path End       : \G_Sharp_6:count_5\/main_11
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 491663p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_2\/q        macrocell94   1250   1250  478819  RISE       1
\G_Sharp_6:count_5\/main_11  macrocell91   3577   4827  491663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_2\/q
Path End       : \G_Sharp_6:count_4\/main_11
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 491663p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_2\/q        macrocell94   1250   1250  478819  RISE       1
\G_Sharp_6:count_4\/main_11  macrocell92   3577   4827  491663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_2\/q
Path End       : \G_Sharp_6:count_2\/main_11
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 491663p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_2\/q        macrocell94   1250   1250  478819  RISE       1
\G_Sharp_6:count_2\/main_11  macrocell94   3577   4827  491663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_6\/q
Path End       : \B_6:count_9\/main_6
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 491672p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_6\/q       macrocell122   1250   1250  486016  RISE       1
\B_6:count_9\/main_6  macrocell119   3568   4818  491672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_6\/q
Path End       : \B_6:count_8\/main_6
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 491672p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_6\/q       macrocell122   1250   1250  486016  RISE       1
\B_6:count_8\/main_6  macrocell120   3568   4818  491672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_6\/q
Path End       : \B_6:count_5\/main_6
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 491672p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_6\/q       macrocell122   1250   1250  486016  RISE       1
\B_6:count_5\/main_6  macrocell123   3568   4818  491672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_8\/q
Path End       : \F_Sharp_6:count_2\/main_3
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 491685p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_8\/clock_0                                macrocell51         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_8\/q       macrocell51   1250   1250  485041  RISE       1
\F_Sharp_6:count_2\/main_3  macrocell57   3555   4805  491685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_8\/q
Path End       : \F_Sharp_6:count_1\/main_3
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 491685p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_8\/clock_0                                macrocell51         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_8\/q       macrocell51   1250   1250  485041  RISE       1
\F_Sharp_6:count_1\/main_3  macrocell58   3555   4805  491685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \A_6:count_3\/main_1
Capture Clock  : \A_6:count_3\/clock_0
Path slack     : 491707p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70    1250   1250  479412  RISE       1
\A_6:count_3\/main_1  macrocell104   3533   4783  491707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_3\/clock_0                                      macrocell104        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_6\/q
Path End       : \E_6:count_7\/main_5
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 491729p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_6\/q       macrocell133   1250   1250  478548  RISE       1
\E_6:count_7\/main_5  macrocell132   3511   4761  491729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_6\/q
Path End       : \E_6:count_6\/main_5
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 491729p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_6\/q       macrocell133   1250   1250  478548  RISE       1
\E_6:count_6\/main_5  macrocell133   3511   4761  491729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_6\/q
Path End       : \E_6:count_3\/main_5
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 491729p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_6\/q       macrocell133   1250   1250  478548  RISE       1
\E_6:count_3\/main_5  macrocell136   3511   4761  491729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_7\/q
Path End       : \G_6:count_6\/main_6
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 491735p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_7\/q       macrocell78   1250   1250  478363  RISE       1
\G_6:count_6\/main_6  macrocell79   3505   4755  491735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_7\/q
Path End       : \G_6:count_4\/main_6
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 491735p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_7\/q       macrocell78   1250   1250  478363  RISE       1
\G_6:count_4\/main_6  macrocell81   3505   4755  491735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_7\/q
Path End       : \G_6:count_3\/main_6
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 491735p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_7\/q       macrocell78   1250   1250  478363  RISE       1
\G_6:count_3\/main_6  macrocell82   3505   4755  491735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_7\/q
Path End       : \G_6:count_2\/main_6
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 491735p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_7\/q       macrocell78   1250   1250  478363  RISE       1
\G_6:count_2\/main_6  macrocell83   3505   4755  491735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_5\/q
Path End       : \B_6:count_9\/main_7
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 491737p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_5\/q       macrocell123   1250   1250  486080  RISE       1
\B_6:count_9\/main_7  macrocell119   3503   4753  491737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_5\/q
Path End       : \B_6:count_8\/main_7
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 491737p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_5\/q       macrocell123   1250   1250  486080  RISE       1
\B_6:count_8\/main_7  macrocell120   3503   4753  491737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_5\/q
Path End       : \B_6:count_5\/main_7
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 491737p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_5\/q       macrocell123   1250   1250  486080  RISE       1
\B_6:count_5\/main_7  macrocell123   3503   4753  491737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_9\/q
Path End       : \G_6:count_10\/main_1
Capture Clock  : \G_6:count_10\/clock_0
Path slack     : 491758p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_9\/q        macrocell76   1250   1250  476760  RISE       1
\G_6:count_10\/main_1  macrocell75   3482   4732  491758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_6\/q
Path End       : \F_6:count_7\/main_5
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 491767p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_6\/q       macrocell66   1250   1250  479270  RISE       1
\F_6:count_7\/main_5  macrocell65   3473   4723  491767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_6\/q
Path End       : \F_6:count_4\/main_5
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 491767p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_6\/q       macrocell66   1250   1250  479270  RISE       1
\F_6:count_4\/main_5  macrocell68   3473   4723  491767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_9\/main_10
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 491785p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q        macrocell126   1250   1250  486128  RISE       1
\B_6:count_9\/main_10  macrocell119   3455   4705  491785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_8\/main_10
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 491785p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q        macrocell126   1250   1250  486128  RISE       1
\B_6:count_8\/main_10  macrocell120   3455   4705  491785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_5\/main_10
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 491785p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q        macrocell126   1250   1250  486128  RISE       1
\B_6:count_5\/main_10  macrocell123   3455   4705  491785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_8\/q
Path End       : \F_Sharp_6:count_6\/main_3
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 491804p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_8\/clock_0                                macrocell51         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_8\/q       macrocell51   1250   1250  485041  RISE       1
\F_Sharp_6:count_6\/main_3  macrocell53   3436   4686  491804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_8\/q
Path End       : \F_Sharp_6:count_0\/main_3
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 491804p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_8\/clock_0                                macrocell51         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_8\/q       macrocell51   1250   1250  485041  RISE       1
\F_Sharp_6:count_0\/main_3  macrocell59   3436   4686  491804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_3\/q
Path End       : \G_Sharp_6:count_6\/main_5
Capture Clock  : \G_Sharp_6:count_6\/clock_0
Path slack     : 491814p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_3\/q       macrocell93   1250   1250  479626  RISE       1
\G_Sharp_6:count_6\/main_5  macrocell90   3426   4676  491814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_10\/q
Path End       : \G_Sharp_6:count_5\/main_3
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 491815p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_10\/q      macrocell86   1250   1250  477016  RISE       1
\G_Sharp_6:count_5\/main_3  macrocell91   3425   4675  491815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_10\/q
Path End       : \G_Sharp_6:count_4\/main_3
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 491815p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_10\/q      macrocell86   1250   1250  477016  RISE       1
\G_Sharp_6:count_4\/main_3  macrocell92   3425   4675  491815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_10\/q
Path End       : \G_Sharp_6:count_2\/main_3
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 491815p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_10\/q      macrocell86   1250   1250  477016  RISE       1
\G_Sharp_6:count_2\/main_3  macrocell94   3425   4675  491815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_8\/q
Path End       : \F_Sharp_6:count_10\/main_2
Capture Clock  : \F_Sharp_6:count_10\/clock_0
Path slack     : 491820p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_8\/clock_0                                macrocell51         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_8\/q        macrocell51   1250   1250  485041  RISE       1
\F_Sharp_6:count_10\/main_2  macrocell49   3420   4670  491820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_2\/q
Path End       : \A_Sharp_6:count_3\/main_1
Capture Clock  : \A_Sharp_6:count_3\/clock_0
Path slack     : 491833p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_2\/q       macrocell115   1250   1250  479421  RISE       1
\A_Sharp_6:count_3\/main_1  macrocell114   3407   4657  491833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_2\/q
Path End       : \A_Sharp_6:count_5\/main_9
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 491833p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_2\/q       macrocell115   1250   1250  479421  RISE       1
\A_Sharp_6:count_5\/main_9  macrocell112   3407   4657  491833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_2\/q
Path End       : \A_Sharp_6:count_4\/main_9
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 491833p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_2\/q       macrocell115   1250   1250  479421  RISE       1
\A_Sharp_6:count_4\/main_9  macrocell113   3407   4657  491833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_2\/q
Path End       : \A_Sharp_6:count_0\/main_9
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 491833p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_2\/q       macrocell115   1250   1250  479421  RISE       1
\A_Sharp_6:count_0\/main_9  macrocell117   3407   4657  491833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_8\/q
Path End       : \G_Sharp_6:count_5\/main_5
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 491836p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_8\/q       macrocell88   1250   1250  483152  RISE       1
\G_Sharp_6:count_5\/main_5  macrocell91   3404   4654  491836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_8\/q
Path End       : \G_Sharp_6:count_4\/main_5
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 491836p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_8\/q       macrocell88   1250   1250  483152  RISE       1
\G_Sharp_6:count_4\/main_5  macrocell92   3404   4654  491836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_8\/q
Path End       : \G_Sharp_6:count_2\/main_5
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 491836p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_8\/q       macrocell88   1250   1250  483152  RISE       1
\G_Sharp_6:count_2\/main_5  macrocell94   3404   4654  491836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_6\/q
Path End       : \G_Sharp_6:count_5\/main_7
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 491839p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_6\/q       macrocell90   1250   1250  478996  RISE       1
\G_Sharp_6:count_5\/main_7  macrocell91   3401   4651  491839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_6\/q
Path End       : \G_Sharp_6:count_4\/main_7
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 491839p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_6\/q       macrocell90   1250   1250  478996  RISE       1
\G_Sharp_6:count_4\/main_7  macrocell92   3401   4651  491839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_6\/q
Path End       : \G_Sharp_6:count_2\/main_7
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 491839p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_6\/q       macrocell90   1250   1250  478996  RISE       1
\G_Sharp_6:count_2\/main_7  macrocell94   3401   4651  491839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_4\/q
Path End       : \G_6:count_7\/main_9
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 491861p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_4\/q       macrocell81   1250   1250  477565  RISE       1
\G_6:count_7\/main_9  macrocell78   3379   4629  491861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_4\/q
Path End       : \G_6:count_5\/main_9
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 491861p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_4\/q       macrocell81   1250   1250  477565  RISE       1
\G_6:count_5\/main_9  macrocell80   3379   4629  491861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_8\/q
Path End       : \B_6:count_6\/main_4
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 491873p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_8\/q       macrocell120   1250   1250  491873  RISE       1
\B_6:count_6\/main_4  macrocell122   3367   4617  491873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_8\/q
Path End       : \B_6:count_2\/main_4
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 491873p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_8\/q       macrocell120   1250   1250  491873  RISE       1
\B_6:count_2\/main_4  macrocell126   3367   4617  491873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_8\/q
Path End       : Net_100/main_5
Capture Clock  : Net_100/clock_0
Path slack     : 491875p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\B_6:count_8\/q  macrocell120   1250   1250  491873  RISE       1
Net_100/main_5   macrocell118   3365   4615  491875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_8\/q
Path End       : \B_6:count_7\/main_4
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 491875p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_8\/q       macrocell120   1250   1250  491873  RISE       1
\B_6:count_7\/main_4  macrocell121   3365   4615  491875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_8\/q
Path End       : \B_6:count_4\/main_4
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 491875p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_8\/q       macrocell120   1250   1250  491873  RISE       1
\B_6:count_4\/main_4  macrocell124   3365   4615  491875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_2\/q
Path End       : \A_Sharp_6:count_7\/main_5
Capture Clock  : \A_Sharp_6:count_7\/clock_0
Path slack     : 491956p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_2\/q       macrocell115   1250   1250  479421  RISE       1
\A_Sharp_6:count_7\/main_5  macrocell110   3284   4534  491956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_2\/q
Path End       : \A_Sharp_6:count_6\/main_4
Capture Clock  : \A_Sharp_6:count_6\/clock_0
Path slack     : 491956p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_2\/q       macrocell115   1250   1250  479421  RISE       1
\A_Sharp_6:count_6\/main_4  macrocell111   3284   4534  491956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_7\/q
Path End       : \A_Sharp_6:count_5\/main_4
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 491957p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_7\/q       macrocell110   1250   1250  479007  RISE       1
\A_Sharp_6:count_5\/main_4  macrocell112   3283   4533  491957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_7\/q
Path End       : \A_Sharp_6:count_4\/main_4
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 491957p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_7\/q       macrocell110   1250   1250  479007  RISE       1
\A_Sharp_6:count_4\/main_4  macrocell113   3283   4533  491957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_7\/q
Path End       : \A_Sharp_6:count_0\/main_4
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 491957p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_7\/q       macrocell110   1250   1250  479007  RISE       1
\A_Sharp_6:count_0\/main_4  macrocell117   3283   4533  491957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_2\/q
Path End       : \F_Sharp_6:count_7\/main_5
Capture Clock  : \F_Sharp_6:count_7\/clock_0
Path slack     : 491988p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_2\/q       macrocell57   1250   1250  480227  RISE       1
\F_Sharp_6:count_7\/main_5  macrocell52   3252   4502  491988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_2\/q
Path End       : \F_Sharp_6:count_5\/main_3
Capture Clock  : \F_Sharp_6:count_5\/clock_0
Path slack     : 491988p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_2\/q       macrocell57   1250   1250  480227  RISE       1
\F_Sharp_6:count_5\/main_3  macrocell54   3252   4502  491988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_2\/q
Path End       : \F_Sharp_6:count_2\/main_9
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 491988p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_2\/q       macrocell57   1250   1250  480227  RISE       1
\F_Sharp_6:count_2\/main_9  macrocell57   3252   4502  491988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_2\/q
Path End       : \F_Sharp_6:count_1\/main_9
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 491988p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_2\/q       macrocell57   1250   1250  480227  RISE       1
\F_Sharp_6:count_1\/main_9  macrocell58   3252   4502  491988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_2\/q
Path End       : \F_Sharp_6:count_6\/main_9
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 491993p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_2\/q       macrocell57   1250   1250  480227  RISE       1
\F_Sharp_6:count_6\/main_9  macrocell53   3247   4497  491993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_2\/q
Path End       : \F_Sharp_6:count_0\/main_9
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 491993p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_2\/q       macrocell57   1250   1250  480227  RISE       1
\F_Sharp_6:count_0\/main_9  macrocell59   3247   4497  491993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_9\/q
Path End       : \F_Sharp_6:count_10\/main_1
Capture Clock  : \F_Sharp_6:count_10\/clock_0
Path slack     : 491995p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_9\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_9\/q        macrocell50   1250   1250  480076  RISE       1
\F_Sharp_6:count_10\/main_1  macrocell49   3245   4495  491995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_9\/q
Path End       : \F_Sharp_6:count_6\/main_2
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 491996p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_9\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_9\/q       macrocell50   1250   1250  480076  RISE       1
\F_Sharp_6:count_6\/main_2  macrocell53   3244   4494  491996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_9\/q
Path End       : \F_Sharp_6:count_0\/main_2
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 491996p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_9\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_9\/q       macrocell50   1250   1250  480076  RISE       1
\F_Sharp_6:count_0\/main_2  macrocell59   3244   4494  491996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_7\/q
Path End       : \F_Sharp_6:count_2\/main_4
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 492005p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_7\/q       macrocell52   1250   1250  480242  RISE       1
\F_Sharp_6:count_2\/main_4  macrocell57   3235   4485  492005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_7\/q
Path End       : \F_Sharp_6:count_1\/main_4
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 492005p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_7\/q       macrocell52   1250   1250  480242  RISE       1
\F_Sharp_6:count_1\/main_4  macrocell58   3235   4485  492005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_1\/q
Path End       : \F_Sharp_6:count_7\/main_6
Capture Clock  : \F_Sharp_6:count_7\/clock_0
Path slack     : 492010p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_1\/q       macrocell58   1250   1250  480246  RISE       1
\F_Sharp_6:count_7\/main_6  macrocell52   3230   4480  492010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_1\/q
Path End       : \F_Sharp_6:count_5\/main_4
Capture Clock  : \F_Sharp_6:count_5\/clock_0
Path slack     : 492010p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_1\/q       macrocell58   1250   1250  480246  RISE       1
\F_Sharp_6:count_5\/main_4  macrocell54   3230   4480  492010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_1\/q
Path End       : \F_Sharp_6:count_2\/main_10
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 492010p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_1\/q        macrocell58   1250   1250  480246  RISE       1
\F_Sharp_6:count_2\/main_10  macrocell57   3230   4480  492010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_1\/q
Path End       : \F_Sharp_6:count_1\/main_10
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 492010p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_1\/q        macrocell58   1250   1250  480246  RISE       1
\F_Sharp_6:count_1\/main_10  macrocell58   3230   4480  492010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_7\/q
Path End       : \F_Sharp_6:count_6\/main_4
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 492010p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_7\/q       macrocell52   1250   1250  480242  RISE       1
\F_Sharp_6:count_6\/main_4  macrocell53   3230   4480  492010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_7\/q
Path End       : \F_Sharp_6:count_0\/main_4
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 492010p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_7\/q       macrocell52   1250   1250  480242  RISE       1
\F_Sharp_6:count_0\/main_4  macrocell59   3230   4480  492010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_9\/q
Path End       : \F_Sharp_6:count_2\/main_2
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 492013p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4477
-------------------------------------   ---- 
End-of-path arrival time (ps)           4477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_9\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_9\/q       macrocell50   1250   1250  480076  RISE       1
\F_Sharp_6:count_2\/main_2  macrocell57   3227   4477  492013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_9\/q
Path End       : \F_Sharp_6:count_1\/main_2
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 492013p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4477
-------------------------------------   ---- 
End-of-path arrival time (ps)           4477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_9\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_9\/q       macrocell50   1250   1250  480076  RISE       1
\F_Sharp_6:count_1\/main_2  macrocell58   3227   4477  492013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_1\/q
Path End       : \F_Sharp_6:count_6\/main_10
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 492014p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_1\/q        macrocell58   1250   1250  480246  RISE       1
\F_Sharp_6:count_6\/main_10  macrocell53   3226   4476  492014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_1\/q
Path End       : \F_Sharp_6:count_0\/main_10
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 492014p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_1\/q        macrocell58   1250   1250  480246  RISE       1
\F_Sharp_6:count_0\/main_10  macrocell59   3226   4476  492014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_6\/q
Path End       : \A_6:count_7\/main_4
Capture Clock  : \A_6:count_7\/clock_0
Path slack     : 492073p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_6\/q       macrocell101   1250   1250  479214  RISE       1
\A_6:count_7\/main_4  macrocell100   3167   4417  492073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_6\/q
Path End       : \A_6:count_6\/main_8
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 492073p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_6\/q       macrocell101   1250   1250  479214  RISE       1
\A_6:count_6\/main_8  macrocell101   3167   4417  492073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_5\/q
Path End       : \A_Sharp_6:count_7\/main_2
Capture Clock  : \A_Sharp_6:count_7\/clock_0
Path slack     : 492099p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_5\/q       macrocell112   1250   1250  479564  RISE       1
\A_Sharp_6:count_7\/main_2  macrocell110   3141   4391  492099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_5\/q
Path End       : \A_Sharp_6:count_6\/main_1
Capture Clock  : \A_Sharp_6:count_6\/clock_0
Path slack     : 492099p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_5\/q       macrocell112   1250   1250  479564  RISE       1
\A_Sharp_6:count_6\/main_1  macrocell111   3141   4391  492099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_5\/q
Path End       : \A_Sharp_6:count_5\/main_6
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 492106p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_5\/q       macrocell112   1250   1250  479564  RISE       1
\A_Sharp_6:count_5\/main_6  macrocell112   3134   4384  492106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_5\/q
Path End       : \A_Sharp_6:count_4\/main_6
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 492106p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_5\/q       macrocell112   1250   1250  479564  RISE       1
\A_Sharp_6:count_4\/main_6  macrocell113   3134   4384  492106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_5\/q
Path End       : \A_Sharp_6:count_0\/main_6
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 492106p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_5\/q       macrocell112   1250   1250  479564  RISE       1
\A_Sharp_6:count_0\/main_6  macrocell117   3134   4384  492106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_3\/q
Path End       : \F_Sharp_6:count_4\/main_1
Capture Clock  : \F_Sharp_6:count_4\/clock_0
Path slack     : 492114p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_3\/q       macrocell56   1250   1250  479608  RISE       1
\F_Sharp_6:count_4\/main_1  macrocell55   3126   4376  492114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_5\/q
Path End       : \F_Sharp_6:count_7\/main_2
Capture Clock  : \F_Sharp_6:count_7\/clock_0
Path slack     : 492127p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_5\/q       macrocell54   1250   1250  480502  RISE       1
\F_Sharp_6:count_7\/main_2  macrocell52   3113   4363  492127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_5\/q
Path End       : \F_Sharp_6:count_2\/main_6
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 492127p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_5\/q       macrocell54   1250   1250  480502  RISE       1
\F_Sharp_6:count_2\/main_6  macrocell57   3113   4363  492127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_5\/q
Path End       : \F_Sharp_6:count_1\/main_6
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 492127p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_5\/q       macrocell54   1250   1250  480502  RISE       1
\F_Sharp_6:count_1\/main_6  macrocell58   3113   4363  492127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_5\/q
Path End       : \F_Sharp_6:count_6\/main_6
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 492135p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_5\/q       macrocell54   1250   1250  480502  RISE       1
\F_Sharp_6:count_6\/main_6  macrocell53   3105   4355  492135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_5\/q
Path End       : \F_Sharp_6:count_0\/main_6
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 492135p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_5\/q       macrocell54   1250   1250  480502  RISE       1
\F_Sharp_6:count_0\/main_6  macrocell59   3105   4355  492135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_6\/q
Path End       : \A_Sharp_6:count_7\/main_1
Capture Clock  : \A_Sharp_6:count_7\/clock_0
Path slack     : 492135p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_6\/q       macrocell111   1250   1250  479600  RISE       1
\A_Sharp_6:count_7\/main_1  macrocell110   3105   4355  492135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_9\/q
Path End       : \F_6:count_10\/main_1
Capture Clock  : \F_6:count_10\/clock_0
Path slack     : 492137p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_9\/clock_0                                      macrocell63         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_9\/q        macrocell63   1250   1250  479700  RISE       1
\F_6:count_10\/main_1  macrocell62   3103   4353  492137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_10\/clock_0                                     macrocell62         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_6\/q
Path End       : \A_Sharp_6:count_5\/main_5
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 492147p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_6\/q       macrocell111   1250   1250  479600  RISE       1
\A_Sharp_6:count_5\/main_5  macrocell112   3093   4343  492147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_6\/q
Path End       : \A_Sharp_6:count_4\/main_5
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 492147p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_6\/q       macrocell111   1250   1250  479600  RISE       1
\A_Sharp_6:count_4\/main_5  macrocell113   3093   4343  492147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_6\/q
Path End       : \A_Sharp_6:count_0\/main_5
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 492147p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_6\/q       macrocell111   1250   1250  479600  RISE       1
\A_Sharp_6:count_0\/main_5  macrocell117   3093   4343  492147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_10\/q
Path End       : \F_Sharp_6:count_6\/main_1
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 492157p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_10\/q      macrocell49   1250   1250  480236  RISE       1
\F_Sharp_6:count_6\/main_1  macrocell53   3083   4333  492157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_10\/q
Path End       : \F_Sharp_6:count_0\/main_1
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 492157p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_10\/q      macrocell49   1250   1250  480236  RISE       1
\F_Sharp_6:count_0\/main_1  macrocell59   3083   4333  492157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_10\/q
Path End       : \F_Sharp_6:count_2\/main_1
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 492270p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_10\/q      macrocell49   1250   1250  480236  RISE       1
\F_Sharp_6:count_2\/main_1  macrocell57   2970   4220  492270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_10\/q
Path End       : \F_Sharp_6:count_1\/main_1
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 492270p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_10\/q      macrocell49   1250   1250  480236  RISE       1
\F_Sharp_6:count_1\/main_1  macrocell58   2970   4220  492270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_6\/q
Path End       : \G_6:count_6\/main_7
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 492282p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_6\/q       macrocell79   1250   1250  477245  RISE       1
\G_6:count_6\/main_7  macrocell79   2958   4208  492282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_6\/q
Path End       : \G_6:count_4\/main_7
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 492282p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_6\/q       macrocell79   1250   1250  477245  RISE       1
\G_6:count_4\/main_7  macrocell81   2958   4208  492282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_6\/q
Path End       : \G_6:count_3\/main_7
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 492282p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_6\/q       macrocell79   1250   1250  477245  RISE       1
\G_6:count_3\/main_7  macrocell82   2958   4208  492282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_6\/q
Path End       : \G_6:count_2\/main_7
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 492282p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_6\/q       macrocell79   1250   1250  477245  RISE       1
\G_6:count_2\/main_7  macrocell83   2958   4208  492282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_8\/q
Path End       : \E_6:count_10\/main_2
Capture Clock  : \E_6:count_10\/clock_0
Path slack     : 492286p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4204
-------------------------------------   ---- 
End-of-path arrival time (ps)           4204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_8\/q        macrocell131   1250   1250  482331  RISE       1
\E_6:count_10\/main_2  macrocell129   2954   4204  492286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_0\/q
Path End       : \A_Sharp_6:count_7\/main_7
Capture Clock  : \A_Sharp_6:count_7\/clock_0
Path slack     : 492314p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_0\/q       macrocell117   1250   1250  479780  RISE       1
\A_Sharp_6:count_7\/main_7  macrocell110   2926   4176  492314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_0\/q
Path End       : \A_Sharp_6:count_6\/main_6
Capture Clock  : \A_Sharp_6:count_6\/clock_0
Path slack     : 492314p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_0\/q       macrocell117   1250   1250  479780  RISE       1
\A_Sharp_6:count_6\/main_6  macrocell111   2926   4176  492314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_0\/q
Path End       : \A_Sharp_6:count_5\/main_11
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 492316p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_0\/q        macrocell117   1250   1250  479780  RISE       1
\A_Sharp_6:count_5\/main_11  macrocell112   2924   4174  492316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_0\/q
Path End       : \A_Sharp_6:count_4\/main_11
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 492316p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_0\/q        macrocell117   1250   1250  479780  RISE       1
\A_Sharp_6:count_4\/main_11  macrocell113   2924   4174  492316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_0\/q
Path End       : \A_Sharp_6:count_0\/main_11
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 492316p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_0\/q        macrocell117   1250   1250  479780  RISE       1
\A_Sharp_6:count_0\/main_11  macrocell117   2924   4174  492316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_0\/q
Path End       : \A_Sharp_6:count_3\/main_3
Capture Clock  : \A_Sharp_6:count_3\/clock_0
Path slack     : 492319p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_0\/q       macrocell117   1250   1250  479780  RISE       1
\A_Sharp_6:count_3\/main_3  macrocell114   2921   4171  492319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_0\/q
Path End       : \A_Sharp_6:count_2\/main_2
Capture Clock  : \A_Sharp_6:count_2\/clock_0
Path slack     : 492319p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_0\/q       macrocell117   1250   1250  479780  RISE       1
\A_Sharp_6:count_2\/main_2  macrocell115   2921   4171  492319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_0\/q
Path End       : \A_Sharp_6:count_1\/main_1
Capture Clock  : \A_Sharp_6:count_1\/clock_0
Path slack     : 492319p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_0\/q       macrocell117   1250   1250  479780  RISE       1
\A_Sharp_6:count_1\/main_1  macrocell116   2921   4171  492319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_0\/q
Path End       : \E_6:count_4\/main_4
Capture Clock  : \E_6:count_4\/clock_0
Path slack     : 492321p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_0\/q       macrocell139   1250   1250  479446  RISE       1
\E_6:count_4\/main_4  macrocell135   2919   4169  492321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_0\/q
Path End       : \E_6:count_5\/main_11
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 492321p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_0\/q        macrocell139   1250   1250  479446  RISE       1
\E_6:count_5\/main_11  macrocell134   2919   4169  492321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_0\/q
Path End       : \E_6:count_2\/main_11
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 492321p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_0\/q        macrocell139   1250   1250  479446  RISE       1
\E_6:count_2\/main_11  macrocell137   2919   4169  492321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_0\/q
Path End       : \E_6:count_0\/main_11
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 492321p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_0\/q        macrocell139   1250   1250  479446  RISE       1
\E_6:count_0\/main_11  macrocell139   2919   4169  492321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_10\/q
Path End       : \E_6:count_5\/main_1
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 492324p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_10\/q      macrocell129   1250   1250  478240  RISE       1
\E_6:count_5\/main_1  macrocell134   2916   4166  492324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_10\/q
Path End       : \E_6:count_2\/main_1
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 492324p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_10\/q      macrocell129   1250   1250  478240  RISE       1
\E_6:count_2\/main_1  macrocell137   2916   4166  492324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_10\/q
Path End       : \E_6:count_0\/main_1
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 492324p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_10\/q      macrocell129   1250   1250  478240  RISE       1
\E_6:count_0\/main_1  macrocell139   2916   4166  492324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_6\/q
Path End       : \F_Sharp_6:count_7\/main_1
Capture Clock  : \F_Sharp_6:count_7\/clock_0
Path slack     : 492348p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_6\/q       macrocell53   1250   1250  480582  RISE       1
\F_Sharp_6:count_7\/main_1  macrocell52   2892   4142  492348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_6\/q
Path End       : \F_Sharp_6:count_2\/main_5
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 492348p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_6\/q       macrocell53   1250   1250  480582  RISE       1
\F_Sharp_6:count_2\/main_5  macrocell57   2892   4142  492348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_6\/q
Path End       : \F_Sharp_6:count_1\/main_5
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 492348p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_6\/q       macrocell53   1250   1250  480582  RISE       1
\F_Sharp_6:count_1\/main_5  macrocell58   2892   4142  492348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_0\/q
Path End       : \F_Sharp_6:count_7\/main_7
Capture Clock  : \F_Sharp_6:count_7\/clock_0
Path slack     : 492349p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_0\/q       macrocell59   1250   1250  480583  RISE       1
\F_Sharp_6:count_7\/main_7  macrocell52   2891   4141  492349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_0\/q
Path End       : \F_Sharp_6:count_5\/main_5
Capture Clock  : \F_Sharp_6:count_5\/clock_0
Path slack     : 492349p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_0\/q       macrocell59   1250   1250  480583  RISE       1
\F_Sharp_6:count_5\/main_5  macrocell54   2891   4141  492349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_0\/q
Path End       : \F_Sharp_6:count_2\/main_11
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 492349p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_0\/q        macrocell59   1250   1250  480583  RISE       1
\F_Sharp_6:count_2\/main_11  macrocell57   2891   4141  492349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_0\/q
Path End       : \F_Sharp_6:count_1\/main_11
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 492349p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_0\/q        macrocell59   1250   1250  480583  RISE       1
\F_Sharp_6:count_1\/main_11  macrocell58   2891   4141  492349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_1\/q
Path End       : \A_Sharp_6:count_7\/main_6
Capture Clock  : \A_Sharp_6:count_7\/clock_0
Path slack     : 492350p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_1\/q       macrocell116   1250   1250  479815  RISE       1
\A_Sharp_6:count_7\/main_6  macrocell110   2890   4140  492350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_1\/q
Path End       : \A_Sharp_6:count_6\/main_5
Capture Clock  : \A_Sharp_6:count_6\/clock_0
Path slack     : 492350p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_1\/q       macrocell116   1250   1250  479815  RISE       1
\A_Sharp_6:count_6\/main_5  macrocell111   2890   4140  492350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_1\/q
Path End       : \A_Sharp_6:count_3\/main_2
Capture Clock  : \A_Sharp_6:count_3\/clock_0
Path slack     : 492351p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_1\/q       macrocell116   1250   1250  479815  RISE       1
\A_Sharp_6:count_3\/main_2  macrocell114   2889   4139  492351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_1\/q
Path End       : \A_Sharp_6:count_2\/main_1
Capture Clock  : \A_Sharp_6:count_2\/clock_0
Path slack     : 492351p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_1\/q       macrocell116   1250   1250  479815  RISE       1
\A_Sharp_6:count_2\/main_1  macrocell115   2889   4139  492351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_6\/q
Path End       : \F_Sharp_6:count_6\/main_5
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 492352p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_6\/q       macrocell53   1250   1250  480582  RISE       1
\F_Sharp_6:count_6\/main_5  macrocell53   2888   4138  492352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_6\/q
Path End       : \F_Sharp_6:count_0\/main_5
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 492352p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_6\/q       macrocell53   1250   1250  480582  RISE       1
\F_Sharp_6:count_0\/main_5  macrocell59   2888   4138  492352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_1\/q
Path End       : \A_Sharp_6:count_5\/main_10
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 492354p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_1\/q        macrocell116   1250   1250  479815  RISE       1
\A_Sharp_6:count_5\/main_10  macrocell112   2886   4136  492354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_1\/q
Path End       : \A_Sharp_6:count_4\/main_10
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 492354p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_1\/q        macrocell116   1250   1250  479815  RISE       1
\A_Sharp_6:count_4\/main_10  macrocell113   2886   4136  492354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_1\/q
Path End       : \A_Sharp_6:count_0\/main_10
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 492354p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_1\/q        macrocell116   1250   1250  479815  RISE       1
\A_Sharp_6:count_0\/main_10  macrocell117   2886   4136  492354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_0\/q
Path End       : \F_Sharp_6:count_6\/main_11
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 492356p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_0\/q        macrocell59   1250   1250  480583  RISE       1
\F_Sharp_6:count_6\/main_11  macrocell53   2884   4134  492356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_0\/q
Path End       : \F_Sharp_6:count_0\/main_11
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 492356p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_0\/q        macrocell59   1250   1250  480583  RISE       1
\F_Sharp_6:count_0\/main_11  macrocell59   2884   4134  492356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_6\/main_10
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 492405p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q        macrocell126   1250   1250  486128  RISE       1
\B_6:count_6\/main_10  macrocell122   2835   4085  492405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_3\/main_3
Capture Clock  : \B_6:count_3\/clock_0
Path slack     : 492405p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q       macrocell126   1250   1250  486128  RISE       1
\B_6:count_3\/main_3  macrocell125   2835   4085  492405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_2\/main_10
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 492405p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q        macrocell126   1250   1250  486128  RISE       1
\B_6:count_2\/main_10  macrocell126   2835   4085  492405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : Net_100/main_11
Capture Clock  : Net_100/clock_0
Path slack     : 492405p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q  macrocell126   1250   1250  486128  RISE       1
Net_100/main_11  macrocell118   2835   4085  492405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_7\/main_10
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 492405p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q        macrocell126   1250   1250  486128  RISE       1
\B_6:count_7\/main_10  macrocell121   2835   4085  492405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_4\/main_10
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 492405p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q        macrocell126   1250   1250  486128  RISE       1
\B_6:count_4\/main_10  macrocell124   2835   4085  492405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_7\/main_10
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 492431p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q        macrocell138   1250   1250  478835  RISE       1
\E_6:count_7\/main_10  macrocell132   2809   4059  492431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_6\/main_10
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 492431p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q        macrocell138   1250   1250  478835  RISE       1
\E_6:count_6\/main_10  macrocell133   2809   4059  492431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_3\/main_10
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 492431p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q        macrocell138   1250   1250  478835  RISE       1
\E_6:count_3\/main_10  macrocell136   2809   4059  492431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_9\/q
Path End       : \A_6:count_10\/main_1
Capture Clock  : \A_6:count_10\/clock_0
Path slack     : 492439p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_9\/clock_0                                      macrocell98         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\A_6:count_9\/q        macrocell98   1250   1250  478104  RISE       1
\A_6:count_10\/main_1  macrocell97   2801   4051  492439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_10\/clock_0                                     macrocell97         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_9\/q
Path End       : \A_6:count_6\/main_5
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 492444p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_9\/clock_0                                      macrocell98         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_9\/q       macrocell98    1250   1250  478104  RISE       1
\A_6:count_6\/main_5  macrocell101   2796   4046  492444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_4\/q
Path End       : \A_Sharp_6:count_7\/main_3
Capture Clock  : \A_Sharp_6:count_7\/clock_0
Path slack     : 492463p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_4\/q       macrocell113   1250   1250  479928  RISE       1
\A_Sharp_6:count_7\/main_3  macrocell110   2777   4027  492463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_4\/q
Path End       : \A_Sharp_6:count_6\/main_2
Capture Clock  : \A_Sharp_6:count_6\/clock_0
Path slack     : 492463p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_4\/q       macrocell113   1250   1250  479928  RISE       1
\A_Sharp_6:count_6\/main_2  macrocell111   2777   4027  492463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_4\/q
Path End       : \A_Sharp_6:count_5\/main_7
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 492475p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_4\/q       macrocell113   1250   1250  479928  RISE       1
\A_Sharp_6:count_5\/main_7  macrocell112   2765   4015  492475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_4\/q
Path End       : \A_Sharp_6:count_4\/main_7
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 492475p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_4\/q       macrocell113   1250   1250  479928  RISE       1
\A_Sharp_6:count_4\/main_7  macrocell113   2765   4015  492475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_4\/q
Path End       : \A_Sharp_6:count_0\/main_7
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 492475p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_4\/q       macrocell113   1250   1250  479928  RISE       1
\A_Sharp_6:count_0\/main_7  macrocell117   2765   4015  492475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_3\/q
Path End       : \B_6:count_6\/main_9
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 492544p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_3\/q       macrocell125   1250   1250  486001  RISE       1
\B_6:count_6\/main_9  macrocell122   2696   3946  492544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_3\/q
Path End       : \B_6:count_2\/main_9
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 492544p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_3\/q       macrocell125   1250   1250  486001  RISE       1
\B_6:count_2\/main_9  macrocell126   2696   3946  492544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_3\/q
Path End       : Net_100/main_10
Capture Clock  : Net_100/clock_0
Path slack     : 492558p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\B_6:count_3\/q  macrocell125   1250   1250  486001  RISE       1
Net_100/main_10  macrocell118   2682   3932  492558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_3\/q
Path End       : \B_6:count_7\/main_9
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 492558p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_3\/q       macrocell125   1250   1250  486001  RISE       1
\B_6:count_7\/main_9  macrocell121   2682   3932  492558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_3\/q
Path End       : \B_6:count_4\/main_9
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 492558p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_3\/q       macrocell125   1250   1250  486001  RISE       1
\B_6:count_4\/main_9  macrocell124   2682   3932  492558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_6\/q
Path End       : Net_100/main_7
Capture Clock  : Net_100/clock_0
Path slack     : 492566p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\B_6:count_6\/q  macrocell122   1250   1250  486016  RISE       1
Net_100/main_7   macrocell118   2674   3924  492566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_6\/q
Path End       : \B_6:count_7\/main_6
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 492566p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_6\/q       macrocell122   1250   1250  486016  RISE       1
\B_6:count_7\/main_6  macrocell121   2674   3924  492566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_6\/q
Path End       : \B_6:count_4\/main_6
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 492566p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_6\/q       macrocell122   1250   1250  486016  RISE       1
\B_6:count_4\/main_6  macrocell124   2674   3924  492566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_6\/q
Path End       : \B_6:count_6\/main_6
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 492571p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3919
-------------------------------------   ---- 
End-of-path arrival time (ps)           3919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_6\/q       macrocell122   1250   1250  486016  RISE       1
\B_6:count_6\/main_6  macrocell122   2669   3919  492571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_6\/q
Path End       : \B_6:count_2\/main_6
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 492571p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3919
-------------------------------------   ---- 
End-of-path arrival time (ps)           3919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_6\/q       macrocell122   1250   1250  486016  RISE       1
\B_6:count_2\/main_6  macrocell126   2669   3919  492571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_7\/q
Path End       : \A_6:count_6\/main_7
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 492608p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_7\/q       macrocell100   1250   1250  479749  RISE       1
\A_6:count_6\/main_7  macrocell101   2632   3882  492608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_10\/q
Path End       : \A_6:count_6\/main_4
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 492614p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_10\/clock_0                                     macrocell97         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_10\/q      macrocell97    1250   1250  477629  RISE       1
\A_6:count_6\/main_4  macrocell101   2626   3876  492614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_2\/q
Path End       : \G_6:count_6\/main_11
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 492615p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_2\/q        macrocell83   1250   1250  477706  RISE       1
\G_6:count_6\/main_11  macrocell79   2625   3875  492615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_2\/q
Path End       : \G_6:count_4\/main_11
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 492615p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_2\/q        macrocell83   1250   1250  477706  RISE       1
\G_6:count_4\/main_11  macrocell81   2625   3875  492615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_2\/q
Path End       : \G_6:count_3\/main_11
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 492615p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_2\/q        macrocell83   1250   1250  477706  RISE       1
\G_6:count_3\/main_11  macrocell82   2625   3875  492615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_2\/q
Path End       : \G_6:count_2\/main_11
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 492615p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_2\/q        macrocell83   1250   1250  477706  RISE       1
\G_6:count_2\/main_11  macrocell83   2625   3875  492615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_3\/q
Path End       : \G_6:count_6\/main_10
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 492620p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_3\/q        macrocell82   1250   1250  477712  RISE       1
\G_6:count_6\/main_10  macrocell79   2620   3870  492620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_3\/q
Path End       : \G_6:count_4\/main_10
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 492620p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_3\/q        macrocell82   1250   1250  477712  RISE       1
\G_6:count_4\/main_10  macrocell81   2620   3870  492620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_3\/q
Path End       : \G_6:count_3\/main_10
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 492620p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_3\/q        macrocell82   1250   1250  477712  RISE       1
\G_6:count_3\/main_10  macrocell82   2620   3870  492620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_3\/q
Path End       : \G_6:count_2\/main_10
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 492620p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_3\/q        macrocell82   1250   1250  477712  RISE       1
\G_6:count_2\/main_10  macrocell83   2620   3870  492620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \A_6:count_7\/main_1
Capture Clock  : \A_6:count_7\/clock_0
Path slack     : 492621p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70    1250   1250  479412  RISE       1
\A_6:count_7\/main_1  macrocell100   2619   3869  492621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \A_6:count_6\/main_1
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 492621p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70    1250   1250  479412  RISE       1
\A_6:count_6\/main_1  macrocell101   2619   3869  492621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_3\/q
Path End       : \E_6:count_7\/main_8
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 492622p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_3\/q       macrocell136   1250   1250  479514  RISE       1
\E_6:count_7\/main_8  macrocell132   2618   3868  492622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_3\/q
Path End       : \E_6:count_6\/main_8
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 492622p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_3\/q       macrocell136   1250   1250  479514  RISE       1
\E_6:count_6\/main_8  macrocell133   2618   3868  492622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_3\/q
Path End       : \E_6:count_3\/main_8
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 492622p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_3\/q       macrocell136   1250   1250  479514  RISE       1
\E_6:count_3\/main_8  macrocell136   2618   3868  492622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_5\/q
Path End       : \E_6:count_5\/main_6
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 492639p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_5\/q       macrocell134   1250   1250  479505  RISE       1
\E_6:count_5\/main_6  macrocell134   2601   3851  492639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_5\/q
Path End       : \E_6:count_2\/main_6
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 492639p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_5\/q       macrocell134   1250   1250  479505  RISE       1
\E_6:count_2\/main_6  macrocell137   2601   3851  492639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_5\/q
Path End       : \E_6:count_0\/main_6
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 492639p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_5\/q       macrocell134   1250   1250  479505  RISE       1
\E_6:count_0\/main_6  macrocell139   2601   3851  492639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_4\/q
Path End       : \E_6:count_5\/main_7
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 492644p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_4\/q       macrocell135   1250   1250  479504  RISE       1
\E_6:count_5\/main_7  macrocell134   2596   3846  492644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_4\/q
Path End       : \E_6:count_2\/main_7
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 492644p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_4\/q       macrocell135   1250   1250  479504  RISE       1
\E_6:count_2\/main_7  macrocell137   2596   3846  492644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_4\/q
Path End       : \E_6:count_0\/main_7
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 492644p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_4\/q       macrocell135   1250   1250  479504  RISE       1
\E_6:count_0\/main_7  macrocell139   2596   3846  492644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_8\/q
Path End       : \A_6:count_6\/main_6
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 492647p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_8\/clock_0                                      macrocell99         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_8\/q       macrocell99    1250   1250  483807  RISE       1
\A_6:count_6\/main_6  macrocell101   2593   3843  492647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_8\/q
Path End       : \A_6:count_10\/main_2
Capture Clock  : \A_6:count_10\/clock_0
Path slack     : 492649p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_8\/clock_0                                      macrocell99         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\A_6:count_8\/q        macrocell99   1250   1250  483807  RISE       1
\A_6:count_10\/main_2  macrocell97   2591   3841  492649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_10\/clock_0                                     macrocell97         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_8\/q
Path End       : \A_6:count_9\/main_1
Capture Clock  : \A_6:count_9\/clock_0
Path slack     : 492649p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_8\/clock_0                                      macrocell99         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\A_6:count_8\/q       macrocell99   1250   1250  483807  RISE       1
\A_6:count_9\/main_1  macrocell98   2591   3841  492649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_9\/clock_0                                      macrocell98         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_7\/q
Path End       : \G_6:count_7\/main_6
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 492664p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_7\/q       macrocell78   1250   1250  478363  RISE       1
\G_6:count_7\/main_6  macrocell78   2576   3826  492664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_7\/q
Path End       : \G_6:count_5\/main_6
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 492664p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_7\/q       macrocell78   1250   1250  478363  RISE       1
\G_6:count_5\/main_6  macrocell80   2576   3826  492664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_4\/q
Path End       : \A_6:count_5\/main_10
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 492703p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_4\/q        macrocell103   1250   1250  477547  RISE       1
\A_6:count_5\/main_10  macrocell102   2537   3787  492703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_4\/q
Path End       : \A_6:count_4\/main_10
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 492703p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_4\/q        macrocell103   1250   1250  477547  RISE       1
\A_6:count_4\/main_10  macrocell103   2537   3787  492703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_9\/q
Path End       : \A_Sharp_6:count_10\/main_1
Capture Clock  : \A_Sharp_6:count_10\/clock_0
Path slack     : 492935p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_9\/clock_0                                macrocell108        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_9\/q        macrocell108   1250   1250  479312  RISE       1
\A_Sharp_6:count_10\/main_1  macrocell107   2305   3555  492935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_8\/q
Path End       : \A_Sharp_6:count_10\/main_2
Capture Clock  : \A_Sharp_6:count_10\/clock_0
Path slack     : 492937p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_8\/clock_0                                macrocell109        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_8\/q        macrocell109   1250   1250  483772  RISE       1
\A_Sharp_6:count_10\/main_2  macrocell107   2303   3553  492937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_8\/q
Path End       : \A_Sharp_6:count_9\/main_1
Capture Clock  : \A_Sharp_6:count_9\/clock_0
Path slack     : 492937p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_8\/clock_0                                macrocell109        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_8\/q       macrocell109   1250   1250  483772  RISE       1
\A_Sharp_6:count_9\/main_1  macrocell108   2303   3553  492937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_9\/clock_0                                macrocell108        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_4\/q
Path End       : \G_6:count_6\/main_9
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 492941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_4\/q       macrocell81   1250   1250  477565  RISE       1
\G_6:count_6\/main_9  macrocell79   2299   3549  492941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_4\/q
Path End       : \G_6:count_4\/main_9
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 492941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_4\/q       macrocell81   1250   1250  477565  RISE       1
\G_6:count_4\/main_9  macrocell81   2299   3549  492941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_4\/q
Path End       : \G_6:count_3\/main_9
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 492941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_4\/q       macrocell81   1250   1250  477565  RISE       1
\G_6:count_3\/main_9  macrocell82   2299   3549  492941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_4\/q
Path End       : \G_6:count_2\/main_9
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 492941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_4\/q       macrocell81   1250   1250  477565  RISE       1
\G_6:count_2\/main_9  macrocell83   2299   3549  492941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_8\/q
Path End       : \B_6:count_9\/main_4
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 492945p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_8\/q       macrocell120   1250   1250  491873  RISE       1
\B_6:count_9\/main_4  macrocell119   2295   3545  492945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_8\/q
Path End       : \B_6:count_8\/main_4
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 492945p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_8\/q       macrocell120   1250   1250  491873  RISE       1
\B_6:count_8\/main_4  macrocell120   2295   3545  492945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_8\/q
Path End       : \B_6:count_5\/main_4
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 492945p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_8\/q       macrocell120   1250   1250  491873  RISE       1
\B_6:count_5\/main_4  macrocell123   2295   3545  492945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_100/q
Path End       : Net_100/main_3
Capture Clock  : Net_100/clock_0
Path slack     : 492995p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1

Data path
pin name        model name    delay     AT   slack  edge  Fanout
--------------  ------------  -----  -----  ------  ----  ------
Net_100/q       macrocell118   1250   1250  492995  RISE       1
Net_100/main_3  macrocell118   2245   3495  492995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_0/q
Path End       : C_1/main_0
Capture Clock  : C_1/clock_0
Path slack     : 991155p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      8942
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   1000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1005432

Launch Clock Arrival Time                      0
+ Clock path delay                      8942
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           14277
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_0/clock_0                                                   macrocell40      7942   8942  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_0/q       macrocell40   1250  10192  991155  RISE       1
C_1/main_0  macrocell44   4085  14277  991155  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_1/clock_0                                                   macrocell44      7942   8942  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_4/q
Path End       : C_5/main_0
Capture Clock  : C_5/clock_0
Path slack     : 991807p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      9750
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   1000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1006240

Launch Clock Arrival Time                      0
+ Clock path delay                      9750
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           14433
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_4/clock_0                                                   macrocell39      8750   9750  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_4/q       macrocell39   1250  11000  991807  RISE       1
C_5/main_0  macrocell41   3433  14433  991807  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_5/clock_0                                                   macrocell41      8750   9750  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_0/q
Path End       : C_4/main_0
Capture Clock  : C_4/clock_0
Path slack     : 991892p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      9750
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   1000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1006240

Launch Clock Arrival Time                      0
+ Clock path delay                      8942
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           14348
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_0/clock_0                                                   macrocell40      7942   8942  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_0/q       macrocell40   1250  10192  991155  RISE       1
C_4/main_0  macrocell39   4156  14348  991892  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_4/clock_0                                                   macrocell39      8750   9750  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_0/q
Path End       : C_5/main_1
Capture Clock  : C_5/clock_0
Path slack     : 991892p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      9750
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   1000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1006240

Launch Clock Arrival Time                      0
+ Clock path delay                      8942
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           14348
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_0/clock_0                                                   macrocell40      7942   8942  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_0/q       macrocell40   1250  10192  991155  RISE       1
C_5/main_1  macrocell41   4156  14348  991892  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_5/clock_0                                                   macrocell41      8750   9750  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_0/q
Path End       : C_3/main_0
Capture Clock  : C_3/clock_0
Path slack     : 991892p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      9750
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   1000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1006240

Launch Clock Arrival Time                      0
+ Clock path delay                      8942
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           14348
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_0/clock_0                                                   macrocell40      7942   8942  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_0/q       macrocell40   1250  10192  991155  RISE       1
C_3/main_0  macrocell42   4156  14348  991892  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_3/clock_0                                                   macrocell42      8750   9750  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_0/q
Path End       : C_2/main_0
Capture Clock  : C_2/clock_0
Path slack     : 991892p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      9750
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   1000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1006240

Launch Clock Arrival Time                      0
+ Clock path delay                      8942
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           14348
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_0/clock_0                                                   macrocell40      7942   8942  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_0/q       macrocell40   1250  10192  991155  RISE       1
C_2/main_0  macrocell43   4156  14348  991892  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_2/clock_0                                                   macrocell43      8750   9750  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_1/q
Path End       : C_4/main_3
Capture Clock  : C_4/clock_0
Path slack     : 992002p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      9750
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   1000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1006240

Launch Clock Arrival Time                      0
+ Clock path delay                      8942
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           14238
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_1/clock_0                                                   macrocell44      7942   8942  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_1/q       macrocell44   1250  10192  992002  RISE       1
C_4/main_3  macrocell39   4047  14238  992002  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_4/clock_0                                                   macrocell39      8750   9750  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_1/q
Path End       : C_5/main_4
Capture Clock  : C_5/clock_0
Path slack     : 992002p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      9750
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   1000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1006240

Launch Clock Arrival Time                      0
+ Clock path delay                      8942
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           14238
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_1/clock_0                                                   macrocell44      7942   8942  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_1/q       macrocell44   1250  10192  992002  RISE       1
C_5/main_4  macrocell41   4047  14238  992002  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_5/clock_0                                                   macrocell41      8750   9750  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_1/q
Path End       : C_3/main_2
Capture Clock  : C_3/clock_0
Path slack     : 992002p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      9750
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   1000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1006240

Launch Clock Arrival Time                      0
+ Clock path delay                      8942
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           14238
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_1/clock_0                                                   macrocell44      7942   8942  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_1/q       macrocell44   1250  10192  992002  RISE       1
C_3/main_2  macrocell42   4047  14238  992002  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_3/clock_0                                                   macrocell42      8750   9750  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_1/q
Path End       : C_2/main_1
Capture Clock  : C_2/clock_0
Path slack     : 992002p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      9750
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   1000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1006240

Launch Clock Arrival Time                      0
+ Clock path delay                      8942
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           14238
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_1/clock_0                                                   macrocell44      7942   8942  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_1/q       macrocell44   1250  10192  992002  RISE       1
C_2/main_1  macrocell43   4047  14238  992002  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_2/clock_0                                                   macrocell43      8750   9750  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_2/q
Path End       : C_4/main_2
Capture Clock  : C_4/clock_0
Path slack     : 993001p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      9750
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   1000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1006240

Launch Clock Arrival Time                      0
+ Clock path delay                      9750
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           13239
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_2/clock_0                                                   macrocell43      8750   9750  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_2/q       macrocell43   1250  11000  993001  RISE       1
C_4/main_2  macrocell39   2239  13239  993001  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_4/clock_0                                                   macrocell39      8750   9750  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_2/q
Path End       : C_5/main_3
Capture Clock  : C_5/clock_0
Path slack     : 993001p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      9750
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   1000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1006240

Launch Clock Arrival Time                      0
+ Clock path delay                      9750
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           13239
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_2/clock_0                                                   macrocell43      8750   9750  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_2/q       macrocell43   1250  11000  993001  RISE       1
C_5/main_3  macrocell41   2239  13239  993001  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_5/clock_0                                                   macrocell41      8750   9750  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_2/q
Path End       : C_3/main_1
Capture Clock  : C_3/clock_0
Path slack     : 993001p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      9750
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   1000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1006240

Launch Clock Arrival Time                      0
+ Clock path delay                      9750
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           13239
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_2/clock_0                                                   macrocell43      8750   9750  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_2/q       macrocell43   1250  11000  993001  RISE       1
C_3/main_1  macrocell42   2239  13239  993001  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_3/clock_0                                                   macrocell42      8750   9750  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_3/q
Path End       : C_4/main_1
Capture Clock  : C_4/clock_0
Path slack     : 993001p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      9750
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   1000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1006240

Launch Clock Arrival Time                      0
+ Clock path delay                      9750
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           13239
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_3/clock_0                                                   macrocell42      8750   9750  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_3/q       macrocell42   1250  11000  993001  RISE       1
C_4/main_1  macrocell39   2239  13239  993001  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_4/clock_0                                                   macrocell39      8750   9750  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_3/q
Path End       : C_5/main_2
Capture Clock  : C_5/clock_0
Path slack     : 993001p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      9750
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   1000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1006240

Launch Clock Arrival Time                      0
+ Clock path delay                      9750
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           13239
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_3/clock_0                                                   macrocell42      8750   9750  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_3/q       macrocell42   1250  11000  993001  RISE       1
C_5/main_2  macrocell41   2239  13239  993001  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_5/clock_0                                                   macrocell41      8750   9750  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

