// Seed: 2272956905
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output id_4
);
  always @(posedge id_1) begin
    id_4 <= id_2;
    #1 begin
      id_3 <= 1;
      SystemTFIdentifier(id_2, .id_5(id_0), id_2, 1'b0, 1'h0, id_2, 1);
    end
    id_3 <= 1 + 1;
  end
endmodule
