$date
	Wed Oct 29 16:29:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module shift_rows_tb $end
$var wire 128 ! state_out [127:0] $end
$var reg 128 " expected_state_out [127:0] $end
$var reg 128 # state_in [127:0] $end
$scope module dut $end
$var wire 128 $ state_in [127:0] $end
$var wire 128 % state_out [127:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11010100101111110101110100110000111000001011010001010010101011101011100001000001000100011111000100011110001001111001100011100101 %
b11010100001001110001000110101110111000001011111110011000111100011011100010110100010111011110010100011110010000010101001000110000 $
b11010100001001110001000110101110111000001011111110011000111100011011100010110100010111011110010100011110010000010101001000110000 #
b11010100101111110101110100110000111000001011010001010010101011101011100001000001000100011111000100011110001001111001100011100101 "
b11010100101111110101110100110000111000001011010001010010101011101011100001000001000100011111000100011110001001111001100011100101 !
$end
#10
