/*
 * Routines for implementing the MIPS instruction set.
 *
 * Copyright (C) 1993 by Jack E. Veenstra (veenstra@cs.rochester.edu)
 * 
 * This file is part of MINT, a MIPS code interpreter and event generator
 * for parallel programs.
 * 
 * MINT is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 1, or (at your option)
 * any later version.
 * 
 * MINT is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 * 
 * You should have received a copy of the GNU General Public License
 * along with MINT; see the file COPYING.  If not, write to
 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
 */

#include <stdio.h>
#include <stdlib.h>
#include <set>
#include <iostream>

#include "icode.h"
#include "ThreadContext.h"
#if (defined TM)
#include "transContext.h"
#include "transReport.h"
#include "transCoherence.h"
#endif
#include "globals.h"
#include "opcodes.h"
#include "mendian.h"

#if ( defined(TASKSCALAR))
int rsesc_exception(int pid);
int rsesc_is_safe(int pid);
int rsesc_become_safe(int pid);
#endif

#if (defined TM)
bool seqential;

//mem tests -- kelly
extern std::map<RAddr, std::vector<size_t> > memAccesses;
extern std::map<RAddr, std::vector<size_t> >::const_iterator memIter;
#endif

/* opcode functions in alphabetical order (more or less) */

M4_IN(add_op,
{
    int val;

    val = pthread->getREG(picode, RS) + pthread->getREG(picode, RT);
#ifdef OVERFLOW_CHK
    /* need to check for overflow here */
#endif

    pthread->setREG(picode, RD, val);
})

M4_IN(addi_op,
{
    int val;

    val = pthread->getREG(picode, RS) + picode->immed;
#ifdef OVERFLOW_CHK
    /* need to check for overflow here */
#endif

    pthread->setREG(picode, RT, val);
})

M4_IN(addiu_op,
{
  pthread->setREG(picode, RT, pthread->getREG(picode, RS) + picode->immed);
})

M4_IN(sp_over_op,
{
  pthread->setREGNUM(29, pthread->getREG(picode, RS) + picode->immed);
  if(pthread->getStkPtr()<pthread->getStackTop()){
#ifdef TASKSCALAR
    if(!rsesc_is_safe(pthread->getPid())) {
      rsesc_exception(pthread->getPid());
#ifdef TS_CAVA
      rsesc_become_safe(pthread->getPid());
#endif
    } else {
#endif
      fprintf(stderr, "stack overflow at instruction 0x%x sp v=0x%x p=0x%x stack top=0x%x\n", picode->addr
	      ,pthread->virt2real(pthread->getStkPtr())
                      ,pthread->getREGNUM(29)
                      ,pthread->getStackTop());
      fprintf(stderr, "Increase the stack size with the `-k' option.\n");
      exit(1);
#ifdef TASKSCALAR
    }
#endif
  }
})

M4_IN(li_op,
{
  pthread->setREG(picode, RT, picode->immed);
})

M4_IN(addiu_xx_op,
{
  pthread->setREG(picode, RT, pthread->getREG(picode, RT) + picode->immed);
})

M4_IN(addu_op,
{
  pthread->setREG(picode, RD, pthread->getREG(picode, RS) + pthread->getREG(picode, RT));
})

M4_IN(move_op,
{
  pthread->setREG(picode, RD, pthread->getREG(picode, RS));
})

M4_IN(move0_op,
{
  pthread->setREG(picode, RD, 0);
})

M4_IN(and_op,
{
  pthread->setREG(picode, RD, pthread->getREG(picode, RS) & pthread->getREG(picode, RT));
})

M4_IN(andi_op,
{
  pthread->setREG(picode, RT, pthread->getREG(picode, RS) & (unsigned short) picode->immed);
})

M4_IN(beq_op,
{
  if (pthread->getREG(picode, RS) == pthread->getREG(picode, RT))
    pthread->setTarget(picode->target);
  else
    pthread->setTarget(picode->not_taken);
})

M4_IN(b_op,
{
    pthread->setTarget(picode->target);
})

M4_IN(beq0_op,
{
    if (pthread->getREG(picode, RS) == 0)
        pthread->setTarget(picode->target);
    else
        pthread->setTarget(picode->not_taken);
})

M4_IN(beql_op,
{
    /* R4000 instruction */
    if (pthread->getREG(picode, RS) == pthread->getREG(picode, RT))
        pthread->setTarget(picode->target);
    else {
        /* The conditional branch is not taken, so nullify the branch delay
         * slot instruction, but still count one cycle for the cost.
         */
        return picode->not_taken;
    }
})

M4_IN(bgez_op,
{
    if (pthread->getREG(picode, RS) >= 0)
        pthread->setTarget(picode->target);
    else
        pthread->setTarget(picode->not_taken);
})

M4_IN(bgezal_op,
{
    /* The return location is unconditionally copied to r31 */
  pthread->setREGNUM(31, icode2addr(picode->not_taken));
  if (pthread->getREG(picode, RS) >= 0)
    pthread->setTarget(picode->target);
  else
    pthread->setTarget(picode->not_taken);
})

M4_IN(bgezall_op,
{
  /* The return location is unconditionally copied to r31 */
  pthread->setREGNUM(31, icode2addr(picode->not_taken));
  if (pthread->getREG(picode, RS) >= 0)
    pthread->setTarget(picode->target);
  else {
    /* The conditional branch is not taken, so nullify the branch delay
     * slot instruction, but still count one cycle for the cost.
     */
    return picode->not_taken;
  }
})

M4_IN(bgezl_op,
{
    if (pthread->getREG(picode, RS) >= 0)
        pthread->setTarget(picode->target);
    else {
        /* The conditional branch is not taken, so nullify the branch delay
         * slot instruction, but still count one cycle for the cost.
         */
        return picode->not_taken;
    }
})

M4_IN(bgtz_op,
{
    if (pthread->getREG(picode, RS) > 0)
        pthread->setTarget(picode->target);
    else
        pthread->setTarget(picode->not_taken);
})

M4_IN(bgtzl_op,
{
    if (pthread->getREG(picode, RS) > 0)
        pthread->setTarget(picode->target);
    else {
        /* The conditional branch is not taken, so nullify the branch delay
         * slot instruction, but still count one cycle for the cost.
         */
        return picode->not_taken;
    }
})

M4_IN(blez_op,
{
    if (pthread->getREG(picode, RS) <= 0)
        pthread->setTarget(picode->target);
    else
        pthread->setTarget(picode->not_taken);
})

M4_IN(blezl_op,
{
    if (pthread->getREG(picode, RS) <= 0)
        pthread->setTarget(picode->target);
    else {
        /* The conditional branch is not taken, so nullify the branch delay
         * slot instruction, but still count one cycle for the cost.
         */
        return picode->not_taken;
    }
})

M4_IN(bltz_op,
{
    if (pthread->getREG(picode, RS) < 0)
        pthread->setTarget(picode->target);
    else
        pthread->setTarget(picode->not_taken);
})

M4_IN(bltzal_op,
{
  /* The return location is unconditionally copied to r31 */
  pthread->setREGNUM(31, icode2addr(picode->not_taken));
  if (pthread->getREG(picode, RS) < 0)
    pthread->setTarget(picode->target);
  else
    pthread->setTarget(picode->not_taken);
})

M4_IN(bltzall_op,
{
  /* The return location is unconditionally copied to r31 */
  pthread->setREGNUM(31, icode2addr(picode->not_taken));
  if (pthread->getREG(picode, RS) < 0)
    pthread->setTarget(picode->target);
  else {
    /* The conditional branch is not taken, so nullify the branch delay
     * slot instruction, but still count one cycle for the cost.
     */
    return picode->not_taken;
  }
})

M4_IN(bltzl_op,
{
    if (pthread->getREG(picode, RS) < 0)
        pthread->setTarget(picode->target);
    else {
        /* The conditional branch is not taken, so nullify the branch delay
         * slot instruction, but still count one cycle for the cost.
         */
        return picode->not_taken;
    }
})

M4_IN(bne_op,
{
    if (pthread->getREG(picode, RS) != pthread->getREG(picode, RT))
        pthread->setTarget(picode->target);
    else
        pthread->setTarget(picode->not_taken);
})

M4_IN(bne0_op,
{
    if (pthread->getREG(picode, RS) != 0)
        pthread->setTarget(picode->target);
    else
        pthread->setTarget(picode->not_taken);
})

M4_IN(bnel_op,
{
    /* R4000 instruction */
    if (pthread->getREG(picode, RS) != pthread->getREG(picode, RT))
        pthread->setTarget(picode->target);
    else {
        /* The conditional branch is not taken, so nullify the branch delay
         * slot instruction, but still count one cycle for the cost.
         */
        return picode->not_taken;
    }
})

M4_IN(break_op,
{

#ifdef TASKSCALAR
    if(!rsesc_is_safe(pthread->getPid())) {
        rsesc_exception(pthread->getPid());
    } else
#endif
    fatal("break instruction at 0x%x (division by zero?)\n", picode->addr);

})

M4_IN(cache_op,
{
    fatal("cache: not yet implemented\n");
})

M4_IN(div_op,
{
#ifdef TASKSCALAR
  if(pthread->getREG(picode, RT) == 0) {
      rsesc_exception(pthread->getPid());
      pthread->setREG(picode, RT, 0);
  } else 
#endif
  mips_div(pthread->getREG(picode, RS), pthread->getREG(picode, RT), &(pthread->lo), &(pthread->hi));
})

M4_IN(divu_op,
{
#ifdef TASKSCALAR
        if(((unsigned int) pthread->getREG(picode, RT)) == 0) {
      rsesc_exception(pthread->getPid());
      pthread->setREG(picode, RT, 0);
   } else 
#endif
         mips_divu((unsigned int) pthread->getREG(picode, RS),
                (unsigned int) pthread->getREG(picode, RT),
      &(pthread->lo), &(pthread->hi));
})

M4_IN(j_op,
{
  pthread->setTarget(picode->target);
})

M4_IN(jal_op,
{
  pthread->setREGNUM(31, picode->addr + 8);
          
  pthread->setTarget(picode->target);
})

M4_IN(jalr_op,
{
    icode_ptr iaddr;

    pthread->setREG(picode, RD, picode->addr + 8);

#if (defined(TASKSCALAR))
    if (pthread->getREG(picode, RS) & 0x3
        ||
         pthread->getREG(picode, RS) < Text_start 
        || pthread->getREG(picode, RS) >= (Text_end + 4 * EXTRA_ICODES)) {
#ifdef DEBUG
      fprintf(stderr,"Jump to hell 0x%x target 0x%x\n",picode->addr, pthread->getREG(picode, RS));
#endif
      rsesc_exception(pthread->getPid());
#ifdef TS_CAVA
      rsesc_become_safe(pthread->getPid());
#endif
      iaddr = picode;
    }else{
      iaddr = addr2icode(pthread->getREG(picode, RS));
    }
#else
#ifdef ADDRESS_CHK
    if (pthread->getREG(picode, RS) & 0x3)
        address_exception_op(picode, pthread);
#endif
#ifdef DEBUG
         if ((signed int) pthread->getREG(picode, RS) >= (Text_end + 4 * EXTRA_ICODES)) {
        fatal("target address (0x%x) of jalr instruction at addr 0x%x is past end of text.\n",
              pthread->getREG(picode, RS), picode->addr);
    }
#endif

    iaddr = addr2icode(pthread->getREG(picode, RS));
#endif

    pthread->setTarget(iaddr);
})


M4_IN(jr_op,
{
    icode_ptr iaddr;

#if (defined(TASKSCALAR))
    if (pthread->getREG(picode, RS) & 0x3
        ||
         pthread->getREG(picode, RS) < Text_start 
        || pthread->getREG(picode, RS) >= (Text_end + 4 * EXTRA_ICODES)) {
#ifdef DEBUG
      fprintf(stderr,"Jump to hell 0x%x target 0x%x\n",picode->addr, pthread->getREG(picode, RS));
#endif
      rsesc_exception(pthread->getPid());
#ifdef TS_CAVA
      rsesc_become_safe(pthread->getPid());
#endif
      iaddr = picode;
    }else{
      iaddr = addr2icode(pthread->getREG(picode, RS));
    }
#else
#ifdef ADDRESS_CHK
    if (pthread->getREG(picode, RS) & 0x3)
        address_exception_op(picode, pthread);
#endif
#ifdef DEBUG
         if ((signed int) pthread->getREG(picode, RS) >= (Text_end + 4 * EXTRA_ICODES)) {
        fatal("target address (0x%x) of jr instruction at addr 0x%x is past end of text.\n",
              pthread->getREG(picode, RS), picode->addr);
    }
#endif
    iaddr = addr2icode(pthread->getREG(picode, RS));
#endif

    pthread->setTarget(iaddr);
})

M4_BREAD(lb_op, pthread->getREG(picode, RT),
{
#if (defined TM)

  if(pthread->tmDepth > 0)
  {
      seqential = 0;            //tx

    ID(

       if(pthread->tmDebugTrace){
        fprintf(tmReport->getOutfile(),
                "<Trans> memDebg: %d  LB\tRADDR: %#10x\tTRANS: %#10x\tACTUAL: %#10x\n",pthread->pid,
                raddr,pthread->transContext->cacheLB(raddr),(int) *(signed char *) raddr);
       }

      if(pthread->tmDebug == 1)
      {
        pthread->setREG(picode, RT, (int) *(signed char *) raddr);
      }
      else
      {
    )
      pthread->transContext->cacheLB(pthread,picode,raddr);

    ID(})
  }
  else
  {
    seqential = 1;
    pthread->setREG(picode, RT, (int) *(signed char *) raddr);
  }

   memIter =  memAccesses.find(raddr);

   if(memIter == memAccesses.end())             //If at the end of the map, then it does not exist & need to create new
   {
      //create two entries in the vector -- 0 for seq, 1 for trans
      memAccesses[raddr].push_back(0);
      memAccesses[raddr].push_back(0);

      if(seqential == true)
         memAccesses[raddr][0] = 1;
      else
         memAccesses[raddr][1] = 1;
   } 
   else                                         //Otherwise it already exists somewhere
   {
      if(seqential == true)
         memAccesses[raddr][0] = memAccesses[raddr][0] + 1;
      else
         memAccesses[raddr][1] = memAccesses[raddr][1] + 1;
   }

#else
    /* read value from memory */
  pthread->setREG(picode, RT, (int) *(signed char *) raddr);

#endif

#if (defined TM)
    if(pthread->tmAborting)
    {
      pthread->tmAborting = 0;
      return pthread->picode;
    }
    else if(pthread->tmNacking)
    {
      return pthread->transContext->nackInstruction;
    }
#endif

})

M4_BREAD(lbu_op, pthread->getREG(picode, RT),
{
#if (defined TM)

  if(pthread->tmDepth > 0)
  {
       
       seqential = 0;

    ID(

       if(pthread->tmDebugTrace){
              fprintf(tmReport->getOutfile(),
                      "<Trans> memDebg: %d  LUB\tRADDR: %#10x\tTRANS: %#10x\tACTUAL: %#10x\n",pthread->pid,
                      raddr,pthread->transContext->cacheLUB(raddr),(int) *(unsigned char *) raddr);
       }

    
      if(pthread->tmDebug == 1)
      {
        pthread->setREG(picode, RT, (int) *(unsigned char *) raddr);
      }
      else
      {
   )   
        pthread->transContext->cacheLUB(pthread, picode, raddr);

   ID(})
  }
  else
{
    pthread->setREG(picode, RT, (int) *(unsigned char *) raddr);
    
    seqential = 1;
}

   memIter =  memAccesses.find(raddr);

   if(memIter == memAccesses.end())             //If at the end of the map, then it does not exist & need to create new
   {
      //create two entries in the vector -- 0 for seq, 1 for trans
      memAccesses[raddr].push_back(0);
      memAccesses[raddr].push_back(0);

      if(seqential == true)
         memAccesses[raddr][0] = 1;
      else
         memAccesses[raddr][1] = 1;
   } 
   else                                         //Otherwise it already exists somewhere
   {
      if(seqential == true)
         memAccesses[raddr][0] = memAccesses[raddr][0] + 1;
      else
         memAccesses[raddr][1] = memAccesses[raddr][1] + 1;
   }
#else

    /* read value from memory */
  pthread->setREG(picode, RT, (int) *(unsigned char *) raddr);

#endif

#if (defined TM)
    if(pthread->tmAborting)
    {
      pthread->tmAborting = 0;
      return pthread->picode;
    }
    else if(pthread->tmNacking)
    {
      return pthread->transContext->nackInstruction;
    }
#endif

})

M4_DREAD(ldc1_op, pthread->getDP(picode, ICODEFT),
{
#ifdef ADDRESS_CHK
    if (raddr & 7)
        address_exception_op(picode, pthread);
#endif

#if (defined TM)
  if(pthread->tmDepth > 0)
  {
      
      seqential = 0;

    ID(

      if(pthread->tmDebugTrace){
        unsigned long long v1 = SWAP_LONG(*(unsigned long long *)(double *) raddr);
        double pos = *(double *)&v1;
        unsigned char* aRawBinary = reinterpret_cast<unsigned char*>(&pos);
        double tpos = pthread->transContext->cacheLDFP(raddr);
        unsigned char* tRawBinary = reinterpret_cast<unsigned char*>(&tpos);
        fprintf(tmReport->getOutfile(),
                "<Trans> memDebg: %d  LDFP\tRADDR: %#10x\tTRANS: 0x%02x%02x%02x%02x%02x%02x%02x%02x\tACTUAL: 0x%02x%02x%02x%02x%02x%02x%02x%02x\n",pthread->pid,
                raddr, tRawBinary[0],tRawBinary[1], tRawBinary[2], tRawBinary[3],tRawBinary[4],tRawBinary[5], tRawBinary[6], tRawBinary[7],
                aRawBinary[0], aRawBinary[1], aRawBinary[2], aRawBinary[3],aRawBinary[4],aRawBinary[5],aRawBinary[6],aRawBinary[7]);
      }
     

      if(pthread->tmDebug == 1)
      {
        pthread->setDPFromMem(picode, ICODEFT, (double *) raddr);
      }
      else
      {
    )
        pthread->transContext->cacheLDFP(pthread, picode, raddr);
    
    ID(})
    
  }
  else
{
    pthread->setDPFromMem(picode, ICODEFT, (double *) raddr);
    
    seqential = 1;
}

   memIter =  memAccesses.find(raddr);

   if(memIter == memAccesses.end())             //If at the end of the map, then it does not exist & need to create new
   {
      //create two entries in the vector -- 0 for seq, 1 for trans
      memAccesses[raddr].push_back(0);
      memAccesses[raddr].push_back(0);

      if(seqential == true)
         memAccesses[raddr][0] = 1;
      else
         memAccesses[raddr][1] = 1;
   } 
   else                                         //Otherwise it already exists somewhere
   {
      if(seqential == true)
         memAccesses[raddr][0] = memAccesses[raddr][0] + 1;
      else
         memAccesses[raddr][1] = memAccesses[raddr][1] + 1;
   }
#else
  
    /* read value from memory */
    pthread->setDPFromMem(picode, ICODEFT, (double *) raddr);

#endif


#if (defined TM)
    if(pthread->tmAborting)
    {
      pthread->tmAborting = 0;
      return pthread->picode;
    }
    else if(pthread->tmNacking)
    {
      return pthread->transContext->nackInstruction;
    }
#endif
})

M4_READ(ldc2_op, pthread->getREG(picode, RT),
{
    fatal("ldc2: not yet implemented\n");
})

M4_READ(ldc3_op, pthread->getREG(picode, RT),
{
    fatal("ldc3: not yet implemented\n");
})

M4_SREAD(lh_op, pthread->getREG(picode, RT),
{
#ifdef ADDRESS_CHK
  if (raddr & 1)
    address_exception_op(picode, pthread);
#endif

#if (defined TM)
  if(pthread->tmDepth > 0)
  {
       
       seqential = 0;

    ID(
       if(pthread->tmDebugTrace){

          unsigned short val = *(unsigned short *) raddr;
          val = SWAP_SHORT(val);
      
          fprintf(tmReport->getOutfile(),
                  "<Trans> memDebg: %d  LHW\tRADDR: %#10x\tTRANS: %#10x\tACTUAL: %#10x\n",pthread->pid,
                  raddr,pthread->transContext->cacheLHW(raddr),*(signed short *)&val);
       }
    
      if(pthread->tmDebug == 1)
      {
        unsigned short val = *(unsigned short *) raddr;
        val = SWAP_SHORT(val);
        pthread->setREG(picode, RT, *(signed short *)&val);
      }
      else
      {
    )
        pthread->transContext->cacheLHW(pthread, picode, raddr);
    
    ID(})
  }
  else{
   
   seqential = 1;
      

#ifdef LENDIAN
{
  
  unsigned short val = *(unsigned short *) raddr;
  val = SWAP_SHORT(val);

  pthread->setREG(picode, RT, *(signed short *)&val);
}
#else
 pthread->setREG(picode, RT, (int ) *(signed short *) raddr);
#endif
}
memIter =  memAccesses.find(raddr);

   if(memIter == memAccesses.end())             //If at the end of the map, then it does not exist & need to create new
   {
      //create two entries in the vector -- 0 for seq, 1 for trans
      memAccesses[raddr].push_back(0);
      memAccesses[raddr].push_back(0);

      if(seqential == true)
         memAccesses[raddr][0] = 1;
      else
         memAccesses[raddr][1] = 1;
   } 
   else                                         //Otherwise it already exists somewhere
   {
      if(seqential == true)
         memAccesses[raddr][0] = memAccesses[raddr][0] + 1;
      else
         memAccesses[raddr][1] = memAccesses[raddr][1] + 1;
   }
  
#else
  
#ifdef LENDIAN
{
  
  unsigned short val = *(unsigned short *) raddr;
  val = SWAP_SHORT(val);

  pthread->setREG(picode, RT, *(signed short *)&val);
}
#else
 pthread->setREG(picode, RT, (int ) *(signed short *) raddr);
#endif

#endif


#if (defined TM)
    if(pthread->tmAborting)
    {
      pthread->tmAborting = 0;
      return pthread->picode;
    }
    else if(pthread->tmNacking)
    {
      return pthread->transContext->nackInstruction;
    }
#endif
})

M4_SREAD(lhu_op, pthread->getREG(picode, RT),
{
#ifdef ADDRESS_CHK
  if (raddr & 1)
    address_exception_op(picode, pthread);
#endif


#if (defined TM)

  if(pthread->tmDepth > 0)
  {
    
    seqential = 0;

    ID(
       if(pthread->tmDebugTrace){

          fprintf(tmReport->getOutfile(),
                  "<Trans> memDebg: %d  LUH\tRADDR: %#10x\tTRANS: %#10x\tACTUAL: %#10x\n",pthread->pid,
                  raddr,pthread->transContext->cacheLUH(raddr),SWAP_SHORT((int ) *(unsigned short *) raddr));
       }
    
      if(pthread->tmDebug == 1)
      {
        pthread->setREG(picode, RT, (int ) *(unsigned short *) raddr);
        pthread->setREG(picode, RT, SWAP_SHORT(pthread->getREG(picode, RT)));
      }
      else
      {
    )
        pthread->transContext->cacheLUH(pthread, picode, raddr);
    
    ID(})
  }
  else{
    
    seqential = 1;

    pthread->setREG(picode, RT, (int ) *(unsigned short *) raddr);
    pthread->setREG(picode, RT, SWAP_SHORT(pthread->getREG(picode, RT)));
  }

memIter =  memAccesses.find(raddr);

   if(memIter == memAccesses.end())             //If at the end of the map, then it does not exist & need to create new
   {
      //create two entries in the vector -- 0 for seq, 1 for trans
      memAccesses[raddr].push_back(0);
      memAccesses[raddr].push_back(0);

      if(seqential == true)
         memAccesses[raddr][0] = 1;
      else
         memAccesses[raddr][1] = 1;
   } 
   else                                         //Otherwise it already exists somewhere
   {
      if(seqential == true)
         memAccesses[raddr][0] = memAccesses[raddr][0] + 1;
      else
         memAccesses[raddr][1] = memAccesses[raddr][1] + 1;
   }
#else

  pthread->setREG(picode, RT, (int ) *(unsigned short *) raddr);
#ifdef LENDIAN
  pthread->setREG(picode, RT, SWAP_SHORT(pthread->getREG(picode, RT)));
#endif
#endif

#if (defined TM)
    if(pthread->tmAborting)
    {
      pthread->tmAborting = 0;
      return pthread->picode;
    }
    else if(pthread->tmNacking)
    {
      return pthread->transContext->nackInstruction;
    }
#endif
})

M4_READ(ll_op, pthread->getREG(picode, RT),
{
#ifdef ADDRESS_CHK
  if (raddr & 3)
    address_exception_op(picode, pthread);
#endif

  #if (defined TM)
  if(pthread->tmDepth > 0)
  {
    fprintf(tmReport->getOutfile(),"!!!!!!!!!!! WE HAVE A LL HERE!!\n");			
    exit(1);
  }
#endif
  
  /* read value from memory */
  pthread->setREGFromMem(picode, RT, (int *) raddr);
})

M4_IN(lui_op,
{
  pthread->setREG(picode,RT,((IntRegValue)picode->immed)<<16);
})

M4_READ(lw_op, pthread->getREG(picode, RT),
{
#ifdef ADDRESS_CHK
  if (raddr & 3)
    address_exception_op(picode, pthread);
#endif

#if (defined TM)
  if (pthread->tmDepth > 0){
       
       seqential = 0;

    ID(
       if(pthread->tmDebugTrace){
         fprintf(tmReport->getOutfile(),
                 "<Trans> memDebg: %d  LW\tRADDR: %#10x\tTRANS: %#10x\tACTUAL: %#10x\n",pthread->pid,
                 raddr,pthread->transContext->cacheLW(raddr),SWAP_WORD(*(int *) raddr));
       }

      if(pthread->tmDebug == 1)
      {
        pthread->setREGFromMem(picode, RT, (int *) raddr);
      }
      else
      {
    )
      pthread->transContext->cacheLW(pthread, picode, raddr);

    ID(})
  }
  else
    {
    
    seqential = 1;

    pthread->setREGFromMem(picode, RT, (int *) raddr);
    }   
memIter =  memAccesses.find(raddr);

   if(memIter == memAccesses.end())             //If at the end of the map, then it does not exist & need to create new
   {
      //create two entries in the vector -- 0 for seq, 1 for trans
      memAccesses[raddr].push_back(0);
      memAccesses[raddr].push_back(0);

      if(seqential == true)
         memAccesses[raddr][0] = 1;
      else
         memAccesses[raddr][1] = 1;
   } 
   else                                         //Otherwise it already exists somewhere
   {
      if(seqential == true)
         memAccesses[raddr][0] = memAccesses[raddr][0] + 1;
      else
         memAccesses[raddr][1] = memAccesses[raddr][1] + 1;
   }
#else  
  /* read value from memory */
  pthread->setREGFromMem(picode, RT, (int *) raddr);
#endif

#if (defined TM)
    if(pthread->tmAborting)
    {
      pthread->tmAborting = 0;
      return pthread->picode;
    }
    else if(pthread->tmNacking)
    {
      return pthread->transContext->nackInstruction;
    }
#endif
  
})

M4_FREAD(lwc1_op, pthread->getFP(picode, ICODEFT),
{
#ifdef ADDRESS_CHK
  if (raddr & 3)
    address_exception_op(picode, pthread);
#endif

#if (defined TM)
{

 if (pthread->tmDepth > 0){
      
      seqential = 0;

    ID(  
      if(pthread->tmDebugTrace){
        unsigned int v1 = SWAP_WORD(*(unsigned int *)(float *) raddr);
        float pos = *(float *)&v1;
        unsigned char* aRawBinary = reinterpret_cast<unsigned char*>(&pos);
        float tpos = pthread->transContext->cacheLWFP(raddr);
        unsigned char* tRawBinary = reinterpret_cast<unsigned char*>(&tpos);

        fprintf(tmReport->getOutfile(),
                "<Trans> memDebg: %d  LWFP\tRADDR: %#10x\tTRANS: 0x%02x%02x%02x%02x\tACTUAL: 0x%02x%02x%02x%02x\n",pthread->pid,
                raddr, tRawBinary[0],tRawBinary[1], tRawBinary[2], tRawBinary[3],aRawBinary[0], aRawBinary[1], aRawBinary[2], aRawBinary[3]);
      }
      
      if(pthread->tmDebug == 1)
      {
        pthread->setFPFromMem(picode, ICODEFT, (float *) raddr);
      }
      else
      {
    )
        pthread->transContext->cacheLWFP(pthread, picode, raddr);
    ID(})
  }
  else
    {
    
    seqential = 1;

    pthread->setFPFromMem(picode, ICODEFT, (float *) raddr);
    }



}
memIter =  memAccesses.find(raddr);

   if(memIter == memAccesses.end())             //If at the end of the map, then it does not exist & need to create new
   {
      //create two entries in the vector -- 0 for seq, 1 for trans
      memAccesses[raddr].push_back(0);
      memAccesses[raddr].push_back(0);

      if(seqential == true)
         memAccesses[raddr][0] = 1;
      else
         memAccesses[raddr][1] = 1;
   } 
   else                                         //Otherwise it already exists somewhere
   {
      if(seqential == true)
         memAccesses[raddr][0] = memAccesses[raddr][0] + 1;
      else
         memAccesses[raddr][1] = memAccesses[raddr][1] + 1;
   }
#else
  /* read value from memory */
  pthread->setFPFromMem(picode, ICODEFT, (float *) raddr);
#endif

#if (defined TM)
    if(pthread->tmAborting)
    {
      pthread->tmAborting = 0;
      return pthread->picode;
    }
    else if(pthread->tmNacking)
    {
      return pthread->transContext->nackInstruction;
    }
#endif
  
})

M4_READ(lwc2_op, pthread->getWFP(picode, ICODEFT),
{
    fatal("lwc2: not yet implemented\n");
})

M4_READ(lwc3_op, pthread->getWFP(picode, ICODEFT),
{
    fatal("lwc3: not yet implemented\n");
})

M4_BREAD(lwl_op, pthread->getREG(picode, RT),
{
#if (defined TM)
  if(pthread->tmDepth > 0)
  {
    fprintf(tmReport->getOutfile(),"!!!!!!!!!!! WE HAVE A LWL HERE!!\n");
    exit(1);
  }
  
#endif
  /* read value from memory */
#ifdef LENDIAN
  pthread->setREG(picode, RT, mips_lwlLE(pthread->getREG(picode, RT), (char *)raddr));
#else
  pthread->setREG(picode, RT, mips_lwlBE(pthread->getREG(picode, RT), (char *)raddr));
#endif
})

M4_BREAD(lwr_op, pthread->getREG(picode, RT),
{
  #if (defined TM)
  if(pthread->tmDepth > 0)
  {
    fprintf(tmReport->getOutfile(),"!!!!!!!!!!! WE HAVE A LWR HERE!!\n");
    exit(1);
  }
  
#endif
  /* read value from memory */
#ifdef LENDIAN
  pthread->setREG(picode, RT, mips_lwrLE(pthread->getREG(picode, RT), (char *)raddr));
#else
  pthread->setREG(picode, RT, mips_lwrBE(pthread->getREG(picode, RT), (char *)raddr));
#endif
})

M4_IN(mfhi_op,
{
  pthread->setREG(picode, RD, pthread->hi);
})

M4_IN(mflo_op,
{
  pthread->setREG(picode, RD, pthread->lo);
})

M4_IN(mthi_op,
{
    pthread->hi = pthread->getREG(picode, RS);
})

M4_IN(mtlo_op,
{
    pthread->lo = pthread->getREG(picode, RS);
})

M4_IN(mult_op,
{
    mips_mult(pthread->getREG(picode, RS), pthread->getREG(picode, RT), &(pthread->lo), &(pthread->hi));
})

M4_IN(multu_op,
{
         mips_multu((unsigned int) pthread->getREG(picode, RS), (unsigned int) pthread->getREG(picode, RT),
                &(pthread->lo), &(pthread->hi));
})

M4_IN(nop_op,
{
})

M4_IN(nor_op,
{
  pthread->setREG(picode, RD, ~(pthread->getREG(picode, RS) | pthread->getREG(picode, RT)));
})

M4_IN(or_op,
{
  pthread->setREG(picode, RD, pthread->getREG(picode, RS) | pthread->getREG(picode, RT));
})

M4_IN(ori_op,
{
  pthread->setREG(picode, RT, pthread->getREG(picode, RS) | (unsigned short) picode->immed);
})

M4_WRITE(sb_op,
{
#if (defined TM)
  if(pthread->tmDepth > 0)
  {
       
       seqential = 0;

    ID(

       if(pthread->tmDebugTrace){
          fprintf(tmReport->getOutfile(),
                  "<Trans> memDebg: %d  SB\tRADDR: %#10x\tTRANS: %#10x\tACTUAL: %#10x\n",pthread->pid,
                  raddr,pthread->getREG(picode, RT),pthread->getREG(picode, RT));
       }

    
      if(pthread->tmDebug == 1){
        pthread->transContext->cacheSB(raddr,pthread->getREG(picode, RT));
        *(char *) raddr = pthread->getREG(picode, RT);
      }
      else
      {
    )
        pthread->transContext->cacheSB(pthread, picode, raddr,pthread->getREG(picode, RT));
    
    ID(})

  }
  else
    {
    
    seqential = 1;

    *(char *) raddr = pthread->getREG(picode, RT);
    }
memIter =  memAccesses.find(raddr);

   if(memIter == memAccesses.end())             //If at the end of the map, then it does not exist & need to create new
   {
      //create two entries in the vector -- 0 for seq, 1 for trans
      memAccesses[raddr].push_back(0);
      memAccesses[raddr].push_back(0);

      if(seqential == true)
         memAccesses[raddr][0] = 1;
      else
         memAccesses[raddr][1] = 1;
   } 
   else                                         //Otherwise it already exists somewhere
   {
      if(seqential == true)
         memAccesses[raddr][0] = memAccesses[raddr][0] + 1;
      else
         memAccesses[raddr][1] = memAccesses[raddr][1] + 1;
   }
#else
  
  *(char *) raddr = pthread->getREG(picode, RT);

#endif


#if (defined TM)
    if(pthread->tmAborting)
    {
      pthread->tmAborting = 0;
      return pthread->picode;
    }
    else if(pthread->tmNacking)
    {
      return pthread->transContext->nackInstruction;
    }
#endif
  
})

/* this needs to check if any other processor has written this address */
M4_WRITE(sc_op,
{
#ifdef ADDRESS_CHK
    if (raddr & 3)
        address_exception_op(picode, pthread);
#endif

    #if (defined TM)
  if(pthread->tmDepth > 0)
  {
    fprintf(tmReport->getOutfile(),"!!!!!!!!!!! WE HAVE A SC HERE!!\n");
    exit(1);
  }
  
#endif

    
    /* write value to memory */
#ifdef LENDIAN
         *(unsigned int *) raddr = SWAP_WORD(pthread->getREG(picode, RT));
#else
         *(int *) raddr = pthread->getREG(picode, RT);
#endif
})

M4_WRITE(sdc1_op,
{
#ifdef ADDRESS_CHK
    if (raddr & 7)
        address_exception_op(picode, pthread);
#endif
    


    /* write value to memory */
#ifdef LENDIAN
{
  I(sizeof(double)==sizeof(unsigned long long));
  unsigned long long v1;
  *((double *)&v1)=pthread->getDP(picode,ICODEFT);
  v1 = SWAP_LONG(v1);



#if (defined TM)
  if(pthread->tmDepth > 0)
  {
      
      seqential = 0;

    ID(

       
      if(pthread->tmDebug == 1)
      {
        pthread->transContext->cacheSDFP(raddr,v1);
        *((double *)raddr)=*((double *)&v1);
      }
      else
      {
    )
        pthread->transContext->cacheSDFP(pthread, picode, raddr,v1);

    ID(})
  }
  else
  {
    
    seqential = 1;

    *((double *)raddr)=*((double *)&v1);
  }
memIter =  memAccesses.find(raddr);

   if(memIter == memAccesses.end())             //If at the end of the map, then it does not exist & need to create new
   {
      //create two entries in the vector -- 0 for seq, 1 for trans
      memAccesses[raddr].push_back(0);
      memAccesses[raddr].push_back(0);

      if(seqential == true)
         memAccesses[raddr][0] = 1;
      else
         memAccesses[raddr][1] = 1;
   } 
   else                                         //Otherwise it already exists somewhere
   {
      if(seqential == true)
         memAccesses[raddr][0] = memAccesses[raddr][0] + 1;
      else
         memAccesses[raddr][1] = memAccesses[raddr][1] + 1;
   }
#else

  *((double *)raddr)=*((double *)&v1);
  
#endif

} 
#else
 *((double *)raddr)=pthread->getDP(picode, ICODEFT);
#endif

#if (defined TM)
    if(pthread->tmAborting)
    {
      pthread->tmAborting = 0;
      return pthread->picode;
    }
    else if(pthread->tmNacking)
    {
      return pthread->transContext->nackInstruction;
    }
#endif

})

M4_WRITE(sdc2_op,
{
    fatal("sdc2: not yet implemented\n");
})

M4_WRITE(sdc3_op,
{
  /* fatal("sdc3: not yet implemented\n"); DO NOTHING*/
})

M4_WRITE(sh_op,
{
#ifdef ADDRESS_CHK
    if (raddr & 1)
        address_exception_op(picode, pthread);
#endif

#if (defined TM)
  if(pthread->tmDepth > 0)
  {
       
       seqential = 0;

    ID(

       if(pthread->tmDebugTrace){
          fprintf(tmReport->getOutfile(),
                  "<Trans> memDebg: %d  SHW\tRADDR: %#10x\tTRANS: %#10x\tACTUAL: %#10x\n",pthread->pid,
                  raddr,SWAP_SHORT(pthread->getREG(picode, RT)),SWAP_SHORT(pthread->getREG(picode, RT)));
       }

    
      if(pthread->tmDebug == 1){
        pthread->transContext->cacheSHW(raddr,SWAP_SHORT(pthread->getREG(picode, RT)));
        *(unsigned short *) raddr = SWAP_SHORT(pthread->getREG(picode, RT));
      }
      else
      {
    )
        pthread->transContext->cacheSHW(pthread, picode, raddr,SWAP_SHORT(pthread->getREG(picode, RT)));
    
    ID(})

  }
  else
  {
    
    seqential = 1;

    *(unsigned short *) raddr = SWAP_SHORT(pthread->getREG(picode, RT));
  } 
memIter =  memAccesses.find(raddr);

   if(memIter == memAccesses.end())             //If at the end of the map, then it does not exist & need to create new
   {
      //create two entries in the vector -- 0 for seq, 1 for trans
      memAccesses[raddr].push_back(0);
      memAccesses[raddr].push_back(0);

      if(seqential == true)
         memAccesses[raddr][0] = 1;
      else
         memAccesses[raddr][1] = 1;
   } 
   else                                         //Otherwise it already exists somewhere
   {
      if(seqential == true)
         memAccesses[raddr][0] = memAccesses[raddr][0] + 1;
      else
         memAccesses[raddr][1] = memAccesses[raddr][1] + 1;
   }
#else
    
    /* write value to memory */
#ifdef LENDIAN
    *(unsigned short *) raddr = SWAP_SHORT(pthread->getREG(picode, RT));
#else
    *(short *) raddr = pthread->getREG(picode, RT);
#endif
#endif

#if (defined TM)
    if(pthread->tmAborting)
    {
      pthread->tmAborting = 0;
      return pthread->picode;
    }
    else if(pthread->tmNacking)
    {
      return pthread->transContext->nackInstruction;
    }
#endif
})

M4_IN(sll_op,
{
  pthread->setREG(picode, RD, pthread->getREG(picode, RT) << picode->args[SA]);
})

M4_IN(sllv_op,
{
  pthread->setREG(picode, RD, pthread->getREG(picode, RT) << (pthread->getREG(picode, RS) & 0x1f));
})

M4_IN(slt_op,
{
  pthread->setREG(picode, RD, pthread->getREG(picode, RS) < pthread->getREG(picode, RT));
})

M4_IN(slti_op,
{
  pthread->setREG(picode, RT, pthread->getREG(picode, RS) < picode->immed);
})

M4_IN(sltiu_op,
{
  pthread->setREG(picode, RT, (unsigned) pthread->getREG(picode, RS) < (unsigned) ((int) picode->immed));
})

M4_IN(sltu_op,
{
  pthread->setREG(picode, RD, (unsigned) pthread->getREG(picode, RS) < (unsigned) pthread->getREG(picode, RT));
})

M4_IN(sra_op,
{
  pthread->setREG(picode, RD, pthread->getREG(picode, RT) >> picode->args[SA]);
})

M4_IN(srav_op,
{
  pthread->setREG(picode, RD, pthread->getREG(picode, RT) >> (pthread->getREG(picode, RS) & 0x1f));
})

M4_IN(srl_op,
{
  pthread->setREG(picode, RD, (unsigned) pthread->getREG(picode, RT) >> picode->args[SA]);
})

M4_IN(srlv_op,
{
  pthread->setREG(picode, RD, (unsigned) pthread->getREG(picode, RT) >> (pthread->getREG(picode, RS) & 0x1f));
})

M4_IN(sub_op,
{
  pthread->setREG(picode, RD, pthread->getREG(picode, RS) - pthread->getREG(picode, RT));

#ifdef OVERFLOW_CHK
  /* need to check for overflow here */
#endif
})

M4_IN(subu_op,
{
  pthread->setREG(picode, RD, pthread->getREG(picode, RS) - pthread->getREG(picode, RT));
})

M4_WRITE(sw_op,
{
#ifdef ADDRESS_CHK
  if (raddr & 3)
    address_exception_op(picode, pthread);
#endif

#if (defined TM)
  if(pthread->tmDepth > 0){
      
      seqential = 0;

    ID(

       if(pthread->tmDebugTrace){
        fprintf(tmReport->getOutfile(),
                "<Trans> memDebg: %d  SW\tRADDR: %#10x\tTRANS: %#10x\tACTUAL: %#10x\n",pthread->pid,
                raddr,SWAP_WORD(pthread->getREG(picode, RT)),SWAP_WORD(pthread->getREG(picode, RT)));
       }
      
      if(pthread->tmDebug == 1){
        pthread->transContext->cacheSW(raddr,SWAP_WORD(pthread->getREG(picode, RT)));
        *(unsigned int *) raddr = SWAP_WORD(pthread->getREG(picode, RT));
      }
      else
      {
    )
      
      pthread->transContext->cacheSW(pthread, picode, raddr,SWAP_WORD(pthread->getREG(picode, RT)));
    
    ID(})
  }
  else
  {
    
    seqential = 1;

    *(unsigned int *) raddr = SWAP_WORD(pthread->getREG(picode, RT));
  }
memIter =  memAccesses.find(raddr);

   if(memIter == memAccesses.end())             //If at the end of the map, then it does not exist & need to create new
   {
      //create two entries in the vector -- 0 for seq, 1 for trans
      memAccesses[raddr].push_back(0);
      memAccesses[raddr].push_back(0);

      if(seqential == true)
         memAccesses[raddr][0] = 1;
      else
         memAccesses[raddr][1] = 1;
   } 
   else                                         //Otherwise it already exists somewhere
   {
      if(seqential == true)
         memAccesses[raddr][0] = memAccesses[raddr][0] + 1;
      else
         memAccesses[raddr][1] = memAccesses[raddr][1] + 1;
   }
#else
  
    /* write value to memory */
#ifdef LENDIAN
  *(unsigned int *) raddr = SWAP_WORD(pthread->getREG(picode, RT));
#else
  *(int *) raddr = pthread->getREG(picode, RT);
#endif
#endif


#if (defined TM)
    if(pthread->tmAborting)
    {
      pthread->tmAborting = 0;
      return pthread->picode;
    }
    else if(pthread->tmNacking)
    {
      return pthread->transContext->nackInstruction;
    }
#endif
})

M4_WRITE(swc1_op,
{
#ifdef ADDRESS_CHK
  if (raddr & 3)
    address_exception_op(picode, pthread);
#endif
    /* write value to memory */
#ifdef LENDIAN
{
  I(sizeof(float)==sizeof(unsigned int));
  unsigned int v1;
  *((float *)&v1)=pthread->getFP(picode,ICODEFT);
  v1 = SWAP_WORD(v1);
  

#if (defined TM)
  if(pthread->tmDepth > 0){
       
       seqential = 0;

    ID(

       if(pthread->tmDebugTrace){
          fprintf(tmReport->getOutfile(),
                  "<Trans> memDebg: %d  SWFP\tRADDR: %#10x\tTRANS: %#10x\tACTUAL: %#10x\n",pthread->pid,
                  raddr,v1,v1);
       }
      
      if(pthread->tmDebug == 1){
        pthread->transContext->cacheSWFP(raddr, v1);
        *((float *)raddr)=*((float *)&v1);
      }
      else
      {
    )
      pthread->transContext->cacheSWFP(pthread, picode, raddr, v1);
    
    ID(})
  }
  else
  {
    
    seqential = 1;

  }
memIter =  memAccesses.find(raddr);

   if(memIter == memAccesses.end())             //If at the end of the map, then it does not exist & need to create new
   {
      //create two entries in the vector -- 0 for seq, 1 for trans
      memAccesses[raddr].push_back(0);
      memAccesses[raddr].push_back(0);

      if(seqential == true)
         memAccesses[raddr][0] = 1;
      else
         memAccesses[raddr][1] = 1;
   } 
   else                                         //Otherwise it already exists somewhere
   {
      if(seqential == true)
         memAccesses[raddr][0] = memAccesses[raddr][0] + 1;
      else
         memAccesses[raddr][1] = memAccesses[raddr][1] + 1;
   }

  
#else

  *((float *)raddr)=*((float *)&v1);

#endif

#if (defined TM)
    if(pthread->tmAborting)
    {
      pthread->tmAborting = 0;
      return pthread->picode;
    }
    else if(pthread->tmNacking)
    {
      return pthread->transContext->nackInstruction;
    }
#endif
 } 


#else
 *(float *) raddr = pthread->getFP(picode, ICODEFT);
#endif
})

M4_WRITE(swc2_op,
{
  fatal("swc2: not yet implemented\n");
})

M4_WRITE(swc3_op,
{
  fatal("swc3: not yet implemented\n");
})

M4_WRITE(swl_op,
{
#ifdef ADDRESS_CHK
  if (raddr & 3)
    address_exception_op(picode, pthread);
#endif

#if (defined TM)
  if(pthread->tmDepth > 0)
  {
    fprintf(tmReport->getOutfile(),"!!!!!!!!!!! WE HAVE A SWL HERE!!\n");
    exit(1);
  }
  
#endif

  
  /* write value to memory */
#ifdef LENDIAN
  mips_swlLE(pthread->getREG(picode, RT), (char *)raddr);
#else
  mips_swlBE(pthread->getREG(picode, RT), (char *)raddr);
#endif
})

M4_WRITE(swr_op,
{
#ifdef ADDRESS_CHK
  if (raddr & 3)
    address_exception_op(picode, pthread);
#endif

#if (defined TM)
  if(pthread->tmDepth > 0)
  {
    fprintf(tmReport->getOutfile(),"!!!!!!!!!!! WE HAVE A SWR HERE!!\n");
    exit(1);
  }
  
#endif

  
    /* write value to memory */
#ifdef LENDIAN
  mips_swrLE(pthread->getREG(picode, RT), (char *)raddr);
#else
  mips_swrBE(pthread->getREG(picode, RT), (char *)raddr);
#endif
})

M4_IN(sync_op,
{
    /* fatal("sync: not yet implemented\n"); */
})

M4_IN1(syscall_op,
{
  int sysnum, addr;
  
  sysnum = pthread->getREGNUM(2);
  addr = pthread->getREGNUM(31) - 8;
  
#ifdef TASKSCALAR
  fprintf(stderr,"syscall to hell 0x%x (sysnum %d) from 0x%x\n",picode->addr, sysnum, addr);
  rsesc_exception(pthread->getPid());
#else    
  fatal("syscall %d at 0x%x, called from 0x%x, not supported yet.\n",
        sysnum, picode->addr, addr);
#endif
})

M4_IN(teq_op,
{
  if (pthread->getREG(picode, RS) == pthread->getREG(picode, RT)) {
#ifdef TASKSCALAR
    if(!rsesc_is_safe(pthread->getPid())) {
        rsesc_exception(pthread->getPid());
    } else
#endif
    fatal("teq: TRAP. trap handling not implemented (division by zero problem) at 0x%x\n", picode->addr);
  }
})

M4_IN(teqi_op,
{
  fatal("teqi: not yet implemented\n");
})

M4_IN(tge_op,
{
  fatal("tge: not yet implemented\n");
})

M4_IN(tgei_op,
{
  fatal("tgei: not yet implemented\n");
})

M4_IN(tgeiu_op,
{
  fatal("tgeiu: not yet implemented\n");
})

M4_IN(tgeu_op,
{
  fatal("tgeu: not yet implemented\n");
})

M4_IN(tlt_op,
{
  fatal("tlt: not yet implemented\n");
})

M4_IN(tlti_op,
{
  fatal("tlti: not yet implemented\n");
})

M4_IN(tltiu_op,
{
  fatal("tltiu: not yet implemented\n");
})

M4_IN(tltu_op,
{
  fatal("tltu: not yet implemented\n");
})

M4_IN(tne_op,
{
  fatal("tne: not yet implemented\n");
})

M4_IN(tnei_op,
{
  fatal("tnei: not yet implemented\n");
})

M4_IN(xor_op,
{
  pthread->setREG(picode, RD, pthread->getREG(picode, RS) ^ pthread->getREG(picode, RT));
})

M4_IN(xori_op,
{
  pthread->setREG(picode, RT, pthread->getREG(picode, RS) ^ (unsigned short) picode->immed);
})

M4_IN(swallow_op,
{   
  int i;
  icode_ptr ud_icode;
  printf("swallow_op: \n");
  ud_icode=picode+1;
  for(i=0; i<picode->args[RD]; i++,ud_icode++) {
    printf("parameter[%d]=%d",i,ud_icode->instr);
  }
})

M4_IN(call_op,
{
  int i;
  icode_ptr ud_icode;

  ud_icode=picode+2;
  for(i=1; i<picode->args[RD]; i++,ud_icode++) {
    //FIXME: This check against 200 is hack to catch addresses
    //that are passed in instead of registers.  So, we need 
    //some way to mark each parameter with a type, either
    //register or immediate or stack. Using a counter that increments
    //for each type, we know exactly where each item should be copied.
    
    if(ud_icode->instr > 200)
      pthread->setREGNUM(i+3, ud_icode->instr);
    else
      pthread->setREGNUM(i+3, pthread->getREGNUM(ud_icode->instr));
  }
  
  //Call ops have an extra nop that is not counted amoung the 
  //arguments that insures the delay slot has nothing harmful
  //in it, like restoration of the return register from the stack.
  pthread->setREGNUM(31, picode->addr + 4*(picode->args[RD]+1));
  
  pthread->setTarget(picode->target);
})

void rsesc_spawn_opcode(int, const int *, int);

M4_IN(spawn_op,
{
  icode_ptr ud_icode;
  int params[100];
  int i;

  printf("spawn op\n");

  ud_icode=picode+2;
  
  for(i=0; i<picode->args[RD]; i++,ud_icode++) {
    //FIXME: This check against 200 is hack to catch addresses
    //that are passed in instead of registers.  So, we need 
    //some way to mark each parameter with a type, either
    //register or immediate or stack. Using a counter that increments
    //for each type, we know exactly where each item should be copied.
    
    if(ud_icode->instr > 200)
      params[i] = ud_icode->instr;
    else
      params[i] = pthread->getREGNUM(ud_icode->instr);
  }
  
  rsesc_spawn_opcode(pthread->getPid(), params, i);
  
  pthread->setREGNUM(31, picode->addr + 8);
  
  pthread->setTarget(picode->target);
})

/* Local Variables: */
/* mode: c */
/* End: */
