# SPDX-License-Identifier: MIT
# Copyright (C) 2024-2026, Advanced Micro Devices, Inc. All rights reserved.

"""Fused MoE route-map + MX quant + scatter-copy + scale-preshuffle (FlyDSL).

The grouped a8w4/fp4 MoE stage1 input prep is normally four kernels (see
``grouped_moe_gfx1250.py``):

    1. build_route_maps          route i -> grouped row (atomic argsort)
    2. per_1x32 MX quant         hidden(T, model_dim) -> payload + e8m0 scale
    3. scatter_copy_token        payload[token] -> grouped_payload[row]
    4. scatter_preshuffle_scale  scale[token]   -> grouped_scale[row] (WMMA layout)

This kernel fuses all four into one *warp-per-route* pass. Each warp owns one
route ``i = token*topk + k``:

    lane 0   : expert = topk_ids[i]; slot = atomicAdd(counter[expert], 1)
               grouped_row = expert_row_base[expert] + slot (masked: e*max_m,
               contiguous-M: starts[e]); topids_to_rows[i] = grouped_row
    broadcast slot (hence grouped_row) to the whole warp via readlane
    all lanes: quantize token's activation row directly into
               grouped_payload[grouped_row] (fp4 e2m1 or fp8 e4m3) and write the
               e8m0 block scales into grouped_scale in the preshuffled WMMA layout
               for grouped_row -- no per-token intermediates, no rows_to_tokens.

The quant math (per-1x32 E8M0 block scale + f32->e2m1) is shared with
``silu_and_mul_fq.py`` via ``quant_utils``. ``counter`` must be zero-initialised
before launch; after the run ``counter[expert] == masked_m[expert]``.

Layout / intra-warp mapping
---------------------------
``model_dim`` is processed in 32-element MX blocks. Each lane quantizes
``ELEMS_PER_LANE`` (=2) contiguous bf16 columns, so a block spans
``LANES_PER_MX_BLOCK`` (=16) lanes and a wavefront (32 on gfx1250 / 64 on gfx9xx)
covers ``wave_size // 16`` blocks at once. The per-block amax reduction is a
butterfly ``shuffle_xor`` over the block's 16 lanes; the lead lane of each block
(lane_in_block == 0) writes the single e8m0 scale byte.

Scale preshuffle (per grouped row, mirrors
``moe_scatter_copy_preshuffle_scale.py``): for a grouped row at within-expert
position ``slot`` in expert ``e`` and MX block ``mx_block`` (with
``scale_dword = mx_block // 4`` and ``byte_in_dword = mx_block % 4``)::

    scale_tile  = slot // (wmma_rep*16)
    wmma_row    = (slot % (wmma_rep*16)) // 16
    row_lane16  = slot % 16
    dst_dword   = e*(max_m*scale_dwords_per_row)
                  + scale_tile*(scale_dwords_per_row*wmma_rep*16)
                  + scale_dword*wmma_rep*16
                  + wmma_row*16 + row_lane16
    dst_byte    = dst_dword*4 + byte_in_dword

Each warp writes only its own (valid) row; padding rows are never touched, which
matches the existing scatter-copy contract (the masked GEMM, bounded by
``masked_m``, never reads padding payload or scale).

Grid  : (ceil(numel / warps_per_block), 1, 1)   numel = token_num*topk
Block : (BLOCK_THREADS, 1, 1)
"""

import math
from types import SimpleNamespace

import flydsl.compiler as flyc
import flydsl.expr as fx
from flydsl._mlir import ir
from flydsl._mlir.dialects import llvm, scf
from flydsl.compiler.kernel_function import CompilationContext
from flydsl.expr import arith, const_expr, gpu, ptrtoint, range_constexpr, rocdl
from flydsl.expr.arith import ArithValue, CmpIPredicate
from flydsl.expr.typing import Int32, T
from flydsl.runtime.device import get_rocm_arch

from aiter.ops.flydsl.kernels import buffer_ops
from aiter.ops.flydsl.kernels import tdm_ops_gfx1250 as tdm_ops
from aiter.ops.flydsl.kernels.gemm_common_gfx1250 import make_lds_copy_ops
from aiter.ops.flydsl.kernels.kernels_common import (
    create_llvm_ptr,
    format_kernel_name,
    get_warp_size,
)
from aiter.ops.flydsl.kernels.mega_moe_gfx1250 import vector
from aiter.ops.flydsl.kernels.moe_route_maps import DROPPED_ROUTE_ROW
from aiter.ops.flydsl.kernels.quant_utils import (
    _DTYPE_CFG as _APRE_DTYPE_CFG,
)
from aiter.ops.flydsl.kernels.quant_utils import (
    _M as _APRE_M,
)
from aiter.ops.flydsl.kernels.quant_utils import (
    emit_f32_to_e2m1,
    emit_mx_e8m0_scale,
)
from aiter.ops.flydsl.kernels.tensor_shim import (
    AITER_FLYDSL_KERNARG_PRELOAD,
    AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
    buf_scalar_load,
    ptr_buf_tensor,
    ptr_rsrc,
)
from aiter.ops.flydsl.kernels.tensor_shim import _to_raw as _raw
from aiter.utility.mx_types import (
    MX_DEFAULT_ROUND_MODE as _ROUND_MODE,
)
from aiter.utility.mx_types import (
    MxDtypeInt as _MxDtype,
)

BLOCK_THREADS = 256
# LDS the scale rebuild's row-tile may take. Sized so a whole scale row stages at
# once: slicing k costs nothing on the store side but makes the gathered loads
# shorter, which is what that pass is short of.
_PRESHUF_LDS = 32768


@fx.struct
class _EpPsumScanStorage:
    """Ping-pong buffers for the per-block exclusive prefix of tile-aligned counts.

    Copied from ``moe_contiguous_psum_remap_ep`` so this kernel can retire that
    launch: every workgroup re-derives the tiny (E,) table in LDS, then uses it
    both to land payload rows and to scatter the GEMM2 ep_rowmap.
    """

    lds0: fx.Array[fx.Int32, BLOCK_THREADS, 16]
    lds1: fx.Array[fx.Int32, BLOCK_THREADS, 16]


# Nominal extent of a live destination descriptor; a dead one gets 0 instead.
# It only has to exceed any real buffer, and stays under 2 GiB because the
# descriptor builder sign-extends the size to 64 bits.
_SCALE_RSRC_MAX_BYTES = 0x7FFFFFFF
# TDM staging depth. One chunk is degenerate -- the prologue waits on the whole
# row with nothing to overlap -- and past four the per-chunk tensor_wait and two
# CTA barriers outweigh the smaller transfer. Four also divides every shipped
# model_dim's iteration count, so one depth serves them all.
_TOKEN_MULTIDEST_TDM_CHUNKS = 4
# The K-split aims for this many blocks per CU; past that it stops paying.
_TOKEN_MULTIDEST_BLOCKS_PER_CU = 4
_TOKEN_MULTIDEST_MAX_KSPLIT = 14
ELEMS_PER_LANE = 2  # bf16 columns each lane quantizes -> 1 fp4 byte / 2 fp8 bytes

# SLC streaming hints for prequantized copy: sources are read once (no L2 reuse),
# payload dest is re-read by the grouped GEMM so it stays temporal.
_PREQUANT_NT_LOAD = 2
_PREQUANT_NT_STORE = 0
LANES_PER_MX_BLOCK = 32 // ELEMS_PER_LANE  # 16 lanes cover one 32-element MX block

# Architectures with native scaled-pack f32->fp4/fp8 conversion
# (``v_cvt_scalef32_pk_{fp4,fp8}_f32``). On these the per-block pack folds the
# scale division in (one HW instruction, exact RNE); elsewhere we fall back to
# the portable path (SW e2m1 emitter for fp4 / ``v_cvt_pk_fp8_f32`` for fp8,
# both legal on gfx942 and gfx1250).
#
# NOTE: gfx1250 does *not* have these instructions -- the gfx950 (CDNA4)
# ``v_cvt_scalef32_pk_{fp4,fp8}_f32`` intrinsics have no valid gfx1250 encoding,
# so selecting them on gfx1250 makes the AMDGPU backend abort with an MC
# "Invalid opcode!" assertion at compile time. gfx1250 therefore uses the same
# portable path as gfx942 (matches ``silu_and_mul_fq``).
_NATIVE_SCALED_CVT_ARCHS = ("gfx950",)

# gfx1250 has no 2-element ``v_cvt_scalef32_pk_{fp4,fp8}_f32`` (gfx950-only) but it
# *does* have the 8-element ``v_cvt_scalef32_pk8_{fp4,fp8}_bf16``: 8 bf16 -> packed
# fp4 (i32, 8 nibbles) / fp8 (v2i32, 8 e4m3 bytes), dividing by the e8m0 exponent
# carried in the f32 scale. We emit them via inline asm so they do not depend on
# the MLIR rocdl op lowering.
_PK8_BF16_ARCHS = ("gfx1250",)


def _arch_has_pk8(arch: str) -> bool:
    return arch.startswith(_PK8_BF16_ARCHS)


def _cvt_scalef32_pk8_fp4_bf16(src_v8bf16, scale_f32, *, i32_ty):
    """Native gfx1250 scaled 8x bf16 -> packed fp4 (i32, 8 nibbles).

    ``src_v8bf16`` is a ``vector<8xbf16>`` ir.Value, ``scale_f32`` an f32 whose
    exponent is the e8m0 block scale (value 2^(e8m0-127)); the HW divides each
    input by it and round-to-nearest-even packs the 8 fp4 nibbles into i32.
    """
    return llvm.inline_asm(
        i32_ty,
        [_raw(src_v8bf16), _raw(scale_f32)],
        "v_cvt_scalef32_pk8_fp4_bf16 $0, $1, $2",
        "=v,v,v",
        has_side_effects=False,
    )


def _cvt_scalef32_pk8_fp8_bf16(src_v8bf16, scale_f32, *, v2i32_ty):
    """Native gfx1250 scaled 8x bf16 -> packed fp8 e4m3 (v2i32, 8 bytes).

    Same scale contract as the fp4 form; the HW divides each input by the f32
    scale's exponent and RNE-packs 8 fp8 e4m3 bytes into a 2xi32 vector.
    """
    return llvm.inline_asm(
        v2i32_ty,
        [_raw(src_v8bf16), _raw(scale_f32)],
        "v_cvt_scalef32_pk8_fp8_bf16 $0, $1, $2",
        "=v,v,v",
        has_side_effects=False,
    )


def _emit_pk8_lane_amax(bf16x8, c):
    """max(|x|) over the 8 bf16 this lane owns, as f32."""
    f32x8 = bf16x8.to(fx.Float32)
    acc = fx.Float32(c.c0_f32)
    for j in range_constexpr(8):
        acc = fx.max(acc, abs(f32x8[j]))
    return acc


def _arch_has_native_scaled_cvt(arch: str) -> bool:
    return arch.startswith(_NATIVE_SCALED_CVT_ARCHS)


def _quant_layout(feat_dim: int, quant_mode: str, wmma_rep: int) -> SimpleNamespace:
    """Shared per-block quant + e8m0 scale-preshuffle geometry.

    ``feat_dim`` is the activation feature dim being quantized along K
    (``model_dim`` for the stage1 route kernel, ``inter_dim`` for the stage2
    grouped kernel). The payload conversion path (gfx1250 native pk8 fp4 /
    gfx950 native pk2 / portable) and the FP8 e8m0 dtype are chosen here from the
    current arch -- not caller arguments. Returns a namespace consumed by both
    builders and by ``_emit_quant_block_loop``.
    """
    if quant_mode not in ("fp4", "fp8"):
        raise NotImplementedError(
            f"quant_mode={quant_mode!r} unsupported (expected 'fp4' or 'fp8')."
        )
    assert feat_dim % 32 == 0, f"feat_dim ({feat_dim}) must be a multiple of 32"
    assert wmma_rep >= 1, "wmma_rep must be >= 1"

    is_fp8 = quant_mode == "fp8"
    arch = str(get_rocm_arch())
    use_native = _arch_has_native_scaled_cvt(arch)
    # gfx1250: native 8-wide pk8 convert for both fp4 and fp8 -> 8 elems/lane
    # (4 lanes per 32-elem MX block) instead of the 2 elems/lane (16 lanes) the
    # SW/pk2 paths use.
    use_pk8 = _arch_has_pk8(arch)
    elems_per_lane = 8 if use_pk8 else ELEMS_PER_LANE
    lanes_per_mx_block = 32 // elems_per_lane

    if is_fp8:
        mx_dtype = (
            _MxDtype.FP8_E4M3_FNUZ if arch.startswith("gfx942") else _MxDtype.FP8_E4M3
        )
        payload_bytes_per_row = feat_dim
        payload_bytes_per_block = 32
        payload_bytes_per_lane = elems_per_lane
    else:
        mx_dtype = _MxDtype.FP4_E2M1
        payload_bytes_per_row = feat_dim // 2
        payload_bytes_per_block = 16
        payload_bytes_per_lane = elems_per_lane // 2

    wave_size = get_warp_size()
    assert BLOCK_THREADS % wave_size == 0
    warps_per_block = BLOCK_THREADS // wave_size
    mx_blocks_per_wave_iter = wave_size // lanes_per_mx_block

    mx_blocks_per_row = feat_dim // 32  # == scale_bytes_per_row (1 e8m0/block)
    scale_bytes_per_row = mx_blocks_per_row
    assert (
        scale_bytes_per_row % 4 == 0
    ), "feat_dim//32 must be a multiple of 4 (dword-packed scale)"
    scale_dwords_per_row = scale_bytes_per_row // 4
    rows_per_tile = wmma_rep * 16
    dst_scale_dwords_per_row = scale_dwords_per_row * wmma_rep
    block_iters = (
        mx_blocks_per_row + mx_blocks_per_wave_iter - 1
    ) // mx_blocks_per_wave_iter
    # _emit_quant_block_loop emits the wave iterations without a range check, so
    # every iteration must land inside the row. wave32+pk8 needs feat_dim % 256;
    # wave64 would need 512, hence pinning the wave size too.
    assert wave_size == 32, f"gfx1250 wave32 only, got wave_size={wave_size}"
    assert feat_dim % 256 == 0, f"feat_dim must be a multiple of 256, got {feat_dim}"

    # Butterfly reduction distances within one MX block (16 lanes for the 2-elem
    # paths, 4 lanes for pk8).
    amax_shuffle_dists = []
    dist = 1
    while dist < lanes_per_mx_block:
        amax_shuffle_dists.append(dist)
        dist *= 2

    native_tag = "pk8" if use_pk8 else ("nat" if use_native else "sw")
    return SimpleNamespace(
        is_fp8=is_fp8,
        arch=arch,
        use_native=use_native,
        use_pk8=use_pk8,
        elems_per_lane=elems_per_lane,
        lanes_per_mx_block=lanes_per_mx_block,
        mx_dtype=mx_dtype,
        payload_bytes_per_row=payload_bytes_per_row,
        payload_bytes_per_block=payload_bytes_per_block,
        payload_bytes_per_lane=payload_bytes_per_lane,
        wave_size=wave_size,
        warps_per_block=warps_per_block,
        mx_blocks_per_wave_iter=mx_blocks_per_wave_iter,
        mx_blocks_per_row=mx_blocks_per_row,
        scale_bytes_per_row=scale_bytes_per_row,
        scale_dwords_per_row=scale_dwords_per_row,
        rows_per_tile=rows_per_tile,
        dst_scale_dwords_per_row=dst_scale_dwords_per_row,
        block_iters=block_iters,
        amax_shuffle_dists=amax_shuffle_dists,
        native_tag=native_tag,
    )


def _emit_quant_block_loop(c: SimpleNamespace) -> None:
    """Emit one warp's per-MX-block quant + e8m0 scale-preshuffle loop.

    ``c`` carries the layout flags, SSA constants/types, the i64 row bases
    (``payload_base``, ``hidden_base``) with their per-row byte strides
    (``payload_bytes_per_row``, ``feat_bytes_per_row``, ``feat_row_i32``), the
    scale resource, the intra-warp mapping (``block_in_wave``, ``lane_in_block``,
    ``is_block_lead``), and ``c.dests``: a list of destination namespaces, each
    with ``payload_row_i32`` and ``scale_row_dword_base``. The current callers
    pass a single destination; keeping this as a list lets a future caller
    experiment with multi-destination scattering without changing the quant math.
    Shared verbatim by both stage1 and stage2; only the preamble that computes
    ``c.dests`` differs.

    With ``c.prequantized`` the source row is already an MX payload plus a
    separate e8m0 row (``c.src_scale_base`` / ``c.src_scale_bytes_per_row``, and
    ``c.feat_bytes_per_row`` sized for the payload, not for bf16): the first pass
    loads what it would otherwise have computed, and the store pass is unchanged.
    """
    i32 = c.i32
    f32 = c.f32
    mx_group_base = getattr(c, "mx_group_base", None)
    if mx_group_base is None:
        mx_group_base = arith.constant(0, type=i32)

    # i64 row base: at >64k tokens a grouped row index times model_dim exceeds the
    # 32-bit buffer voffset (contiguous_m * feat_dim > 2**32), corrupting the store.
    payload_bytes_per_row = c.payload_bytes_per_row
    payload_dests = getattr(c, "payload_dests", c.dests)
    # A zero-length descriptor is how a dead destination is switched off, so
    # the quant pass stays one basic block.
    payload_records = getattr(c, "payload_num_records", payload_bytes_per_row)
    dst_payload = []
    for dst in payload_dests:
        row_addr = (
            c.payload_base + fx.Uint64(dst.payload_row_i32) * payload_bytes_per_row
        )
        dst_payload.append(
            buffer_ops.create_buffer_resource_from_addr(
                row_addr, num_records_bytes=payload_records
            )
        )

    # The hidden/payload SOURCE row stays on the width-agnostic buffer_ops V#
    # (one descriptor per buffer, per-access vec_width). Its pk8 dwordx4 load
    # (16 B/lane) through a lane-unit ptr_buf_tensor would force a copy-atom +
    # fragment whose register bundle survives into the store pass, inflating
    # VGPRs by up to +50 on the fp4/fp8 pk8 modules. Only the single-width
    # scatter *stores* below are on the layout API.
    hidden_row_addr = c.hidden_base + fx.Uint64(c.feat_row_i32) * c.feat_bytes_per_row
    hidden_rsrc = buffer_ops.create_buffer_resource_from_addr(
        hidden_row_addr, num_records_bytes=c.feat_bytes_per_row
    )
    feat_elem_base = arith.constant(0, type=i32)

    # Pre-quantized source: load what the quant pass would have computed, so the
    # store pass below stays shared. That destination arithmetic has already
    # moved once (to WMMA-contiguous); a second copy of it would fail silently,
    # by writing to the wrong offset.
    prequantized = getattr(c, "prequantized", False)
    src_scale_rsrc = None
    if const_expr(prequantized):
        c2_i32 = arith.constant(2, type=i32)
        # Its own stride: a sender pads the e8m0 row (mori pads to 128 B so every
        # token's TDM run starts aligned), so it is a build constant rather than
        # feat_dim // 32.
        src_scale_rsrc = buffer_ops.create_buffer_resource_from_addr(
            c.src_scale_base + fx.Uint64(c.feat_row_i32) * c.src_scale_bytes_per_row,
            num_records_bytes=c.src_scale_bytes_per_row,
        )

    def _mx_block_of(it):
        return (mx_group_base + arith.constant(it, type=i32)) * arith.constant(
            c.mx_blocks_per_wave_iter, type=i32
        ) + c.block_in_wave

    # Optional TDM staging of the hidden row: ``chunk_prefetch`` issues chunk
    # n+1's DMA before chunk n is converted, so the transfer runs under the
    # convert pipeline. The store pass still sees every block at once.
    n_chunks = getattr(c, "hidden_chunks", 1)
    assert c.block_iters % n_chunks == 0
    iters_per_chunk = c.block_iters // n_chunks
    chunk_prefetch = getattr(c, "chunk_prefetch", None)
    hidden_lds_load = getattr(c, "hidden_lds_load", None)

    def _emit_hidden_load(it):
        """This iteration's 8 bf16 (one aligned dwordx4)."""
        col_base = (
            _mx_block_of(it) * arith.constant(32, type=i32)
            + c.lane_in_block * c.c_elems_per_lane
        )
        if const_expr(hidden_lds_load is not None):
            chunk = it // iters_per_chunk
            chunk_elems = c.mx_blocks_per_wave_iter * iters_per_chunk * 32
            return hidden_lds_load(
                c.hidden_lds_idx,
                c.hidden_lds_row_off
                + arith.constant((chunk % 2) * c.hidden_slot_bytes, type=i32)
                + (col_base - arith.constant(chunk * chunk_elems, type=i32))
                * arith.constant(2, type=i32),
            )
        return buffer_ops.buffer_load(
            hidden_rsrc,
            (feat_elem_base + col_base) >> c.c1_i32,
            vec_width=4,
            dtype=i32,
        )

    quant_results = []
    for it in range_constexpr(c.block_iters):
        if const_expr(chunk_prefetch is not None and it % iters_per_chunk == 0):
            chunk_prefetch(it // iters_per_chunk)
        # MX block (along K) this lane works on this iteration.
        mx_block = _mx_block_of(it)
        if const_expr(prequantized):
            # This lane's payload bytes sit at exactly the offset the store pass
            # writes them to, so both sides share the expression and cannot drift.
            # fp8: 8 B/lane = 2 dwords; fp4: 4 B/lane = 1 dword -- the same types
            # the pk8 converts produce, so the store needs no special case.
            byte_off = (
                mx_block * c.c_payload_bytes_per_block
                + c.lane_in_block * c.c_payload_bytes_per_lane
            )
            payload_val = buffer_ops.buffer_load(
                hidden_rsrc,
                byte_off >> c2_i32,
                vec_width=c.payload_dwords_per_lane,
                dtype=i32,
            )
            # Every lane of an MX block loads the same e8m0 byte (one cache line)
            # and only the lead lane stores it. Unconditional on purpose: a value
            # defined inside an scf.if would not dominate the store pass below.
            e8m0_byte = buffer_ops.buffer_load(
                src_scale_rsrc, mx_block, vec_width=1, dtype=T.i8
            )
            # Widen so the store pass's trunci sees the same i32 it does on the
            # quant path, where e8m0 comes out of emit_mx_e8m0_scale as i32.
            e8m0_scale = arith.extui(i32, ArithValue(e8m0_byte))
        elif const_expr(c.use_pk8):
            # gfx1250 native pk8: 8 contiguous bf16 cols this lane.
            # col_base = mx_block*32 + lane_in_block*8.
            col_base = (
                mx_block * arith.constant(32, type=i32)
                + c.lane_in_block * c.c_elems_per_lane
            )
            # 2 bf16/dword -> 4 dwords; one aligned dwordx4 = 8 bf16.
            dwords4 = _emit_hidden_load(it)
            bf16x8 = fx.Vector(dwords4).bitcast(fx.Numeric.from_ir_type(T.bf16))

            # per-block amax over this lane's 8 elems, then a butterfly
            # shuffle_xor across the block's 4 lanes.
            block_amax = _emit_pk8_lane_amax(bf16x8, c)
            for dist in c.amax_shuffle_dists:
                peer_amax = block_amax.shuffle_xor(
                    arith.constant(dist, type=i32), c.c_wave
                )
                block_amax = fx.max(block_amax, peer_amax)

            e8m0_scale = emit_mx_e8m0_scale(
                block_amax, mode=_ROUND_MODE, dtype=c.mx_dtype
            )
            # scale 2^(e8m0-127); the HW divides each input by its exponent
            # and RNE-packs the 8 outputs (fp4: i32 / fp8: v2i32).
            block_scale_f32 = (ArithValue(e8m0_scale) << c.c23_i32).bitcast(f32)
            if const_expr(c.is_fp8):
                payload_val = _cvt_scalef32_pk8_fp8_bf16(
                    bf16x8, block_scale_f32, v2i32_ty=T.vec(2, i32)
                )  # v2i32 = 8 fp8 e4m3 bytes
            else:
                payload_val = _cvt_scalef32_pk8_fp4_bf16(
                    bf16x8, block_scale_f32, i32_ty=i32
                )  # i32 = 4 fp4x2 bytes
        else:
            # two contiguous bf16 columns: col_base = mx_block*32 + lane_in_block*2
            col_base = (
                mx_block * arith.constant(32, type=i32)
                + c.lane_in_block * c.c_elems_per_lane
            )
            hidden_dword = (feat_elem_base + col_base) >> c.c1_i32  # 2 bf16/dword

            dword_raw = buffer_ops.buffer_load(
                hidden_rsrc, hidden_dword, vec_width=1, dtype=i32
            )
            vec2_f32_ty = T.vec(ELEMS_PER_LANE, f32)
            bf16_pair = fx.Vector.from_elements(
                [dword_raw], fx.Numeric.from_ir_type(i32)
            ).bitcast(fx.Numeric.from_ir_type(T.bf16))
            f32_pair = bf16_pair.extf(vec2_f32_ty)
            x0 = fx.Vector(f32_pair)[0]
            x1 = fx.Vector(f32_pair)[1]

            # per-block amax: max over this lane's 2 elems, then a butterfly
            # shuffle_xor across the block's 16 lanes.
            block_amax = fx.max(fx.Float32(c.c0_f32), fx.max(abs(x0), abs(x1)))
            for dist in c.amax_shuffle_dists:
                peer_amax = block_amax.shuffle_xor(
                    arith.constant(dist, type=i32), c.c_wave
                )
                block_amax = fx.max(block_amax, peer_amax)

            e8m0_scale = emit_mx_e8m0_scale(
                block_amax, mode=_ROUND_MODE, dtype=c.mx_dtype
            )

            # Forward block scale 2^(e8m0-127) = bitcast(e8m0<<23); the native
            # scalef32 ops divide by its *exponent part*. The portable path
            # multiplies by the reciprocal 2^(127-e8m0) then converts.
            if const_expr(c.is_fp8):
                if const_expr(c.use_native):
                    block_scale_f32 = (ArithValue(e8m0_scale) << c.c23_i32).bitcast(f32)
                    packed = rocdl.cvt_scalef32_pk_fp8_f32(
                        i32,
                        _raw(c.c0_i32),
                        _raw(x0),
                        _raw(x1),
                        _raw(block_scale_f32),
                        0,
                    )
                else:
                    recip_scale = ((c.c254_i32 - e8m0_scale) << c.c23_i32).bitcast(f32)
                    scaled0 = ArithValue(x0) * recip_scale
                    scaled1 = ArithValue(x1) * recip_scale
                    # v_cvt_pk_fp8_f32: 2 f32 -> 2 fp8 bytes in word 0.
                    packed = rocdl.cvt_pk_fp8_f32(i32, scaled0, scaled1, c.c0_i32, 0)
                payload_val = arith.trunci(T.i16, ArithValue(packed))  # 2 fp8 B
            else:
                if const_expr(c.use_native):
                    block_scale_f32 = (ArithValue(e8m0_scale) << c.c23_i32).bitcast(f32)
                    packed = rocdl.cvt_scalef32_pk_fp4_f32(
                        i32,
                        _raw(c.c0_i32),
                        _raw(x0),
                        _raw(x1),
                        _raw(block_scale_f32),
                        0,
                    )
                    payload_val = arith.trunci(T.i8, ArithValue(packed))
                else:
                    recip_scale = ((c.c254_i32 - e8m0_scale) << c.c23_i32).bitcast(f32)
                    nib0 = emit_f32_to_e2m1(ArithValue(x0) * recip_scale)
                    nib1 = emit_f32_to_e2m1(ArithValue(x1) * recip_scale)
                    packed_byte = ArithValue(nib0) | (ArithValue(nib1) << c.c4_i32)
                    payload_val = arith.trunci(T.i8, packed_byte)  # 1 fp4x2 B

        quant_results.append((mx_block, payload_val, e8m0_scale))

    # Stores are a separate pass so the quant pass above stays one basic block and
    # its loads can cluster. That only works while the quant pass is branch-free:
    # a value defined inside a guarded region does not dominate this loop, so
    # putting a per-iteration guard back above would produce invalid IR.
    # One quant result (payload_val + e8m0_scale) is written to every destination
    # row in ``c.dests``.
    for mx_block, payload_val, e8m0_scale in quant_results:
        _emit_quant_result_stores(c, dst_payload, mx_block, payload_val, e8m0_scale)


def _emit_quant_result_stores(c, dst_payload, mx_block, payload_val, e8m0_scale):
    """Write one MX-block result to every destination in ``c.dests``.

    Payload stores are unpredicated. The scale stores share one lead-lane guard
    covering all destinations, so a 6-dest kernel emits one dispatch per MX
    block instead of six.
    """
    # The block-scale's dword/byte position depends only on ``mx_block``.
    scale_dword = fx.Uint32(mx_block) // fx.Uint32(c.c4_i32)
    byte_in_dword = mx_block - scale_dword * c.c4_i32
    e8m0_byte = arith.trunci(T.i8, e8m0_scale)
    _emit_payload_stores(c, dst_payload, payload_val, mx_block)

    if const_expr(getattr(c, "compact_scale", False)):
        _emit_compact_scale_dwords(c, scale_dword, e8m0_scale)
        return

    if const_expr(getattr(c, "scale_pack_dwords", False)):
        _emit_interleaved_scale_dwords(c, scale_dword, e8m0_scale)
        return

    # one e8m0 byte per block, written by the block's lead lane. This plain
    # helper is not AST-rewritten, so the runtime guard goes through a local
    # @flyc.jit dispatch (a bare Python ``if`` would eval the dynamic Boolean
    # as a host bool).
    def _store_lead_scale():
        for dst in c.dests:
            dst_scale_dword = dst.scale_row_dword_base + scale_dword * c.c_wmma_rep * 16
            dst_scale_byte = dst_scale_dword * c.c4_i32 + byte_in_dword
            c.scale_t[dst_scale_byte] = e8m0_byte

    @flyc.jit
    def _dispatch_lead_scale():
        if c.is_block_lead:
            _store_lead_scale()

    _dispatch_lead_scale()


def _pack_block_group_dword(c, e8m0_scale):
    """The dword of e8m0 bytes for the 4 MX blocks around this lane's block.

    Only the lane holding block 4k ends up with them in the right order; the
    caller predicates on that.
    """
    i32 = c.i32
    v = ArithValue(arith.andi(e8m0_scale, arith.constant(0xFF, type=i32)))
    p1 = ArithValue(v.shuffle_xor(c.c4_i32, c.c_wave))
    half = v | (p1 << arith.constant(8, type=i32))
    p2 = ArithValue(half.shuffle_xor(arith.constant(8, type=i32), c.c_wave))
    return half | (p2 << arith.constant(16, type=i32))


def _emit_interleaved_scale_dwords(c, scale_dword, e8m0_scale):
    """One dword per 4 MX blocks instead of 4 predicated byte stores.

    Blocks 4k..4k+3 share a destination dword in the 16-row-interleaved layout
    as well -- the byte within it is ``mx_block % 4`` -- so the four lead lanes'
    bytes pack into a single store. Needs the pk8 geometry (4 lanes per MX
    block) to assemble them with xor-shuffles.
    """
    i32 = c.i32
    packed = _pack_block_group_dword(c, e8m0_scale)

    def _store_packed():
        for dst in c.dests:
            # buffer_store scales the offset by the stored type, so index dwords.
            buffer_ops.buffer_store(
                packed,
                c.scale_rsrc,
                dst.scale_row_dword_base + scale_dword * c.c_wmma_rep * 16,
            )

    group_lead = arith.andi(
        arith.andi(fx.Int32(c.block_in_wave), arith.constant(3, type=i32)) == c.c0_i32,
        c.is_block_lead,
    )

    @flyc.jit
    def _dispatch_packed():
        if group_lead:
            _store_packed()

    _dispatch_packed()


def _emit_compact_scale_dwords(c, scale_dword, e8m0_scale):
    """One row-major e8m0 row per source token, a dword per 4 MX blocks.

    The scattered form writes the token's scale once per route into the
    16-row-interleaved layout, where consecutive blocks sit ``wmma_rep*16``
    dwords apart -- 4 useful bytes per 64 B line. Writing one compact row
    instead leaves the whole line to one store; a separate pass rebuilds the
    interleaved layout the GEMM reads, so the GEMM is untouched.
    """
    i32 = c.i32
    packed = _pack_block_group_dword(c, e8m0_scale)

    def _store_packed():
        for dst in c.dests:
            # buffer_store scales the offset by the stored type, so index dwords.
            buffer_ops.buffer_store(
                packed,
                c.scale_rsrc,
                dst.payload_row_i32 * c.c_scale_dwords_per_row + scale_dword,
            )

    group_lead = arith.andi(
        arith.andi(fx.Int32(c.block_in_wave), arith.constant(3, type=i32)) == c.c0_i32,
        c.is_block_lead,
    )

    @flyc.jit
    def _dispatch_packed():
        if group_lead:
            _store_packed()

    _dispatch_packed()


def _emit_payload_stores(c, dst_payload, payload_val, mx_block):
    """One MX block's payload bytes to every payload destination.

    The MX payload row stays on the width-agnostic buffer_ops V# (per-access
    byte offset). A lane-unit ptr_buf_tensor store is correct and cheaper on
    most rows but perturbs VGPR alloc by +1..+4 on the fp4/fp8 pk8 modules.
    """
    payload_byte_off = (
        mx_block * c.c_payload_bytes_per_block
        + c.lane_in_block * c.c_payload_bytes_per_lane
    )
    payload_cache = getattr(c, "payload_cache_modifier", 0)
    for rsrc in dst_payload:
        buffer_ops.buffer_store(
            payload_val,
            rsrc,
            payload_byte_off,
            cache_modifier=payload_cache,
            offset_is_bytes=True,
        )


def _emit_quant_one_k_group(c: SimpleNamespace, mx_group) -> None:
    """Emit exactly one K group of MX blocks for one warp.

    ``mx_group`` indexes groups of ``mx_blocks_per_wave_iter`` MX blocks. This is
    the K-split entry point used by small-token specializations; the original
    full-row callers keep using ``_emit_quant_block_loop``.
    """
    d = vars(c).copy()
    d["block_iters"] = 1
    d["mx_group_base"] = mx_group
    _emit_quant_block_loop(SimpleNamespace(**d))


def _emit_prequant_copy_preshuffle(c: SimpleNamespace) -> None:
    """Prequantized full-row path: dwordx4 payload copy + dword-combined e8m0 scatter.

    Replaces ``_emit_quant_block_loop`` for the noKS prequantized case — the row
    is already an MX payload so the per-block quant structure is pure overhead.
    Payload goes out as dwordx4 (16 B/lane); e8m0 as whole dwords (4 src bytes
    already in destination byte order → one i32 copy per 4 MX blocks).

    Loads are clustered before stores to overlap payload and scale latencies.
    Overshoot lanes are OOB-checked by the buffer resource ``num_records``.
    """
    i32 = c.i32
    c4 = fx.Int32(4)
    c16 = fx.Int32(16)
    lane = c.lane
    dst = c.dests[0]

    payload_bytes_per_row = c.payload_bytes_per_row
    dst_addr = c.payload_base + fx.Uint64(dst.payload_row_i32) * payload_bytes_per_row
    src_addr = c.hidden_base + fx.Uint64(c.feat_row_i32) * c.feat_bytes_per_row
    dst_rsrc = buffer_ops.create_buffer_resource_from_addr(
        dst_addr, num_records_bytes=payload_bytes_per_row
    )
    src_rsrc = buffer_ops.create_buffer_resource_from_addr(
        src_addr, num_records_bytes=c.feat_bytes_per_row
    )
    n_iter = (payload_bytes_per_row // 16 + 31) // 32

    src_scale_rsrc = buffer_ops.create_buffer_resource_from_addr(
        c.src_scale_base + fx.Uint64(c.feat_row_i32) * c.src_scale_bytes_per_row,
        num_records_bytes=c.src_scale_bytes_per_row,
    )
    n_scale_dwords = c.mx_blocks_per_row // 4
    c_stride = fx.Int32(c.wmma_rep * 16)
    c_n_scale_dwords = fx.Int32(n_scale_dwords)
    scale_row_dword_base = dst.scale_row_dword_base
    scale_t_i32 = c.scale_t_i32
    n_sc_iter = (n_scale_dwords + 31) // 32

    # Cluster all loads before stores for memory-level parallelism.
    payload_chunks = []
    for it in range_constexpr(n_iter):
        chunk_idx = fx.Int32(it * 32) + lane
        v = buffer_ops.buffer_load(
            src_rsrc,
            chunk_idx * c4,
            vec_width=4,
            dtype=i32,
            cache_modifier=_PREQUANT_NT_LOAD,
        )
        payload_chunks.append((chunk_idx, v))
    scale_chunks = []
    for it in range_constexpr(n_sc_iter):
        g = fx.Int32(it * 32) + lane
        src_dword = buffer_ops.buffer_load(
            src_scale_rsrc,
            g,
            vec_width=1,
            dtype=i32,
            cache_modifier=_PREQUANT_NT_LOAD,
        )
        scale_chunks.append((g, src_dword))

    for chunk_idx, v in payload_chunks:
        buffer_ops.buffer_store(
            v,
            dst_rsrc,
            chunk_idx * c16,
            offset_is_bytes=True,
            cache_modifier=_PREQUANT_NT_STORE,
        )
    for g, src_dword in scale_chunks:
        dst_dword_idx = scale_row_dword_base + g * c_stride

        # Tail-lane guard: n_scale_dwords may not be a wave multiple.
        def _store_scale_dword(dst_dword_idx=dst_dword_idx, src_dword=src_dword):
            scale_t_i32[dst_dword_idx] = fx.Int32(src_dword)

        @flyc.jit
        def _dispatch_scale_dword(g=g, _store_scale_dword=_store_scale_dword):
            if fx.Uint32(g) < fx.Uint32(c_n_scale_dwords):
                _store_scale_dword()

        _dispatch_scale_dword()


def build_moe_fused_route_quant_scatter_module(
    model_dim: int,
    topk: int,
    wmma_rep: int,
    quant_mode: str = "fp4",
    *,
    use_expert_row_base: bool = True,
    max_m: int = 0,
    use_g2l: bool = False,
    weight_dtype: str = "bf16",
):
    """Return a JIT launcher for the fused route+quant+scatter+preshuffle kernel.

    Parameters
    ----------
    model_dim : int    activation feature dim (must be a multiple of 32).
    topk : int         routes per token (token = route // topk).
    wmma_rep : int     ``warp_tile_m // 16`` (scale preshuffle tile geometry).
    quant_mode : str   ``"fp4"`` (MXFP4 e2m1, payload model_dim//2) or ``"fp8"``
                       (MXFP8 e4m3, payload model_dim).

    The payload conversion path (native ``v_cvt_scalef32_pk_{fp4,fp8}_f32`` vs the
    portable path) is chosen here from the current arch -- gfx950/gfx1250 use the
    native scaled-convert instruction, everything else (incl. gfx942) uses the
    portable path. ``topk_ids`` is int32 (the router's only output dtype).

    The destination row for each route is ``row_base + slot`` and both the
    payload and the e8m0 scale are indexed by that *global* row, so the same
    kernel serves either output layout:

      * masked     : ``row_base = expert*max_m``          -> buffer (E, max_m)
      * contiguous : ``expert_row_base[e] = starts[e]``   -> buffer (1, contiguous_m)
                     (DeepGEMM contiguous-M; ``starts`` is the tile_m-aligned
                     exclusive prefix sum of masked_m)

    Every base must be a multiple of ``wmma_rep*16`` (both forms are) so the
    preshuffle tiling stays consistent.

    Launcher signature::

        (topk_ids, counter, topids_to_rows, hidden, grouped_payload, grouped_scale,
         expert_row_base, numel, grid_blocks, stream=...)

      topk_ids        : (numel,)               int32  flattened expert ids
      counter         : (E,)                   int32  per-expert counter, init 0
                        (== masked_m[expert] after the run)
      topids_to_rows  : (numel,)               int32  out: route -> grouped row
      hidden          : (token_num*model_dim,) bf16   flat activations
      grouped_payload : (n_rows*payload_bytes_per_row,) uint8  out: MX payload
                        (payload_bytes_per_row = model_dim//2 fp4 / model_dim fp8;
                        n_rows = E*max_m masked / contiguous_m contiguous)
      grouped_scale   : (n_rows*(model_dim//32),) uint8  out: preshuffled e8m0
      expert_row_base : (E,)                   int32  per-expert dst row base;
                       ignored for masked layout
    """
    if not use_expert_row_base and max_m <= 0:
        raise ValueError("max_m must be positive when expert_row_base is fused")
    L = _quant_layout(model_dim, quant_mode, wmma_rep)
    is_fp8 = L.is_fp8
    use_native = L.use_native
    use_pk8 = L.use_pk8
    elems_per_lane = L.elems_per_lane
    lanes_per_mx_block = L.lanes_per_mx_block
    mx_dtype = L.mx_dtype
    payload_bytes_per_row = L.payload_bytes_per_row
    payload_bytes_per_block = L.payload_bytes_per_block
    payload_bytes_per_lane = L.payload_bytes_per_lane
    wave_size = L.wave_size
    warps_per_block = L.warps_per_block
    mx_blocks_per_wave_iter = L.mx_blocks_per_wave_iter
    mx_blocks_per_row = L.mx_blocks_per_row
    rows_per_tile = L.rows_per_tile
    dst_scale_dwords_per_row = L.dst_scale_dwords_per_row
    block_iters = L.block_iters
    amax_shuffle_dists = L.amax_shuffle_dists
    topk_is_pow2 = topk > 0 and (topk & (topk - 1)) == 0
    topk_shift = topk.bit_length() - 1 if topk_is_pow2 else 0
    w_fx = {"bf16": fx.BFloat16, "f16": fx.Float16}[weight_dtype]

    base_tag = "baseptr" if use_expert_row_base else f"basem{max_m}"
    g2l_tag = f"_g2l_{weight_dtype}" if use_g2l else ""
    module_name = format_kernel_name(
        f"moe_fused_route_quant_scatter_md{model_dim}_tk{topk}_r{wmma_rep}"
        f"_{quant_mode}_{L.native_tag}_{base_tag}{g2l_tag}"
    )

    @flyc.kernel(name=module_name, known_block_size=[BLOCK_THREADS, 1, 1])
    def fused_kernel(
        topk_ids: fx.Pointer,  # (numel,) int32 (GLOBAL expert ids when use_g2l)
        counter: fx.Pointer,  # (E,) int32, init 0
        topids_to_rows: fx.Pointer,  # (numel,) int32 out
        hidden: fx.Pointer,  # (token_num*model_dim,) bf16
        grouped_payload: fx.Pointer,  # (n_rows*payload_bytes_per_row,) uint8 out
        grouped_scale: fx.Pointer,  # preshuffled e8m0 out
        expert_row_base: fx.Pointer,  # (E,) int32 per-expert dst row base
        numel: Int32,
        g2l_lut: fx.Pointer,  # (E_global,) int32 global->local, sentinel=n_buckets
        weight_in: fx.Pointer,  # (numel,) f32 route weights in (used iff use_g2l)
        gather_w: fx.Pointer,  # (numel,) weight_dtype out; kept->cast, drops->0
        n_buckets: Int32,  # sentinel value (== dropped) / local expert count
    ):
        """Write masked or contiguous ``(Mtile, K//128, wmma_rep, 16, 4)`` scales."""
        i32 = T.i32
        f32 = T.f32
        wdt = {"bf16": T.bf16, "f16": T.f16}[weight_dtype]

        c0_i32 = arith.constant(0, type=i32)
        c1_i32 = arith.constant(1, type=i32)
        c4_i32 = arith.constant(4, type=i32)
        c16_i32 = arith.constant(16, type=i32)
        c23_i32 = arith.constant(23, type=i32)
        c254_i32 = arith.constant(254, type=i32)
        c0_f32 = arith.constant(0.0, type=f32)

        c_wave = arith.constant(wave_size, type=i32)
        c_topk = arith.constant(topk, type=i32)
        c_topk_shift = arith.constant(topk_shift, type=i32)
        _c_model_dim = arith.constant(model_dim, type=i32)
        _c_payload_bytes_per_row = arith.constant(payload_bytes_per_row, type=i32)
        c_payload_bytes_per_block = arith.constant(payload_bytes_per_block, type=i32)
        c_payload_bytes_per_lane = arith.constant(payload_bytes_per_lane, type=i32)
        c_dst_scale_dwords_per_row = arith.constant(dst_scale_dwords_per_row, type=i32)
        c_wmma_rep = arith.constant(wmma_rep, type=i32)
        c_rows_per_tile = arith.constant(rows_per_tile, type=i32)
        c_lanes_per_block = arith.constant(lanes_per_mx_block, type=i32)
        c_elems_per_lane = arith.constant(elems_per_lane, type=i32)
        c_max_m = arith.constant(max_m, type=i32)

        tid = fx.Uint32(fx.thread_idx.x)
        bid = fx.Uint32(fx.block_idx.x)

        warp_in_block = tid // c_wave
        lane = tid - warp_in_block * c_wave  # tid % wave_size
        route = bid * arith.constant(warps_per_block, type=i32) + warp_in_block

        route_in_range = fx.Uint32(route) < fx.Uint32(numel)
        if route_in_range:
            # expert id for this route (uniform across the warp)
            expert = fx.Uint32(ptr_buf_tensor(topk_ids)[route])

            # EP global->local remap (warp-uniform), replacing the host
            # cumsum/index/eq/where/masked_fill chain. Dropped (non-local) routes
            # address bucket 0 to keep the atomic in bounds but claim no slot, so
            # masked_m -- and the grouped GEMM's row count with it -- covers only
            # this rank's own routes. They are tagged with DROPPED_ROUTE_ROW, skip
            # the quant+scatter below, and get a zero gather weight.
            is_drop = None
            if const_expr(use_g2l):
                le = ptr_buf_tensor(g2l_lut)[expert]
                is_drop = le == fx.Uint32(n_buckets)
                expert = fx.Uint32(is_drop.select(c0_i32, le))
                # Fused weight cast+mask (warp-uniform: every lane writes the same
                # value to gather_w[route], redundant but race-free). Reads f32
                # weight_in and writes weight_dtype (kept -> cast, dropped -> 0),
                # folding the host topk_weight.to(bf16) copy + masked_fill.
                w_f32 = ptr_buf_tensor(weight_in, fx.Float32)[route]
                w_cast = arith.trunc_f(wdt, w_f32)
                w_out = is_drop.select(arith.constant(0.0, type=wdt), w_cast)
                ptr_buf_tensor(gather_w, w_fx)[route] = w_out

            # Lane 0 claims the within-expert slot via atomicAdd, then broadcasts
            # it to the warp. Single-token pow2 cases use the dedicated st_ksplit
            # kernel, so the generic path does not need a runtime numel==topk
            # branch here.
            if const_expr(use_g2l):
                # Dropped routes add 0, so they take no row in the grouped layout.
                slot_incr = is_drop.select(c0_i32, c1_i32)
            else:
                slot_incr = c1_i32
            slot_on_lane0 = arith.constant(0, type=i32)
            if lane == 0:
                counter_addr = fx.Int64(ptrtoint(counter)) + fx.Int64(expert) * 4
                counter_ptr = create_llvm_ptr(counter_addr)
                counter_ptr = (
                    counter_ptr._value
                    if hasattr(counter_ptr, "_value")
                    else counter_ptr
                )
                slot_on_lane0 = fx.Uint32(
                    llvm.AtomicRMWOp(
                        llvm.AtomicBinOp.add,
                        counter_ptr,
                        _raw(slot_incr),
                        llvm.AtomicOrdering.monotonic,
                        syncscope="agent",
                        alignment=4,
                    ).result
                )
            # readlane needs raw ir.Value operands in this FlyDSL build (the
            # /workspace/FlyDSL example's auto-unwrap + T.i32() are a newer API).
            slot = fx.Uint32(rocdl.readlane(i32, _raw(slot_on_lane0), _raw(c0_i32)))

            # Destination row = per-expert base + within-expert slot. Masked
            # layout fuses the former Python-side arange(E)*max_m into this
            # kernel; contiguous-M still loads starts[e] from expert_row_base.
            if const_expr(use_expert_row_base):
                row_base = fx.Uint32(ptr_buf_tensor(expert_row_base)[expert])
            else:
                row_base = expert * c_max_m
            grouped_row = slot + row_base
            if const_expr(topk_is_pow2):
                token = route >> c_topk_shift
            else:
                token = fx.Uint32(route) // fx.Uint32(c_topk)

            # topids_to_rows[route] = grouped_row (lane 0 only; warp-uniform value).
            # A dropped route claimed no slot, so the row it computed belongs to
            # the bucket-0 route holding that slot -- store the sentinel instead.
            if const_expr(use_g2l):
                row_out = arith.select(
                    _raw(is_drop),
                    arith.constant(DROPPED_ROUTE_ROW, type=i32),
                    _raw(grouped_row),
                )
            else:
                row_out = grouped_row
            if lane == 0:
                ptr_buf_tensor(topids_to_rows)[route] = row_out

            def _emit_row_quant_scatter():
                # --- per-row scale-preshuffle geometry (uniform; from the *global*
                #     grouped_row so the same math serves both output layouts). Since
                #     every expert base is a multiple of rows_per_tile, tiling by the
                #     global row reproduces the per-expert byte layout exactly. ---
                scale_tile = fx.Uint32(grouped_row) // fx.Uint32(c_rows_per_tile)
                row_in_tile = grouped_row - scale_tile * c_rows_per_tile
                wmma_row = fx.Uint32(row_in_tile) // fx.Uint32(c16_i32)
                row_lane16 = row_in_tile - wmma_row * c16_i32
                scale_row_dword_base = (
                    scale_tile * c_dst_scale_dwords_per_row * c16_i32
                    + wmma_row * c16_i32
                    + row_lane16
                )

                payload_base = fx.Int64(ptrtoint(grouped_payload))
                hidden_base = fx.Int64(ptrtoint(hidden))
                scale_t = ptr_buf_tensor(grouped_scale, fx.Int8)

                # this lane's position inside its MX block group
                block_in_wave = fx.Uint32(lane) // fx.Uint32(c_lanes_per_block)
                lane_in_block = lane - block_in_wave * c_lanes_per_block
                is_block_lead = lane_in_block == c0_i32

                c = SimpleNamespace(
                    i32=i32,
                    f32=f32,
                    block_iters=block_iters,
                    mx_blocks_per_wave_iter=mx_blocks_per_wave_iter,
                    mx_blocks_per_row=mx_blocks_per_row,
                    amax_shuffle_dists=amax_shuffle_dists,
                    is_fp8=is_fp8,
                    use_native=use_native,
                    use_pk8=use_pk8,
                    mx_dtype=mx_dtype,
                    c0_i32=c0_i32,
                    c1_i32=c1_i32,
                    c4_i32=c4_i32,
                    c23_i32=c23_i32,
                    c254_i32=c254_i32,
                    c0_f32=c0_f32,
                    c_wave=c_wave,
                    c_elems_per_lane=c_elems_per_lane,
                    c_payload_bytes_per_block=c_payload_bytes_per_block,
                    c_payload_bytes_per_lane=c_payload_bytes_per_lane,
                    c_wmma_rep=c_wmma_rep,
                    block_in_wave=block_in_wave,
                    lane_in_block=lane_in_block,
                    is_block_lead=is_block_lead,
                    dests=[
                        SimpleNamespace(
                            payload_row_i32=grouped_row,
                            scale_row_dword_base=scale_row_dword_base,
                        )
                    ],
                    payload_base=payload_base,
                    payload_bytes_per_row=payload_bytes_per_row,
                    hidden_base=hidden_base,
                    feat_bytes_per_row=model_dim * 2,
                    feat_row_i32=token,
                    scale_t=scale_t,
                )
                _emit_quant_block_loop(c)

            if const_expr(use_g2l):
                # Scattering a dropped route would overwrite the payload of the
                # route that owns that row. is_drop is warp-uniform, so the whole
                # warp branches together and the amax shuffles stay well defined.
                is_kept = le != fx.Uint32(n_buckets)
                if is_kept:
                    _emit_row_quant_scatter()
            else:
                _emit_row_quant_scatter()

    @flyc.jit
    def launch_fused(
        topk_ids: fx.Pointer,
        counter: fx.Pointer,
        topids_to_rows: fx.Pointer,
        hidden: fx.Pointer,
        grouped_payload: fx.Pointer,
        grouped_scale: fx.Pointer,
        expert_row_base: fx.Pointer,
        numel: fx.Int32,
        g2l_lut: fx.Pointer,
        weight_in: fx.Pointer,
        gather_w: fx.Pointer,
        n_buckets: fx.Int32,
        grid_blocks: fx.Int32,
        stream: fx.Stream = fx.Stream(None),  # noqa: B008
    ):
        ctx = CompilationContext.get_current()
        with ir.InsertionPoint(ctx.gpu_module_body):
            pass

        grid_x = arith.index_cast(T.index, grid_blocks)
        fused_kernel(
            topk_ids,
            counter,
            topids_to_rows,
            hidden,
            grouped_payload,
            grouped_scale,
            expert_row_base,
            numel,
            g2l_lut,
            weight_in,
            gather_w,
            n_buckets,
        ).launch(
            grid=(grid_x, 1, 1),
            block=(BLOCK_THREADS, 1, 1),
            stream=stream,
        )

    launch_fused.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }

    return launch_fused


def build_moe_fused_route_quant_scatter_st_ksplit_module(
    model_dim: int,
    topk: int,
    wmma_rep: int,
    quant_mode: str = "fp4",
    *,
    use_expert_row_base: bool = True,
    max_m: int = 0,
):
    """Single-token K-split stage1 route+quant+scatter+preshuffle kernel.

    The generic stage1 kernel keeps one warp per route and lets that warp loop
    over the full K row. For token_num == 1 this under-fills the GPU (only topk
    active warps), so this specialization launches one warp per (route, K-group)
    while keeping route-level parallelism. Production topk routing yields distinct
    expert indices per token, so each route's within-expert slot is 0 and the
    per-expert counter value is 1; this avoids both the route-counter atomic and
    the repeated topk scan in every K group.
    """
    if topk <= 0 or (topk & (topk - 1)) != 0:
        raise NotImplementedError(
            "single-token K-split currently requires power-of-two topk"
        )
    if not use_expert_row_base and max_m <= 0:
        raise ValueError("max_m must be positive when expert_row_base is fused")

    L = _quant_layout(model_dim, quant_mode, wmma_rep)
    if not L.use_pk8:
        raise NotImplementedError(
            "single-token K-split is currently enabled only for gfx1250 pk8"
        )

    is_fp8 = L.is_fp8
    use_native = L.use_native
    use_pk8 = L.use_pk8
    elems_per_lane = L.elems_per_lane
    lanes_per_mx_block = L.lanes_per_mx_block
    mx_dtype = L.mx_dtype
    payload_bytes_per_row = L.payload_bytes_per_row
    payload_bytes_per_block = L.payload_bytes_per_block
    payload_bytes_per_lane = L.payload_bytes_per_lane
    wave_size = L.wave_size
    # This specialization is used only for token_num == 1. Use exactly one warp
    # per route in the block so topk < 8 does not leave half of a 256-thread block
    # idle (e.g. topk=4 on wave32 -> 128-thread blocks).
    warps_per_block = topk
    block_threads = topk * wave_size
    mx_blocks_per_wave_iter = L.mx_blocks_per_wave_iter
    mx_blocks_per_row = L.mx_blocks_per_row
    rows_per_tile = L.rows_per_tile
    dst_scale_dwords_per_row = L.dst_scale_dwords_per_row
    amax_shuffle_dists = L.amax_shuffle_dists
    k_groups = L.block_iters

    base_tag = "baseptr" if use_expert_row_base else f"basem{max_m}"
    module_name = format_kernel_name(
        f"moe_fused_route_quant_scatter_stks_md{model_dim}_tk{topk}_r{wmma_rep}"
        f"_{quant_mode}_{L.native_tag}_{base_tag}"
    )

    @flyc.kernel(name=module_name, known_block_size=[block_threads, 1, 1])
    def fused_kernel(
        topk_ids: fx.Pointer,  # (topk,) int32
        counter: fx.Pointer,  # (E,) int32 out
        topids_to_rows: fx.Pointer,  # (topk,) int32 out
        hidden: fx.Pointer,  # (model_dim,) bf16
        grouped_payload: fx.Pointer,  # out
        grouped_scale: fx.Pointer,  # out
        expert_row_base: fx.Pointer,  # (E,) int32
        numel: Int32,  # == topk for this specialization
    ):
        """Write masked or contiguous ``(Mtile, K//128, wmma_rep, 16, 4)`` scales."""
        i32 = T.i32
        f32 = T.f32

        c0_i32 = arith.constant(0, type=i32)
        c1_i32 = arith.constant(1, type=i32)
        c4_i32 = arith.constant(4, type=i32)
        c16_i32 = arith.constant(16, type=i32)
        c23_i32 = arith.constant(23, type=i32)
        c254_i32 = arith.constant(254, type=i32)
        c0_f32 = arith.constant(0.0, type=f32)

        c_wave = arith.constant(wave_size, type=i32)
        _c_payload_bytes_per_row = arith.constant(payload_bytes_per_row, type=i32)
        c_payload_bytes_per_block = arith.constant(payload_bytes_per_block, type=i32)
        c_payload_bytes_per_lane = arith.constant(payload_bytes_per_lane, type=i32)
        c_dst_scale_dwords_per_row = arith.constant(dst_scale_dwords_per_row, type=i32)
        c_wmma_rep = arith.constant(wmma_rep, type=i32)
        c_rows_per_tile = arith.constant(rows_per_tile, type=i32)
        c_lanes_per_block = arith.constant(lanes_per_mx_block, type=i32)
        c_elems_per_lane = arith.constant(elems_per_lane, type=i32)
        c_max_m = arith.constant(max_m, type=i32)

        tid = fx.Uint32(fx.thread_idx.x)
        bid = fx.Uint32(fx.block_idx.x)
        k_group = fx.Uint32(fx.block_idx.y)

        warp_in_block = tid // c_wave
        lane = tid - warp_in_block * c_wave
        route = bid * arith.constant(warps_per_block, type=i32) + warp_in_block

        route_in_range = fx.Uint32(route) < fx.Uint32(numel)
        if route_in_range:
            expert = fx.Uint32(ptr_buf_tensor(topk_ids)[route])

            # torch.topk over experts returns distinct expert indices for one
            # token. Therefore each selected expert receives exactly one route:
            # slot=0, counter[expert]=1. This is the key small-token fast path;
            # the generic kernel remains available for non-single-token cases.
            slot = fx.Uint32(0)

            is_lane0 = lane == c0_i32
            is_k0 = k_group == c0_i32
            is_lane0_k0 = is_lane0 & is_k0
            if is_lane0_k0:
                ptr_buf_tensor(counter)[expert] = c1_i32

            if const_expr(use_expert_row_base):
                row_base = fx.Uint32(ptr_buf_tensor(expert_row_base)[expert])
            else:
                row_base = expert * c_max_m
            grouped_row = slot + row_base

            if is_lane0_k0:
                ptr_buf_tensor(topids_to_rows)[route] = grouped_row

            scale_tile = fx.Uint32(grouped_row) // fx.Uint32(c_rows_per_tile)
            row_in_tile = grouped_row - scale_tile * c_rows_per_tile
            wmma_row = fx.Uint32(row_in_tile) // fx.Uint32(c16_i32)
            row_lane16 = row_in_tile - wmma_row * c16_i32
            scale_row_dword_base = (
                scale_tile * c_dst_scale_dwords_per_row * c16_i32
                + wmma_row * c16_i32
                + row_lane16
            )

            payload_base = fx.Int64(ptrtoint(grouped_payload))
            hidden_base = fx.Int64(ptrtoint(hidden))
            scale_t = ptr_buf_tensor(grouped_scale, fx.Int8)

            block_in_wave = fx.Uint32(lane) // fx.Uint32(c_lanes_per_block)
            lane_in_block = lane - block_in_wave * c_lanes_per_block
            is_block_lead = lane_in_block == c0_i32

            c = SimpleNamespace(
                i32=i32,
                f32=f32,
                block_iters=1,
                mx_blocks_per_wave_iter=mx_blocks_per_wave_iter,
                mx_blocks_per_row=mx_blocks_per_row,
                amax_shuffle_dists=amax_shuffle_dists,
                is_fp8=is_fp8,
                use_native=use_native,
                use_pk8=use_pk8,
                mx_dtype=mx_dtype,
                c0_i32=c0_i32,
                c1_i32=c1_i32,
                c4_i32=c4_i32,
                c23_i32=c23_i32,
                c254_i32=c254_i32,
                c0_f32=c0_f32,
                c_wave=c_wave,
                c_elems_per_lane=c_elems_per_lane,
                c_payload_bytes_per_block=c_payload_bytes_per_block,
                c_payload_bytes_per_lane=c_payload_bytes_per_lane,
                c_wmma_rep=c_wmma_rep,
                block_in_wave=block_in_wave,
                lane_in_block=lane_in_block,
                is_block_lead=is_block_lead,
                dests=[
                    SimpleNamespace(
                        payload_row_i32=grouped_row,
                        scale_row_dword_base=scale_row_dword_base,
                    )
                ],
                payload_base=payload_base,
                payload_bytes_per_row=payload_bytes_per_row,
                hidden_base=hidden_base,
                feat_bytes_per_row=model_dim * 2,
                feat_row_i32=c0_i32,
                scale_t=scale_t,
            )
            _emit_quant_one_k_group(c, k_group)

    @flyc.jit
    def launch_fused(
        topk_ids: fx.Pointer,
        counter: fx.Pointer,
        topids_to_rows: fx.Pointer,
        hidden: fx.Pointer,
        grouped_payload: fx.Pointer,
        grouped_scale: fx.Pointer,
        expert_row_base: fx.Pointer,
        numel: fx.Int32,
        grid_route_blocks: fx.Int32,
        stream: fx.Stream = fx.Stream(None),  # noqa: B008
    ):
        grid_x = arith.index_cast(T.index, grid_route_blocks)
        grid_y = arith.index_cast(T.index, arith.constant(k_groups, type=T.i32))
        fused_kernel(
            topk_ids,
            counter,
            topids_to_rows,
            hidden,
            grouped_payload,
            grouped_scale,
            expert_row_base,
            numel,
        ).launch(
            grid=(grid_x, grid_y, 1),
            block=(block_threads, 1, 1),
            stream=stream,
        )

    launch_fused.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }

    return launch_fused


def build_moe_fused_quant_preshuffle_module(
    feat_dim: int,
    wmma_rep: int,
    quant_mode: str = "fp4",
    skip_padding: bool = False,
):
    """Return a JIT launcher for the fused (grouped) quant + scale-preshuffle kernel.

    The stage2 analog of ``build_moe_fused_route_quant_scatter_module``: the input
    is *already* grouped row-major ``(E, max_m, feat_dim)`` (e.g. the stage1 GEMM
    output), so there is no route map / atomic slot / scatter -- one warp per
    grouped row quantizes that row straight into the grouped MX payload and writes
    the e8m0 block scales into the preshuffled WMMA layout. Replaces
    ``per_1x32_f4_quant`` / MXFP8 quant + ``flydsl_moe_preshuffle_scale``.

    Parameters
    ----------
    feat_dim : int     feature dim being quantized along K (inter_dim for stage2);
                       multiple of 32.
    wmma_rep : int     ``warp_tile_m // 16`` (scale preshuffle tile geometry).
    quant_mode : str   ``"fp4"`` (payload feat_dim//2) or ``"fp8"`` (payload feat_dim).
    skip_padding : bool  when True the kernel reads ``masked_m[expert]`` and skips
                       padding rows (``slot >= masked_m[expert]``) entirely -- no
                       hidden read, no quant, no store. Only valid for the masked
                       ``(E, max_m)`` layout where ``expert = row // max_m``; the
                       caller must pass a real ``masked_m``. When False every one
                       of the ``E*max_m`` rows is quantized (padding included);
                       ``masked_m`` is then ignored (a dummy may be passed).

    Launcher signature::

        (grouped_in, grouped_payload, grouped_scale, masked_m, n_rows, max_m,
         grid_blocks, stream=...)

      grouped_in      : (n_rows*feat_dim,) bf16   flat grouped activations
      grouped_payload : (n_rows*payload_bytes_per_row,) uint8  out: MX payload
      grouped_scale   : (E*(max_m//wmma_rep)*(feat_dim//32)*wmma_rep,) uint8
                        out: preshuffled e8m0 scale
      masked_m        : (E,) int32  per-expert valid row count (read iff skip_padding)
      n_rows          : E*max_m  (padding rows skipped iff skip_padding)
      max_m           : per-expert row capacity (for expert = row // max_m)
    """
    L = _quant_layout(feat_dim, quant_mode, wmma_rep)
    # Unpack into locals so the @kernel closure captures the quant_mode-derived
    # scalars (is_fp8, payload geometry, ...). The JIT disk cache keys on the
    # launch function's source + scalar closure values; if these stayed hidden
    # inside the ``L`` namespace the fp4 and fp8 variants (same feat_dim/wmma_rep)
    # would hash to the same key and silently share one binary.
    is_fp8 = L.is_fp8
    use_native = L.use_native
    use_pk8 = L.use_pk8
    elems_per_lane = L.elems_per_lane
    lanes_per_mx_block = L.lanes_per_mx_block
    mx_dtype = L.mx_dtype
    payload_bytes_per_row = L.payload_bytes_per_row
    payload_bytes_per_block = L.payload_bytes_per_block
    payload_bytes_per_lane = L.payload_bytes_per_lane
    wave_size = L.wave_size
    warps_per_block = L.warps_per_block
    mx_blocks_per_wave_iter = L.mx_blocks_per_wave_iter
    mx_blocks_per_row = L.mx_blocks_per_row
    scale_dwords_per_row = L.scale_dwords_per_row
    rows_per_tile = L.rows_per_tile
    dst_scale_dwords_per_row = L.dst_scale_dwords_per_row
    block_iters = L.block_iters
    amax_shuffle_dists = L.amax_shuffle_dists

    # skip_padding changes the emitted control flow (and the masked_m read), so it
    # must be part of the JIT cache key via the module name -- otherwise the two
    # variants (same feat_dim/wmma_rep/quant_mode) would collide on one binary.
    skip_tag = "skip" if skip_padding else "all"
    module_name = (
        f"moe_fused_quant_preshuffle_fd{feat_dim}_r{wmma_rep}"
        f"_{quant_mode}_{L.native_tag}_{skip_tag}"
    )

    @flyc.kernel(name=module_name, known_block_size=[BLOCK_THREADS, 1, 1])
    def fused_kernel(
        grouped_in: fx.Pointer,  # (n_rows*feat_dim,) bf16
        grouped_payload: fx.Pointer,  # (n_rows*payload_bytes_per_row,) uint8 out
        grouped_scale: fx.Pointer,  # preshuffled e8m0 out
        masked_m: fx.Pointer,  # (E,) int32 valid row count (read iff skip_padding)
        n_rows: Int32,
        max_m: Int32,
    ):
        """Write scales as ``(E, M//(wmma_rep*16), K//128, wmma_rep, 16, 4)``."""
        i32 = T.i32
        f32 = T.f32

        c0_i32 = arith.constant(0, type=i32)
        c1_i32 = arith.constant(1, type=i32)
        c4_i32 = arith.constant(4, type=i32)
        c16_i32 = arith.constant(16, type=i32)
        c23_i32 = arith.constant(23, type=i32)
        c254_i32 = arith.constant(254, type=i32)
        c0_f32 = arith.constant(0.0, type=f32)

        c_wave = arith.constant(wave_size, type=i32)
        _c_feat_dim = arith.constant(feat_dim, type=i32)
        _c_payload_bytes_per_row = arith.constant(payload_bytes_per_row, type=i32)
        c_payload_bytes_per_block = arith.constant(payload_bytes_per_block, type=i32)
        c_payload_bytes_per_lane = arith.constant(payload_bytes_per_lane, type=i32)
        c_scale_dwords_per_row = arith.constant(scale_dwords_per_row, type=i32)
        c_dst_scale_dwords_per_row = arith.constant(dst_scale_dwords_per_row, type=i32)
        c_wmma_rep = arith.constant(wmma_rep, type=i32)
        c_rows_per_tile = arith.constant(rows_per_tile, type=i32)
        c_lanes_per_block = arith.constant(lanes_per_mx_block, type=i32)
        c_elems_per_lane = arith.constant(elems_per_lane, type=i32)

        tid = fx.Uint32(fx.thread_idx.x)
        bid = fx.Uint32(fx.block_idx.x)

        warp_in_block = tid // c_wave
        lane = tid - warp_in_block * c_wave  # tid % wave_size
        # one warp per grouped row (no routing: row == grouped row).
        row = bid * arith.constant(warps_per_block, type=i32) + warp_in_block

        row_in_range = fx.Uint32(row) < fx.Uint32(n_rows)
        if row_in_range:
            m = fx.Uint32(max_m)
            expert = fx.Uint32(row) // m
            slot = row - expert * m  # row within expert

            def _emit_row():
                # --- per-row scale-preshuffle geometry (uniform; row pos == slot) ---
                scale_tile = fx.Uint32(slot) // fx.Uint32(c_rows_per_tile)
                row_in_tile = slot - scale_tile * c_rows_per_tile
                wmma_row = fx.Uint32(row_in_tile) // fx.Uint32(c16_i32)
                row_lane16 = row_in_tile - wmma_row * c16_i32
                scale_row_dword_base = (
                    expert * (m * c_scale_dwords_per_row)
                    + scale_tile * c_dst_scale_dwords_per_row * c16_i32
                    + wmma_row * c16_i32
                    + row_lane16
                )

                payload_base = fx.Int64(ptrtoint(grouped_payload))
                hidden_base = fx.Int64(ptrtoint(grouped_in))
                scale_t = ptr_buf_tensor(grouped_scale, fx.Int8)

                block_in_wave = fx.Uint32(lane) // fx.Uint32(c_lanes_per_block)
                lane_in_block = lane - block_in_wave * c_lanes_per_block
                is_block_lead = lane_in_block == c0_i32

                c = SimpleNamespace(
                    i32=i32,
                    f32=f32,
                    block_iters=block_iters,
                    mx_blocks_per_wave_iter=mx_blocks_per_wave_iter,
                    mx_blocks_per_row=mx_blocks_per_row,
                    amax_shuffle_dists=amax_shuffle_dists,
                    is_fp8=is_fp8,
                    use_native=use_native,
                    use_pk8=use_pk8,
                    mx_dtype=mx_dtype,
                    c0_i32=c0_i32,
                    c1_i32=c1_i32,
                    c4_i32=c4_i32,
                    c23_i32=c23_i32,
                    c254_i32=c254_i32,
                    c0_f32=c0_f32,
                    c_wave=c_wave,
                    c_elems_per_lane=c_elems_per_lane,
                    c_payload_bytes_per_block=c_payload_bytes_per_block,
                    c_payload_bytes_per_lane=c_payload_bytes_per_lane,
                    c_wmma_rep=c_wmma_rep,
                    block_in_wave=block_in_wave,
                    lane_in_block=lane_in_block,
                    is_block_lead=is_block_lead,
                    dests=[
                        SimpleNamespace(
                            payload_row_i32=row,
                            scale_row_dword_base=scale_row_dword_base,
                        )
                    ],
                    payload_base=payload_base,
                    payload_bytes_per_row=payload_bytes_per_row,
                    hidden_base=hidden_base,
                    feat_bytes_per_row=feat_dim * 2,
                    feat_row_i32=row,
                    scale_t=scale_t,
                )
                _emit_quant_block_loop(c)

            if const_expr(skip_padding):
                # Skip padding rows: the masked GEMM never reads rows beyond
                # masked_m[expert], so quantizing them is pure waste. With high
                # capacity-factor padding this elides most of the work.
                valid = fx.Uint32(ptr_buf_tensor(masked_m)[expert])
                slot_valid = fx.Uint32(slot) < fx.Uint32(valid)
                if slot_valid:
                    _emit_row()
            else:
                _emit_row()

    @flyc.jit
    def launch_fused(
        grouped_in: fx.Pointer,
        grouped_payload: fx.Pointer,
        grouped_scale: fx.Pointer,
        masked_m: fx.Pointer,
        n_rows: fx.Int32,
        max_m: fx.Int32,
        grid_blocks: fx.Int32,
        stream: fx.Stream = fx.Stream(None),  # noqa: B008
    ):
        grid_x = arith.index_cast(T.index, grid_blocks)
        fused_kernel(
            grouped_in,
            grouped_payload,
            grouped_scale,
            masked_m,
            n_rows,
            max_m,
        ).launch(
            grid=(grid_x, 1, 1),
            block=(BLOCK_THREADS, 1, 1),
            stream=stream,
        )

    launch_fused.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }

    return launch_fused


def build_moe_fused_quant_preshuffle_route_ksplit_module(
    feat_dim: int,
    wmma_rep: int,
    quant_mode: str = "fp4",
    source_topk: int = 0,
    remap_rows: bool = False,
    ksplit: bool = True,
    prequantized: bool = False,
    src_scale_bytes_per_row: int = 0,
    fuse_ep_psum: bool = False,
):
    """Route-indexed grouped quant+preshuffle.

    Instead of launching over every row in the (E, max_m) capacity buffer and
    skipping padding, this kernel launches only over routed rows
    (``topids_to_rows``). When ``ksplit=True`` (designed for small token counts
    where grid.x is too small to saturate the GPU), the K-dimension is split
    across ``grid.y = block_iters`` so each workgroup handles one K-group.
    When ``ksplit=False`` (large token counts where grid.x already saturates),
    ``grid.y = 1`` and each warp loops over all K-groups internally.

    ``prequantized`` says ``grouped_in`` is an MX payload the sender already
    produced (fp8 or fp4 EP dispatch) and ``src_scale`` its row-major e8m0 rows,
    ``src_scale_bytes_per_row`` apart. The kernel then keeps the route gather and
    the scale preshuffle and drops only the quant -- the preshuffle cannot move
    to the sender, because its destination is a function of the grouped row THIS
    rank assigns, which no sender knows.
    """
    L = _quant_layout(feat_dim, quant_mode, wmma_rep)
    if not L.use_pk8:
        raise NotImplementedError(
            "route-indexed K-split is currently enabled only for gfx1250 pk8"
        )

    is_fp8 = L.is_fp8
    use_native = L.use_native
    use_pk8 = L.use_pk8
    elems_per_lane = L.elems_per_lane
    lanes_per_mx_block = L.lanes_per_mx_block
    mx_dtype = L.mx_dtype
    payload_bytes_per_row = L.payload_bytes_per_row
    payload_bytes_per_block = L.payload_bytes_per_block
    payload_bytes_per_lane = L.payload_bytes_per_lane
    wave_size = L.wave_size
    warps_per_block = L.warps_per_block
    mx_blocks_per_wave_iter = L.mx_blocks_per_wave_iter
    mx_blocks_per_row = L.mx_blocks_per_row
    rows_per_tile = L.rows_per_tile
    dst_scale_dwords_per_row = L.dst_scale_dwords_per_row
    block_iters = L.block_iters
    amax_shuffle_dists = L.amax_shuffle_dists

    if prequantized:
        assert src_scale_bytes_per_row >= L.scale_bytes_per_row, (
            f"src_scale_bytes_per_row {src_scale_bytes_per_row} cannot hold "
            f"{L.scale_bytes_per_row} e8m0 bytes for feat_dim {feat_dim}"
        )
    # The payload row IS the source row here, so the loop's bounds and its
    # per-lane offsets both come off the payload geometry.
    src_bytes_per_row = payload_bytes_per_row if prequantized else feat_dim * 2
    payload_dwords_per_lane = payload_bytes_per_lane // 4
    if prequantized:
        assert payload_bytes_per_lane % 4 == 0, (
            f"prequantized load is dword-wide; {quant_mode} gives "
            f"{payload_bytes_per_lane} B/lane"
        )

    source_tag = f"srctk{source_topk}" if source_topk > 0 else "srcrow"
    remap_tag = "_remap" if remap_rows or fuse_ep_psum else ""
    psum_tag = "_eppsum" if fuse_ep_psum else ""
    ksplit_tag = "" if ksplit else "_noKS"
    # In the name because it changes what the kernel READS, not just how fast:
    # two builds with the same feat_dim/quant_mode are not interchangeable.
    prequant_tag = f"_pq{src_scale_bytes_per_row}" if prequantized else ""
    source_topk_is_pow2 = source_topk > 0 and (source_topk & (source_topk - 1)) == 0
    source_topk_shift = source_topk.bit_length() - 1 if source_topk_is_pow2 else 0

    module_name = (
        f"moe_fused_quant_preshuffle_routeks_fd{feat_dim}_r{wmma_rep}"
        f"_{quant_mode}_{L.native_tag}_{source_tag}{remap_tag}{psum_tag}{ksplit_tag}"
        f"{prequant_tag}"
    )

    @flyc.kernel(name=module_name, known_block_size=[BLOCK_THREADS, 1, 1])
    def fused_kernel(
        grouped_in: fx.Pointer,  # flat grouped activations
        grouped_payload: fx.Pointer,
        grouped_scale: fx.Pointer,
        topids_to_rows: fx.Pointer,  # (numel,) int32 global rows
        row_starts: fx.Pointer,  # (E,) int32, read iff remap_rows
        route_max_m: Int32,  # masked route stride, read iff remap_rows
        numel: Int32,
        num_valid_routes: fx.Pointer,  # (1,) int32: routes >= this are dead-tail padding (EP dynamic token count); skip
        src_scale: fx.Pointer,  # (tokens, src_scale_bytes_per_row) e8m0, read iff prequantized
        masked_m: fx.Pointer,  # (E,) int32, read iff fuse_ep_psum
        psum_out: fx.Pointer,  # (E,) int32, written iff fuse_ep_psum
        gather_w: fx.Pointer,  # (numel,) bf16, read iff fuse_ep_psum
        tis: fx.Pointer,  # (recv_cap,) i32, read iff fuse_ep_psum
        ep_rowmap: fx.Pointer,  # (cap_rows+1, 2) i32, written iff fuse_ep_psum
        experts: Int32,
        tile_m: Int32,
        ep_topk: Int32,
        max_tok: Int32,
        slot_stride: Int32,
    ):
        """Write masked or contiguous ``(Mtile, K//128, wmma_rep, 16, 4)`` scales."""
        i32 = T.i32
        f32 = T.f32

        c0_i32 = arith.constant(0, type=i32)
        c1_i32 = arith.constant(1, type=i32)
        c4_i32 = arith.constant(4, type=i32)
        c16_i32 = arith.constant(16, type=i32)
        c23_i32 = arith.constant(23, type=i32)
        c254_i32 = arith.constant(254, type=i32)
        c0_f32 = arith.constant(0.0, type=f32)

        c_wave = arith.constant(wave_size, type=i32)
        _c_feat_dim = arith.constant(feat_dim, type=i32)
        _c_payload_bytes_per_row = arith.constant(payload_bytes_per_row, type=i32)
        c_payload_bytes_per_block = arith.constant(payload_bytes_per_block, type=i32)
        c_payload_bytes_per_lane = arith.constant(payload_bytes_per_lane, type=i32)
        c_dst_scale_dwords_per_row = arith.constant(dst_scale_dwords_per_row, type=i32)
        c_wmma_rep = arith.constant(wmma_rep, type=i32)
        c_rows_per_tile = arith.constant(rows_per_tile, type=i32)
        c_lanes_per_block = arith.constant(lanes_per_mx_block, type=i32)
        c_elems_per_lane = arith.constant(elems_per_lane, type=i32)
        c_source_topk = arith.constant(source_topk, type=i32)
        c_source_topk_shift = arith.constant(source_topk_shift, type=i32)

        tid = fx.Uint32(fx.thread_idx.x)
        bid = fx.Uint32(fx.block_idx.x)
        # Dynamic EP token count is block-uniform.  Load it before the optional
        # prefix scan so blocks whose first route is already in the dead tail
        # can skip all scan LDS traffic and barriers.  Block 0 still scans when
        # nvr==0 because it owns the psum output.
        num_valid_routes_is_set = fx.Int64(ptrtoint(num_valid_routes)) != 0
        valid_route_count = fx.Uint32(numel)
        if num_valid_routes_is_set:
            valid_route_count = fx.Uint32(ptr_buf_tensor(num_valid_routes)[c0_i32])
        starts_lds = None
        if const_expr(fuse_ep_psum):
            # Independent per-block scan: identical to moe_contiguous_psum_remap_ep,
            # so no cross-block wait is introduced. E fits one 256-thread block on
            # the MegaMoE path that enables this (experts_per_rank <= 256).
            lds = fx.SharedAllocator().allocate(_EpPsumScanStorage).peek()
            lds0 = lds.lds0.ptr
            lds1 = lds.lds1.ptr
            # Eight Hillis-Steele swaps (1..128) leave the exclusive starts in
            # lds1. Keep this pointer assignment outside the dynamic branch so
            # FlyDSL does not have to yield a pointer against the outer None.
            starts_lds = lds1
            m_p = ptr_buf_tensor(masked_m)
            p_p = ptr_buf_tensor(psum_out)
            first_route = bid * fx.Uint32(warps_per_block)
            scan_block = (bid == fx.Uint32(0)) | (first_route < valid_route_count)
            if scan_block:
                tile_v = fx.Uint32(tile_m)
                tile_minus_1 = tile_v - 1
                in_expert = tid < fx.Uint32(experts)
                if in_expert:
                    m_e = fx.Uint32(m_p[tid])
                    lds0[tid] = fx.Int32((m_e + tile_minus_1) // tile_v * tile_v)
                gpu.barrier()
                src, dst = lds0, lds1
                for offset in range_constexpr(1, BLOCK_THREADS):
                    if const_expr((offset & (offset - 1)) != 0):
                        continue
                    if in_expert:
                        val = src[tid]
                        has_prev = tid >= offset
                        prev = fx.Int32(0)
                        if has_prev:
                            prev = src[tid - offset]
                        dst[tid] = val + prev
                    gpu.barrier()
                    src, dst = dst, src
                is_writer = bid == fx.Uint32(0)
                if const_expr(ksplit):
                    is_writer = is_writer & (fx.Uint32(fx.block_idx.y) == fx.Uint32(0))
                if in_expert:
                    is_not_first = tid != 0
                    start = fx.Int32(0)
                    if is_not_first:
                        start = src[tid - 1]
                    starts_lds[tid] = start
                    if is_writer:
                        p_p[tid] = start + fx.Int32(m_p[tid])
                gpu.barrier()

        # One warp owns one route, so tid // wave is wave-invariant -- but the
        # backend cannot see that. readfirstlane says it, which keeps `route`
        # (and the row and destination descriptor derived from it) uniform;
        # otherwise every payload store goes through a readfirstlane waterfall.
        warp_in_block = fx.Uint32(rocdl.readfirstlane(i32, fx.Uint32(tid // c_wave)))
        lane = tid - warp_in_block * c_wave
        route = bid * arith.constant(warps_per_block, type=i32) + warp_in_block

        # Dynamic EP token count (capture-safe, no host sync): grid is launched over
        # the static numel routes, but routes >= num_valid_routes (= total_recv*topk)
        # are dead-tail padding rows of the dispatch buffer -> skip the gather+quant.
        # When truncation is disabled the caller passes a null pointer, which must
        # not be dereferenced, so the load is predicated rather than unconditional.
        route_in_range = fx.Uint32(route) < fx.Uint32(valid_route_count)
        rows_t = ptr_buf_tensor(topids_to_rows)
        # An EP route with no grouped row carries the negative DROPPED_ROUTE_ROW
        # sentinel: a destination row derived from it would overwrite a kept
        # route's payload. Dead-tail routes default to the same sentinel, so one
        # predicate covers both.
        row_raw = fx.Int32(DROPPED_ROUTE_ROW)
        if route_in_range:
            # Scalar (SMEM) load: `route` is wave-uniform, and landing the row in
            # an SGPR is what makes the per-row destination descriptor uniform.
            row_raw = fx.Int32(buf_scalar_load(rows_t, route))
        row_is_mapped = row_raw >= fx.Int32(0)
        if row_is_mapped:
            row = fx.Uint32(row_raw)
            if const_expr(fuse_ep_psum):
                m = fx.Uint32(route_max_m)
                expert = fx.Uint32(row) // m
                slot = row - expert * m
                row = fx.Uint32(starts_lds[expert]) + slot
            elif const_expr(remap_rows):
                m = fx.Uint32(route_max_m)
                expert = fx.Uint32(row) // m
                slot = row - expert * m
                # Overwrites `row`, so it has to stay scalar too.
                row = (
                    fx.Uint32(buf_scalar_load(ptr_buf_tensor(row_starts), expert))
                    + slot
                )
            if const_expr(remap_rows or fuse_ep_psum):
                is_lane0 = lane == c0_i32
                if const_expr(ksplit):
                    k_group = fx.Uint32(fx.block_idx.y)
                    is_k0 = k_group == c0_i32
                    store_cond = is_lane0 & is_k0
                else:
                    store_cond = is_lane0
                if store_cond:
                    rows_t[route] = row
                    if const_expr(fuse_ep_psum):
                        w_f32 = ptr_buf_tensor(gather_w, fx.BFloat16)[route].to(
                            fx.Float32
                        )
                        topk_v = fx.Uint32(ep_topk)
                        max_tok_v = fx.Uint32(max_tok)
                        t = fx.Uint32(route) // topk_v
                        k = fx.Uint32(route) - t * topk_v
                        enc = fx.Uint32(ptr_buf_tensor(tis)[t])
                        origin_pe = enc // max_tok_v
                        origin_lid = enc - origin_pe * max_tok_v
                        packed = (
                            origin_pe * fx.Uint32(slot_stride) + origin_lid * topk_v + k
                        )
                        ep_p = ptr_buf_tensor(ep_rowmap)
                        ep_base = row * 2
                        ep_p[ep_base] = packed
                        ep_p[ep_base + 1] = w_f32.bitcast(fx.Int32)

            scale_tile = fx.Uint32(row) // fx.Uint32(c_rows_per_tile)
            row_in_tile = row - scale_tile * c_rows_per_tile
            wmma_row = fx.Uint32(row_in_tile) // fx.Uint32(c16_i32)
            row_lane16 = row_in_tile - wmma_row * c16_i32
            scale_row_dword_base = (
                scale_tile * c_dst_scale_dwords_per_row * c16_i32
                + wmma_row * c16_i32
                + row_lane16
            )

            if const_expr(source_topk > 0):
                if const_expr(source_topk_is_pow2):
                    source_row = route >> c_source_topk_shift
                else:
                    source_row = fx.Uint32(route) // fx.Uint32(c_source_topk)
                feat_row_i32 = source_row
            else:
                feat_row_i32 = row

            scale_t = ptr_buf_tensor(grouped_scale, fx.Int8)
            scale_t_i32 = ptr_buf_tensor(grouped_scale, fx.Int32)
            payload_base = fx.Int64(ptrtoint(grouped_payload))
            hidden_base = fx.Int64(ptrtoint(grouped_in))

            block_in_wave = fx.Uint32(lane) // fx.Uint32(c_lanes_per_block)
            lane_in_block = lane - block_in_wave * c_lanes_per_block
            is_block_lead = lane_in_block == c0_i32

            qc = SimpleNamespace(
                i32=i32,
                f32=f32,
                block_iters=1 if ksplit else block_iters,
                payload_base=payload_base,
                payload_bytes_per_row=payload_bytes_per_row,
                hidden_base=hidden_base,
                feat_bytes_per_row=src_bytes_per_row,
                feat_row_i32=feat_row_i32,
                prequantized=prequantized,
                payload_dwords_per_lane=payload_dwords_per_lane,
                src_scale_base=fx.Int64(ptrtoint(src_scale)),
                src_scale_bytes_per_row=src_scale_bytes_per_row,
                mx_blocks_per_wave_iter=mx_blocks_per_wave_iter,
                mx_blocks_per_row=mx_blocks_per_row,
                amax_shuffle_dists=amax_shuffle_dists,
                is_fp8=is_fp8,
                use_native=use_native,
                use_pk8=use_pk8,
                mx_dtype=mx_dtype,
                c0_i32=c0_i32,
                c1_i32=c1_i32,
                c4_i32=c4_i32,
                c23_i32=c23_i32,
                c254_i32=c254_i32,
                c0_f32=c0_f32,
                c_wave=c_wave,
                c_elems_per_lane=c_elems_per_lane,
                c_payload_bytes_per_block=c_payload_bytes_per_block,
                c_payload_bytes_per_lane=c_payload_bytes_per_lane,
                c_wmma_rep=c_wmma_rep,
                block_in_wave=block_in_wave,
                lane_in_block=lane_in_block,
                is_block_lead=is_block_lead,
                dests=[
                    SimpleNamespace(
                        payload_row_i32=row,
                        scale_row_dword_base=scale_row_dword_base,
                    )
                ],
                scale_t=scale_t,
                scale_t_i32=scale_t_i32,
                lane=lane,
                wmma_rep=wmma_rep,
            )
            if const_expr(ksplit):
                k_group_val = fx.Uint32(fx.block_idx.y)
                _emit_quant_one_k_group(qc, k_group_val)
            elif const_expr(prequantized):
                _emit_prequant_copy_preshuffle(qc)
            else:
                _emit_quant_block_loop(qc)

    _grid_y_dim = block_iters if ksplit else 1

    @flyc.jit
    def launch_fused(
        grouped_in: fx.Pointer,
        grouped_payload: fx.Pointer,
        grouped_scale: fx.Pointer,
        topids_to_rows: fx.Pointer,
        row_starts: fx.Pointer,
        route_max_m: fx.Int32,
        numel: fx.Int32,
        num_valid_routes: fx.Pointer,
        src_scale: fx.Pointer,
        masked_m: fx.Pointer,
        psum_out: fx.Pointer,
        gather_w: fx.Pointer,
        tis: fx.Pointer,
        ep_rowmap: fx.Pointer,
        experts: fx.Int32,
        tile_m: fx.Int32,
        ep_topk: fx.Int32,
        max_tok: fx.Int32,
        slot_stride: fx.Int32,
        grid_route_blocks: fx.Int32,
        stream: fx.Stream = fx.Stream(None),  # noqa: B008
    ):
        grid_x = arith.index_cast(T.index, grid_route_blocks)
        grid_y = arith.index_cast(T.index, arith.constant(_grid_y_dim, type=T.i32))
        fused_kernel(
            grouped_in,
            grouped_payload,
            grouped_scale,
            topids_to_rows,
            row_starts,
            route_max_m,
            numel,
            num_valid_routes,
            src_scale,
            masked_m,
            psum_out,
            gather_w,
            tis,
            ep_rowmap,
            experts,
            tile_m,
            ep_topk,
            max_tok,
            slot_stride,
        ).launch(
            grid=(grid_x, grid_y, 1),
            block=(BLOCK_THREADS, 1, 1),
            stream=stream,
        )

    launch_fused.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }

    return launch_fused


def _token_multidest_scale_base(
    row, c_rows_per_tile, c_dst_scale_dwords_per_row, c16_i32
):
    """Return the preshuffled e8m0 dword base for one grouped row."""
    scale_tile = fx.Uint32(row) // fx.Uint32(c_rows_per_tile)
    row_in_tile = fx.Uint32(row) - scale_tile * c_rows_per_tile
    wmma_row = row_in_tile // fx.Uint32(c16_i32)
    row_lane16 = row_in_tile - wmma_row * c16_i32
    return (
        scale_tile * c_dst_scale_dwords_per_row * c16_i32
        + wmma_row * c16_i32
        + row_lane16
    )


def token_multidest_ksplit(
    feat_dim: int, wmma_rep: int, quant_mode: str, token_num: int
) -> int:
    """How many ways to split the row's K groups over ``grid.y``.

    One warp per token gives only ``token_num / warps_per_block`` blocks, so a
    decode-sized batch leaves most of the GPU idle; splitting K widens the grid
    without duplicating any work. Splitting further than that only multiplies
    the per-block route setup, and it costs the staging pipeline, so it stops
    once the grid is wide enough.
    """
    from aiter.jit.utils.chip_info import get_cu_num

    L = _quant_layout(feat_dim, quant_mode, wmma_rep)
    grid = -(-token_num // L.warps_per_block)
    target = (get_cu_num() or 256) * _TOKEN_MULTIDEST_BLOCKS_PER_CU
    want = -(-target // max(grid, 1))
    best = 1
    for n in range(1, min(want, _TOKEN_MULTIDEST_MAX_KSPLIT) + 1):
        if L.block_iters % n == 0:
            best = n
    return best


def token_multidest_tdm_chunks(
    feat_dim: int, wmma_rep: int, quant_mode: str, ksplit: int = 1
) -> int:
    """TDM staging depth: the deepest the row's geometry allows, up to the tuned one.

    A chunk has to cover a whole number of wave iterations and stay 16 B
    aligned, so the depth has to come from the row's divisors rather than a
    constant. A K-split block has too few iterations left to pay for a pipeline
    and the builder drops staging for it, so report that here too.
    """
    if ksplit > 1:
        return 0
    L = _quant_layout(feat_dim, quant_mode, wmma_rep)
    for n in range(min(_TOKEN_MULTIDEST_TDM_CHUNKS, L.block_iters), 0, -1):
        if L.block_iters % n == 0 and (feat_dim * 2) % (n * 16) == 0:
            return n
    return 0


def build_moe_token_multidest_quant_module(
    feat_dim: int,
    wmma_rep: int,
    topk: int,
    quant_mode: str = "fp4",
    tdm_hidden_chunks: int = _TOKEN_MULTIDEST_TDM_CHUNKS,
    ksplit: int = 1,
):
    """Quantize each token once and scatter the result to its ``topk`` routed rows.

    The route-indexed kernel quantizes the same hidden row once per route; this
    one uses a warp per token, computes the MX payload/e8m0 row once, then emits
    every destination. What it saves therefore grows with ``topk``, while what
    it costs -- one buffer descriptor per destination held live across the store
    pass -- grows with it too.
    """
    L = _quant_layout(feat_dim, quant_mode, wmma_rep)
    if not L.use_pk8:
        raise NotImplementedError("token multidest quant requires gfx1250 pk8")
    is_fp8 = L.is_fp8
    use_native = L.use_native
    use_pk8 = L.use_pk8
    elems_per_lane = L.elems_per_lane
    lanes_per_mx_block = L.lanes_per_mx_block
    mx_dtype = L.mx_dtype
    payload_bytes_per_row = L.payload_bytes_per_row
    payload_bytes_per_block = L.payload_bytes_per_block
    payload_bytes_per_lane = L.payload_bytes_per_lane
    wave_size = L.wave_size
    warps_per_block = L.warps_per_block
    mx_blocks_per_wave_iter = L.mx_blocks_per_wave_iter
    mx_blocks_per_row = L.mx_blocks_per_row
    rows_per_tile = L.rows_per_tile
    dst_scale_dwords_per_row = L.dst_scale_dwords_per_row
    row_iters = L.block_iters
    amax_shuffle_dists = L.amax_shuffle_dists
    # Splitting the row's K groups over grid.y is safe because an MX block scale
    # covers 32 contiguous elements: the slices need no cross-block reduction.
    if row_iters % ksplit:
        raise ValueError(
            f"ksplit={ksplit} must divide the row's {row_iters} wave iterations"
        )
    block_iters = row_iters // ksplit
    # The staged chunks are a pipeline over the *block's* iterations, and a
    # split block has too few left to pay for one.
    if ksplit > 1:
        tdm_hidden_chunks = 0
    if tdm_hidden_chunks and (
        block_iters % tdm_hidden_chunks or (feat_dim * 2) % (tdm_hidden_chunks * 16)
    ):
        raise ValueError(
            f"tdm_hidden_chunks={tdm_hidden_chunks} must divide block_iters="
            f"{block_iters} and leave a 16 B-aligned chunk of {feat_dim * 2} B"
        )
    hidden_chunk_bytes = feat_dim * 2 // tdm_hidden_chunks if tdm_hidden_chunks else 0
    # Blocks 4k..4k+3 share one destination dword, so their e8m0 bytes go out as
    # a single packed store instead of four predicated byte stores. Needs the
    # pk8 geometry (4 lanes per MX block) to assemble them with xor-shuffles.
    scale_pack_dwords = lanes_per_mx_block == 4
    module_name = (
        f"moe_token_multidest_quant_k{topk}_fd{feat_dim}_r{wmma_rep}"
        f"_{quant_mode}_{L.native_tag}"
        f"{'_scpk' if scale_pack_dwords else ''}"
        f"{f'_hidtdm{tdm_hidden_chunks}' if tdm_hidden_chunks else ''}"
        f"{f'_ks{ksplit}' if ksplit > 1 else ''}"
    )

    @flyc.kernel(name=module_name, known_block_size=[BLOCK_THREADS, 1, 1])
    def token_multidest_kernel(
        hidden: fx.Pointer,
        grouped_payload: fx.Pointer,
        grouped_scale: fx.Pointer,
        topids_to_rows: fx.Pointer,
        token_num: Int32,
    ):
        i32 = T.i32
        f32 = T.f32

        c0_i32 = arith.constant(0, type=i32)
        c1_i32 = arith.constant(1, type=i32)
        c4_i32 = arith.constant(4, type=i32)
        c16_i32 = arith.constant(16, type=i32)
        c23_i32 = arith.constant(23, type=i32)
        c254_i32 = arith.constant(254, type=i32)
        c0_f32 = arith.constant(0.0, type=f32)

        c_wave = arith.constant(wave_size, type=i32)
        c_payload_bytes_per_block = arith.constant(payload_bytes_per_block, type=i32)
        c_payload_bytes_per_lane = arith.constant(payload_bytes_per_lane, type=i32)
        c_dst_scale_dwords_per_row = arith.constant(dst_scale_dwords_per_row, type=i32)
        c_wmma_rep = arith.constant(wmma_rep, type=i32)
        c_rows_per_tile = arith.constant(rows_per_tile, type=i32)
        c_lanes_per_block = arith.constant(lanes_per_mx_block, type=i32)
        c_elems_per_lane = arith.constant(elems_per_lane, type=i32)

        tid = fx.Uint32(fx.thread_idx.x)
        bid = fx.Uint32(fx.block_idx.x)
        warp_in_block = fx.Uint32(rocdl.readfirstlane(i32, fx.Uint32(tid // c_wave)))
        lane = tid - warp_in_block * c_wave
        token0 = bid * arith.constant(warps_per_block, type=i32)
        token = token0 + warp_in_block

        # Double-buffered hidden staging: [chunk slot 0 | chunk slot 1].
        hslot = warps_per_block * hidden_chunk_bytes if tdm_hidden_chunks else 0
        hidden_lds_load = None
        hidden_lds_idx = None
        hidden_lds_row_off = c0_i32
        chunk_prefetch = None
        if const_expr(tdm_hidden_chunks):
            h_lds = fx.SharedAllocator().allocate(2 * hslot)._ptr
            hidden_lds_idx = fx.index_cast(T.index, ptrtoint(h_lds))
            hidden_lds_load, _ = make_lds_copy_ops(128)
            hidden_lds_row_off = warp_in_block * arith.constant(
                hidden_chunk_bytes, type=i32
            )
            valid_rows = fx.Int32(token_num) - fx.Int32(token0)
            hg_base = fx.recast_iter(fx.Int8, hidden) + fx.Int64(token0) * (
                feat_dim * 2
            )

            def _issue_hidden(chunk):
                shape = (warps_per_block, hidden_chunk_bytes)
                tdm_ops.tensor_load_2d(
                    tdm_ops.make_tensor_descriptor_2d(
                        global_ptr=fx.Tensor(
                            fx.make_view(
                                hg_base + fx.Int64(chunk * hidden_chunk_bytes),
                                fx.make_layout(shape, (feat_dim * 2, 1)),
                            )
                        ),
                        lds_memref=fx.Tensor(
                            fx.make_view(
                                fx.add_offset(h_lds, (chunk % 2) * hslot),
                                fx.make_layout(shape, (hidden_chunk_bytes, 1)),
                            )
                        ),
                        global_offset=(0, 0),
                        tensor_shape=shape,
                        strides=(feat_dim * 2, 1),
                        tile_shape=shape,
                        elem_bytes=1,
                        num_warps=1,
                        oob_outer_bound=valid_rows,
                    )
                )

            is_loader = warp_in_block == fx.Uint32(c0_i32)

            def chunk_prefetch(chunk):
                # Prologue lands chunk 0 outright; every chunk then stages the
                # next one and leaves exactly it in flight, so the DMA runs
                # under this chunk's converts. Two slots mean chunk n+1 reuses
                # chunk n-1's, hence the WAR barrier before the issue; the RAW
                # barrier publishes chunk n, which only wave 0 waited on.
                if const_expr(chunk == 0) and is_loader:
                    _issue_hidden(0)
                    tdm_ops.tensor_wait(0)
                gpu.barrier()
                if is_loader and const_expr(chunk + 1 < tdm_hidden_chunks):
                    _issue_hidden(chunk + 1)
                if const_expr(chunk > 0):
                    if is_loader:
                        tdm_ops.tensor_wait(1 if chunk + 1 < tdm_hidden_chunks else 0)
                    gpu.barrier()

        # CTA-uniform guard (every launched block owns at least one token), so
        # the TDM staging barriers below are reached by all waves. A warp whose
        # token is past the end reads token 0 instead and has its destination
        # descriptors zero-sized, so its stores are dropped by the hardware
        # bounds check rather than by a branch.
        valid = token < fx.Uint32(token_num)
        token_eff = valid.select(token, fx.Uint32(c0_i32))
        pay_records = valid.select(
            arith.constant(payload_bytes_per_row, type=i32), c0_i32
        )
        # Sign-extended to i64 by the descriptor builder, so stay under 2 GiB.
        scale_records = valid.select(
            arith.constant(_SCALE_RSRC_MAX_BYTES, type=i32), c0_i32
        )
        if token0 < fx.Uint32(token_num):
            rows_t = ptr_buf_tensor(topids_to_rows)
            route0 = token_eff * arith.constant(topk, type=i32)
            # Scalar loads: the route is wave-uniform, and landing each row in
            # an SGPR is what keeps its destination descriptor uniform too.
            rows = [
                fx.Uint32(buf_scalar_load(rows_t, route0 + arith.constant(k, type=i32)))
                for k in range_constexpr(topk)
            ]
            scales = [
                _token_multidest_scale_base(
                    row, c_rows_per_tile, c_dst_scale_dwords_per_row, c16_i32
                )
                for row in rows
            ]

            block_in_wave = lane // fx.Uint32(c_lanes_per_block)
            lane_in_block = lane - block_in_wave * c_lanes_per_block
            qc = SimpleNamespace(
                i32=i32,
                f32=f32,
                block_iters=block_iters,
                payload_base=fx.Int64(ptrtoint(grouped_payload)),
                payload_bytes_per_row=payload_bytes_per_row,
                hidden_base=fx.Int64(ptrtoint(hidden)),
                feat_bytes_per_row=feat_dim * 2,
                feat_row_i32=token_eff,
                payload_num_records=pay_records,
                prequantized=False,
                payload_dwords_per_lane=payload_bytes_per_lane // 4,
                src_scale_base=fx.Int64(0),
                src_scale_bytes_per_row=0,
                mx_blocks_per_wave_iter=mx_blocks_per_wave_iter,
                mx_blocks_per_row=mx_blocks_per_row,
                amax_shuffle_dists=amax_shuffle_dists,
                is_fp8=is_fp8,
                use_native=use_native,
                use_pk8=use_pk8,
                mx_dtype=mx_dtype,
                c0_i32=c0_i32,
                c1_i32=c1_i32,
                c4_i32=c4_i32,
                c23_i32=c23_i32,
                c254_i32=c254_i32,
                c0_f32=c0_f32,
                c_wave=c_wave,
                c_elems_per_lane=c_elems_per_lane,
                c_payload_bytes_per_block=c_payload_bytes_per_block,
                c_payload_bytes_per_lane=c_payload_bytes_per_lane,
                c_wmma_rep=c_wmma_rep,
                block_in_wave=block_in_wave,
                lane_in_block=lane_in_block,
                is_block_lead=lane_in_block == c0_i32,
                payload_dests=[SimpleNamespace(payload_row_i32=row) for row in rows],
                # Scale destinations; the payload keeps its own list above.
                dests=[
                    SimpleNamespace(payload_row_i32=row, scale_row_dword_base=sc)
                    for row, sc in zip(rows, scales)
                ],
                # Zero-on-invalid bound: a dead token takes a zero-length
                # descriptor rather than a branch.
                scale_t=ptr_buf_tensor(
                    grouped_scale, fx.Int8, num_records_bytes=scale_records
                ),
                # The packed dword store needs a width-agnostic V#; it carries
                # the same zero-on-invalid bound as the byte view above.
                scale_rsrc=buffer_ops.create_buffer_resource_from_addr(
                    fx.Int64(ptrtoint(grouped_scale)),
                    num_records_bytes=scale_records,
                ),
                scale_pack_dwords=scale_pack_dwords,
                hidden_chunks=max(1, tdm_hidden_chunks),
                chunk_prefetch=chunk_prefetch,
                hidden_lds_load=hidden_lds_load,
                hidden_lds_idx=hidden_lds_idx,
                hidden_lds_row_off=hidden_lds_row_off,
                hidden_slot_bytes=hslot,
                mx_group_base=(
                    fx.Uint32(fx.block_idx.y) * arith.constant(block_iters, type=i32)
                    if const_expr(ksplit > 1)
                    else None
                ),
            )
            _emit_quant_block_loop(qc)

    @flyc.jit
    def launch_token_multidest(
        hidden: fx.Pointer,
        grouped_payload: fx.Pointer,
        grouped_scale: fx.Pointer,
        topids_to_rows: fx.Pointer,
        token_num: fx.Int32,
        grid_blocks: fx.Int32,
        stream: fx.Stream = fx.Stream(None),  # noqa: B008
    ):
        token_multidest_kernel(
            hidden, grouped_payload, grouped_scale, topids_to_rows, token_num
        ).launch(
            grid=(
                arith.index_cast(T.index, grid_blocks),
                arith.index_cast(T.index, arith.constant(ksplit, type=T.i32)),
                1,
            ),
            block=(BLOCK_THREADS, 1, 1),
            stream=stream,
        )

    launch_token_multidest.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }
    return launch_token_multidest


def fused_quant_preshuffle_supported(
    feat_dim: int, wmma_rep: int, quant_mode: str
) -> bool:
    """Whether the compact-quant + scale-rebuild pair accepts a shape.

    Geometry only -- whether the routing takes the token-multidest path at all
    is the dispatcher's call. Cheaper than building the modules and catching the
    error, and the caller has to size the extra buffers before it launches.
    """
    try:
        L = _quant_layout(feat_dim, quant_mode, wmma_rep)
    except Exception:  # noqa: BLE001 - unsupported geometry is just a "no"
        return False
    if not L.use_pk8 or L.lanes_per_mx_block != 4:
        return False
    return _fused_preshuffle_k_chunks(L) == 1


def _fused_preshuffle_k_chunks(L) -> int:
    """How many k-slices one scale row-tile needs to fit the phase-2 LDS tile."""
    src_dwords = L.mx_blocks_per_row // 4
    k_chunk = max(
        (
            c
            for c in range(1, src_dwords + 1)
            if src_dwords % c == 0 and L.rows_per_tile * (c + 1) * 4 <= _PRESHUF_LDS
        ),
        default=1,
    )
    return src_dwords // k_chunk


def build_moe_token_multidest_compact_quant_module(
    feat_dim: int,
    wmma_rep: int,
    topk: int,
    quant_mode: str = "fp4",
    tdm_hidden_chunks: int = _TOKEN_MULTIDEST_TDM_CHUNKS,
):
    """Token-multidest quant writing a COMPACT per-token e8m0 scale.

    Like ``build_moe_token_multidest_quant_module`` except the scale goes out one
    contiguous row per source token instead of interleaved, so the stores
    coalesce. ``build_moe_scatter_copy_preshuffle_scale_module`` converts it to
    the layout the GEMM reads, consuming the ``row_to_token`` map written here.
    Grid-stride over tokens.
    """
    L = _quant_layout(feat_dim, quant_mode, wmma_rep)
    if not L.use_pk8:
        raise NotImplementedError("token multidest quant requires gfx1250 pk8")
    is_fp8 = L.is_fp8
    use_native = L.use_native
    use_pk8 = L.use_pk8
    elems_per_lane = L.elems_per_lane
    lanes_per_mx_block = L.lanes_per_mx_block
    mx_dtype = L.mx_dtype
    payload_bytes_per_row = L.payload_bytes_per_row
    payload_bytes_per_block = L.payload_bytes_per_block
    payload_bytes_per_lane = L.payload_bytes_per_lane
    wave_size = L.wave_size
    warps_per_block = L.warps_per_block
    mx_blocks_per_wave_iter = L.mx_blocks_per_wave_iter
    mx_blocks_per_row = L.mx_blocks_per_row
    block_iters = L.block_iters
    amax_shuffle_dists = L.amax_shuffle_dists

    if lanes_per_mx_block != 4:
        raise NotImplementedError("compact quant needs the pk8 4-lane MX block")
    if tdm_hidden_chunks and (
        block_iters % tdm_hidden_chunks or (feat_dim * 2) % (tdm_hidden_chunks * 16)
    ):
        raise ValueError(
            f"tdm_hidden_chunks={tdm_hidden_chunks} must divide block_iters="
            f"{block_iters} and leave a 16 B-aligned chunk of {feat_dim * 2} B"
        )
    hidden_chunk_bytes = feat_dim * 2 // tdm_hidden_chunks if tdm_hidden_chunks else 0
    # Checked here too: this kernel sizes the buffer the rebuild has to stage.
    if _fused_preshuffle_k_chunks(L) != 1:
        raise NotImplementedError("compact scale needs the whole row in LDS")

    module_name = (
        f"moe_token_multidest_quant_fusepre_k{topk}_fd{feat_dim}_r{wmma_rep}"
        f"_{quant_mode}_{L.native_tag}"
        f"{f'_hidtdm{tdm_hidden_chunks}' if tdm_hidden_chunks else ''}"
        "_quant"
    )

    @flyc.kernel(name=module_name, known_block_size=[BLOCK_THREADS, 1, 1])
    def compact_quant_kernel(
        hidden: fx.Pointer,
        grouped_payload: fx.Pointer,
        compact_scale_buf: fx.Pointer,
        topids_to_rows: fx.Pointer,
        row_to_token: fx.Pointer,
        token_num: Int32,
        grid_blocks: Int32,
    ):
        i32 = T.i32
        f32 = T.f32

        c0_i32 = arith.constant(0, type=i32)
        c1_i32 = arith.constant(1, type=i32)
        c4_i32 = arith.constant(4, type=i32)
        c23_i32 = arith.constant(23, type=i32)
        c254_i32 = arith.constant(254, type=i32)
        c0_f32 = arith.constant(0.0, type=f32)

        c_wave = arith.constant(wave_size, type=i32)
        c_payload_bytes_per_block = arith.constant(payload_bytes_per_block, type=i32)
        c_payload_bytes_per_lane = arith.constant(payload_bytes_per_lane, type=i32)
        c_wmma_rep = arith.constant(wmma_rep, type=i32)
        c_lanes_per_block = arith.constant(lanes_per_mx_block, type=i32)
        c_elems_per_lane = arith.constant(elems_per_lane, type=i32)
        c_wpb = arith.constant(warps_per_block, type=i32)

        tid = fx.Uint32(fx.thread_idx.x)
        bid = fx.Uint32(fx.block_idx.x)
        warp_in_block = fx.Uint32(rocdl.readfirstlane(i32, fx.Uint32(tid // c_wave)))
        lane = tid - warp_in_block * c_wave

        hslot = warps_per_block * hidden_chunk_bytes if tdm_hidden_chunks else 0
        h_lds = None
        hidden_lds_idx = None
        hidden_lds_load = None
        hidden_lds_row_off = c0_i32
        is_loader = warp_in_block == fx.Uint32(c0_i32)
        _lds = fx.SharedAllocator()
        if const_expr(tdm_hidden_chunks):
            h_lds = _lds.allocate(2 * hslot)._ptr
            hidden_lds_idx = fx.index_cast(T.index, ptrtoint(h_lds))
            hidden_lds_load, _ = make_lds_copy_ops(128)
            hidden_lds_row_off = warp_in_block * arith.constant(
                hidden_chunk_bytes, type=i32
            )

        def _quant_token_group(token0):
            """Quantize one block's worth of tokens and emit every copy."""
            token = token0 + warp_in_block
            chunk_prefetch = None
            if const_expr(tdm_hidden_chunks):
                valid_rows = fx.Int32(token_num) - fx.Int32(token0)
                hg_base = fx.recast_iter(fx.Int8, hidden) + fx.Int64(token0) * (
                    feat_dim * 2
                )

                def _issue_hidden(chunk):
                    shape = (warps_per_block, hidden_chunk_bytes)
                    tdm_ops.tensor_load_2d(
                        tdm_ops.make_tensor_descriptor_2d(
                            global_ptr=fx.Tensor(
                                fx.make_view(
                                    hg_base + fx.Int64(chunk * hidden_chunk_bytes),
                                    fx.make_layout(shape, (feat_dim * 2, 1)),
                                )
                            ),
                            lds_memref=fx.Tensor(
                                fx.make_view(
                                    fx.add_offset(h_lds, (chunk % 2) * hslot),
                                    fx.make_layout(shape, (hidden_chunk_bytes, 1)),
                                )
                            ),
                            global_offset=(0, 0),
                            tensor_shape=shape,
                            strides=(feat_dim * 2, 1),
                            tile_shape=shape,
                            elem_bytes=1,
                            num_warps=1,
                            oob_outer_bound=valid_rows,
                        )
                    )

                def chunk_prefetch(chunk):
                    if const_expr(chunk == 0) and is_loader:
                        _issue_hidden(0)
                        tdm_ops.tensor_wait(0)
                    gpu.barrier()
                    if is_loader and const_expr(chunk + 1 < tdm_hidden_chunks):
                        _issue_hidden(chunk + 1)
                    if const_expr(chunk > 0):
                        if is_loader:
                            tdm_ops.tensor_wait(
                                1 if chunk + 1 < tdm_hidden_chunks else 0
                            )
                        gpu.barrier()

            valid = token < fx.Uint32(token_num)
            token_eff = valid.select(token, fx.Uint32(c0_i32))
            pay_records = valid.select(
                arith.constant(payload_bytes_per_row, type=i32), c0_i32
            )
            scale_records = valid.select(
                arith.constant(_SCALE_RSRC_MAX_BYTES, type=i32), c0_i32
            )

            rows_t = ptr_buf_tensor(topids_to_rows)
            route0 = token_eff * arith.constant(topk, type=i32)
            rows = [
                fx.Uint32(buf_scalar_load(rows_t, route0 + arith.constant(k, type=i32)))
                for k in range_constexpr(topk)
            ]

            r2t_t = ptr_buf_tensor(row_to_token)
            write_r2t = arith.andi(valid, fx.Uint32(lane) == fx.Uint32(c0_i32))

            def _store_r2t():
                for k in range_constexpr(topk):
                    r2t_t[rows[k]] = fx.Int32(token_eff)

            @flyc.jit
            def _dispatch_r2t():
                if write_r2t:
                    _store_r2t()

            _dispatch_r2t()

            block_in_wave = lane // fx.Uint32(c_lanes_per_block)
            lane_in_block = lane - block_in_wave * c_lanes_per_block
            qc = SimpleNamespace(
                i32=i32,
                f32=f32,
                block_iters=block_iters,
                payload_base=fx.Int64(ptrtoint(grouped_payload)),
                payload_bytes_per_row=payload_bytes_per_row,
                hidden_base=fx.Int64(ptrtoint(hidden)),
                feat_bytes_per_row=feat_dim * 2,
                feat_row_i32=token_eff,
                payload_num_records=pay_records,
                prequantized=False,
                payload_dwords_per_lane=payload_bytes_per_lane // 4,
                src_scale_base=fx.Int64(0),
                src_scale_bytes_per_row=0,
                mx_blocks_per_wave_iter=mx_blocks_per_wave_iter,
                mx_blocks_per_row=mx_blocks_per_row,
                amax_shuffle_dists=amax_shuffle_dists,
                is_fp8=is_fp8,
                use_native=use_native,
                use_pk8=use_pk8,
                mx_dtype=mx_dtype,
                c0_i32=c0_i32,
                c1_i32=c1_i32,
                c4_i32=c4_i32,
                c23_i32=c23_i32,
                c254_i32=c254_i32,
                c0_f32=c0_f32,
                c_wave=c_wave,
                c_elems_per_lane=c_elems_per_lane,
                c_payload_bytes_per_block=c_payload_bytes_per_block,
                c_payload_bytes_per_lane=c_payload_bytes_per_lane,
                c_wmma_rep=c_wmma_rep,
                block_in_wave=block_in_wave,
                lane_in_block=lane_in_block,
                is_block_lead=lane_in_block == c0_i32,
                payload_dests=[SimpleNamespace(payload_row_i32=row) for row in rows],
                dests=[
                    SimpleNamespace(
                        payload_row_i32=token_eff, scale_row_dword_base=c0_i32
                    )
                ],
                scale_t=ptr_buf_tensor(
                    compact_scale_buf, fx.Int8, num_records_bytes=scale_records
                ),
                scale_rsrc=buffer_ops.create_buffer_resource_from_addr(
                    fx.Int64(ptrtoint(compact_scale_buf)),
                    num_records_bytes=scale_records,
                ),
                scale_pack_dwords=True,
                compact_scale=True,
                c_scale_dwords_per_row=arith.constant(mx_blocks_per_row // 4, type=i32),
                hidden_chunks=max(1, tdm_hidden_chunks),
                chunk_prefetch=chunk_prefetch,
                hidden_lds_load=hidden_lds_load,
                hidden_lds_idx=hidden_lds_idx,
                hidden_lds_row_off=hidden_lds_row_off,
                hidden_slot_bytes=hslot,
                mx_group_base=None,
            )
            _emit_quant_block_loop(qc)

        step = fx.Uint32(grid_blocks) * c_wpb
        for token0 in range(bid * c_wpb, fx.Uint32(token_num), step):
            _quant_token_group(token0)

    @flyc.jit
    def launch_compact_quant(
        hidden: fx.Pointer,
        grouped_payload: fx.Pointer,
        compact_scale_buf: fx.Pointer,
        topids_to_rows: fx.Pointer,
        row_to_token: fx.Pointer,
        token_num: fx.Int32,
        grid_blocks: fx.Int32,
        stream: fx.Stream = fx.Stream(None),  # noqa: B008
    ):
        compact_quant_kernel(
            hidden,
            grouped_payload,
            compact_scale_buf,
            topids_to_rows,
            row_to_token,
            token_num,
            grid_blocks,
        ).launch(
            grid=(arith.index_cast(T.index, grid_blocks), 1, 1),
            block=(BLOCK_THREADS, 1, 1),
            stream=stream,
        )

    launch_compact_quant.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }
    return launch_compact_quant


def build_moe_fused_route_psum_quant_scatter_module(
    model_dim: int,
    topk: int,
    wmma_rep: int,
    quant_mode: str = "fp4",
    direct_ep: bool = False,
    prequantized: bool = False,
    src_scale_bytes_per_row: int = 0,
):
    """Return a JIT launcher for the *fully fused* DeepGEMM contiguous-M stage1 prep.

    This is the single-kernel fusion of three previously-separate launches in the
    contiguous-M path (see ``grouped_moe_gfx1250.py``):

        1. ``torch.bincount(flat_experts)``        -> per-expert counts (masked_m)
        2. ``moe_contiguous_psum``                 -> tile-aligned exclusive prefix
                                                      sum (starts) + actual ends (psum)
        3. ``moe_fused_route_quant_scatter``       -> route + MX quant + scatter +
                                                      scale-preshuffle

    A single persistent grid (``num_workers`` resident workgroups) runs three
    phases separated by a hand-rolled grid-wide barrier (FlyDSL has no
    ``grid.sync`` / cooperative launch; this uses a global-atomic spin
    protocol). Each worker owns a strided slice of the
    ``numel = token_num*topk`` routes (warp-per-route, ``stride =
    num_workers*warps_per_block``):

        Phase 1 (all blocks): ``lane0: atomicAdd(count[expert], 1)`` -> count == masked_m.
        Barrier A: every block-leader arrives on ``barrier[0]``; the last arriver
                   runs Phase 2, the rest spin on the release flag ``barrier[1]``.
        Phase 2 (last block, one thread): serial tile-aligned prefix sum over
                   ``count`` -> ``starts``/``psum`` (logic lifted from
                   ``moe_contiguous_psum``), then publishes ``barrier[1] = 1``.
        Phase 3 (all blocks): ``lane0: slot = atomicAdd(slot_counter[expert], 1)``,
                   ``grouped_row = starts[expert] + slot``, then the shared
                   ``_emit_quant_block_loop`` quantizes + scatters + preshuffles.

    The destination is always the DeepGEMM contiguous-M layout: a single
    ``(1, contiguous_m)`` payload/scale buffer indexed by the global
    ``grouped_row = starts[expert] + slot`` (every ``starts[e]`` is tile_m-aligned,
    hence a multiple of ``wmma_rep*16``, so the preshuffle tiling is consistent).

    Cross-block memory ordering uses ``syncscope="agent"`` atomics plus coherent
    (``sc0 sc1``) global load/store + ``s_waitcnt(0)`` around the release flag, so
    the prefix-sum reads of ``count`` and the Phase-3 reads of ``starts`` observe
    the committed values.

    Launcher signature::

        (topk_ids, count, slot_counter, starts, psum, barrier, topids_to_rows,
         hidden, grouped_payload, grouped_scale, numel, experts, tile_m,
         num_workers, grid_blocks, stream=...)

      topk_ids        : (numel,)               int32  flattened expert ids
      count           : (E,)                   int32  in/out, init 0 (== masked_m)
      slot_counter    : (E,)                   int32  in/out, init 0 (phase-3 slots)
      starts          : (E,)                   int32  out  tile-aligned prefix sum
      psum            : (E,)                   int32  out  starts[e]+count[e]
      barrier         : (2,)                   int32  in/out, init 0 (arrival/release)
      topids_to_rows  : (numel,)               int32  out  route -> grouped row
      hidden          : (token_num*model_dim,) bf16   flat activations
      grouped_payload : (contiguous_m*payload_bytes_per_row,) uint8  out MX payload
      grouped_scale   : (contiguous_m*(model_dim//32),) uint8  out preshuffled e8m0
      experts         : int32  number of experts E (matches count/slot/starts len)
      tile_m          : int32  contiguous-M tile (starts aligned to this)
      num_workers     : int32  resident workgroup count (== grid_blocks)
    """
    L = _quant_layout(model_dim, quant_mode, wmma_rep)
    is_fp8 = L.is_fp8
    use_native = L.use_native
    use_pk8 = L.use_pk8
    elems_per_lane = L.elems_per_lane
    lanes_per_mx_block = L.lanes_per_mx_block
    mx_dtype = L.mx_dtype
    payload_bytes_per_row = L.payload_bytes_per_row
    payload_bytes_per_block = L.payload_bytes_per_block
    payload_bytes_per_lane = L.payload_bytes_per_lane
    wave_size = L.wave_size
    warps_per_block = L.warps_per_block
    mx_blocks_per_wave_iter = L.mx_blocks_per_wave_iter
    mx_blocks_per_row = L.mx_blocks_per_row
    rows_per_tile = L.rows_per_tile
    dst_scale_dwords_per_row = L.dst_scale_dwords_per_row
    block_iters = L.block_iters
    amax_shuffle_dists = L.amax_shuffle_dists
    if prequantized:
        assert src_scale_bytes_per_row >= L.scale_bytes_per_row
    src_bytes_per_row = payload_bytes_per_row if prequantized else model_dim * 2
    payload_dwords_per_lane = payload_bytes_per_lane // 4

    module_name = format_kernel_name(
        f"moe_fused_route_psum_quant_scatter_md{model_dim}_tk{topk}_r{wmma_rep}"
        f"_{quant_mode}_{L.native_tag}"
        f"{'_ep' if direct_ep else ''}"
        f"{f'_pq{src_scale_bytes_per_row}' if prequantized else ''}"
    )

    # gfx12 split the memory wait counters (s_wait_loadcnt / s_wait_storecnt);
    # gfx9 uses the unified ``s_waitcnt``. The cross-block barrier publishes/reads
    # its scratch (count / starts / psum / release flag) exclusively through
    # agent-scope atomics + plain buffer loads, which is the only reliably
    # L2-coherent cross-CU producer/consumer pattern on gfx1250 (hand-rolled
    # inline-asm coherent global load/store miscompiles here).
    _is_gfx12 = str(L.arch).startswith("gfx12")

    @fx.struct
    class _RoleStorage:
        ticket: fx.Array[fx.Int32, 1, 16]

    @flyc.kernel(name=module_name, known_block_size=[BLOCK_THREADS, 1, 1])
    def fused_kernel(
        topk_ids: fx.Pointer,  # (numel,) int32
        count: fx.Pointer,  # (E,) int32 in/out (init 0) -> masked_m
        slot_counter: fx.Pointer,  # (E,) int32 in/out (init 0)
        starts: fx.Pointer,  # (E,) int32 out
        psum: fx.Pointer,  # (E,) int32 out
        barrier: fx.Pointer,  # (2,) int32 in/out (init 0): [0]=arrival, [1]=release
        topids_to_rows: fx.Pointer,  # (numel,) int32 out
        hidden: fx.Pointer,  # (token_num*model_dim,) bf16
        grouped_payload: fx.Pointer,  # (contiguous_m*payload_bytes_per_row,) uint8 out
        grouped_scale: fx.Pointer,  # preshuffled e8m0 out
        num_valid_tokens: fx.Pointer,  # (1,) i32, read iff direct_ep
        src_scale: fx.Pointer,  # row-major e8m0, read iff prequantized
        weight_in: fx.Pointer,  # route weights f32, read iff direct_ep
        tis: fx.Pointer,  # recv token -> source token encoding, read iff direct_ep
        ep_rowmap: fx.Pointer,  # contiguous row -> (destination, weight bits)
        numel: Int32,
        experts: Int32,
        tile_m: Int32,
        num_workers: Int32,  # route worker count
        quant_workers: Int32,
        rank: Int32,
        max_tok: Int32,
        slot_stride: Int32,
    ):
        """Write ``(contiguous_m//(wmma_rep*16), K//128, wmma_rep, 16, 4)`` scales."""
        i32 = T.i32
        f32 = T.f32

        c0_i32 = arith.constant(0, type=i32)
        c1_i32 = arith.constant(1, type=i32)
        c4_i32 = arith.constant(4, type=i32)
        c16_i32 = arith.constant(16, type=i32)
        c23_i32 = arith.constant(23, type=i32)
        c254_i32 = arith.constant(254, type=i32)
        c0_f32 = arith.constant(0.0, type=f32)

        c_wave = arith.constant(wave_size, type=i32)
        c_warps_per_block = arith.constant(warps_per_block, type=i32)
        c_topk = arith.constant(topk, type=i32)
        _c_model_dim = arith.constant(model_dim, type=i32)
        _c_payload_bytes_per_row = arith.constant(payload_bytes_per_row, type=i32)
        c_payload_bytes_per_block = arith.constant(payload_bytes_per_block, type=i32)
        c_payload_bytes_per_lane = arith.constant(payload_bytes_per_lane, type=i32)
        c_dst_scale_dwords_per_row = arith.constant(dst_scale_dwords_per_row, type=i32)
        c_wmma_rep = arith.constant(wmma_rep, type=i32)
        c_rows_per_tile = arith.constant(rows_per_tile, type=i32)
        c_lanes_per_block = arith.constant(lanes_per_mx_block, type=i32)
        c_elems_per_lane = arith.constant(elems_per_lane, type=i32)

        # --- cross-block scratch access helpers (raw !llvm.ptr<1> at elem idx) ---
        def _wait_mem():
            # Drain outstanding global memory ops (loads + stores) so atomics /
            # coherent writes are committed to the L2 coherence point.
            if const_expr(_is_gfx12):
                rocdl.s_wait_loadcnt(0)
                rocdl.s_wait_storecnt(0)
            else:
                rocdl.s_waitcnt(0)

        def _elem_ptr(tensor, elem_idx_i32):
            addr = fx.Int64(ptrtoint(tensor)) + fx.Int64(elem_idx_i32) * 4
            p = create_llvm_ptr(addr)
            return p._value if hasattr(p, "_value") else p

        def _atomic_add(tensor, elem_idx_i32, addend):
            ptr = _elem_ptr(tensor, elem_idx_i32)
            return fx.Uint32(
                llvm.AtomicRMWOp(
                    llvm.AtomicBinOp.add,
                    ptr,
                    addend,
                    llvm.AtomicOrdering.monotonic,
                    syncscope="agent",
                    alignment=4,
                ).result
            )

        tid = fx.Uint32(fx.thread_idx.x)
        role_lds = fx.SharedAllocator().allocate(_RoleStorage).peek().ticket.ptr
        if tid == c0_i32:
            role_lds[c0_i32] = fx.Int32(_atomic_add(barrier, c0_i32, c1_i32))
        gpu.barrier()
        ticket = fx.Uint32(role_lds[c0_i32])
        is_route_worker = ticket < fx.Uint32(num_workers)
        route_slot = ticket
        quant_slot = ticket - fx.Uint32(num_workers)

        warp_in_block = tid // c_wave
        lane = tid - warp_in_block * c_wave  # tid % wave_size
        route0 = route_slot * c_warps_per_block + warp_in_block
        stride = fx.Uint32(num_workers) * c_warps_per_block

        topk_ids_t = ptr_buf_tensor(topk_ids)
        count_t = ptr_buf_tensor(count)
        valid_routes = fx.Uint32(numel)
        if const_expr(direct_ep):
            valid_routes = fx.Uint32(ptr_buf_tensor(num_valid_tokens)[c0_i32]) * c_topk
        route0 = is_route_worker.select(route0, valid_routes)

        # ============================ Phase 1: count ============================
        # Strided warp-per-route histogram into ``count`` (== masked_m). Loop bounds
        # are warp-uniform (lane-independent) so the post-phase gpu.barrier() is hit
        # by every thread of the block.
        numel_i32 = valid_routes
        for route_i32 in range(route0, numel_i32, stride):
            global_expert = fx.Int32(topk_ids_t[route_i32])
            expert = fx.Uint32(global_expert)
            keep = global_expert >= c0_i32
            if const_expr(direct_ep):
                keep = keep & (global_expert // fx.Int32(experts) == fx.Int32(rank))
                expert = fx.Uint32(global_expert % fx.Int32(experts))
            if (lane == 0) & keep:
                _atomic_add(count, expert, c1_i32)

        # ===================== Barrier A + Phase 2: prefix sum ==================
        gpu.barrier()
        _wait_mem()
        rocdl.sched_barrier(0)

        is_block_leader = tid == c0_i32
        if is_block_leader & is_route_worker:
            my_arrival = _atomic_add(barrier, c1_i32, c1_i32)
            nwm1 = fx.Uint32(num_workers) - 1
            is_last = my_arrival == nwm1
            is_not_last = my_arrival != nwm1

            # Last arriver: every block has bumped ``count`` (its atomics committed
            # to L2 before its arrival atomic). Serial tile-aligned prefix sum,
            # mirroring moe_contiguous_psum, reading ``count`` coherently.
            if is_last:
                tile_v = fx.Uint32(tile_m)
                tile_minus_1 = tile_v - c1_i32
                cur = fx.Uint32(0)
                for e_i32 in range(c0_i32, fx.Uint32(experts), 1):
                    # This serial prefix sum runs in a single thread of the global
                    # last-arriver block, after the cross-block barrier guarantees
                    # every block's count atomics are committed.
                    #
                    # ``count`` is read with a plain buffer load (the same path
                    # Phase 1/3 use correctly): the hand-rolled inline-asm coherent
                    # load miscompiles inside this loop -- it aliases the count read
                    # with the just-written starts/psum accumulator, producing a
                    # Fibonacci-shaped runaway prefix sum. The count values are
                    # already L2-visible here (post-barrier) so no special load
                    # coherence is needed.
                    #
                    # ``starts``/``psum`` are published with agent-scope atomics
                    # (they are zero-initialised, so atomic-add == atomic write).
                    # This mirrors the count path -- atomic write here + a plain
                    # buffer load in Phase 3 -- which is the only cross-block
                    # producer/consumer pattern that is reliably L2-coherent on
                    # gfx1250; the inline-asm coherent store can linger in this
                    # block's L0 and not be visible to Phase 3 readers in time.
                    cnt = fx.Uint32(count_t[e_i32])
                    aligned = (cnt + tile_minus_1) // tile_v * tile_v
                    _atomic_add(starts, e_i32, _raw(cur))
                    _atomic_add(psum, e_i32, _raw(cur + cnt))
                    cur = cur + aligned
                # Ensure starts/psum land in L2 before the release flag is visible,
                # then publish the release with an agent-scope atomic (the inline-asm
                # coherent store/load barrier is unreliable on gfx1250 -- readers can
                # observe the flag set before starts/psum are visible).
                _wait_mem()
                _atomic_add(barrier, fx.Int32(2), c1_i32)

            # Other blocks: spin on the release flag until the last block publishes.
            if is_not_last:
                rel = fx.Uint32(0)
                while rel == 0:
                    # Coherent read via agent-scope atomic add of 0 (reliable on
                    # gfx1250, unlike the inline-asm coherent load).
                    rel = _atomic_add(barrier, fx.Int32(2), c0_i32)

        # All threads converge here; the leader has observed the release flag, so
        # ``starts`` is committed and visible to coherent reads in Phase 3.
        gpu.barrier()
        _wait_mem()
        rocdl.sched_barrier(0)

        # ===================== Phase 3: route + quant + scatter =================
        # ``starts`` was published to L2 by the last-arriver block (coherent store
        # + release flag). Read it back with a plain buffer load -- the inline-asm
        # coherent load is unreliable here (same miscompile as the Phase 2 prefix
        # sum: it can return a stale 0 instead of the published row base, which
        # scatters the first route of an expert into row 0).
        starts_rd_t = ptr_buf_tensor(starts)
        payload_base = fx.Int64(ptrtoint(grouped_payload))
        hidden_base = fx.Int64(ptrtoint(hidden))
        scale_t = ptr_buf_tensor(grouped_scale, fx.Int8)
        topids_to_rows_t = ptr_buf_tensor(topids_to_rows)

        for route_i32 in range(route0, numel_i32, stride):
            global_expert = fx.Int32(topk_ids_t[route_i32])
            expert = fx.Uint32(global_expert)
            keep = global_expert >= c0_i32
            if const_expr(direct_ep):
                keep = keep & (global_expert // fx.Int32(experts) == fx.Int32(rank))
                expert = fx.Uint32(global_expert % fx.Int32(experts))

            # lane 0 claims the within-expert slot and reads the (published) per-
            # expert row base; both are warp-uniform, broadcast via readlane.
            slot_on_lane0 = arith.constant(0, type=i32)
            rowbase_on_lane0 = arith.constant(0, type=i32)
            if (lane == 0) & keep:
                slot_on_lane0 = _atomic_add(slot_counter, expert, c1_i32)
                rowbase_on_lane0 = starts_rd_t[expert]
            slot = fx.Uint32(rocdl.readlane(i32, _raw(slot_on_lane0), _raw(c0_i32)))
            row_base = fx.Uint32(
                rocdl.readlane(i32, _raw(rowbase_on_lane0), _raw(c0_i32))
            )
            grouped_row = slot + row_base
            token = fx.Uint32(route_i32) // fx.Uint32(c_topk)

            if lane == 0:
                topids_to_rows_t[route_i32] = keep.select(
                    fx.Int32(grouped_row), fx.Int32(DROPPED_ROUTE_ROW)
                )
                if const_expr(direct_ep) and keep:
                    w_f32 = ptr_buf_tensor(weight_in, fx.Float32)[route_i32]
                    w_f32 = w_f32.to(fx.BFloat16).to(fx.Float32)
                    token = fx.Uint32(route_i32) // c_topk
                    k = fx.Uint32(route_i32) - token * c_topk
                    enc = fx.Uint32(ptr_buf_tensor(tis)[token])
                    origin_pe = enc // fx.Uint32(max_tok)
                    origin_lid = enc - origin_pe * fx.Uint32(max_tok)
                    packed = (
                        origin_pe * fx.Uint32(slot_stride) + origin_lid * c_topk + k
                    )
                    ep_p = ptr_buf_tensor(ep_rowmap)
                    ep_p[grouped_row * 2] = packed
                    ep_p[grouped_row * 2 + 1] = w_f32.bitcast(fx.Int32)

            if keep:
                # per-row scale-preshuffle geometry from the global grouped_row.
                scale_tile = fx.Uint32(grouped_row) // fx.Uint32(c_rows_per_tile)
                row_in_tile = grouped_row - scale_tile * c_rows_per_tile
                wmma_row = fx.Uint32(row_in_tile) // fx.Uint32(c16_i32)
                row_lane16 = row_in_tile - wmma_row * c16_i32
                scale_row_dword_base = (
                    scale_tile * c_dst_scale_dwords_per_row * c16_i32
                    + wmma_row * c16_i32
                    + row_lane16
                )

                block_in_wave = fx.Uint32(lane) // fx.Uint32(c_lanes_per_block)
                lane_in_block = lane - block_in_wave * c_lanes_per_block
                is_block_lead = lane_in_block == c0_i32

                c = SimpleNamespace(
                    i32=i32,
                    f32=f32,
                    block_iters=block_iters,
                    mx_blocks_per_wave_iter=mx_blocks_per_wave_iter,
                    mx_blocks_per_row=mx_blocks_per_row,
                    amax_shuffle_dists=amax_shuffle_dists,
                    is_fp8=is_fp8,
                    use_native=use_native,
                    use_pk8=use_pk8,
                    mx_dtype=mx_dtype,
                    c0_i32=c0_i32,
                    c1_i32=c1_i32,
                    c4_i32=c4_i32,
                    c23_i32=c23_i32,
                    c254_i32=c254_i32,
                    c0_f32=c0_f32,
                    c_wave=c_wave,
                    c_elems_per_lane=c_elems_per_lane,
                    c_payload_bytes_per_block=c_payload_bytes_per_block,
                    c_payload_bytes_per_lane=c_payload_bytes_per_lane,
                    c_wmma_rep=c_wmma_rep,
                    block_in_wave=block_in_wave,
                    lane_in_block=lane_in_block,
                    is_block_lead=is_block_lead,
                    dests=[
                        SimpleNamespace(
                            payload_row_i32=grouped_row,
                            scale_row_dword_base=scale_row_dword_base,
                        )
                    ],
                    payload_base=payload_base,
                    payload_bytes_per_row=payload_bytes_per_row,
                    hidden_base=hidden_base,
                    feat_bytes_per_row=src_bytes_per_row,
                    feat_row_i32=token,
                    prequantized=prequantized,
                    payload_dwords_per_lane=payload_dwords_per_lane,
                    src_scale_base=fx.Int64(ptrtoint(src_scale)),
                    src_scale_bytes_per_row=src_scale_bytes_per_row,
                    scale_t=scale_t,
                )
                if const_expr(not direct_ep):
                    _emit_quant_block_loop(c)
                else:
                    if quant_workers == c0_i32:
                        _emit_quant_block_loop(c)

        if const_expr(direct_ep):
            # Publish the complete route map before quant specialists consume it.
            gpu.barrier()
            if (tid == c0_i32) & is_route_worker:
                route_done = _atomic_add(barrier, fx.Int32(3), c1_i32)
                if route_done == fx.Uint32(num_workers) - 1:
                    _wait_mem()
                    _atomic_add(barrier, fx.Int32(4), c1_i32)
            if (tid == c0_i32) & (~is_route_worker):
                mapped = fx.Uint32(0)
                while mapped == 0:
                    rocdl.s_sleep(127)
                    mapped = _atomic_add(barrier, fx.Int32(4), c0_i32)
            gpu.barrier()

            quant_route0 = quant_slot * c_warps_per_block + warp_in_block
            safe_quant_workers = (quant_workers > c0_i32).select(
                quant_workers, fx.Int32(1)
            )
            quant_stride = fx.Uint32(safe_quant_workers) * c_warps_per_block
            quant_route0 = is_route_worker.select(valid_routes, quant_route0)
            for route_i32 in range(quant_route0, valid_routes, quant_stride):
                row_raw = fx.Int32(topids_to_rows_t[route_i32])
                if row_raw >= c0_i32:
                    row = fx.Uint32(row_raw)
                    source_row = fx.Uint32(route_i32) // c_topk
                    scale_tile = row // fx.Uint32(c_rows_per_tile)
                    row_in_tile = row - scale_tile * c_rows_per_tile
                    wmma_row = row_in_tile // fx.Uint32(c16_i32)
                    row_lane16 = row_in_tile - wmma_row * c16_i32
                    scale_row_dword_base = (
                        scale_tile * c_dst_scale_dwords_per_row * c16_i32
                        + wmma_row * c16_i32
                        + row_lane16
                    )
                    block_in_wave = fx.Uint32(lane) // fx.Uint32(c_lanes_per_block)
                    lane_in_block = lane - block_in_wave * c_lanes_per_block
                    qc = SimpleNamespace(
                        i32=i32,
                        f32=f32,
                        block_iters=block_iters,
                        payload_base=payload_base,
                        payload_bytes_per_row=payload_bytes_per_row,
                        hidden_base=hidden_base,
                        feat_bytes_per_row=src_bytes_per_row,
                        feat_row_i32=source_row,
                        prequantized=prequantized,
                        payload_dwords_per_lane=payload_dwords_per_lane,
                        src_scale_base=fx.Int64(ptrtoint(src_scale)),
                        src_scale_bytes_per_row=src_scale_bytes_per_row,
                        mx_blocks_per_wave_iter=mx_blocks_per_wave_iter,
                        mx_blocks_per_row=mx_blocks_per_row,
                        amax_shuffle_dists=amax_shuffle_dists,
                        is_fp8=is_fp8,
                        use_native=use_native,
                        use_pk8=use_pk8,
                        mx_dtype=mx_dtype,
                        c0_i32=c0_i32,
                        c1_i32=c1_i32,
                        c4_i32=c4_i32,
                        c23_i32=c23_i32,
                        c254_i32=c254_i32,
                        c0_f32=c0_f32,
                        c_wave=c_wave,
                        c_elems_per_lane=c_elems_per_lane,
                        c_payload_bytes_per_block=c_payload_bytes_per_block,
                        c_payload_bytes_per_lane=c_payload_bytes_per_lane,
                        c_wmma_rep=c_wmma_rep,
                        block_in_wave=block_in_wave,
                        lane_in_block=lane_in_block,
                        is_block_lead=lane_in_block == c0_i32,
                        dests=[
                            SimpleNamespace(
                                payload_row_i32=row,
                                scale_row_dword_base=scale_row_dword_base,
                            )
                        ],
                        scale_t=scale_t,
                    )
                    _emit_quant_block_loop(qc)

    @flyc.jit
    def launch_fused(
        topk_ids: fx.Pointer,
        count: fx.Pointer,
        slot_counter: fx.Pointer,
        starts: fx.Pointer,
        psum: fx.Pointer,
        barrier: fx.Pointer,
        topids_to_rows: fx.Pointer,
        hidden: fx.Pointer,
        grouped_payload: fx.Pointer,
        grouped_scale: fx.Pointer,
        num_valid_tokens: fx.Pointer,
        src_scale: fx.Pointer,
        weight_in: fx.Pointer,
        tis: fx.Pointer,
        ep_rowmap: fx.Pointer,
        numel: fx.Int32,
        experts: fx.Int32,
        tile_m: fx.Int32,
        num_workers: fx.Int32,
        quant_workers: fx.Int32,
        rank: fx.Int32,
        max_tok: fx.Int32,
        slot_stride: fx.Int32,
        grid_blocks: fx.Int32,
        stream: fx.Stream = fx.Stream(None),  # noqa: B008
    ):
        ctx = CompilationContext.get_current()
        with ir.InsertionPoint(ctx.gpu_module_body):
            pass

        grid_x = arith.index_cast(T.index, grid_blocks)
        fused_kernel(
            topk_ids,
            count,
            slot_counter,
            starts,
            psum,
            barrier,
            topids_to_rows,
            hidden,
            grouped_payload,
            grouped_scale,
            num_valid_tokens,
            src_scale,
            weight_in,
            tis,
            ep_rowmap,
            numel,
            experts,
            tile_m,
            num_workers,
            quant_workers,
            rank,
            max_tok,
            slot_stride,
        ).launch(
            grid=(grid_x, 1, 1),
            block=(BLOCK_THREADS, 1, 1),
            stream=stream,
        )

    launch_fused.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }

    return launch_fused


# A/ScaleA preshuffle producers ported from hyg_gfx1250_gemm_a4w4@98391a4a.


def _emit_mx_e8m0_scale_apre(
    local_max,
    *,
    mode: int = _ROUND_MODE,
    dtype: int = _MxDtype.FP4_E2M1,
):
    """Emit IR computing the E8M0 block scale for an MX format.

    FlyDSL IR-builder analogue of PyTorch torchao ``to_mx(scaling_mode,
    elem_dtype)`` and the CPU torch ref
    :func:`aiter.utility.fp4_utils.f32_to_mx_e8m0_scale`. The four
    rounding formulas (FLOOR / RCEIL / CEIL / EVEN) are dtype-agnostic;
    ``dtype`` only selects ``target_max_pow2`` / ``max_pos`` / ``mbits``
    constants from :data:`_APRE_DTYPE_CFG`.

    See ``csrc/include/mx_quant_utils.h`` (``MxScaleRoundMode`` /
    ``MxDtype``) and :mod:`aiter.utility.mx_types` for the four formulas
    and cross-stack mapping (PyTorch torchao / NV / DSv4 / FlashInfer /
    AMD Quark naming).

    Args:
        local_max: f32 IR value, the (warp-reduced) ``max(|x|)`` of one
            block. Caller is responsible for the per-block reduction.
        mode: ``MxScaleRoundMode`` value -- accepts either the bare-int
            mirror :class:`aiter.utility.mx_types.MxScaleRoundModeInt`
            (recommended for FlyDSL kernel definitions) or the pybind11
            enum :class:`aiter.utility.mx_types.MxScaleRoundMode` (from
            user-facing code paths). Default ``RoundUp`` (industry
            consensus for MXFP4 and MXFP8).
        dtype: ``MxDtype`` value -- bare-int mirror or pybind11 enum.
            Default ``FP4_E2M1``.

    Returns:
        e8m0_biased: i32 IR value in the range ``[0, 0xFF]``. The caller
        derives ``quant_scale = (254 - e8m0_biased) << 23`` (bitcast to
        f32) for the multiplicative quant scale, and stores
        ``e8m0_biased`` as a ``uint8`` in the per-block scale tensor.
    """
    local_max = _raw(local_max)
    # Normalise int / pybind enum into a plain int -- pybind11 enum classes
    # don't auto-compare equal to ``int`` (unlike ``IntEnum``).
    mode_int = int(mode)
    dtype_int = int(dtype)
    if dtype_int not in _APRE_DTYPE_CFG:
        raise ValueError(
            f"emit_mx_e8m0_scale: unsupported dtype {dtype!r}; "
            f"supported: {list(_APRE_DTYPE_CFG)}"
        )
    target_max_pow2, max_pos_inv_bits, mbits = _APRE_DTYPE_CFG[dtype_int]

    c0_i32 = arith.constant(0, type=T.i32)
    c1_i32 = arith.constant(1, type=T.i32)
    c23_i32 = arith.constant(23, type=T.i32)
    c0xFF_i32 = arith.constant(0xFF, type=T.i32)  # E8M0 exponent mask
    c0x7FFFFF_i32 = arith.constant(0x7FFFFF, type=T.i32)  # f32 mantissa mask
    target_max_pow2_i32 = arith.constant(target_max_pow2, type=T.i32)

    def _clamp_u8(x):
        # Defensive clamp into the E8M0 storage range [0, 0xFF]. Pathological
        # inputs (denormals, fp32 inf, mantissa bump from 0xFF -> 0x100) can
        # otherwise corrupt the stored uint8.
        return arith.minsi(arith.maxsi(x, c0_i32), c0xFF_i32)

    if mode_int == _APRE_M.RoundUp:
        # ceil_pow2(amax / max_pos): multiply by reciprocal of max_pos to get
        # the working value, then bump the exponent if any mantissa bit is
        # set. Bit-equivalent to HIP ``aiter::fp_f32_to_e8m0_scale<RoundUp,
        # FP4_E2M1>`` and to PyTorch torchao ``_to_mx_rceil`` (modulo
        # the GPU-vs-CPU fp32 ULP boundary effects documented in the PR).
        c_inv_max_pos = arith.constant(max_pos_inv_bits, type=T.i32)
        inv_max_pos_f32 = c_inv_max_pos.bitcast(T.f32)
        working = local_max * inv_max_pos_f32
        working_i32 = working.bitcast(T.i32)
        mantissa = working_i32 & c0x7FFFFF_i32
        biased_exp = (working_i32 >> c23_i32) & c0xFF_i32
        mant_nonzero = mantissa != c0_i32
        exp_field = arith.select(
            mant_nonzero,
            biased_exp + c1_i32,
            biased_exp,
        )
        return _clamp_u8(exp_field)

    if mode_int == _APRE_M.RoundDown:
        # floor_pow2(amax) / 2^target_max_pow2: drop the f32 mantissa, then
        # subtract target_max_pow2 from the biased exponent.
        amax_i32 = local_max.bitcast(T.i32)
        biased_exp = (amax_i32 >> c23_i32) & c0xFF_i32
        return _clamp_u8(biased_exp - target_max_pow2_i32)

    if mode_int == _APRE_M.Ceil:
        # ceil_pow2(amax) / 2^target_max_pow2: same as RoundDown but bump
        # the exponent if any mantissa bit is set.
        amax_i32 = local_max.bitcast(T.i32)
        mantissa = amax_i32 & c0x7FFFFF_i32
        biased_exp = (amax_i32 >> c23_i32) & c0xFF_i32
        mant_nonzero = mantissa != c0_i32
        biased_exp_bumped = arith.select(
            mant_nonzero,
            biased_exp + c1_i32,
            biased_exp,
        )
        return _clamp_u8(biased_exp_bumped - target_max_pow2_i32)

    if mode_int == _APRE_M.Even:
        # round_pow2_special(amax) / 2^target_max_pow2: add a half-step at
        # the "(mbits+1)-th-from-top" mantissa bit, then drop all mantissa
        # bits. ``val_to_add = 1 << (23 - mbits - 1)`` so that the carry
        # propagates exactly when amax >= 1.5 * 2^k (mbits=1, FP4) or
        # 1.0625 * 2^k (mbits=3, FP8 e4m3) etc. -- mantissa-precision-
        # aware ties-to-even on the power-of-2 lattice.
        val_to_add = 1 << (23 - mbits - 1)
        c_val_add = arith.constant(val_to_add, type=T.i32)
        c_sign_exp_mask = arith.constant(0xFF800000, type=T.i32)
        amax_i32 = local_max.bitcast(T.i32)
        amax_rounded = (amax_i32 + c_val_add) & c_sign_exp_mask
        biased_exp = (amax_rounded >> c23_i32) & c0xFF_i32
        return _clamp_u8(biased_exp - target_max_pow2_i32)

    raise ValueError(
        f"emit_mx_e8m0_scale: unknown mode int {mode_int} for {mode!r} "
        f"(expected one of MxScaleRoundModeInt: "
        f"RoundDown={_APRE_M.RoundDown}, RoundUp={_APRE_M.RoundUp}, "
        f"Even={_APRE_M.Even}, Ceil={_APRE_M.Ceil})"
    )


def _emit_quant_block_loop_apre(c: SimpleNamespace) -> None:
    """Emit one warp's per-MX-block quant + e8m0 scale-preshuffle loop.

    ``c`` carries the layout flags, SSA constants/types, the i64 row bases
    (``payload_base``, ``hidden_base``) with their per-row byte strides
    (``payload_bytes_per_row``, ``feat_bytes_per_row``, ``feat_row_i32``), the
    scale resource, the intra-warp mapping (``block_in_wave``, ``lane_in_block``,
    ``is_block_lead``), and ``c.dests``: a list of destination namespaces, each
    with ``payload_row_i32`` and ``scale_row_dword_base``. The current callers
    pass a single destination; keeping this as a list lets a future caller
    experiment with multi-destination scattering without changing the quant math.
    Shared verbatim by both stage1 and stage2; only the preamble that computes
    ``c.dests`` differs.
    """
    i32 = c.i32
    f32 = c.f32
    mx_group_base = getattr(c, "mx_group_base", None)
    if mx_group_base is None:
        mx_group_base = arith.constant(0, type=i32)

    # i64 row base: at >64k tokens a grouped row index times model_dim exceeds the
    # 32-bit buffer voffset (contiguous_m * feat_dim > 2**32), corrupting the store.
    payload_bytes_per_row = c.payload_bytes_per_row
    a_preshuffle = bool(getattr(c, "a_preshuffle", False))
    scale_row_major = bool(getattr(c, "scale_row_major", False))
    dst_payload = []
    dst_payload_row_in_tile = []
    for dst in c.dests:
        if a_preshuffle:
            row_u32 = fx.Uint32(dst.payload_row_i32)
            row_tile = row_u32 // arith.constant(16, type=i32)
            row_in_tile = row_u32 - row_tile * arith.constant(16, type=i32)
            row_addr = c.payload_base + fx.Uint64(row_tile) * (
                payload_bytes_per_row * 16
            )
            dst_payload_row_in_tile.append(row_in_tile)
            records = payload_bytes_per_row * 16
        else:
            row_addr = (
                c.payload_base + fx.Uint64(dst.payload_row_i32) * payload_bytes_per_row
            )
            dst_payload_row_in_tile.append(None)
            records = payload_bytes_per_row
        dst_payload.append(
            buffer_ops.create_buffer_resource_from_addr(
                row_addr, num_records_bytes=records
            )
        )

    hidden_row_addr = c.hidden_base + fx.Uint64(c.feat_row_i32) * c.feat_bytes_per_row
    hidden_rsrc = buffer_ops.create_buffer_resource_from_addr(
        hidden_row_addr, num_records_bytes=c.feat_bytes_per_row
    )
    feat_elem_base = arith.constant(0, type=i32)
    n_chunks = getattr(c, "hidden_chunks", 1)
    assert c.block_iters % n_chunks == 0
    iters_per_chunk = c.block_iters // n_chunks
    chunk_prefetch = getattr(c, "chunk_prefetch", None)
    hidden_lds_load = getattr(c, "hidden_lds_load", None)

    def _mx_block_of(it):
        return (mx_group_base + arith.constant(it, type=i32)) * arith.constant(
            c.mx_blocks_per_wave_iter, type=i32
        ) + c.block_in_wave

    def _emit_hidden_load(it):
        col_base = (
            _mx_block_of(it) * arith.constant(32, type=i32)
            + c.lane_in_block * c.c_elems_per_lane
        )
        if const_expr(hidden_lds_load is not None):
            chunk = it // iters_per_chunk
            chunk_elems = c.mx_blocks_per_wave_iter * iters_per_chunk * 32
            return hidden_lds_load(
                c.hidden_lds_idx,
                c.hidden_lds_row_off
                + arith.constant((chunk % 2) * c.hidden_slot_bytes, type=i32)
                + (col_base - arith.constant(chunk * chunk_elems, type=i32))
                * arith.constant(2, type=i32),
            )
        return buffer_ops.buffer_load(
            hidden_rsrc,
            (feat_elem_base + col_base) >> c.c1_i32,
            vec_width=4,
            dtype=i32,
        )

    for it in range_constexpr(c.block_iters):
        if const_expr(chunk_prefetch is not None and it % iters_per_chunk == 0):
            chunk_prefetch(it // iters_per_chunk)
        # MX block (along K) this lane works on this iteration.
        mx_block = _mx_block_of(it)
        block_in_range = arith.cmpi(
            CmpIPredicate.ult,
            mx_block,
            arith.constant(c.mx_blocks_per_row, type=i32),
        )
        # Raw scf.if, not a Python `if`: the AST rewriter only transforms
        # @flyc.kernel / @flyc.jit bodies, and this is a plain module-level
        # emitter called from them, so `if block_in_range:` here would be a
        # host-side truthiness test rather than an scf.if.
        _if_block = scf.IfOp(block_in_range)
        with ir.InsertionPoint(_if_block.then_block):
            if const_expr(c.use_pk8):
                # gfx1250 native pk8: 8 contiguous bf16 cols this lane.
                # col_base = mx_block*32 + lane_in_block*8.
                col_base = (
                    mx_block * arith.constant(32, type=i32)
                    + c.lane_in_block * c.c_elems_per_lane
                )
                # 2 bf16/dword -> 4 dwords; one aligned dwordx4 = 8 bf16.
                dwords4 = _emit_hidden_load(it)
                vec8_bf16_ty = T.vec(8, T.bf16)
                vec8_f32_ty = T.vec(8, f32)
                bf16x8 = vector.bitcast(vec8_bf16_ty, dwords4)
                f32x8 = bf16x8.extf(vec8_f32_ty)

                # per-block amax over this lane's 8 elems, then a butterfly
                # shuffle_xor across the block's 4 lanes.
                block_amax = c.c0_f32
                for j in range_constexpr(8):
                    xj = vector.extract(f32x8, static_position=[j], dynamic_position=[])
                    absj = llvm.call_intrinsic(f32, "llvm.fabs.f32", [xj], [], [])
                    block_amax = arith.maximumf(block_amax, absj)
                for dist in c.amax_shuffle_dists:
                    peer_amax = block_amax.shuffle_xor(
                        arith.constant(dist, type=i32), c.c_wave
                    )
                    block_amax = arith.maximumf(block_amax, peer_amax)

                e8m0_scale = _emit_mx_e8m0_scale_apre(
                    block_amax, mode=_ROUND_MODE, dtype=c.mx_dtype
                )
                # scale 2^(e8m0-127); the HW divides each input by its exponent
                # and RNE-packs the 8 outputs (fp4: i32 / fp8: v2i32).
                block_scale_f32 = (ArithValue(e8m0_scale) << c.c23_i32).bitcast(f32)
                if const_expr(c.is_fp8):
                    payload_val = _cvt_scalef32_pk8_fp8_bf16(
                        bf16x8, block_scale_f32, v2i32_ty=T.vec(2, i32)
                    )  # v2i32 = 8 fp8 e4m3 bytes
                else:
                    payload_val = _cvt_scalef32_pk8_fp4_bf16(
                        bf16x8, block_scale_f32, i32_ty=i32
                    )  # i32 = 4 fp4x2 bytes
            else:
                # two contiguous bf16 columns: col_base = mx_block*32 + lane_in_block*2
                col_base = (
                    mx_block * arith.constant(32, type=i32)
                    + c.lane_in_block * c.c_elems_per_lane
                )
                hidden_dword = (feat_elem_base + col_base) >> c.c1_i32  # 2 bf16/dword

                dword_raw = buffer_ops.buffer_load(
                    hidden_rsrc, hidden_dword, vec_width=1, dtype=i32
                )
                vec1_i32_ty = T.vec(1, i32)
                vec2_bf16_ty = T.vec(ELEMS_PER_LANE, T.bf16)
                vec2_f32_ty = T.vec(ELEMS_PER_LANE, f32)
                bf16_pair = vector.bitcast(
                    vec2_bf16_ty, vector.from_elements(vec1_i32_ty, [dword_raw])
                )
                f32_pair = bf16_pair.extf(vec2_f32_ty)
                x0 = vector.extract(f32_pair, static_position=[0], dynamic_position=[])
                x1 = vector.extract(f32_pair, static_position=[1], dynamic_position=[])

                # per-block amax: max over this lane's 2 elems, then a butterfly
                # shuffle_xor across the block's 16 lanes.
                abs0 = llvm.call_intrinsic(f32, "llvm.fabs.f32", [x0], [], [])
                abs1 = llvm.call_intrinsic(f32, "llvm.fabs.f32", [x1], [], [])
                block_amax = arith.maximumf(c.c0_f32, arith.maximumf(abs0, abs1))
                for dist in c.amax_shuffle_dists:
                    peer_amax = block_amax.shuffle_xor(
                        arith.constant(dist, type=i32), c.c_wave
                    )
                    block_amax = arith.maximumf(block_amax, peer_amax)

                e8m0_scale = _emit_mx_e8m0_scale_apre(
                    block_amax, mode=_ROUND_MODE, dtype=c.mx_dtype
                )

                # Forward block scale 2^(e8m0-127) = bitcast(e8m0<<23); the native
                # scalef32 ops divide by its *exponent part*. The portable path
                # multiplies by the reciprocal 2^(127-e8m0) then converts.
                if const_expr(c.is_fp8):
                    if const_expr(c.use_native):
                        block_scale_f32 = (ArithValue(e8m0_scale) << c.c23_i32).bitcast(
                            f32
                        )
                        packed = rocdl.cvt_scalef32_pk_fp8_f32(
                            i32,
                            _raw(c.c0_i32),
                            _raw(x0),
                            _raw(x1),
                            _raw(block_scale_f32),
                            0,
                        )
                    else:
                        recip_scale = ((c.c254_i32 - e8m0_scale) << c.c23_i32).bitcast(
                            f32
                        )
                        scaled0 = ArithValue(x0) * recip_scale
                        scaled1 = ArithValue(x1) * recip_scale
                        # v_cvt_pk_fp8_f32: 2 f32 -> 2 fp8 bytes in word 0.
                        packed = rocdl.cvt_pk_fp8_f32(
                            i32, scaled0, scaled1, c.c0_i32, 0
                        )
                    payload_val = arith.trunci(T.i16, ArithValue(packed))  # 2 fp8 B
                else:
                    if const_expr(c.use_native):
                        block_scale_f32 = (ArithValue(e8m0_scale) << c.c23_i32).bitcast(
                            f32
                        )
                        packed = rocdl.cvt_scalef32_pk_fp4_f32(
                            i32,
                            _raw(c.c0_i32),
                            _raw(x0),
                            _raw(x1),
                            _raw(block_scale_f32),
                            0,
                        )
                        payload_val = arith.trunci(T.i8, ArithValue(packed))
                    else:
                        recip_scale = ((c.c254_i32 - e8m0_scale) << c.c23_i32).bitcast(
                            f32
                        )
                        nib0 = emit_f32_to_e2m1(ArithValue(x0) * recip_scale)
                        nib1 = emit_f32_to_e2m1(ArithValue(x1) * recip_scale)
                        packed_byte = ArithValue(nib0) | (ArithValue(nib1) << c.c4_i32)
                        payload_val = arith.trunci(T.i8, packed_byte)  # 1 fp4x2 B

            # One quant result (payload_val + e8m0_scale) is written to every
            # destination row in ``c.dests``. Current kernels pass one destination;
            # the list keeps the store side generic without changing quant math.
            # The block-scale's dword/byte position depends only on ``mx_block``.
            scale_dword = fx.Uint32(mx_block) // fx.Uint32(c.c4_i32)
            byte_in_dword = mx_block - scale_dword * c.c4_i32
            e8m0_byte = arith.trunci(T.i8, e8m0_scale)
            for di, dst in enumerate(c.dests):
                payload_rsrc = dst_payload[di]
                if a_preshuffle:
                    # shuffle_weight_f4 layout:
                    # [row//16, packed_k//16, row%16, packed_k%16].
                    payload_byte_off = (
                        mx_block * arith.constant(16 * 16, type=i32)
                        + dst_payload_row_in_tile[di] * arith.constant(16, type=i32)
                        + c.lane_in_block * c.c_payload_bytes_per_lane
                    )
                else:
                    payload_byte_off = (
                        mx_block * c.c_payload_bytes_per_block
                        + c.lane_in_block * c.c_payload_bytes_per_lane
                    )
                buffer_ops.buffer_store(
                    payload_val, payload_rsrc, payload_byte_off, offset_is_bytes=True
                )

                # one e8m0 byte per block, written by the block's lead lane.
                _if_lead = scf.IfOp(_raw(c.is_block_lead))
                with ir.InsertionPoint(_if_lead.then_block):
                    scale_row_stride = (
                        arith.constant(1, type=i32)
                        if scale_row_major
                        else (
                            arith.constant(32, type=i32)
                            if a_preshuffle
                            else c.c_wmma_rep * 16
                        )
                    )
                    dst_scale_dword = (
                        dst.scale_row_dword_base + scale_dword * scale_row_stride
                    )
                    dst_scale_byte = dst_scale_dword * c.c4_i32 + byte_in_dword
                    buffer_ops.buffer_store(e8m0_byte, c.scale_rsrc, dst_scale_byte)
                    scf.YieldOp([])
            scf.YieldOp([])


def build_moe_fused_quant_preshuffle_module_apre(
    feat_dim: int,
    wmma_rep: int,
    quant_mode: str = "fp4",
    skip_padding: bool = False,
    a_preshuffle: bool = False,
):
    """Return a JIT launcher for the fused (grouped) quant + scale-preshuffle kernel.

    The stage2 analog of ``build_moe_fused_route_quant_scatter_module``: the input
    is *already* grouped row-major ``(E, max_m, feat_dim)`` (e.g. the stage1 GEMM
    output), so there is no route map / atomic slot / scatter -- one warp per
    grouped row quantizes that row straight into the grouped MX payload and writes
    the e8m0 block scales into the preshuffled WMMA layout. Replaces
    ``per_1x32_f4_quant`` / MXFP8 quant + ``flydsl_moe_preshuffle_scale``.

    Parameters
    ----------
    feat_dim : int     feature dim being quantized along K (inter_dim for stage2);
                       multiple of 32.
    wmma_rep : int     ``warp_tile_m // 16`` (scale preshuffle tile geometry).
    quant_mode : str   ``"fp4"`` (payload feat_dim//2) or ``"fp8"`` (payload feat_dim).
    skip_padding : bool  when True the kernel reads ``masked_m[expert]`` and skips
                       padding rows (``slot >= masked_m[expert]``) entirely -- no
                       hidden read, no quant, no store. Only valid for the masked
                       ``(E, max_m)`` layout where ``expert = row // max_m``; the
                       caller must pass a real ``masked_m``. When False every one
                       of the ``E*max_m`` rows is quantized (padding included);
                       ``masked_m`` is then ignored (a dummy may be passed).

    Launcher signature::

        (grouped_in, grouped_payload, grouped_scale, masked_m, n_rows, max_m,
         grid_blocks, stream=...)

      grouped_in      : (n_rows*feat_dim,) bf16   flat grouped activations
      grouped_payload : (n_rows*payload_bytes_per_row,) uint8  out: MX payload
      grouped_scale   : (E*(max_m//wmma_rep)*(feat_dim//32)*wmma_rep,) uint8
                        out: preshuffled e8m0 scale
      masked_m        : (E,) int32  per-expert valid row count (read iff skip_padding)
      n_rows          : E*max_m  (padding rows skipped iff skip_padding)
      max_m           : per-expert row capacity (for expert = row // max_m)
    """
    if a_preshuffle and quant_mode != "fp4":
        raise NotImplementedError("A preshuffle is supported only for fp4 payloads")
    L = _quant_layout(feat_dim, quant_mode, wmma_rep)
    # Unpack into locals so the @kernel closure captures the quant_mode-derived
    # scalars (is_fp8, payload geometry, ...). The JIT disk cache keys on the
    # launch function's source + scalar closure values; if these stayed hidden
    # inside the ``L`` namespace the fp4 and fp8 variants (same feat_dim/wmma_rep)
    # would hash to the same key and silently share one binary.
    is_fp8 = L.is_fp8
    use_native = L.use_native
    use_pk8 = L.use_pk8
    elems_per_lane = L.elems_per_lane
    lanes_per_mx_block = L.lanes_per_mx_block
    mx_dtype = L.mx_dtype
    payload_bytes_per_row = L.payload_bytes_per_row
    payload_bytes_per_block = L.payload_bytes_per_block
    payload_bytes_per_lane = L.payload_bytes_per_lane
    wave_size = L.wave_size
    warps_per_block = L.warps_per_block
    mx_blocks_per_wave_iter = L.mx_blocks_per_wave_iter
    mx_blocks_per_row = L.mx_blocks_per_row
    scale_dwords_per_row = L.scale_dwords_per_row
    rows_per_tile = L.rows_per_tile
    dst_scale_dwords_per_row = L.dst_scale_dwords_per_row
    block_iters = L.block_iters
    amax_shuffle_dists = L.amax_shuffle_dists

    # skip_padding changes the emitted control flow (and the masked_m read), so it
    # must be part of the JIT cache key via the module name -- otherwise the two
    # variants (same feat_dim/wmma_rep/quant_mode) would collide on one binary.
    skip_tag = "skip" if skip_padding else "all"
    module_name = (
        f"moe_fused_quant_preshuffle_fd{feat_dim}_r{wmma_rep}"
        f"_{quant_mode}_{L.native_tag}_{skip_tag}"
        f"{'_apre' if a_preshuffle else ''}"
    )

    @flyc.kernel(name=module_name, known_block_size=[BLOCK_THREADS, 1, 1])
    def fused_kernel(
        grouped_in: fx.Pointer,  # (n_rows*feat_dim,) bf16
        grouped_payload: fx.Pointer,  # (n_rows*payload_bytes_per_row,) uint8 out
        grouped_scale: fx.Pointer,  # preshuffled e8m0 out
        masked_m: fx.Pointer,  # (E,) int32 valid row count (read iff skip_padding)
        n_rows: Int32,
        max_m: Int32,
    ):
        """Write scales as ``(E, M//(wmma_rep*16), K//128, wmma_rep, 16, 4)``."""
        i32 = T.i32
        f32 = T.f32

        c0_i32 = arith.constant(0, type=i32)
        c1_i32 = arith.constant(1, type=i32)
        c4_i32 = arith.constant(4, type=i32)
        c16_i32 = arith.constant(16, type=i32)
        c23_i32 = arith.constant(23, type=i32)
        c254_i32 = arith.constant(254, type=i32)
        c0_f32 = arith.constant(0.0, type=f32)

        c_wave = arith.constant(wave_size, type=i32)
        _c_feat_dim = arith.constant(feat_dim, type=i32)
        _c_payload_bytes_per_row = arith.constant(payload_bytes_per_row, type=i32)
        c_payload_bytes_per_block = arith.constant(payload_bytes_per_block, type=i32)
        c_payload_bytes_per_lane = arith.constant(payload_bytes_per_lane, type=i32)
        c_scale_dwords_per_row = arith.constant(scale_dwords_per_row, type=i32)
        c_dst_scale_dwords_per_row = arith.constant(dst_scale_dwords_per_row, type=i32)
        c_wmma_rep = arith.constant(wmma_rep, type=i32)
        c_rows_per_tile = arith.constant(rows_per_tile, type=i32)
        c_lanes_per_block = arith.constant(lanes_per_mx_block, type=i32)
        c_elems_per_lane = arith.constant(elems_per_lane, type=i32)

        tid = fx.Uint32(fx.thread_idx.x)
        bid = fx.Uint32(fx.block_idx.x)

        warp_in_block = tid // c_wave
        lane = tid - warp_in_block * c_wave  # tid % wave_size
        # one warp per grouped row (no routing: row == grouped row).
        row = bid * arith.constant(warps_per_block, type=i32) + warp_in_block

        row_in_range = fx.Uint32(row) < fx.Uint32(n_rows)
        if row_in_range:
            m = fx.Uint32(max_m)
            expert = fx.Uint32(row) // m
            slot = row - expert * m  # row within expert

            def _emit_row():
                # --- per-row scale-preshuffle geometry (uniform; row pos == slot) ---
                if const_expr(a_preshuffle):
                    scale_tile = fx.Uint32(slot) // fx.Uint32(32)
                    row_in_tile = slot - scale_tile * fx.Uint32(32)
                    scale_row_dword_base = (
                        expert * (m * c_scale_dwords_per_row)
                        + scale_tile * c_scale_dwords_per_row * fx.Uint32(32)
                        + row_in_tile
                    )
                else:
                    scale_tile = fx.Uint32(slot) // fx.Uint32(c_rows_per_tile)
                    row_in_tile = slot - scale_tile * c_rows_per_tile
                    wmma_row = fx.Uint32(row_in_tile) // fx.Uint32(c16_i32)
                    row_lane16 = row_in_tile - wmma_row * c16_i32
                    scale_row_dword_base = (
                        expert * (m * c_scale_dwords_per_row)
                        + scale_tile * c_dst_scale_dwords_per_row * c16_i32
                        + wmma_row * c16_i32
                        + row_lane16
                    )

                payload_base = fx.Int64(ptrtoint(grouped_payload))
                hidden_base = fx.Int64(ptrtoint(grouped_in))
                scale_rsrc = ptr_rsrc(grouped_scale)

                block_in_wave = fx.Uint32(lane) // fx.Uint32(c_lanes_per_block)
                lane_in_block = lane - block_in_wave * c_lanes_per_block
                is_block_lead = lane_in_block == c0_i32

                c = SimpleNamespace(
                    i32=i32,
                    f32=f32,
                    block_iters=block_iters,
                    mx_blocks_per_wave_iter=mx_blocks_per_wave_iter,
                    mx_blocks_per_row=mx_blocks_per_row,
                    amax_shuffle_dists=amax_shuffle_dists,
                    is_fp8=is_fp8,
                    use_native=use_native,
                    use_pk8=use_pk8,
                    mx_dtype=mx_dtype,
                    c0_i32=c0_i32,
                    c1_i32=c1_i32,
                    c4_i32=c4_i32,
                    c23_i32=c23_i32,
                    c254_i32=c254_i32,
                    c0_f32=c0_f32,
                    c_wave=c_wave,
                    c_elems_per_lane=c_elems_per_lane,
                    c_payload_bytes_per_block=c_payload_bytes_per_block,
                    c_payload_bytes_per_lane=c_payload_bytes_per_lane,
                    c_wmma_rep=c_wmma_rep,
                    a_preshuffle=a_preshuffle,
                    block_in_wave=block_in_wave,
                    lane_in_block=lane_in_block,
                    is_block_lead=is_block_lead,
                    dests=[
                        SimpleNamespace(
                            payload_row_i32=row,
                            scale_row_dword_base=scale_row_dword_base,
                        )
                    ],
                    payload_base=payload_base,
                    payload_bytes_per_row=payload_bytes_per_row,
                    hidden_base=hidden_base,
                    feat_bytes_per_row=feat_dim * 2,
                    feat_row_i32=row,
                    scale_rsrc=scale_rsrc,
                )
                _emit_quant_block_loop_apre(c)

            if const_expr(skip_padding):
                # Skip padding rows: the masked GEMM never reads rows beyond
                # masked_m[expert], so quantizing them is pure waste. With high
                # capacity-factor padding this elides most of the work.
                masked_rsrc = ptr_rsrc(masked_m)
                valid = fx.Uint32(
                    buffer_ops.buffer_load(masked_rsrc, expert, vec_width=1, dtype=i32)
                )
                slot_valid = fx.Uint32(slot) < fx.Uint32(valid)
                if slot_valid:
                    _emit_row()
            else:
                _emit_row()

    @flyc.jit
    def launch_fused(
        grouped_in: fx.Pointer,
        grouped_payload: fx.Pointer,
        grouped_scale: fx.Pointer,
        masked_m: fx.Pointer,
        n_rows: fx.Int32,
        max_m: fx.Int32,
        grid_blocks: fx.Int32,
        stream: fx.Stream = fx.Stream(None),  # noqa: B008
    ):
        grid_x = arith.index_cast(T.index, grid_blocks)
        fused_kernel(
            grouped_in,
            grouped_payload,
            grouped_scale,
            masked_m,
            n_rows,
            max_m,
        ).launch(
            grid=(grid_x, 1, 1),
            block=(BLOCK_THREADS, 1, 1),
            stream=stream,
        )

    launch_fused.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }

    return launch_fused


def build_moe_fused_quant_preshuffle_route_ksplit_module_apre(
    feat_dim: int,
    wmma_rep: int,
    quant_mode: str = "fp4",
    source_topk: int = 0,
    remap_rows: bool = False,
    ksplit: bool = True,
    a_preshuffle: bool = False,
    compact_output: bool = False,
):
    """Route-indexed grouped quant+preshuffle.

    Instead of launching over every row in the (E, max_m) capacity buffer and
    skipping padding, this kernel launches only over routed rows
    (``topids_to_rows``). When ``ksplit=True`` (designed for small token counts
    where grid.x is too small to saturate the GPU), the K-dimension is split
    across ``grid.y = block_iters`` so each workgroup handles one K-group.
    When ``ksplit=False`` (large token counts where grid.x already saturates),
    ``grid.y = 1`` and each warp loops over all K-groups internally.

    """
    if a_preshuffle and quant_mode != "fp4":
        raise NotImplementedError("A preshuffle is supported only for fp4 payloads")
    if a_preshuffle and compact_output:
        raise ValueError("compact_output must use row-major payloads")
    L = _quant_layout(feat_dim, quant_mode, wmma_rep)
    if not L.use_pk8:
        raise NotImplementedError(
            "route-indexed K-split is currently enabled only for gfx1250 pk8"
        )

    is_fp8 = L.is_fp8
    use_native = L.use_native
    use_pk8 = L.use_pk8
    elems_per_lane = L.elems_per_lane
    lanes_per_mx_block = L.lanes_per_mx_block
    mx_dtype = L.mx_dtype
    payload_bytes_per_row = L.payload_bytes_per_row
    payload_bytes_per_block = L.payload_bytes_per_block
    payload_bytes_per_lane = L.payload_bytes_per_lane
    wave_size = L.wave_size
    warps_per_block = L.warps_per_block
    mx_blocks_per_wave_iter = L.mx_blocks_per_wave_iter
    mx_blocks_per_row = L.mx_blocks_per_row
    rows_per_tile = L.rows_per_tile
    scale_dwords_per_row = L.scale_dwords_per_row
    dst_scale_dwords_per_row = L.dst_scale_dwords_per_row
    block_iters = L.block_iters
    amax_shuffle_dists = L.amax_shuffle_dists

    source_tag = f"srctk{source_topk}" if source_topk > 0 else "srcrow"
    remap_tag = "_remap" if remap_rows else ""
    ksplit_tag = "" if ksplit else "_noKS"
    compact_tag = "_compact" if compact_output else ""
    source_topk_is_pow2 = source_topk > 0 and (source_topk & (source_topk - 1)) == 0
    source_topk_shift = source_topk.bit_length() - 1 if source_topk_is_pow2 else 0

    module_name = (
        f"moe_fused_quant_preshuffle_routeks_fd{feat_dim}_r{wmma_rep}"
        f"_{quant_mode}_{L.native_tag}_{source_tag}{remap_tag}{ksplit_tag}"
        f"{'_apre' if a_preshuffle else ''}{compact_tag}"
    )

    @flyc.kernel(name=module_name, known_block_size=[BLOCK_THREADS, 1, 1])
    def fused_kernel(
        grouped_in: fx.Pointer,  # flat grouped activations
        grouped_payload: fx.Pointer,
        grouped_scale: fx.Pointer,
        topids_to_rows: fx.Pointer,  # (numel,) int32 global rows
        row_starts: fx.Pointer,  # (E,) int32, read iff remap_rows
        route_max_m: Int32,  # masked route stride, read iff remap_rows
        numel: Int32,
        num_valid_routes: fx.Pointer,  # (1,) int32: routes >= this are dead-tail padding (EP dynamic token count); skip
    ):
        """Write masked or contiguous ``(Mtile, K//128, wmma_rep, 16, 4)`` scales."""
        i32 = T.i32
        f32 = T.f32

        c0_i32 = arith.constant(0, type=i32)
        c1_i32 = arith.constant(1, type=i32)
        c4_i32 = arith.constant(4, type=i32)
        c16_i32 = arith.constant(16, type=i32)
        c23_i32 = arith.constant(23, type=i32)
        c254_i32 = arith.constant(254, type=i32)
        c0_f32 = arith.constant(0.0, type=f32)

        c_wave = arith.constant(wave_size, type=i32)
        _c_feat_dim = arith.constant(feat_dim, type=i32)
        _c_payload_bytes_per_row = arith.constant(payload_bytes_per_row, type=i32)
        c_payload_bytes_per_block = arith.constant(payload_bytes_per_block, type=i32)
        c_payload_bytes_per_lane = arith.constant(payload_bytes_per_lane, type=i32)
        c_scale_dwords_per_row = arith.constant(scale_dwords_per_row, type=i32)
        c_dst_scale_dwords_per_row = arith.constant(dst_scale_dwords_per_row, type=i32)
        c_wmma_rep = arith.constant(wmma_rep, type=i32)
        c_rows_per_tile = arith.constant(rows_per_tile, type=i32)
        c_lanes_per_block = arith.constant(lanes_per_mx_block, type=i32)
        c_elems_per_lane = arith.constant(elems_per_lane, type=i32)
        c_source_topk = arith.constant(source_topk, type=i32)
        c_source_topk_shift = arith.constant(source_topk_shift, type=i32)

        tid = fx.Uint32(fx.thread_idx.x)
        bid = fx.Uint32(fx.block_idx.x)

        warp_in_block = tid // c_wave
        lane = tid - warp_in_block * c_wave
        route = bid * arith.constant(warps_per_block, type=i32) + warp_in_block

        # Dynamic EP token count (capture-safe, no host sync): grid is launched over
        # the static numel routes, but routes >= num_valid_routes (= total_recv*topk)
        # are dead-tail padding rows of the dispatch buffer -> skip the gather+quant.
        # When truncation is disabled the caller passes a null pointer, which must
        # not be dereferenced, so the load is predicated rather than unconditional.
        num_valid_routes_is_set = fx.Int64(ptrtoint(num_valid_routes)) != 0
        valid_route_count = fx.Uint32(numel)
        if num_valid_routes_is_set:
            valid_route_count = fx.Uint32(
                buffer_ops.buffer_load(
                    ptr_rsrc(num_valid_routes), c0_i32, vec_width=1, dtype=i32
                )
            )
        route_in_range = fx.Uint32(route) < fx.Uint32(valid_route_count)
        if route_in_range:
            rows_rsrc = ptr_rsrc(topids_to_rows)
            row = fx.Uint32(
                buffer_ops.buffer_load(rows_rsrc, route, vec_width=1, dtype=i32)
            )
            if const_expr(remap_rows):
                m = fx.Uint32(route_max_m)
                expert = fx.Uint32(row) // m
                slot = row - expert * m
                starts_rsrc = ptr_rsrc(row_starts)
                row = (
                    fx.Uint32(
                        buffer_ops.buffer_load(
                            starts_rsrc, expert, vec_width=1, dtype=i32
                        )
                    )
                    + slot
                )
                is_lane0 = lane == c0_i32
                if const_expr(ksplit):
                    k_group = fx.Uint32(fx.block_idx.y)
                    is_k0 = k_group == c0_i32
                    store_cond = is_lane0 & is_k0
                else:
                    store_cond = is_lane0
                if store_cond:
                    buffer_ops.buffer_store(row, rows_rsrc, route)

            if const_expr(compact_output):
                scale_row_dword_base = route * c_scale_dwords_per_row
            elif const_expr(a_preshuffle):
                scale_tile = fx.Uint32(row) // fx.Uint32(32)
                row_in_tile = row - scale_tile * fx.Uint32(32)
                scale_row_dword_base = (
                    scale_tile * c_scale_dwords_per_row * fx.Uint32(32) + row_in_tile
                )
            else:
                scale_tile = fx.Uint32(row) // fx.Uint32(c_rows_per_tile)
                row_in_tile = row - scale_tile * c_rows_per_tile
                wmma_row = fx.Uint32(row_in_tile) // fx.Uint32(c16_i32)
                row_lane16 = row_in_tile - wmma_row * c16_i32
                scale_row_dword_base = (
                    scale_tile * c_dst_scale_dwords_per_row * c16_i32
                    + wmma_row * c16_i32
                    + row_lane16
                )

            if const_expr(source_topk > 0):
                if const_expr(source_topk_is_pow2):
                    source_row = route >> c_source_topk_shift
                else:
                    source_row = fx.Uint32(route) // fx.Uint32(c_source_topk)
                feat_row_i32 = source_row
            else:
                feat_row_i32 = row

            scale_rsrc = ptr_rsrc(grouped_scale)
            payload_base = fx.Int64(ptrtoint(grouped_payload))
            hidden_base = fx.Int64(ptrtoint(grouped_in))

            block_in_wave = fx.Uint32(lane) // fx.Uint32(c_lanes_per_block)
            lane_in_block = lane - block_in_wave * c_lanes_per_block
            is_block_lead = lane_in_block == c0_i32

            qc = SimpleNamespace(
                i32=i32,
                f32=f32,
                block_iters=1 if ksplit else block_iters,
                payload_base=payload_base,
                payload_bytes_per_row=payload_bytes_per_row,
                hidden_base=hidden_base,
                feat_bytes_per_row=feat_dim * 2,
                feat_row_i32=feat_row_i32,
                mx_blocks_per_wave_iter=mx_blocks_per_wave_iter,
                mx_blocks_per_row=mx_blocks_per_row,
                amax_shuffle_dists=amax_shuffle_dists,
                is_fp8=is_fp8,
                use_native=use_native,
                use_pk8=use_pk8,
                mx_dtype=mx_dtype,
                c0_i32=c0_i32,
                c1_i32=c1_i32,
                c4_i32=c4_i32,
                c23_i32=c23_i32,
                c254_i32=c254_i32,
                c0_f32=c0_f32,
                c_wave=c_wave,
                c_elems_per_lane=c_elems_per_lane,
                c_payload_bytes_per_block=c_payload_bytes_per_block,
                c_payload_bytes_per_lane=c_payload_bytes_per_lane,
                c_wmma_rep=c_wmma_rep,
                a_preshuffle=a_preshuffle,
                scale_row_major=compact_output,
                block_in_wave=block_in_wave,
                lane_in_block=lane_in_block,
                is_block_lead=is_block_lead,
                dests=[
                    SimpleNamespace(
                        payload_row_i32=(route if compact_output else row),
                        scale_row_dword_base=scale_row_dword_base,
                    )
                ],
                scale_rsrc=scale_rsrc,
            )
            if const_expr(ksplit):
                k_group_val = fx.Uint32(fx.block_idx.y)
                _emit_quant_one_k_group(qc, k_group_val)
            else:
                _emit_quant_block_loop_apre(qc)

    _grid_y_dim = block_iters if ksplit else 1

    @flyc.jit
    def launch_fused(
        grouped_in: fx.Pointer,
        grouped_payload: fx.Pointer,
        grouped_scale: fx.Pointer,
        topids_to_rows: fx.Pointer,
        row_starts: fx.Pointer,
        route_max_m: fx.Int32,
        numel: fx.Int32,
        num_valid_routes: fx.Pointer,
        grid_route_blocks: fx.Int32,
        stream: fx.Stream = fx.Stream(None),  # noqa: B008
    ):
        grid_x = arith.index_cast(T.index, grid_route_blocks)
        grid_y = arith.index_cast(T.index, arith.constant(_grid_y_dim, type=T.i32))
        fused_kernel(
            grouped_in,
            grouped_payload,
            grouped_scale,
            topids_to_rows,
            row_starts,
            route_max_m,
            numel,
            num_valid_routes,
        ).launch(
            grid=(grid_x, grid_y, 1),
            block=(BLOCK_THREADS, 1, 1),
            stream=stream,
        )

    launch_fused.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }

    return launch_fused


def build_moe_quant_token_fp4_module(feat_dim: int, tdm_hidden_chunks: int = 0):
    """Quantize each source token once with the routeks pk8 quantization path."""
    L = _quant_layout(feat_dim, "fp4", 1)
    if not L.use_pk8:
        raise NotImplementedError("token FP4 quant requires gfx1250 pk8")
    if tdm_hidden_chunks < 0:
        raise ValueError("tdm_hidden_chunks must be non-negative")

    if tdm_hidden_chunks:
        if L.block_iters % tdm_hidden_chunks:
            raise ValueError(
                f"tdm_hidden_chunks={tdm_hidden_chunks} must divide "
                f"block_iters={L.block_iters}"
            )
        if (feat_dim * 2) % (tdm_hidden_chunks * 16):
            raise ValueError("each hidden TDM chunk must be 16-byte aligned")
    hidden_chunk_bytes = feat_dim * 2 // tdm_hidden_chunks if tdm_hidden_chunks else 0
    tdm_tag = f"_hidtdm{tdm_hidden_chunks}" if tdm_hidden_chunks else ""
    module_name = f"moe_quant_token_fd{feat_dim}_fp4_pk8{tdm_tag}"
    wave_size = L.wave_size
    warps_per_block = L.warps_per_block

    @flyc.kernel(name=module_name, known_block_size=[BLOCK_THREADS, 1, 1])
    def quant_kernel(
        grouped_in: fx.Pointer,
        token_payload: fx.Pointer,
        token_scale: fx.Pointer,
        num_tokens: Int32,
    ):
        i32 = T.i32
        f32 = T.f32
        c0_i32 = arith.constant(0, type=i32)
        c1_i32 = arith.constant(1, type=i32)
        c4_i32 = arith.constant(4, type=i32)
        c23_i32 = arith.constant(23, type=i32)
        c254_i32 = arith.constant(254, type=i32)
        c0_f32 = arith.constant(0.0, type=f32)
        c_wave = arith.constant(wave_size, type=i32)
        c_elems_per_lane = arith.constant(L.elems_per_lane, type=i32)
        c_payload_bytes_per_block = arith.constant(L.payload_bytes_per_block, type=i32)
        c_payload_bytes_per_lane = arith.constant(L.payload_bytes_per_lane, type=i32)

        tid = fx.Uint32(fx.thread_idx.x)
        bid = fx.Uint32(fx.block_idx.x)
        warp_in_block = tid // c_wave
        lane = tid - warp_in_block * c_wave
        c_wpb = arith.constant(warps_per_block, type=i32)
        token0 = bid * c_wpb
        token = token0 + warp_in_block

        hslot = warps_per_block * hidden_chunk_bytes if tdm_hidden_chunks else 0
        h_lds = None
        hidden_lds_idx = None
        hidden_lds_load = None
        hidden_lds_row_off = c0_i32
        is_loader = warp_in_block == fx.Uint32(c0_i32)
        if const_expr(tdm_hidden_chunks):
            h_lds = fx.SharedAllocator().allocate(2 * hslot)._ptr
            hidden_lds_idx = fx.index_cast(T.index, ptrtoint(h_lds))
            hidden_lds_load, _ = make_lds_copy_ops(128)
            hidden_lds_row_off = warp_in_block * arith.constant(
                hidden_chunk_bytes, type=i32
            )

        if token < fx.Uint32(num_tokens):
            chunk_prefetch = None
            if const_expr(tdm_hidden_chunks):
                hg_base = fx.recast_iter(fx.Int8, grouped_in) + fx.Int64(token0) * (
                    feat_dim * 2
                )

                def _issue_hidden(chunk):
                    shape = (warps_per_block, hidden_chunk_bytes)
                    gt = fx.Tensor(
                        fx.make_view(
                            hg_base + fx.Int64(chunk * hidden_chunk_bytes),
                            fx.make_layout(shape, (feat_dim * 2, 1)),
                        )
                    )
                    dst = fx.Tensor(
                        fx.make_view(
                            fx.add_offset(h_lds, (chunk % 2) * hslot),
                            fx.make_layout(shape, (hidden_chunk_bytes, 1)),
                        )
                    )
                    atom = fx.rocdl.make_tdm_atom(
                        gt,
                        [warps_per_block, None],
                        strides=[feat_dim * 2, None],
                        num_warps=1,
                    )
                    fx.copy(atom, gt, dst)

                def chunk_prefetch(chunk):
                    if const_expr(chunk == 0) and is_loader:
                        _issue_hidden(0)
                        tdm_ops.tensor_wait(0)
                    gpu.barrier()
                    if is_loader and const_expr(chunk + 1 < tdm_hidden_chunks):
                        _issue_hidden(chunk + 1)
                    if const_expr(chunk > 0):
                        if is_loader:
                            tdm_ops.tensor_wait(
                                1 if chunk + 1 < tdm_hidden_chunks else 0
                            )
                        gpu.barrier()

            block_in_wave = lane // fx.Uint32(L.lanes_per_mx_block)
            lane_in_block = lane - block_in_wave * fx.Uint32(L.lanes_per_mx_block)
            c = SimpleNamespace(
                i32=i32,
                f32=f32,
                block_iters=L.block_iters,
                mx_blocks_per_wave_iter=L.mx_blocks_per_wave_iter,
                mx_blocks_per_row=L.mx_blocks_per_row,
                amax_shuffle_dists=L.amax_shuffle_dists,
                is_fp8=False,
                use_native=False,
                use_pk8=True,
                mx_dtype=_MxDtype.FP4_E2M1,
                c0_i32=c0_i32,
                c1_i32=c1_i32,
                c4_i32=c4_i32,
                c23_i32=c23_i32,
                c254_i32=c254_i32,
                c0_f32=c0_f32,
                c_wave=c_wave,
                c_elems_per_lane=c_elems_per_lane,
                c_payload_bytes_per_block=c_payload_bytes_per_block,
                c_payload_bytes_per_lane=c_payload_bytes_per_lane,
                c_wmma_rep=arith.constant(1, type=i32),
                a_preshuffle=False,
                scale_row_major=True,
                block_in_wave=block_in_wave,
                lane_in_block=lane_in_block,
                is_block_lead=lane_in_block == c0_i32,
                dests=[
                    SimpleNamespace(
                        payload_row_i32=token,
                        scale_row_dword_base=token
                        * arith.constant(L.scale_dwords_per_row, type=i32),
                    )
                ],
                payload_base=fx.Int64(ptrtoint(token_payload)),
                payload_bytes_per_row=L.payload_bytes_per_row,
                hidden_base=fx.Int64(ptrtoint(grouped_in)),
                feat_bytes_per_row=feat_dim * 2,
                feat_row_i32=token,
                scale_rsrc=ptr_rsrc(token_scale),
                hidden_chunks=max(1, tdm_hidden_chunks),
                chunk_prefetch=chunk_prefetch,
                hidden_lds_load=hidden_lds_load,
                hidden_lds_idx=hidden_lds_idx,
                hidden_lds_row_off=hidden_lds_row_off,
                hidden_slot_bytes=hslot,
            )
            _emit_quant_block_loop_apre(c)

    @flyc.jit
    def launch_quant(
        grouped_in: fx.Pointer,
        token_payload: fx.Pointer,
        token_scale: fx.Pointer,
        num_tokens: fx.Int32,
        grid_blocks: fx.Int32,
        stream: fx.Stream = fx.Stream(None),  # noqa: B008
    ):
        quant_kernel(grouped_in, token_payload, token_scale, num_tokens).launch(
            grid=(arith.index_cast(T.index, grid_blocks), 1, 1),
            block=(BLOCK_THREADS, 1, 1),
            stream=stream,
        )

    launch_quant.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }
    return launch_quant


def build_moe_invert_route_rows_module(source_topk: int = 0):
    """Build ``grouped_row -> route/token`` from the existing route map."""

    if source_topk < 0:
        raise ValueError("source_topk must be non-negative")
    module_name = (
        f"moe_invert_route_rows_tk{source_topk}"
        if source_topk
        else "moe_invert_route_rows"
    )

    @flyc.kernel(
        name=module_name,
        known_block_size=[BLOCK_THREADS, 1, 1],
    )
    def invert_kernel(
        topids_to_rows: fx.Pointer,
        rows_to_routes: fx.Pointer,
        numel: Int32,
        num_valid_routes: fx.Pointer,
    ):
        i32 = T.i32
        c0_i32 = arith.constant(0, type=i32)
        route = fx.Uint32(fx.block_idx.x) * BLOCK_THREADS + fx.Uint32(fx.thread_idx.x)

        valid_route_count = fx.Uint32(numel)
        num_valid_routes_is_set = fx.Int64(ptrtoint(num_valid_routes)) != 0
        if num_valid_routes_is_set:
            valid_route_count = fx.Uint32(
                buffer_ops.buffer_load(
                    ptr_rsrc(num_valid_routes), c0_i32, vec_width=1, dtype=i32
                )
            )

        if route < valid_route_count:
            row = fx.Uint32(
                buffer_ops.buffer_load(
                    ptr_rsrc(topids_to_rows), route, vec_width=1, dtype=i32
                )
            )
            source = route // fx.Uint32(source_topk) if source_topk else route
            buffer_ops.buffer_store(source, ptr_rsrc(rows_to_routes), row)

    @flyc.jit
    def launch_invert(
        topids_to_rows: fx.Pointer,
        rows_to_routes: fx.Pointer,
        numel: fx.Int32,
        num_valid_routes: fx.Pointer,
        grid_blocks: fx.Int32,
        stream: fx.Stream = fx.Stream(None),  # noqa: B008
    ):
        invert_kernel(
            topids_to_rows,
            rows_to_routes,
            numel,
            num_valid_routes,
        ).launch(
            grid=(arith.index_cast(T.index, grid_blocks), 1, 1),
            block=(BLOCK_THREADS, 1, 1),
            stream=stream,
        )

    launch_invert.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }
    return launch_invert


def build_moe_scatter_preshuffled_a_lds_module(
    feat_dim: int,
    payload_tiles_per_epoch: int = 1,
    stage_scale_in_lds: bool = False,
    skip_empty_row_tiles: bool = False,
):
    """Gather token FP4 rows, transpose in LDS, and emit coalesced A stores."""
    if feat_dim % 128:
        raise ValueError("preshuffled A scatter requires feat_dim divisible by 128")

    payload_bytes_per_row = feat_dim // 2
    payload_dwords_per_row = payload_bytes_per_row // 4
    payload_blocks_per_row = payload_bytes_per_row // 16
    scale_bytes_per_row = feat_dim // 32
    scale_dwords_per_row = scale_bytes_per_row // 4
    waves_per_block = BLOCK_THREADS // 32
    rows_per_wave = 32 // waves_per_block
    payload_tiles = payload_blocks_per_row // waves_per_block
    if payload_tiles_per_epoch <= 0 or payload_tiles % payload_tiles_per_epoch:
        raise ValueError(
            f"payload_tiles_per_epoch={payload_tiles_per_epoch} must divide "
            f"payload_tiles={payload_tiles}"
        )
    payload_epochs = payload_tiles // payload_tiles_per_epoch
    scale_lds_row_dwords = scale_dwords_per_row + 1
    lds_row_dwords = max(
        32 * payload_tiles_per_epoch + 1,
        scale_lds_row_dwords if stage_scale_in_lds else 0,
    )
    lds_row_bytes = lds_row_dwords * 4
    lds_bytes = 32 * lds_row_bytes
    assert rows_per_wave == 4
    assert payload_blocks_per_row % waves_per_block == 0
    assert scale_dwords_per_row % waves_per_block == 0

    epoch_tag = f"_pe{payload_tiles_per_epoch}" if payload_tiles_per_epoch != 1 else ""
    scale_tag = "_slds" if stage_scale_in_lds else ""
    skip_tag = "_skipempty" if skip_empty_row_tiles else ""
    module_name = (
        f"moe_scatter_preshuffled_a_fd{feat_dim}_r32_lds"
        f"{epoch_tag}{scale_tag}{skip_tag}"
    )

    @flyc.kernel(name=module_name, known_block_size=[BLOCK_THREADS, 1, 1])
    def scatter_kernel(
        token_payload: fx.Pointer,
        token_scale: fx.Pointer,
        grouped_payload: fx.Pointer,
        grouped_scale: fx.Pointer,
        rows_to_tokens: fx.Pointer,
    ):
        i32 = T.i32
        tid = fx.Uint32(fx.thread_idx.x)
        wave = tid // fx.Uint32(32)
        lane = tid - wave * fx.Uint32(32)
        row_base = fx.Uint32(fx.block_idx.x) * fx.Uint32(32)
        row = row_base + lane

        map_rsrc = ptr_rsrc(rows_to_tokens)
        token_i32 = fx.Int32(
            buffer_ops.buffer_load(map_rsrc, row, vec_width=1, dtype=i32)
        )
        dst_valid = token_i32 >= fx.Int32(0)

        source_tokens = []
        for r in range_constexpr(rows_per_wave):
            src_lane = wave * fx.Uint32(rows_per_wave) + fx.Uint32(r)
            src_token_i32 = fx.Int32(gpu.shuffle_idx(token_i32, src_lane, 32))
            valid = src_token_i32 >= fx.Int32(0)
            source_tokens.append(valid.select(fx.Uint32(src_token_i32), fx.Uint32(0)))

        src_payload_rsrc = ptr_rsrc(token_payload)
        src_scale_rsrc = ptr_rsrc(token_scale)
        dst_payload_rsrc = ptr_rsrc(grouped_payload)
        dst_scale_rsrc = ptr_rsrc(grouped_scale)

        lds_ptr = fx.SharedAllocator().allocate(lds_bytes)._ptr
        lds_idx = fx.index_cast(T.index, fx.ptrtoint(lds_ptr))
        lds_load_b32, lds_store_b32 = make_lds_copy_ops(32)

        def write_payload_epoch(epoch):
            for sub in range_constexpr(payload_tiles_per_epoch):
                tile_it = epoch * payload_tiles_per_epoch + sub
                k_block_base = fx.Uint32(tile_it * waves_per_block)
                for r in range_constexpr(rows_per_wave):
                    value = buffer_ops.buffer_load(
                        src_payload_rsrc,
                        source_tokens[r] * fx.Uint32(payload_dwords_per_row)
                        + k_block_base * fx.Uint32(4)
                        + lane,
                        vec_width=1,
                        dtype=i32,
                    )
                    lds_store_b32(
                        lds_idx,
                        fx.Int32((wave * rows_per_wave + r) * lds_row_bytes)
                        + fx.Int32((sub * 32 + lane) * 4),
                        vector.from_elements(T.vec(1, i32), [value]),
                    )

        def read_payload_epoch(epoch):
            for sub in range_constexpr(payload_tiles_per_epoch):
                tile_it = epoch * payload_tiles_per_epoch + sub
                k_block_base = fx.Uint32(tile_it * waves_per_block)
                lds_read_byte = fx.Int32(
                    lane * lds_row_bytes + (sub * 32 + wave * 4) * 4
                )
                values = [
                    lds_load_b32(
                        lds_idx,
                        lds_read_byte + fx.Int32(j * 4),
                    )[0]
                    for j in range_constexpr(4)
                ]
                payload_value = vector.from_elements(T.vec(4, i32), values)
                row_tile16 = row // fx.Uint32(16)
                row_in_tile16 = row - row_tile16 * fx.Uint32(16)
                k_block = k_block_base + wave
                dst_byte = (
                    row_tile16 * fx.Uint32(payload_bytes_per_row * 16)
                    + k_block * fx.Uint32(16 * 16)
                    + row_in_tile16 * fx.Uint32(16)
                )
                if dst_valid:
                    buffer_ops.buffer_store(
                        payload_value,
                        dst_payload_rsrc,
                        dst_byte,
                        offset_is_bytes=True,
                    )

        def emit_nonempty_tile():
            for epoch in range_constexpr(payload_epochs):
                write_payload_epoch(epoch)
                gpu.barrier()
                read_payload_epoch(epoch)
                gpu.barrier()

            token = dst_valid.select(fx.Uint32(token_i32), fx.Uint32(0))
            row_tile32 = row // fx.Uint32(32)
            src_scale_base = token * fx.Uint32(scale_dwords_per_row)
            if const_expr(stage_scale_in_lds):
                scale_load_iters = (scale_dwords_per_row + 31) // 32
                for it in range_constexpr(scale_load_iters):
                    scale_dword = fx.Uint32(it * 32) + lane
                    if scale_dword < fx.Uint32(scale_dwords_per_row):
                        for r in range_constexpr(rows_per_wave):
                            value = buffer_ops.buffer_load(
                                src_scale_rsrc,
                                source_tokens[r] * fx.Uint32(scale_dwords_per_row)
                                + scale_dword,
                                vec_width=1,
                                dtype=i32,
                            )
                            lds_store_b32(
                                lds_idx,
                                fx.Int32((wave * rows_per_wave + r) * lds_row_bytes)
                                + fx.Int32(scale_dword * fx.Uint32(4)),
                                vector.from_elements(T.vec(1, i32), [value]),
                            )

                gpu.barrier()

                for it in range_constexpr(scale_dwords_per_row // waves_per_block):
                    scale_dword = wave + fx.Uint32(it * waves_per_block)
                    value = lds_load_b32(
                        lds_idx,
                        fx.Int32(lane * lds_row_bytes)
                        + fx.Int32(scale_dword * fx.Uint32(4)),
                    )[0]
                    dst_dword = (
                        row_tile32 * fx.Uint32(scale_dwords_per_row * 32)
                        + scale_dword * fx.Uint32(32)
                        + lane
                    )
                    if dst_valid:
                        buffer_ops.buffer_store(value, dst_scale_rsrc, dst_dword)
            else:
                for it in range_constexpr(scale_dwords_per_row // waves_per_block):
                    scale_dword = wave + fx.Uint32(it * waves_per_block)
                    value = buffer_ops.buffer_load(
                        src_scale_rsrc,
                        src_scale_base + scale_dword,
                        vec_width=1,
                        dtype=i32,
                    )
                    dst_dword = (
                        row_tile32 * fx.Uint32(scale_dwords_per_row * 32)
                        + scale_dword * fx.Uint32(32)
                        + lane
                    )
                    if dst_valid:
                        buffer_ops.buffer_store(value, dst_scale_rsrc, dst_dword)

        if const_expr(skip_empty_row_tiles):
            live_mask = rocdl.ballot(T.i64, dst_valid)
            if live_mask != fx.Int64(0):
                emit_nonempty_tile()
        else:
            emit_nonempty_tile()

    @flyc.jit
    def launch_scatter(
        token_payload: fx.Pointer,
        token_scale: fx.Pointer,
        grouped_payload: fx.Pointer,
        grouped_scale: fx.Pointer,
        rows_to_tokens: fx.Pointer,
        grid_blocks: fx.Int32,
        stream: fx.Stream = fx.Stream(None),  # noqa: B008
    ):
        scatter_kernel(
            token_payload,
            token_scale,
            grouped_payload,
            grouped_scale,
            rows_to_tokens,
        ).launch(
            grid=(arith.index_cast(T.index, grid_blocks), 1, 1),
            block=(BLOCK_THREADS, 1, 1),
            stream=stream,
        )

    launch_scatter.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }
    return launch_scatter


def build_moe_quant_preshuffled_a_rowgroup_module(
    feat_dim: int,
    n_experts: int,
    expert_tile_m: int,
    rows_per_wave: int = 8,
    prefetch_depth: int = 2,
    tdm_hidden_chunks: int = 0,
    tdm_payload_store: bool = False,
):
    """Quantize grouped BF16 rows directly into the GEMM A-preshuffle layout.

    The existing stage2 three-kernel path first writes a compact row-major FP4
    tensor, builds ``grouped_row -> route``, and then reads the compact tensor
    back through LDS to transpose it.  This kernel removes both intermediates.

    A gfx1250 wave has eight 4-lane MX32 subgroups.  ``rows_per_wave`` assigns
    those subgroups across adjacent rows first and K blocks second.  Therefore
    the FP4 stores for one K block cover 32/64/128 contiguous bytes for
    rows_per_wave=2/4/8 instead of eight isolated 16-byte segments from the
    original warp-per-row direct producer.  Quantization still uses the exact
    routeks reduction, E8M0 scale generation, rounding mode, and native pk8
    conversion.

    ``m_tile_map`` contains each expert's valid global-row end.  Workgroups are
    aligned inside ``expert_tile_m`` tiles, so a single binary search identifies
    the owning expert and per-subgroup row predicates discard expert padding and
    the static capacity tail.  This preserves non-balanced routing semantics.
    """
    if feat_dim % 256:
        raise ValueError("rowgroup A preshuffle requires feat_dim divisible by 256")
    if rows_per_wave not in (1, 2, 4, 8):
        raise ValueError("rows_per_wave must be one of 1, 2, 4, 8")
    if prefetch_depth not in (1, 2, 4, 8):
        raise ValueError("prefetch_depth must be one of 1, 2, 4, 8")

    L = _quant_layout(feat_dim, "fp4", 1)
    if not L.use_pk8 or L.wave_size != 32 or L.lanes_per_mx_block != 4:
        raise NotImplementedError("rowgroup A preshuffle requires gfx1250 pk8 wave32")

    waves_per_block = BLOCK_THREADS // L.wave_size
    rows_per_block = waves_per_block * rows_per_wave
    k_blocks_per_wave = L.mx_blocks_per_wave_iter // rows_per_wave
    if expert_tile_m % rows_per_block:
        raise ValueError(
            f"expert_tile_m ({expert_tile_m}) must be divisible by "
            f"rows_per_block ({rows_per_block})"
        )
    if L.mx_blocks_per_row % k_blocks_per_wave:
        raise ValueError("MX blocks per row must be divisible by K blocks per wave")

    loop_iters = L.mx_blocks_per_row // k_blocks_per_wave
    if loop_iters % prefetch_depth:
        raise ValueError("rowgroup loop count must be divisible by prefetch_depth")
    if tdm_hidden_chunks < 0 or (tdm_hidden_chunks and loop_iters % tdm_hidden_chunks):
        raise ValueError(
            "tdm_hidden_chunks must be zero or divide the rowgroup loop count"
        )
    if tdm_hidden_chunks and (
        (feat_dim * 2) % tdm_hidden_chunks or (feat_dim * 2 // tdm_hidden_chunks) % 16
    ):
        raise ValueError("each rowgroup hidden TDM chunk must be 16-byte aligned")
    prefetch_batches = loop_iters // prefetch_depth
    payload_bytes_per_row = L.payload_bytes_per_row
    scale_dwords_per_row = L.scale_dwords_per_row
    hidden_chunk_bytes = feat_dim * 2 // tdm_hidden_chunks if tdm_hidden_chunks else 0
    iters_per_chunk = (
        loop_iters // tdm_hidden_chunks if tdm_hidden_chunks else loop_iters
    )
    if tdm_hidden_chunks and iters_per_chunk % prefetch_depth:
        raise ValueError("TDM chunk boundaries must align with prefetch batches")
    if tdm_payload_store and (not tdm_hidden_chunks or rows_per_block != 16):
        raise ValueError("TDM payload store requires hidden TDM and 16 rows per block")
    search_iters = max(1, math.ceil(math.log2(max(2, n_experts))) + 1)
    module_name = (
        f"moe_quant_preshuffled_a_fd{feat_dim}_rpw{rows_per_wave}"
        f"_pf{prefetch_depth}_direct"
        f"{'_hidtdm' + str(tdm_hidden_chunks) if tdm_hidden_chunks else ''}"
        f"{'_otdmw2' if tdm_payload_store else ''}"
    )

    @flyc.kernel(name=module_name, known_block_size=[BLOCK_THREADS, 1, 1])
    def quant_preshuffle_kernel(
        grouped_in: fx.Pointer,
        grouped_payload: fx.Pointer,
        grouped_scale: fx.Pointer,
        m_tile_map: fx.Pointer,
        n_rows: Int32,
    ):
        i32 = T.i32
        f32 = T.f32
        c0_i32 = arith.constant(0, type=i32)
        c4_i32 = arith.constant(4, type=i32)
        c23_i32 = arith.constant(23, type=i32)
        c_wave = arith.constant(32, type=i32)
        c0_f32 = arith.constant(0.0, type=f32)

        tid = fx.Uint32(fx.thread_idx.x)
        wave = tid // c_wave
        lane = tid - wave * c_wave
        subgroup = lane // c4_i32
        lane_in_block = lane - subgroup * c4_i32
        row_slot = subgroup % fx.Uint32(rows_per_wave)
        k_slot = subgroup // fx.Uint32(rows_per_wave)
        row_base = fx.Uint32(fx.block_idx.x) * fx.Uint32(rows_per_block)
        row = row_base + wave * fx.Uint32(rows_per_wave) + row_slot

        # expert_tile_m and rows_per_block are powers-of-two in the supported
        # grouped-MoE configurations.  The rowgroup never crosses an expert
        # tile, so all lanes use the same binary-search key.
        tile_base = row_base // fx.Uint32(expert_tile_m) * fx.Uint32(expert_tile_m)
        i32_ptr = fx.PointerType.get(
            elem_ty=fx.Int32.ir_type, address_space=fx.AddressSpace.Global, alignment=4
        )
        tile_map = fx.recast_iter(i32_ptr, m_tile_map)
        lo, hi = tile_base * 0, tile_base * 0 + n_experts
        for _ in range_constexpr(search_iters):
            mid = (lo + hi) >> 1
            mid_clamped = (mid < n_experts - 1).select(mid, n_experts - 1)
            go_right = tile_map[mid_clamped] <= tile_base
            lo = go_right.select(mid + 1, lo)
            hi = go_right.select(hi, mid)
        expert = lo
        expert_in_range = expert < n_experts
        expert_clamped = expert_in_range.select(expert, n_experts - 1)
        expert_end = tile_map[expert_clamped]
        row_valid = (
            expert_in_range & (row < fx.Uint32(expert_end)) & (row < fx.Uint32(n_rows))
        )

        hidden_rsrc = ptr_rsrc(grouped_in)
        payload_rsrc = ptr_rsrc(grouped_payload)
        scale_rsrc = ptr_rsrc(grouped_scale)
        vec8_bf16_ty = T.vec(8, T.bf16)
        vec8_f32_ty = T.vec(8, f32)
        shared_allocator = fx.SharedAllocator()

        payload_lds = None
        payload_lds_idx = None
        payload_lds_store = None
        payload_tdm_atom = None
        payload_global_tile = None
        payload_shared_tile = None
        payload_lds_pitch = 16 * 16 + 32
        if const_expr(tdm_payload_store):
            payload_lds = shared_allocator.allocate(
                L.mx_blocks_per_row * payload_lds_pitch
            )._ptr
            payload_lds_idx = fx.index_cast(T.index, fx.ptrtoint(payload_lds))
            _, payload_lds_store = make_lds_copy_ops(32)
            payload_global_base = fx.recast_iter(fx.Int8, grouped_payload) + fx.Int64(
                row_base // fx.Uint32(16)
            ) * fx.Int64(payload_bytes_per_row * 16)
            payload_shape = (L.mx_blocks_per_row, payload_lds_pitch)
            payload_global_tile = fx.Tensor(
                fx.make_view(
                    payload_global_base,
                    fx.make_layout(payload_shape, (16 * 16, 1)),
                )
            )
            payload_shared_tile = fx.Tensor(
                fx.make_view(
                    payload_lds,
                    fx.make_layout(payload_shape, (payload_lds_pitch, 1)),
                )
            )
            payload_tdm_atom = fx.rocdl.make_tdm_atom(
                payload_global_tile,
                [None, 16 * 16],
                strides=[16 * 16, None],
                num_warps=2,
            )

            def issue_payload_store():
                if wave < fx.Uint32(2):
                    fx.copy(
                        payload_tdm_atom,
                        payload_shared_tile,
                        payload_global_tile,
                    )

        hidden_lds = None
        hidden_lds_idx = None
        hidden_lds_load = None
        hidden_slot_bytes = rows_per_block * hidden_chunk_bytes
        hidden_buffer_count = 1 if tdm_hidden_chunks == 1 else 2
        is_tdm_loader = wave == fx.Uint32(0)
        if const_expr(tdm_hidden_chunks):
            hidden_lds = shared_allocator.allocate(
                hidden_buffer_count * hidden_slot_bytes
            )._ptr
            hidden_lds_idx = fx.index_cast(T.index, fx.ptrtoint(hidden_lds))
            hidden_lds_load, _ = make_lds_copy_ops(128)

            hidden_global_base = fx.recast_iter(fx.Int8, grouped_in) + fx.Int64(
                row_base
            ) * fx.Int64(feat_dim * 2)
            hidden_shape = (rows_per_block, hidden_chunk_bytes)
            hidden_global_tile = fx.Tensor(
                fx.make_view(
                    hidden_global_base,
                    fx.make_layout(hidden_shape, (feat_dim * 2, 1)),
                )
            )
            hidden_atom = fx.rocdl.make_tdm_atom(
                hidden_global_tile,
                [rows_per_block, None],
                strides=[feat_dim * 2, None],
                num_warps=1,
            )

            def issue_hidden_chunk(chunk):
                shared_tile = fx.Tensor(
                    fx.make_view(
                        fx.add_offset(
                            hidden_lds,
                            (chunk % hidden_buffer_count) * hidden_slot_bytes,
                        ),
                        fx.make_layout(hidden_shape, (hidden_chunk_bytes, 1)),
                    )
                )
                fx.copy(
                    hidden_atom,
                    hidden_global_tile,
                    shared_tile,
                    imm_offset=fx.Int64(chunk * hidden_chunk_bytes),
                )

            def prefetch_hidden_chunk(chunk):
                if const_expr(chunk == 0) and is_tdm_loader:
                    issue_hidden_chunk(0)
                    tdm_ops.tensor_wait(0)
                gpu.barrier()
                if is_tdm_loader and const_expr(chunk + 1 < tdm_hidden_chunks):
                    issue_hidden_chunk(chunk + 1)
                if const_expr(chunk > 0):
                    if is_tdm_loader:
                        tdm_ops.tensor_wait(1 if chunk + 1 < tdm_hidden_chunks else 0)
                    gpu.barrier()

        def emit_row(use_tdm):
            hidden_row_dword = row * fx.Uint32(feat_dim // 2) + lane_in_block * c4_i32
            row_tile16 = row // fx.Uint32(16)
            row_in_tile16 = row - row_tile16 * fx.Uint32(16)
            payload_row_byte = (
                row_tile16 * fx.Uint32(payload_bytes_per_row * 16)
                + row_in_tile16 * fx.Uint32(16)
                + lane_in_block * c4_i32
            )
            row_tile32 = row // fx.Uint32(32)
            row_in_tile32 = row - row_tile32 * fx.Uint32(32)
            scale_row_dword = (
                row_tile32 * fx.Uint32(scale_dwords_per_row * 32) + row_in_tile32
            )
            scale_pack = c0_i32
            for batch in range_constexpr(prefetch_batches):
                first_it = batch * prefetch_depth
                if const_expr(use_tdm and first_it % iters_per_chunk == 0):
                    prefetch_hidden_chunk(first_it // iters_per_chunk)
                prefetched = []
                mx_blocks = []
                for pi in range_constexpr(prefetch_depth):
                    it = batch * prefetch_depth + pi
                    mx_block = fx.Uint32(it * k_blocks_per_wave) + k_slot
                    hidden_dword = hidden_row_dword + mx_block * fx.Uint32(16)
                    if const_expr(use_tdm):
                        chunk = it // iters_per_chunk
                        chunk_elem_base = chunk * (hidden_chunk_bytes // 2)
                        col_base = mx_block * fx.Uint32(32) + lane_in_block * fx.Uint32(
                            8
                        )
                        row_in_block = wave * fx.Uint32(rows_per_wave) + row_slot
                        prefetched.append(
                            hidden_lds_load(
                                hidden_lds_idx,
                                fx.Int32(
                                    (chunk % hidden_buffer_count) * hidden_slot_bytes
                                )
                                + fx.Int32(row_in_block * hidden_chunk_bytes)
                                + fx.Int32(
                                    (col_base - fx.Uint32(chunk_elem_base))
                                    * fx.Uint32(2)
                                ),
                            )
                        )
                    else:
                        prefetched.append(
                            buffer_ops.buffer_load(
                                hidden_rsrc, hidden_dword, vec_width=4, dtype=i32
                            )
                        )
                    mx_blocks.append(mx_block)

                for pi in range_constexpr(prefetch_depth):
                    it = batch * prefetch_depth + pi
                    mx_block = mx_blocks[pi]
                    bf16x8 = vector.bitcast(vec8_bf16_ty, prefetched[pi])
                    f32x8 = bf16x8.extf(vec8_f32_ty)

                    block_amax = c0_f32
                    for j in range_constexpr(8):
                        xj = vector.extract(
                            f32x8, static_position=[j], dynamic_position=[]
                        )
                        absj = llvm.call_intrinsic(f32, "llvm.fabs.f32", [xj], [], [])
                        block_amax = arith.maximumf(block_amax, absj)
                    for dist in (1, 2):
                        peer_amax = block_amax.shuffle_xor(
                            arith.constant(dist, type=i32), c_wave
                        )
                        block_amax = arith.maximumf(block_amax, peer_amax)

                    e8m0_scale = _emit_mx_e8m0_scale_apre(
                        block_amax, mode=_ROUND_MODE, dtype=_MxDtype.FP4_E2M1
                    )
                    block_scale_f32 = (ArithValue(e8m0_scale) << c23_i32).bitcast(f32)
                    payload_val = _cvt_scalef32_pk8_fp4_bf16(
                        bf16x8, block_scale_f32, i32_ty=i32
                    )

                    if const_expr(use_tdm and tdm_payload_store):
                        row_in_block = wave * fx.Uint32(rows_per_wave) + row_slot
                        payload_lds_store(
                            payload_lds_idx,
                            fx.Int32(mx_block * fx.Uint32(payload_lds_pitch))
                            + fx.Int32(row_in_block * fx.Uint32(16))
                            + fx.Int32(lane_in_block * c4_i32),
                            vector.from_elements(T.vec(1, i32), [payload_val]),
                        )
                    else:
                        payload_byte = payload_row_byte + mx_block * fx.Uint32(16 * 16)
                        buffer_ops.buffer_store(
                            payload_val,
                            payload_rsrc,
                            payload_byte,
                            offset_is_bytes=True,
                        )

                    is_block_lead = lane_in_block == c0_i32
                    if const_expr(rows_per_wave == 8):
                        # With one K block per subgroup, the same lead lane owns
                        # four consecutive scale bytes across four iterations.
                        scale_pack = ArithValue(scale_pack) | (
                            ArithValue(e8m0_scale)
                            << arith.constant((it & 3) * 8, type=i32)
                        )
                        if const_expr((it & 3) == 3):
                            if is_block_lead:
                                scale_dword = arith.constant(it // 4, type=i32)
                                dst_scale_dword = (
                                    scale_row_dword + scale_dword * fx.Uint32(32)
                                )
                                buffer_ops.buffer_store(
                                    scale_pack, scale_rsrc, dst_scale_dword
                                )
                            scale_pack = c0_i32
                    else:
                        if is_block_lead:
                            scale_dword = mx_block // c4_i32
                            byte_in_dword = mx_block - scale_dword * c4_i32
                            scale_byte = (
                                scale_row_dword + scale_dword * fx.Uint32(32)
                            ) * c4_i32 + byte_in_dword
                            buffer_ops.buffer_store(
                                arith.trunci(T.i8, e8m0_scale),
                                scale_rsrc,
                                scale_byte,
                                offset_is_bytes=True,
                            )

            if const_expr(use_tdm and tdm_payload_store):
                gpu.barrier()
                issue_payload_store()
                if wave < fx.Uint32(2):
                    tdm_ops.tensor_wait(0)

        if const_expr(tdm_hidden_chunks):
            block_full = (
                expert_in_range
                & (row_base + fx.Uint32(rows_per_block) <= fx.Uint32(expert_end))
                & (row_base + fx.Uint32(rows_per_block) <= fx.Uint32(n_rows))
            )
            if block_full:
                emit_row(True)
            else:
                if row_valid:
                    emit_row(False)
        else:
            if row_valid:
                emit_row(False)

    @flyc.jit
    def launch_quant_preshuffle(
        grouped_in: fx.Pointer,
        grouped_payload: fx.Pointer,
        grouped_scale: fx.Pointer,
        m_tile_map: fx.Pointer,
        n_rows: fx.Int32,
        grid_blocks: fx.Int32,
        stream: fx.Stream = fx.Stream(None),  # noqa: B008
    ):
        quant_preshuffle_kernel(
            grouped_in,
            grouped_payload,
            grouped_scale,
            m_tile_map,
            n_rows,
        ).launch(
            grid=(arith.index_cast(T.index, grid_blocks), 1, 1),
            block=(BLOCK_THREADS, 1, 1),
            stream=stream,
        )

    launch_quant_preshuffle.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }
    return launch_quant_preshuffle
