#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Dec  8 17:57:16 2024
# Process ID: 23564
# Current directory: /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.runs/synth_1
# Command line: vivado -log video_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source video_top.tcl
# Log file: /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.runs/synth_1/video_top.vds
# Journal file: /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.runs/synth_1/vivado.jou
# Running On: SgoSkzD, OS: Linux, CPU Frequency: 3527.890 MHz, CPU Physical cores: 12, Host memory: 33545 MB
#-----------------------------------------------------------
source video_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sean/Downloads/git/ECE385_FP/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/alottadata/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/utils_1/imports/synth_1/video_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/utils_1/imports/synth_1/video_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top video_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23606
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2166.020 ; gain = 373.738 ; free physical = 13864 ; free virtual = 18417
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.262; parent = 1166.857; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.875; parent = 2168.992; children = 1620.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'video_top' [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/sources_1/new/video_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.runs/synth_1/.Xil/Vivado-23564-SgoSkzD/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.runs/synth_1/.Xil/Vivado-23564-SgoSkzD/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/sources_1/new/video_top.sv:54]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/sources_1/new/video_top.sv:54]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.runs/synth_1/.Xil/Vivado-23564-SgoSkzD/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.runs/synth_1/.Xil/Vivado-23564-SgoSkzD/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bg_example' [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/sources_1/imports/bg/bg_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bg_rom' [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.runs/synth_1/.Xil/Vivado-23564-SgoSkzD/realtime/bg_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bg_rom' (0#1) [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.runs/synth_1/.Xil/Vivado-23564-SgoSkzD/realtime/bg_rom_stub.v:5]
WARNING: [Synth 8-7071] port 'wea' of module 'bg_rom' is unconnected for instance 'bg_rom' [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/sources_1/imports/bg/bg_example.sv:34]
WARNING: [Synth 8-7071] port 'dina' of module 'bg_rom' is unconnected for instance 'bg_rom' [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/sources_1/imports/bg/bg_example.sv:34]
WARNING: [Synth 8-7023] instance 'bg_rom' of module 'bg_rom' has 5 connections declared, but only 3 given [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/sources_1/imports/bg/bg_example.sv:34]
INFO: [Synth 8-6157] synthesizing module 'bg_palette' [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/sources_1/imports/bg/bg_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'bg_palette' (0#1) [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/sources_1/imports/bg/bg_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'bg_example' (0#1) [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/sources_1/imports/bg/bg_example.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_top' (0#1) [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/sources_1/new/video_top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.957 ; gain = 442.676 ; free physical = 13947 ; free virtual = 18501
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.262; parent = 1166.857; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3855.844; parent = 2234.961; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2252.770 ; gain = 460.488 ; free physical = 13947 ; free virtual = 18500
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.262; parent = 1166.857; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3873.656; parent = 2252.773; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2252.770 ; gain = 460.488 ; free physical = 13947 ; free virtual = 18500
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.262; parent = 1166.857; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3873.656; parent = 2252.773; children = 1620.883
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2252.770 ; gain = 0.000 ; free physical = 13942 ; free virtual = 18496
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/bg_rom/bg_rom/bg_rom_in_context.xdc] for cell 'bg/bg_rom'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/bg_rom/bg_rom/bg_rom_in_context.xdc] for cell 'bg/bg_rom'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:27]
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/video_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/video_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.520 ; gain = 0.000 ; free physical = 13854 ; free virtual = 18407
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.520 ; gain = 0.000 ; free physical = 13854 ; free virtual = 18407
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.520 ; gain = 602.238 ; free physical = 13916 ; free virtual = 18470
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.262; parent = 1166.857; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3983.391; parent = 2362.508; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.520 ; gain = 602.238 ; free physical = 13916 ; free virtual = 18470
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.262; parent = 1166.857; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3983.391; parent = 2362.508; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bg/bg_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2394.520 ; gain = 602.238 ; free physical = 13916 ; free virtual = 18470
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.262; parent = 1166.857; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3983.391; parent = 2362.508; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2394.520 ; gain = 602.238 ; free physical = 13903 ; free virtual = 18458
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.262; parent = 1166.857; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3983.391; parent = 2362.508; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP bg/rom_address1, operation Mode is: A*(B:0x140).
DSP Report: operator bg/rom_address1 is absorbed into DSP bg/rom_address1.
DSP Report: Generating DSP bg/rom_address2, operation Mode is: A*(B:0xf0).
DSP Report: operator bg/rom_address2 is absorbed into DSP bg/rom_address2.
DSP Report: Generating DSP bg/rom_address, operation Mode is: C+A*(B:0x140).
DSP Report: operator bg/rom_address is absorbed into DSP bg/rom_address.
DSP Report: operator bg/rom_address0 is absorbed into DSP bg/rom_address.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2394.520 ; gain = 602.238 ; free physical = 13886 ; free virtual = 18444
Synthesis current peak Physical Memory [PSS] (MB): peak = 1372.262; parent = 1166.857; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3983.391; parent = 2362.508; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bg_example  | A*(B:0x140)   | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bg_example  | A*(B:0xf0)    | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bg_example  | C+A*(B:0x140) | 10     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2394.520 ; gain = 602.238 ; free physical = 13744 ; free virtual = 18302
Synthesis current peak Physical Memory [PSS] (MB): peak = 1498.924; parent = 1293.561; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3983.391; parent = 2362.508; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2394.520 ; gain = 602.238 ; free physical = 13734 ; free virtual = 18292
Synthesis current peak Physical Memory [PSS] (MB): peak = 1501.951; parent = 1296.588; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3983.391; parent = 2362.508; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2394.520 ; gain = 602.238 ; free physical = 13731 ; free virtual = 18290
Synthesis current peak Physical Memory [PSS] (MB): peak = 1503.619; parent = 1298.256; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3983.391; parent = 2362.508; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bg/bg_rom  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bg/bg_rom  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bg/bg_rom  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bg/bg_rom  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \bg/bg_rom  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2394.520 ; gain = 602.238 ; free physical = 13735 ; free virtual = 18293
Synthesis current peak Physical Memory [PSS] (MB): peak = 1503.877; parent = 1298.514; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3983.391; parent = 2362.508; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2394.520 ; gain = 602.238 ; free physical = 13735 ; free virtual = 18293
Synthesis current peak Physical Memory [PSS] (MB): peak = 1503.893; parent = 1298.529; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3983.391; parent = 2362.508; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2394.520 ; gain = 602.238 ; free physical = 13735 ; free virtual = 18293
Synthesis current peak Physical Memory [PSS] (MB): peak = 1503.920; parent = 1298.557; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3983.391; parent = 2362.508; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2394.520 ; gain = 602.238 ; free physical = 13735 ; free virtual = 18293
Synthesis current peak Physical Memory [PSS] (MB): peak = 1503.986; parent = 1298.623; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3983.391; parent = 2362.508; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2394.520 ; gain = 602.238 ; free physical = 13735 ; free virtual = 18293
Synthesis current peak Physical Memory [PSS] (MB): peak = 1503.986; parent = 1298.623; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3983.391; parent = 2362.508; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2394.520 ; gain = 602.238 ; free physical = 13735 ; free virtual = 18293
Synthesis current peak Physical Memory [PSS] (MB): peak = 1504.002; parent = 1298.639; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3983.391; parent = 2362.508; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bg_example  | A*B         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bg_example  | A*B         | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bg_example  | C+A*B       | 10     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |hdmi_tx_0     |         1|
|3     |bg_rom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |bg_rom  |     1|
|2     |clk_wiz |     1|
|3     |hdmi_tx |     1|
|4     |CARRY4  |    33|
|5     |DSP48E1 |     3|
|7     |LUT1    |     9|
|8     |LUT2    |    59|
|9     |LUT3    |    53|
|10    |LUT4    |    46|
|11    |LUT5    |    43|
|12    |LUT6    |    56|
|13    |FDCE    |    22|
|14    |FDRE    |     4|
|15    |IBUF    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2394.520 ; gain = 602.238 ; free physical = 13735 ; free virtual = 18293
Synthesis current peak Physical Memory [PSS] (MB): peak = 1504.096; parent = 1298.732; children = 205.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3983.391; parent = 2362.508; children = 1620.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 5 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2394.520 ; gain = 460.488 ; free physical = 13801 ; free virtual = 18359
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2394.520 ; gain = 602.238 ; free physical = 13800 ; free virtual = 18359
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.520 ; gain = 0.000 ; free physical = 13904 ; free virtual = 18462
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.520 ; gain = 0.000 ; free physical = 13851 ; free virtual = 18409
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 180a58b4
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 8 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2394.520 ; gain = 904.301 ; free physical = 14067 ; free virtual = 18625
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/draw_bg/draw_bg.runs/synth_1/video_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file video_top_utilization_synth.rpt -pb video_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 17:57:39 2024...
