

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_56_1'
================================================================
* Date:           Wed May 15 15:49:45 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.023 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      133|      133|  1.330 us|  1.330 us|  133|  133|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |      131|      131|         5|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      33|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      89|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      89|     101|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_96_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln56_fu_90_p2  |      icmp|   0|  0|  16|           8|           9|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  33|          17|          12|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    8|         16|
    |i_fu_32                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_10_cast_reg_124                 |   8|   0|   64|         56|
    |i_fu_32                           |   8|   0|    8|          0|
    |i_10_cast_reg_124                 |  64|  32|   64|         56|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  89|  32|  145|        112|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_56_1|  return value|
|grp_fu_371_p_din0   |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_56_1|  return value|
|grp_fu_371_p_din1   |  out|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_56_1|  return value|
|grp_fu_371_p_dout0  |   in|   32|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_56_1|  return value|
|grp_fu_371_p_ce     |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_56_1|  return value|
|C_t_address0        |  out|    7|   ap_memory|                             C_t|         array|
|C_t_ce0             |  out|    1|   ap_memory|                             C_t|         array|
|C_t_q0              |   in|   32|   ap_memory|                             C_t|         array|
|gate_f_address0     |  out|    7|   ap_memory|                          gate_f|         array|
|gate_f_ce0          |  out|    1|   ap_memory|                          gate_f|         array|
|gate_f_q0           |   in|   32|   ap_memory|                          gate_f|         array|
|vec_tmp_address0    |  out|    7|   ap_memory|                         vec_tmp|         array|
|vec_tmp_ce0         |  out|    1|   ap_memory|                         vec_tmp|         array|
|vec_tmp_we0         |  out|    1|   ap_memory|                         vec_tmp|         array|
|vec_tmp_d0          |  out|   32|   ap_memory|                         vec_tmp|         array|
+--------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i77"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_3 = load i8 %i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:173]   --->   Operation 11 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.90ns)   --->   "%icmp_ln56 = icmp_eq  i8 %i_3, i8 128" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:173]   --->   Operation 13 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.90ns)   --->   "%add_ln56 = add i8 %i_3, i8 1" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:173]   --->   Operation 14 'add' 'add_ln56' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc.i77.split, void %for.inc.i86.preheader.exitStub" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:173]   --->   Operation 15 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_10_cast = zext i8 %i_3" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:173]   --->   Operation 16 'zext' 'i_10_cast' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%C_t_addr = getelementptr i32 %C_t, i64 0, i64 %i_10_cast" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:173]   --->   Operation 17 'getelementptr' 'C_t_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.35ns)   --->   "%C_t_load = load i7 %C_t_addr" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:173]   --->   Operation 18 'load' 'C_t_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gate_f_addr = getelementptr i32 %gate_f, i64 0, i64 %i_10_cast" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:173]   --->   Operation 19 'getelementptr' 'gate_f_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.35ns)   --->   "%gate_f_load = load i7 %gate_f_addr" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:173]   --->   Operation 20 'load' 'gate_f_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln56 = store i8 %add_ln56, i8 %i" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:173]   --->   Operation 21 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.02>
ST_2 : Operation 22 [1/2] (1.35ns)   --->   "%C_t_load = load i7 %C_t_addr" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:173]   --->   Operation 22 'load' 'C_t_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 23 [1/2] (1.35ns)   --->   "%gate_f_load = load i7 %gate_f_addr" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:173]   --->   Operation 23 'load' 'gate_f_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : [1/1] (0.83ns)   --->   Input mux for Operation 24 '%mul_i = fmul i32 %C_t_load, i32 %gate_f_load'
ST_2 : Operation 24 [4/4] (3.83ns)   --->   "%mul_i = fmul i32 %C_t_load, i32 %gate_f_load" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:173]   --->   Operation 24 'fmul' 'mul_i' <Predicate = true> <Delay = 3.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.67>
ST_3 : Operation 25 [3/4] (4.67ns)   --->   "%mul_i = fmul i32 %C_t_load, i32 %gate_f_load" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:173]   --->   Operation 25 'fmul' 'mul_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.67>
ST_4 : Operation 26 [2/4] (4.67ns)   --->   "%mul_i = fmul i32 %C_t_load, i32 %gate_f_load" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:173]   --->   Operation 26 'fmul' 'mul_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:173]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:173]   --->   Operation 28 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/4] (4.67ns)   --->   "%mul_i = fmul i32 %C_t_load, i32 %gate_f_load" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:173]   --->   Operation 29 'fmul' 'mul_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%vec_tmp_addr = getelementptr i32 %vec_tmp, i64 0, i64 %i_10_cast" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:173]   --->   Operation 30 'getelementptr' 'vec_tmp_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.35ns)   --->   "%store_ln57 = store i32 %mul_i, i7 %vec_tmp_addr" [lstm_hls/rnn.cpp:57->lstm_hls/rnn.cpp:173]   --->   Operation 31 'store' 'store_ln57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i77" [lstm_hls/rnn.cpp:56->lstm_hls/rnn.cpp:173]   --->   Operation 32 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_t]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ gate_f]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ vec_tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010000]
store_ln0              (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
i_3                    (load             ) [ 000000]
specpipeline_ln0       (specpipeline     ) [ 000000]
icmp_ln56              (icmp             ) [ 011110]
add_ln56               (add              ) [ 000000]
br_ln56                (br               ) [ 000000]
i_10_cast              (zext             ) [ 011111]
C_t_addr               (getelementptr    ) [ 011000]
gate_f_addr            (getelementptr    ) [ 011000]
store_ln56             (store            ) [ 000000]
C_t_load               (load             ) [ 010111]
gate_f_load            (load             ) [ 010111]
speclooptripcount_ln56 (speclooptripcount) [ 000000]
specloopname_ln56      (specloopname     ) [ 000000]
mul_i                  (fmul             ) [ 000000]
vec_tmp_addr           (getelementptr    ) [ 000000]
store_ln57             (store            ) [ 000000]
br_ln56                (br               ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_t">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_t"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gate_f">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gate_f"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vec_tmp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_tmp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="i_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="C_t_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="8" slack="0"/>
<pin id="40" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_t_addr/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="7" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_t_load/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="gate_f_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="8" slack="0"/>
<pin id="53" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gate_f_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="7" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gate_f_load/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="vec_tmp_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="8" slack="4"/>
<pin id="66" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_tmp_addr/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln57_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="7" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/5 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_3_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln56_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln56_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_10_cast_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_10_cast/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln56_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="120" class="1005" name="icmp_ln56_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="3"/>
<pin id="122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_10_cast_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="4"/>
<pin id="126" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="i_10_cast "/>
</bind>
</comp>

<comp id="129" class="1005" name="C_t_addr_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="1"/>
<pin id="131" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_t_addr "/>
</bind>
</comp>

<comp id="134" class="1005" name="gate_f_addr_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="1"/>
<pin id="136" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="gate_f_addr "/>
</bind>
</comp>

<comp id="139" class="1005" name="C_t_load_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_t_load "/>
</bind>
</comp>

<comp id="144" class="1005" name="gate_f_load_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gate_f_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="22" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="22" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="75" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="80"><net_src comp="43" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="56" pin="3"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="87" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="87" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="112"><net_src comp="96" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="32" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="119"><net_src comp="113" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="123"><net_src comp="90" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="102" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="132"><net_src comp="36" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="137"><net_src comp="49" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="142"><net_src comp="43" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="147"><net_src comp="56" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="75" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vec_tmp | {5 }
 - Input state : 
	Port: infer_Pipeline_VITIS_LOOP_56_1 : C_t | {1 2 }
	Port: infer_Pipeline_VITIS_LOOP_56_1 : gate_f | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln56 : 2
		add_ln56 : 2
		br_ln56 : 3
		i_10_cast : 2
		C_t_addr : 3
		C_t_load : 4
		gate_f_addr : 3
		gate_f_load : 4
		store_ln56 : 3
	State 2
		mul_i : 1
	State 3
	State 4
	State 5
		store_ln57 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |   DSP   |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   fmul   |     grp_fu_75    |    3    |   143   |   140   |
|----------|------------------|---------|---------|---------|
|   icmp   |  icmp_ln56_fu_90 |    0    |    0    |    15   |
|----------|------------------|---------|---------|---------|
|    add   |  add_ln56_fu_96  |    0    |    0    |    15   |
|----------|------------------|---------|---------|---------|
|   zext   | i_10_cast_fu_102 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    3    |   143   |   170   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  C_t_addr_reg_129 |    7   |
|  C_t_load_reg_139 |   32   |
|gate_f_addr_reg_134|    7   |
|gate_f_load_reg_144|   32   |
| i_10_cast_reg_124 |   64   |
|     i_reg_113     |    8   |
| icmp_ln56_reg_120 |    1   |
+-------------------+--------+
|       Total       |   151  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_56 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_75    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_75    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   156  ||  1.956  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   143  |   170  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   151  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   294  |   206  |
+-----------+--------+--------+--------+--------+
