TimeQuest Timing Analyzer report for single_cycle
Mon Apr 02 16:47:27 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clock'
 13. Slow 1200mV 85C Model Hold: 'i_clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clock'
 22. Slow 1200mV 0C Model Hold: 'i_clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clock'
 30. Fast 1200mV 0C Model Hold: 'i_clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; single_cycle                                            ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.2%      ;
;     Processors 3-4         ;   1.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; i_clock    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 41.1 MHz ; 41.1 MHz        ; i_clock    ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+---------+-----------------+
; Clock   ; Slack   ; End Point TNS   ;
+---------+---------+-----------------+
; i_clock ; -23.330 ; -7271.904       ;
+---------+---------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; i_clock ; 0.358 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; i_clock ; -3.000 ; -661.603                       ;
+---------+--------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clock'                                                                                                                                                                                                  ;
+---------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                  ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -23.330 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.096     ; 24.232     ;
; -23.171 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.511     ; 23.658     ;
; -23.099 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.132     ; 23.965     ;
; -23.084 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.336      ; 24.418     ;
; -23.064 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.128     ; 23.934     ;
; -23.035 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.099     ; 23.934     ;
; -23.019 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.338      ; 24.355     ;
; -22.979 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.335      ; 24.312     ;
; -22.925 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.079     ; 23.844     ;
; -22.923 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.336      ; 24.257     ;
; -22.916 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.338      ; 24.252     ;
; -22.914 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.096     ; 23.816     ;
; -22.907 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.098     ; 23.807     ;
; -22.905 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.091     ; 23.812     ;
; -22.887 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.510     ; 23.375     ;
; -22.886 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.336      ; 24.220     ;
; -22.860 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.077     ; 23.781     ;
; -22.853 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.300      ; 24.151     ;
; -22.823 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.335      ; 24.156     ;
; -22.820 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.080     ; 23.738     ;
; -22.818 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.304      ; 24.120     ;
; -22.789 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.333      ; 24.120     ;
; -22.788 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.302      ; 24.088     ;
; -22.777 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.096     ; 23.679     ;
; -22.776 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.096     ; 23.678     ;
; -22.764 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.079     ; 23.683     ;
; -22.757 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.077     ; 23.678     ;
; -22.753 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.306      ; 24.057     ;
; -22.748 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.299      ; 24.045     ;
; -22.727 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.079     ; 23.646     ;
; -22.724 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.335      ; 24.057     ;
; -22.713 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.303      ; 24.014     ;
; -22.692 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.300      ; 23.990     ;
; -22.691 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.511     ; 23.178     ;
; -22.691 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.511     ; 23.178     ;
; -22.685 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.302      ; 23.985     ;
; -22.684 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.332      ; 24.014     ;
; -22.668 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.336      ; 24.002     ;
; -22.664 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.080     ; 23.582     ;
; -22.661 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.334      ; 23.993     ;
; -22.659 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.341      ; 23.998     ;
; -22.657 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:6:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.510     ; 23.145     ;
; -22.657 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.304      ; 23.959     ;
; -22.655 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.300      ; 23.953     ;
; -22.650 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.306      ; 23.954     ;
; -22.641 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.078     ; 23.561     ;
; -22.628 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.333      ; 23.959     ;
; -22.621 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.335      ; 23.954     ;
; -22.620 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.304      ; 23.922     ;
; -22.603 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.338      ; 23.939     ;
; -22.596 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.336      ; 23.930     ;
; -22.594 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.343      ; 23.935     ;
; -22.592 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.299      ; 23.889     ;
; -22.591 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.333      ; 23.922     ;
; -22.576 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.076     ; 23.498     ;
; -22.569 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.513     ; 23.054     ;
; -22.565 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:11:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.335      ; 23.898     ;
; -22.563 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.335      ; 23.896     ;
; -22.557 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.303      ; 23.858     ;
; -22.556 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.333      ; 23.887     ;
; -22.554 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.340      ; 23.892     ;
; -22.543 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:14:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.091     ; 23.450     ;
; -22.536 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.079     ; 23.455     ;
; -22.531 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.336      ; 23.865     ;
; -22.530 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.336      ; 23.864     ;
; -22.528 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.332      ; 23.858     ;
; -22.507 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.336      ; 23.841     ;
; -22.500 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.334      ; 23.832     ;
; -22.500 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.338      ; 23.836     ;
; -22.498 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.341      ; 23.837     ;
; -22.493 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.336      ; 23.827     ;
; -22.491 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.343      ; 23.832     ;
; -22.480 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.078     ; 23.400     ;
; -22.473 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.076     ; 23.395     ;
; -22.471 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:6:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.335      ; 23.804     ;
; -22.470 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.336      ; 23.804     ;
; -22.466 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.338      ; 23.802     ;
; -22.465 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.338      ; 23.801     ;
; -22.463 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.334      ; 23.795     ;
; -22.461 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.341      ; 23.800     ;
; -22.445 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.079     ; 23.364     ;
; -22.445 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.079     ; 23.364     ;
; -22.443 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.078     ; 23.363     ;
; -22.426 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.335      ; 23.759     ;
; -22.425 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.335      ; 23.758     ;
; -22.416 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:18:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.096     ; 23.318     ;
; -22.411 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:6:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.078     ; 23.331     ;
; -22.407 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.335      ; 23.740     ;
; -22.406 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:11:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.080     ; 23.324     ;
; -22.403 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.510     ; 22.891     ;
; -22.400 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.333      ; 23.731     ;
; -22.399 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:21:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.096     ; 23.301     ;
; -22.398 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.340      ; 23.736     ;
; -22.380 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.079     ; 23.299     ;
; -22.380 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.077     ; 23.301     ;
; -22.380 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.077     ; 23.301     ;
; -22.370 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.336      ; 23.704     ;
; -22.369 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.336      ; 23.703     ;
; -22.363 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.338      ; 23.699     ;
; -22.362 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.338      ; 23.698     ;
+---------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clock'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; s_mem_addr[0]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.435      ; 1.015      ;
; 0.390 ; s_mem_addr[6]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.435      ; 1.047      ;
; 0.393 ; s_mem_addr[0]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.429      ; 1.044      ;
; 0.402 ; s_mem_addr[0]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.445      ; 1.069      ;
; 0.452 ; s_mem_addr[5]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[11]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.080      ; 0.718      ;
; 0.601 ; s_mem_addr[6]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[13]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.080      ; 0.867      ;
; 0.649 ; s_mem_addr[8]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.435      ; 1.306      ;
; 0.659 ; s_mem_addr[8]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.440      ; 1.321      ;
; 0.662 ; s_mem_addr[2]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.451      ; 1.335      ;
; 0.663 ; s_mem_addr[7]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.424      ; 1.309      ;
; 0.675 ; s_mem_addr[2]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.446      ; 1.343      ;
; 0.681 ; s_mem_addr[1]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.441      ; 1.344      ;
; 0.692 ; s_mem_addr[6]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.445      ; 1.359      ;
; 0.697 ; s_mem_addr[5]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.445      ; 1.364      ;
; 0.703 ; s_mem_addr[9]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.430      ; 1.355      ;
; 0.704 ; s_mem_addr[6]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.429      ; 1.355      ;
; 0.709 ; s_mem_addr[1]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.451      ; 1.382      ;
; 0.712 ; s_mem_addr[3]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.446      ; 1.380      ;
; 0.725 ; s_mem_addr[1]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.446      ; 1.393      ;
; 0.773 ; s_mem_addr[0]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.440      ; 1.435      ;
; 0.878 ; s_mem_addr[3]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[7]                                                                     ; i_clock      ; i_clock     ; 0.000        ; 0.080      ; 1.144      ;
; 0.912 ; s_mem_addr[9]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.424      ; 1.558      ;
; 0.920 ; s_mem_addr[1]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[3]                                                                     ; i_clock      ; i_clock     ; 0.000        ; 0.086      ; 1.192      ;
; 0.926 ; s_mem_addr[4]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.440      ; 1.588      ;
; 0.961 ; s_mem_addr[9]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[19]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.069      ; 1.216      ;
; 0.965 ; register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:9:flip_flop|s_Q   ; mem:data_mem|ram_rtl_0_bypass[39]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.335     ; 0.816      ;
; 0.966 ; s_mem_addr[8]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.430      ; 1.618      ;
; 0.971 ; s_mem_addr[7]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.430      ; 1.623      ;
; 0.975 ; s_mem_addr[2]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[5]                                                                     ; i_clock      ; i_clock     ; 0.000        ; 0.080      ; 1.241      ;
; 0.978 ; s_mem_addr[7]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.440      ; 1.640      ;
; 0.985 ; mem:data_mem|ram_rtl_0_bypass[44]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:11:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.079      ; 1.250      ;
; 0.986 ; s_mem_addr[9]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.435      ; 1.643      ;
; 0.992 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:13:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.062      ; 1.240      ;
; 0.993 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:15:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.062      ; 1.241      ;
; 0.993 ; s_mem_addr[9]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.440      ; 1.655      ;
; 0.994 ; s_mem_addr[1]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.435      ; 1.651      ;
; 1.009 ; s_mem_addr[3]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.451      ; 1.682      ;
; 1.023 ; s_mem_addr[5]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.440      ; 1.685      ;
; 1.024 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:23:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:23:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.095      ; 1.305      ;
; 1.029 ; s_mem_addr[4]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.445      ; 1.696      ;
; 1.033 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:29:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:29:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.094      ; 1.313      ;
; 1.042 ; s_mem_addr[5]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.435      ; 1.699      ;
; 1.045 ; register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:21:flip_flop|s_Q  ; mem:data_mem|ram_rtl_0_bypass[63]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.365     ; 0.866      ;
; 1.051 ; s_mem_addr[3]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.441      ; 1.714      ;
; 1.052 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:13:flip_flop|s_Q ; mem:data_mem|ram_rtl_0_bypass[47]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.075      ; 1.313      ;
; 1.067 ; s_mem_addr[4]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.429      ; 1.718      ;
; 1.075 ; s_mem_addr[3]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.435      ; 1.732      ;
; 1.079 ; s_mem_addr[5]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.429      ; 1.730      ;
; 1.090 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q                            ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q                            ; i_clock      ; i_clock     ; 0.000        ; 0.079      ; 1.355      ;
; 1.102 ; s_mem_addr[7]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[15]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.075      ; 1.363      ;
; 1.110 ; mem:data_mem|ram_rtl_0_bypass[40]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:9:flip_flop|s_Q  ; i_clock      ; i_clock     ; 0.000        ; 0.079      ; 1.375      ;
; 1.115 ; s_mem_addr[4]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.435      ; 1.772      ;
; 1.143 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:31:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:31:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.079      ; 1.408      ;
; 1.146 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:9:flip_flop|s_Q  ; mem:data_mem|ram_rtl_0_bypass[39]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.077      ; 1.409      ;
; 1.157 ; register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:11:flip_flop|s_Q  ; mem:data_mem|ram_rtl_0_bypass[43]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.338     ; 1.005      ;
; 1.192 ; s_mem_addr[6]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.440      ; 1.854      ;
; 1.204 ; s_mem_addr[2]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.441      ; 1.867      ;
; 1.231 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.096      ; 1.513      ;
; 1.235 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:30:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:31:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.079      ; 1.500      ;
; 1.236 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q                            ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q                            ; i_clock      ; i_clock     ; 0.000        ; 0.511      ; 1.933      ;
; 1.246 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:30:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:30:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.079      ; 1.511      ;
; 1.268 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:12:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:12:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.095      ; 1.549      ;
; 1.278 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.096      ; 1.560      ;
; 1.285 ; register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:27:flip_flop|s_Q  ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_datain_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.027      ; 1.534      ;
; 1.292 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:14:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:14:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.096      ; 1.574      ;
; 1.301 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q                            ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q                            ; i_clock      ; i_clock     ; 0.000        ; 0.079      ; 1.566      ;
; 1.303 ; mem:data_mem|ram_rtl_0_bypass[65]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:22:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.081      ; 1.570      ;
; 1.307 ; mem:data_mem|ram_rtl_0_bypass[48]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.077      ; 1.570      ;
; 1.315 ; s_mem_addr[0]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[1]                                                                     ; i_clock      ; i_clock     ; 0.000        ; 0.080      ; 1.581      ;
; 1.318 ; mem:data_mem|ram_rtl_0_bypass[66]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:22:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.081      ; 1.585      ;
; 1.319 ; register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:13:flip_flop|s_Q  ; mem:data_mem|ram_rtl_0_bypass[47]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.343     ; 1.162      ;
; 1.323 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:17:flip_flop|s_Q ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_datain_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.034      ; 1.579      ;
; 1.339 ; mem:data_mem|ram_rtl_0_bypass[62]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.074      ; 1.599      ;
; 1.348 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.096      ; 1.630      ;
; 1.357 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:13:flip_flop|s_Q ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_datain_reg0      ; i_clock      ; i_clock     ; 0.000        ; 0.445      ; 2.024      ;
; 1.359 ; s_mem_addr[8]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.424      ; 2.005      ;
; 1.371 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:17:flip_flop|s_Q ; mem:data_mem|ram_rtl_0_bypass[55]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.335     ; 1.222      ;
; 1.373 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:19:flip_flop|s_Q ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_datain_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.034      ; 1.629      ;
; 1.376 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:11:flip_flop|s_Q ; mem:data_mem|ram_rtl_0_bypass[43]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.367     ; 1.195      ;
; 1.391 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:22:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:22:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; -0.336     ; 1.241      ;
; 1.393 ; mem:data_mem|ram_rtl_0_bypass[65]                                                                    ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:22:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.513      ; 2.092      ;
; 1.407 ; mem:data_mem|ram_rtl_0_bypass[25]                                                                    ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:2:flip_flop|s_Q   ; i_clock      ; i_clock     ; 0.000        ; 0.502      ; 2.095      ;
; 1.408 ; mem:data_mem|ram_rtl_0_bypass[66]                                                                    ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:22:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.513      ; 2.107      ;
; 1.419 ; register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:11:flip_flop|s_Q  ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_datain_reg0      ; i_clock      ; i_clock     ; 0.000        ; 0.032      ; 1.673      ;
; 1.419 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:29:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:31:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; -0.307     ; 1.298      ;
; 1.422 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:21:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.096      ; 1.704      ;
; 1.422 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.095      ; 1.703      ;
; 1.424 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:12:flip_flop|s_Q ; mem:data_mem|ram_rtl_0_bypass[45]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.367     ; 1.243      ;
; 1.430 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:29:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:30:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; -0.307     ; 1.309      ;
; 1.434 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:26:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.094      ; 1.714      ;
; 1.442 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:16:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.101      ; 1.729      ;
; 1.444 ; mem:data_mem|ram_rtl_0_bypass[35]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 0.000        ; 0.060      ; 1.690      ;
; 1.452 ; mem:data_mem|ram_rtl_0_bypass[77]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:28:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.053      ; 1.691      ;
; 1.458 ; register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:6:flip_flop|s_Q   ; mem:data_mem|ram_rtl_0_bypass[33]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.062      ; 1.706      ;
; 1.463 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q                            ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q                            ; i_clock      ; i_clock     ; 0.000        ; 0.079      ; 1.728      ;
; 1.466 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.095      ; 1.747      ;
; 1.469 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:20:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.075      ; 1.730      ;
; 1.480 ; mem:data_mem|ram_rtl_0_bypass[44]                                                                    ; register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:11:flip_flop|s_Q  ; i_clock      ; i_clock     ; 0.000        ; 0.518      ; 2.184      ;
; 1.486 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.095      ; 1.767      ;
; 1.495 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:21:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:21:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.096      ; 1.777      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 44.45 MHz ; 44.45 MHz       ; i_clock    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+---------+----------------+
; Clock   ; Slack   ; End Point TNS  ;
+---------+---------+----------------+
; i_clock ; -21.495 ; -6678.790      ;
+---------+---------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; i_clock ; 0.354 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; i_clock ; -3.000 ; -660.899                      ;
+---------+--------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clock'                                                                                                                                                                                                   ;
+---------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                  ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -21.495 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.086     ; 22.408     ;
; -21.339 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.465     ; 21.873     ;
; -21.277 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.309      ; 22.585     ;
; -21.268 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.121     ; 22.146     ;
; -21.247 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.118     ; 22.128     ;
; -21.245 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.311      ; 22.555     ;
; -21.209 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.089     ; 22.119     ;
; -21.200 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.309      ; 22.508     ;
; -21.147 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.311      ; 22.457     ;
; -21.140 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.309      ; 22.448     ;
; -21.121 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.070     ; 22.050     ;
; -21.113 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.309      ; 22.421     ;
; -21.089 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.068     ; 22.020     ;
; -21.088 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.087     ; 22.000     ;
; -21.085 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.079     ; 22.005     ;
; -21.080 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.086     ; 21.993     ;
; -21.066 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.465     ; 21.600     ;
; -21.066 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.309      ; 22.374     ;
; -21.050 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.274      ; 22.323     ;
; -21.044 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.070     ; 21.973     ;
; -21.029 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.277      ; 22.305     ;
; -21.018 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.276      ; 22.293     ;
; -20.997 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.279      ; 22.275     ;
; -20.991 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.306      ; 22.296     ;
; -20.991 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.068     ; 21.922     ;
; -20.984 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.070     ; 21.913     ;
; -20.974 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.087     ; 21.886     ;
; -20.974 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.087     ; 21.886     ;
; -20.973 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.274      ; 22.246     ;
; -20.959 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.308      ; 22.266     ;
; -20.957 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.070     ; 21.886     ;
; -20.952 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.277      ; 22.228     ;
; -20.920 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.276      ; 22.195     ;
; -20.914 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.306      ; 22.219     ;
; -20.913 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.274      ; 22.186     ;
; -20.910 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.070     ; 21.839     ;
; -20.899 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.279      ; 22.177     ;
; -20.892 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.277      ; 22.168     ;
; -20.886 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.274      ; 22.159     ;
; -20.872 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.465     ; 21.406     ;
; -20.871 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.465     ; 21.405     ;
; -20.870 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.308      ; 22.177     ;
; -20.867 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.316      ; 22.182     ;
; -20.865 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.277      ; 22.141     ;
; -20.862 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.309      ; 22.170     ;
; -20.861 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.308      ; 22.168     ;
; -20.854 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.306      ; 22.159     ;
; -20.850 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:6:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.465     ; 21.384     ;
; -20.848 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.070     ; 21.777     ;
; -20.839 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.274      ; 22.112     ;
; -20.838 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.310      ; 22.147     ;
; -20.835 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.318      ; 22.152     ;
; -20.830 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.311      ; 22.140     ;
; -20.827 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.306      ; 22.132     ;
; -20.818 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.277      ; 22.094     ;
; -20.816 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.068     ; 21.747     ;
; -20.793 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.308      ; 22.100     ;
; -20.790 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.316      ; 22.105     ;
; -20.788 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:11:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.309      ; 22.096     ;
; -20.785 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.309      ; 22.093     ;
; -20.780 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.306      ; 22.085     ;
; -20.771 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.070     ; 21.700     ;
; -20.756 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.308      ; 22.063     ;
; -20.756 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.308      ; 22.063     ;
; -20.753 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:14:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.079     ; 21.673     ;
; -20.740 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.310      ; 22.049     ;
; -20.737 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.318      ; 22.054     ;
; -20.733 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.308      ; 22.040     ;
; -20.732 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.311      ; 22.042     ;
; -20.730 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.316      ; 22.045     ;
; -20.729 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.467     ; 21.261     ;
; -20.725 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.309      ; 22.033     ;
; -20.724 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.310      ; 22.033     ;
; -20.724 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.310      ; 22.033     ;
; -20.718 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.068     ; 21.649     ;
; -20.711 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.070     ; 21.640     ;
; -20.706 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.308      ; 22.013     ;
; -20.703 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.316      ; 22.018     ;
; -20.698 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.309      ; 22.006     ;
; -20.690 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:6:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.309      ; 21.998     ;
; -20.684 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.070     ; 21.613     ;
; -20.679 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.308      ; 21.986     ;
; -20.679 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.308      ; 21.986     ;
; -20.659 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.308      ; 21.966     ;
; -20.656 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.316      ; 21.971     ;
; -20.654 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.070     ; 21.583     ;
; -20.653 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.070     ; 21.582     ;
; -20.651 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.309      ; 21.959     ;
; -20.641 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:18:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.087     ; 21.553     ;
; -20.637 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.070     ; 21.566     ;
; -20.632 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:11:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.070     ; 21.561     ;
; -20.632 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:6:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.070     ; 21.561     ;
; -20.626 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.310      ; 21.935     ;
; -20.626 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.310      ; 21.935     ;
; -20.624 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:21:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.086     ; 21.537     ;
; -20.622 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.068     ; 21.553     ;
; -20.621 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.068     ; 21.552     ;
; -20.619 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.308      ; 21.926     ;
; -20.619 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.308      ; 21.926     ;
; -20.600 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:6:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.068     ; 21.531     ;
+---------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clock'                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; s_mem_addr[0]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.388      ; 0.943      ;
; 0.385 ; s_mem_addr[6]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.388      ; 0.974      ;
; 0.387 ; s_mem_addr[0]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.383      ; 0.971      ;
; 0.399 ; s_mem_addr[0]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.399      ; 0.999      ;
; 0.418 ; s_mem_addr[5]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[11]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.071      ; 0.660      ;
; 0.558 ; s_mem_addr[6]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[13]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.071      ; 0.800      ;
; 0.608 ; s_mem_addr[8]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.389      ; 1.198      ;
; 0.633 ; s_mem_addr[8]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.394      ; 1.228      ;
; 0.642 ; s_mem_addr[2]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.404      ; 1.247      ;
; 0.642 ; s_mem_addr[7]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.378      ; 1.221      ;
; 0.649 ; s_mem_addr[2]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.399      ; 1.249      ;
; 0.653 ; s_mem_addr[1]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.393      ; 1.247      ;
; 0.662 ; s_mem_addr[6]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.399      ; 1.262      ;
; 0.668 ; s_mem_addr[5]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.399      ; 1.268      ;
; 0.673 ; s_mem_addr[6]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.383      ; 1.257      ;
; 0.675 ; s_mem_addr[9]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.383      ; 1.259      ;
; 0.678 ; s_mem_addr[1]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.404      ; 1.283      ;
; 0.683 ; s_mem_addr[3]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.399      ; 1.283      ;
; 0.696 ; s_mem_addr[1]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.399      ; 1.296      ;
; 0.740 ; s_mem_addr[0]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.394      ; 1.335      ;
; 0.792 ; s_mem_addr[3]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[7]                                                                     ; i_clock      ; i_clock     ; 0.000        ; 0.071      ; 1.034      ;
; 0.843 ; s_mem_addr[1]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[3]                                                                     ; i_clock      ; i_clock     ; 0.000        ; 0.076      ; 1.090      ;
; 0.848 ; s_mem_addr[9]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.378      ; 1.427      ;
; 0.852 ; s_mem_addr[4]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.394      ; 1.447      ;
; 0.884 ; register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:9:flip_flop|s_Q   ; mem:data_mem|ram_rtl_0_bypass[39]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.308     ; 0.747      ;
; 0.887 ; s_mem_addr[9]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[19]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.061      ; 1.119      ;
; 0.889 ; s_mem_addr[8]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.383      ; 1.473      ;
; 0.895 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:15:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.051      ; 1.117      ;
; 0.895 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:13:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.051      ; 1.117      ;
; 0.899 ; mem:data_mem|ram_rtl_0_bypass[44]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:11:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.071      ; 1.141      ;
; 0.903 ; s_mem_addr[2]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[5]                                                                     ; i_clock      ; i_clock     ; 0.000        ; 0.071      ; 1.145      ;
; 0.920 ; s_mem_addr[7]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.383      ; 1.504      ;
; 0.925 ; s_mem_addr[7]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.394      ; 1.520      ;
; 0.925 ; s_mem_addr[1]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.388      ; 1.514      ;
; 0.934 ; s_mem_addr[9]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.389      ; 1.524      ;
; 0.939 ; s_mem_addr[3]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.404      ; 1.544      ;
; 0.940 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:23:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:23:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.086      ; 1.197      ;
; 0.940 ; s_mem_addr[9]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.394      ; 1.535      ;
; 0.942 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:29:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:29:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.084      ; 1.197      ;
; 0.955 ; register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:21:flip_flop|s_Q  ; mem:data_mem|ram_rtl_0_bypass[63]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.337     ; 0.789      ;
; 0.958 ; s_mem_addr[5]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.394      ; 1.553      ;
; 0.961 ; s_mem_addr[4]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.399      ; 1.561      ;
; 0.979 ; s_mem_addr[5]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.388      ; 1.568      ;
; 0.982 ; s_mem_addr[3]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.393      ; 1.576      ;
; 0.984 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:13:flip_flop|s_Q ; mem:data_mem|ram_rtl_0_bypass[47]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.067      ; 1.222      ;
; 0.998 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q                            ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q                            ; i_clock      ; i_clock     ; 0.000        ; 0.070      ; 1.239      ;
; 1.001 ; s_mem_addr[4]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.383      ; 1.585      ;
; 1.008 ; s_mem_addr[3]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.388      ; 1.597      ;
; 1.010 ; mem:data_mem|ram_rtl_0_bypass[40]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:9:flip_flop|s_Q  ; i_clock      ; i_clock     ; 0.000        ; 0.071      ; 1.252      ;
; 1.014 ; s_mem_addr[5]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.383      ; 1.598      ;
; 1.029 ; s_mem_addr[7]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[15]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.066      ; 1.266      ;
; 1.038 ; register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:11:flip_flop|s_Q  ; mem:data_mem|ram_rtl_0_bypass[43]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.310     ; 0.899      ;
; 1.042 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:31:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:31:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.070      ; 1.283      ;
; 1.048 ; s_mem_addr[4]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.388      ; 1.637      ;
; 1.050 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:9:flip_flop|s_Q  ; mem:data_mem|ram_rtl_0_bypass[39]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.068      ; 1.289      ;
; 1.094 ; s_mem_addr[6]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.394      ; 1.689      ;
; 1.107 ; s_mem_addr[2]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.393      ; 1.701      ;
; 1.110 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q                            ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q                            ; i_clock      ; i_clock     ; 0.000        ; 0.465      ; 1.746      ;
; 1.128 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.086      ; 1.385      ;
; 1.131 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:30:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:31:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.070      ; 1.372      ;
; 1.140 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:30:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:30:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.070      ; 1.381      ;
; 1.153 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:12:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:12:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.084      ; 1.408      ;
; 1.154 ; mem:data_mem|ram_rtl_0_bypass[65]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:22:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.072      ; 1.397      ;
; 1.165 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:14:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:14:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.086      ; 1.422      ;
; 1.167 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.085      ; 1.423      ;
; 1.167 ; register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:27:flip_flop|s_Q  ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_datain_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.016      ; 1.384      ;
; 1.169 ; mem:data_mem|ram_rtl_0_bypass[48]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.068      ; 1.408      ;
; 1.175 ; register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:13:flip_flop|s_Q  ; mem:data_mem|ram_rtl_0_bypass[47]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.312     ; 1.034      ;
; 1.178 ; mem:data_mem|ram_rtl_0_bypass[66]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:22:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.072      ; 1.421      ;
; 1.182 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q                            ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q                            ; i_clock      ; i_clock     ; 0.000        ; 0.070      ; 1.423      ;
; 1.198 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:17:flip_flop|s_Q ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_datain_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.023      ; 1.422      ;
; 1.210 ; s_mem_addr[0]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[1]                                                                     ; i_clock      ; i_clock     ; 0.000        ; 0.071      ; 1.452      ;
; 1.223 ; mem:data_mem|ram_rtl_0_bypass[65]                                                                    ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:22:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.466      ; 1.860      ;
; 1.234 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.086      ; 1.491      ;
; 1.236 ; mem:data_mem|ram_rtl_0_bypass[62]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.065      ; 1.472      ;
; 1.247 ; mem:data_mem|ram_rtl_0_bypass[66]                                                                    ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:22:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.466      ; 1.884      ;
; 1.248 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:17:flip_flop|s_Q ; mem:data_mem|ram_rtl_0_bypass[55]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.307     ; 1.112      ;
; 1.249 ; mem:data_mem|ram_rtl_0_bypass[25]                                                                    ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:2:flip_flop|s_Q   ; i_clock      ; i_clock     ; 0.000        ; 0.453      ; 1.873      ;
; 1.253 ; s_mem_addr[8]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.378      ; 1.832      ;
; 1.262 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:13:flip_flop|s_Q ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_datain_reg0      ; i_clock      ; i_clock     ; 0.000        ; 0.397      ; 1.860      ;
; 1.265 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:11:flip_flop|s_Q ; mem:data_mem|ram_rtl_0_bypass[43]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.338     ; 1.098      ;
; 1.266 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:22:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:22:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; -0.309     ; 1.128      ;
; 1.274 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:26:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.083      ; 1.528      ;
; 1.282 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:16:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.092      ; 1.545      ;
; 1.289 ; register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:11:flip_flop|s_Q  ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_datain_reg0      ; i_clock      ; i_clock     ; 0.000        ; 0.020      ; 1.510      ;
; 1.290 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:29:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:31:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; -0.280     ; 1.181      ;
; 1.291 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:19:flip_flop|s_Q ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_datain_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.023      ; 1.515      ;
; 1.295 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:21:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.086      ; 1.552      ;
; 1.298 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.086      ; 1.555      ;
; 1.301 ; mem:data_mem|ram_rtl_0_bypass[35]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 0.000        ; 0.052      ; 1.524      ;
; 1.302 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:29:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:30:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; -0.280     ; 1.193      ;
; 1.305 ; mem:data_mem|ram_rtl_0_bypass[77]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:28:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.044      ; 1.520      ;
; 1.306 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:20:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.066      ; 1.543      ;
; 1.311 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:12:flip_flop|s_Q ; mem:data_mem|ram_rtl_0_bypass[45]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.338     ; 1.144      ;
; 1.329 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q                            ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q                            ; i_clock      ; i_clock     ; 0.000        ; 0.070      ; 1.570      ;
; 1.331 ; mem:data_mem|ram_rtl_0_bypass[44]                                                                    ; register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:11:flip_flop|s_Q  ; i_clock      ; i_clock     ; 0.000        ; 0.473      ; 1.975      ;
; 1.338 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:25:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.036      ; 1.545      ;
; 1.341 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.084      ; 1.596      ;
; 1.342 ; s_mem_addr[4]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[9]                                                                     ; i_clock      ; i_clock     ; 0.000        ; 0.071      ; 1.584      ;
; 1.345 ; register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:6:flip_flop|s_Q   ; mem:data_mem|ram_rtl_0_bypass[33]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.051      ; 1.567      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+---------+----------------+
; Clock   ; Slack   ; End Point TNS  ;
+---------+---------+----------------+
; i_clock ; -10.847 ; -3381.647      ;
+---------+---------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; i_clock ; 0.152 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; i_clock ; -3.000 ; -533.879                      ;
+---------+--------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clock'                                                                                                                                                                                                   ;
+---------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                  ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.847 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.047     ; 11.787     ;
; -10.765 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.072     ; 11.680     ;
; -10.760 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.244     ; 11.503     ;
; -10.742 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.157      ; 11.886     ;
; -10.741 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.067     ; 11.661     ;
; -10.732 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.055     ; 11.664     ;
; -10.687 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.160      ; 11.834     ;
; -10.675 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.157      ; 11.819     ;
; -10.674 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.050     ; 11.611     ;
; -10.672 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.044     ; 11.615     ;
; -10.664 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.047     ; 11.604     ;
; -10.661 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.156      ; 11.804     ;
; -10.660 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.132      ; 11.779     ;
; -10.659 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.157      ; 11.803     ;
; -10.655 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.040     ; 11.602     ;
; -10.636 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.137      ; 11.760     ;
; -10.631 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.243     ; 11.375     ;
; -10.631 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.160      ; 11.778     ;
; -10.627 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.149      ; 11.763     ;
; -10.608 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.049     ; 11.546     ;
; -10.606 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.049     ; 11.544     ;
; -10.605 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.135      ; 11.727     ;
; -10.600 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.037     ; 11.550     ;
; -10.593 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.132      ; 11.712     ;
; -10.588 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.040     ; 11.535     ;
; -10.586 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.156      ; 11.729     ;
; -10.581 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.140      ; 11.708     ;
; -10.579 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.131      ; 11.697     ;
; -10.577 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.132      ; 11.696     ;
; -10.574 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.041     ; 11.520     ;
; -10.572 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.040     ; 11.519     ;
; -10.572 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.152      ; 11.711     ;
; -10.569 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.137      ; 11.693     ;
; -10.569 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.154      ; 11.710     ;
; -10.567 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.160      ; 11.714     ;
; -10.560 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.149      ; 11.696     ;
; -10.559 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.157      ; 11.703     ;
; -10.555 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.136      ; 11.678     ;
; -10.553 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.137      ; 11.677     ;
; -10.549 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.135      ; 11.671     ;
; -10.546 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.148      ; 11.681     ;
; -10.544 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.149      ; 11.680     ;
; -10.544 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.037     ; 11.494     ;
; -10.536 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.244     ; 11.279     ;
; -10.535 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.244     ; 11.278     ;
; -10.530 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:6:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.243     ; 11.274     ;
; -10.526 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.039     ; 11.474     ;
; -10.525 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.140      ; 11.652     ;
; -10.516 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.152      ; 11.655     ;
; -10.514 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.157      ; 11.658     ;
; -10.512 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.163      ; 11.662     ;
; -10.504 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.160      ; 11.651     ;
; -10.504 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.131      ; 11.622     ;
; -10.503 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.155      ; 11.645     ;
; -10.502 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.154      ; 11.643     ;
; -10.501 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:14:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.044     ; 11.444     ;
; -10.501 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.155      ; 11.643     ;
; -10.500 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.160      ; 11.647     ;
; -10.499 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.041     ; 11.445     ;
; -10.492 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.157      ; 11.636     ;
; -10.488 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.153      ; 11.628     ;
; -10.486 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.154      ; 11.627     ;
; -10.486 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.159      ; 11.632     ;
; -10.484 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.160      ; 11.631     ;
; -10.480 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.136      ; 11.603     ;
; -10.478 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.156      ; 11.621     ;
; -10.476 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.157      ; 11.620     ;
; -10.471 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.036     ; 11.422     ;
; -10.471 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.148      ; 11.606     ;
; -10.459 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.039     ; 11.407     ;
; -10.458 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.157      ; 11.602     ;
; -10.456 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.163      ; 11.606     ;
; -10.455 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:6:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.156      ; 11.598     ;
; -10.454 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.246     ; 11.195     ;
; -10.448 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.158      ; 11.593     ;
; -10.448 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.160      ; 11.595     ;
; -10.446 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.158      ; 11.591     ;
; -10.445 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.040     ; 11.392     ;
; -10.443 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.039     ; 11.391     ;
; -10.436 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:18:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.049     ; 11.374     ;
; -10.436 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.155      ; 11.578     ;
; -10.434 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.155      ; 11.576     ;
; -10.431 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.040     ; 11.378     ;
; -10.430 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.040     ; 11.377     ;
; -10.425 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:6:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.039     ; 11.373     ;
; -10.422 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.154      ; 11.563     ;
; -10.420 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:21:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.047     ; 11.360     ;
; -10.420 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.155      ; 11.562     ;
; -10.420 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.154      ; 11.561     ;
; -10.418 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:4:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.155      ; 11.560     ;
; -10.415 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.036     ; 11.366     ;
; -10.413 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:11:flip_flop|s_Q ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; 0.156      ; 11.556     ;
; -10.413 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.153      ; 11.553     ;
; -10.411 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.159      ; 11.557     ;
; -10.403 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:7:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.156      ; 11.546     ;
; -10.396 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:14:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.160      ; 11.543     ;
; -10.392 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.158      ; 11.537     ;
; -10.390 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:24:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; 0.158      ; 11.535     ;
; -10.388 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:10:flip_flop|s_Q ; i_clock      ; i_clock     ; 1.000        ; -0.243     ; 11.132     ;
; -10.376 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q  ; i_clock      ; i_clock     ; 1.000        ; -0.037     ; 11.326     ;
+---------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clock'                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.152 ; s_mem_addr[0]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.223      ; 0.479      ;
; 0.163 ; s_mem_addr[0]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.217      ; 0.484      ;
; 0.165 ; s_mem_addr[6]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.223      ; 0.492      ;
; 0.166 ; s_mem_addr[0]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.232      ; 0.502      ;
; 0.202 ; s_mem_addr[5]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[11]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.040      ; 0.326      ;
; 0.262 ; s_mem_addr[6]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[13]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.040      ; 0.386      ;
; 0.278 ; s_mem_addr[8]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.224      ; 0.606      ;
; 0.297 ; s_mem_addr[8]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.228      ; 0.629      ;
; 0.300 ; s_mem_addr[2]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.238      ; 0.642      ;
; 0.301 ; s_mem_addr[1]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.229      ; 0.634      ;
; 0.306 ; s_mem_addr[2]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.234      ; 0.644      ;
; 0.309 ; s_mem_addr[7]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.213      ; 0.626      ;
; 0.313 ; s_mem_addr[6]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.232      ; 0.649      ;
; 0.314 ; s_mem_addr[5]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.232      ; 0.650      ;
; 0.315 ; s_mem_addr[1]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.238      ; 0.657      ;
; 0.315 ; s_mem_addr[3]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.234      ; 0.653      ;
; 0.319 ; s_mem_addr[9]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.219      ; 0.642      ;
; 0.322 ; s_mem_addr[6]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.217      ; 0.643      ;
; 0.324 ; s_mem_addr[1]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.234      ; 0.662      ;
; 0.358 ; s_mem_addr[0]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.228      ; 0.690      ;
; 0.384 ; s_mem_addr[3]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[7]                                                                     ; i_clock      ; i_clock     ; 0.000        ; 0.040      ; 0.508      ;
; 0.411 ; s_mem_addr[4]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.228      ; 0.743      ;
; 0.413 ; s_mem_addr[1]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[3]                                                                     ; i_clock      ; i_clock     ; 0.000        ; 0.046      ; 0.543      ;
; 0.420 ; s_mem_addr[9]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.213      ; 0.737      ;
; 0.425 ; s_mem_addr[2]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[5]                                                                     ; i_clock      ; i_clock     ; 0.000        ; 0.040      ; 0.549      ;
; 0.427 ; s_mem_addr[8]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.219      ; 0.750      ;
; 0.442 ; register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:9:flip_flop|s_Q   ; mem:data_mem|ram_rtl_0_bypass[39]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.155     ; 0.371      ;
; 0.444 ; s_mem_addr[9]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[19]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.030      ; 0.558      ;
; 0.445 ; mem:data_mem|ram_rtl_0_bypass[44]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:11:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.041      ; 0.570      ;
; 0.449 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:13:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.032      ; 0.565      ;
; 0.449 ; s_mem_addr[1]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.223      ; 0.776      ;
; 0.450 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:15:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:15:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.032      ; 0.566      ;
; 0.454 ; s_mem_addr[7]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.219      ; 0.777      ;
; 0.458 ; s_mem_addr[3]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.238      ; 0.800      ;
; 0.458 ; s_mem_addr[9]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.224      ; 0.786      ;
; 0.461 ; s_mem_addr[7]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.228      ; 0.793      ;
; 0.465 ; s_mem_addr[9]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.228      ; 0.797      ;
; 0.466 ; register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:21:flip_flop|s_Q  ; mem:data_mem|ram_rtl_0_bypass[63]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.165     ; 0.385      ;
; 0.469 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:23:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:23:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.048      ; 0.601      ;
; 0.472 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:29:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:29:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.047      ; 0.603      ;
; 0.473 ; s_mem_addr[4]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.232      ; 0.809      ;
; 0.474 ; s_mem_addr[5]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.228      ; 0.806      ;
; 0.477 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:13:flip_flop|s_Q ; mem:data_mem|ram_rtl_0_bypass[47]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.038      ; 0.599      ;
; 0.482 ; s_mem_addr[3]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.229      ; 0.815      ;
; 0.491 ; s_mem_addr[5]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.223      ; 0.818      ;
; 0.495 ; s_mem_addr[7]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[15]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.036      ; 0.615      ;
; 0.497 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q                            ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:9:flip_flop|s_Q                            ; i_clock      ; i_clock     ; 0.000        ; 0.039      ; 0.620      ;
; 0.501 ; s_mem_addr[3]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.223      ; 0.828      ;
; 0.502 ; mem:data_mem|ram_rtl_0_bypass[40]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:9:flip_flop|s_Q  ; i_clock      ; i_clock     ; 0.000        ; 0.041      ; 0.627      ;
; 0.508 ; s_mem_addr[4]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.217      ; 0.829      ;
; 0.513 ; s_mem_addr[5]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.217      ; 0.834      ;
; 0.514 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:9:flip_flop|s_Q  ; mem:data_mem|ram_rtl_0_bypass[39]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.038      ; 0.636      ;
; 0.522 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:31:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:31:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.039      ; 0.645      ;
; 0.524 ; s_mem_addr[4]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.223      ; 0.851      ;
; 0.530 ; register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:11:flip_flop|s_Q  ; mem:data_mem|ram_rtl_0_bypass[43]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.156     ; 0.458      ;
; 0.554 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:2:flip_flop|s_Q                            ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:3:flip_flop|s_Q                            ; i_clock      ; i_clock     ; 0.000        ; 0.244      ; 0.882      ;
; 0.555 ; s_mem_addr[6]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.228      ; 0.887      ;
; 0.559 ; s_mem_addr[2]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_address_reg0    ; i_clock      ; i_clock     ; 0.000        ; 0.229      ; 0.892      ;
; 0.569 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:30:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:31:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.039      ; 0.692      ;
; 0.572 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.047      ; 0.703      ;
; 0.576 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:30:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:30:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.039      ; 0.699      ;
; 0.576 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:12:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:12:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.047      ; 0.707      ;
; 0.584 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q                            ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:8:flip_flop|s_Q                            ; i_clock      ; i_clock     ; 0.000        ; 0.039      ; 0.707      ;
; 0.587 ; register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:27:flip_flop|s_Q  ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a26~porta_datain_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.032      ; 0.723      ;
; 0.592 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.048      ; 0.724      ;
; 0.595 ; mem:data_mem|ram_rtl_0_bypass[48]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:13:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.037      ; 0.716      ;
; 0.599 ; mem:data_mem|ram_rtl_0_bypass[65]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:22:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.042      ; 0.725      ;
; 0.602 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:13:flip_flop|s_Q ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_datain_reg0      ; i_clock      ; i_clock     ; 0.000        ; 0.228      ; 0.934      ;
; 0.605 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:14:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:14:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.048      ; 0.737      ;
; 0.605 ; mem:data_mem|ram_rtl_0_bypass[66]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:22:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.042      ; 0.731      ;
; 0.606 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:17:flip_flop|s_Q ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_datain_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.035      ; 0.745      ;
; 0.606 ; register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:13:flip_flop|s_Q  ; mem:data_mem|ram_rtl_0_bypass[47]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.158     ; 0.532      ;
; 0.610 ; mem:data_mem|ram_rtl_0_bypass[62]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:20:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.035      ; 0.729      ;
; 0.615 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.048      ; 0.747      ;
; 0.619 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:17:flip_flop|s_Q ; mem:data_mem|ram_rtl_0_bypass[55]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.155     ; 0.548      ;
; 0.620 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:11:flip_flop|s_Q ; mem:data_mem|ram_rtl_0_bypass[43]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.167     ; 0.537      ;
; 0.621 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:19:flip_flop|s_Q ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_datain_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.035      ; 0.760      ;
; 0.622 ; s_mem_addr[0]                                                                                        ; mem:data_mem|ram_rtl_0_bypass[1]                                                                     ; i_clock      ; i_clock     ; 0.000        ; 0.040      ; 0.746      ;
; 0.635 ; mem:data_mem|ram_rtl_0_bypass[65]                                                                    ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:22:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.246      ; 0.965      ;
; 0.636 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:22:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:22:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; -0.155     ; 0.565      ;
; 0.641 ; s_mem_addr[8]                                                                                        ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a0~porta_address_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.213      ; 0.958      ;
; 0.641 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:12:flip_flop|s_Q ; mem:data_mem|ram_rtl_0_bypass[45]                                                                    ; i_clock      ; i_clock     ; 0.000        ; -0.167     ; 0.558      ;
; 0.641 ; mem:data_mem|ram_rtl_0_bypass[66]                                                                    ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:22:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.246      ; 0.971      ;
; 0.642 ; register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:11:flip_flop|s_Q  ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a8~porta_datain_reg0      ; i_clock      ; i_clock     ; 0.000        ; 0.034      ; 0.780      ;
; 0.647 ; mem:data_mem|ram_rtl_0_bypass[25]                                                                    ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:2:flip_flop|s_Q   ; i_clock      ; i_clock     ; 0.000        ; 0.230      ; 0.961      ;
; 0.648 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:17:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.048      ; 0.780      ;
; 0.650 ; mem:data_mem|ram_rtl_0_bypass[44]                                                                    ; register_file:rf|register_nbit:\generate_registers:4:register_32bit|dff_MS:\GENFOR:11:flip_flop|s_Q  ; i_clock      ; i_clock     ; 0.000        ; 0.252      ; 0.986      ;
; 0.652 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:29:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:31:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; -0.143     ; 0.593      ;
; 0.653 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:20:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:21:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.047      ; 0.784      ;
; 0.654 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:26:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:26:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.050      ; 0.788      ;
; 0.655 ; register_file:rf|register_nbit:\generate_registers:8:register_32bit|dff_MS:\GENFOR:6:flip_flop|s_Q   ; mem:data_mem|ram_rtl_0_bypass[33]                                                                    ; i_clock      ; i_clock     ; 0.000        ; 0.033      ; 0.772      ;
; 0.659 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:29:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:30:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; -0.143     ; 0.600      ;
; 0.660 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:16:flip_flop|s_Q  ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:16:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.056      ; 0.800      ;
; 0.670 ; register_file:rf|register_nbit:\generate_registers:12:register_32bit|dff_MS:\GENFOR:22:flip_flop|s_Q ; mem:data_mem|altsyncram:ram_rtl_0|altsyncram_jge1:auto_generated|ram_block1a17~porta_datain_reg0     ; i_clock      ; i_clock     ; 0.000        ; 0.034      ; 0.808      ;
; 0.671 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:13:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.047      ; 0.802      ;
; 0.674 ; mem:data_mem|ram_rtl_0_bypass[35]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:7:flip_flop|s_Q  ; i_clock      ; i_clock     ; 0.000        ; 0.021      ; 0.779      ;
; 0.677 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:25:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.048      ; 0.809      ;
; 0.683 ; register_file:rf|register_nbit:\generate_registers:6:register_32bit|dff_MS:\GENFOR:5:flip_flop|s_Q   ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:5:flip_flop|s_Q                            ; i_clock      ; i_clock     ; 0.000        ; -0.154     ; 0.613      ;
; 0.684 ; mem:data_mem|ram_rtl_0_bypass[77]                                                                    ; register_file:rf|register_nbit:\generate_registers:14:register_32bit|dff_MS:\GENFOR:28:flip_flop|s_Q ; i_clock      ; i_clock     ; 0.000        ; 0.014      ; 0.782      ;
; 0.684 ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:21:flip_flop|s_Q                           ; fetch_logic:fetch_instruc|register_nbit:pc|dff_MS:\GENFOR:21:flip_flop|s_Q                           ; i_clock      ; i_clock     ; 0.000        ; 0.047      ; 0.815      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -23.330   ; 0.152 ; N/A      ; N/A     ; -3.000              ;
;  i_clock         ; -23.330   ; 0.152 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -7271.904 ; 0.0   ; 0.0      ; 0.0     ; -661.603            ;
;  i_clock         ; -7271.904 ; 0.000 ; N/A      ; N/A     ; -661.603            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_CF          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OVF         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_ZF          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_JAL_OVF     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[18]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[19]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[20]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[21]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[22]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[23]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[24]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[25]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[26]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[27]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[28]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[29]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[30]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC[31]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clock                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_reset                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_CF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_OVF         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_ZF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_JAL_OVF     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_PC[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_PC[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_CF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_OVF         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_ZF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_JAL_OVF     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_PC[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_CF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_OVF         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_ZF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_JAL_OVF     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_PC[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_PC[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; i_clock    ; i_clock  ; 107784100 ; 0        ; 0        ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; i_clock    ; i_clock  ; 107784100 ; 0        ; 0        ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 384   ; 384  ;
; Unconstrained Output Ports      ; 36    ; 36   ;
; Unconstrained Output Port Paths ; 1148  ; 1148 ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; i_clock ; i_clock ; Base ; Constrained ;
+---------+---------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_CF        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_JAL_OVF   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OVF       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[16]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[18]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[19]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[20]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[21]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[22]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[23]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[24]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[25]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[26]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[27]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[28]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[29]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[30]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[31]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_ZF        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_CF        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_JAL_OVF   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OVF       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[16]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[18]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[19]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[20]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[21]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[22]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[23]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[24]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[25]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[26]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[27]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[28]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[29]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[30]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC[31]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_ZF        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Mon Apr 02 16:47:22 2018
Info: Command: quartus_sta single_cycle -c single_cycle
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'single_cycle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clock i_clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -23.330
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -23.330           -7271.904 i_clock 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 i_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -661.603 i_clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -21.495
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -21.495           -6678.790 i_clock 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 i_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -660.899 i_clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.847
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.847           -3381.647 i_clock 
Info (332146): Worst-case hold slack is 0.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.152               0.000 i_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -533.879 i_clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 754 megabytes
    Info: Processing ended: Mon Apr 02 16:47:27 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


