{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669818584462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669818584463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 19:59:44 2022 " "Processing started: Wed Nov 30 19:59:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669818584463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818584463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register_file -c dut_instance " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register_file -c dut_instance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818584463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669818584917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669818584917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669818595395 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669818595395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669818595397 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669818595397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-regf " "Found design unit 1: register_file-regf" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669818595399 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669818595399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669818595431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:add_instance " "Elaborating entity \"register_file\" for hierarchy \"register_file:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/DUT.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669818595435 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D1 Register_file.vhd(52) " "VHDL Process Statement warning at Register_file.vhd(52): inferring latch(es) for signal or variable \"RF_D1\", which holds its previous value in one or more paths through the process" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669818595438 "|DUT|register_file:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D2 Register_file.vhd(52) " "VHDL Process Statement warning at Register_file.vhd(52): inferring latch(es) for signal or variable \"RF_D2\", which holds its previous value in one or more paths through the process" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669818595438 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[0\] Register_file.vhd(52) " "Inferred latch for \"RF_D2\[0\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595439 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[1\] Register_file.vhd(52) " "Inferred latch for \"RF_D2\[1\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595440 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[2\] Register_file.vhd(52) " "Inferred latch for \"RF_D2\[2\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595440 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[3\] Register_file.vhd(52) " "Inferred latch for \"RF_D2\[3\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595440 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[4\] Register_file.vhd(52) " "Inferred latch for \"RF_D2\[4\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595440 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[5\] Register_file.vhd(52) " "Inferred latch for \"RF_D2\[5\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595440 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[6\] Register_file.vhd(52) " "Inferred latch for \"RF_D2\[6\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595440 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[7\] Register_file.vhd(52) " "Inferred latch for \"RF_D2\[7\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595440 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[8\] Register_file.vhd(52) " "Inferred latch for \"RF_D2\[8\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595440 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[9\] Register_file.vhd(52) " "Inferred latch for \"RF_D2\[9\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595440 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[10\] Register_file.vhd(52) " "Inferred latch for \"RF_D2\[10\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595441 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[11\] Register_file.vhd(52) " "Inferred latch for \"RF_D2\[11\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595441 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[12\] Register_file.vhd(52) " "Inferred latch for \"RF_D2\[12\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595441 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[13\] Register_file.vhd(52) " "Inferred latch for \"RF_D2\[13\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595441 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[14\] Register_file.vhd(52) " "Inferred latch for \"RF_D2\[14\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595441 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[15\] Register_file.vhd(52) " "Inferred latch for \"RF_D2\[15\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595441 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[0\] Register_file.vhd(52) " "Inferred latch for \"RF_D1\[0\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595441 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[1\] Register_file.vhd(52) " "Inferred latch for \"RF_D1\[1\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595441 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[2\] Register_file.vhd(52) " "Inferred latch for \"RF_D1\[2\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595441 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[3\] Register_file.vhd(52) " "Inferred latch for \"RF_D1\[3\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595441 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[4\] Register_file.vhd(52) " "Inferred latch for \"RF_D1\[4\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595442 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[5\] Register_file.vhd(52) " "Inferred latch for \"RF_D1\[5\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595442 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[6\] Register_file.vhd(52) " "Inferred latch for \"RF_D1\[6\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595442 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[7\] Register_file.vhd(52) " "Inferred latch for \"RF_D1\[7\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595442 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[8\] Register_file.vhd(52) " "Inferred latch for \"RF_D1\[8\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595442 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[9\] Register_file.vhd(52) " "Inferred latch for \"RF_D1\[9\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595442 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[10\] Register_file.vhd(52) " "Inferred latch for \"RF_D1\[10\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595442 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[11\] Register_file.vhd(52) " "Inferred latch for \"RF_D1\[11\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595442 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[12\] Register_file.vhd(52) " "Inferred latch for \"RF_D1\[12\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595442 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[13\] Register_file.vhd(52) " "Inferred latch for \"RF_D1\[13\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595442 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[14\] Register_file.vhd(52) " "Inferred latch for \"RF_D1\[14\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595442 "|DUT|register_file:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[15\] Register_file.vhd(52) " "Inferred latch for \"RF_D1\[15\]\" at Register_file.vhd(52)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/Register_file.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818595443 "|DUT|register_file:add_instance"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669818596040 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669818596732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669818596732 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_file/Register_file/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669818596785 "|DUT|input_vector[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669818596785 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "405 " "Implemented 405 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669818596786 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669818596786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "328 " "Implemented 328 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669818596786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669818596786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669818596813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 19:59:56 2022 " "Processing ended: Wed Nov 30 19:59:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669818596813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669818596813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669818596813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669818596813 ""}
