Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 16 17:24:23 2022
| Host         : DESKTOP-KJ4U6QN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file seq_full_vhdl_control_sets_placed.rpt
| Design       : seq_full_vhdl
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------+--------------------------+------------------+----------------+
|    Clock Signal    |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------------+--------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG     | debounce_0/reset_reg_n_0 |                          |                1 |              2 |
|  clk_IBUF_BUFG     |                          |                          |                1 |              4 |
|  debounce_0/tl_out |                          |                          |                1 |              6 |
|  clk_IBUF_BUFG     | debounce_0/ce            | debounce_0/reset_reg_n_0 |                6 |             44 |
+--------------------+--------------------------+--------------------------+------------------+----------------+


