/***************************************************************************
 *     Copyright (c) 1999-2007, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_uhfr_2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 7/23/07 4:40p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jul 23 12:00:25 2007
 *                 MD5 Checksum         61f9c4d8dcdcd06017506dddbf23f434
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008004
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/d0/bchp_uhfr_2.h $
 * 
 * Hydra_Software_Devel/1   7/23/07 4:40p maivu
 * PR 32842: Initial revision
 *
 ***************************************************************************/

#ifndef BCHP_UHFR_2_H__
#define BCHP_UHFR_2_H__

/***************************************************************************
 *UHFR_2 - UHF Receiver 2 Control Registers
 ***************************************************************************/
#define BCHP_UHFR_2_RST                          0x0040c200 /* UHFR Reset Register */
#define BCHP_UHFR_2_FCW                          0x0040c204 /* UHFR Front Mixer Frequency Control Word Register */
#define BCHP_UHFR_2_FILT                         0x0040c208 /* UHFR CIC Decimation and Low Pass Filter Control Register */
#define BCHP_UHFR_2_CTL1                         0x0040c20c /* UHFR I/O and Enable Control Register */
#define BCHP_UHFR_2_PLL                          0x0040c210 /* UHFR PLL Lock Detect Register */
#define BCHP_UHFR_2_BYP                          0x0040c214 /* UHFR Bypass Control Register */
#define BCHP_UHFR_2_IRPH                         0x0040c218 /* UHFR Phase IIR Coefficient/Gain Register */
#define BCHP_UHFR_2_IRDC                         0x0040c21c /* UHFR DC Offset IIR Coefficient/Gain Register */
#define BCHP_UHFR_2_FRZDC                        0x0040c220 /* UHFR DC Offset IIR Freeze Control Register */
#define BCHP_UHFR_2_FRZMM                        0x0040c224 /* UHFR Min/Max Freeze Control Register */
#define BCHP_UHFR_2_PDAS                         0x0040c228 /* UHFR Cordic Amplitude Slow IIR Filter Control Register */
#define BCHP_UHFR_2_PTPTM                        0x0040c22c /* UHFR Preamble to Preamble Timer Register */
#define BCHP_UHFR_2_PTPTO                        0x0040c230 /* UHFR Preamble to Preamble Timer Timeout Limit */
#define BCHP_UHFR_2_ERRT                         0x0040c234 /* UHFR Preamble 1 Packet Counter Register */
#define BCHP_UHFR_2_PDCTL                        0x0040c238 /* UHFR Power Detector Control Register */
#define BCHP_UHFR_2_TPCTL                        0x0040c23c /* UHFR Testport Control Register */
#define BCHP_UHFR_2_COR1                         0x0040c240 /* UHFR Correlator 1 Register */
#define BCHP_UHFR_2_COR2                         0x0040c244 /* UHFR Correlator 2 Register */
#define BCHP_UHFR_2_COR3                         0x0040c248 /* UHFR Correlator 3 Register */
#define BCHP_UHFR_2_COR4                         0x0040c24c /* UHFR Correlator 4 Register */
#define BCHP_UHFR_2_COR5                         0x0040c250 /* UHFR Correlator 5 Register */
#define BCHP_UHFR_2_COR6                         0x0040c254 /* UHFR Correlator 6 Register */
#define BCHP_UHFR_2_COR7                         0x0040c258 /* UHFR Correlator 7 Register */
#define BCHP_UHFR_2_COR8                         0x0040c25c /* UHFR Correlator 8 Register */
#define BCHP_UHFR_2_COR9                         0x0040c260 /* UHFR Correlator 9 Register */
#define BCHP_UHFR_2_COR10                        0x0040c264 /* UHFR Correlator 10 Register */
#define BCHP_UHFR_2_COR11                        0x0040c268 /* UHFR Correlator 11 Register */
#define BCHP_UHFR_2_COR12                        0x0040c26c /* UHFR Correlator 12 Register */
#define BCHP_UHFR_2_COR13                        0x0040c270 /* UHFR Correlator 13 Register */
#define BCHP_UHFR_2_COR14                        0x0040c274 /* UHFR Correlator 14 Register */
#define BCHP_UHFR_2_COR15                        0x0040c278 /* UHFR Correlator 15 Register */
#define BCHP_UHFR_2_COR16                        0x0040c27c /* UHFR Correlator 16 Register */
#define BCHP_UHFR_2_THHYS                        0x0040c280 /* UHFR Data Output Hysteresis Threshold */
#define BCHP_UHFR_2_THRAS                        0x0040c284 /* UHFR RSSI Slow Threshold */
#define BCHP_UHFR_2_ALTCFG                       0x0040c288 /* UHFR Alternative Mode Correlator Configuration Register */
#define BCHP_UHFR_2_ALTDTM                       0x0040c28c /* UHFR Alternative Mode MSB 16 bits of Decoded Data */
#define BCHP_UHFR_2_ALTDTL                       0x0040c290 /* UHFR Alternative Mode LSB 16 bits of Decoded Data */
#define BCHP_UHFR_2_ADDR                         0x0040c294 /* UHFR Low Pass Filter Coefficient Address Register */
#define BCHP_UHFR_2_COEF                         0x0040c298 /* UHFR Low Pass Filter Coefficient Data Register */
#define BCHP_UHFR_2_PHINT                        0x0040c29c /* UHFR Phase IIR Integrator Register */
#define BCHP_UHFR_2_DCINT                        0x0040c2a0 /* UHFR DC offset IIR Integrator Register */
#define BCHP_UHFR_2_ASINT                        0x0040c2a4 /* UHFR Slow RSSI IIR Integrator Register */
#define BCHP_UHFR_2_ALTCFG2                      0x0040c2a8 /* UHFR Alternative Mode Correlator Configuration 2 Register */
#define BCHP_UHFR_2_ALTMAD                       0x0040c2ac /* UHFR Data Correlator Memory Control Register */
#define BCHP_UHFR_2_ALTMDT                       0x0040c2b0 /* UHFR Data Correlator Memory Content Register */
#define BCHP_UHFR_2_PHMM                         0x0040c2b4 /* UHFR Phase IIR Min/Max Detector Read Register */
#define BCHP_UHFR_2_PDMIN                        0x0040c2b8 /* UHFR ADC Power Estimator Min Detector Read Register */
#define BCHP_UHFR_2_PDMAX                        0x0040c2bc /* UHFR ADC Power Estimator Max Detector Read Register */
#define BCHP_UHFR_2_ANA0                         0x0040c2c0 /* UHFR Analog Control Register 0 */
#define BCHP_UHFR_2_ANA1                         0x0040c2c4 /* UHFR Analog Control Register 1 */
#define BCHP_UHFR_2_ANA2                         0x0040c2c8 /* UHFR Analog Control Register 2 */
#define BCHP_UHFR_2_ANA3                         0x0040c2cc /* UHFR Analog Control Register 3 */
#define BCHP_UHFR_2_ANACTL                       0x0040c2d0 /* UHFR Analog Configuration Shift Control Register */
#define BCHP_UHFR_2_ANADIR                       0x0040c2d4 /* UHFR Analog Direct Control Register */
#define BCHP_UHFR_2_TPOUT                        0x0040c2dc /* UHFR Testport Output Read Register */
#define BCHP_UHFR_2_IMSK                         0x0040c2e0 /* UHFR MIPS Interrupt Mask Register */
#define BCHP_UHFR_2_ISTS                         0x0040c2e4 /* UHFR MIPS Interrupt Status Register */
#define BCHP_UHFR_2_RSTS                         0x0040c2e8 /* UHFR Real Time Status Register */
#define BCHP_UHFR_2_IMSK_PCI                     0x0040c2d8 /* UHFR PCI Interrupt Mask Register */
#define BCHP_UHFR_2_ISTS_PCI                     0x0040c2ec /* UHFR PCI Interrupt Status Register */
#define BCHP_UHFR_2_ANA4                         0x0040c2f0 /* UHFR Analog Control Register 4 */
#define BCHP_UHFR_2_ANA5                         0x0040c2f4 /* UHFR Analog Control Register 5 */

#endif /* #ifndef BCHP_UHFR_2_H__ */

/* End of File */
