INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:56:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 buffer13/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            lsq5/handshake_lsq_lsq5_core/ldq_tail_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 0.889ns (11.419%)  route 6.897ns (88.581%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3654, unset)         0.508     0.508    buffer13/control/clk
    SLICE_X47Y180        FDRE                                         r  buffer13/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y180        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer13/control/fullReg_reg/Q
                         net (fo=50, routed)          0.513     1.219    buffer13/control/fullReg_reg_0
    SLICE_X48Y178        LUT3 (Prop_lut3_I1_O)        0.121     1.340 r  buffer13/control/dataReg[4]_i_7__1/O
                         net (fo=2, routed)           0.557     1.897    buffer13/control/dataReg[4]_i_7__1_n_0
    SLICE_X46Y178        LUT5 (Prop_lut5_I4_O)        0.043     1.940 f  buffer13/control/transmitValue_i_2__72/O
                         net (fo=19, routed)          0.512     2.452    buffer19/control/dataReg_reg[0]
    SLICE_X43Y176        LUT6 (Prop_lut6_I1_O)        0.127     2.579 f  buffer19/control/dataReg[0]_i_3__5/O
                         net (fo=9, routed)           1.312     3.891    control_merge5/tehb/control/dataReg_reg[0]_2
    SLICE_X49Y125        LUT5 (Prop_lut5_I3_O)        0.043     3.934 f  control_merge5/tehb/control/transmitValue_i_15/O
                         net (fo=2, routed)           1.357     5.291    fork20/generateBlocks[1].regblock/transmitValue_i_8__4_2
    SLICE_X43Y175        LUT6 (Prop_lut6_I5_O)        0.043     5.334 f  fork20/generateBlocks[1].regblock/transmitValue_i_14/O
                         net (fo=2, routed)           0.302     5.636    buffer18/control/transmitValue_i_4__4
    SLICE_X43Y180        LUT6 (Prop_lut6_I1_O)        0.043     5.679 f  buffer18/control/transmitValue_i_8__4/O
                         net (fo=2, routed)           0.666     6.344    buffer18/control/transmitValue_reg_15
    SLICE_X51Y181        LUT5 (Prop_lut5_I1_O)        0.052     6.396 f  buffer18/control/outputValid_i_3__1/O
                         net (fo=3, routed)           0.095     6.492    buffer18/control/outputValid_reg_2
    SLICE_X51Y181        LUT5 (Prop_lut5_I2_O)        0.129     6.621 r  buffer18/control/stq_port_idx_0_q[0]_i_2/O
                         net (fo=10, routed)          0.698     7.318    fork57/generateBlocks[0].regblock/ldq_empty_i38_out
    SLICE_X57Y165        LUT4 (Prop_lut4_I3_O)        0.043     7.361 r  fork57/generateBlocks[0].regblock/ldq_alloc_7_q_i_2__1/O
                         net (fo=107, routed)         0.690     8.052    lsq5/handshake_lsq_lsq5_core/num_loads[0]
    SLICE_X42Y168        LUT4 (Prop_lut4_I3_O)        0.047     8.099 r  lsq5/handshake_lsq_lsq5_core/ldq_tail_q[2]_i_1__1/O
                         net (fo=1, routed)           0.195     8.294    lsq5/handshake_lsq_lsq5_core/ldq_tail_d[2]
    SLICE_X42Y168        FDCE                                         r  lsq5/handshake_lsq_lsq5_core/ldq_tail_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=3654, unset)         0.483     9.183    lsq5/handshake_lsq_lsq5_core/clk
    SLICE_X42Y168        FDCE                                         r  lsq5/handshake_lsq_lsq5_core/ldq_tail_q_reg[2]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X42Y168        FDCE (Setup_fdce_C_D)       -0.093     9.054    lsq5/handshake_lsq_lsq5_core/ldq_tail_q_reg[2]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  0.761    




