{
  "module_name": "stm32mp13_rcc.h",
  "hash_id": "dd99af92b9e544057aae8426c2f26877ac92f502de13a88c98c12f8bbf4f745e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/stm32/stm32mp13_rcc.h",
  "human_readable_source": " \n \n\n#ifndef STM32MP13_RCC_H\n#define STM32MP13_RCC_H\n \n#define RCC_SECCFGR\t\t\t0x0\n#define RCC_MP_SREQSETR\t\t\t0x100\n#define RCC_MP_SREQCLRR\t\t\t0x104\n#define RCC_MP_APRSTCR\t\t\t0x108\n#define RCC_MP_APRSTSR\t\t\t0x10c\n#define RCC_PWRLPDLYCR\t\t\t0x110\n#define RCC_MP_GRSTCSETR\t\t0x114\n#define RCC_BR_RSTSCLRR\t\t\t0x118\n#define RCC_MP_RSTSSETR\t\t\t0x11c\n#define RCC_MP_RSTSCLRR\t\t\t0x120\n#define RCC_MP_IWDGFZSETR\t\t0x124\n#define RCC_MP_IWDGFZCLRR\t\t0x128\n#define RCC_MP_CIER\t\t\t0x200\n#define RCC_MP_CIFR\t\t\t0x204\n#define RCC_BDCR\t\t\t0x400\n#define RCC_RDLSICR\t\t\t0x404\n#define RCC_OCENSETR\t\t\t0x420\n#define RCC_OCENCLRR\t\t\t0x424\n#define RCC_OCRDYR\t\t\t0x428\n#define RCC_HSICFGR\t\t\t0x440\n#define RCC_CSICFGR\t\t\t0x444\n#define RCC_MCO1CFGR\t\t\t0x460\n#define RCC_MCO2CFGR\t\t\t0x464\n#define RCC_DBGCFGR\t\t\t0x468\n#define RCC_RCK12SELR\t\t\t0x480\n#define RCC_RCK3SELR\t\t\t0x484\n#define RCC_RCK4SELR\t\t\t0x488\n#define RCC_PLL1CR\t\t\t0x4a0\n#define RCC_PLL1CFGR1\t\t\t0x4a4\n#define RCC_PLL1CFGR2\t\t\t0x4a8\n#define RCC_PLL1FRACR\t\t\t0x4ac\n#define RCC_PLL1CSGR\t\t\t0x4b0\n#define RCC_PLL2CR\t\t\t0x4d0\n#define RCC_PLL2CFGR1\t\t\t0x4d4\n#define RCC_PLL2CFGR2\t\t\t0x4d8\n#define RCC_PLL2FRACR\t\t\t0x4dc\n#define RCC_PLL2CSGR\t\t\t0x4e0\n#define RCC_PLL3CR\t\t\t0x500\n#define RCC_PLL3CFGR1\t\t\t0x504\n#define RCC_PLL3CFGR2\t\t\t0x508\n#define RCC_PLL3FRACR\t\t\t0x50c\n#define RCC_PLL3CSGR\t\t\t0x510\n#define RCC_PLL4CR\t\t\t0x520\n#define RCC_PLL4CFGR1\t\t\t0x524\n#define RCC_PLL4CFGR2\t\t\t0x528\n#define RCC_PLL4FRACR\t\t\t0x52c\n#define RCC_PLL4CSGR\t\t\t0x530\n#define RCC_MPCKSELR\t\t\t0x540\n#define RCC_ASSCKSELR\t\t\t0x544\n#define RCC_MSSCKSELR\t\t\t0x548\n#define RCC_CPERCKSELR\t\t\t0x54c\n#define RCC_RTCDIVR\t\t\t0x560\n#define RCC_MPCKDIVR\t\t\t0x564\n#define RCC_AXIDIVR\t\t\t0x568\n#define RCC_MLAHBDIVR\t\t\t0x56c\n#define RCC_APB1DIVR\t\t\t0x570\n#define RCC_APB2DIVR\t\t\t0x574\n#define RCC_APB3DIVR\t\t\t0x578\n#define RCC_APB4DIVR\t\t\t0x57c\n#define RCC_APB5DIVR\t\t\t0x580\n#define RCC_APB6DIVR\t\t\t0x584\n#define RCC_TIMG1PRER\t\t\t0x5a0\n#define RCC_TIMG2PRER\t\t\t0x5a4\n#define RCC_TIMG3PRER\t\t\t0x5a8\n#define RCC_DDRITFCR\t\t\t0x5c0\n#define RCC_I2C12CKSELR\t\t\t0x600\n#define RCC_I2C345CKSELR\t\t0x604\n#define RCC_SPI2S1CKSELR\t\t0x608\n#define RCC_SPI2S23CKSELR\t\t0x60c\n#define RCC_SPI45CKSELR\t\t\t0x610\n#define RCC_UART12CKSELR\t\t0x614\n#define RCC_UART35CKSELR\t\t0x618\n#define RCC_UART4CKSELR\t\t\t0x61c\n#define RCC_UART6CKSELR\t\t\t0x620\n#define RCC_UART78CKSELR\t\t0x624\n#define RCC_LPTIM1CKSELR\t\t0x628\n#define RCC_LPTIM23CKSELR\t\t0x62c\n#define RCC_LPTIM45CKSELR\t\t0x630\n#define RCC_SAI1CKSELR\t\t\t0x634\n#define RCC_SAI2CKSELR\t\t\t0x638\n#define RCC_FDCANCKSELR\t\t\t0x63c\n#define RCC_SPDIFCKSELR\t\t\t0x640\n#define RCC_ADC12CKSELR\t\t\t0x644\n#define RCC_SDMMC12CKSELR\t\t0x648\n#define RCC_ETH12CKSELR\t\t\t0x64c\n#define RCC_USBCKSELR\t\t\t0x650\n#define RCC_QSPICKSELR\t\t\t0x654\n#define RCC_FMCCKSELR\t\t\t0x658\n#define RCC_RNG1CKSELR\t\t\t0x65c\n#define RCC_STGENCKSELR\t\t\t0x660\n#define RCC_DCMIPPCKSELR\t\t0x664\n#define RCC_SAESCKSELR\t\t\t0x668\n#define RCC_APB1RSTSETR\t\t\t0x6a0\n#define RCC_APB1RSTCLRR\t\t\t0x6a4\n#define RCC_APB2RSTSETR\t\t\t0x6a8\n#define RCC_APB2RSTCLRR\t\t\t0x6ac\n#define RCC_APB3RSTSETR\t\t\t0x6b0\n#define RCC_APB3RSTCLRR\t\t\t0x6b4\n#define RCC_APB4RSTSETR\t\t\t0x6b8\n#define RCC_APB4RSTCLRR\t\t\t0x6bc\n#define RCC_APB5RSTSETR\t\t\t0x6c0\n#define RCC_APB5RSTCLRR\t\t\t0x6c4\n#define RCC_APB6RSTSETR\t\t\t0x6c8\n#define RCC_APB6RSTCLRR\t\t\t0x6cc\n#define RCC_AHB2RSTSETR\t\t\t0x6d0\n#define RCC_AHB2RSTCLRR\t\t\t0x6d4\n#define RCC_AHB4RSTSETR\t\t\t0x6e0\n#define RCC_AHB4RSTCLRR\t\t\t0x6e4\n#define RCC_AHB5RSTSETR\t\t\t0x6e8\n#define RCC_AHB5RSTCLRR\t\t\t0x6ec\n#define RCC_AHB6RSTSETR\t\t\t0x6f0\n#define RCC_AHB6RSTCLRR\t\t\t0x6f4\n#define RCC_MP_APB1ENSETR\t\t0x700\n#define RCC_MP_APB1ENCLRR\t\t0x704\n#define RCC_MP_APB2ENSETR\t\t0x708\n#define RCC_MP_APB2ENCLRR\t\t0x70c\n#define RCC_MP_APB3ENSETR\t\t0x710\n#define RCC_MP_APB3ENCLRR\t\t0x714\n#define RCC_MP_S_APB3ENSETR\t\t0x718\n#define RCC_MP_S_APB3ENCLRR\t\t0x71c\n#define RCC_MP_NS_APB3ENSETR\t\t0x720\n#define RCC_MP_NS_APB3ENCLRR\t\t0x724\n#define RCC_MP_APB4ENSETR\t\t0x728\n#define RCC_MP_APB4ENCLRR\t\t0x72c\n#define RCC_MP_S_APB4ENSETR\t\t0x730\n#define RCC_MP_S_APB4ENCLRR\t\t0x734\n#define RCC_MP_NS_APB4ENSETR\t\t0x738\n#define RCC_MP_NS_APB4ENCLRR\t\t0x73c\n#define RCC_MP_APB5ENSETR\t\t0x740\n#define RCC_MP_APB5ENCLRR\t\t0x744\n#define RCC_MP_APB6ENSETR\t\t0x748\n#define RCC_MP_APB6ENCLRR\t\t0x74c\n#define RCC_MP_AHB2ENSETR\t\t0x750\n#define RCC_MP_AHB2ENCLRR\t\t0x754\n#define RCC_MP_AHB4ENSETR\t\t0x760\n#define RCC_MP_AHB4ENCLRR\t\t0x764\n#define RCC_MP_S_AHB4ENSETR\t\t0x768\n#define RCC_MP_S_AHB4ENCLRR\t\t0x76c\n#define RCC_MP_NS_AHB4ENSETR\t\t0x770\n#define RCC_MP_NS_AHB4ENCLRR\t\t0x774\n#define RCC_MP_AHB5ENSETR\t\t0x778\n#define RCC_MP_AHB5ENCLRR\t\t0x77c\n#define RCC_MP_AHB6ENSETR\t\t0x780\n#define RCC_MP_AHB6ENCLRR\t\t0x784\n#define RCC_MP_S_AHB6ENSETR\t\t0x788\n#define RCC_MP_S_AHB6ENCLRR\t\t0x78c\n#define RCC_MP_NS_AHB6ENSETR\t\t0x790\n#define RCC_MP_NS_AHB6ENCLRR\t\t0x794\n#define RCC_MP_APB1LPENSETR\t\t0x800\n#define RCC_MP_APB1LPENCLRR\t\t0x804\n#define RCC_MP_APB2LPENSETR\t\t0x808\n#define RCC_MP_APB2LPENCLRR\t\t0x80c\n#define RCC_MP_APB3LPENSETR\t\t0x810\n#define RCC_MP_APB3LPENCLRR\t\t0x814\n#define RCC_MP_S_APB3LPENSETR\t\t0x818\n#define RCC_MP_S_APB3LPENCLRR\t\t0x81c\n#define RCC_MP_NS_APB3LPENSETR\t\t0x820\n#define RCC_MP_NS_APB3LPENCLRR\t\t0x824\n#define RCC_MP_APB4LPENSETR\t\t0x828\n#define RCC_MP_APB4LPENCLRR\t\t0x82c\n#define RCC_MP_S_APB4LPENSETR\t\t0x830\n#define RCC_MP_S_APB4LPENCLRR\t\t0x834\n#define RCC_MP_NS_APB4LPENSETR\t\t0x838\n#define RCC_MP_NS_APB4LPENCLRR\t\t0x83c\n#define RCC_MP_APB5LPENSETR\t\t0x840\n#define RCC_MP_APB5LPENCLRR\t\t0x844\n#define RCC_MP_APB6LPENSETR\t\t0x848\n#define RCC_MP_APB6LPENCLRR\t\t0x84c\n#define RCC_MP_AHB2LPENSETR\t\t0x850\n#define RCC_MP_AHB2LPENCLRR\t\t0x854\n#define RCC_MP_AHB4LPENSETR\t\t0x858\n#define RCC_MP_AHB4LPENCLRR\t\t0x85c\n#define RCC_MP_S_AHB4LPENSETR\t\t0x868\n#define RCC_MP_S_AHB4LPENCLRR\t\t0x86c\n#define RCC_MP_NS_AHB4LPENSETR\t\t0x870\n#define RCC_MP_NS_AHB4LPENCLRR\t\t0x874\n#define RCC_MP_AHB5LPENSETR\t\t0x878\n#define RCC_MP_AHB5LPENCLRR\t\t0x87c\n#define RCC_MP_AHB6LPENSETR\t\t0x880\n#define RCC_MP_AHB6LPENCLRR\t\t0x884\n#define RCC_MP_S_AHB6LPENSETR\t\t0x888\n#define RCC_MP_S_AHB6LPENCLRR\t\t0x88c\n#define RCC_MP_NS_AHB6LPENSETR\t\t0x890\n#define RCC_MP_NS_AHB6LPENCLRR\t\t0x894\n#define RCC_MP_S_AXIMLPENSETR\t\t0x898\n#define RCC_MP_S_AXIMLPENCLRR\t\t0x89c\n#define RCC_MP_NS_AXIMLPENSETR\t\t0x8a0\n#define RCC_MP_NS_AXIMLPENCLRR\t\t0x8a4\n#define RCC_MP_MLAHBLPENSETR\t\t0x8a8\n#define RCC_MP_MLAHBLPENCLRR\t\t0x8ac\n#define RCC_APB3SECSR\t\t\t0x8c0\n#define RCC_APB4SECSR\t\t\t0x8c4\n#define RCC_APB5SECSR\t\t\t0x8c8\n#define RCC_APB6SECSR\t\t\t0x8cc\n#define RCC_AHB2SECSR\t\t\t0x8d0\n#define RCC_AHB4SECSR\t\t\t0x8d4\n#define RCC_AHB5SECSR\t\t\t0x8d8\n#define RCC_AHB6SECSR\t\t\t0x8dc\n#define RCC_VERR\t\t\t0xff4\n#define RCC_IDR\t\t\t\t0xff8\n#define RCC_SIDR\t\t\t0xffc\n\n \n#define RCC_SECCFGR_HSISEC\t\t0\n#define RCC_SECCFGR_CSISEC\t\t1\n#define RCC_SECCFGR_HSESEC\t\t2\n#define RCC_SECCFGR_LSISEC\t\t3\n#define RCC_SECCFGR_LSESEC\t\t4\n#define RCC_SECCFGR_PLL12SEC\t\t8\n#define RCC_SECCFGR_PLL3SEC\t\t9\n#define RCC_SECCFGR_PLL4SEC\t\t10\n#define RCC_SECCFGR_MPUSEC\t\t11\n#define RCC_SECCFGR_AXISEC\t\t12\n#define RCC_SECCFGR_MLAHBSEC\t\t13\n#define RCC_SECCFGR_APB3DIVSEC\t\t16\n#define RCC_SECCFGR_APB4DIVSEC\t\t17\n#define RCC_SECCFGR_APB5DIVSEC\t\t18\n#define RCC_SECCFGR_APB6DIVSEC\t\t19\n#define RCC_SECCFGR_TIMG3SEC\t\t20\n#define RCC_SECCFGR_CPERSEC\t\t21\n#define RCC_SECCFGR_MCO1SEC\t\t22\n#define RCC_SECCFGR_MCO2SEC\t\t23\n#define RCC_SECCFGR_STPSEC\t\t24\n#define RCC_SECCFGR_RSTSEC\t\t25\n#define RCC_SECCFGR_PWRSEC\t\t31\n\n \n#define RCC_MP_SREQSETR_STPREQ_P0\tBIT(0)\n\n \n#define RCC_MP_SREQCLRR_STPREQ_P0\tBIT(0)\n\n \n#define RCC_MP_APRSTCR_RDCTLEN\t\tBIT(0)\n#define RCC_MP_APRSTCR_RSTTO_MASK\tGENMASK(14, 8)\n#define RCC_MP_APRSTCR_RSTTO_SHIFT\t8\n\n \n#define RCC_MP_APRSTSR_RSTTOV_MASK\tGENMASK(14, 8)\n#define RCC_MP_APRSTSR_RSTTOV_SHIFT\t8\n\n \n#define RCC_PWRLPDLYCR_PWRLP_DLY_MASK\tGENMASK(21, 0)\n#define RCC_PWRLPDLYCR_PWRLP_DLY_SHIFT\t0\n\n \n#define RCC_MP_GRSTCSETR_MPSYSRST\tBIT(0)\n#define RCC_MP_GRSTCSETR_MPUP0RST\tBIT(4)\n\n \n#define RCC_BR_RSTSCLRR_PORRSTF\t\tBIT(0)\n#define RCC_BR_RSTSCLRR_BORRSTF\t\tBIT(1)\n#define RCC_BR_RSTSCLRR_PADRSTF\t\tBIT(2)\n#define RCC_BR_RSTSCLRR_HCSSRSTF\tBIT(3)\n#define RCC_BR_RSTSCLRR_VCORERSTF\tBIT(4)\n#define RCC_BR_RSTSCLRR_VCPURSTF\tBIT(5)\n#define RCC_BR_RSTSCLRR_MPSYSRSTF\tBIT(6)\n#define RCC_BR_RSTSCLRR_IWDG1RSTF\tBIT(8)\n#define RCC_BR_RSTSCLRR_IWDG2RSTF\tBIT(9)\n#define RCC_BR_RSTSCLRR_MPUP0RSTF\tBIT(13)\n\n \n#define RCC_MP_RSTSSETR_PORRSTF\t\tBIT(0)\n#define RCC_MP_RSTSSETR_BORRSTF\t\tBIT(1)\n#define RCC_MP_RSTSSETR_PADRSTF\t\tBIT(2)\n#define RCC_MP_RSTSSETR_HCSSRSTF\tBIT(3)\n#define RCC_MP_RSTSSETR_VCORERSTF\tBIT(4)\n#define RCC_MP_RSTSSETR_VCPURSTF\tBIT(5)\n#define RCC_MP_RSTSSETR_MPSYSRSTF\tBIT(6)\n#define RCC_MP_RSTSSETR_IWDG1RSTF\tBIT(8)\n#define RCC_MP_RSTSSETR_IWDG2RSTF\tBIT(9)\n#define RCC_MP_RSTSSETR_STP2RSTF\tBIT(10)\n#define RCC_MP_RSTSSETR_STDBYRSTF\tBIT(11)\n#define RCC_MP_RSTSSETR_CSTDBYRSTF\tBIT(12)\n#define RCC_MP_RSTSSETR_MPUP0RSTF\tBIT(13)\n#define RCC_MP_RSTSSETR_SPARE\t\tBIT(15)\n\n \n#define RCC_MP_RSTSCLRR_PORRSTF\t\tBIT(0)\n#define RCC_MP_RSTSCLRR_BORRSTF\t\tBIT(1)\n#define RCC_MP_RSTSCLRR_PADRSTF\t\tBIT(2)\n#define RCC_MP_RSTSCLRR_HCSSRSTF\tBIT(3)\n#define RCC_MP_RSTSCLRR_VCORERSTF\tBIT(4)\n#define RCC_MP_RSTSCLRR_VCPURSTF\tBIT(5)\n#define RCC_MP_RSTSCLRR_MPSYSRSTF\tBIT(6)\n#define RCC_MP_RSTSCLRR_IWDG1RSTF\tBIT(8)\n#define RCC_MP_RSTSCLRR_IWDG2RSTF\tBIT(9)\n#define RCC_MP_RSTSCLRR_STP2RSTF\tBIT(10)\n#define RCC_MP_RSTSCLRR_STDBYRSTF\tBIT(11)\n#define RCC_MP_RSTSCLRR_CSTDBYRSTF\tBIT(12)\n#define RCC_MP_RSTSCLRR_MPUP0RSTF\tBIT(13)\n#define RCC_MP_RSTSCLRR_SPARE\t\tBIT(15)\n\n \n#define RCC_MP_IWDGFZSETR_FZ_IWDG1\tBIT(0)\n#define RCC_MP_IWDGFZSETR_FZ_IWDG2\tBIT(1)\n\n \n#define RCC_MP_IWDGFZCLRR_FZ_IWDG1\tBIT(0)\n#define RCC_MP_IWDGFZCLRR_FZ_IWDG2\tBIT(1)\n\n \n#define RCC_MP_CIER_LSIRDYIE\t\tBIT(0)\n#define RCC_MP_CIER_LSERDYIE\t\tBIT(1)\n#define RCC_MP_CIER_HSIRDYIE\t\tBIT(2)\n#define RCC_MP_CIER_HSERDYIE\t\tBIT(3)\n#define RCC_MP_CIER_CSIRDYIE\t\tBIT(4)\n#define RCC_MP_CIER_PLL1DYIE\t\tBIT(8)\n#define RCC_MP_CIER_PLL2DYIE\t\tBIT(9)\n#define RCC_MP_CIER_PLL3DYIE\t\tBIT(10)\n#define RCC_MP_CIER_PLL4DYIE\t\tBIT(11)\n#define RCC_MP_CIER_LSECSSIE\t\tBIT(16)\n#define RCC_MP_CIER_WKUPIE\t\tBIT(20)\n\n \n#define RCC_MP_CIFR_LSIRDYF\t\tBIT(0)\n#define RCC_MP_CIFR_LSERDYF\t\tBIT(1)\n#define RCC_MP_CIFR_HSIRDYF\t\tBIT(2)\n#define RCC_MP_CIFR_HSERDYF\t\tBIT(3)\n#define RCC_MP_CIFR_CSIRDYF\t\tBIT(4)\n#define RCC_MP_CIFR_PLL1DYF\t\tBIT(8)\n#define RCC_MP_CIFR_PLL2DYF\t\tBIT(9)\n#define RCC_MP_CIFR_PLL3DYF\t\tBIT(10)\n#define RCC_MP_CIFR_PLL4DYF\t\tBIT(11)\n#define RCC_MP_CIFR_LSECSSF\t\tBIT(16)\n#define RCC_MP_CIFR_WKUPF\t\tBIT(20)\n\n \n#define RCC_BDCR_LSEON\t\t\tBIT(0)\n#define RCC_BDCR_LSEBYP\t\t\tBIT(1)\n#define RCC_BDCR_LSERDY\t\t\tBIT(2)\n#define RCC_BDCR_DIGBYP\t\t\tBIT(3)\n#define RCC_BDCR_LSEDRV_MASK\t\tGENMASK(5, 4)\n#define RCC_BDCR_LSECSSON\t\tBIT(8)\n#define RCC_BDCR_LSECSSD\t\tBIT(9)\n#define RCC_BDCR_RTCSRC_MASK\t\tGENMASK(17, 16)\n#define RCC_BDCR_RTCCKEN\t\tBIT(20)\n#define RCC_BDCR_VSWRST\t\t\tBIT(31)\n#define RCC_BDCR_LSEDRV_SHIFT\t\t4\n#define RCC_BDCR_RTCSRC_SHIFT\t\t16\n\n \n#define RCC_RDLSICR_LSION\t\tBIT(0)\n#define RCC_RDLSICR_LSIRDY\t\tBIT(1)\n#define RCC_RDLSICR_MRD_MASK\t\tGENMASK(20, 16)\n#define RCC_RDLSICR_EADLY_MASK\t\tGENMASK(26, 24)\n#define RCC_RDLSICR_SPARE_MASK\t\tGENMASK(31, 27)\n#define RCC_RDLSICR_MRD_SHIFT\t\t16\n#define RCC_RDLSICR_EADLY_SHIFT\t\t24\n#define RCC_RDLSICR_SPARE_SHIFT\t\t27\n\n \n#define RCC_OCENSETR_HSION\t\tBIT(0)\n#define RCC_OCENSETR_HSIKERON\t\tBIT(1)\n#define RCC_OCENSETR_CSION\t\tBIT(4)\n#define RCC_OCENSETR_CSIKERON\t\tBIT(5)\n#define RCC_OCENSETR_DIGBYP\t\tBIT(7)\n#define RCC_OCENSETR_HSEON\t\tBIT(8)\n#define RCC_OCENSETR_HSEKERON\t\tBIT(9)\n#define RCC_OCENSETR_HSEBYP\t\tBIT(10)\n#define RCC_OCENSETR_HSECSSON\t\tBIT(11)\n\n \n#define RCC_OCENCLRR_HSION\t\tBIT(0)\n#define RCC_OCENCLRR_HSIKERON\t\tBIT(1)\n#define RCC_OCENCLRR_CSION\t\tBIT(4)\n#define RCC_OCENCLRR_CSIKERON\t\tBIT(5)\n#define RCC_OCENCLRR_DIGBYP\t\tBIT(7)\n#define RCC_OCENCLRR_HSEON\t\tBIT(8)\n#define RCC_OCENCLRR_HSEKERON\t\tBIT(9)\n#define RCC_OCENCLRR_HSEBYP\t\tBIT(10)\n\n \n#define RCC_OCRDYR_HSIRDY\t\tBIT(0)\n#define RCC_OCRDYR_HSIDIVRDY\t\tBIT(2)\n#define RCC_OCRDYR_CSIRDY\t\tBIT(4)\n#define RCC_OCRDYR_HSERDY\t\tBIT(8)\n#define RCC_OCRDYR_MPUCKRDY\t\tBIT(23)\n#define RCC_OCRDYR_AXICKRDY\t\tBIT(24)\n\n \n#define RCC_HSICFGR_HSIDIV_MASK\t\tGENMASK(1, 0)\n#define RCC_HSICFGR_HSITRIM_MASK\tGENMASK(14, 8)\n#define RCC_HSICFGR_HSICAL_MASK\t\tGENMASK(27, 16)\n#define RCC_HSICFGR_HSIDIV_SHIFT\t0\n#define RCC_HSICFGR_HSITRIM_SHIFT\t8\n#define RCC_HSICFGR_HSICAL_SHIFT\t16\n\n \n#define RCC_CSICFGR_CSITRIM_MASK\tGENMASK(12, 8)\n#define RCC_CSICFGR_CSICAL_MASK\t\tGENMASK(23, 16)\n#define RCC_CSICFGR_CSITRIM_SHIFT\t8\n#define RCC_CSICFGR_CSICAL_SHIFT\t16\n\n \n#define RCC_MCO1CFGR_MCO1SEL_MASK\tGENMASK(2, 0)\n#define RCC_MCO1CFGR_MCO1DIV_MASK\tGENMASK(7, 4)\n#define RCC_MCO1CFGR_MCO1ON\t\tBIT(12)\n#define RCC_MCO1CFGR_MCO1SEL_SHIFT\t0\n#define RCC_MCO1CFGR_MCO1DIV_SHIFT\t4\n\n \n#define RCC_MCO2CFGR_MCO2SEL_MASK\tGENMASK(2, 0)\n#define RCC_MCO2CFGR_MCO2DIV_MASK\tGENMASK(7, 4)\n#define RCC_MCO2CFGR_MCO2ON\t\tBIT(12)\n#define RCC_MCO2CFGR_MCO2SEL_SHIFT\t0\n#define RCC_MCO2CFGR_MCO2DIV_SHIFT\t4\n\n \n#define RCC_DBGCFGR_TRACEDIV_MASK\tGENMASK(2, 0)\n#define RCC_DBGCFGR_DBGCKEN\t\tBIT(8)\n#define RCC_DBGCFGR_TRACECKEN\t\tBIT(9)\n#define RCC_DBGCFGR_DBGRST\t\tBIT(12)\n#define RCC_DBGCFGR_TRACEDIV_SHIFT\t0\n\n \n#define RCC_RCK12SELR_PLL12SRC_MASK\tGENMASK(1, 0)\n#define RCC_RCK12SELR_PLL12SRCRDY\tBIT(31)\n#define RCC_RCK12SELR_PLL12SRC_SHIFT\t0\n\n \n#define RCC_RCK3SELR_PLL3SRC_MASK\tGENMASK(1, 0)\n#define RCC_RCK3SELR_PLL3SRCRDY\t\tBIT(31)\n#define RCC_RCK3SELR_PLL3SRC_SHIFT\t0\n\n \n#define RCC_RCK4SELR_PLL4SRC_MASK\tGENMASK(1, 0)\n#define RCC_RCK4SELR_PLL4SRCRDY\t\tBIT(31)\n#define RCC_RCK4SELR_PLL4SRC_SHIFT\t0\n\n \n#define RCC_PLL1CR_PLLON\t\tBIT(0)\n#define RCC_PLL1CR_PLL1RDY\t\tBIT(1)\n#define RCC_PLL1CR_SSCG_CTRL\t\tBIT(2)\n#define RCC_PLL1CR_DIVPEN\t\tBIT(4)\n#define RCC_PLL1CR_DIVQEN\t\tBIT(5)\n#define RCC_PLL1CR_DIVREN\t\tBIT(6)\n\n \n#define RCC_PLL1CFGR1_DIVN_MASK\t\tGENMASK(8, 0)\n#define RCC_PLL1CFGR1_DIVM1_MASK\tGENMASK(21, 16)\n#define RCC_PLL1CFGR1_DIVN_SHIFT\t0\n#define RCC_PLL1CFGR1_DIVM1_SHIFT\t16\n\n \n#define RCC_PLL1CFGR2_DIVP_MASK\t\tGENMASK(6, 0)\n#define RCC_PLL1CFGR2_DIVQ_MASK\t\tGENMASK(14, 8)\n#define RCC_PLL1CFGR2_DIVR_MASK\t\tGENMASK(22, 16)\n#define RCC_PLL1CFGR2_DIVP_SHIFT\t0\n#define RCC_PLL1CFGR2_DIVQ_SHIFT\t8\n#define RCC_PLL1CFGR2_DIVR_SHIFT\t16\n\n \n#define RCC_PLL1FRACR_FRACV_MASK\tGENMASK(15, 3)\n#define RCC_PLL1FRACR_FRACLE\t\tBIT(16)\n#define RCC_PLL1FRACR_FRACV_SHIFT\t3\n\n \n#define RCC_PLL1CSGR_MOD_PER_MASK\tGENMASK(12, 0)\n#define RCC_PLL1CSGR_TPDFN_DIS\t\tBIT(13)\n#define RCC_PLL1CSGR_RPDFN_DIS\t\tBIT(14)\n#define RCC_PLL1CSGR_SSCG_MODE\t\tBIT(15)\n#define RCC_PLL1CSGR_INC_STEP_MASK\tGENMASK(30, 16)\n#define RCC_PLL1CSGR_MOD_PER_SHIFT\t0\n#define RCC_PLL1CSGR_INC_STEP_SHIFT\t16\n\n \n#define RCC_PLL2CR_PLLON\t\tBIT(0)\n#define RCC_PLL2CR_PLL2RDY\t\tBIT(1)\n#define RCC_PLL2CR_SSCG_CTRL\t\tBIT(2)\n#define RCC_PLL2CR_DIVPEN\t\tBIT(4)\n#define RCC_PLL2CR_DIVQEN\t\tBIT(5)\n#define RCC_PLL2CR_DIVREN\t\tBIT(6)\n\n \n#define RCC_PLL2CFGR1_DIVN_MASK\t\tGENMASK(8, 0)\n#define RCC_PLL2CFGR1_DIVM2_MASK\tGENMASK(21, 16)\n#define RCC_PLL2CFGR1_DIVN_SHIFT\t0\n#define RCC_PLL2CFGR1_DIVM2_SHIFT\t16\n\n \n#define RCC_PLL2CFGR2_DIVP_MASK\t\tGENMASK(6, 0)\n#define RCC_PLL2CFGR2_DIVQ_MASK\t\tGENMASK(14, 8)\n#define RCC_PLL2CFGR2_DIVR_MASK\t\tGENMASK(22, 16)\n#define RCC_PLL2CFGR2_DIVP_SHIFT\t0\n#define RCC_PLL2CFGR2_DIVQ_SHIFT\t8\n#define RCC_PLL2CFGR2_DIVR_SHIFT\t16\n\n \n#define RCC_PLL2FRACR_FRACV_MASK\tGENMASK(15, 3)\n#define RCC_PLL2FRACR_FRACLE\t\tBIT(16)\n#define RCC_PLL2FRACR_FRACV_SHIFT\t3\n\n \n#define RCC_PLL2CSGR_MOD_PER_MASK\tGENMASK(12, 0)\n#define RCC_PLL2CSGR_TPDFN_DIS\t\tBIT(13)\n#define RCC_PLL2CSGR_RPDFN_DIS\t\tBIT(14)\n#define RCC_PLL2CSGR_SSCG_MODE\t\tBIT(15)\n#define RCC_PLL2CSGR_INC_STEP_MASK\tGENMASK(30, 16)\n#define RCC_PLL2CSGR_MOD_PER_SHIFT\t0\n#define RCC_PLL2CSGR_INC_STEP_SHIFT\t16\n\n \n#define RCC_PLL3CR_PLLON\t\tBIT(0)\n#define RCC_PLL3CR_PLL3RDY\t\tBIT(1)\n#define RCC_PLL3CR_SSCG_CTRL\t\tBIT(2)\n#define RCC_PLL3CR_DIVPEN\t\tBIT(4)\n#define RCC_PLL3CR_DIVQEN\t\tBIT(5)\n#define RCC_PLL3CR_DIVREN\t\tBIT(6)\n\n \n#define RCC_PLL3CFGR1_DIVN_MASK\t\tGENMASK(8, 0)\n#define RCC_PLL3CFGR1_DIVM3_MASK\tGENMASK(21, 16)\n#define RCC_PLL3CFGR1_IFRGE_MASK\tGENMASK(25, 24)\n#define RCC_PLL3CFGR1_DIVN_SHIFT\t0\n#define RCC_PLL3CFGR1_DIVM3_SHIFT\t16\n#define RCC_PLL3CFGR1_IFRGE_SHIFT\t24\n\n \n#define RCC_PLL3CFGR2_DIVP_MASK\t\tGENMASK(6, 0)\n#define RCC_PLL3CFGR2_DIVQ_MASK\t\tGENMASK(14, 8)\n#define RCC_PLL3CFGR2_DIVR_MASK\t\tGENMASK(22, 16)\n#define RCC_PLL3CFGR2_DIVP_SHIFT\t0\n#define RCC_PLL3CFGR2_DIVQ_SHIFT\t8\n#define RCC_PLL3CFGR2_DIVR_SHIFT\t16\n\n \n#define RCC_PLL3FRACR_FRACV_MASK\tGENMASK(15, 3)\n#define RCC_PLL3FRACR_FRACLE\t\tBIT(16)\n#define RCC_PLL3FRACR_FRACV_SHIFT\t3\n\n \n#define RCC_PLL3CSGR_MOD_PER_MASK\tGENMASK(12, 0)\n#define RCC_PLL3CSGR_TPDFN_DIS\t\tBIT(13)\n#define RCC_PLL3CSGR_RPDFN_DIS\t\tBIT(14)\n#define RCC_PLL3CSGR_SSCG_MODE\t\tBIT(15)\n#define RCC_PLL3CSGR_INC_STEP_MASK\tGENMASK(30, 16)\n#define RCC_PLL3CSGR_MOD_PER_SHIFT\t0\n#define RCC_PLL3CSGR_INC_STEP_SHIFT\t16\n\n \n#define RCC_PLL4CR_PLLON\t\tBIT(0)\n#define RCC_PLL4CR_PLL4RDY\t\tBIT(1)\n#define RCC_PLL4CR_SSCG_CTRL\t\tBIT(2)\n#define RCC_PLL4CR_DIVPEN\t\tBIT(4)\n#define RCC_PLL4CR_DIVQEN\t\tBIT(5)\n#define RCC_PLL4CR_DIVREN\t\tBIT(6)\n\n \n#define RCC_PLL4CFGR1_DIVN_MASK\t\tGENMASK(8, 0)\n#define RCC_PLL4CFGR1_DIVM4_MASK\tGENMASK(21, 16)\n#define RCC_PLL4CFGR1_IFRGE_MASK\tGENMASK(25, 24)\n#define RCC_PLL4CFGR1_DIVN_SHIFT\t0\n#define RCC_PLL4CFGR1_DIVM4_SHIFT\t16\n#define RCC_PLL4CFGR1_IFRGE_SHIFT\t24\n\n \n#define RCC_PLL4CFGR2_DIVP_MASK\t\tGENMASK(6, 0)\n#define RCC_PLL4CFGR2_DIVQ_MASK\t\tGENMASK(14, 8)\n#define RCC_PLL4CFGR2_DIVR_MASK\t\tGENMASK(22, 16)\n#define RCC_PLL4CFGR2_DIVP_SHIFT\t0\n#define RCC_PLL4CFGR2_DIVQ_SHIFT\t8\n#define RCC_PLL4CFGR2_DIVR_SHIFT\t16\n\n \n#define RCC_PLL4FRACR_FRACV_MASK\tGENMASK(15, 3)\n#define RCC_PLL4FRACR_FRACLE\t\tBIT(16)\n#define RCC_PLL4FRACR_FRACV_SHIFT\t3\n\n \n#define RCC_PLL4CSGR_MOD_PER_MASK\tGENMASK(12, 0)\n#define RCC_PLL4CSGR_TPDFN_DIS\t\tBIT(13)\n#define RCC_PLL4CSGR_RPDFN_DIS\t\tBIT(14)\n#define RCC_PLL4CSGR_SSCG_MODE\t\tBIT(15)\n#define RCC_PLL4CSGR_INC_STEP_MASK\tGENMASK(30, 16)\n#define RCC_PLL4CSGR_MOD_PER_SHIFT\t0\n#define RCC_PLL4CSGR_INC_STEP_SHIFT\t16\n\n \n#define RCC_MPCKSELR_MPUSRC_MASK\tGENMASK(1, 0)\n#define RCC_MPCKSELR_MPUSRCRDY\t\tBIT(31)\n#define RCC_MPCKSELR_MPUSRC_SHIFT\t0\n\n \n#define RCC_ASSCKSELR_AXISSRC_MASK\tGENMASK(2, 0)\n#define RCC_ASSCKSELR_AXISSRCRDY\tBIT(31)\n#define RCC_ASSCKSELR_AXISSRC_SHIFT\t0\n\n \n#define RCC_MSSCKSELR_MLAHBSSRC_MASK\tGENMASK(1, 0)\n#define RCC_MSSCKSELR_MLAHBSSRCRDY\tBIT(31)\n#define RCC_MSSCKSELR_MLAHBSSRC_SHIFT\t0\n\n \n#define RCC_CPERCKSELR_CKPERSRC_MASK\tGENMASK(1, 0)\n#define RCC_CPERCKSELR_CKPERSRC_SHIFT\t0\n\n \n#define RCC_RTCDIVR_RTCDIV_MASK\t\tGENMASK(5, 0)\n#define RCC_RTCDIVR_RTCDIV_SHIFT\t0\n\n \n#define RCC_MPCKDIVR_MPUDIV_MASK\tGENMASK(3, 0)\n#define RCC_MPCKDIVR_MPUDIVRDY\t\tBIT(31)\n#define RCC_MPCKDIVR_MPUDIV_SHIFT\t0\n\n \n#define RCC_AXIDIVR_AXIDIV_MASK\t\tGENMASK(2, 0)\n#define RCC_AXIDIVR_AXIDIVRDY\t\tBIT(31)\n#define RCC_AXIDIVR_AXIDIV_SHIFT\t0\n\n \n#define RCC_MLAHBDIVR_MLAHBDIV_MASK\tGENMASK(3, 0)\n#define RCC_MLAHBDIVR_MLAHBDIVRDY\tBIT(31)\n#define RCC_MLAHBDIVR_MLAHBDIV_SHIFT\t0\n\n \n#define RCC_APB1DIVR_APB1DIV_MASK\tGENMASK(2, 0)\n#define RCC_APB1DIVR_APB1DIVRDY\t\tBIT(31)\n#define RCC_APB1DIVR_APB1DIV_SHIFT\t0\n\n \n#define RCC_APB2DIVR_APB2DIV_MASK\tGENMASK(2, 0)\n#define RCC_APB2DIVR_APB2DIVRDY\t\tBIT(31)\n#define RCC_APB2DIVR_APB2DIV_SHIFT\t0\n\n \n#define RCC_APB3DIVR_APB3DIV_MASK\tGENMASK(2, 0)\n#define RCC_APB3DIVR_APB3DIVRDY\t\tBIT(31)\n#define RCC_APB3DIVR_APB3DIV_SHIFT\t0\n\n \n#define RCC_APB4DIVR_APB4DIV_MASK\tGENMASK(2, 0)\n#define RCC_APB4DIVR_APB4DIVRDY\t\tBIT(31)\n#define RCC_APB4DIVR_APB4DIV_SHIFT\t0\n\n \n#define RCC_APB5DIVR_APB5DIV_MASK\tGENMASK(2, 0)\n#define RCC_APB5DIVR_APB5DIVRDY\t\tBIT(31)\n#define RCC_APB5DIVR_APB5DIV_SHIFT\t0\n\n \n#define RCC_APB6DIVR_APB6DIV_MASK\tGENMASK(2, 0)\n#define RCC_APB6DIVR_APB6DIVRDY\t\tBIT(31)\n#define RCC_APB6DIVR_APB6DIV_SHIFT\t0\n\n \n#define RCC_TIMG1PRER_TIMG1PRE\t\tBIT(0)\n#define RCC_TIMG1PRER_TIMG1PRERDY\tBIT(31)\n\n \n#define RCC_TIMG2PRER_TIMG2PRE\t\tBIT(0)\n#define RCC_TIMG2PRER_TIMG2PRERDY\tBIT(31)\n\n \n#define RCC_TIMG3PRER_TIMG3PRE\t\tBIT(0)\n#define RCC_TIMG3PRER_TIMG3PRERDY\tBIT(31)\n\n \n#define RCC_DDRITFCR_DDRC1EN\t\tBIT(0)\n#define RCC_DDRITFCR_DDRC1LPEN\t\tBIT(1)\n#define RCC_DDRITFCR_DDRPHYCEN\t\tBIT(4)\n#define RCC_DDRITFCR_DDRPHYCLPEN\tBIT(5)\n#define RCC_DDRITFCR_DDRCAPBEN\t\tBIT(6)\n#define RCC_DDRITFCR_DDRCAPBLPEN\tBIT(7)\n#define RCC_DDRITFCR_AXIDCGEN\t\tBIT(8)\n#define RCC_DDRITFCR_DDRPHYCAPBEN\tBIT(9)\n#define RCC_DDRITFCR_DDRPHYCAPBLPEN\tBIT(10)\n#define RCC_DDRITFCR_KERDCG_DLY_MASK\tGENMASK(13, 11)\n#define RCC_DDRITFCR_DDRCAPBRST\t\tBIT(14)\n#define RCC_DDRITFCR_DDRCAXIRST\t\tBIT(15)\n#define RCC_DDRITFCR_DDRCORERST\t\tBIT(16)\n#define RCC_DDRITFCR_DPHYAPBRST\t\tBIT(17)\n#define RCC_DDRITFCR_DPHYRST\t\tBIT(18)\n#define RCC_DDRITFCR_DPHYCTLRST\t\tBIT(19)\n#define RCC_DDRITFCR_DDRCKMOD_MASK\tGENMASK(22, 20)\n#define RCC_DDRITFCR_GSKPMOD\t\tBIT(23)\n#define RCC_DDRITFCR_GSKPCTRL\t\tBIT(24)\n#define RCC_DDRITFCR_DFILP_WIDTH_MASK\tGENMASK(27, 25)\n#define RCC_DDRITFCR_GSKP_DUR_MASK\tGENMASK(31, 28)\n#define RCC_DDRITFCR_KERDCG_DLY_SHIFT\t11\n#define RCC_DDRITFCR_DDRCKMOD_SHIFT\t20\n#define RCC_DDRITFCR_DFILP_WIDTH_SHIFT\t25\n#define RCC_DDRITFCR_GSKP_DUR_SHIFT\t28\n\n \n#define RCC_I2C12CKSELR_I2C12SRC_MASK\tGENMASK(2, 0)\n#define RCC_I2C12CKSELR_I2C12SRC_SHIFT\t0\n\n \n#define RCC_I2C345CKSELR_I2C3SRC_MASK\tGENMASK(2, 0)\n#define RCC_I2C345CKSELR_I2C4SRC_MASK\tGENMASK(5, 3)\n#define RCC_I2C345CKSELR_I2C5SRC_MASK\tGENMASK(8, 6)\n#define RCC_I2C345CKSELR_I2C3SRC_SHIFT\t0\n#define RCC_I2C345CKSELR_I2C4SRC_SHIFT\t3\n#define RCC_I2C345CKSELR_I2C5SRC_SHIFT\t6\n\n \n#define RCC_SPI2S1CKSELR_SPI1SRC_MASK\tGENMASK(2, 0)\n#define RCC_SPI2S1CKSELR_SPI1SRC_SHIFT\t0\n\n \n#define RCC_SPI2S23CKSELR_SPI23SRC_MASK\tGENMASK(2, 0)\n#define RCC_SPI2S23CKSELR_SPI23SRC_SHIFT\t0\n\n \n#define RCC_SPI45CKSELR_SPI4SRC_MASK\tGENMASK(2, 0)\n#define RCC_SPI45CKSELR_SPI5SRC_MASK\tGENMASK(5, 3)\n#define RCC_SPI45CKSELR_SPI4SRC_SHIFT\t0\n#define RCC_SPI45CKSELR_SPI5SRC_SHIFT\t3\n\n \n#define RCC_UART12CKSELR_UART1SRC_MASK\tGENMASK(2, 0)\n#define RCC_UART12CKSELR_UART2SRC_MASK\tGENMASK(5, 3)\n#define RCC_UART12CKSELR_UART1SRC_SHIFT\t0\n#define RCC_UART12CKSELR_UART2SRC_SHIFT\t3\n\n \n#define RCC_UART35CKSELR_UART35SRC_MASK\tGENMASK(2, 0)\n#define RCC_UART35CKSELR_UART35SRC_SHIFT\t0\n\n \n#define RCC_UART4CKSELR_UART4SRC_MASK\tGENMASK(2, 0)\n#define RCC_UART4CKSELR_UART4SRC_SHIFT\t0\n\n \n#define RCC_UART6CKSELR_UART6SRC_MASK\tGENMASK(2, 0)\n#define RCC_UART6CKSELR_UART6SRC_SHIFT\t0\n\n \n#define RCC_UART78CKSELR_UART78SRC_MASK\tGENMASK(2, 0)\n#define RCC_UART78CKSELR_UART78SRC_SHIFT\t0\n\n \n#define RCC_LPTIM1CKSELR_LPTIM1SRC_MASK\tGENMASK(2, 0)\n#define RCC_LPTIM1CKSELR_LPTIM1SRC_SHIFT\t0\n\n \n#define RCC_LPTIM23CKSELR_LPTIM2SRC_MASK\tGENMASK(2, 0)\n#define RCC_LPTIM23CKSELR_LPTIM3SRC_MASK\tGENMASK(5, 3)\n#define RCC_LPTIM23CKSELR_LPTIM2SRC_SHIFT\t0\n#define RCC_LPTIM23CKSELR_LPTIM3SRC_SHIFT\t3\n\n \n#define RCC_LPTIM45CKSELR_LPTIM45SRC_MASK\tGENMASK(2, 0)\n#define RCC_LPTIM45CKSELR_LPTIM45SRC_SHIFT\t0\n\n \n#define RCC_SAI1CKSELR_SAI1SRC_MASK\tGENMASK(2, 0)\n#define RCC_SAI1CKSELR_SAI1SRC_SHIFT\t0\n\n \n#define RCC_SAI2CKSELR_SAI2SRC_MASK\tGENMASK(2, 0)\n#define RCC_SAI2CKSELR_SAI2SRC_SHIFT\t0\n\n \n#define RCC_FDCANCKSELR_FDCANSRC_MASK\tGENMASK(1, 0)\n#define RCC_FDCANCKSELR_FDCANSRC_SHIFT\t0\n\n \n#define RCC_SPDIFCKSELR_SPDIFSRC_MASK\tGENMASK(1, 0)\n#define RCC_SPDIFCKSELR_SPDIFSRC_SHIFT\t0\n\n \n#define RCC_ADC12CKSELR_ADC1SRC_MASK\tGENMASK(1, 0)\n#define RCC_ADC12CKSELR_ADC2SRC_MASK\tGENMASK(3, 2)\n#define RCC_ADC12CKSELR_ADC1SRC_SHIFT\t0\n#define RCC_ADC12CKSELR_ADC2SRC_SHIFT\t2\n\n \n#define RCC_SDMMC12CKSELR_SDMMC1SRC_MASK\tGENMASK(2, 0)\n#define RCC_SDMMC12CKSELR_SDMMC2SRC_MASK\tGENMASK(5, 3)\n#define RCC_SDMMC12CKSELR_SDMMC1SRC_SHIFT\t0\n#define RCC_SDMMC12CKSELR_SDMMC2SRC_SHIFT\t3\n\n \n#define RCC_ETH12CKSELR_ETH1SRC_MASK\tGENMASK(1, 0)\n#define RCC_ETH12CKSELR_ETH1PTPDIV_MASK\tGENMASK(7, 4)\n#define RCC_ETH12CKSELR_ETH2SRC_MASK\tGENMASK(9, 8)\n#define RCC_ETH12CKSELR_ETH2PTPDIV_MASK\tGENMASK(15, 12)\n#define RCC_ETH12CKSELR_ETH1SRC_SHIFT\t0\n#define RCC_ETH12CKSELR_ETH1PTPDIV_SHIFT\t4\n#define RCC_ETH12CKSELR_ETH2SRC_SHIFT\t8\n#define RCC_ETH12CKSELR_ETH2PTPDIV_SHIFT\t12\n\n \n#define RCC_USBCKSELR_USBPHYSRC_MASK\tGENMASK(1, 0)\n#define RCC_USBCKSELR_USBOSRC\t\tBIT(4)\n#define RCC_USBCKSELR_USBPHYSRC_SHIFT\t0\n\n \n#define RCC_QSPICKSELR_QSPISRC_MASK\tGENMASK(1, 0)\n#define RCC_QSPICKSELR_QSPISRC_SHIFT\t0\n\n \n#define RCC_FMCCKSELR_FMCSRC_MASK\tGENMASK(1, 0)\n#define RCC_FMCCKSELR_FMCSRC_SHIFT\t0\n\n \n#define RCC_RNG1CKSELR_RNG1SRC_MASK\tGENMASK(1, 0)\n#define RCC_RNG1CKSELR_RNG1SRC_SHIFT\t0\n\n \n#define RCC_STGENCKSELR_STGENSRC_MASK\tGENMASK(1, 0)\n#define RCC_STGENCKSELR_STGENSRC_SHIFT\t0\n\n \n#define RCC_DCMIPPCKSELR_DCMIPPSRC_MASK\tGENMASK(1, 0)\n#define RCC_DCMIPPCKSELR_DCMIPPSRC_SHIFT\t0\n\n \n#define RCC_SAESCKSELR_SAESSRC_MASK\tGENMASK(1, 0)\n#define RCC_SAESCKSELR_SAESSRC_SHIFT\t0\n\n \n#define RCC_APB1RSTSETR_TIM2RST\t\tBIT(0)\n#define RCC_APB1RSTSETR_TIM3RST\t\tBIT(1)\n#define RCC_APB1RSTSETR_TIM4RST\t\tBIT(2)\n#define RCC_APB1RSTSETR_TIM5RST\t\tBIT(3)\n#define RCC_APB1RSTSETR_TIM6RST\t\tBIT(4)\n#define RCC_APB1RSTSETR_TIM7RST\t\tBIT(5)\n#define RCC_APB1RSTSETR_LPTIM1RST\tBIT(9)\n#define RCC_APB1RSTSETR_SPI2RST\t\tBIT(11)\n#define RCC_APB1RSTSETR_SPI3RST\t\tBIT(12)\n#define RCC_APB1RSTSETR_USART3RST\tBIT(15)\n#define RCC_APB1RSTSETR_UART4RST\tBIT(16)\n#define RCC_APB1RSTSETR_UART5RST\tBIT(17)\n#define RCC_APB1RSTSETR_UART7RST\tBIT(18)\n#define RCC_APB1RSTSETR_UART8RST\tBIT(19)\n#define RCC_APB1RSTSETR_I2C1RST\t\tBIT(21)\n#define RCC_APB1RSTSETR_I2C2RST\t\tBIT(22)\n#define RCC_APB1RSTSETR_SPDIFRST\tBIT(26)\n\n \n#define RCC_APB1RSTCLRR_TIM2RST\t\tBIT(0)\n#define RCC_APB1RSTCLRR_TIM3RST\t\tBIT(1)\n#define RCC_APB1RSTCLRR_TIM4RST\t\tBIT(2)\n#define RCC_APB1RSTCLRR_TIM5RST\t\tBIT(3)\n#define RCC_APB1RSTCLRR_TIM6RST\t\tBIT(4)\n#define RCC_APB1RSTCLRR_TIM7RST\t\tBIT(5)\n#define RCC_APB1RSTCLRR_LPTIM1RST\tBIT(9)\n#define RCC_APB1RSTCLRR_SPI2RST\t\tBIT(11)\n#define RCC_APB1RSTCLRR_SPI3RST\t\tBIT(12)\n#define RCC_APB1RSTCLRR_USART3RST\tBIT(15)\n#define RCC_APB1RSTCLRR_UART4RST\tBIT(16)\n#define RCC_APB1RSTCLRR_UART5RST\tBIT(17)\n#define RCC_APB1RSTCLRR_UART7RST\tBIT(18)\n#define RCC_APB1RSTCLRR_UART8RST\tBIT(19)\n#define RCC_APB1RSTCLRR_I2C1RST\t\tBIT(21)\n#define RCC_APB1RSTCLRR_I2C2RST\t\tBIT(22)\n#define RCC_APB1RSTCLRR_SPDIFRST\tBIT(26)\n\n \n#define RCC_APB2RSTSETR_TIM1RST\t\tBIT(0)\n#define RCC_APB2RSTSETR_TIM8RST\t\tBIT(1)\n#define RCC_APB2RSTSETR_SPI1RST\t\tBIT(8)\n#define RCC_APB2RSTSETR_USART6RST\tBIT(13)\n#define RCC_APB2RSTSETR_SAI1RST\t\tBIT(16)\n#define RCC_APB2RSTSETR_SAI2RST\t\tBIT(17)\n#define RCC_APB2RSTSETR_DFSDMRST\tBIT(20)\n#define RCC_APB2RSTSETR_FDCANRST\tBIT(24)\n\n \n#define RCC_APB2RSTCLRR_TIM1RST\t\tBIT(0)\n#define RCC_APB2RSTCLRR_TIM8RST\t\tBIT(1)\n#define RCC_APB2RSTCLRR_SPI1RST\t\tBIT(8)\n#define RCC_APB2RSTCLRR_USART6RST\tBIT(13)\n#define RCC_APB2RSTCLRR_SAI1RST\t\tBIT(16)\n#define RCC_APB2RSTCLRR_SAI2RST\t\tBIT(17)\n#define RCC_APB2RSTCLRR_DFSDMRST\tBIT(20)\n#define RCC_APB2RSTCLRR_FDCANRST\tBIT(24)\n\n \n#define RCC_APB3RSTSETR_LPTIM2RST\tBIT(0)\n#define RCC_APB3RSTSETR_LPTIM3RST\tBIT(1)\n#define RCC_APB3RSTSETR_LPTIM4RST\tBIT(2)\n#define RCC_APB3RSTSETR_LPTIM5RST\tBIT(3)\n#define RCC_APB3RSTSETR_SYSCFGRST\tBIT(11)\n#define RCC_APB3RSTSETR_VREFRST\t\tBIT(13)\n#define RCC_APB3RSTSETR_DTSRST\t\tBIT(16)\n#define RCC_APB3RSTSETR_PMBCTRLRST\tBIT(17)\n\n \n#define RCC_APB3RSTCLRR_LPTIM2RST\tBIT(0)\n#define RCC_APB3RSTCLRR_LPTIM3RST\tBIT(1)\n#define RCC_APB3RSTCLRR_LPTIM4RST\tBIT(2)\n#define RCC_APB3RSTCLRR_LPTIM5RST\tBIT(3)\n#define RCC_APB3RSTCLRR_SYSCFGRST\tBIT(11)\n#define RCC_APB3RSTCLRR_VREFRST\t\tBIT(13)\n#define RCC_APB3RSTCLRR_DTSRST\t\tBIT(16)\n#define RCC_APB3RSTCLRR_PMBCTRLRST\tBIT(17)\n\n \n#define RCC_APB4RSTSETR_LTDCRST\t\tBIT(0)\n#define RCC_APB4RSTSETR_DCMIPPRST\tBIT(1)\n#define RCC_APB4RSTSETR_DDRPERFMRST\tBIT(8)\n#define RCC_APB4RSTSETR_USBPHYRST\tBIT(16)\n\n \n#define RCC_APB4RSTCLRR_LTDCRST\t\tBIT(0)\n#define RCC_APB4RSTCLRR_DCMIPPRST\tBIT(1)\n#define RCC_APB4RSTCLRR_DDRPERFMRST\tBIT(8)\n#define RCC_APB4RSTCLRR_USBPHYRST\tBIT(16)\n\n \n#define RCC_APB5RSTSETR_STGENRST\tBIT(20)\n\n \n#define RCC_APB5RSTCLRR_STGENRST\tBIT(20)\n\n \n#define RCC_APB6RSTSETR_USART1RST\tBIT(0)\n#define RCC_APB6RSTSETR_USART2RST\tBIT(1)\n#define RCC_APB6RSTSETR_SPI4RST\t\tBIT(2)\n#define RCC_APB6RSTSETR_SPI5RST\t\tBIT(3)\n#define RCC_APB6RSTSETR_I2C3RST\t\tBIT(4)\n#define RCC_APB6RSTSETR_I2C4RST\t\tBIT(5)\n#define RCC_APB6RSTSETR_I2C5RST\t\tBIT(6)\n#define RCC_APB6RSTSETR_TIM12RST\tBIT(7)\n#define RCC_APB6RSTSETR_TIM13RST\tBIT(8)\n#define RCC_APB6RSTSETR_TIM14RST\tBIT(9)\n#define RCC_APB6RSTSETR_TIM15RST\tBIT(10)\n#define RCC_APB6RSTSETR_TIM16RST\tBIT(11)\n#define RCC_APB6RSTSETR_TIM17RST\tBIT(12)\n\n \n#define RCC_APB6RSTCLRR_USART1RST\tBIT(0)\n#define RCC_APB6RSTCLRR_USART2RST\tBIT(1)\n#define RCC_APB6RSTCLRR_SPI4RST\t\tBIT(2)\n#define RCC_APB6RSTCLRR_SPI5RST\t\tBIT(3)\n#define RCC_APB6RSTCLRR_I2C3RST\t\tBIT(4)\n#define RCC_APB6RSTCLRR_I2C4RST\t\tBIT(5)\n#define RCC_APB6RSTCLRR_I2C5RST\t\tBIT(6)\n#define RCC_APB6RSTCLRR_TIM12RST\tBIT(7)\n#define RCC_APB6RSTCLRR_TIM13RST\tBIT(8)\n#define RCC_APB6RSTCLRR_TIM14RST\tBIT(9)\n#define RCC_APB6RSTCLRR_TIM15RST\tBIT(10)\n#define RCC_APB6RSTCLRR_TIM16RST\tBIT(11)\n#define RCC_APB6RSTCLRR_TIM17RST\tBIT(12)\n\n \n#define RCC_AHB2RSTSETR_DMA1RST\t\tBIT(0)\n#define RCC_AHB2RSTSETR_DMA2RST\t\tBIT(1)\n#define RCC_AHB2RSTSETR_DMAMUX1RST\tBIT(2)\n#define RCC_AHB2RSTSETR_DMA3RST\t\tBIT(3)\n#define RCC_AHB2RSTSETR_DMAMUX2RST\tBIT(4)\n#define RCC_AHB2RSTSETR_ADC1RST\t\tBIT(5)\n#define RCC_AHB2RSTSETR_ADC2RST\t\tBIT(6)\n#define RCC_AHB2RSTSETR_USBORST\t\tBIT(8)\n\n \n#define RCC_AHB2RSTCLRR_DMA1RST\t\tBIT(0)\n#define RCC_AHB2RSTCLRR_DMA2RST\t\tBIT(1)\n#define RCC_AHB2RSTCLRR_DMAMUX1RST\tBIT(2)\n#define RCC_AHB2RSTCLRR_DMA3RST\t\tBIT(3)\n#define RCC_AHB2RSTCLRR_DMAMUX2RST\tBIT(4)\n#define RCC_AHB2RSTCLRR_ADC1RST\t\tBIT(5)\n#define RCC_AHB2RSTCLRR_ADC2RST\t\tBIT(6)\n#define RCC_AHB2RSTCLRR_USBORST\t\tBIT(8)\n\n \n#define RCC_AHB4RSTSETR_GPIOARST\tBIT(0)\n#define RCC_AHB4RSTSETR_GPIOBRST\tBIT(1)\n#define RCC_AHB4RSTSETR_GPIOCRST\tBIT(2)\n#define RCC_AHB4RSTSETR_GPIODRST\tBIT(3)\n#define RCC_AHB4RSTSETR_GPIOERST\tBIT(4)\n#define RCC_AHB4RSTSETR_GPIOFRST\tBIT(5)\n#define RCC_AHB4RSTSETR_GPIOGRST\tBIT(6)\n#define RCC_AHB4RSTSETR_GPIOHRST\tBIT(7)\n#define RCC_AHB4RSTSETR_GPIOIRST\tBIT(8)\n#define RCC_AHB4RSTSETR_TSCRST\t\tBIT(15)\n\n \n#define RCC_AHB4RSTCLRR_GPIOARST\tBIT(0)\n#define RCC_AHB4RSTCLRR_GPIOBRST\tBIT(1)\n#define RCC_AHB4RSTCLRR_GPIOCRST\tBIT(2)\n#define RCC_AHB4RSTCLRR_GPIODRST\tBIT(3)\n#define RCC_AHB4RSTCLRR_GPIOERST\tBIT(4)\n#define RCC_AHB4RSTCLRR_GPIOFRST\tBIT(5)\n#define RCC_AHB4RSTCLRR_GPIOGRST\tBIT(6)\n#define RCC_AHB4RSTCLRR_GPIOHRST\tBIT(7)\n#define RCC_AHB4RSTCLRR_GPIOIRST\tBIT(8)\n#define RCC_AHB4RSTCLRR_TSCRST\t\tBIT(15)\n\n \n#define RCC_AHB5RSTSETR_PKARST\t\tBIT(2)\n#define RCC_AHB5RSTSETR_SAESRST\t\tBIT(3)\n#define RCC_AHB5RSTSETR_CRYP1RST\tBIT(4)\n#define RCC_AHB5RSTSETR_HASH1RST\tBIT(5)\n#define RCC_AHB5RSTSETR_RNG1RST\t\tBIT(6)\n#define RCC_AHB5RSTSETR_AXIMCRST\tBIT(16)\n\n \n#define RCC_AHB5RSTCLRR_PKARST\t\tBIT(2)\n#define RCC_AHB5RSTCLRR_SAESRST\t\tBIT(3)\n#define RCC_AHB5RSTCLRR_CRYP1RST\tBIT(4)\n#define RCC_AHB5RSTCLRR_HASH1RST\tBIT(5)\n#define RCC_AHB5RSTCLRR_RNG1RST\t\tBIT(6)\n#define RCC_AHB5RSTCLRR_AXIMCRST\tBIT(16)\n\n \n#define RCC_AHB6RSTSETR_MDMARST\t\tBIT(0)\n#define RCC_AHB6RSTSETR_MCERST\t\tBIT(1)\n#define RCC_AHB6RSTSETR_ETH1MACRST\tBIT(10)\n#define RCC_AHB6RSTSETR_FMCRST\t\tBIT(12)\n#define RCC_AHB6RSTSETR_QSPIRST\t\tBIT(14)\n#define RCC_AHB6RSTSETR_SDMMC1RST\tBIT(16)\n#define RCC_AHB6RSTSETR_SDMMC2RST\tBIT(17)\n#define RCC_AHB6RSTSETR_CRC1RST\t\tBIT(20)\n#define RCC_AHB6RSTSETR_USBHRST\t\tBIT(24)\n#define RCC_AHB6RSTSETR_ETH2MACRST\tBIT(30)\n\n \n#define RCC_AHB6RSTCLRR_MDMARST\t\tBIT(0)\n#define RCC_AHB6RSTCLRR_MCERST\t\tBIT(1)\n#define RCC_AHB6RSTCLRR_ETH1MACRST\tBIT(10)\n#define RCC_AHB6RSTCLRR_FMCRST\t\tBIT(12)\n#define RCC_AHB6RSTCLRR_QSPIRST\t\tBIT(14)\n#define RCC_AHB6RSTCLRR_SDMMC1RST\tBIT(16)\n#define RCC_AHB6RSTCLRR_SDMMC2RST\tBIT(17)\n#define RCC_AHB6RSTCLRR_CRC1RST\t\tBIT(20)\n#define RCC_AHB6RSTCLRR_USBHRST\t\tBIT(24)\n#define RCC_AHB6RSTCLRR_ETH2MACRST\tBIT(30)\n\n \n#define RCC_MP_APB1ENSETR_TIM2EN\tBIT(0)\n#define RCC_MP_APB1ENSETR_TIM3EN\tBIT(1)\n#define RCC_MP_APB1ENSETR_TIM4EN\tBIT(2)\n#define RCC_MP_APB1ENSETR_TIM5EN\tBIT(3)\n#define RCC_MP_APB1ENSETR_TIM6EN\tBIT(4)\n#define RCC_MP_APB1ENSETR_TIM7EN\tBIT(5)\n#define RCC_MP_APB1ENSETR_LPTIM1EN\tBIT(9)\n#define RCC_MP_APB1ENSETR_SPI2EN\tBIT(11)\n#define RCC_MP_APB1ENSETR_SPI3EN\tBIT(12)\n#define RCC_MP_APB1ENSETR_USART3EN\tBIT(15)\n#define RCC_MP_APB1ENSETR_UART4EN\tBIT(16)\n#define RCC_MP_APB1ENSETR_UART5EN\tBIT(17)\n#define RCC_MP_APB1ENSETR_UART7EN\tBIT(18)\n#define RCC_MP_APB1ENSETR_UART8EN\tBIT(19)\n#define RCC_MP_APB1ENSETR_I2C1EN\tBIT(21)\n#define RCC_MP_APB1ENSETR_I2C2EN\tBIT(22)\n#define RCC_MP_APB1ENSETR_SPDIFEN\tBIT(26)\n\n \n#define RCC_MP_APB1ENCLRR_TIM2EN\tBIT(0)\n#define RCC_MP_APB1ENCLRR_TIM3EN\tBIT(1)\n#define RCC_MP_APB1ENCLRR_TIM4EN\tBIT(2)\n#define RCC_MP_APB1ENCLRR_TIM5EN\tBIT(3)\n#define RCC_MP_APB1ENCLRR_TIM6EN\tBIT(4)\n#define RCC_MP_APB1ENCLRR_TIM7EN\tBIT(5)\n#define RCC_MP_APB1ENCLRR_LPTIM1EN\tBIT(9)\n#define RCC_MP_APB1ENCLRR_SPI2EN\tBIT(11)\n#define RCC_MP_APB1ENCLRR_SPI3EN\tBIT(12)\n#define RCC_MP_APB1ENCLRR_USART3EN\tBIT(15)\n#define RCC_MP_APB1ENCLRR_UART4EN\tBIT(16)\n#define RCC_MP_APB1ENCLRR_UART5EN\tBIT(17)\n#define RCC_MP_APB1ENCLRR_UART7EN\tBIT(18)\n#define RCC_MP_APB1ENCLRR_UART8EN\tBIT(19)\n#define RCC_MP_APB1ENCLRR_I2C1EN\tBIT(21)\n#define RCC_MP_APB1ENCLRR_I2C2EN\tBIT(22)\n#define RCC_MP_APB1ENCLRR_SPDIFEN\tBIT(26)\n\n \n#define RCC_MP_APB2ENSETR_TIM1EN\tBIT(0)\n#define RCC_MP_APB2ENSETR_TIM8EN\tBIT(1)\n#define RCC_MP_APB2ENSETR_SPI1EN\tBIT(8)\n#define RCC_MP_APB2ENSETR_USART6EN\tBIT(13)\n#define RCC_MP_APB2ENSETR_SAI1EN\tBIT(16)\n#define RCC_MP_APB2ENSETR_SAI2EN\tBIT(17)\n#define RCC_MP_APB2ENSETR_DFSDMEN\tBIT(20)\n#define RCC_MP_APB2ENSETR_ADFSDMEN\tBIT(21)\n#define RCC_MP_APB2ENSETR_FDCANEN\tBIT(24)\n\n \n#define RCC_MP_APB2ENCLRR_TIM1EN\tBIT(0)\n#define RCC_MP_APB2ENCLRR_TIM8EN\tBIT(1)\n#define RCC_MP_APB2ENCLRR_SPI1EN\tBIT(8)\n#define RCC_MP_APB2ENCLRR_USART6EN\tBIT(13)\n#define RCC_MP_APB2ENCLRR_SAI1EN\tBIT(16)\n#define RCC_MP_APB2ENCLRR_SAI2EN\tBIT(17)\n#define RCC_MP_APB2ENCLRR_DFSDMEN\tBIT(20)\n#define RCC_MP_APB2ENCLRR_ADFSDMEN\tBIT(21)\n#define RCC_MP_APB2ENCLRR_FDCANEN\tBIT(24)\n\n \n#define RCC_MP_APB3ENSETR_LPTIM2EN\tBIT(0)\n#define RCC_MP_APB3ENSETR_LPTIM3EN\tBIT(1)\n#define RCC_MP_APB3ENSETR_LPTIM4EN\tBIT(2)\n#define RCC_MP_APB3ENSETR_LPTIM5EN\tBIT(3)\n#define RCC_MP_APB3ENSETR_VREFEN\tBIT(13)\n#define RCC_MP_APB3ENSETR_DTSEN\t\tBIT(16)\n#define RCC_MP_APB3ENSETR_PMBCTRLEN\tBIT(17)\n#define RCC_MP_APB3ENSETR_HDPEN\t\tBIT(20)\n\n \n#define RCC_MP_APB3ENCLRR_LPTIM2EN\tBIT(0)\n#define RCC_MP_APB3ENCLRR_LPTIM3EN\tBIT(1)\n#define RCC_MP_APB3ENCLRR_LPTIM4EN\tBIT(2)\n#define RCC_MP_APB3ENCLRR_LPTIM5EN\tBIT(3)\n#define RCC_MP_APB3ENCLRR_VREFEN\tBIT(13)\n#define RCC_MP_APB3ENCLRR_DTSEN\t\tBIT(16)\n#define RCC_MP_APB3ENCLRR_PMBCTRLEN\tBIT(17)\n#define RCC_MP_APB3ENCLRR_HDPEN\t\tBIT(20)\n\n \n#define RCC_MP_S_APB3ENSETR_SYSCFGEN\tBIT(0)\n\n \n#define RCC_MP_S_APB3ENCLRR_SYSCFGEN\tBIT(0)\n\n \n#define RCC_MP_NS_APB3ENSETR_SYSCFGEN\tBIT(0)\n\n \n#define RCC_MP_NS_APB3ENCLRR_SYSCFGEN\tBIT(0)\n\n \n#define RCC_MP_APB4ENSETR_DCMIPPEN\tBIT(1)\n#define RCC_MP_APB4ENSETR_DDRPERFMEN\tBIT(8)\n#define RCC_MP_APB4ENSETR_IWDG2APBEN\tBIT(15)\n#define RCC_MP_APB4ENSETR_USBPHYEN\tBIT(16)\n#define RCC_MP_APB4ENSETR_STGENROEN\tBIT(20)\n\n \n#define RCC_MP_APB4ENCLRR_DCMIPPEN\tBIT(1)\n#define RCC_MP_APB4ENCLRR_DDRPERFMEN\tBIT(8)\n#define RCC_MP_APB4ENCLRR_IWDG2APBEN\tBIT(15)\n#define RCC_MP_APB4ENCLRR_USBPHYEN\tBIT(16)\n#define RCC_MP_APB4ENCLRR_STGENROEN\tBIT(20)\n\n \n#define RCC_MP_S_APB4ENSETR_LTDCEN\tBIT(0)\n\n \n#define RCC_MP_S_APB4ENCLRR_LTDCEN\tBIT(0)\n\n \n#define RCC_MP_NS_APB4ENSETR_LTDCEN\tBIT(0)\n\n \n#define RCC_MP_NS_APB4ENCLRR_LTDCEN\tBIT(0)\n\n \n#define RCC_MP_APB5ENSETR_RTCAPBEN\tBIT(8)\n#define RCC_MP_APB5ENSETR_TZCEN\t\tBIT(11)\n#define RCC_MP_APB5ENSETR_ETZPCEN\tBIT(13)\n#define RCC_MP_APB5ENSETR_IWDG1APBEN\tBIT(15)\n#define RCC_MP_APB5ENSETR_BSECEN\tBIT(16)\n#define RCC_MP_APB5ENSETR_STGENCEN\tBIT(20)\n\n \n#define RCC_MP_APB5ENCLRR_RTCAPBEN\tBIT(8)\n#define RCC_MP_APB5ENCLRR_TZCEN\t\tBIT(11)\n#define RCC_MP_APB5ENCLRR_ETZPCEN\tBIT(13)\n#define RCC_MP_APB5ENCLRR_IWDG1APBEN\tBIT(15)\n#define RCC_MP_APB5ENCLRR_BSECEN\tBIT(16)\n#define RCC_MP_APB5ENCLRR_STGENCEN\tBIT(20)\n\n \n#define RCC_MP_APB6ENSETR_USART1EN\tBIT(0)\n#define RCC_MP_APB6ENSETR_USART2EN\tBIT(1)\n#define RCC_MP_APB6ENSETR_SPI4EN\tBIT(2)\n#define RCC_MP_APB6ENSETR_SPI5EN\tBIT(3)\n#define RCC_MP_APB6ENSETR_I2C3EN\tBIT(4)\n#define RCC_MP_APB6ENSETR_I2C4EN\tBIT(5)\n#define RCC_MP_APB6ENSETR_I2C5EN\tBIT(6)\n#define RCC_MP_APB6ENSETR_TIM12EN\tBIT(7)\n#define RCC_MP_APB6ENSETR_TIM13EN\tBIT(8)\n#define RCC_MP_APB6ENSETR_TIM14EN\tBIT(9)\n#define RCC_MP_APB6ENSETR_TIM15EN\tBIT(10)\n#define RCC_MP_APB6ENSETR_TIM16EN\tBIT(11)\n#define RCC_MP_APB6ENSETR_TIM17EN\tBIT(12)\n\n \n#define RCC_MP_APB6ENCLRR_USART1EN\tBIT(0)\n#define RCC_MP_APB6ENCLRR_USART2EN\tBIT(1)\n#define RCC_MP_APB6ENCLRR_SPI4EN\tBIT(2)\n#define RCC_MP_APB6ENCLRR_SPI5EN\tBIT(3)\n#define RCC_MP_APB6ENCLRR_I2C3EN\tBIT(4)\n#define RCC_MP_APB6ENCLRR_I2C4EN\tBIT(5)\n#define RCC_MP_APB6ENCLRR_I2C5EN\tBIT(6)\n#define RCC_MP_APB6ENCLRR_TIM12EN\tBIT(7)\n#define RCC_MP_APB6ENCLRR_TIM13EN\tBIT(8)\n#define RCC_MP_APB6ENCLRR_TIM14EN\tBIT(9)\n#define RCC_MP_APB6ENCLRR_TIM15EN\tBIT(10)\n#define RCC_MP_APB6ENCLRR_TIM16EN\tBIT(11)\n#define RCC_MP_APB6ENCLRR_TIM17EN\tBIT(12)\n\n \n#define RCC_MP_AHB2ENSETR_DMA1EN\tBIT(0)\n#define RCC_MP_AHB2ENSETR_DMA2EN\tBIT(1)\n#define RCC_MP_AHB2ENSETR_DMAMUX1EN\tBIT(2)\n#define RCC_MP_AHB2ENSETR_DMA3EN\tBIT(3)\n#define RCC_MP_AHB2ENSETR_DMAMUX2EN\tBIT(4)\n#define RCC_MP_AHB2ENSETR_ADC1EN\tBIT(5)\n#define RCC_MP_AHB2ENSETR_ADC2EN\tBIT(6)\n#define RCC_MP_AHB2ENSETR_USBOEN\tBIT(8)\n\n \n#define RCC_MP_AHB2ENCLRR_DMA1EN\tBIT(0)\n#define RCC_MP_AHB2ENCLRR_DMA2EN\tBIT(1)\n#define RCC_MP_AHB2ENCLRR_DMAMUX1EN\tBIT(2)\n#define RCC_MP_AHB2ENCLRR_DMA3EN\tBIT(3)\n#define RCC_MP_AHB2ENCLRR_DMAMUX2EN\tBIT(4)\n#define RCC_MP_AHB2ENCLRR_ADC1EN\tBIT(5)\n#define RCC_MP_AHB2ENCLRR_ADC2EN\tBIT(6)\n#define RCC_MP_AHB2ENCLRR_USBOEN\tBIT(8)\n\n \n#define RCC_MP_AHB4ENSETR_TSCEN\t\tBIT(15)\n\n \n#define RCC_MP_AHB4ENCLRR_TSCEN\t\tBIT(15)\n\n \n#define RCC_MP_S_AHB4ENSETR_GPIOAEN\tBIT(0)\n#define RCC_MP_S_AHB4ENSETR_GPIOBEN\tBIT(1)\n#define RCC_MP_S_AHB4ENSETR_GPIOCEN\tBIT(2)\n#define RCC_MP_S_AHB4ENSETR_GPIODEN\tBIT(3)\n#define RCC_MP_S_AHB4ENSETR_GPIOEEN\tBIT(4)\n#define RCC_MP_S_AHB4ENSETR_GPIOFEN\tBIT(5)\n#define RCC_MP_S_AHB4ENSETR_GPIOGEN\tBIT(6)\n#define RCC_MP_S_AHB4ENSETR_GPIOHEN\tBIT(7)\n#define RCC_MP_S_AHB4ENSETR_GPIOIEN\tBIT(8)\n\n \n#define RCC_MP_S_AHB4ENCLRR_GPIOAEN\tBIT(0)\n#define RCC_MP_S_AHB4ENCLRR_GPIOBEN\tBIT(1)\n#define RCC_MP_S_AHB4ENCLRR_GPIOCEN\tBIT(2)\n#define RCC_MP_S_AHB4ENCLRR_GPIODEN\tBIT(3)\n#define RCC_MP_S_AHB4ENCLRR_GPIOEEN\tBIT(4)\n#define RCC_MP_S_AHB4ENCLRR_GPIOFEN\tBIT(5)\n#define RCC_MP_S_AHB4ENCLRR_GPIOGEN\tBIT(6)\n#define RCC_MP_S_AHB4ENCLRR_GPIOHEN\tBIT(7)\n#define RCC_MP_S_AHB4ENCLRR_GPIOIEN\tBIT(8)\n\n \n#define RCC_MP_NS_AHB4ENSETR_GPIOAEN\tBIT(0)\n#define RCC_MP_NS_AHB4ENSETR_GPIOBEN\tBIT(1)\n#define RCC_MP_NS_AHB4ENSETR_GPIOCEN\tBIT(2)\n#define RCC_MP_NS_AHB4ENSETR_GPIODEN\tBIT(3)\n#define RCC_MP_NS_AHB4ENSETR_GPIOEEN\tBIT(4)\n#define RCC_MP_NS_AHB4ENSETR_GPIOFEN\tBIT(5)\n#define RCC_MP_NS_AHB4ENSETR_GPIOGEN\tBIT(6)\n#define RCC_MP_NS_AHB4ENSETR_GPIOHEN\tBIT(7)\n#define RCC_MP_NS_AHB4ENSETR_GPIOIEN\tBIT(8)\n\n \n#define RCC_MP_NS_AHB4ENCLRR_GPIOAEN\tBIT(0)\n#define RCC_MP_NS_AHB4ENCLRR_GPIOBEN\tBIT(1)\n#define RCC_MP_NS_AHB4ENCLRR_GPIOCEN\tBIT(2)\n#define RCC_MP_NS_AHB4ENCLRR_GPIODEN\tBIT(3)\n#define RCC_MP_NS_AHB4ENCLRR_GPIOEEN\tBIT(4)\n#define RCC_MP_NS_AHB4ENCLRR_GPIOFEN\tBIT(5)\n#define RCC_MP_NS_AHB4ENCLRR_GPIOGEN\tBIT(6)\n#define RCC_MP_NS_AHB4ENCLRR_GPIOHEN\tBIT(7)\n#define RCC_MP_NS_AHB4ENCLRR_GPIOIEN\tBIT(8)\n\n \n#define RCC_MP_AHB5ENSETR_PKAEN\t\tBIT(2)\n#define RCC_MP_AHB5ENSETR_SAESEN\tBIT(3)\n#define RCC_MP_AHB5ENSETR_CRYP1EN\tBIT(4)\n#define RCC_MP_AHB5ENSETR_HASH1EN\tBIT(5)\n#define RCC_MP_AHB5ENSETR_RNG1EN\tBIT(6)\n#define RCC_MP_AHB5ENSETR_BKPSRAMEN\tBIT(8)\n#define RCC_MP_AHB5ENSETR_AXIMCEN\tBIT(16)\n\n \n#define RCC_MP_AHB5ENCLRR_PKAEN\t\tBIT(2)\n#define RCC_MP_AHB5ENCLRR_SAESEN\tBIT(3)\n#define RCC_MP_AHB5ENCLRR_CRYP1EN\tBIT(4)\n#define RCC_MP_AHB5ENCLRR_HASH1EN\tBIT(5)\n#define RCC_MP_AHB5ENCLRR_RNG1EN\tBIT(6)\n#define RCC_MP_AHB5ENCLRR_BKPSRAMEN\tBIT(8)\n#define RCC_MP_AHB5ENCLRR_AXIMCEN\tBIT(16)\n\n \n#define RCC_MP_AHB6ENSETR_MCEEN\t\tBIT(1)\n#define RCC_MP_AHB6ENSETR_ETH1CKEN\tBIT(7)\n#define RCC_MP_AHB6ENSETR_ETH1TXEN\tBIT(8)\n#define RCC_MP_AHB6ENSETR_ETH1RXEN\tBIT(9)\n#define RCC_MP_AHB6ENSETR_ETH1MACEN\tBIT(10)\n#define RCC_MP_AHB6ENSETR_FMCEN\t\tBIT(12)\n#define RCC_MP_AHB6ENSETR_QSPIEN\tBIT(14)\n#define RCC_MP_AHB6ENSETR_SDMMC1EN\tBIT(16)\n#define RCC_MP_AHB6ENSETR_SDMMC2EN\tBIT(17)\n#define RCC_MP_AHB6ENSETR_CRC1EN\tBIT(20)\n#define RCC_MP_AHB6ENSETR_USBHEN\tBIT(24)\n#define RCC_MP_AHB6ENSETR_ETH2CKEN\tBIT(27)\n#define RCC_MP_AHB6ENSETR_ETH2TXEN\tBIT(28)\n#define RCC_MP_AHB6ENSETR_ETH2RXEN\tBIT(29)\n#define RCC_MP_AHB6ENSETR_ETH2MACEN\tBIT(30)\n\n \n#define RCC_MP_AHB6ENCLRR_MCEEN\t\tBIT(1)\n#define RCC_MP_AHB6ENCLRR_ETH1CKEN\tBIT(7)\n#define RCC_MP_AHB6ENCLRR_ETH1TXEN\tBIT(8)\n#define RCC_MP_AHB6ENCLRR_ETH1RXEN\tBIT(9)\n#define RCC_MP_AHB6ENCLRR_ETH1MACEN\tBIT(10)\n#define RCC_MP_AHB6ENCLRR_FMCEN\t\tBIT(12)\n#define RCC_MP_AHB6ENCLRR_QSPIEN\tBIT(14)\n#define RCC_MP_AHB6ENCLRR_SDMMC1EN\tBIT(16)\n#define RCC_MP_AHB6ENCLRR_SDMMC2EN\tBIT(17)\n#define RCC_MP_AHB6ENCLRR_CRC1EN\tBIT(20)\n#define RCC_MP_AHB6ENCLRR_USBHEN\tBIT(24)\n#define RCC_MP_AHB6ENCLRR_ETH2CKEN\tBIT(27)\n#define RCC_MP_AHB6ENCLRR_ETH2TXEN\tBIT(28)\n#define RCC_MP_AHB6ENCLRR_ETH2RXEN\tBIT(29)\n#define RCC_MP_AHB6ENCLRR_ETH2MACEN\tBIT(30)\n\n \n#define RCC_MP_S_AHB6ENSETR_MDMAEN\tBIT(0)\n\n \n#define RCC_MP_S_AHB6ENCLRR_MDMAEN\tBIT(0)\n\n \n#define RCC_MP_NS_AHB6ENSETR_MDMAEN\tBIT(0)\n\n \n#define RCC_MP_NS_AHB6ENCLRR_MDMAEN\tBIT(0)\n\n \n#define RCC_MP_APB1LPENSETR_TIM2LPEN\tBIT(0)\n#define RCC_MP_APB1LPENSETR_TIM3LPEN\tBIT(1)\n#define RCC_MP_APB1LPENSETR_TIM4LPEN\tBIT(2)\n#define RCC_MP_APB1LPENSETR_TIM5LPEN\tBIT(3)\n#define RCC_MP_APB1LPENSETR_TIM6LPEN\tBIT(4)\n#define RCC_MP_APB1LPENSETR_TIM7LPEN\tBIT(5)\n#define RCC_MP_APB1LPENSETR_LPTIM1LPEN\tBIT(9)\n#define RCC_MP_APB1LPENSETR_SPI2LPEN\tBIT(11)\n#define RCC_MP_APB1LPENSETR_SPI3LPEN\tBIT(12)\n#define RCC_MP_APB1LPENSETR_USART3LPEN\tBIT(15)\n#define RCC_MP_APB1LPENSETR_UART4LPEN\tBIT(16)\n#define RCC_MP_APB1LPENSETR_UART5LPEN\tBIT(17)\n#define RCC_MP_APB1LPENSETR_UART7LPEN\tBIT(18)\n#define RCC_MP_APB1LPENSETR_UART8LPEN\tBIT(19)\n#define RCC_MP_APB1LPENSETR_I2C1LPEN\tBIT(21)\n#define RCC_MP_APB1LPENSETR_I2C2LPEN\tBIT(22)\n#define RCC_MP_APB1LPENSETR_SPDIFLPEN\tBIT(26)\n\n \n#define RCC_MP_APB1LPENCLRR_TIM2LPEN\tBIT(0)\n#define RCC_MP_APB1LPENCLRR_TIM3LPEN\tBIT(1)\n#define RCC_MP_APB1LPENCLRR_TIM4LPEN\tBIT(2)\n#define RCC_MP_APB1LPENCLRR_TIM5LPEN\tBIT(3)\n#define RCC_MP_APB1LPENCLRR_TIM6LPEN\tBIT(4)\n#define RCC_MP_APB1LPENCLRR_TIM7LPEN\tBIT(5)\n#define RCC_MP_APB1LPENCLRR_LPTIM1LPEN\tBIT(9)\n#define RCC_MP_APB1LPENCLRR_SPI2LPEN\tBIT(11)\n#define RCC_MP_APB1LPENCLRR_SPI3LPEN\tBIT(12)\n#define RCC_MP_APB1LPENCLRR_USART3LPEN\tBIT(15)\n#define RCC_MP_APB1LPENCLRR_UART4LPEN\tBIT(16)\n#define RCC_MP_APB1LPENCLRR_UART5LPEN\tBIT(17)\n#define RCC_MP_APB1LPENCLRR_UART7LPEN\tBIT(18)\n#define RCC_MP_APB1LPENCLRR_UART8LPEN\tBIT(19)\n#define RCC_MP_APB1LPENCLRR_I2C1LPEN\tBIT(21)\n#define RCC_MP_APB1LPENCLRR_I2C2LPEN\tBIT(22)\n#define RCC_MP_APB1LPENCLRR_SPDIFLPEN\tBIT(26)\n\n \n#define RCC_MP_APB2LPENSETR_TIM1LPEN\tBIT(0)\n#define RCC_MP_APB2LPENSETR_TIM8LPEN\tBIT(1)\n#define RCC_MP_APB2LPENSETR_SPI1LPEN\tBIT(8)\n#define RCC_MP_APB2LPENSETR_USART6LPEN\tBIT(13)\n#define RCC_MP_APB2LPENSETR_SAI1LPEN\tBIT(16)\n#define RCC_MP_APB2LPENSETR_SAI2LPEN\tBIT(17)\n#define RCC_MP_APB2LPENSETR_DFSDMLPEN\tBIT(20)\n#define RCC_MP_APB2LPENSETR_ADFSDMLPEN\tBIT(21)\n#define RCC_MP_APB2LPENSETR_FDCANLPEN\tBIT(24)\n\n \n#define RCC_MP_APB2LPENCLRR_TIM1LPEN\tBIT(0)\n#define RCC_MP_APB2LPENCLRR_TIM8LPEN\tBIT(1)\n#define RCC_MP_APB2LPENCLRR_SPI1LPEN\tBIT(8)\n#define RCC_MP_APB2LPENCLRR_USART6LPEN\tBIT(13)\n#define RCC_MP_APB2LPENCLRR_SAI1LPEN\tBIT(16)\n#define RCC_MP_APB2LPENCLRR_SAI2LPEN\tBIT(17)\n#define RCC_MP_APB2LPENCLRR_DFSDMLPEN\tBIT(20)\n#define RCC_MP_APB2LPENCLRR_ADFSDMLPEN\tBIT(21)\n#define RCC_MP_APB2LPENCLRR_FDCANLPEN\tBIT(24)\n\n \n#define RCC_MP_APB3LPENSETR_LPTIM2LPEN\tBIT(0)\n#define RCC_MP_APB3LPENSETR_LPTIM3LPEN\tBIT(1)\n#define RCC_MP_APB3LPENSETR_LPTIM4LPEN\tBIT(2)\n#define RCC_MP_APB3LPENSETR_LPTIM5LPEN\tBIT(3)\n#define RCC_MP_APB3LPENSETR_VREFLPEN\tBIT(13)\n#define RCC_MP_APB3LPENSETR_DTSLPEN\tBIT(16)\n#define RCC_MP_APB3LPENSETR_PMBCTRLLPEN\tBIT(17)\n\n \n#define RCC_MP_APB3LPENCLRR_LPTIM2LPEN\tBIT(0)\n#define RCC_MP_APB3LPENCLRR_LPTIM3LPEN\tBIT(1)\n#define RCC_MP_APB3LPENCLRR_LPTIM4LPEN\tBIT(2)\n#define RCC_MP_APB3LPENCLRR_LPTIM5LPEN\tBIT(3)\n#define RCC_MP_APB3LPENCLRR_VREFLPEN\tBIT(13)\n#define RCC_MP_APB3LPENCLRR_DTSLPEN\tBIT(16)\n#define RCC_MP_APB3LPENCLRR_PMBCTRLLPEN\tBIT(17)\n\n \n#define RCC_MP_S_APB3LPENSETR_SYSCFGLPEN\tBIT(0)\n\n \n#define RCC_MP_S_APB3LPENCLRR_SYSCFGLPEN\tBIT(0)\n\n \n#define RCC_MP_NS_APB3LPENSETR_SYSCFGLPEN\tBIT(0)\n\n \n#define RCC_MP_NS_APB3LPENCLRR_SYSCFGLPEN\tBIT(0)\n\n \n#define RCC_MP_APB4LPENSETR_DCMIPPLPEN\t\tBIT(1)\n#define RCC_MP_APB4LPENSETR_DDRPERFMLPEN\tBIT(8)\n#define RCC_MP_APB4LPENSETR_IWDG2APBLPEN\tBIT(15)\n#define RCC_MP_APB4LPENSETR_USBPHYLPEN\t\tBIT(16)\n#define RCC_MP_APB4LPENSETR_STGENROLPEN\t\tBIT(20)\n#define RCC_MP_APB4LPENSETR_STGENROSTPEN\tBIT(21)\n\n \n#define RCC_MP_APB4LPENCLRR_DCMIPPLPEN\t\tBIT(1)\n#define RCC_MP_APB4LPENCLRR_DDRPERFMLPEN\tBIT(8)\n#define RCC_MP_APB4LPENCLRR_IWDG2APBLPEN\tBIT(15)\n#define RCC_MP_APB4LPENCLRR_USBPHYLPEN\t\tBIT(16)\n#define RCC_MP_APB4LPENCLRR_STGENROLPEN\t\tBIT(20)\n#define RCC_MP_APB4LPENCLRR_STGENROSTPEN\tBIT(21)\n\n \n#define RCC_MP_S_APB4LPENSETR_LTDCLPEN\tBIT(0)\n\n \n#define RCC_MP_S_APB4LPENCLRR_LTDCLPEN\tBIT(0)\n\n \n#define RCC_MP_NS_APB4LPENSETR_LTDCLPEN\tBIT(0)\n\n \n#define RCC_MP_NS_APB4LPENCLRR_LTDCLPEN\tBIT(0)\n\n \n#define RCC_MP_APB5LPENSETR_RTCAPBLPEN\t\tBIT(8)\n#define RCC_MP_APB5LPENSETR_TZCLPEN\t\tBIT(11)\n#define RCC_MP_APB5LPENSETR_ETZPCLPEN\t\tBIT(13)\n#define RCC_MP_APB5LPENSETR_IWDG1APBLPEN\tBIT(15)\n#define RCC_MP_APB5LPENSETR_BSECLPEN\t\tBIT(16)\n#define RCC_MP_APB5LPENSETR_STGENCLPEN\t\tBIT(20)\n#define RCC_MP_APB5LPENSETR_STGENCSTPEN\t\tBIT(21)\n\n \n#define RCC_MP_APB5LPENCLRR_RTCAPBLPEN\t\tBIT(8)\n#define RCC_MP_APB5LPENCLRR_TZCLPEN\t\tBIT(11)\n#define RCC_MP_APB5LPENCLRR_ETZPCLPEN\t\tBIT(13)\n#define RCC_MP_APB5LPENCLRR_IWDG1APBLPEN\tBIT(15)\n#define RCC_MP_APB5LPENCLRR_BSECLPEN\t\tBIT(16)\n#define RCC_MP_APB5LPENCLRR_STGENCLPEN\t\tBIT(20)\n#define RCC_MP_APB5LPENCLRR_STGENCSTPEN\t\tBIT(21)\n\n \n#define RCC_MP_APB6LPENSETR_USART1LPEN\tBIT(0)\n#define RCC_MP_APB6LPENSETR_USART2LPEN\tBIT(1)\n#define RCC_MP_APB6LPENSETR_SPI4LPEN\tBIT(2)\n#define RCC_MP_APB6LPENSETR_SPI5LPEN\tBIT(3)\n#define RCC_MP_APB6LPENSETR_I2C3LPEN\tBIT(4)\n#define RCC_MP_APB6LPENSETR_I2C4LPEN\tBIT(5)\n#define RCC_MP_APB6LPENSETR_I2C5LPEN\tBIT(6)\n#define RCC_MP_APB6LPENSETR_TIM12LPEN\tBIT(7)\n#define RCC_MP_APB6LPENSETR_TIM13LPEN\tBIT(8)\n#define RCC_MP_APB6LPENSETR_TIM14LPEN\tBIT(9)\n#define RCC_MP_APB6LPENSETR_TIM15LPEN\tBIT(10)\n#define RCC_MP_APB6LPENSETR_TIM16LPEN\tBIT(11)\n#define RCC_MP_APB6LPENSETR_TIM17LPEN\tBIT(12)\n\n \n#define RCC_MP_APB6LPENCLRR_USART1LPEN\tBIT(0)\n#define RCC_MP_APB6LPENCLRR_USART2LPEN\tBIT(1)\n#define RCC_MP_APB6LPENCLRR_SPI4LPEN\tBIT(2)\n#define RCC_MP_APB6LPENCLRR_SPI5LPEN\tBIT(3)\n#define RCC_MP_APB6LPENCLRR_I2C3LPEN\tBIT(4)\n#define RCC_MP_APB6LPENCLRR_I2C4LPEN\tBIT(5)\n#define RCC_MP_APB6LPENCLRR_I2C5LPEN\tBIT(6)\n#define RCC_MP_APB6LPENCLRR_TIM12LPEN\tBIT(7)\n#define RCC_MP_APB6LPENCLRR_TIM13LPEN\tBIT(8)\n#define RCC_MP_APB6LPENCLRR_TIM14LPEN\tBIT(9)\n#define RCC_MP_APB6LPENCLRR_TIM15LPEN\tBIT(10)\n#define RCC_MP_APB6LPENCLRR_TIM16LPEN\tBIT(11)\n#define RCC_MP_APB6LPENCLRR_TIM17LPEN\tBIT(12)\n\n \n#define RCC_MP_AHB2LPENSETR_DMA1LPEN\tBIT(0)\n#define RCC_MP_AHB2LPENSETR_DMA2LPEN\tBIT(1)\n#define RCC_MP_AHB2LPENSETR_DMAMUX1LPEN\tBIT(2)\n#define RCC_MP_AHB2LPENSETR_DMA3LPEN\tBIT(3)\n#define RCC_MP_AHB2LPENSETR_DMAMUX2LPEN\tBIT(4)\n#define RCC_MP_AHB2LPENSETR_ADC1LPEN\tBIT(5)\n#define RCC_MP_AHB2LPENSETR_ADC2LPEN\tBIT(6)\n#define RCC_MP_AHB2LPENSETR_USBOLPEN\tBIT(8)\n\n \n#define RCC_MP_AHB2LPENCLRR_DMA1LPEN\tBIT(0)\n#define RCC_MP_AHB2LPENCLRR_DMA2LPEN\tBIT(1)\n#define RCC_MP_AHB2LPENCLRR_DMAMUX1LPEN\tBIT(2)\n#define RCC_MP_AHB2LPENCLRR_DMA3LPEN\tBIT(3)\n#define RCC_MP_AHB2LPENCLRR_DMAMUX2LPEN\tBIT(4)\n#define RCC_MP_AHB2LPENCLRR_ADC1LPEN\tBIT(5)\n#define RCC_MP_AHB2LPENCLRR_ADC2LPEN\tBIT(6)\n#define RCC_MP_AHB2LPENCLRR_USBOLPEN\tBIT(8)\n\n \n#define RCC_MP_AHB4LPENSETR_TSCLPEN\tBIT(15)\n\n \n#define RCC_MP_AHB4LPENCLRR_TSCLPEN\tBIT(15)\n\n \n#define RCC_MP_S_AHB4LPENSETR_GPIOALPEN\tBIT(0)\n#define RCC_MP_S_AHB4LPENSETR_GPIOBLPEN\tBIT(1)\n#define RCC_MP_S_AHB4LPENSETR_GPIOCLPEN\tBIT(2)\n#define RCC_MP_S_AHB4LPENSETR_GPIODLPEN\tBIT(3)\n#define RCC_MP_S_AHB4LPENSETR_GPIOELPEN\tBIT(4)\n#define RCC_MP_S_AHB4LPENSETR_GPIOFLPEN\tBIT(5)\n#define RCC_MP_S_AHB4LPENSETR_GPIOGLPEN\tBIT(6)\n#define RCC_MP_S_AHB4LPENSETR_GPIOHLPEN\tBIT(7)\n#define RCC_MP_S_AHB4LPENSETR_GPIOILPEN\tBIT(8)\n\n \n#define RCC_MP_S_AHB4LPENCLRR_GPIOALPEN\tBIT(0)\n#define RCC_MP_S_AHB4LPENCLRR_GPIOBLPEN\tBIT(1)\n#define RCC_MP_S_AHB4LPENCLRR_GPIOCLPEN\tBIT(2)\n#define RCC_MP_S_AHB4LPENCLRR_GPIODLPEN\tBIT(3)\n#define RCC_MP_S_AHB4LPENCLRR_GPIOELPEN\tBIT(4)\n#define RCC_MP_S_AHB4LPENCLRR_GPIOFLPEN\tBIT(5)\n#define RCC_MP_S_AHB4LPENCLRR_GPIOGLPEN\tBIT(6)\n#define RCC_MP_S_AHB4LPENCLRR_GPIOHLPEN\tBIT(7)\n#define RCC_MP_S_AHB4LPENCLRR_GPIOILPEN\tBIT(8)\n\n \n#define RCC_MP_NS_AHB4LPENSETR_GPIOALPEN BIT(0)\n#define RCC_MP_NS_AHB4LPENSETR_GPIOBLPEN BIT(1)\n#define RCC_MP_NS_AHB4LPENSETR_GPIOCLPEN BIT(2)\n#define RCC_MP_NS_AHB4LPENSETR_GPIODLPEN BIT(3)\n#define RCC_MP_NS_AHB4LPENSETR_GPIOELPEN BIT(4)\n#define RCC_MP_NS_AHB4LPENSETR_GPIOFLPEN BIT(5)\n#define RCC_MP_NS_AHB4LPENSETR_GPIOGLPEN BIT(6)\n#define RCC_MP_NS_AHB4LPENSETR_GPIOHLPEN BIT(7)\n#define RCC_MP_NS_AHB4LPENSETR_GPIOILPEN BIT(8)\n\n \n#define RCC_MP_NS_AHB4LPENCLRR_GPIOALPEN BIT(0)\n#define RCC_MP_NS_AHB4LPENCLRR_GPIOBLPEN BIT(1)\n#define RCC_MP_NS_AHB4LPENCLRR_GPIOCLPEN BIT(2)\n#define RCC_MP_NS_AHB4LPENCLRR_GPIODLPEN BIT(3)\n#define RCC_MP_NS_AHB4LPENCLRR_GPIOELPEN BIT(4)\n#define RCC_MP_NS_AHB4LPENCLRR_GPIOFLPEN BIT(5)\n#define RCC_MP_NS_AHB4LPENCLRR_GPIOGLPEN BIT(6)\n#define RCC_MP_NS_AHB4LPENCLRR_GPIOHLPEN BIT(7)\n#define RCC_MP_NS_AHB4LPENCLRR_GPIOILPEN BIT(8)\n\n \n#define RCC_MP_AHB5LPENSETR_PKALPEN\tBIT(2)\n#define RCC_MP_AHB5LPENSETR_SAESLPEN\tBIT(3)\n#define RCC_MP_AHB5LPENSETR_CRYP1LPEN\tBIT(4)\n#define RCC_MP_AHB5LPENSETR_HASH1LPEN\tBIT(5)\n#define RCC_MP_AHB5LPENSETR_RNG1LPEN\tBIT(6)\n#define RCC_MP_AHB5LPENSETR_BKPSRAMLPEN\tBIT(8)\n\n \n#define RCC_MP_AHB5LPENCLRR_PKALPEN\tBIT(2)\n#define RCC_MP_AHB5LPENCLRR_SAESLPEN\tBIT(3)\n#define RCC_MP_AHB5LPENCLRR_CRYP1LPEN\tBIT(4)\n#define RCC_MP_AHB5LPENCLRR_HASH1LPEN\tBIT(5)\n#define RCC_MP_AHB5LPENCLRR_RNG1LPEN\tBIT(6)\n#define RCC_MP_AHB5LPENCLRR_BKPSRAMLPEN\tBIT(8)\n\n \n#define RCC_MP_AHB6LPENSETR_MCELPEN\tBIT(1)\n#define RCC_MP_AHB6LPENSETR_ETH1CKLPEN\tBIT(7)\n#define RCC_MP_AHB6LPENSETR_ETH1TXLPEN\tBIT(8)\n#define RCC_MP_AHB6LPENSETR_ETH1RXLPEN\tBIT(9)\n#define RCC_MP_AHB6LPENSETR_ETH1MACLPEN\tBIT(10)\n#define RCC_MP_AHB6LPENSETR_ETH1STPEN\tBIT(11)\n#define RCC_MP_AHB6LPENSETR_FMCLPEN\tBIT(12)\n#define RCC_MP_AHB6LPENSETR_QSPILPEN\tBIT(14)\n#define RCC_MP_AHB6LPENSETR_SDMMC1LPEN\tBIT(16)\n#define RCC_MP_AHB6LPENSETR_SDMMC2LPEN\tBIT(17)\n#define RCC_MP_AHB6LPENSETR_CRC1LPEN\tBIT(20)\n#define RCC_MP_AHB6LPENSETR_USBHLPEN\tBIT(24)\n#define RCC_MP_AHB6LPENSETR_ETH2CKLPEN\tBIT(27)\n#define RCC_MP_AHB6LPENSETR_ETH2TXLPEN\tBIT(28)\n#define RCC_MP_AHB6LPENSETR_ETH2RXLPEN\tBIT(29)\n#define RCC_MP_AHB6LPENSETR_ETH2MACLPEN\tBIT(30)\n#define RCC_MP_AHB6LPENSETR_ETH2STPEN\tBIT(31)\n\n \n#define RCC_MP_AHB6LPENCLRR_MCELPEN\tBIT(1)\n#define RCC_MP_AHB6LPENCLRR_ETH1CKLPEN\tBIT(7)\n#define RCC_MP_AHB6LPENCLRR_ETH1TXLPEN\tBIT(8)\n#define RCC_MP_AHB6LPENCLRR_ETH1RXLPEN\tBIT(9)\n#define RCC_MP_AHB6LPENCLRR_ETH1MACLPEN\tBIT(10)\n#define RCC_MP_AHB6LPENCLRR_ETH1STPEN\tBIT(11)\n#define RCC_MP_AHB6LPENCLRR_FMCLPEN\tBIT(12)\n#define RCC_MP_AHB6LPENCLRR_QSPILPEN\tBIT(14)\n#define RCC_MP_AHB6LPENCLRR_SDMMC1LPEN\tBIT(16)\n#define RCC_MP_AHB6LPENCLRR_SDMMC2LPEN\tBIT(17)\n#define RCC_MP_AHB6LPENCLRR_CRC1LPEN\tBIT(20)\n#define RCC_MP_AHB6LPENCLRR_USBHLPEN\tBIT(24)\n#define RCC_MP_AHB6LPENCLRR_ETH2CKLPEN\tBIT(27)\n#define RCC_MP_AHB6LPENCLRR_ETH2TXLPEN\tBIT(28)\n#define RCC_MP_AHB6LPENCLRR_ETH2RXLPEN\tBIT(29)\n#define RCC_MP_AHB6LPENCLRR_ETH2MACLPEN\tBIT(30)\n#define RCC_MP_AHB6LPENCLRR_ETH2STPEN\tBIT(31)\n\n \n#define RCC_MP_S_AHB6LPENSETR_MDMALPEN\tBIT(0)\n\n \n#define RCC_MP_S_AHB6LPENCLRR_MDMALPEN\tBIT(0)\n\n \n#define RCC_MP_NS_AHB6LPENSETR_MDMALPEN\tBIT(0)\n\n \n#define RCC_MP_NS_AHB6LPENCLRR_MDMALPEN\tBIT(0)\n\n \n#define RCC_MP_S_AXIMLPENSETR_SYSRAMLPEN BIT(0)\n\n \n#define RCC_MP_S_AXIMLPENCLRR_SYSRAMLPEN BIT(0)\n\n \n#define RCC_MP_NS_AXIMLPENSETR_SYSRAMLPEN BIT(0)\n\n \n#define RCC_MP_NS_AXIMLPENCLRR_SYSRAMLPEN BIT(0)\n\n \n#define RCC_MP_MLAHBLPENSETR_SRAM1LPEN\tBIT(0)\n#define RCC_MP_MLAHBLPENSETR_SRAM2LPEN\tBIT(1)\n#define RCC_MP_MLAHBLPENSETR_SRAM3LPEN\tBIT(2)\n\n \n#define RCC_MP_MLAHBLPENCLRR_SRAM1LPEN\tBIT(0)\n#define RCC_MP_MLAHBLPENCLRR_SRAM2LPEN\tBIT(1)\n#define RCC_MP_MLAHBLPENCLRR_SRAM3LPEN\tBIT(2)\n\n \n#define RCC_APB3SECSR_LPTIM2SECF\t0\n#define RCC_APB3SECSR_LPTIM3SECF\t1\n#define RCC_APB3SECSR_VREFSECF\t\t13\n\n \n#define RCC_APB4SECSR_DCMIPPSECF\t1\n#define RCC_APB4SECSR_USBPHYSECF\t16\n\n \n#define RCC_APB5SECSR_RTCSECF\t\t8\n#define RCC_APB5SECSR_TZCSECF\t\t11\n#define RCC_APB5SECSR_ETZPCSECF\t\t13\n#define RCC_APB5SECSR_IWDG1SECF\t\t15\n#define RCC_APB5SECSR_BSECSECF\t\t16\n#define RCC_APB5SECSR_STGENCSECF_MASK\tGENMASK(21, 20)\n#define RCC_APB5SECSR_STGENCSECF\t20\n#define RCC_APB5SECSR_STGENROSECF\t21\n\n \n#define RCC_APB6SECSR_USART1SECF        0\n#define RCC_APB6SECSR_USART2SECF\t1\n#define RCC_APB6SECSR_SPI4SECF\t\t2\n#define RCC_APB6SECSR_SPI5SECF\t\t3\n#define RCC_APB6SECSR_I2C3SECF\t\t4\n#define RCC_APB6SECSR_I2C4SECF\t\t5\n#define RCC_APB6SECSR_I2C5SECF\t\t6\n#define RCC_APB6SECSR_TIM12SECF\t\t7\n#define RCC_APB6SECSR_TIM13SECF\t\t8\n#define RCC_APB6SECSR_TIM14SECF\t\t9\n#define RCC_APB6SECSR_TIM15SECF\t\t10\n#define RCC_APB6SECSR_TIM16SECF\t\t11\n#define RCC_APB6SECSR_TIM17SECF\t\t12\n\n \n#define RCC_AHB2SECSR_DMA3SECF\t\t3\n#define RCC_AHB2SECSR_DMAMUX2SECF\t4\n#define RCC_AHB2SECSR_ADC1SECF\t\t5\n#define RCC_AHB2SECSR_ADC2SECF\t\t6\n#define RCC_AHB2SECSR_USBOSECF\t\t8\n\n \n#define RCC_AHB4SECSR_TSCSECF\t\t15\n\n \n#define RCC_AHB5SECSR_PKASECF\t\t2\n#define RCC_AHB5SECSR_SAESSECF\t\t3\n#define RCC_AHB5SECSR_CRYP1SECF\t\t4\n#define RCC_AHB5SECSR_HASH1SECF\t\t5\n#define RCC_AHB5SECSR_RNG1SECF\t\t6\n#define RCC_AHB5SECSR_BKPSRAMSECF\t8\n\n \n#define RCC_AHB6SECSR_MCESECF\t\t1\n#define RCC_AHB6SECSR_FMCSECF\t\t12\n#define RCC_AHB6SECSR_QSPISECF\t\t14\n#define RCC_AHB6SECSR_SDMMC1SECF\t16\n#define RCC_AHB6SECSR_SDMMC2SECF\t17\n\n#define RCC_AHB6SECSR_ETH1SECF_MASK\tGENMASK(11, 7)\n#define RCC_AHB6SECSR_ETH2SECF_MASK\tGENMASK(31, 27)\n#define RCC_AHB6SECSR_ETH1SECF_SHIFT\t7\n#define RCC_AHB6SECSR_ETH2SECF_SHIFT\t27\n\n#define RCC_AHB6SECSR_ETH1CKSECF\t7\n#define RCC_AHB6SECSR_ETH1TXSECF\t8\n#define RCC_AHB6SECSR_ETH1RXSECF\t9\n#define RCC_AHB6SECSR_ETH1MACSECF\t10\n#define RCC_AHB6SECSR_ETH1STPSECF\t11\n\n#define RCC_AHB6SECSR_ETH2CKSECF\t27\n#define RCC_AHB6SECSR_ETH2TXSECF\t28\n#define RCC_AHB6SECSR_ETH2RXSECF\t29\n#define RCC_AHB6SECSR_ETH2MACSECF\t30\n#define RCC_AHB6SECSR_ETH2STPSECF\t31\n\n \n#define RCC_VERR_MINREV_MASK\t\tGENMASK(3, 0)\n#define RCC_VERR_MAJREV_MASK\t\tGENMASK(7, 4)\n#define RCC_VERR_MINREV_SHIFT\t\t0\n#define RCC_VERR_MAJREV_SHIFT\t\t4\n\n \n#define RCC_IDR_ID_MASK\t\t\tGENMASK(31, 0)\n#define RCC_IDR_ID_SHIFT\t\t0\n\n \n#define RCC_SIDR_SID_MASK\t\tGENMASK(31, 0)\n#define RCC_SIDR_SID_SHIFT\t\t0\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}