# Copyright 2019 Alain Dargelas
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#    http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

# Universal Hardware Data Model (UHDM) "module" formal description
 
- obj_def: module
  - property: name
    name: name
    vpi: vpiName
    type: string
    card: 1
  - property: top_module
    name: top module
    type: bool
    vpi: vpiTopModule
    card: 1
  - property: decay_time
    name: decay time
    type: int
    vpi: vpiDefDecayTime
    card: 1
  - class_ref: scope
    name: scope
    vpi: vpiInternalScope
    card: any
  - obj_ref: ports
    vpi: vpiPort
    name: port
    type: port
    card: any
  - obj_ref: interfaces
    name: interface
    vpi: uhdminterface
    type: interface
    card: any
  - obj_ref: interface_arrays
    vpi: uhdminterface_array
    name: interface array
    type: interface_array
    card: any
  - class_ref: process
    card: any
  - obj_ref: cont_assigns
    name: cont assign
    vpi: vpiContAssign
    type: cont_assign
    card: any
  - obj_ref: modules
    vpi: vpiModule
    type: module
    card: any
