DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
language 1
dialect 5
dmPackageRefs [
]
)
version "27.1"
appVersion "2019.4 (Build 4)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 106,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 53,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (SignedColHdr
tm "SignedColHdrMgr"
)
*12 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*13 (InitColHdr
tm "InitColHdrMgr"
)
*14 (EolColHdr
tm "EolColHdrMgr"
)
*15 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "irq_can_rec"
t "wire"
o 12
suid 7,0
)
)
uid 141,0
)
*16 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "irq_can_tra"
t "wire"
o 13
suid 14,0
)
)
uid 155,0
)
*17 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "write_can"
t "wire"
b "[15:0]"
o 51
suid 16,0
)
)
uid 159,0
)
*18 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "end_write_elink"
t "wire"
o 9
suid 23,0
)
)
uid 669,0
)
*19 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "end_read_elink"
t "wire"
o 8
suid 25,0
)
)
uid 673,0
)
*20 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "start_read_elink"
t "wire"
o 45
suid 26,0
)
)
uid 675,0
)
*21 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "sign_on_sig"
t "wire"
o 39
suid 29,0
)
)
uid 809,0
)
*22 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "buffer_en"
t "wire"
o 1
suid 33,0
)
)
uid 1255,0
)
*23 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "start_init"
t "wire"
eolc "to initialize the CAN node (cankari)"
o 40
suid 36,0
)
)
uid 2688,0
)
*24 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "irq_elink_tra"
t "wire"
o 14
suid 41,0
)
)
uid 3224,0
)
*25 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "end_init"
t "wire"
eolc "signal to bridge state machine to end initialization phase "
o 30
suid 46,0
)
)
uid 3903,0
)
*26 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "end_trim_bus"
t "wire"
o 32
suid 48,0
)
)
uid 4203,0
)
*27 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "power_bus_en"
t "wire"
o 34
suid 50,0
)
)
uid 4371,0
)
*28 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "power_bus_cnt"
t "wire"
b "[4:0]"
o 19
suid 52,0
)
)
uid 4429,0
)
*29 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "osc_auto_trim_mopshub"
t "wire"
o 18
suid 53,0
)
)
uid 4502,0
)
*30 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "data_tra_downlink"
t "wire"
b "[75:0]"
o 4
suid 61,0
)
)
uid 6098,0
)
*31 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "start_trim_ack"
t "wire"
o 46
suid 68,0
)
)
uid 7049,0
)
*32 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "data_rec_uplink"
t "wire"
b "[75:0]"
o 26
suid 69,0
)
)
uid 7122,0
)
*33 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rst_bus"
t "wire"
o 37
suid 72,0
)
)
uid 7737,0
)
*34 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "end_osc_cnt"
t "wire"
o 7
suid 85,0
)
)
uid 11043,0
)
*35 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rst_osc_cnt"
t "wire"
o 38
suid 86,0
)
)
uid 11045,0
)
*36 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "start_osc_cnt"
t "wire"
o 42
suid 87,0
)
)
uid 11047,0
)
*37 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "power_bus_en_done"
t "wire"
o 20
suid 88,0
)
)
uid 11240,0
)
*38 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "end_mon_init"
t "wire"
o 6
suid 89,0
)
)
uid 11272,0
)
*39 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "start_mon_init"
t "wire"
o 41
suid 90,0
)
)
uid 11274,0
)
*40 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "n_buses"
t "wire"
b "[4:0]"
o 17
suid 91,0
)
)
uid 11686,0
)
*41 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "end_can_proc"
t "wire"
o 28
suid 92,0
)
)
uid 11768,0
)
*42 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "read_can_mode"
t "wire"
o 35
suid 93,0
)
)
uid 11800,0
)
*43 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "start_power_init"
t "wire"
o 43
suid 94,0
)
)
uid 11982,0
)
*44 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "end_power_init"
t "wire"
o 31
suid 95,0
)
)
uid 11984,0
)
*45 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "debug_mode"
t "wire"
o 5
suid 96,0
)
)
uid 12121,0
)
*46 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "main_entimeout"
t "wire"
o 33
suid 97,0
)
)
uid 12178,0
)
*47 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "main_timeoutrst"
t "wire"
o 16
suid 98,0
)
)
uid 12236,0
)
*48 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "general_init"
t "wire"
b "[15:0]"
o 11
suid 99,0
)
)
uid 12418,0
)
*49 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "prescaler_init"
t "wire"
b "[15:0]"
o 21
suid 100,0
)
)
uid 12420,0
)
*50 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "start_power_on"
t "wire"
o 44
suid 101,0
)
)
uid 12582,0
)
*51 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "irq_trim_bus_osc"
t "wire"
o 15
suid 102,0
)
)
uid 12584,0
)
*52 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "statedeb_osc_trim"
t "wire"
b "[7:0]"
o 50
suid 103,0
)
)
uid 12896,0
)
*53 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "statedeb_main"
t "wire"
b "[7:0]"
o 49
suid 104,0
)
)
uid 12928,0
)
*54 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "statedeb_can"
t "wire"
b "[7:0]"
o 48
suid 105,0
)
)
uid 12960,0
)
*55 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "end_elink_proc"
t "wire"
o 29
suid 106,0
)
)
uid 13067,0
)
*56 (LGroup
name "can"
comment ""
uid 13423,0
optionalChildren [
*57 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "can_tra_select"
t "wire"
b "[4:0]"
o 25
suid 1,0
)
)
uid 129,0
)
*58 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "addr_can"
t "wire"
b "[4:0]"
o 24
suid 2,0
)
)
uid 131,0
)
*59 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "read_sig_can_n"
t "wire"
o 36
suid 5,0
)
)
uid 137,0
)
*60 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "write_sig_can_n"
t "wire"
o 52
suid 8,0
)
)
uid 143,0
)
*61 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "read_can"
t "wire"
b "[15:0]"
o 22
suid 9,0
)
)
uid 145,0
)
*62 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "can_rec_select"
t "wire"
b "[4:0]"
o 2
suid 10,0
)
)
uid 147,0
)
*63 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "enable_cs"
t "wire"
o 27
suid 11,0
)
)
uid 149,0
)
]
)
*64 (LGroup
name "top"
comment ""
uid 13424,0
optionalChildren [
*65 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
o 23
suid 6,0
)
)
uid 139,0
)
*66 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
o 3
suid 13,0
)
)
uid 153,0
)
*67 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "endwait"
t "wire"
o 10
suid 21,0
)
)
uid 665,0
)
]
)
*68 (LGroup
name "elink"
comment ""
uid 13425,0
optionalChildren [
*69 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "start_write_elink"
t "wire"
o 47
suid 24,0
)
)
uid 671,0
)
]
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*70 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *71 (MRCItem
litem &1
pos 35
dimension 20
)
uid 69,0
optionalChildren [
*72 (MRCItem
litem &2
pos 0
dimension 20
uid 70,0
)
*73 (MRCItem
litem &3
pos 1
dimension 23
uid 71,0
)
*74 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 72,0
)
*75 (MRCItem
litem &57
pos 3
dimension 20
uid 128,0
)
*76 (MRCItem
litem &58
pos 4
dimension 20
uid 130,0
)
*77 (MRCItem
litem &59
pos 5
dimension 20
uid 136,0
)
*78 (MRCItem
litem &65
pos 0
dimension 20
uid 138,0
)
*79 (MRCItem
litem &15
pos 15
dimension 20
uid 140,0
)
*80 (MRCItem
litem &60
pos 6
dimension 20
uid 142,0
)
*81 (MRCItem
litem &61
pos 7
dimension 20
uid 144,0
)
*82 (MRCItem
litem &62
pos 8
dimension 20
uid 146,0
)
*83 (MRCItem
litem &63
pos 9
dimension 20
uid 148,0
)
*84 (MRCItem
litem &66
pos 1
dimension 20
uid 152,0
)
*85 (MRCItem
litem &16
pos 16
dimension 20
uid 154,0
)
*86 (MRCItem
litem &17
pos 10
dimension 20
uid 158,0
)
*87 (MRCItem
litem &67
pos 2
dimension 20
uid 664,0
)
*88 (MRCItem
litem &18
pos 11
dimension 20
uid 668,0
)
*89 (MRCItem
litem &69
pos 12
dimension 20
uid 670,0
)
*90 (MRCItem
litem &19
pos 13
dimension 20
uid 672,0
)
*91 (MRCItem
litem &20
pos 14
dimension 20
uid 674,0
)
*92 (MRCItem
litem &21
pos 17
dimension 20
uid 808,0
)
*93 (MRCItem
litem &22
pos 19
dimension 20
uid 1254,0
)
*94 (MRCItem
litem &23
pos 20
dimension 20
uid 2687,0
)
*95 (MRCItem
litem &24
pos 21
dimension 20
uid 3223,0
)
*96 (MRCItem
litem &25
pos 18
dimension 20
uid 3902,0
)
*97 (MRCItem
litem &26
pos 22
dimension 20
uid 4202,0
)
*98 (MRCItem
litem &27
pos 23
dimension 20
uid 4370,0
)
*99 (MRCItem
litem &28
pos 28
dimension 20
uid 4428,0
)
*100 (MRCItem
litem &29
pos 24
dimension 20
uid 4501,0
)
*101 (MRCItem
litem &30
pos 25
dimension 20
uid 6097,0
)
*102 (MRCItem
litem &31
pos 27
dimension 20
uid 7048,0
)
*103 (MRCItem
litem &32
pos 26
dimension 20
uid 7121,0
)
*104 (MRCItem
litem &33
pos 29
dimension 20
uid 7736,0
)
*105 (MRCItem
litem &34
pos 30
dimension 20
uid 11042,0
)
*106 (MRCItem
litem &35
pos 31
dimension 20
uid 11044,0
)
*107 (MRCItem
litem &36
pos 32
dimension 20
uid 11046,0
)
*108 (MRCItem
litem &37
pos 33
dimension 20
uid 11239,0
)
*109 (MRCItem
litem &38
pos 34
dimension 20
uid 11271,0
)
*110 (MRCItem
litem &39
pos 35
dimension 20
uid 11273,0
)
*111 (MRCItem
litem &40
pos 38
dimension 20
uid 11685,0
)
*112 (MRCItem
litem &41
pos 36
dimension 20
uid 11767,0
)
*113 (MRCItem
litem &42
pos 37
dimension 20
uid 11799,0
)
*114 (MRCItem
litem &43
pos 39
dimension 20
uid 11981,0
)
*115 (MRCItem
litem &44
pos 40
dimension 20
uid 11983,0
)
*116 (MRCItem
litem &45
pos 41
dimension 20
uid 12120,0
)
*117 (MRCItem
litem &46
pos 42
dimension 20
uid 12177,0
)
*118 (MRCItem
litem &47
pos 43
dimension 20
uid 12235,0
)
*119 (MRCItem
litem &48
pos 47
dimension 20
uid 12417,0
)
*120 (MRCItem
litem &49
pos 48
dimension 20
uid 12419,0
)
*121 (MRCItem
litem &50
pos 49
dimension 20
uid 12581,0
)
*122 (MRCItem
litem &51
pos 50
dimension 20
uid 12583,0
)
*123 (MRCItem
litem &52
pos 44
dimension 20
uid 12895,0
)
*124 (MRCItem
litem &53
pos 45
dimension 20
uid 12927,0
)
*125 (MRCItem
litem &54
pos 46
dimension 20
uid 12959,0
)
*126 (MRCItem
litem &55
pos 51
dimension 20
uid 13066,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*127 (MRCItem
litem &5
pos 0
dimension 20
uid 74,0
)
*128 (MRCItem
litem &7
pos 1
dimension 50
uid 75,0
)
*129 (MRCItem
litem &8
pos 2
dimension 100
uid 76,0
)
*130 (MRCItem
litem &9
pos 3
dimension 50
uid 77,0
)
*131 (MRCItem
litem &10
pos 4
dimension 100
uid 78,0
)
*132 (MRCItem
litem &11
pos 5
dimension 60
uid 79,0
)
*133 (MRCItem
litem &12
pos 6
dimension 100
uid 80,0
)
*134 (MRCItem
litem &13
pos 7
dimension 50
uid 81,0
)
*135 (MRCItem
litem &14
pos 8
dimension 80
uid 82,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 52,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *136 (LEmptyRow
)
uid 84,0
optionalChildren [
*137 (RefLabelRowHdr
)
*138 (TitleRowHdr
)
*139 (FilterRowHdr
)
*140 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*141 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*142 (GroupColHdr
tm "GroupColHdrMgr"
)
*143 (NameColHdr
tm "GenericNameColHdrMgr"
)
*144 (InitColHdr
tm "GenericValueColHdrMgr"
)
*145 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 94,0
optionalChildren [
*146 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *147 (MRCItem
litem &136
pos 1
dimension 20
)
uid 96,0
optionalChildren [
*148 (MRCItem
litem &137
pos 0
dimension 20
uid 97,0
)
*149 (MRCItem
litem &138
pos 1
dimension 23
uid 98,0
)
*150 (MRCItem
litem &139
pos 2
hidden 1
dimension 20
uid 99,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 100,0
optionalChildren [
*151 (MRCItem
litem &140
pos 0
dimension 20
uid 101,0
)
*152 (MRCItem
litem &142
pos 1
dimension 50
uid 102,0
)
*153 (MRCItem
litem &143
pos 2
dimension 100
uid 103,0
)
*154 (MRCItem
litem &144
pos 3
dimension 50
uid 104,0
)
*155 (MRCItem
litem &145
pos 4
dimension 80
uid 105,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 95,0
vaOverrides [
]
)
]
)
uid 83,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/bridge_controller/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/bridge_controller/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/bridge_controller"
)
(vvPair
variable "d_logical"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/bridge_controller"
)
(vvPair
variable "date"
value "07/17/23"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "17"
)
(vvPair
variable "entity_name"
value "bridge_controller"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "dcs"
)
(vvPair
variable "graphical_source_date"
value "07/17/23"
)
(vvPair
variable "graphical_source_group"
value "dcs"
)
(vvPair
variable "graphical_source_host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "graphical_source_time"
value "15:05:00"
)
(vvPair
variable "group"
value "dcs"
)
(vvPair
variable "host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "language"
value "Verilog"
)
(vvPair
variable "library"
value "mopshub_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/mopshub_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/mopshub_lib/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/mopshub_lib/ps"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/mopshub_lib/work"
)
(vvPair
variable "library_downstream_QuestaSimSimulator"
value "$HDS_PROJECT_DIR/mopshub_lib/sim"
)
(vvPair
variable "library_downstream_SvAssistantInvoke"
value "$HDS_PROJECT_DIR/mopshub_lib/svassistant"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "bridge_controller"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/bridge_controller/symbol.sb"
)
(vvPair
variable "p_logical"
value "/../../home/dcs/git/mopshub/mopshub_lib/hds/bridge_controller/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "mopshub"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "15:05:00"
)
(vvPair
variable "unit"
value "bridge_controller"
)
(vvPair
variable "user"
value "dcs"
)
(vvPair
variable "version"
value "2019.4 (Build 4)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Verilog2001LangMgr"
uid 51,0
optionalChildren [
*156 (SymbolBody
uid 8,0
optionalChildren [
*157 (CptPort
uid 160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 161,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,6625,46750,7375"
)
tg (CPTG
uid 162,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 163,0
va (VaSet
font "courier,8,0"
)
xt "33500,6550,45000,7450"
st "can_tra_select : [4:0]"
ju 2
blo "45000,7250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 164,0
va (VaSet
font "courier,8,0"
)
xt "2000,25200,20000,26100"
st "output wire [4:0]   can_tra_select;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "can_tra_select"
t "wire"
b "[4:0]"
o 25
suid 1,0
)
)
)
*158 (CptPort
uid 165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,7625,46750,8375"
)
tg (CPTG
uid 167,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168,0
va (VaSet
font "courier,8,0"
)
xt "36500,7550,45000,8450"
st "addr_can : [4:0]"
ju 2
blo "45000,8250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 169,0
va (VaSet
font "courier,8,0"
)
xt "2000,24300,17000,25200"
st "output wire [4:0]   addr_can;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "addr_can"
t "wire"
b "[4:0]"
o 24
suid 2,0
)
)
)
*159 (CptPort
uid 180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 181,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,9625,46750,10375"
)
tg (CPTG
uid 182,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183,0
va (VaSet
font "courier,8,0"
)
xt "37500,9550,45000,10450"
st "read_sig_can_n"
ju 2
blo "45000,10250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 184,0
va (VaSet
font "courier,8,0"
)
xt "2000,35100,20000,36000"
st "output wire         read_sig_can_n;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "read_sig_can_n"
t "wire"
o 36
suid 5,0
)
)
)
*160 (CptPort
uid 185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,7625,15000,8375"
)
tg (CPTG
uid 187,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 188,0
va (VaSet
font "courier,8,0"
)
xt "16000,7550,17500,8450"
st "rst"
blo "16000,8250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 189,0
va (VaSet
font "courier,8,0"
)
xt "2000,23400,14500,24300"
st "input  wire         rst;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
o 23
suid 6,0
)
)
)
*161 (CptPort
uid 190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 191,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,8625,15000,9375"
)
tg (CPTG
uid 192,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 193,0
va (VaSet
font "courier,8,0"
)
xt "16000,8550,22000,9450"
st "irq_can_rec"
blo "16000,9250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 194,0
va (VaSet
font "courier,8,0"
)
xt "2000,13500,18500,14400"
st "input  wire         irq_can_rec;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "irq_can_rec"
t "wire"
o 12
suid 7,0
)
)
)
*162 (CptPort
uid 195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 196,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,10625,46750,11375"
)
tg (CPTG
uid 197,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 198,0
va (VaSet
font "courier,8,0"
)
xt "37000,10550,45000,11450"
st "write_sig_can_n"
ju 2
blo "45000,11250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 199,0
va (VaSet
font "courier,8,0"
)
xt "2000,49500,20500,50400"
st "output wire         write_sig_can_n;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "write_sig_can_n"
t "wire"
o 52
suid 8,0
)
)
)
*163 (CptPort
uid 200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 201,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,9625,15000,10375"
)
tg (CPTG
uid 202,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 203,0
va (VaSet
font "courier,8,0"
)
xt "16000,9550,25000,10450"
st "read_can : [15:0]"
blo "16000,10250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 204,0
va (VaSet
font "courier,8,0"
)
xt "2000,22500,17000,23400"
st "input  wire [15:0]  read_can;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "read_can"
t "wire"
b "[15:0]"
o 22
suid 9,0
)
)
)
*164 (CptPort
uid 205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 206,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,10625,15000,11375"
)
tg (CPTG
uid 207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 208,0
va (VaSet
font "courier,8,0"
)
xt "16000,10550,27500,11450"
st "can_rec_select : [4:0]"
blo "16000,11250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 209,0
va (VaSet
font "courier,8,0"
)
xt "2000,4500,20000,5400"
st "input  wire [4:0]   can_rec_select;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "can_rec_select"
t "wire"
b "[4:0]"
o 2
suid 10,0
)
)
)
*165 (CptPort
uid 210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,11625,46750,12375"
)
tg (CPTG
uid 212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 213,0
va (VaSet
font "courier,8,0"
)
xt "40500,11550,45000,12450"
st "enable_cs"
ju 2
blo "45000,12250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 214,0
va (VaSet
font "courier,8,0"
)
xt "2000,27000,17500,27900"
st "output wire         enable_cs;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "enable_cs"
t "wire"
o 27
suid 11,0
)
)
)
*166 (CptPort
uid 220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,12625,15000,13375"
)
tg (CPTG
uid 222,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 223,0
va (VaSet
font "courier,8,0"
)
xt "16000,12550,17500,13450"
st "clk"
blo "16000,13250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 224,0
va (VaSet
font "courier,8,0"
)
xt "2000,5400,14500,6300"
st "input  wire         clk;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
o 3
suid 13,0
)
)
)
*167 (CptPort
uid 225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 226,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,13625,15000,14375"
)
tg (CPTG
uid 227,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 228,0
va (VaSet
font "courier,8,0"
)
xt "16000,13550,22000,14450"
st "irq_can_tra"
blo "16000,14250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 229,0
va (VaSet
font "courier,8,0"
)
xt "2000,14400,18500,15300"
st "input  wire         irq_can_tra;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "irq_can_tra"
t "wire"
o 13
suid 14,0
)
)
)
*168 (CptPort
uid 235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,12625,46750,13375"
)
tg (CPTG
uid 237,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 238,0
va (VaSet
font "courier,8,0"
)
xt "35500,12550,45000,13450"
st "write_can : [15:0]"
ju 2
blo "45000,13250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 239,0
va (VaSet
font "courier,8,0"
)
xt "2000,48600,17500,49500"
st "output wire [15:0]  write_can;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "write_can"
t "wire"
b "[15:0]"
o 51
suid 16,0
)
)
)
*169 (CptPort
uid 678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,15625,15000,16375"
)
tg (CPTG
uid 680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 681,0
va (VaSet
font "courier,8,0"
)
xt "16000,15550,19500,16450"
st "endwait"
blo "16000,16250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 682,0
va (VaSet
font "courier,8,0"
)
xt "2000,11700,16500,12600"
st "input  wire         endwait;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "endwait"
t "wire"
o 10
suid 21,0
)
)
)
*170 (CptPort
uid 688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,16625,15000,17375"
)
tg (CPTG
uid 690,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 691,0
va (VaSet
font "courier,8,0"
)
xt "16000,16550,24000,17450"
st "end_write_elink"
blo "16000,17250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 692,0
va (VaSet
font "courier,8,0"
)
xt "2000,10800,20500,11700"
st "input  wire         end_write_elink;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "end_write_elink"
t "wire"
o 9
suid 23,0
)
)
)
*171 (CptPort
uid 693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 694,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,14625,46750,15375"
)
tg (CPTG
uid 695,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 696,0
va (VaSet
font "courier,8,0"
)
xt "36000,14550,45000,15450"
st "start_write_elink"
ju 2
blo "45000,15250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 697,0
va (VaSet
font "courier,8,0"
)
xt "2000,45000,21500,45900"
st "output wire         start_write_elink;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "start_write_elink"
t "wire"
o 47
suid 24,0
)
)
)
*172 (CptPort
uid 698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,17625,15000,18375"
)
tg (CPTG
uid 700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 701,0
va (VaSet
font "courier,8,0"
)
xt "16000,17550,23500,18450"
st "end_read_elink"
blo "16000,18250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 702,0
va (VaSet
font "courier,8,0"
)
xt "2000,9900,20000,10800"
st "input  wire         end_read_elink;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "end_read_elink"
t "wire"
o 8
suid 25,0
)
)
)
*173 (CptPort
uid 703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 704,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,15625,46750,16375"
)
tg (CPTG
uid 705,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 706,0
va (VaSet
font "courier,8,0"
)
xt "36500,15550,45000,16450"
st "start_read_elink"
ju 2
blo "45000,16250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 707,0
va (VaSet
font "courier,8,0"
)
xt "2000,43200,21000,44100"
st "output wire         start_read_elink;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "start_read_elink"
t "wire"
o 45
suid 26,0
)
)
)
*174 (CptPort
uid 810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,17625,46750,18375"
)
tg (CPTG
uid 812,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 813,0
va (VaSet
font "courier,8,0"
)
xt "39000,17550,45000,18450"
st "sign_on_sig"
ju 2
blo "45000,18250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 814,0
va (VaSet
font "courier,8,0"
)
xt "2000,37800,18500,38700"
st "output wire         sign_on_sig;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "sign_on_sig"
t "wire"
o 39
suid 29,0
)
)
)
*175 (CptPort
uid 1256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,19625,15000,20375"
)
tg (CPTG
uid 1258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1259,0
va (VaSet
font "courier,8,0"
)
xt "16000,19550,20500,20450"
st "buffer_en"
blo "16000,20250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1260,0
va (VaSet
font "courier,8,0"
)
xt "2000,3600,17500,4500"
st "input  wire         buffer_en;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "buffer_en"
t "wire"
o 1
suid 33,0
)
)
)
*176 (CptPort
uid 2689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2690,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,21625,46750,22375"
)
tg (CPTG
uid 2691,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2692,0
va (VaSet
font "courier,8,0"
)
xt "39500,21550,45000,22450"
st "start_init"
ju 2
blo "45000,22250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2693,0
va (VaSet
font "courier,8,0"
)
xt "2000,38700,38000,39600"
st "output wire         start_init; // to initialize the CAN node (cankari)"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "start_init"
t "wire"
eolc "to initialize the CAN node (cankari)"
o 40
suid 36,0
)
)
)
*177 (CptPort
uid 3230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,22625,15000,23375"
)
tg (CPTG
uid 3232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3233,0
va (VaSet
font "courier,8,0"
)
xt "16000,22550,23000,23450"
st "irq_elink_tra"
blo "16000,23250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3234,0
va (VaSet
font "courier,8,0"
)
xt "2000,15300,19500,16200"
st "input  wire         irq_elink_tra;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "irq_elink_tra"
t "wire"
o 14
suid 41,0
)
)
)
*178 (CptPort
uid 3904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3905,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,25625,46750,26375"
)
tg (CPTG
uid 3906,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3907,0
va (VaSet
font "courier,8,0"
)
xt "41000,25550,45000,26450"
st "end_init"
ju 2
blo "45000,26250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3908,0
va (VaSet
font "courier,8,0"
)
xt "2000,29700,48500,30600"
st "output wire         end_init; // signal to bridge state machine to end initialization phase "
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "end_init"
t "wire"
eolc "signal to bridge state machine to end initialization phase "
o 30
suid 46,0
)
)
)
*179 (CptPort
uid 4204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,26625,46750,27375"
)
tg (CPTG
uid 4206,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4207,0
va (VaSet
font "courier,8,0"
)
xt "38500,26550,45000,27450"
st "end_trim_bus"
ju 2
blo "45000,27250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4208,0
va (VaSet
font "courier,8,0"
)
xt "2000,31500,19000,32400"
st "output wire         end_trim_bus;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "end_trim_bus"
t "wire"
o 32
suid 48,0
)
)
)
*180 (CptPort
uid 4372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,27625,46750,28375"
)
tg (CPTG
uid 4374,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4375,0
va (VaSet
font "courier,8,0"
)
xt "38500,27550,45000,28450"
st "power_bus_en"
ju 2
blo "45000,28250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4376,0
va (VaSet
font "courier,8,0"
)
xt "2000,33300,19000,34200"
st "output wire         power_bus_en;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "power_bus_en"
t "wire"
o 34
suid 50,0
)
)
)
*181 (CptPort
uid 4430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,32625,15000,33375"
)
tg (CPTG
uid 4432,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4433,0
va (VaSet
font "courier,8,0"
)
xt "16000,32550,27000,33450"
st "power_bus_cnt : [4:0]"
blo "16000,33250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4434,0
va (VaSet
font "courier,8,0"
)
xt "2000,19800,19500,20700"
st "input  wire [4:0]   power_bus_cnt;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "power_bus_cnt"
t "wire"
b "[4:0]"
o 19
suid 52,0
)
)
)
*182 (CptPort
uid 4503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4504,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,25625,15000,26375"
)
tg (CPTG
uid 4505,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4506,0
va (VaSet
font "courier,8,0"
)
xt "16000,25550,27000,26450"
st "osc_auto_trim_mopshub"
blo "16000,26250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4507,0
va (VaSet
font "courier,8,0"
)
xt "2000,18900,23500,19800"
st "input  wire         osc_auto_trim_mopshub;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "osc_auto_trim_mopshub"
t "wire"
o 18
suid 53,0
)
)
)
*183 (CptPort
uid 6099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6100,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,26625,15000,27375"
)
tg (CPTG
uid 6101,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6102,0
va (VaSet
font "courier,8,0"
)
xt "16000,26550,29500,27450"
st "data_tra_downlink : [75:0]"
blo "16000,27250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6103,0
va (VaSet
font "courier,8,0"
)
xt "2000,6300,21500,7200"
st "input  wire [75:0]  data_tra_downlink;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "data_tra_downlink"
t "wire"
b "[75:0]"
o 4
suid 61,0
)
)
)
*184 (CptPort
uid 7050,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7051,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,36625,46750,37375"
)
tg (CPTG
uid 7052,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7053,0
va (VaSet
font "courier,8,0"
)
xt "37500,36550,45000,37450"
st "start_trim_ack"
ju 2
blo "45000,37250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7054,0
va (VaSet
font "courier,8,0"
)
xt "2000,44100,20000,45000"
st "output wire         start_trim_ack;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "start_trim_ack"
t "wire"
o 46
suid 68,0
)
)
)
*185 (CptPort
uid 7123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,37625,46750,38375"
)
tg (CPTG
uid 7125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7126,0
va (VaSet
font "courier,8,0"
)
xt "32500,37550,45000,38450"
st "data_rec_uplink : [75:0]"
ju 2
blo "45000,38250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7127,0
va (VaSet
font "courier,8,0"
)
xt "2000,26100,20500,27000"
st "output wire [75:0]  data_rec_uplink;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "data_rec_uplink"
t "wire"
b "[75:0]"
o 26
suid 69,0
)
)
)
*186 (CptPort
uid 7738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7739,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,40625,46750,41375"
)
tg (CPTG
uid 7740,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7741,0
va (VaSet
font "courier,8,0"
)
xt "41500,40550,45000,41450"
st "rst_bus"
ju 2
blo "45000,41250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7742,0
va (VaSet
font "courier,8,0"
)
xt "2000,36000,16500,36900"
st "output wire         rst_bus;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "rst_bus"
t "wire"
o 37
suid 72,0
)
)
)
*187 (CptPort
uid 11051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11052,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,31625,15000,32375"
)
tg (CPTG
uid 11053,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11054,0
va (VaSet
font "courier,8,0"
)
xt "16000,31550,22000,32450"
st "end_osc_cnt"
blo "16000,32250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11055,0
va (VaSet
font "courier,8,0"
)
xt "2000,9000,18500,9900"
st "input  wire         end_osc_cnt;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "end_osc_cnt"
t "wire"
o 7
suid 85,0
)
)
)
*188 (CptPort
uid 11056,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11057,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,46625,46750,47375"
)
tg (CPTG
uid 11058,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11059,0
va (VaSet
font "courier,8,0"
)
xt "39000,46550,45000,47450"
st "rst_osc_cnt"
ju 2
blo "45000,47250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11060,0
va (VaSet
font "courier,8,0"
)
xt "2000,36900,18500,37800"
st "output wire         rst_osc_cnt;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "rst_osc_cnt"
t "wire"
o 38
suid 86,0
)
)
)
*189 (CptPort
uid 11061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11062,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,47625,46750,48375"
)
tg (CPTG
uid 11063,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11064,0
va (VaSet
font "courier,8,0"
)
xt "38000,47550,45000,48450"
st "start_osc_cnt"
ju 2
blo "45000,48250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11065,0
va (VaSet
font "courier,8,0"
)
xt "2000,40500,19500,41400"
st "output wire         start_osc_cnt;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "start_osc_cnt"
t "wire"
o 42
suid 87,0
)
)
)
*190 (CptPort
uid 11244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,33625,15000,34375"
)
tg (CPTG
uid 11246,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11247,0
va (VaSet
font "courier,8,0"
)
xt "16000,33550,25000,34450"
st "power_bus_en_done"
blo "16000,34250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11248,0
va (VaSet
font "courier,8,0"
)
xt "2000,20700,21500,21600"
st "input  wire         power_bus_en_done;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "power_bus_en_done"
t "wire"
o 20
suid 88,0
)
)
)
*191 (CptPort
uid 11278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,34625,15000,35375"
)
tg (CPTG
uid 11280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11281,0
va (VaSet
font "courier,8,0"
)
xt "16000,34550,22500,35450"
st "end_mon_init"
blo "16000,35250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11282,0
va (VaSet
font "courier,8,0"
)
xt "2000,8100,19000,9000"
st "input  wire         end_mon_init;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "end_mon_init"
t "wire"
o 6
suid 89,0
)
)
)
*192 (CptPort
uid 11283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,48625,46750,49375"
)
tg (CPTG
uid 11285,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11286,0
va (VaSet
font "courier,8,0"
)
xt "37500,48550,45000,49450"
st "start_mon_init"
ju 2
blo "45000,49250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11287,0
va (VaSet
font "courier,8,0"
)
xt "2000,39600,20000,40500"
st "output wire         start_mon_init;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "start_mon_init"
t "wire"
o 41
suid 90,0
)
)
)
*193 (CptPort
uid 11690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,35625,15000,36375"
)
tg (CPTG
uid 11692,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11693,0
va (VaSet
font "courier,8,0"
)
xt "16000,35550,24000,36450"
st "n_buses : [4:0]"
blo "16000,36250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11694,0
va (VaSet
font "courier,8,0"
)
xt "2000,18000,16500,18900"
st "input  wire [4:0]   n_buses;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "n_buses"
t "wire"
b "[4:0]"
o 17
suid 91,0
)
)
)
*194 (CptPort
uid 11772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11773,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,49625,46750,50375"
)
tg (CPTG
uid 11774,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11775,0
va (VaSet
font "courier,8,0"
)
xt "38500,49550,45000,50450"
st "end_can_proc"
ju 2
blo "45000,50250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11776,0
va (VaSet
font "courier,8,0"
)
xt "2000,27900,19000,28800"
st "output wire         end_can_proc;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "end_can_proc"
t "wire"
o 28
suid 92,0
)
)
)
*195 (CptPort
uid 11804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,50625,46750,51375"
)
tg (CPTG
uid 11806,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11807,0
va (VaSet
font "courier,8,0"
)
xt "38000,50550,45000,51450"
st "read_can_mode"
ju 2
blo "45000,51250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11808,0
va (VaSet
font "courier,8,0"
)
xt "2000,34200,19500,35100"
st "output wire         read_can_mode;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "read_can_mode"
t "wire"
o 35
suid 93,0
)
)
)
*196 (CptPort
uid 11988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11989,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,51625,46750,52375"
)
tg (CPTG
uid 11990,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11991,0
va (VaSet
font "courier,8,0"
)
xt "36500,51550,45000,52450"
st "start_power_init"
ju 2
blo "45000,52250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11992,0
va (VaSet
font "courier,8,0"
)
xt "2000,41400,21000,42300"
st "output wire         start_power_init;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "start_power_init"
t "wire"
o 43
suid 94,0
)
)
)
*197 (CptPort
uid 11993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11994,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,52625,46750,53375"
)
tg (CPTG
uid 11995,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11996,0
va (VaSet
font "courier,8,0"
)
xt "37500,52550,45000,53450"
st "end_power_init"
ju 2
blo "45000,53250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11997,0
va (VaSet
font "courier,8,0"
)
xt "2000,30600,20000,31500"
st "output wire         end_power_init;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "end_power_init"
t "wire"
o 31
suid 95,0
)
)
)
*198 (CptPort
uid 12125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,36625,15000,37375"
)
tg (CPTG
uid 12127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12128,0
va (VaSet
font "courier,8,0"
)
xt "16000,36550,21500,37450"
st "debug_mode"
blo "16000,37250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12129,0
va (VaSet
font "courier,8,0"
)
xt "2000,7200,18000,8100"
st "input  wire         debug_mode;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "debug_mode"
t "wire"
o 5
suid 96,0
)
)
)
*199 (CptPort
uid 12182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12183,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,53625,46750,54375"
)
tg (CPTG
uid 12184,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12185,0
va (VaSet
font "courier,8,0"
)
xt "37500,53550,45000,54450"
st "main_entimeout"
ju 2
blo "45000,54250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12186,0
va (VaSet
font "courier,8,0"
)
xt "2000,32400,20000,33300"
st "output wire         main_entimeout;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "main_entimeout"
t "wire"
o 33
suid 97,0
)
)
)
*200 (CptPort
uid 12240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,37625,15000,38375"
)
tg (CPTG
uid 12242,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12243,0
va (VaSet
font "courier,8,0"
)
xt "16000,37550,24000,38450"
st "main_timeoutrst"
blo "16000,38250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12244,0
va (VaSet
font "courier,8,0"
)
xt "2000,17100,20500,18000"
st "input  wire         main_timeoutrst;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "main_timeoutrst"
t "wire"
o 16
suid 98,0
)
)
)
*201 (CptPort
uid 12424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12425,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,38625,15000,39375"
)
tg (CPTG
uid 12426,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12427,0
va (VaSet
font "courier,8,0"
)
xt "16000,38550,27000,39450"
st "general_init : [15:0]"
blo "16000,39250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12428,0
va (VaSet
font "courier,8,0"
)
xt "2000,12600,19000,13500"
st "input  wire [15:0]  general_init;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "general_init"
t "wire"
b "[15:0]"
o 11
suid 99,0
)
)
)
*202 (CptPort
uid 12429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,39625,15000,40375"
)
tg (CPTG
uid 12431,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12432,0
va (VaSet
font "courier,8,0"
)
xt "16000,39550,28000,40450"
st "prescaler_init : [15:0]"
blo "16000,40250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12433,0
va (VaSet
font "courier,8,0"
)
xt "2000,21600,20000,22500"
st "input  wire [15:0]  prescaler_init;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "prescaler_init"
t "wire"
b "[15:0]"
o 21
suid 100,0
)
)
)
*203 (CptPort
uid 12588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12589,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,54625,46750,55375"
)
tg (CPTG
uid 12590,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12591,0
va (VaSet
font "courier,8,0"
)
xt "37500,54550,45000,55450"
st "start_power_on"
ju 2
blo "45000,55250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12592,0
va (VaSet
font "courier,8,0"
)
xt "2000,42300,20000,43200"
st "output wire         start_power_on;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "start_power_on"
t "wire"
o 44
suid 101,0
)
)
)
*204 (CptPort
uid 12593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12594,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,40625,15000,41375"
)
tg (CPTG
uid 12595,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12596,0
va (VaSet
font "courier,8,0"
)
xt "16000,40550,24500,41450"
st "irq_trim_bus_osc"
blo "16000,41250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12597,0
va (VaSet
font "courier,8,0"
)
xt "2000,16200,21000,17100"
st "input  wire         irq_trim_bus_osc;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "irq_trim_bus_osc"
t "wire"
o 15
suid 102,0
)
)
)
*205 (CptPort
uid 12900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,55625,46750,56375"
)
tg (CPTG
uid 12902,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12903,0
va (VaSet
font "courier,8,0"
)
xt "32000,55550,45000,56450"
st "statedeb_osc_trim : [7:0]"
ju 2
blo "45000,56250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12904,0
va (VaSet
font "courier,8,0"
)
xt "2000,47700,21500,48600"
st "output wire [7:0]   statedeb_osc_trim;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "statedeb_osc_trim"
t "wire"
b "[7:0]"
o 50
suid 103,0
)
)
)
*206 (CptPort
uid 12932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12933,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,56625,46750,57375"
)
tg (CPTG
uid 12934,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12935,0
va (VaSet
font "courier,8,0"
)
xt "34000,56550,45000,57450"
st "statedeb_main : [7:0]"
ju 2
blo "45000,57250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12936,0
va (VaSet
font "courier,8,0"
)
xt "2000,46800,19500,47700"
st "output wire [7:0]   statedeb_main;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "statedeb_main"
t "wire"
b "[7:0]"
o 49
suid 104,0
)
)
)
*207 (CptPort
uid 12964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12965,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,57625,46750,58375"
)
tg (CPTG
uid 12966,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12967,0
va (VaSet
font "courier,8,0"
)
xt "34500,57550,45000,58450"
st "statedeb_can : [7:0]"
ju 2
blo "45000,58250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 12968,0
va (VaSet
font "courier,8,0"
)
xt "2000,45900,19000,46800"
st "output wire [7:0]   statedeb_can;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "statedeb_can"
t "wire"
b "[7:0]"
o 48
suid 105,0
)
)
)
*208 (CptPort
uid 13071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,58625,46750,59375"
)
tg (CPTG
uid 13073,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13074,0
va (VaSet
font "courier,8,0"
)
xt "37500,58550,45000,59450"
st "end_elink_proc"
ju 2
blo "45000,59250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 13075,0
va (VaSet
font "courier,8,0"
)
xt "2000,28800,20000,29700"
st "output wire         end_elink_proc;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "end_elink_proc"
t "wire"
o 29
suid 106,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,46000,60000"
)
oxt "15000,6000,39000,26000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "courier,8,1"
)
xt "24750,15100,30750,16000"
st "mopshub_lib"
blo "24750,15800"
)
second (Text
uid 12,0
va (VaSet
font "courier,8,1"
)
xt "24750,16000,33750,16900"
st "bridge_controller"
blo "24750,16700"
)
)
gi *209 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "courier,8,0"
)
xt "0,12000,11500,12900"
st "Parameter Declarations"
)
header "Parameter Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
udl 1
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
sF 0
)
portVis (PortSigDisplay
sIVOD 1
sF 0
)
)
*210 (Grouping
uid 16,0
optionalChildren [
*211 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,50000,49000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "32200,50050,43200,50950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*212 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,46000,53000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "49200,46050,53200,46950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*213 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,49000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "32200,48050,45700,48950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*214 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,32000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "28200,48050,31200,48950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*215 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,47000,69000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "49200,47200,60200,48100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*216 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,46000,69000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "53200,46050,56700,46950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*217 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,49000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "34000,46500,43000,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*218 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,49000,32000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "28200,49050,30700,49950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*219 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,32000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "28200,50050,31700,50950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*220 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,49000,49000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "32200,49050,47700,49950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,46000,69000,51000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *221 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*222 (Text
uid 49,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,26500,900"
st "Package List"
blo "20000,700"
)
*223 (MLText
uid 50,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,900,35000,3600"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
windowSize "-7,5,1008,695"
viewArea "-1016,-1016,68840,47230"
cachedDiagramExtent "0,0,69000,51000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,39000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,1"
)
xt "24750,15100,29250,16000"
st "<library>"
blo "24750,15800"
)
second (Text
va (VaSet
font "courier,8,1"
)
xt "24750,16000,27750,16900"
st "<cell>"
blo "24750,16700"
)
)
gi *224 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,12000,10500,12900"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,1500,1650"
st "In0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "In0"
t "wire"
b "[15:0]"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,3500,1650"
st "Buffer0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
lang 5
m 3
decl (Decl
n "Buffer0"
t "wire"
b "[15:0]"
o 0
)
)
)
DeclarativeBlock *225 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Declarations"
blo "0,700"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "0,2700,3000,3600"
st "Ports:"
blo "0,3400"
)
externalLabel (Text
uid 4,0
va (VaSet
font "courier,8,1"
)
xt "0,900,7500,1800"
st "External User:"
blo "0,1600"
)
internalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "0,1800,7500,2700"
st "Internal User:"
blo "0,2500"
)
externalText (MLText
uid 5,0
va (VaSet
font "courier,8,0"
)
xt "2000,1800,2000,1800"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
font "courier,8,0"
)
xt "2000,2700,2000,2700"
tm "SyDeclarativeTextMgr"
)
)
lastUid 13425,0
postModuleDirective "// ### Please start your Verilog code here ###"
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol:CDM"
)
