# Copyright (c) 2012 The Regents of The University of Michigan
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are
# met: redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer;
# redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in the
# documentation and/or other materials provided with the distribution;
# neither the name of the copyright holders nor the names of its
# contributors may be used to endorse or promote products derived from
# this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# Authors: ICS-FORTH, Polydoros Petrakis <ppetrak@ics.forth.gr>


from m5.objects import *

# Based on previous model for ARM Cortex A72 provided by Adria Armejach (BSC)
# and information from the following links regarding Cortex-A76:
# https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a76
# https://www.anandtech.com/show/12785/arm-cortex-a76-cpu
#-unveiled-7nm-powerhouse/2
# https://www.anandtech.com/show/12785/arm-cortex-a76-cpu
#-unveiled-7nm-powerhouse/3

# Simple ALU Instructions have a latency of 1
class O3_ARM_v7a_Simple_Int(FUDesc):
    opList = [ OpDesc(opClass='IntAlu', opLat=1) ]
    count = 3

# Complex ALU instructions have a variable latencies
class O3_ARM_v7a_Complex_Int(FUDesc):
    opList = [ OpDesc(opClass='IntMult', opLat=2, pipelined=True),
               OpDesc(opClass='IntDiv', opLat=12, pipelined=False),
               OpDesc(opClass='IprAccess', opLat=3, pipelined=True) ]
    count = 1

# Floating point
class O3_ARM_v7a_FP(FUDesc):
    opList = [ OpDesc(opClass='FloatAdd', opLat=2),
               OpDesc(opClass='FloatCmp', opLat=2),
               OpDesc(opClass='FloatCvt', opLat=2),
               OpDesc(opClass='FloatDiv', opLat=9, pipelined=False),
               OpDesc(opClass='FloatSqrt', opLat=33, pipelined=False),
               OpDesc(opClass='FloatMult', opLat=3),
               OpDesc(opClass='FloatMultAcc', opLat=4),
               OpDesc(opClass='FloatMisc', opLat=3) ]
    count = {{ simdFU or 2 }}
    widthCap = 128
    floatp = True

{% set penalty = penalty|default(0, True) %}
# SIMD instructions
class O3_ARM_v7a_AdvSimd(FUDesc):
    opList = [ OpDesc(opClass='SimdAdd', opLat={{ 2 + penalty }}),
               OpDesc(opClass='SimdAddAcc', opLat={{ 2 + penalty }}),
               OpDesc(opClass='SimdAlu', opLat={{ 2 + penalty }}),
               OpDesc(opClass='SimdCmp', opLat={{ 2 + penalty }}),
               OpDesc(opClass='SimdCvt', opLat={{ 2 + penalty }}),
               OpDesc(opClass='SimdMisc', opLat={{ 2 + penalty }}),
               OpDesc(opClass='SimdMult',opLat={{ 4 + penalty }}),
               OpDesc(opClass='SimdMultAcc',opLat={{ 4 + penalty }}),
               OpDesc(opClass='SimdShift',opLat={{ 2 + penalty }}),
               OpDesc(opClass='SimdShiftAcc', opLat={{ 2 + penalty }}),
               OpDesc(opClass='SimdSqrt', opLat={{ 9 + penalty }}),
               OpDesc(opClass='SimdFloatAdd',opLat={{ 2 + penalty }}),
               OpDesc(opClass='SimdFloatAlu',opLat={{ 2 + penalty }}),
               OpDesc(opClass='SimdFloatCmp', opLat={{ 2 + penalty }}),
               OpDesc(opClass='SimdFloatCvt', opLat={{ 2 + penalty }}),
               OpDesc(opClass='SimdFloatDiv', opLat={{ 3 + penalty }}),
               OpDesc(opClass='SimdFloatMisc', opLat={{ 2 + penalty }}),
               OpDesc(opClass='SimdFloatMult', opLat={{ 3 + penalty }}),
               OpDesc(opClass='SimdFloatMultAcc',opLat={{ 5 + penalty }}),
               OpDesc(opClass='SimdFloatSqrt', opLat={{ 9 + penalty }}) ]
    count = {{ simdFU or 2 }}
    fuseCap = {{ fuseCap or 0 }}
    widthCap = 128
    simd = True

# Load/Store Units
class O3_ARM_v7a_Load(FUDesc):
    opList = [ OpDesc(opClass='MemRead', opLat=2),
               OpDesc(opClass='FloatMemRead', opLat=2) ]
    count = 2
    widthCap = 128

class O3_ARM_v7a_Store(FUDesc):
    opList = [ OpDesc(opClass='MemWrite', opLat=2),
               OpDesc(opClass='FloatMemWrite', opLat=2) ]
    count = 2
    widthCap = 128

# Functional Units for this CPU
class O3_ARM_v7a_FUP(FUPool):
    FUList = [O3_ARM_v7a_Simple_Int(),
              O3_ARM_v7a_Complex_Int(),
              O3_ARM_v7a_Load(),
              O3_ARM_v7a_Store(),
              O3_ARM_v7a_FP(),
              O3_ARM_v7a_AdvSimd()]

# Bi-Mode Branch Predictor
class O3_ARM_v7a_BP(BiModeBP):
    globalPredictorSize = 8192
    globalCtrBits = 2
    choicePredictorSize = 8192
    choiceCtrBits = 2
    BTBEntries = 4096
    BTBTagSize = 16
    RASSize = 16
    instShiftAmt = 2

class O3_ARM_v7a_3(DerivO3CPU):
    LQEntries = {{ (68 * extra.queues)|int if extra.queues is defined else 68 }}
    SQEntries = {{ (72 * extra.queues)|int if extra.queues is defined else 72 }}
    LSQDepCheckShift = 0
    LFSTSize = 1024
    SSITSize = 1024
    decodeToFetchDelay = 1
    renameToFetchDelay = 1
    iewToFetchDelay = 1
    commitToFetchDelay = 1
    renameToDecodeDelay = 1
    iewToDecodeDelay = 1
    commitToDecodeDelay = 1
    iewToRenameDelay = 1
    commitToRenameDelay = 1
    commitToIEWDelay = 1
    fetchWidth = 4
    fetchBufferSize = 16
    fetchToDecodeDelay = 1
    decodeWidth = 4
    decodeToRenameDelay = 1
    renameWidth = 4
    renameToIEWDelay = 1
    issueToExecuteDelay = 1
    dispatchWidth = {{ (8 * extra.dispatch)|int if extra.dispatch is defined else 8 }}
    issueWidth = {{ (8 * extra.dispatch)|int if extra.dispatch is defined else 8 }}
    wbWidth = {{ (8 * extra.dispatch)|int if extra.dispatch is defined else 8 }}
    fuPool = O3_ARM_v7a_FUP()
    iewToCommitDelay = 1
    renameToROBDelay = 1
    commitWidth = {{ (8 * extra.dispatch)|int if extra.dispatch is defined else 8 }}
    squashWidth = {{ (8 * extra.dispatch)|int if extra.dispatch is defined else 8 }}
    trapLatency = 13
    backComSize = 5
    forwardComSize = 5
    numPhysIntRegs = {{ (256 * extra.regfile)|int if extra.regfile is defined else 256 }}
    numPhysFloatRegs = {{ (256 * extra.regfile)|int if extra.regfile is defined else 256 }}
    numPhysVecRegs = {{ (256 * extra.regfile)|int if extra.regfile is defined else 256 }}
    numIQEntries = {{ (120 * extra.queues)|int if extra.queues is defined else 120 }}
    numROBEntries = {{ (128 * extra.queues)|int if extra.queues is defined else 128 }}

    switched_out = False
    branchPred = O3_ARM_v7a_BP()

# Instruction Cache
class O3_ARM_v7a_ICache(Cache):
    tag_latency = 1
    data_latency = 1
    response_latency = 1
    mshrs = 8
    tgts_per_mshr = 8
    size = '64kB'
    assoc = 4
    is_read_only = True
    # Writeback clean lines as well
    writeback_clean = True

# Data Cache
class O3_ARM_v7a_DCache(Cache):
    tag_latency = 2
    data_latency = 2
    response_latency = 1
    mshrs = 20
    tgts_per_mshr = 16
    size = '64kB'
    assoc = 4
    write_buffers = 24
    # Consider the L2 a victim cache also for clean lines
    writeback_clean = True

# TLB Cache
# Use a cache as a L2 TLB
class O3_ARM_v7aWalkCache(Cache):
    tag_latency = 4
    data_latency = 4
    response_latency = 4
    mshrs = 6
    tgts_per_mshr = 8
    size = '1kB'
    assoc = 8
    write_buffers = 16
    is_read_only = True
    # Writeback clean lines as well
    writeback_clean = True

# L2 Cache
class O3_ARM_v7aL2(Cache):
    tag_latency = 9
    data_latency = 9
    response_latency = 5
    mshrs = 46
    tgts_per_mshr = 16
    size = '256kB'
    assoc = 8
    write_buffers = 24
    prefetch_on_access = True
    clusivity = 'mostly_incl'
    # Simple stride prefetcher
    prefetcher = StridePrefetcher(degree=8, latency = 1)
    tags = BaseSetAssoc()
    repl_policy = RandomRP()
