{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 15:50:46 2016 " "Info: Processing started: Mon Sep 26 15:50:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off v1495usr_demo -c v1495usr_demo " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off v1495usr_demo -c v1495usr_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/TestComponent.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/TestComponent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestComponent-rtl " "Info: Found design unit 1: TestComponent-rtl" {  } { { "../SRC/v1495usr_busy/TestComponent.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/TestComponent.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TestComponent " "Info: Found entity 1: TestComponent" {  } { { "../SRC/v1495usr_busy/TestComponent.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/TestComponent.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/LEDstatus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/LEDstatus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDstatus-rtl " "Info: Found design unit 1: LEDstatus-rtl" {  } { { "../SRC/v1495usr_busy/LEDstatus.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/LEDstatus.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LEDstatus " "Info: Found entity 1: LEDstatus" {  } { { "../SRC/v1495usr_busy/LEDstatus.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/LEDstatus.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v1495usr-struct " "Info: Found design unit 1: v1495usr-struct" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 v1495usr " "Info: Found entity 1: v1495usr" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v1495pkg " "Info: Found design unit 1: v1495pkg" {  } { { "../SRC/v1495usr_busy/v1495usr_pkg.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_pkg.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_hal.vqm 7 7 " "Info: Found 7 design units, including 7 entities, in source file /home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_hal.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 a395x_if " "Info: Found entity 1: a395x_if" {  } { { "../SRC/v1495usr_busy/v1495usr_hal.vqm" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_hal.vqm" 26 16 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 a395x_if_1 " "Info: Found entity 2: a395x_if_1" {  } { { "../SRC/v1495usr_busy/v1495usr_hal.vqm" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_hal.vqm" 1821 18 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 a395x_if_2 " "Info: Found entity 3: a395x_if_2" {  } { { "../SRC/v1495usr_busy/v1495usr_hal.vqm" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_hal.vqm" 3617 18 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 led_if " "Info: Found entity 4: led_if" {  } { { "../SRC/v1495usr_busy/v1495usr_hal.vqm" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_hal.vqm" 5413 14 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 localbusif " "Info: Found entity 5: localbusif" {  } { { "../SRC/v1495usr_busy/v1495usr_hal.vqm" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_hal.vqm" 6361 18 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 pdl_if " "Info: Found entity 6: pdl_if" {  } { { "../SRC/v1495usr_busy/v1495usr_hal.vqm" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_hal.vqm" 7485 14 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 v1495usr_hal " "Info: Found entity 7: v1495usr_hal" {  } { { "../SRC/v1495usr_busy/v1495usr_hal.vqm" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_hal.vqm" 7768 20 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/tristate_if_rtl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/tristate_if_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_if-rtl " "Info: Found design unit 1: tristate_if-rtl" {  } { { "../SRC/v1495usr_busy/tristate_if_rtl.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/tristate_if_rtl.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tristate_if " "Info: Found entity 1: tristate_if" {  } { { "../SRC/v1495usr_busy/tristate_if_rtl.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/tristate_if_rtl.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/spare_if_rtl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/spare_if_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spare_if-rtl " "Info: Found design unit 1: spare_if-rtl" {  } { { "../SRC/v1495usr_busy/spare_if_rtl.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/spare_if_rtl.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 spare_if " "Info: Found entity 1: spare_if" {  } { { "../SRC/v1495usr_busy/spare_if_rtl.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/spare_if_rtl.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainLogicUser-rtl " "Info: Found design unit 1: MainLogicUser-rtl" {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 131 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MainLogicUser " "Info: Found entity 1: MainLogicUser" {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/BusyLogicComponent.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/BusyLogicComponent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusyLogicComponent-rtl " "Info: Found design unit 1: BusyLogicComponent-rtl" {  } { { "../SRC/v1495usr_busy/BusyLogicComponent.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/BusyLogicComponent.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BusyLogicComponent " "Info: Found entity 1: BusyLogicComponent" {  } { { "../SRC/v1495usr_busy/BusyLogicComponent.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/BusyLogicComponent.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/EncodingComponent.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/EncodingComponent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EncodingComponent-rtl " "Info: Found design unit 1: EncodingComponent-rtl" {  } { { "../SRC/v1495usr_busy/EncodingComponent.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/EncodingComponent.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EncodingComponent " "Info: Found entity 1: EncodingComponent" {  } { { "../SRC/v1495usr_busy/EncodingComponent.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/EncodingComponent.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "v1495usr " "Info: Elaborating entity \"v1495usr\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainLogicUser MainLogicUser:I0 " "Info: Elaborating entity \"MainLogicUser\" for hierarchy \"MainLogicUser:I0\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "I0" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 377 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "REG_DOUT MainLogicUser.vhd(45) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(45): used implicit default value for signal \"REG_DOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C_DOUT MainLogicUser.vhd(53) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(53): used implicit default value for signal \"C_DOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "G_DIR MainLogicUser.vhd(55) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(55): used implicit default value for signal \"G_DIR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "G_DOUT MainLogicUser.vhd(56) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(56): used implicit default value for signal \"G_DOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D_LEV MainLogicUser.vhd(78) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(78): used implicit default value for signal \"D_LEV\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D_DIR MainLogicUser.vhd(79) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(79): used implicit default value for signal \"D_DIR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D_DOUT MainLogicUser.vhd(81) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(81): used implicit default value for signal \"D_DOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E_LEV MainLogicUser.vhd(84) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(84): used implicit default value for signal \"E_LEV\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E_DIR MainLogicUser.vhd(85) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(85): used implicit default value for signal \"E_DIR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E_DOUT MainLogicUser.vhd(87) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(87): used implicit default value for signal \"E_DOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "F_DIR MainLogicUser.vhd(91) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(91): used implicit default value for signal \"F_DIR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PDL_WR MainLogicUser.vhd(100) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(100): used implicit default value for signal \"PDL_WR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PDL_SEL MainLogicUser.vhd(101) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(101): used implicit default value for signal \"PDL_SEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PDL_WRITE MainLogicUser.vhd(103) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(103): used implicit default value for signal \"PDL_WRITE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PDL_DIR MainLogicUser.vhd(104) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(104): used implicit default value for signal \"PDL_DIR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PDL0_IN MainLogicUser.vhd(110) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(110): used implicit default value for signal \"PDL0_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 110 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PDL1_IN MainLogicUser.vhd(111) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(111): used implicit default value for signal \"PDL1_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 111 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DLO0_GATE MainLogicUser.vhd(112) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(112): used implicit default value for signal \"DLO0_GATE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 112 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DLO1_GATE MainLogicUser.vhd(113) " "Warning (10541): VHDL Signal Declaration warning at MainLogicUser.vhd(113): used implicit default value for signal \"DLO1_GATE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUSYencod MainLogicUser.vhd(146) " "Warning (10036): Verilog HDL or VHDL warning at MainLogicUser.vhd(146): object \"BUSYencod\" assigned a value but never read" {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEVout MainLogicUser.vhd(152) " "Warning (10036): Verilog HDL or VHDL warning at MainLogicUser.vhd(152): object \"HEVout\" assigned a value but never read" {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEVencod MainLogicUser.vhd(153) " "Warning (10036): Verilog HDL or VHDL warning at MainLogicUser.vhd(153): object \"HEVencod\" assigned a value but never read" {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "F_DOUT\[31..7\] MainLogicUser.vhd(93) " "Warning (10873): Using initial value X (don't care) for net \"F_DOUT\[31..7\]\" at MainLogicUser.vhd(93)" {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 93 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusyLogicComponent MainLogicUser:I0\|BusyLogicComponent:busy_logic " "Info: Elaborating entity \"BusyLogicComponent\" for hierarchy \"MainLogicUser:I0\|BusyLogicComponent:busy_logic\"" {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "busy_logic" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 232 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BusyMin BusyLogicComponent.vhd(33) " "Warning (10540): VHDL Signal Declaration warning at BusyLogicComponent.vhd(33): used explicit default value for signal \"BusyMin\" because signal was never assigned a value" {  } { { "../SRC/v1495usr_busy/BusyLogicComponent.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/BusyLogicComponent.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestComponent MainLogicUser:I0\|TestComponent:HEVtest_logic " "Info: Elaborating entity \"TestComponent\" for hierarchy \"MainLogicUser:I0\|TestComponent:HEVtest_logic\"" {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "HEVtest_logic" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 242 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BusyMin TestComponent.vhd(32) " "Warning (10540): VHDL Signal Declaration warning at TestComponent.vhd(32): used explicit default value for signal \"BusyMin\" because signal was never assigned a value" {  } { { "../SRC/v1495usr_busy/TestComponent.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/TestComponent.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EncodingComponent MainLogicUser:I0\|EncodingComponent:HEV_encoding " "Info: Elaborating entity \"EncodingComponent\" for hierarchy \"MainLogicUser:I0\|EncodingComponent:HEV_encoding\"" {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "HEV_encoding" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "output EncodingComponent.vhd(32) " "Warning (10540): VHDL Signal Declaration warning at EncodingComponent.vhd(32): used explicit default value for signal \"output\" because signal was never assigned a value" {  } { { "../SRC/v1495usr_busy/EncodingComponent.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/EncodingComponent.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDstatus MainLogicUser:I0\|LEDstatus:check_LED_status " "Info: Elaborating entity \"LEDstatus\" for hierarchy \"MainLogicUser:I0\|LEDstatus:check_LED_status\"" {  } { { "../SRC/v1495usr_busy/MainLogicUser.vhd" "check_LED_status" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/MainLogicUser.vhd" 273 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spare_if spare_if:I2 " "Info: Elaborating entity \"spare_if\" for hierarchy \"spare_if:I2\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "I2" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 428 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_if tristate_if:I3 " "Info: Elaborating entity \"tristate_if\" for hierarchy \"tristate_if:I3\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "I3" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 435 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v1495usr_hal v1495usr_hal:I1 " "Info: Elaborating entity \"v1495usr_hal\" for hierarchy \"v1495usr_hal:I1\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "I1" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 462 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a395x_if v1495usr_hal:I1\|a395x_if:I2 " "Info: Elaborating entity \"a395x_if\" for hierarchy \"v1495usr_hal:I1\|a395x_if:I2\"" {  } { { "../SRC/v1495usr_busy/v1495usr_hal.vqm" "I2" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_hal.vqm" 8290 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a395x_if_1 v1495usr_hal:I1\|a395x_if_1:I3 " "Info: Elaborating entity \"a395x_if_1\" for hierarchy \"v1495usr_hal:I1\|a395x_if_1:I3\"" {  } { { "../SRC/v1495usr_busy/v1495usr_hal.vqm" "I3" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_hal.vqm" 8426 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a395x_if_2 v1495usr_hal:I1\|a395x_if_2:I4 " "Info: Elaborating entity \"a395x_if_2\" for hierarchy \"v1495usr_hal:I1\|a395x_if_2:I4\"" {  } { { "../SRC/v1495usr_busy/v1495usr_hal.vqm" "I4" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_hal.vqm" 8562 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_if v1495usr_hal:I1\|led_if:I8 " "Info: Elaborating entity \"led_if\" for hierarchy \"v1495usr_hal:I1\|led_if:I8\"" {  } { { "../SRC/v1495usr_busy/v1495usr_hal.vqm" "I8" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_hal.vqm" 8572 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localbusif v1495usr_hal:I1\|localbusif:I1 " "Info: Elaborating entity \"localbusif\" for hierarchy \"v1495usr_hal:I1\|localbusif:I1\"" {  } { { "../SRC/v1495usr_busy/v1495usr_hal.vqm" "I1" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_hal.vqm" 8648 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pdl_if v1495usr_hal:I1\|pdl_if:I5 " "Info: Elaborating entity \"pdl_if\" for hierarchy \"v1495usr_hal:I1\|pdl_if:I5\"" {  } { { "../SRC/v1495usr_busy/v1495usr_hal.vqm" "I5" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_hal.vqm" 8672 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "C\[0\] GND " "Warning (13410): Pin \"C\[0\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[1\] GND " "Warning (13410): Pin \"C\[1\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[2\] GND " "Warning (13410): Pin \"C\[2\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[3\] GND " "Warning (13410): Pin \"C\[3\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[4\] GND " "Warning (13410): Pin \"C\[4\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[5\] GND " "Warning (13410): Pin \"C\[5\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[6\] GND " "Warning (13410): Pin \"C\[6\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[7\] GND " "Warning (13410): Pin \"C\[7\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[8\] GND " "Warning (13410): Pin \"C\[8\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[9\] GND " "Warning (13410): Pin \"C\[9\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[10\] GND " "Warning (13410): Pin \"C\[10\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[11\] GND " "Warning (13410): Pin \"C\[11\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[12\] GND " "Warning (13410): Pin \"C\[12\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[13\] GND " "Warning (13410): Pin \"C\[13\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[14\] GND " "Warning (13410): Pin \"C\[14\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[15\] GND " "Warning (13410): Pin \"C\[15\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[16\] GND " "Warning (13410): Pin \"C\[16\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[17\] GND " "Warning (13410): Pin \"C\[17\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[18\] GND " "Warning (13410): Pin \"C\[18\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[19\] GND " "Warning (13410): Pin \"C\[19\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[20\] GND " "Warning (13410): Pin \"C\[20\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[21\] GND " "Warning (13410): Pin \"C\[21\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[22\] GND " "Warning (13410): Pin \"C\[22\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[23\] GND " "Warning (13410): Pin \"C\[23\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[24\] GND " "Warning (13410): Pin \"C\[24\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[25\] GND " "Warning (13410): Pin \"C\[25\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[26\] GND " "Warning (13410): Pin \"C\[26\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[27\] GND " "Warning (13410): Pin \"C\[27\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[28\] GND " "Warning (13410): Pin \"C\[28\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[29\] GND " "Warning (13410): Pin \"C\[29\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[30\] GND " "Warning (13410): Pin \"C\[30\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[31\] GND " "Warning (13410): Pin \"C\[31\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DIRDDLY GND " "Warning (13410): Pin \"DIRDDLY\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GOUT\[0\] GND " "Warning (13410): Pin \"GOUT\[0\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GOUT\[1\] GND " "Warning (13410): Pin \"GOUT\[1\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SELD VCC " "Warning (13410): Pin \"SELD\" is stuck at VCC" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SELE VCC " "Warning (13410): Pin \"SELE\" is stuck at VCC" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SELF GND " "Warning (13410): Pin \"SELF\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SELG GND " "Warning (13410): Pin \"SELG\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "START\[0\] GND " "Warning (13410): Pin \"START\[0\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "START\[1\] GND " "Warning (13410): Pin \"START\[1\]\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "WR_DLY0 GND " "Warning (13410): Pin \"WR_DLY0\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "WR_DLY1 GND " "Warning (13410): Pin \"WR_DLY1\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "nINT VCC " "Warning (13410): Pin \"nINT\" is stuck at VCC" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "nOED GND " "Warning (13410): Pin \"nOED\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "nOEDDLY0 GND " "Warning (13410): Pin \"nOEDDLY0\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "nOEDDLY1 VCC " "Warning (13410): Pin \"nOEDDLY1\" is stuck at VCC" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "nOEE GND " "Warning (13410): Pin \"nOEE\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "nOEF GND " "Warning (13410): Pin \"nOEF\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "nOEG GND " "Warning (13410): Pin \"nOEG\" is stuck at GND" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "nSTART\[2\] VCC " "Warning (13410): Pin \"nSTART\[2\]\" is stuck at VCC" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "nSTART\[3\] VCC " "Warning (13410): Pin \"nSTART\[3\]\" is stuck at VCC" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 16 " "Info: 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "v1495usr_hal:I1\|localbusif:I1\|ADDR_s_0__Z " "Info: Register \"v1495usr_hal:I1\|localbusif:I1\|ADDR_s_0__Z\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "v1495usr_hal:I1\|localbusif:I1\|ADDR_s_1__Z " "Info: Register \"v1495usr_hal:I1\|localbusif:I1\|ADDR_s_1__Z\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "v1495usr_hal:I1\|localbusif:I1\|ADDR_s_2__Z " "Info: Register \"v1495usr_hal:I1\|localbusif:I1\|ADDR_s_2__Z\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "v1495usr_hal:I1\|localbusif:I1\|ADDR_s_3__Z " "Info: Register \"v1495usr_hal:I1\|localbusif:I1\|ADDR_s_3__Z\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "v1495usr_hal:I1\|localbusif:I1\|ADDR_s_4__Z " "Info: Register \"v1495usr_hal:I1\|localbusif:I1\|ADDR_s_4__Z\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "v1495usr_hal:I1\|localbusif:I1\|ADDR_s_5__Z " "Info: Register \"v1495usr_hal:I1\|localbusif:I1\|ADDR_s_5__Z\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "v1495usr_hal:I1\|localbusif:I1\|ADDR_s_6__Z " "Info: Register \"v1495usr_hal:I1\|localbusif:I1\|ADDR_s_6__Z\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "v1495usr_hal:I1\|localbusif:I1\|ADDR_s_7__Z " "Info: Register \"v1495usr_hal:I1\|localbusif:I1\|ADDR_s_7__Z\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "v1495usr_hal:I1\|localbusif:I1\|ADDR_s_8__Z " "Info: Register \"v1495usr_hal:I1\|localbusif:I1\|ADDR_s_8__Z\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "v1495usr_hal:I1\|localbusif:I1\|ADDR_s_9__Z " "Info: Register \"v1495usr_hal:I1\|localbusif:I1\|ADDR_s_9__Z\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "v1495usr_hal:I1\|localbusif:I1\|ADDR_s_10__Z " "Info: Register \"v1495usr_hal:I1\|localbusif:I1\|ADDR_s_10__Z\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "v1495usr_hal:I1\|localbusif:I1\|ADDR_s_11__Z " "Info: Register \"v1495usr_hal:I1\|localbusif:I1\|ADDR_s_11__Z\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "v1495usr_hal:I1\|localbusif:I1\|ADDR_s_12__Z " "Info: Register \"v1495usr_hal:I1\|localbusif:I1\|ADDR_s_12__Z\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "v1495usr_hal:I1\|localbusif:I1\|ADDR_s_13__Z " "Info: Register \"v1495usr_hal:I1\|localbusif:I1\|ADDR_s_13__Z\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "v1495usr_hal:I1\|localbusif:I1\|ADDR_s_14__Z " "Info: Register \"v1495usr_hal:I1\|localbusif:I1\|ADDR_s_14__Z\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "v1495usr_hal:I1\|localbusif:I1\|ADDR_s_15__Z " "Info: Register \"v1495usr_hal:I1\|localbusif:I1\|ADDR_s_15__Z\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "36 " "Warning: Design contains 36 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "Warning (15610): No output dependent on input pin \"B\[0\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "Warning (15610): No output dependent on input pin \"B\[1\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "Warning (15610): No output dependent on input pin \"B\[2\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "Warning (15610): No output dependent on input pin \"B\[3\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[4\] " "Warning (15610): No output dependent on input pin \"B\[4\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[5\] " "Warning (15610): No output dependent on input pin \"B\[5\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[6\] " "Warning (15610): No output dependent on input pin \"B\[6\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[7\] " "Warning (15610): No output dependent on input pin \"B\[7\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[8\] " "Warning (15610): No output dependent on input pin \"B\[8\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[9\] " "Warning (15610): No output dependent on input pin \"B\[9\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[10\] " "Warning (15610): No output dependent on input pin \"B\[10\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[11\] " "Warning (15610): No output dependent on input pin \"B\[11\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[12\] " "Warning (15610): No output dependent on input pin \"B\[12\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[13\] " "Warning (15610): No output dependent on input pin \"B\[13\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[14\] " "Warning (15610): No output dependent on input pin \"B\[14\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[15\] " "Warning (15610): No output dependent on input pin \"B\[15\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[16\] " "Warning (15610): No output dependent on input pin \"B\[16\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[17\] " "Warning (15610): No output dependent on input pin \"B\[17\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[18\] " "Warning (15610): No output dependent on input pin \"B\[18\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[19\] " "Warning (15610): No output dependent on input pin \"B\[19\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[20\] " "Warning (15610): No output dependent on input pin \"B\[20\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[21\] " "Warning (15610): No output dependent on input pin \"B\[21\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[22\] " "Warning (15610): No output dependent on input pin \"B\[22\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[23\] " "Warning (15610): No output dependent on input pin \"B\[23\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[24\] " "Warning (15610): No output dependent on input pin \"B\[24\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[25\] " "Warning (15610): No output dependent on input pin \"B\[25\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[26\] " "Warning (15610): No output dependent on input pin \"B\[26\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[27\] " "Warning (15610): No output dependent on input pin \"B\[27\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[28\] " "Warning (15610): No output dependent on input pin \"B\[28\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[29\] " "Warning (15610): No output dependent on input pin \"B\[29\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[30\] " "Warning (15610): No output dependent on input pin \"B\[30\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[31\] " "Warning (15610): No output dependent on input pin \"B\[31\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PULSE\[0\] " "Warning (15610): No output dependent on input pin \"PULSE\[0\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PULSE\[1\] " "Warning (15610): No output dependent on input pin \"PULSE\[1\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PULSE\[2\] " "Warning (15610): No output dependent on input pin \"PULSE\[2\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PULSE\[3\] " "Warning (15610): No output dependent on input pin \"PULSE\[3\]\"" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "442 " "Info: Implemented 442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "84 " "Info: Implemented 84 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Info: Implemented 55 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "136 " "Info: Implemented 136 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Info: Implemented 167 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 15:50:49 2016 " "Info: Processing ended: Mon Sep 26 15:50:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 15:50:50 2016 " "Info: Processing started: Mon Sep 26 15:50:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off v1495usr_demo -c v1495usr_demo " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off v1495usr_demo -c v1495usr_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "v1495usr_demo EP1C20F400C6 " "Info: Selected device EP1C20F400C6 for design \"v1495usr_demo\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400C6 " "Info: Device EP1C4F400C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS31p/INIT_DONE~ C3 " "Info: Pin ~LVDS31p/INIT_DONE~ is reserved at location C3" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { ~LVDS31p/INIT_DONE~ } } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS31p/INIT_DONE~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 641 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "v1495usr_demo.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'v1495usr_demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "LCLK Global clock in PIN K5 " "Info: Automatically promoted signal \"LCLK\" to use Global clock in PIN K5" {  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 27 0 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "nLRESET Global clock " "Info: Automatically promoted some destinations of signal \"nLRESET\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "v1495usr_hal:I1\|led_if:I8\|un2_red_pulse_x_cZ " "Info: Destination \"v1495usr_hal:I1\|led_if:I8\|un2_red_pulse_x_cZ\" may be non-global or may not use global clock" {  } { { "../SRC/v1495usr_busy/v1495usr_hal.vqm" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_hal.vqm" 5451 23 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "v1495usr_hal:I1\|led_if:I8\|un2_green_pulse_x_cZ " "Info: Destination \"v1495usr_hal:I1\|led_if:I8\|un2_green_pulse_x_cZ\" may be non-global or may not use global clock" {  } { { "../SRC/v1495usr_busy/v1495usr_hal.vqm" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr_hal.vqm" 5452 25 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 32 0 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "nLRESET " "Info: Pin \"nLRESET\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { nLRESET } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "nLRESET" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 32 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { nLRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 293 5147 6155 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X46_Y0 X57_Y10 " "Info: Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y0 to location X57_Y10" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Warning: Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[0\] a permanently disabled " "Info: Pin DDLY\[0\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { DDLY[0] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDLY\[0\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 55 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { DDLY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 185 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[1\] a permanently disabled " "Info: Pin DDLY\[1\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { DDLY[1] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDLY\[1\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 55 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { DDLY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 186 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[2\] a permanently disabled " "Info: Pin DDLY\[2\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { DDLY[2] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDLY\[2\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 55 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { DDLY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 187 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[3\] a permanently disabled " "Info: Pin DDLY\[3\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { DDLY[3] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDLY\[3\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 55 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { DDLY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 188 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[4\] a permanently disabled " "Info: Pin DDLY\[4\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { DDLY[4] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDLY\[4\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 55 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { DDLY[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 189 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[5\] a permanently disabled " "Info: Pin DDLY\[5\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { DDLY[5] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDLY\[5\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 55 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { DDLY[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 190 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[6\] a permanently disabled " "Info: Pin DDLY\[6\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { DDLY[6] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDLY\[6\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 55 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { DDLY[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 191 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[7\] a permanently disabled " "Info: Pin DDLY\[7\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { DDLY[7] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "DDLY\[7\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 55 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { DDLY[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 192 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA\[0\] a permanently disabled " "Info: Pin FPGA\[0\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { FPGA[0] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "FPGA\[0\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 58 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { FPGA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 257 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA\[1\] a permanently disabled " "Info: Pin FPGA\[1\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { FPGA[1] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "FPGA\[1\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 58 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { FPGA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 258 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA\[2\] a permanently disabled " "Info: Pin FPGA\[2\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { FPGA[2] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "FPGA\[2\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 58 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { FPGA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 259 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA\[3\] a permanently disabled " "Info: Pin FPGA\[3\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { FPGA[3] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "FPGA\[3\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 58 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { FPGA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 260 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[0\] a permanently disabled " "Info: Pin SPARE\[0\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { SPARE[0] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[0\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 60 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 277 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[1\] a permanently disabled " "Info: Pin SPARE\[1\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { SPARE[1] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[1\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 60 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 278 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[2\] a permanently disabled " "Info: Pin SPARE\[2\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { SPARE[2] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[2\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 60 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 279 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[3\] a permanently disabled " "Info: Pin SPARE\[3\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { SPARE[3] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[3\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 60 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 280 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[4\] a permanently disabled " "Info: Pin SPARE\[4\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { SPARE[4] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[4\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 60 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 281 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[5\] a permanently disabled " "Info: Pin SPARE\[5\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { SPARE[5] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[5\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 60 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 282 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[6\] a permanently disabled " "Info: Pin SPARE\[6\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { SPARE[6] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[6\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 60 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 283 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[7\] a permanently disabled " "Info: Pin SPARE\[7\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { SPARE[7] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[7\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 60 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 284 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[8\] a permanently disabled " "Info: Pin SPARE\[8\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { SPARE[8] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[8\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 60 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 285 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[9\] a permanently disabled " "Info: Pin SPARE\[9\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { SPARE[9] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[9\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 60 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 286 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[10\] a permanently disabled " "Info: Pin SPARE\[10\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { SPARE[10] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[10\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 60 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 287 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPARE\[11\] a permanently disabled " "Info: Pin SPARE\[11\] has a permanently disabled output enable" {  } { { "/srv/buetikofer/quartus/linux/pin_planner.ppl" "" { PinPlanner "/srv/buetikofer/quartus/linux/pin_planner.ppl" { SPARE[11] } } } { "/srv/buetikofer/quartus/linux/Assignment Editor.qase" "" { Assignment "/srv/buetikofer/quartus/linux/Assignment Editor.qase" 1 { { 0 "SPARE\[11\]" } } } } { "../SRC/v1495usr_busy/v1495usr.vhd" "" { Text "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/SRC/v1495usr_busy/v1495usr.vhd" 60 0 0 } } { "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/srv/buetikofer/quartus/linux/TimingClosureFloorplan.fld" "" "" { SPARE[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/buetikofer/Documents/XENON/DAQ/V1495/v1495_3/FIT/" { { 0 { 0 ""} 0 288 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Info: Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 15:50:56 2016 " "Info: Processing ended: Mon Sep 26 15:50:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 15:50:57 2016 " "Info: Processing started: Mon Sep 26 15:50:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta v1495usr_demo -c v1495usr_demo " "Info: Command: quartus_sta v1495usr_demo -c v1495usr_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 15:50:57 2016 " "Info: Processing started: Mon Sep 26 15:50:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off v1495usr_demo -c v1495usr_demo " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off v1495usr_demo -c v1495usr_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "v1495usr_demo.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'v1495usr_demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCLK LCLK " "Info: create_clock -period 1.000 -name LCLK LCLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.619 " "Info: Worst-case setup slack is -4.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.619      -260.340 LCLK  " "Info:    -4.619      -260.340 LCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.633 " "Info: Worst-case hold slack is 0.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633         0.000 LCLK  " "Info:     0.633         0.000 LCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.153 " "Info: Worst-case recovery slack is -1.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.153        -4.541 LCLK  " "Info:    -1.153        -4.541 LCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.061 " "Info: Worst-case removal slack is 2.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.061         0.000 LCLK  " "Info:     2.061         0.000 LCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.155 " "Info: Worst-case minimum pulse width slack is -1.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.155      -147.955 LCLK  " "Info:    -1.155      -147.955 LCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 15:50:57 2016 " "Info: Processing ended: Mon Sep 26 15:50:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 15:50:59 2016 " "Info: Processing ended: Mon Sep 26 15:50:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 122 s " "Info: Quartus II Full Compilation was successful. 0 errors, 122 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
