Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon May  5 16:39:27 2025
| Host         : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file place_report_utilization_0.rpt -pb place_report_utilization_0.pb
| Design       : design_1_wrapper
| Device       : xcvh1582-vsva3697-2MP-e-S
| Speed File   : -2MP
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. CLB Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. NOC Interfaces
8. AI Engines
9. ADVANCED
10. Primitives
11. Black Boxes
12. Instantiated Netlists
13. SLR Connectivity
14. SLR Connectivity Matrix
15. SLR CLB Logic and Dedicated Block Utilization
16. SLR IO Utilization

1. Netlist Logic
----------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| Registers                  | 53073 |     0 |          0 |   3507968 |  1.51 |
|   Register as Flip Flop    | 53073 |     0 |          0 |   3507968 |  1.51 |
|   Register as Latch        |     0 |     0 |          0 |   3507968 |  0.00 |
| CLB LUTs                   | 28468 |     0 |          0 |   1753984 |  1.62 |
|   LUT as Logic             | 26133 |     0 |          0 |   1753984 |  1.49 |
|   LUT as Memory            |  2335 |     0 |          0 |    876992 |  0.27 |
|     LUT as Distributed RAM |  1600 |     0 |            |           |       |
|     LUT as Shift Register  |   735 |     0 |            |           |       |
|       Variable Length SRL  |   408 |     0 |            |           |       |
|       Fixed Length SRL     |   327 |     0 |            |           |       |
| LOOKAHEAD8                 |  1315 |     0 |          0 |    219248 |  0.60 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


2. CLB Distribution
-------------------

+-----------------------------------------------+-------+-------+------------+-----------+-------+
|                   Site Type                   |  Used | Fixed | Prohibited | Available | Util% |
+-----------------------------------------------+-------+-------+------------+-----------+-------+
| SLICE                                         |  6798 |     0 |          0 |    219248 |  3.10 |
|   SLICEL                                      |  3429 |     0 |            |           |       |
|   SLICEM                                      |  3369 |     0 |            |           |       |
|      using Distributed RAM or Shift Registers |   732 |     0 |            |           |       |
| CLB LUTs                                      | 28468 |     0 |          0 |   1753984 |  1.62 |
|    using CASCADE                              |  9464 |     0 |            |           |       |
|   LUT as Logic                                | 26133 |     0 |          0 |   1753984 |  1.49 |
|     single output                             |  9955 |       |            |           |       |
|     dual output                               | 16178 |       |            |           |       |
|   LUT as Memory                               |  2335 |     0 |          0 |    876992 |  0.27 |
|     LUT as Distributed RAM                    |  1600 |     0 |            |           |       |
|       single output                           |     0 |       |            |           |       |
|       dual output                             |  1600 |       |            |           |       |
|     LUT as Shift Register                     |   735 |     0 |            |           |       |
|       single output                           |    97 |       |            |           |       |
|       dual output                             |   638 |       |            |           |       |
| CLB Registers                                 | 53073 |     0 |          0 |   3507968 |  1.51 |
|   Register driven from within the CLB         | 21918 |       |            |           |       |
|   Register driven from outside the CLB        | 31155 |       |            |           |       |
|     LUT in front of the register is unused    | 25183 |       |            |           |       |
|     LUT in front of the register is used      |  5972 |       |            |           |       |
| CLB Imux registers                            |     0 |     0 |            |           |       |
|   Pipelining                                  |     0 |       |            |           |       |
| Unique Control Sets                           |  1462 |       |          0 |    438496 |  0.33 |
+-----------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| Block RAM Tile           | 48.5 |     0 |          0 |      2541 |  1.91 |
|   RAMB36E5               |   48 |     0 |          0 |      2541 |  1.89 |
|   RAMB18E5*              |    1 |     0 |          0 |      5082 |  0.02 |
| Block RAM Imux registers |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| URAM                     |    0 |     0 |          0 |      1301 |  0.00 |
| URAM Imux registers      |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


4. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |    4 |     0 |          0 |      7392 |  0.05 |
|   DSP58            |    4 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |    0 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |       702 |  0.00 |
|   XPIO IOB |    0 |     0 |          0 |       702 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Refer to report_io for information on MIO pins.


6. CLOCK
--------

+------------------------+------+-------+------------+-----------+-------+
|        Site Type       | Used | Fixed | Prohibited | Available | Util% |
+------------------------+------+-------+------------+-----------+-------+
| BUFGCE_DIV/MBUFGCE_DIV |    4 |     0 |          0 |        44 |  9.09 |
| BUFG_PS/MBUFG_PS       |    1 |     0 |          0 |        66 |  1.52 |
| BUFG_GT/MBUFG_GT       |    0 |     0 |          0 |       240 |  0.00 |
| BUFGCE/MBUFGCE         |    1 |     0 |          0 |       312 |  0.32 |
| BUFGCTRL/MBUFGCTRL*    |    0 |     0 |          0 |        88 |  0.00 |
| BUFG_FABRIC            |    0 |     0 |          0 |       672 |  0.00 |
| DPLL                   |    0 |     0 |          0 |        31 |  0.00 |
| XPLL                   |    0 |     0 |          0 |        26 |  0.00 |
| HPLL                   |    1 |     1 |          0 |         2 | 50.00 |
| MMCM                   |    1 |     0 |          0 |        13 |  7.69 |
+------------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. NOC Interfaces
-----------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| NOC Master 512 bit |    0 |     0 |          0 |        52 |  0.00 |
| NOC Slave 512 bit  |    1 |     0 |          0 |        52 |  1.92 |
| NOC Master 128 bit |    1 |     0 |          0 |        11 |  9.09 |
| NOC Slave 128 bit  |    0 |     0 |          0 |         7 |  0.00 |
+--------------------+------+-------+------------+-----------+-------+


8. AI Engines
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+


9. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+--------+
|      Site Type     | Used | Fixed | Prohibited | Available |  Util% |
+--------------------+------+-------+------------+-----------+--------+
| CPM5               |    0 |     0 |          0 |         1 |   0.00 |
| DCMAC              |    0 |     0 |          0 |         1 |   0.00 |
| DDRMC              |    0 |     0 |          0 |         4 |   0.00 |
| DDRMC_RIU          |    0 |     0 |          0 |         4 |   0.00 |
| GTME5_QUAD         |    0 |     0 |          0 |         5 |   0.00 |
| GTYP_QUAD          |    0 |     0 |          0 |        17 |   0.00 |
| HBM_IO_CHNL        |    1 |     1 |          0 |        16 |   6.25 |
| HBM_IO_MS          |    1 |     1 |          0 |         2 |  50.00 |
| HBM_MC             |    1 |     1 |          0 |        16 |   6.25 |
| HBM_PHY_CHNL       |    1 |     1 |          0 |        16 |   6.25 |
| HBM_PHY_MS         |    1 |     1 |          0 |         2 |  50.00 |
| HSC                |    0 |     0 |          0 |         2 |   0.00 |
| MRMAC              |    0 |     0 |          0 |         4 |   0.00 |
| NPI_NIR            |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE5        |    0 |     0 |          0 |        34 |   0.00 |
| OBUFDS_GTE5_ADV    |    0 |     0 |          0 |        34 |   0.00 |
| OBUFDS_GTME5       |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTME5_ADV   |    0 |     0 |          0 |        10 |   0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |       351 |   0.00 |
| PCIE50E5           |    0 |     0 |          0 |         8 |   0.00 |
| PS9                |    2 |     2 |          0 |         2 | 100.00 |
| BLI Registers      |    0 |     0 |          0 |    101952 |   0.00 |
| BLI Imux Registers |    0 |     0 |            |           |        |
|   Pipelining       |    0 |     0 |            |           |        |
| ADVANCED Imux      |    0 |     0 |            |           |        |
+--------------------+------+-------+------------+-----------+--------+


10. Primitives
--------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 52444 |            Register |
| LUTCY2        |  9755 |                 CLB |
| LUTCY1        |  9755 |                 CLB |
| LUT3          |  7919 |                 CLB |
| LUT6          |  5293 |                 CLB |
| LUT5          |  4012 |                 CLB |
| LUT4          |  2889 |                 CLB |
| RAMD32        |  2800 |                 CLB |
| LUT2          |  2380 |                 CLB |
| LOOKAHEAD8    |  1315 |                 CLB |
| SRL16E        |   882 |                 CLB |
| FDCE          |   534 |            Register |
| SRLC32E       |   491 |                 CLB |
| RAMS32        |   400 |                 CLB |
| LUT1          |   308 |                 CLB |
| FDSE          |    95 |            Register |
| RAMB36E5_INT  |    48 |            BLOCKRAM |
| NOC_NMU_HBM2E |     4 |            Advanced |
| DSP58         |     4 |          Arithmetic |
| BUFGCE_DIV    |     4 |               Clock |
| PS9           |     2 |            Advanced |
| RAMB18E5_INT  |     1 |            BLOCKRAM |
| NOC_NSU512    |     1 |            Advanced |
| NOC_NMU128    |     1 |            Advanced |
| MMCME5        |     1 |               Clock |
| HPLL          |     1 |               Clock |
| HBM_PHY_MS    |     1 |            Advanced |
| HBM_PHY_CHNL  |     1 |            Advanced |
| HBM_MC        |     1 |            Advanced |
| HBM_IO_MS     |     1 |            Advanced |
| HBM_IO_CHNL   |     1 |            Advanced |
| BUFG_PS       |     1 |               Clock |
| BUFGCE        |     1 |               Clock |
+---------------+-------+---------------------+


11. Black Boxes
---------------

+------------------------+------+
|        Ref Name        | Used |
+------------------------+------+
| design_1_noc_tg_pmon_0 |    1 |
+------------------------+------+


12. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| proc_sys_reset_proc_sys_reset_0 |    1 |
| design_axi_noc_axi_noc_0        |    1 |
| design_1_proc_sys_reset_0_0     |    1 |
| design_1_noc_tg_3_0             |    1 |
| design_1_noc_tg_2_0             |    1 |
| design_1_noc_tg_1_0             |    1 |
| design_1_noc_tg_0               |    1 |
| design_1_noc_sim_trig_0         |    1 |
| design_1_clk_wizard_0_0         |    1 |
| design_1_axis_ila_0_0           |    1 |
| design_1_axi_noc_0_0            |    1 |
| axi_dbg_hub_axi_dbg_hub_0       |    1 |
+---------------------------------+------+


13. SLR Connectivity
--------------------

+-----------------+------+-------+-----------+-------+
|                 | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| SLR1 <-> SLR0   |    1 |       |     18870 | <0.01 |
|   SLR0 -> SLR1  |    1 |       |           | <0.01 |
|   SLR1 -> SLR0  |    0 |       |           |  0.00 |
+-----------------+------+-------+-----------+-------+
| Total SLLs Used |    1 |       |           |       |
+-----------------+------+-------+-----------+-------+


14. SLR Connectivity Matrix
---------------------------

+-----------+------+------+
| FROM \ TO | SLR1 | SLR0 |
+-----------+------+------+
| SLR1      |    0 |    0 |
| SLR0      |    1 |    0 |
+-----------+------+------+


15. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+-------+--------+--------+
|          Site Type         | SLR0 |  SLR1 | SLR0 % | SLR1 % |
+----------------------------+------+-------+--------+--------+
| SLICE                      |    3 |  6795 |  <0.01 |   6.34 |
|   SLICEL                   |    2 |  3427 |  <0.01 |   6.40 |
|   SLICEM                   |    1 |  3368 |  <0.01 |   6.29 |
| CLB LUTs                   |   24 | 28444 |  <0.01 |   3.32 |
|   LUT as Logic             |   24 | 26109 |  <0.01 |   3.05 |
|     single output          |    2 |  9953 |  <0.01 |   1.16 |
|     dual output            |   22 | 16156 |  <0.01 |   1.89 |
|   LUT as Memory            |    0 |  2335 |   0.00 |   0.55 |
|     LUT as Distributed RAM |    0 |  1600 |   0.00 |   0.37 |
|       dual output          |    0 |  1600 |   0.00 |   0.37 |
|     LUT as Shift Register  |    0 |   735 |   0.00 |   0.17 |
|       single output        |    0 |    97 |   0.00 |   0.02 |
|       dual output          |    0 |   638 |   0.00 |   0.15 |
| CLB Registers              |    0 | 53073 |   0.00 |   3.10 |
| LOOKAHEAD8                 |    0 |  1315 |   0.00 |   1.23 |
| Block RAM Tile             |    0 |  48.5 |   0.00 |   3.89 |
|   RAMB36                   |    0 |    48 |   0.00 |   3.85 |
|   RAMB18                   |    0 |     1 |   0.00 |   0.04 |
| URAM                       |    0 |     0 |   0.00 |   0.00 |
| DSP Slices                 |    0 |     4 |   0.00 |   0.12 |
| Unique Control Sets        |    0 |  1462 |   0.00 |   0.68 |
+----------------------------+------+-------+--------+--------+
* Note: Available Control Sets based on SLICE Registers / 8


16. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


