
*** Running vivado
    with args -log Nexys4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nexys4.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Nexys4.tcl -notrace
Command: synth_design -top Nexys4 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 281.926 ; gain = 71.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nexys4' [D:/vivado_projects/project_2/project_2.srcs/sources_1/new/Nexys4.vhd:43]
INFO: [Synth 8-638] synthesizing module 'displ7seg' [D:/vivado_projects/project_2/project_2.srcs/sources_1/imports/Desktop/displ7seg.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'displ7seg' (1#1) [D:/vivado_projects/project_2/project_2.srcs/sources_1/imports/Desktop/displ7seg.vhd:15]
WARNING: [Synth 8-3848] Net led in module/entity Nexys4 does not have driver. [D:/vivado_projects/project_2/project_2.srcs/sources_1/new/Nexys4.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Nexys4' (2#1) [D:/vivado_projects/project_2/project_2.srcs/sources_1/new/Nexys4.vhd:43]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[15]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[14]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[13]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[12]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[11]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[10]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[9]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[8]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[7]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[6]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[5]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[4]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[3]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[2]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[1]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[0]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[15]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[14]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[13]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[12]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[11]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[10]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[9]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[8]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[7]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[6]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[5]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[4]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[3]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[2]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[1]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[0]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port btn[4]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port btn[3]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port btn[2]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port btn[1]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 319.375 ; gain = 109.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 319.375 ; gain = 109.230
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado_projects/project_2/project_2.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/vivado_projects/project_2/project_2.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado_projects/project_2/project_2.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nexys4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nexys4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 623.332 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 623.332 ; gain = 413.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 623.332 ; gain = 413.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 623.332 ; gain = 413.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 623.332 ; gain = 413.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module displ7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "test/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cat2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[15]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[14]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[13]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[12]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[11]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[10]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[9]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[8]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[7]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[6]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[5]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[4]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[3]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[2]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[1]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port led[0]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[15]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[14]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[13]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[12]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[11]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[10]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[9]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[8]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[7]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[6]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[5]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[4]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[3]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[2]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[1]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port sw[0]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port btn[4]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port btn[3]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port btn[2]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port btn[1]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 623.332 ; gain = 413.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 623.332 ; gain = 413.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 623.332 ; gain = 413.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 623.332 ; gain = 413.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 623.332 ; gain = 413.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 623.332 ; gain = 413.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 623.332 ; gain = 413.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 623.332 ; gain = 413.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 623.332 ; gain = 413.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 623.332 ; gain = 413.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |    20|
|4     |LUT3   |     8|
|5     |LUT4   |     3|
|6     |LUT6   |     2|
|7     |FDRE   |    20|
|8     |IBUF   |     1|
|9     |OBUF   |    16|
|10    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    92|
|2     |  test   |displ7seg |    58|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 623.332 ; gain = 413.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 623.332 ; gain = 109.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 623.332 ; gain = 413.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 623.332 ; gain = 413.188
INFO: [Common 17-1381] The checkpoint 'D:/vivado_projects/project_2/project_2.runs/synth_1/Nexys4.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 623.332 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 04 15:10:03 2021...
