
---------- Begin Simulation Statistics ----------
final_tick                                77053208000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 432095                       # Simulator instruction rate (inst/s)
host_mem_usage                                 790524                       # Number of bytes of host memory used
host_op_rate                                   802620                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    23.14                       # Real time elapsed on the host
host_tick_rate                             3329399950                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      18575230                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077053                       # Number of seconds simulated
sim_ticks                                 77053208000                       # Number of ticks simulated
system.cpu.Branches                           2229696                       # Number of branches fetched
system.cpu.committedInsts                    10000001                       # Number of instructions committed
system.cpu.committedOps                      18575230                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     2346348                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          4387                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1452263                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           659                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    13545993                       # TLB accesses on write requests
system.cpu.itb.wrMisses                         16237                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         77053208                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   77053208                       # Number of busy cycles
system.cpu.num_cc_register_reads             11521289                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             6481207                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1755199                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 196858                       # Number of float alu accesses
system.cpu.num_fp_insts                        196858                       # number of float instructions
system.cpu.num_fp_register_reads               272582                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              111939                       # number of times the floating registers were written
system.cpu.num_func_calls                      260583                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              18411422                       # Number of integer alu accesses
system.cpu.num_int_insts                     18411422                       # number of integer instructions
system.cpu.num_int_register_reads            36169072                       # number of times the integer registers were read
system.cpu.num_int_register_writes           14852830                       # number of times the integer registers were written
system.cpu.num_load_insts                     2346127                       # Number of load instructions
system.cpu.num_mem_refs                       3798367                       # number of memory refs
system.cpu.num_store_insts                    1452240                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 61269      0.33%      0.33% # Class of executed instruction
system.cpu.op_class::IntAlu                  14560326     78.39%     78.71% # Class of executed instruction
system.cpu.op_class::IntMult                    13956      0.08%     78.79% # Class of executed instruction
system.cpu.op_class::IntDiv                     48735      0.26%     79.05% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5472      0.03%     79.08% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::SimdAdd                       44      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.08% # Class of executed instruction
system.cpu.op_class::SimdAlu                    22320      0.12%     79.20% # Class of executed instruction
system.cpu.op_class::SimdCmp                       24      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::SimdCvt                    16162      0.09%     79.29% # Class of executed instruction
system.cpu.op_class::SimdMisc                   48645      0.26%     79.55% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdShift                      7      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  44      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   2      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  6      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::MemRead                  2328069     12.53%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 1377957      7.42%     99.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead               18058      0.10%     99.60% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              74283      0.40%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   18575385                       # Class of executed instruction
system.cpu.workload.numSyscalls                   106                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       419152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        84366                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         835228                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            84366                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        27311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         66511                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              30587                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2093                       # Transaction distribution
system.membus.trans_dist::CleanEvict            25214                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8613                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8613                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30587                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave       105711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total       105711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 105711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      2642752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      2642752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2642752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39204                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39204    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39204                       # Request fanout histogram
system.membus.reqLayer0.occupancy            74883000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          210173000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  77053208000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         13264271                       # number of demand (read+write) hits
system.icache.demand_hits::total             13264271                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        13264271                       # number of overall hits
system.icache.overall_hits::total            13264271                       # number of overall hits
system.icache.demand_misses::.cpu.inst         281722                       # number of demand (read+write) misses
system.icache.demand_misses::total             281722                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst        281722                       # number of overall misses
system.icache.overall_misses::total            281722                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst  29387992000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total  29387992000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst  29387992000                       # number of overall miss cycles
system.icache.overall_miss_latency::total  29387992000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     13545993                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         13545993                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     13545993                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        13545993                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.020797                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.020797                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.020797                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.020797                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 104315.573509                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 104315.573509                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 104315.573509                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 104315.573509                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst       281722                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total        281722                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst       281722                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total       281722                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst  28824548000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total  28824548000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst  28824548000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total  28824548000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.020797                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.020797                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.020797                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.020797                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 102315.573509                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 102315.573509                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 102315.573509                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 102315.573509                       # average overall mshr miss latency
system.icache.replacements                     281210                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        13264271                       # number of ReadReq hits
system.icache.ReadReq_hits::total            13264271                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst        281722                       # number of ReadReq misses
system.icache.ReadReq_misses::total            281722                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst  29387992000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total  29387992000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     13545993                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        13545993                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.020797                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.020797                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 104315.573509                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 104315.573509                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst       281722                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total       281722                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst  28824548000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total  28824548000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.020797                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.020797                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 102315.573509                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 102315.573509                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  77053208000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               503.819837                       # Cycle average of tags in use
system.icache.tags.total_refs                13545993                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                281722                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 48.082837                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   503.819837                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.984023                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.984023                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              13827715                       # Number of tag accesses
system.icache.tags.data_accesses             13827715                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77053208000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  77053208000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst         1699840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          808960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2508800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst      1699840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total        1699840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       133952                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           133952                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst            26560                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            12640                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                39200                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          2093                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                2093                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           22060600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           10498719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               32559319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      22060600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          22060600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1738435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1738435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1738435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          22060600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          10498719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              34297754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      2086.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples     26560.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     12542.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.034436666500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           115                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           115                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               100082                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                1952                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        39200                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        2093                       # Number of write requests accepted
system.mem_ctrl.readBursts                      39200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      2093                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      98                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               6533                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               4537                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1117                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2497                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1937                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               3126                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               3148                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1271                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1510                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1896                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1894                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1960                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2317                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1732                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1129                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2498                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                183                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 58                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 56                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 88                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                131                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                189                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                215                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 37                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 70                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                106                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               107                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               147                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               165                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               188                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                53                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               273                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       22.30                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     508662000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   195510000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               1241824500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      13008.59                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31758.59                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     21864                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     1455                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  55.92                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 69.75                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  39200                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  2093                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    39043                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       55                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     114                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     114                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     116                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     116                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     116                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     115                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     115                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     115                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     115                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     115                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     115                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     115                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     115                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     115                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     115                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     115                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     115                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     115                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        17849                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     147.613424                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    112.433098                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    137.258743                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          9024     50.56%     50.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         5811     32.56%     83.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1706      9.56%     92.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          547      3.06%     95.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          226      1.27%     97.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          463      2.59%     99.60% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           16      0.09%     99.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           14      0.08%     99.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           42      0.24%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         17849                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          115                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      338.286957                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     152.928092                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     886.728639                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511            103     89.57%     89.57% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-1023            7      6.09%     95.65% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1535            1      0.87%     96.52% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-2047            2      1.74%     98.26% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4607            1      0.87%     99.13% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::8192-8703            1      0.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            115                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          115                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.965217                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.963167                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.262593                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 2      1.74%      1.74% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               113     98.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            115                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 2502528                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     6272                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   132224                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2508800                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                133952                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         32.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          1.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      32.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       1.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.27                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.25                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    77046401000                       # Total gap between requests
system.mem_ctrl.avgGap                     1865846.54                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst      1699840                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       802688                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       132224                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 22060599.994746487588                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 10417320.976434880868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 1716009.020675686887                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst        26560                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        12640                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         2093                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    815646250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    426178250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1637428179500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30709.57                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33716.63                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 782335489.49                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     56.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              50037120                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              26595360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            106643040                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             5788980                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      6082477440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       11670328770                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       19760786880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         37702657590                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         489.306786                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  51257039250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   2572960000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  23223208750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              77404740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              41141595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            172545240                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             4995540                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      6082477440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       17744859240                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       14645392800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         38768816595                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         503.143446                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  37901385000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   2572960000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  36578863000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  77053208000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst          220789                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          104361                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              325150                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst         220789                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         104361                       # number of overall hits
system.l2cache.overall_hits::total             325150                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         60933                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         29993                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             90926                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        60933                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        29993                       # number of overall misses
system.l2cache.overall_misses::total            90926                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst  23338696000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  11185421000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  34524117000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst  23338696000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  11185421000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  34524117000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       281722                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       134354                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          416076                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       281722                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       134354                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         416076                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.216288                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.223239                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.218532                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.216288                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.223239                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.218532                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 383022.270363                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 372934.384690                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 379694.663793                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 383022.270363                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 372934.384690                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 379694.663793                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          20265                       # number of writebacks
system.l2cache.writebacks::total                20265                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        60933                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        29993                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        90926                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        60933                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        29993                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        90926                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst  22120036000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  10585560001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  32705596001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst  22120036000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  10585560001                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  32705596001                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.216288                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.223239                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.218532                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.216288                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.223239                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.218532                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 363022.270363                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 352934.351382                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 359694.652806                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 363022.270363                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 352934.351382                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 359694.652806                       # average overall mshr miss latency
system.l2cache.replacements                     98894                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        96194                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        96194                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        96194                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        96194                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        35787                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        35787                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data         3065                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total            3065                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data         1035                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total          1035                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     56206000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     56206000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data         4100                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total         4100                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.252439                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.252439                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 54305.314010                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 54305.314010                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data         1035                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total         1035                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     83462000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     83462000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.252439                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.252439                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 80639.613527                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 80639.613527                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data        17729                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            17729                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        11820                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          11820                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   6646570000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   6646570000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        29549                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        29549                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.400014                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.400014                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 562315.566836                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 562315.566836                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        11820                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        11820                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   6410170000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   6410170000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.400014                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.400014                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 542315.566836                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 542315.566836                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst       220789                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        86632                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       307421                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        60933                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        18173                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        79106                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst  23338696000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   4538851000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  27877547000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       281722                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       104805                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       386527                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.216288                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.173398                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.204658                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 383022.270363                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 249757.937600                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 352407.491214                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        60933                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        18173                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        79106                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst  22120036000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   4175390001                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  26295426001                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.216288                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.173398                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.204658                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 363022.270363                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 229757.882628                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 332407.478586                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  77053208000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3869.678846                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 798949                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               102990                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 7.757540                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   221.810073                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1709.101303                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1938.767470                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.054153                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.417261                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.473332                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.944746                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          533                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2017                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1437                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               938217                       # Number of tag accesses
system.l2cache.tags.data_accesses              938217                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77053208000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst            29153                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data            15135                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                44288                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst           29153                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data           15135                       # number of overall hits
system.l3Dram.overall_hits::total               44288                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst          31780                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          14846                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              46626                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst         31780                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         14846                       # number of overall misses
system.l3Dram.overall_misses::total             46626                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst  19353640000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   9182619000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  28536259000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst  19353640000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   9182619000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  28536259000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        60933                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        29981                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            90914                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        60933                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        29981                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           90914                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.521556                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.495180                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.512858                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.521556                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.495180                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.512858                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 608988.042794                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 618524.787822                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 612024.600009                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 608988.042794                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 618524.787822                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 612024.600009                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs          59377                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                   132                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs   449.825758                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            6467                       # number of writebacks
system.l3Dram.writebacks::total                  6467                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst        31780                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        14846                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         46626                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst        31780                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        14846                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        46626                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst  17732860000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   8425473000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  26158333000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst  17732860000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   8425473000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  26158333000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.521556                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.495180                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.512858                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.521556                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.495180                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.512858                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 557988.042794                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 567524.787822                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 561024.600009                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 557988.042794                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 567524.787822                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 561024.600009                       # average overall mshr miss latency
system.l3Dram.replacements                      47626                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        20265                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        20265                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        20265                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        20265                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks        27860                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total        27860                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data         1000                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total             1000                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data           47                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total             47                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data         1047                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total         1047                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.044890                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.044890                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data           47                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total           47                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data      9063000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total      9063000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.044890                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.044890                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data 192829.787234                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total 192829.787234                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data          2732                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total              2732                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         9076                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            9076                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   6021739000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   6021739000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        11808                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         11808                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.768631                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.768631                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 663479.396210                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 663479.396210                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         9076                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         9076                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   5558863000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   5558863000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.768631                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.768631                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 612479.396210                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 612479.396210                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst        29153                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data        12403                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         41556                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst        31780                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         5770                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        37550                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst  19353640000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   3160880000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total  22514520000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        60933                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data        18173                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        79106                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.521556                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.317504                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.474680                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 608988.042794                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 547812.824957                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 599587.749667                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst        31780                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         5770                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        37550                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst  17732860000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   2866610000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total  20599470000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.521556                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.317504                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.474680                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 557988.042794                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 496812.824957                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 548587.749667                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  77053208000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              6839.417011                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                  152712                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 55592                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  2.747014                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks  1136.257720                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst  1973.829291                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  3729.329999                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.138703                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.240946                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.455240                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.834890                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         7966                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          312                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         2088                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         5521                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.972412                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                236212                       # Number of tag accesses
system.l3Dram.tags.data_accesses               236212                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77053208000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          3649528                       # number of demand (read+write) hits
system.dcache.demand_hits::total              3649528                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         3659797                       # number of overall hits
system.dcache.overall_hits::total             3659797                       # number of overall hits
system.dcache.demand_misses::.cpu.data         136859                       # number of demand (read+write) misses
system.dcache.demand_misses::total             136859                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        138659                       # number of overall misses
system.dcache.overall_misses::total            138659                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  13743235000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  13743235000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  13743235000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  13743235000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      3786387                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          3786387                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      3798456                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         3798456                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.036145                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.036145                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.036504                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.036504                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 100418.934816                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 100418.934816                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 99115.347724                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 99115.347724                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs          76395                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                   430                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs   177.662791                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           96194                       # number of writebacks
system.dcache.writebacks::total                 96194                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       136859                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        136859                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       138454                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       138454                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  13469517000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  13469517000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  14001957000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  14001957000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.036145                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.036145                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.036450                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.036450                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 98418.934816                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 98418.934816                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 101130.751008                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 101130.751008                       # average overall mshr miss latency
system.dcache.replacements                     133842                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         2231068                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             2231068                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data        103210                       # number of ReadReq misses
system.dcache.ReadReq_misses::total            103210                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   6370949000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   6370949000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      2334278                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         2334278                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.044215                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.044215                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 61728.020541                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 61728.020541                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data       103210                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total       103210                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   6164529000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   6164529000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.044215                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.044215                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59728.020541                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 59728.020541                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        1418460                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            1418460                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        33649                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            33649                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   7372286000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   7372286000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1452109                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1452109                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.023173                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.023173                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 219093.762073                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 219093.762073                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data        33649                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        33649                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   7304988000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   7304988000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023173                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.023173                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 217093.762073                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 217093.762073                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data         10269                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total             10269                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data         1800                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total            1800                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data        12069                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total         12069                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.149142                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.149142                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data         1595                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total         1595                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    532440000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    532440000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.132157                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.132157                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 333818.181818                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 333818.181818                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  77053208000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               508.968668                       # Cycle average of tags in use
system.dcache.tags.total_refs                 3798251                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                134354                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 28.270472                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   508.968668                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.994079                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.994079                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          196                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          229                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               3932810                       # Number of tag accesses
system.dcache.tags.data_accesses              3932810                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77053208000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst         5220                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data         2206                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           7426                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst         5220                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data         2206                       # number of overall hits
system.DynamicCache.overall_hits::total          7426                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst        26560                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        12640                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        39200                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst        26560                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        12640                       # number of overall misses
system.DynamicCache.overall_misses::total        39200                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst  15433480000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   7381547000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  22815027000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst  15433480000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   7381547000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  22815027000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst        31780                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        14846                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        46626                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst        31780                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        14846                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        46626                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.835746                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.851408                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.840733                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.835746                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.851408                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.840733                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 581079.819277                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 583983.148734                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 582015.994898                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 581079.819277                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 583983.148734                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 582015.994898                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs        35485                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs             132                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs   268.825758                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks         2093                       # number of writebacks
system.DynamicCache.writebacks::total            2093                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst        26560                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        12640                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        39200                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst        26560                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        12640                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        39200                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst  11980680000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   5738347000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  17719027000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst  11980680000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   5738347000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  17719027000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.835746                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.851408                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.840733                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.835746                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.851408                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.840733                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 451079.819277                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 453983.148734                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 452015.994898                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 451079.819277                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 453983.148734                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 452015.994898                       # average overall mshr miss latency
system.DynamicCache.replacements                37601                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         6467                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         6467                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         6467                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         6467                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks        24678                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total        24678                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data           43                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total           43                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_misses::.cpu.data            4                       # number of UpgradeReq misses
system.DynamicCache.UpgradeReq_misses::total            4                       # number of UpgradeReq misses
system.DynamicCache.UpgradeReq_accesses::.cpu.data           47                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total           47                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_miss_rate::.cpu.data     0.085106                       # miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_miss_rate::total     0.085106                       # miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.DynamicCache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.DynamicCache.UpgradeReq_mshr_miss_latency::.cpu.data       552000                       # number of UpgradeReq MSHR miss cycles
system.DynamicCache.UpgradeReq_mshr_miss_latency::total       552000                       # number of UpgradeReq MSHR miss cycles
system.DynamicCache.UpgradeReq_mshr_miss_rate::.cpu.data     0.085106                       # mshr miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_mshr_miss_rate::total     0.085106                       # mshr miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_avg_mshr_miss_latency::.cpu.data       138000                       # average UpgradeReq mshr miss latency
system.DynamicCache.UpgradeReq_avg_mshr_miss_latency::total       138000                       # average UpgradeReq mshr miss latency
system.DynamicCache.ReadExReq_hits::.cpu.data          463                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total          463                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         8613                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         8613                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   5035797000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   5035797000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         9076                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         9076                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.948986                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.948986                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 584673.981191                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 584673.981191                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         8613                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         8613                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   3916107000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   3916107000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.948986                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.948986                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 454673.981191                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 454673.981191                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst         5220                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data         1743                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         6963                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst        26560                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         4027                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        30587                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst  15433480000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   2345750000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total  17779230000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst        31780                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         5770                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        37550                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.835746                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.697920                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.814567                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 581079.819277                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 582505.587286                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 581267.531958                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst        26560                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         4027                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        30587                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst  11980680000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   1822240000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total  13802920000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.835746                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.697920                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.814567                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 451079.819277                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 452505.587286                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 451267.531958                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  77053208000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        6839.430450                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             60215                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           45567                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.321461                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  1160.485388                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst  2228.112880                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  3450.832183                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.141661                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.271986                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.421244                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.834891                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         7966                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         1703                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         6008                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     0.972412                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses          130464                       # Number of tag accesses
system.DynamicCache.tags.data_accesses         130464                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77053208000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              386527                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty        125019                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            467902                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq              4100                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp             4100                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              29549                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             29549                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         386527                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       410750                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       844654                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                 1255404                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     14755072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side     18030208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 32785280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            177869                       # Total snoops (count)
system.l2bar.snoopTraffic                     1844800                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             598045                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.141071                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.348095                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   513678     85.89%     85.89% # Request fanout histogram
system.l2bar.snoop_fanout::1                    84367     14.11%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               598045                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy           1027616000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           845166000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           407162999                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  77053208000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77053208000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77053208000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  77053208000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
