<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p987" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_987{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_987{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_987{left:684px;bottom:1141px;letter-spacing:-0.15px;}
#t4_987{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t5_987{left:96px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.25px;}
#t6_987{left:96px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t7_987{left:96px;bottom:1037px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t8_987{left:96px;bottom:1014px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t9_987{left:96px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_987{left:96px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tb_987{left:214px;bottom:981px;letter-spacing:-0.13px;word-spacing:-1px;}
#tc_987{left:96px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#td_987{left:96px;bottom:947px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#te_987{left:96px;bottom:930px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tf_987{left:70px;bottom:904px;}
#tg_987{left:96px;bottom:907px;letter-spacing:-0.18px;}
#th_987{left:166px;bottom:907px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_987{left:96px;bottom:891px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tj_987{left:96px;bottom:866px;}
#tk_987{left:122px;bottom:866px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tl_987{left:122px;bottom:849px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tm_987{left:96px;bottom:825px;}
#tn_987{left:122px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_987{left:122px;bottom:808px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tp_987{left:122px;bottom:782px;}
#tq_987{left:148px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_987{left:147px;bottom:767px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#ts_987{left:209px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_987{left:318px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tu_987{left:712px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_987{left:813px;bottom:767px;letter-spacing:-0.14px;}
#tw_987{left:147px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_987{left:148px;bottom:726px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_987{left:148px;bottom:709px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tz_987{left:148px;bottom:692px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t10_987{left:148px;bottom:668px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_987{left:148px;bottom:651px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t12_987{left:149px;bottom:626px;}
#t13_987{left:179px;bottom:626px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_987{left:149px;bottom:602px;}
#t15_987{left:179px;bottom:602px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t16_987{left:566px;bottom:609px;letter-spacing:-0.03px;}
#t17_987{left:584px;bottom:602px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t18_987{left:178px;bottom:585px;letter-spacing:-0.18px;word-spacing:-0.94px;}
#t19_987{left:178px;bottom:568px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1a_987{left:122px;bottom:542px;}
#t1b_987{left:148px;bottom:544px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1c_987{left:70px;bottom:517px;}
#t1d_987{left:96px;bottom:521px;letter-spacing:-0.2px;}
#t1e_987{left:192px;bottom:521px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t1f_987{left:96px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1g_987{left:96px;bottom:480px;}
#t1h_987{left:122px;bottom:480px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1i_987{left:122px;bottom:463px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t1j_987{left:96px;bottom:438px;}
#t1k_987{left:122px;bottom:438px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1l_987{left:70px;bottom:412px;}
#t1m_987{left:96px;bottom:415px;letter-spacing:-0.2px;}
#t1n_987{left:173px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1o_987{left:96px;bottom:399px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1p_987{left:96px;bottom:374px;}
#t1q_987{left:122px;bottom:374px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#t1r_987{left:122px;bottom:357px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1s_987{left:96px;bottom:333px;}
#t1t_987{left:122px;bottom:333px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1u_987{left:122px;bottom:316px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1v_987{left:122px;bottom:290px;}
#t1w_987{left:148px;bottom:292px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1x_987{left:147px;bottom:275px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t1y_987{left:357px;bottom:275px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#t1z_987{left:465px;bottom:275px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t20_987{left:147px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t21_987{left:248px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t22_987{left:148px;bottom:234px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t23_987{left:148px;bottom:217px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t24_987{left:148px;bottom:200px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t25_987{left:148px;bottom:176px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t26_987{left:148px;bottom:159px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t27_987{left:149px;bottom:134px;}
#t28_987{left:179px;bottom:134px;letter-spacing:-0.16px;word-spacing:-0.45px;}

.s1_987{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_987{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_987{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_987{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_987{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_987{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_987{font-size:11px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts987" type="text/css" >

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg987Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg987" style="-webkit-user-select: none;"><object width="935" height="1210" data="987/987.svg" type="image/svg+xml" id="pdf987" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_987" class="t s1_987">Vol. 3C </span><span id="t2_987" class="t s1_987">26-11 </span>
<span id="t3_987" class="t s2_987">VMX NON-ROOT OPERATION </span>
<span id="t4_987" class="t s3_987">value of the corresponding bit in CR0. For each position corresponding to a bit set in the CR0 guest/host mask, </span>
<span id="t5_987" class="t s3_987">the destination operand is loaded with the value of the corresponding bit in the CR0 read shadow. Thus, if every </span>
<span id="t6_987" class="t s3_987">bit is cleared in the CR0 guest/host mask, SMSW reads normally from CR0; if every bit is set in the CR0 </span>
<span id="t7_987" class="t s3_987">guest/host mask, SMSW returns the value of the CR0 read shadow. </span>
<span id="t8_987" class="t s3_987">Note the following: (1) for any memory destination or for a 16-bit register destination, only the low 16 bits of </span>
<span id="t9_987" class="t s3_987">the CR0 guest/host mask and the CR0 read shadow are used (bits 63:16 of a register destination are left </span>
<span id="ta_987" class="t s3_987">unchanged); (2) </span><span id="tb_987" class="t s3_987">for a 32-bit register destination, only the low 32 bits of the CR0 guest/host mask and the CR0 </span>
<span id="tc_987" class="t s3_987">read shadow are used (bits 63:32 of the destination are cleared); and (3) depending on the contents of the </span>
<span id="td_987" class="t s3_987">CR0 guest/host mask and the CR0 read shadow, bits may be set in the destination that would never be set </span>
<span id="te_987" class="t s3_987">when reading directly from CR0. </span>
<span id="tf_987" class="t s4_987">• </span><span id="tg_987" class="t s5_987">TPAUSE. </span><span id="th_987" class="t s3_987">Behavior of the TPAUSE instruction is determined first by the setting of the “enable user wait and </span>
<span id="ti_987" class="t s3_987">pause” VM-execution control: </span>
<span id="tj_987" class="t s3_987">— </span><span id="tk_987" class="t s3_987">If the “enable user wait and pause” VM-execution control is 0, TPAUSE causes an invalid-opcode exception </span>
<span id="tl_987" class="t s3_987">(#UD). This exception takes priority over any exception the instruction may incur. </span>
<span id="tm_987" class="t s3_987">— </span><span id="tn_987" class="t s3_987">If the “enable user wait and pause” VM-execution control is 1, treatment is based on the setting of the </span>
<span id="to_987" class="t s3_987">“RDTSC exiting” VM-execution control: </span>
<span id="tp_987" class="t s6_987">• </span><span id="tq_987" class="t s3_987">If the “RDTSC exiting” VM-execution control is 0, the instruction delays for an amount of time called </span>
<span id="tr_987" class="t s3_987">here the </span><span id="ts_987" class="t s5_987">physical delay</span><span id="tt_987" class="t s3_987">. The physical delay is first computed by determining the </span><span id="tu_987" class="t s5_987">virtual delay </span><span id="tv_987" class="t s3_987">(the </span>
<span id="tw_987" class="t s3_987">time to delay relative to the guest’s timestamp counter). </span>
<span id="tx_987" class="t s3_987">If IA32_UMWAIT_CONTROL[31:2] is zero, the virtual delay is the value in EDX:EAX minus the value </span>
<span id="ty_987" class="t s3_987">that RDTSC would return (see above); if IA32_UMWAIT_CONTROL[31:2] is not zero, the virtual delay </span>
<span id="tz_987" class="t s3_987">is the minimum of that difference and AND(IA32_UMWAIT_CONTROL,FFFFFFFCH). </span>
<span id="t10_987" class="t s3_987">The physical delay depends upon the settings of the “use TSC offsetting” and “use TSC scaling” </span>
<span id="t11_987" class="t s3_987">VM-execution controls: </span>
<span id="t12_987" class="t s3_987">— </span><span id="t13_987" class="t s3_987">If either control is 0, the physical delay is the virtual delay. </span>
<span id="t14_987" class="t s3_987">— </span><span id="t15_987" class="t s3_987">If both controls are 1, the virtual delay is multiplied by 2 </span>
<span id="t16_987" class="t s7_987">48 </span>
<span id="t17_987" class="t s3_987">(using a shift) to produce a 128-bit </span>
<span id="t18_987" class="t s3_987">integer. That product is then divided by the TSC multiplier to produce a 64-bit integer. The physical </span>
<span id="t19_987" class="t s3_987">delay is that quotient. </span>
<span id="t1a_987" class="t s6_987">• </span><span id="t1b_987" class="t s3_987">If the “RDTSC exiting” VM-execution control is 1, TPAUSE causes a VM exit. </span>
<span id="t1c_987" class="t s4_987">• </span><span id="t1d_987" class="t s5_987">UMONITOR. </span><span id="t1e_987" class="t s3_987">Behavior of the UMONITOR instruction is determined by the setting of the “enable user wait and </span>
<span id="t1f_987" class="t s3_987">pause” VM-execution control: </span>
<span id="t1g_987" class="t s3_987">— </span><span id="t1h_987" class="t s3_987">If the “enable user wait and pause” VM-execution control is 0, UMONITOR causes an invalid-opcode </span>
<span id="t1i_987" class="t s3_987">exception (#UD). This exception takes priority over any exception the instruction may incur. </span>
<span id="t1j_987" class="t s3_987">— </span><span id="t1k_987" class="t s3_987">If the “enable user wait and pause” VM-execution control is 1, UMONITOR operates normally. </span>
<span id="t1l_987" class="t s4_987">• </span><span id="t1m_987" class="t s5_987">UMWAIT. </span><span id="t1n_987" class="t s3_987">Behavior of the UMWAIT instruction is determined first by the setting of the “enable user wait and </span>
<span id="t1o_987" class="t s3_987">pause” VM-execution control: </span>
<span id="t1p_987" class="t s3_987">— </span><span id="t1q_987" class="t s3_987">If the “enable user wait and pause” VM-execution control is 0, UMWAIT causes an invalid-opcode exception </span>
<span id="t1r_987" class="t s3_987">(#UD). This exception takes priority over any exception the instruction may incur. </span>
<span id="t1s_987" class="t s3_987">— </span><span id="t1t_987" class="t s3_987">If the “enable user wait and pause” VM-execution control is 1, treatment is based on the setting of the </span>
<span id="t1u_987" class="t s3_987">“RDTSC exiting” VM-execution control: </span>
<span id="t1v_987" class="t s6_987">• </span><span id="t1w_987" class="t s3_987">If the “RDTSC exiting” VM-execution control is 0, and if the instruction causes a delay, the amount of </span>
<span id="t1x_987" class="t s3_987">time delayed is called here the </span><span id="t1y_987" class="t s5_987">physical delay</span><span id="t1z_987" class="t s3_987">. The physical delay is first computed by determining the </span>
<span id="t20_987" class="t s5_987">virtual delay </span><span id="t21_987" class="t s3_987">(the time to delay relative to the guest’s timestamp counter). </span>
<span id="t22_987" class="t s3_987">If IA32_UMWAIT_CONTROL[31:2] is zero, the virtual delay is the value in EDX:EAX minus the value </span>
<span id="t23_987" class="t s3_987">that RDTSC would return (see above); if IA32_UMWAIT_CONTROL[31:2] is not zero, the virtual delay </span>
<span id="t24_987" class="t s3_987">is the minimum of that difference and AND(IA32_UMWAIT_CONTROL,FFFFFFFCH). </span>
<span id="t25_987" class="t s3_987">The physical delay depends upon the settings of the “use TSC offsetting” and “use TSC scaling” </span>
<span id="t26_987" class="t s3_987">VM-execution controls: </span>
<span id="t27_987" class="t s3_987">— </span><span id="t28_987" class="t s3_987">If either control is 0, the physical delay is the virtual delay. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
