
smart_store_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a68c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000780  0800a830  0800a830  0000b830  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800afb0  0800afb0  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800afb0  0800afb0  0000bfb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800afb8  0800afb8  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800afb8  0800afb8  0000bfb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800afbc  0800afbc  0000bfbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800afc0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c3c  200001d8  0800b198  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e14  0800b198  0000ce14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000112f1  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002942  00000000  00000000  0001d4f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001010  00000000  00000000  0001fe40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c85  00000000  00000000  00020e50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019329  00000000  00000000  00021ad5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012836  00000000  00000000  0003adfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d21b  00000000  00000000  0004d634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ea84f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a1c  00000000  00000000  000ea894  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  000f02b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a814 	.word	0x0800a814

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800a814 	.word	0x0800a814

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b988 	b.w	8000fa0 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	468e      	mov	lr, r1
 8000cb0:	4604      	mov	r4, r0
 8000cb2:	4688      	mov	r8, r1
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d14a      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb8:	428a      	cmp	r2, r1
 8000cba:	4617      	mov	r7, r2
 8000cbc:	d962      	bls.n	8000d84 <__udivmoddi4+0xdc>
 8000cbe:	fab2 f682 	clz	r6, r2
 8000cc2:	b14e      	cbz	r6, 8000cd8 <__udivmoddi4+0x30>
 8000cc4:	f1c6 0320 	rsb	r3, r6, #32
 8000cc8:	fa01 f806 	lsl.w	r8, r1, r6
 8000ccc:	fa20 f303 	lsr.w	r3, r0, r3
 8000cd0:	40b7      	lsls	r7, r6
 8000cd2:	ea43 0808 	orr.w	r8, r3, r8
 8000cd6:	40b4      	lsls	r4, r6
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	fa1f fc87 	uxth.w	ip, r7
 8000ce0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ce4:	0c23      	lsrs	r3, r4, #16
 8000ce6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cee:	fb01 f20c 	mul.w	r2, r1, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0x62>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cfc:	f080 80ea 	bcs.w	8000ed4 <__udivmoddi4+0x22c>
 8000d00:	429a      	cmp	r2, r3
 8000d02:	f240 80e7 	bls.w	8000ed4 <__udivmoddi4+0x22c>
 8000d06:	3902      	subs	r1, #2
 8000d08:	443b      	add	r3, r7
 8000d0a:	1a9a      	subs	r2, r3, r2
 8000d0c:	b2a3      	uxth	r3, r4
 8000d0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d1e:	459c      	cmp	ip, r3
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0x8e>
 8000d22:	18fb      	adds	r3, r7, r3
 8000d24:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d28:	f080 80d6 	bcs.w	8000ed8 <__udivmoddi4+0x230>
 8000d2c:	459c      	cmp	ip, r3
 8000d2e:	f240 80d3 	bls.w	8000ed8 <__udivmoddi4+0x230>
 8000d32:	443b      	add	r3, r7
 8000d34:	3802      	subs	r0, #2
 8000d36:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d3a:	eba3 030c 	sub.w	r3, r3, ip
 8000d3e:	2100      	movs	r1, #0
 8000d40:	b11d      	cbz	r5, 8000d4a <__udivmoddi4+0xa2>
 8000d42:	40f3      	lsrs	r3, r6
 8000d44:	2200      	movs	r2, #0
 8000d46:	e9c5 3200 	strd	r3, r2, [r5]
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d905      	bls.n	8000d5e <__udivmoddi4+0xb6>
 8000d52:	b10d      	cbz	r5, 8000d58 <__udivmoddi4+0xb0>
 8000d54:	e9c5 0100 	strd	r0, r1, [r5]
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4608      	mov	r0, r1
 8000d5c:	e7f5      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d5e:	fab3 f183 	clz	r1, r3
 8000d62:	2900      	cmp	r1, #0
 8000d64:	d146      	bne.n	8000df4 <__udivmoddi4+0x14c>
 8000d66:	4573      	cmp	r3, lr
 8000d68:	d302      	bcc.n	8000d70 <__udivmoddi4+0xc8>
 8000d6a:	4282      	cmp	r2, r0
 8000d6c:	f200 8105 	bhi.w	8000f7a <__udivmoddi4+0x2d2>
 8000d70:	1a84      	subs	r4, r0, r2
 8000d72:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d76:	2001      	movs	r0, #1
 8000d78:	4690      	mov	r8, r2
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	d0e5      	beq.n	8000d4a <__udivmoddi4+0xa2>
 8000d7e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d82:	e7e2      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	f000 8090 	beq.w	8000eaa <__udivmoddi4+0x202>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	f040 80a4 	bne.w	8000edc <__udivmoddi4+0x234>
 8000d94:	1a8a      	subs	r2, r1, r2
 8000d96:	0c03      	lsrs	r3, r0, #16
 8000d98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d9c:	b280      	uxth	r0, r0
 8000d9e:	b2bc      	uxth	r4, r7
 8000da0:	2101      	movs	r1, #1
 8000da2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000da6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000daa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dae:	fb04 f20c 	mul.w	r2, r4, ip
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d907      	bls.n	8000dc6 <__udivmoddi4+0x11e>
 8000db6:	18fb      	adds	r3, r7, r3
 8000db8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x11c>
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	f200 80e0 	bhi.w	8000f84 <__udivmoddi4+0x2dc>
 8000dc4:	46c4      	mov	ip, r8
 8000dc6:	1a9b      	subs	r3, r3, r2
 8000dc8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dcc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000dd0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000dd4:	fb02 f404 	mul.w	r4, r2, r4
 8000dd8:	429c      	cmp	r4, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x144>
 8000ddc:	18fb      	adds	r3, r7, r3
 8000dde:	f102 30ff 	add.w	r0, r2, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x142>
 8000de4:	429c      	cmp	r4, r3
 8000de6:	f200 80ca 	bhi.w	8000f7e <__udivmoddi4+0x2d6>
 8000dea:	4602      	mov	r2, r0
 8000dec:	1b1b      	subs	r3, r3, r4
 8000dee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000df2:	e7a5      	b.n	8000d40 <__udivmoddi4+0x98>
 8000df4:	f1c1 0620 	rsb	r6, r1, #32
 8000df8:	408b      	lsls	r3, r1
 8000dfa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dfe:	431f      	orrs	r7, r3
 8000e00:	fa0e f401 	lsl.w	r4, lr, r1
 8000e04:	fa20 f306 	lsr.w	r3, r0, r6
 8000e08:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e0c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e10:	4323      	orrs	r3, r4
 8000e12:	fa00 f801 	lsl.w	r8, r0, r1
 8000e16:	fa1f fc87 	uxth.w	ip, r7
 8000e1a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e1e:	0c1c      	lsrs	r4, r3, #16
 8000e20:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e24:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e28:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e2c:	45a6      	cmp	lr, r4
 8000e2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e32:	d909      	bls.n	8000e48 <__udivmoddi4+0x1a0>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e3a:	f080 809c 	bcs.w	8000f76 <__udivmoddi4+0x2ce>
 8000e3e:	45a6      	cmp	lr, r4
 8000e40:	f240 8099 	bls.w	8000f76 <__udivmoddi4+0x2ce>
 8000e44:	3802      	subs	r0, #2
 8000e46:	443c      	add	r4, r7
 8000e48:	eba4 040e 	sub.w	r4, r4, lr
 8000e4c:	fa1f fe83 	uxth.w	lr, r3
 8000e50:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e54:	fb09 4413 	mls	r4, r9, r3, r4
 8000e58:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e5c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e60:	45a4      	cmp	ip, r4
 8000e62:	d908      	bls.n	8000e76 <__udivmoddi4+0x1ce>
 8000e64:	193c      	adds	r4, r7, r4
 8000e66:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e6a:	f080 8082 	bcs.w	8000f72 <__udivmoddi4+0x2ca>
 8000e6e:	45a4      	cmp	ip, r4
 8000e70:	d97f      	bls.n	8000f72 <__udivmoddi4+0x2ca>
 8000e72:	3b02      	subs	r3, #2
 8000e74:	443c      	add	r4, r7
 8000e76:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e7a:	eba4 040c 	sub.w	r4, r4, ip
 8000e7e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e82:	4564      	cmp	r4, ip
 8000e84:	4673      	mov	r3, lr
 8000e86:	46e1      	mov	r9, ip
 8000e88:	d362      	bcc.n	8000f50 <__udivmoddi4+0x2a8>
 8000e8a:	d05f      	beq.n	8000f4c <__udivmoddi4+0x2a4>
 8000e8c:	b15d      	cbz	r5, 8000ea6 <__udivmoddi4+0x1fe>
 8000e8e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e92:	eb64 0409 	sbc.w	r4, r4, r9
 8000e96:	fa04 f606 	lsl.w	r6, r4, r6
 8000e9a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e9e:	431e      	orrs	r6, r3
 8000ea0:	40cc      	lsrs	r4, r1
 8000ea2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	e74f      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000eaa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eae:	0c01      	lsrs	r1, r0, #16
 8000eb0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000eb4:	b280      	uxth	r0, r0
 8000eb6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eba:	463b      	mov	r3, r7
 8000ebc:	4638      	mov	r0, r7
 8000ebe:	463c      	mov	r4, r7
 8000ec0:	46b8      	mov	r8, r7
 8000ec2:	46be      	mov	lr, r7
 8000ec4:	2620      	movs	r6, #32
 8000ec6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eca:	eba2 0208 	sub.w	r2, r2, r8
 8000ece:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ed2:	e766      	b.n	8000da2 <__udivmoddi4+0xfa>
 8000ed4:	4601      	mov	r1, r0
 8000ed6:	e718      	b.n	8000d0a <__udivmoddi4+0x62>
 8000ed8:	4610      	mov	r0, r2
 8000eda:	e72c      	b.n	8000d36 <__udivmoddi4+0x8e>
 8000edc:	f1c6 0220 	rsb	r2, r6, #32
 8000ee0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ee4:	40b7      	lsls	r7, r6
 8000ee6:	40b1      	lsls	r1, r6
 8000ee8:	fa20 f202 	lsr.w	r2, r0, r2
 8000eec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ef6:	b2bc      	uxth	r4, r7
 8000ef8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000efc:	0c11      	lsrs	r1, r2, #16
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb08 f904 	mul.w	r9, r8, r4
 8000f06:	40b0      	lsls	r0, r6
 8000f08:	4589      	cmp	r9, r1
 8000f0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f0e:	b280      	uxth	r0, r0
 8000f10:	d93e      	bls.n	8000f90 <__udivmoddi4+0x2e8>
 8000f12:	1879      	adds	r1, r7, r1
 8000f14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f18:	d201      	bcs.n	8000f1e <__udivmoddi4+0x276>
 8000f1a:	4589      	cmp	r9, r1
 8000f1c:	d81f      	bhi.n	8000f5e <__udivmoddi4+0x2b6>
 8000f1e:	eba1 0109 	sub.w	r1, r1, r9
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fb09 f804 	mul.w	r8, r9, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	b292      	uxth	r2, r2
 8000f30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f34:	4542      	cmp	r2, r8
 8000f36:	d229      	bcs.n	8000f8c <__udivmoddi4+0x2e4>
 8000f38:	18ba      	adds	r2, r7, r2
 8000f3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f3e:	d2c4      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f40:	4542      	cmp	r2, r8
 8000f42:	d2c2      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f44:	f1a9 0102 	sub.w	r1, r9, #2
 8000f48:	443a      	add	r2, r7
 8000f4a:	e7be      	b.n	8000eca <__udivmoddi4+0x222>
 8000f4c:	45f0      	cmp	r8, lr
 8000f4e:	d29d      	bcs.n	8000e8c <__udivmoddi4+0x1e4>
 8000f50:	ebbe 0302 	subs.w	r3, lr, r2
 8000f54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f58:	3801      	subs	r0, #1
 8000f5a:	46e1      	mov	r9, ip
 8000f5c:	e796      	b.n	8000e8c <__udivmoddi4+0x1e4>
 8000f5e:	eba7 0909 	sub.w	r9, r7, r9
 8000f62:	4449      	add	r1, r9
 8000f64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6c:	fb09 f804 	mul.w	r8, r9, r4
 8000f70:	e7db      	b.n	8000f2a <__udivmoddi4+0x282>
 8000f72:	4673      	mov	r3, lr
 8000f74:	e77f      	b.n	8000e76 <__udivmoddi4+0x1ce>
 8000f76:	4650      	mov	r0, sl
 8000f78:	e766      	b.n	8000e48 <__udivmoddi4+0x1a0>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e6fd      	b.n	8000d7a <__udivmoddi4+0xd2>
 8000f7e:	443b      	add	r3, r7
 8000f80:	3a02      	subs	r2, #2
 8000f82:	e733      	b.n	8000dec <__udivmoddi4+0x144>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	443b      	add	r3, r7
 8000f8a:	e71c      	b.n	8000dc6 <__udivmoddi4+0x11e>
 8000f8c:	4649      	mov	r1, r9
 8000f8e:	e79c      	b.n	8000eca <__udivmoddi4+0x222>
 8000f90:	eba1 0109 	sub.w	r1, r1, r9
 8000f94:	46c4      	mov	ip, r8
 8000f96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f9a:	fb09 f804 	mul.w	r8, r9, r4
 8000f9e:	e7c4      	b.n	8000f2a <__udivmoddi4+0x282>

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <DWT_Delay_Init>:
 *      Author: IoT Main
 */

#include "DHT.h"
uint32_t DWT_Delay_Init(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000fa8:	4b14      	ldr	r3, [pc, #80]	@ (8000ffc <DWT_Delay_Init+0x58>)
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	4a13      	ldr	r2, [pc, #76]	@ (8000ffc <DWT_Delay_Init+0x58>)
 8000fae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000fb2:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000fb4:	4b11      	ldr	r3, [pc, #68]	@ (8000ffc <DWT_Delay_Init+0x58>)
 8000fb6:	68db      	ldr	r3, [r3, #12]
 8000fb8:	4a10      	ldr	r2, [pc, #64]	@ (8000ffc <DWT_Delay_Init+0x58>)
 8000fba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000fbe:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000fc0:	4b0f      	ldr	r3, [pc, #60]	@ (8001000 <DWT_Delay_Init+0x5c>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a0e      	ldr	r2, [pc, #56]	@ (8001000 <DWT_Delay_Init+0x5c>)
 8000fc6:	f023 0301 	bic.w	r3, r3, #1
 8000fca:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8001000 <DWT_Delay_Init+0x5c>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a0b      	ldr	r2, [pc, #44]	@ (8001000 <DWT_Delay_Init+0x5c>)
 8000fd2:	f043 0301 	orr.w	r3, r3, #1
 8000fd6:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8000fd8:	4b09      	ldr	r3, [pc, #36]	@ (8001000 <DWT_Delay_Init+0x5c>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8000fde:	bf00      	nop
  __ASM volatile ("NOP");
 8000fe0:	bf00      	nop
  __ASM volatile ("NOP");
 8000fe2:	bf00      	nop

  /* Check if clock cycle counter has started */
  if(DWT->CYCCNT)
 8000fe4:	4b06      	ldr	r3, [pc, #24]	@ (8001000 <DWT_Delay_Init+0x5c>)
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <DWT_Delay_Init+0x4c>
  {
 	return 0; /*clock cycle counter started*/
 8000fec:	2300      	movs	r3, #0
 8000fee:	e000      	b.n	8000ff2 <DWT_Delay_Init+0x4e>
  }
  else
  {
  	return 1; /*clock cycle counter not started*/
 8000ff0:	2301      	movs	r3, #1
  }

}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	e000edf0 	.word	0xe000edf0
 8001000:	e0001000 	.word	0xe0001000

08001004 <DWT_Delay_us>:

void DWT_Delay_us(volatile uint32_t microseconds)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 800100c:	4b0d      	ldr	r3, [pc, #52]	@ (8001044 <DWT_Delay_us+0x40>)
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8001012:	f003 fbe5 	bl	80047e0 <HAL_RCC_GetHCLKFreq>
 8001016:	4603      	mov	r3, r0
 8001018:	4a0b      	ldr	r2, [pc, #44]	@ (8001048 <DWT_Delay_us+0x44>)
 800101a:	fba2 2303 	umull	r2, r3, r2, r3
 800101e:	0c9b      	lsrs	r3, r3, #18
 8001020:	687a      	ldr	r2, [r7, #4]
 8001022:	fb02 f303 	mul.w	r3, r2, r3
 8001026:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8001028:	bf00      	nop
 800102a:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <DWT_Delay_us+0x40>)
 800102c:	685a      	ldr	r2, [r3, #4]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	1ad2      	subs	r2, r2, r3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	429a      	cmp	r2, r3
 8001036:	d3f8      	bcc.n	800102a <DWT_Delay_us+0x26>
}
 8001038:	bf00      	nop
 800103a:	bf00      	nop
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	e0001000 	.word	0xe0001000
 8001048:	431bde83 	.word	0x431bde83

0800104c <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b088      	sub	sp, #32
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	460b      	mov	r3, r1
 8001056:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001058:	f107 030c 	add.w	r3, r7, #12
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	60da      	str	r2, [r3, #12]
 8001066:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001068:	887b      	ldrh	r3, [r7, #2]
 800106a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106c:	2301      	movs	r3, #1
 800106e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001070:	2300      	movs	r3, #0
 8001072:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001074:	f107 030c 	add.w	r3, r7, #12
 8001078:	4619      	mov	r1, r3
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f002 fd72 	bl	8003b64 <HAL_GPIO_Init>
}
 8001080:	bf00      	nop
 8001082:	3720      	adds	r7, #32
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b088      	sub	sp, #32
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	460b      	mov	r3, r1
 8001092:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001094:	f107 030c 	add.w	r3, r7, #12
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80010a4:	887b      	ldrh	r3, [r7, #2]
 80010a6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010a8:	2300      	movs	r3, #0
 80010aa:	613b      	str	r3, [r7, #16]
	//GPIO_InitStruct.Pull = GPIO_PULLUP;
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80010ac:	f107 030c 	add.w	r3, r7, #12
 80010b0:	4619      	mov	r1, r3
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f002 fd56 	bl	8003b64 <HAL_GPIO_Init>
}
 80010b8:	bf00      	nop
 80010ba:	3720      	adds	r7, #32
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}

080010c0 <DHT11_Init>:

/*********************************** DHT11 FUNCTIONS ********************************************/

void DHT11_Init(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
	DWT_Delay_Init();
 80010c4:	f7ff ff6e 	bl	8000fa4 <DWT_Delay_Init>
	Set_Pin_Output (DHT11_PORT, DHT11_PIN);  // set the pin as output
 80010c8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010cc:	4807      	ldr	r0, [pc, #28]	@ (80010ec <DHT11_Init+0x2c>)
 80010ce:	f7ff ffbd 	bl	800104c <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 80010d2:	2201      	movs	r2, #1
 80010d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010d8:	4804      	ldr	r0, [pc, #16]	@ (80010ec <DHT11_Init+0x2c>)
 80010da:	f002 fedf 	bl	8003e9c <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 80010de:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010e2:	f001 ff0b 	bl	8002efc <HAL_Delay>
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40020800 	.word	0x40020800

080010f0 <DHT11_Start>:

void DHT11_Start (void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
	Set_Pin_Output (DHT11_PORT, DHT11_PIN);  // set the pin as output
 80010f4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010f8:	4811      	ldr	r0, [pc, #68]	@ (8001140 <DHT11_Start+0x50>)
 80010fa:	f7ff ffa7 	bl	800104c <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 80010fe:	2201      	movs	r2, #1
 8001100:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001104:	480e      	ldr	r0, [pc, #56]	@ (8001140 <DHT11_Start+0x50>)
 8001106:	f002 fec9 	bl	8003e9c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 800110a:	2200      	movs	r2, #0
 800110c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001110:	480b      	ldr	r0, [pc, #44]	@ (8001140 <DHT11_Start+0x50>)
 8001112:	f002 fec3 	bl	8003e9c <HAL_GPIO_WritePin>
	DWT_Delay_us(18000);
 8001116:	f244 6050 	movw	r0, #18000	@ 0x4650
 800111a:	f7ff ff73 	bl	8001004 <DWT_Delay_us>
	//delay_us (18000);   // wait for 18ms
	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 800111e:	2201      	movs	r2, #1
 8001120:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001124:	4806      	ldr	r0, [pc, #24]	@ (8001140 <DHT11_Start+0x50>)
 8001126:	f002 feb9 	bl	8003e9c <HAL_GPIO_WritePin>
	DWT_Delay_us(20);
 800112a:	2014      	movs	r0, #20
 800112c:	f7ff ff6a 	bl	8001004 <DWT_Delay_us>
	//delay_us (20);   // wait for 20us
	Set_Pin_Input(DHT11_PORT, DHT11_PIN);    // set as input
 8001130:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001134:	4802      	ldr	r0, [pc, #8]	@ (8001140 <DHT11_Start+0x50>)
 8001136:	f7ff ffa7 	bl	8001088 <Set_Pin_Input>
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40020800 	.word	0x40020800

08001144 <DHT11_Stop>:

void DHT11_Stop (void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
	Set_Pin_Output (DHT11_PORT, DHT11_PIN);  // set the pin as output
 8001148:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800114c:	4805      	ldr	r0, [pc, #20]	@ (8001164 <DHT11_Stop+0x20>)
 800114e:	f7ff ff7d 	bl	800104c <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 8001152:	2201      	movs	r2, #1
 8001154:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001158:	4802      	ldr	r0, [pc, #8]	@ (8001164 <DHT11_Stop+0x20>)
 800115a:	f002 fe9f 	bl	8003e9c <HAL_GPIO_WritePin>
}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	40020800 	.word	0x40020800

08001168 <DHT11_Check_Response>:

uint8_t DHT11_Check_Response (void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	71fb      	strb	r3, [r7, #7]

	if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 8001172:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001176:	4812      	ldr	r0, [pc, #72]	@ (80011c0 <DHT11_Check_Response+0x58>)
 8001178:	f002 fe78 	bl	8003e6c <HAL_GPIO_ReadPin>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d10f      	bne.n	80011a2 <DHT11_Check_Response+0x3a>
	{
		DWT_Delay_us(80);
 8001182:	2050      	movs	r0, #80	@ 0x50
 8001184:	f7ff ff3e 	bl	8001004 <DWT_Delay_us>
		//delay_us (80);
		if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 8001188:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800118c:	480c      	ldr	r0, [pc, #48]	@ (80011c0 <DHT11_Check_Response+0x58>)
 800118e:	f002 fe6d 	bl	8003e6c <HAL_GPIO_ReadPin>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d002      	beq.n	800119e <DHT11_Check_Response+0x36>
 8001198:	2301      	movs	r3, #1
 800119a:	71fb      	strb	r3, [r7, #7]
 800119c:	e001      	b.n	80011a2 <DHT11_Check_Response+0x3a>
		else Response = -1; // 255
 800119e:	23ff      	movs	r3, #255	@ 0xff
 80011a0:	71fb      	strb	r3, [r7, #7]
	}
	while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));
 80011a2:	bf00      	nop
 80011a4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011a8:	4805      	ldr	r0, [pc, #20]	@ (80011c0 <DHT11_Check_Response+0x58>)
 80011aa:	f002 fe5f 	bl	8003e6c <HAL_GPIO_ReadPin>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d1f7      	bne.n	80011a4 <DHT11_Check_Response+0x3c>

	return Response;
 80011b4:	79fb      	ldrb	r3, [r7, #7]
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40020800 	.word	0x40020800

080011c4 <DHT11_Read>:

uint8_t DHT11_Read (void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 80011ca:	2300      	movs	r3, #0
 80011cc:	71bb      	strb	r3, [r7, #6]
 80011ce:	e03a      	b.n	8001246 <DHT11_Read+0x82>
	{
		while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));   // wait for the pin to go high
 80011d0:	bf00      	nop
 80011d2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011d6:	4820      	ldr	r0, [pc, #128]	@ (8001258 <DHT11_Read+0x94>)
 80011d8:	f002 fe48 	bl	8003e6c <HAL_GPIO_ReadPin>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d0f7      	beq.n	80011d2 <DHT11_Read+0xe>
		DWT_Delay_us(40);
 80011e2:	2028      	movs	r0, #40	@ 0x28
 80011e4:	f7ff ff0e 	bl	8001004 <DWT_Delay_us>
		//delay_us (40);   // wait for 40 us
		if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 80011e8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011ec:	481a      	ldr	r0, [pc, #104]	@ (8001258 <DHT11_Read+0x94>)
 80011ee:	f002 fe3d 	bl	8003e6c <HAL_GPIO_ReadPin>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d10e      	bne.n	8001216 <DHT11_Read+0x52>
		{
			i&= ~(1<<(7-j));   // write 0
 80011f8:	79bb      	ldrb	r3, [r7, #6]
 80011fa:	f1c3 0307 	rsb	r3, r3, #7
 80011fe:	2201      	movs	r2, #1
 8001200:	fa02 f303 	lsl.w	r3, r2, r3
 8001204:	b25b      	sxtb	r3, r3
 8001206:	43db      	mvns	r3, r3
 8001208:	b25a      	sxtb	r2, r3
 800120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120e:	4013      	ands	r3, r2
 8001210:	b25b      	sxtb	r3, r3
 8001212:	71fb      	strb	r3, [r7, #7]
 8001214:	e00b      	b.n	800122e <DHT11_Read+0x6a>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8001216:	79bb      	ldrb	r3, [r7, #6]
 8001218:	f1c3 0307 	rsb	r3, r3, #7
 800121c:	2201      	movs	r2, #1
 800121e:	fa02 f303 	lsl.w	r3, r2, r3
 8001222:	b25a      	sxtb	r2, r3
 8001224:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001228:	4313      	orrs	r3, r2
 800122a:	b25b      	sxtb	r3, r3
 800122c:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));  // wait for the pin to go low
 800122e:	bf00      	nop
 8001230:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001234:	4808      	ldr	r0, [pc, #32]	@ (8001258 <DHT11_Read+0x94>)
 8001236:	f002 fe19 	bl	8003e6c <HAL_GPIO_ReadPin>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d1f7      	bne.n	8001230 <DHT11_Read+0x6c>
	for (j=0;j<8;j++)
 8001240:	79bb      	ldrb	r3, [r7, #6]
 8001242:	3301      	adds	r3, #1
 8001244:	71bb      	strb	r3, [r7, #6]
 8001246:	79bb      	ldrb	r3, [r7, #6]
 8001248:	2b07      	cmp	r3, #7
 800124a:	d9c1      	bls.n	80011d0 <DHT11_Read+0xc>
	}
	return i;
 800124c:	79fb      	ldrb	r3, [r7, #7]
}
 800124e:	4618      	mov	r0, r3
 8001250:	3708      	adds	r7, #8
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	40020800 	.word	0x40020800

0800125c <DHT11_readData>:

DHT11_TypeDef DHT11_readData()
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
	DHT11_TypeDef dht11;
	DHT11_Start();
 8001264:	f7ff ff44 	bl	80010f0 <DHT11_Start>
	if ((dht11.status = DHT11_Check_Response()) < 0) return dht11;
 8001268:	f7ff ff7e 	bl	8001168 <DHT11_Check_Response>
 800126c:	4603      	mov	r3, r0
 800126e:	737b      	strb	r3, [r7, #13]
	dht11.rh_byte1 = DHT11_Read ();
 8001270:	f7ff ffa8 	bl	80011c4 <DHT11_Read>
 8001274:	4603      	mov	r3, r0
 8001276:	723b      	strb	r3, [r7, #8]
	dht11.rh_byte2 = DHT11_Read ();
 8001278:	f7ff ffa4 	bl	80011c4 <DHT11_Read>
 800127c:	4603      	mov	r3, r0
 800127e:	727b      	strb	r3, [r7, #9]
	dht11.temp_byte1 = DHT11_Read ();
 8001280:	f7ff ffa0 	bl	80011c4 <DHT11_Read>
 8001284:	4603      	mov	r3, r0
 8001286:	72bb      	strb	r3, [r7, #10]
	dht11.temp_byte2 = DHT11_Read ();
 8001288:	f7ff ff9c 	bl	80011c4 <DHT11_Read>
 800128c:	4603      	mov	r3, r0
 800128e:	72fb      	strb	r3, [r7, #11]
	dht11.checksum = DHT11_Read();
 8001290:	f7ff ff98 	bl	80011c4 <DHT11_Read>
 8001294:	4603      	mov	r3, r0
 8001296:	733b      	strb	r3, [r7, #12]
	DHT11_Stop();
 8001298:	f7ff ff54 	bl	8001144 <DHT11_Stop>
	return dht11;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	461a      	mov	r2, r3
 80012a0:	f107 0308 	add.w	r3, r7, #8
 80012a4:	6818      	ldr	r0, [r3, #0]
 80012a6:	6010      	str	r0, [r2, #0]
 80012a8:	889b      	ldrh	r3, [r3, #4]
 80012aa:	8093      	strh	r3, [r2, #4]
}
 80012ac:	6878      	ldr	r0, [r7, #4]
 80012ae:	3710      	adds	r7, #16
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <esp_at_command>:
extern uint8_t cdata;
static uint8_t data;
cb_data_t cb_data;
extern UART_HandleTypeDef huart6;
static int esp_at_command(uint8_t *cmd, uint8_t *resp, uint16_t *length, int16_t time_out)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	607a      	str	r2, [r7, #4]
 80012c0:	807b      	strh	r3, [r7, #2]
    *length = 0;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2200      	movs	r2, #0
 80012c6:	801a      	strh	r2, [r3, #0]
    memset(resp, 0x00, MAX_UART_RX_BUFFER);
 80012c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012cc:	2100      	movs	r1, #0
 80012ce:	68b8      	ldr	r0, [r7, #8]
 80012d0:	f006 fa3c 	bl	800774c <memset>
    memset(&cb_data, 0x00, sizeof(cb_data_t));
 80012d4:	f240 4202 	movw	r2, #1026	@ 0x402
 80012d8:	2100      	movs	r1, #0
 80012da:	4826      	ldr	r0, [pc, #152]	@ (8001374 <esp_at_command+0xc0>)
 80012dc:	f006 fa36 	bl	800774c <memset>
    if(HAL_UART_Transmit(&huart6, cmd, strlen((char *)cmd), 100) != HAL_OK)
 80012e0:	68f8      	ldr	r0, [r7, #12]
 80012e2:	f7fe ffdd 	bl	80002a0 <strlen>
 80012e6:	4603      	mov	r3, r0
 80012e8:	b29a      	uxth	r2, r3
 80012ea:	2364      	movs	r3, #100	@ 0x64
 80012ec:	68f9      	ldr	r1, [r7, #12]
 80012ee:	4822      	ldr	r0, [pc, #136]	@ (8001378 <esp_at_command+0xc4>)
 80012f0:	f004 fafe 	bl	80058f0 <HAL_UART_Transmit>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d032      	beq.n	8001360 <esp_at_command+0xac>
        return -1;
 80012fa:	f04f 33ff 	mov.w	r3, #4294967295
 80012fe:	e035      	b.n	800136c <esp_at_command+0xb8>

    while(time_out > 0)
    {
        if(cb_data.length >= MAX_UART_RX_BUFFER)
 8001300:	4b1c      	ldr	r3, [pc, #112]	@ (8001374 <esp_at_command+0xc0>)
 8001302:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8001306:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800130a:	d302      	bcc.n	8001312 <esp_at_command+0x5e>
            return -2;
 800130c:	f06f 0301 	mvn.w	r3, #1
 8001310:	e02c      	b.n	800136c <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "ERROR") != NULL)
 8001312:	491a      	ldr	r1, [pc, #104]	@ (800137c <esp_at_command+0xc8>)
 8001314:	4817      	ldr	r0, [pc, #92]	@ (8001374 <esp_at_command+0xc0>)
 8001316:	f006 fa9d 	bl	8007854 <strstr>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d002      	beq.n	8001326 <esp_at_command+0x72>
            return -3;
 8001320:	f06f 0302 	mvn.w	r3, #2
 8001324:	e022      	b.n	800136c <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "OK") != NULL)
 8001326:	4916      	ldr	r1, [pc, #88]	@ (8001380 <esp_at_command+0xcc>)
 8001328:	4812      	ldr	r0, [pc, #72]	@ (8001374 <esp_at_command+0xc0>)
 800132a:	f006 fa93 	bl	8007854 <strstr>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d00e      	beq.n	8001352 <esp_at_command+0x9e>
        {
            memcpy(resp, cb_data.buf, cb_data.length);
 8001334:	4b0f      	ldr	r3, [pc, #60]	@ (8001374 <esp_at_command+0xc0>)
 8001336:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800133a:	461a      	mov	r2, r3
 800133c:	490d      	ldr	r1, [pc, #52]	@ (8001374 <esp_at_command+0xc0>)
 800133e:	68b8      	ldr	r0, [r7, #8]
 8001340:	f006 fb1d 	bl	800797e <memcpy>
            *length = cb_data.length;
 8001344:	4b0b      	ldr	r3, [pc, #44]	@ (8001374 <esp_at_command+0xc0>)
 8001346:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	801a      	strh	r2, [r3, #0]
            return 0;
 800134e:	2300      	movs	r3, #0
 8001350:	e00c      	b.n	800136c <esp_at_command+0xb8>
        }
        time_out -= 10;
 8001352:	887b      	ldrh	r3, [r7, #2]
 8001354:	3b0a      	subs	r3, #10
 8001356:	b29b      	uxth	r3, r3
 8001358:	807b      	strh	r3, [r7, #2]
        HAL_Delay(10);
 800135a:	200a      	movs	r0, #10
 800135c:	f001 fdce 	bl	8002efc <HAL_Delay>
    while(time_out > 0)
 8001360:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001364:	2b00      	cmp	r3, #0
 8001366:	dccb      	bgt.n	8001300 <esp_at_command+0x4c>
    }
    return -4;
 8001368:	f06f 0303 	mvn.w	r3, #3
}
 800136c:	4618      	mov	r0, r3
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	2000063c 	.word	0x2000063c
 8001378:	20000bf4 	.word	0x20000bf4
 800137c:	0800a830 	.word	0x0800a830
 8001380:	0800a838 	.word	0x0800a838

08001384 <esp_reset>:

static int esp_reset(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
    uint16_t length = 0;
 800138a:	2300      	movs	r3, #0
 800138c:	80fb      	strh	r3, [r7, #6]
    if(esp_at_command((uint8_t *)"AT+RST\r\n", (uint8_t *)response, &length, 1000) != 0)
 800138e:	1dba      	adds	r2, r7, #6
 8001390:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001394:	4909      	ldr	r1, [pc, #36]	@ (80013bc <esp_reset+0x38>)
 8001396:	480a      	ldr	r0, [pc, #40]	@ (80013c0 <esp_reset+0x3c>)
 8001398:	f7ff ff8c 	bl	80012b4 <esp_at_command>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d002      	beq.n	80013a8 <esp_reset+0x24>
    {
    	return -1;
 80013a2:	f04f 33ff 	mov.w	r3, #4294967295
 80013a6:	e004      	b.n	80013b2 <esp_reset+0x2e>
    }
    else
    	HAL_Delay(500);	//reboot
 80013a8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013ac:	f001 fda6 	bl	8002efc <HAL_Delay>
    return 0;
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	20000204 	.word	0x20000204
 80013c0:	0800a83c 	.word	0x0800a83c

080013c4 <request_ip_addr>:

    return 0;
}

static int request_ip_addr(uint8_t is_debug)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	71fb      	strb	r3, [r7, #7]
    uint16_t length = 0;
 80013ce:	2300      	movs	r3, #0
 80013d0:	817b      	strh	r3, [r7, #10]

    if(esp_at_command((uint8_t *)"AT+CIFSR\r\n", (uint8_t *)response, &length, 1000) != 0)
 80013d2:	f107 020a 	add.w	r2, r7, #10
 80013d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013da:	492d      	ldr	r1, [pc, #180]	@ (8001490 <request_ip_addr+0xcc>)
 80013dc:	482d      	ldr	r0, [pc, #180]	@ (8001494 <request_ip_addr+0xd0>)
 80013de:	f7ff ff69 	bl	80012b4 <esp_at_command>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d003      	beq.n	80013f0 <request_ip_addr+0x2c>
        printf("request ip_addr command fail\r\n");
 80013e8:	482b      	ldr	r0, [pc, #172]	@ (8001498 <request_ip_addr+0xd4>)
 80013ea:	f006 f8ad 	bl	8007548 <puts>
 80013ee:	e049      	b.n	8001484 <request_ip_addr+0xc0>
    else
    {
        char *line = strtok(response, "\r\n");
 80013f0:	492a      	ldr	r1, [pc, #168]	@ (800149c <request_ip_addr+0xd8>)
 80013f2:	4827      	ldr	r0, [pc, #156]	@ (8001490 <request_ip_addr+0xcc>)
 80013f4:	f006 f9d2 	bl	800779c <strtok>
 80013f8:	6178      	str	r0, [r7, #20]

        if(is_debug)
 80013fa:	79fb      	ldrb	r3, [r7, #7]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d03e      	beq.n	800147e <request_ip_addr+0xba>
        {
            for(int i = 0 ; i < length ; i++)
 8001400:	2300      	movs	r3, #0
 8001402:	613b      	str	r3, [r7, #16]
 8001404:	e009      	b.n	800141a <request_ip_addr+0x56>
                printf("%c", response[i]);
 8001406:	4a22      	ldr	r2, [pc, #136]	@ (8001490 <request_ip_addr+0xcc>)
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	4413      	add	r3, r2
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	4618      	mov	r0, r3
 8001410:	f006 f83c 	bl	800748c <putchar>
            for(int i = 0 ; i < length ; i++)
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	3301      	adds	r3, #1
 8001418:	613b      	str	r3, [r7, #16]
 800141a:	897b      	ldrh	r3, [r7, #10]
 800141c:	461a      	mov	r2, r3
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	4293      	cmp	r3, r2
 8001422:	dbf0      	blt.n	8001406 <request_ip_addr+0x42>
        }

        while(line != NULL)
 8001424:	e02b      	b.n	800147e <request_ip_addr+0xba>
        {
            if(strstr(line, "CIFSR:STAIP") != NULL)
 8001426:	491e      	ldr	r1, [pc, #120]	@ (80014a0 <request_ip_addr+0xdc>)
 8001428:	6978      	ldr	r0, [r7, #20]
 800142a:	f006 fa13 	bl	8007854 <strstr>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d01f      	beq.n	8001474 <request_ip_addr+0xb0>
            {
                char *ip;

                strtok(line, "\"");
 8001434:	491b      	ldr	r1, [pc, #108]	@ (80014a4 <request_ip_addr+0xe0>)
 8001436:	6978      	ldr	r0, [r7, #20]
 8001438:	f006 f9b0 	bl	800779c <strtok>
                ip = strtok(NULL, "\"");
 800143c:	4919      	ldr	r1, [pc, #100]	@ (80014a4 <request_ip_addr+0xe0>)
 800143e:	2000      	movs	r0, #0
 8001440:	f006 f9ac 	bl	800779c <strtok>
 8001444:	60f8      	str	r0, [r7, #12]
                if(strcmp(ip, "0.0.0.0") != 0)
 8001446:	4918      	ldr	r1, [pc, #96]	@ (80014a8 <request_ip_addr+0xe4>)
 8001448:	68f8      	ldr	r0, [r7, #12]
 800144a:	f7fe fec9 	bl	80001e0 <strcmp>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d00f      	beq.n	8001474 <request_ip_addr+0xb0>
                {
                    memset(ip_addr, 0x00, sizeof(ip_addr));
 8001454:	2210      	movs	r2, #16
 8001456:	2100      	movs	r1, #0
 8001458:	4814      	ldr	r0, [pc, #80]	@ (80014ac <request_ip_addr+0xe8>)
 800145a:	f006 f977 	bl	800774c <memset>
                    memcpy(ip_addr, ip, strlen(ip));
 800145e:	68f8      	ldr	r0, [r7, #12]
 8001460:	f7fe ff1e 	bl	80002a0 <strlen>
 8001464:	4603      	mov	r3, r0
 8001466:	461a      	mov	r2, r3
 8001468:	68f9      	ldr	r1, [r7, #12]
 800146a:	4810      	ldr	r0, [pc, #64]	@ (80014ac <request_ip_addr+0xe8>)
 800146c:	f006 fa87 	bl	800797e <memcpy>
                    return 0;
 8001470:	2300      	movs	r3, #0
 8001472:	e009      	b.n	8001488 <request_ip_addr+0xc4>
                }
            }
            line = strtok(NULL, "\r\n");
 8001474:	4909      	ldr	r1, [pc, #36]	@ (800149c <request_ip_addr+0xd8>)
 8001476:	2000      	movs	r0, #0
 8001478:	f006 f990 	bl	800779c <strtok>
 800147c:	6178      	str	r0, [r7, #20]
        while(line != NULL)
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d1d0      	bne.n	8001426 <request_ip_addr+0x62>
        }
    }
    return -1;
 8001484:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001488:	4618      	mov	r0, r3
 800148a:	3718      	adds	r7, #24
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	20000204 	.word	0x20000204
 8001494:	0800a884 	.word	0x0800a884
 8001498:	0800a890 	.word	0x0800a890
 800149c:	0800a878 	.word	0x0800a878
 80014a0:	0800a8b0 	.word	0x0800a8b0
 80014a4:	0800a880 	.word	0x0800a880
 80014a8:	0800a848 	.word	0x0800a848
 80014ac:	200001f4 	.word	0x200001f4

080014b0 <esp_client_conn>:
int esp_client_conn()
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b092      	sub	sp, #72	@ 0x48
 80014b4:	af00      	add	r7, sp, #0
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 80014b6:	f107 0308 	add.w	r3, r7, #8
 80014ba:	2240      	movs	r2, #64	@ 0x40
 80014bc:	2100      	movs	r1, #0
 80014be:	4618      	mov	r0, r3
 80014c0:	f006 f944 	bl	800774c <memset>
  uint16_t length = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	80fb      	strh	r3, [r7, #6]
	sprintf(at_cmd,"AT+CIPSTART=\"TCP\",\"%s\",%d\r\n",DST_IP,DST_PORT);
 80014c8:	f107 0008 	add.w	r0, r7, #8
 80014cc:	f241 3388 	movw	r3, #5000	@ 0x1388
 80014d0:	4a09      	ldr	r2, [pc, #36]	@ (80014f8 <esp_client_conn+0x48>)
 80014d2:	490a      	ldr	r1, [pc, #40]	@ (80014fc <esp_client_conn+0x4c>)
 80014d4:	f006 f840 	bl	8007558 <siprintf>
	esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000);					//CONNECT
 80014d8:	1dba      	adds	r2, r7, #6
 80014da:	f107 0008 	add.w	r0, r7, #8
 80014de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014e2:	4907      	ldr	r1, [pc, #28]	@ (8001500 <esp_client_conn+0x50>)
 80014e4:	f7ff fee6 	bl	80012b4 <esp_at_command>

	esp_send_data("["LOGID":"PASSWD"]");
 80014e8:	4806      	ldr	r0, [pc, #24]	@ (8001504 <esp_client_conn+0x54>)
 80014ea:	f000 f909 	bl	8001700 <esp_send_data>
	return 0;
 80014ee:	2300      	movs	r3, #0
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3748      	adds	r7, #72	@ 0x48
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	0800a8bc 	.word	0x0800a8bc
 80014fc:	0800a8cc 	.word	0x0800a8cc
 8001500:	20000204 	.word	0x20000204
 8001504:	0800a8e8 	.word	0x0800a8e8

08001508 <esp_get_status>:
int esp_get_status()
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
	uint16_t length = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	80fb      	strh	r3, [r7, #6]
	esp_at_command((uint8_t *)"AT+CIPSTATUS\r\n",(uint8_t *)response, &length, 1000);					//CONNECT
 8001512:	1dba      	adds	r2, r7, #6
 8001514:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001518:	4909      	ldr	r1, [pc, #36]	@ (8001540 <esp_get_status+0x38>)
 800151a:	480a      	ldr	r0, [pc, #40]	@ (8001544 <esp_get_status+0x3c>)
 800151c:	f7ff feca 	bl	80012b4 <esp_at_command>

    if(strstr((char *)response, "STATUS:3") != NULL)  //STATUS:3 The ESP8266 Station has created a TCP or UDP transmission
 8001520:	4909      	ldr	r1, [pc, #36]	@ (8001548 <esp_get_status+0x40>)
 8001522:	4807      	ldr	r0, [pc, #28]	@ (8001540 <esp_get_status+0x38>)
 8001524:	f006 f996 	bl	8007854 <strstr>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <esp_get_status+0x2a>
    {
    	return 0;
 800152e:	2300      	movs	r3, #0
 8001530:	e001      	b.n	8001536 <esp_get_status+0x2e>
    }
	return -1;
 8001532:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001536:	4618      	mov	r0, r3
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	20000204 	.word	0x20000204
 8001544:	0800a8f4 	.word	0x0800a8f4
 8001548:	0800a904 	.word	0x0800a904

0800154c <drv_esp_init>:
int drv_esp_init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
    memset(ip_addr, 0x00, sizeof(ip_addr));
 8001550:	2210      	movs	r2, #16
 8001552:	2100      	movs	r1, #0
 8001554:	4806      	ldr	r0, [pc, #24]	@ (8001570 <drv_esp_init+0x24>)
 8001556:	f006 f8f9 	bl	800774c <memset>
    HAL_UART_Receive_IT(&huart6, &data, 1);
 800155a:	2201      	movs	r2, #1
 800155c:	4905      	ldr	r1, [pc, #20]	@ (8001574 <drv_esp_init+0x28>)
 800155e:	4806      	ldr	r0, [pc, #24]	@ (8001578 <drv_esp_init+0x2c>)
 8001560:	f004 fa51 	bl	8005a06 <HAL_UART_Receive_IT>

    return esp_reset();
 8001564:	f7ff ff0e 	bl	8001384 <esp_reset>
 8001568:	4603      	mov	r3, r0
}
 800156a:	4618      	mov	r0, r3
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	200001f4 	.word	0x200001f4
 8001574:	2000063b 	.word	0x2000063b
 8001578:	20000bf4 	.word	0x20000bf4

0800157c <ap_conn_func>:
          printf("%c", response[i]);
  }
}

void ap_conn_func(char *ssid, char *passwd)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b094      	sub	sp, #80	@ 0x50
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
  uint16_t length = 0;
 8001586:	2300      	movs	r3, #0
 8001588:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 800158c:	f107 030c 	add.w	r3, r7, #12
 8001590:	2240      	movs	r2, #64	@ 0x40
 8001592:	2100      	movs	r1, #0
 8001594:	4618      	mov	r0, r3
 8001596:	f006 f8d9 	bl	800774c <memset>
  if(ssid == NULL || passwd == NULL)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d002      	beq.n	80015a6 <ap_conn_func+0x2a>
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d103      	bne.n	80015ae <ap_conn_func+0x32>
  {
      printf("invalid command : ap_conn <ssid> <passwd>\r\n");
 80015a6:	4817      	ldr	r0, [pc, #92]	@ (8001604 <ap_conn_func+0x88>)
 80015a8:	f005 ffce 	bl	8007548 <puts>
 80015ac:	e026      	b.n	80015fc <ap_conn_func+0x80>
      return;
  }
  if(esp_at_command((uint8_t *)"AT+CWMODE=1\r\n", (uint8_t *)response, &length, 1000) != 0)
 80015ae:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 80015b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015b6:	4914      	ldr	r1, [pc, #80]	@ (8001608 <ap_conn_func+0x8c>)
 80015b8:	4814      	ldr	r0, [pc, #80]	@ (800160c <ap_conn_func+0x90>)
 80015ba:	f7ff fe7b 	bl	80012b4 <esp_at_command>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d002      	beq.n	80015ca <ap_conn_func+0x4e>
      printf("Station mode fail\r\n");
 80015c4:	4812      	ldr	r0, [pc, #72]	@ (8001610 <ap_conn_func+0x94>)
 80015c6:	f005 ffbf 	bl	8007548 <puts>
  sprintf(at_cmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid,passwd);
 80015ca:	f107 000c 	add.w	r0, r7, #12
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	687a      	ldr	r2, [r7, #4]
 80015d2:	4910      	ldr	r1, [pc, #64]	@ (8001614 <ap_conn_func+0x98>)
 80015d4:	f005 ffc0 	bl	8007558 <siprintf>
  if(esp_at_command((uint8_t *)at_cmd, (uint8_t *)response, &length, 6000) != 0)
 80015d8:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 80015dc:	f107 000c 	add.w	r0, r7, #12
 80015e0:	f241 7370 	movw	r3, #6000	@ 0x1770
 80015e4:	4908      	ldr	r1, [pc, #32]	@ (8001608 <ap_conn_func+0x8c>)
 80015e6:	f7ff fe65 	bl	80012b4 <esp_at_command>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d005      	beq.n	80015fc <ap_conn_func+0x80>
      printf("ap scan command fail : %s\r\n",at_cmd);
 80015f0:	f107 030c 	add.w	r3, r7, #12
 80015f4:	4619      	mov	r1, r3
 80015f6:	4808      	ldr	r0, [pc, #32]	@ (8001618 <ap_conn_func+0x9c>)
 80015f8:	f005 ff36 	bl	8007468 <iprintf>
}
 80015fc:	3750      	adds	r7, #80	@ 0x50
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	0800a968 	.word	0x0800a968
 8001608:	20000204 	.word	0x20000204
 800160c:	0800a994 	.word	0x0800a994
 8001610:	0800a9a4 	.word	0x0800a9a4
 8001614:	0800a9b8 	.word	0x0800a9b8
 8001618:	0800a9d0 	.word	0x0800a9d0

0800161c <HAL_UART_RxCpltCallback>:
  if(esp_get_ip_addr(1) == 0)
      printf("ip_addr = [%s]\r\n", ip_addr);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]

    if(huart->Instance == USART6)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a23      	ldr	r2, [pc, #140]	@ (80016b8 <HAL_UART_RxCpltCallback+0x9c>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d117      	bne.n	800165e <HAL_UART_RxCpltCallback+0x42>
    {
        if(cb_data.length < MAX_ESP_RX_BUFFER)
 800162e:	4b23      	ldr	r3, [pc, #140]	@ (80016bc <HAL_UART_RxCpltCallback+0xa0>)
 8001630:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8001634:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001638:	d20c      	bcs.n	8001654 <HAL_UART_RxCpltCallback+0x38>
        {
            cb_data.buf[cb_data.length++] = data;
 800163a:	4b20      	ldr	r3, [pc, #128]	@ (80016bc <HAL_UART_RxCpltCallback+0xa0>)
 800163c:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8001640:	1c5a      	adds	r2, r3, #1
 8001642:	b291      	uxth	r1, r2
 8001644:	4a1d      	ldr	r2, [pc, #116]	@ (80016bc <HAL_UART_RxCpltCallback+0xa0>)
 8001646:	f8a2 1400 	strh.w	r1, [r2, #1024]	@ 0x400
 800164a:	461a      	mov	r2, r3
 800164c:	4b1c      	ldr	r3, [pc, #112]	@ (80016c0 <HAL_UART_RxCpltCallback+0xa4>)
 800164e:	7819      	ldrb	r1, [r3, #0]
 8001650:	4b1a      	ldr	r3, [pc, #104]	@ (80016bc <HAL_UART_RxCpltCallback+0xa0>)
 8001652:	5499      	strb	r1, [r3, r2]
        }

        HAL_UART_Receive_IT(huart, &data, 1);
 8001654:	2201      	movs	r2, #1
 8001656:	491a      	ldr	r1, [pc, #104]	@ (80016c0 <HAL_UART_RxCpltCallback+0xa4>)
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f004 f9d4 	bl	8005a06 <HAL_UART_Receive_IT>
    }
    if(huart->Instance == USART2)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a18      	ldr	r2, [pc, #96]	@ (80016c4 <HAL_UART_RxCpltCallback+0xa8>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d122      	bne.n	80016ae <HAL_UART_RxCpltCallback+0x92>
    {
    	static int i=0;
    	rx2Data[i] = cdata;
 8001668:	4b17      	ldr	r3, [pc, #92]	@ (80016c8 <HAL_UART_RxCpltCallback+0xac>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a17      	ldr	r2, [pc, #92]	@ (80016cc <HAL_UART_RxCpltCallback+0xb0>)
 800166e:	7811      	ldrb	r1, [r2, #0]
 8001670:	4a17      	ldr	r2, [pc, #92]	@ (80016d0 <HAL_UART_RxCpltCallback+0xb4>)
 8001672:	54d1      	strb	r1, [r2, r3]
    	if(rx2Data[i] == '\r')
 8001674:	4b14      	ldr	r3, [pc, #80]	@ (80016c8 <HAL_UART_RxCpltCallback+0xac>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a15      	ldr	r2, [pc, #84]	@ (80016d0 <HAL_UART_RxCpltCallback+0xb4>)
 800167a:	5cd3      	ldrb	r3, [r2, r3]
 800167c:	b2db      	uxtb	r3, r3
 800167e:	2b0d      	cmp	r3, #13
 8001680:	d10b      	bne.n	800169a <HAL_UART_RxCpltCallback+0x7e>
    	{
    		rx2Data[i] = '\0';
 8001682:	4b11      	ldr	r3, [pc, #68]	@ (80016c8 <HAL_UART_RxCpltCallback+0xac>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a12      	ldr	r2, [pc, #72]	@ (80016d0 <HAL_UART_RxCpltCallback+0xb4>)
 8001688:	2100      	movs	r1, #0
 800168a:	54d1      	strb	r1, [r2, r3]
    		rx2Flag = 1;
 800168c:	4b11      	ldr	r3, [pc, #68]	@ (80016d4 <HAL_UART_RxCpltCallback+0xb8>)
 800168e:	2201      	movs	r2, #1
 8001690:	701a      	strb	r2, [r3, #0]
    		i = 0;
 8001692:	4b0d      	ldr	r3, [pc, #52]	@ (80016c8 <HAL_UART_RxCpltCallback+0xac>)
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	e004      	b.n	80016a4 <HAL_UART_RxCpltCallback+0x88>
    	}
    	else
    	{
    		i++;
 800169a:	4b0b      	ldr	r3, [pc, #44]	@ (80016c8 <HAL_UART_RxCpltCallback+0xac>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	3301      	adds	r3, #1
 80016a0:	4a09      	ldr	r2, [pc, #36]	@ (80016c8 <HAL_UART_RxCpltCallback+0xac>)
 80016a2:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(huart, &cdata,1);
 80016a4:	2201      	movs	r2, #1
 80016a6:	4909      	ldr	r1, [pc, #36]	@ (80016cc <HAL_UART_RxCpltCallback+0xb0>)
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f004 f9ac 	bl	8005a06 <HAL_UART_Receive_IT>
    }
}
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40011400 	.word	0x40011400
 80016bc:	2000063c 	.word	0x2000063c
 80016c0:	2000063b 	.word	0x2000063b
 80016c4:	40004400 	.word	0x40004400
 80016c8:	20000a40 	.word	0x20000a40
 80016cc:	2000063a 	.word	0x2000063a
 80016d0:	20000608 	.word	0x20000608
 80016d4:	20000604 	.word	0x20000604

080016d8 <AiotClient_Init>:


void AiotClient_Init()
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
//	reset_func();
//	version_func();
	ap_conn_func(SSID,PASS);
 80016dc:	4906      	ldr	r1, [pc, #24]	@ (80016f8 <AiotClient_Init+0x20>)
 80016de:	4807      	ldr	r0, [pc, #28]	@ (80016fc <AiotClient_Init+0x24>)
 80016e0:	f7ff ff4c 	bl	800157c <ap_conn_func>
//	ip_state_func();
	request_ip_addr(1);
 80016e4:	2001      	movs	r0, #1
 80016e6:	f7ff fe6d 	bl	80013c4 <request_ip_addr>
	esp_client_conn();
 80016ea:	f7ff fee1 	bl	80014b0 <esp_client_conn>
	esp_get_status();
 80016ee:	f7ff ff0b 	bl	8001508 <esp_get_status>
}
 80016f2:	bf00      	nop
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	0800aa30 	.word	0x0800aa30
 80016fc:	0800aa3c 	.word	0x0800aa3c

08001700 <esp_send_data>:

void esp_send_data(char *data)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b094      	sub	sp, #80	@ 0x50
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 8001708:	f107 0310 	add.w	r3, r7, #16
 800170c:	2240      	movs	r2, #64	@ 0x40
 800170e:	2100      	movs	r1, #0
 8001710:	4618      	mov	r0, r3
 8001712:	f006 f81b 	bl	800774c <memset>
	uint16_t length = 0;
 8001716:	2300      	movs	r3, #0
 8001718:	81fb      	strh	r3, [r7, #14]
	sprintf(at_cmd,"AT+CIPSEND=%d\r\n",strlen(data));
 800171a:	6878      	ldr	r0, [r7, #4]
 800171c:	f7fe fdc0 	bl	80002a0 <strlen>
 8001720:	4602      	mov	r2, r0
 8001722:	f107 0310 	add.w	r3, r7, #16
 8001726:	490e      	ldr	r1, [pc, #56]	@ (8001760 <esp_send_data+0x60>)
 8001728:	4618      	mov	r0, r3
 800172a:	f005 ff15 	bl	8007558 <siprintf>
	if(esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000) == 0)
 800172e:	f107 020e 	add.w	r2, r7, #14
 8001732:	f107 0010 	add.w	r0, r7, #16
 8001736:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800173a:	490a      	ldr	r1, [pc, #40]	@ (8001764 <esp_send_data+0x64>)
 800173c:	f7ff fdba 	bl	80012b4 <esp_at_command>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d107      	bne.n	8001756 <esp_send_data+0x56>
	{
		esp_at_command((uint8_t *)data,(uint8_t *)response, &length, 1000);
 8001746:	f107 020e 	add.w	r2, r7, #14
 800174a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800174e:	4905      	ldr	r1, [pc, #20]	@ (8001764 <esp_send_data+0x64>)
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f7ff fdaf 	bl	80012b4 <esp_at_command>
	}
}
 8001756:	bf00      	nop
 8001758:	3750      	adds	r7, #80	@ 0x50
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	0800aa44 	.word	0x0800aa44
 8001764:	20000204 	.word	0x20000204

08001768 <drv_uart_init>:

//==================uart2=========================
int drv_uart_init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart2, &cdata,1);
 800176c:	2201      	movs	r2, #1
 800176e:	4903      	ldr	r1, [pc, #12]	@ (800177c <drv_uart_init+0x14>)
 8001770:	4803      	ldr	r0, [pc, #12]	@ (8001780 <drv_uart_init+0x18>)
 8001772:	f004 f948 	bl	8005a06 <HAL_UART_Receive_IT>
    return 0;
 8001776:	2300      	movs	r3, #0
}
 8001778:	4618      	mov	r0, r3
 800177a:	bd80      	pop	{r7, pc}
 800177c:	2000063a 	.word	0x2000063a
 8001780:	20000bac 	.word	0x20000bac

08001784 <__io_putchar>:
        return -1;

    return 0;
}
int __io_putchar(int ch)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
    if(HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) == HAL_OK)
 800178c:	1d39      	adds	r1, r7, #4
 800178e:	230a      	movs	r3, #10
 8001790:	2201      	movs	r2, #1
 8001792:	4807      	ldr	r0, [pc, #28]	@ (80017b0 <__io_putchar+0x2c>)
 8001794:	f004 f8ac 	bl	80058f0 <HAL_UART_Transmit>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d101      	bne.n	80017a2 <__io_putchar+0x1e>
        return ch;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	e001      	b.n	80017a6 <__io_putchar+0x22>
    return -1;
 80017a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	20000bac 	.word	0x20000bac
 80017b4:	00000000 	.word	0x00000000

080017b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
    int ret = 0;
 80017be:	2300      	movs	r3, #0
 80017c0:	60bb      	str	r3, [r7, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017c2:	f001 fb29 	bl	8002e18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017c6:	f000 f987 	bl	8001ad8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017ca:	f000 fca5 	bl	8002118 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80017ce:	f000 fc4f 	bl	8002070 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 80017d2:	f000 fc77 	bl	80020c4 <MX_USART6_UART_Init>
  MX_TIM4_Init();
 80017d6:	f000 fbd5 	bl	8001f84 <MX_TIM4_Init>
  MX_TIM3_Init();
 80017da:	f000 fb5d 	bl	8001e98 <MX_TIM3_Init>
  MX_TIM1_Init();
 80017de:	f000 fa45 	bl	8001c6c <MX_TIM1_Init>
  MX_ADC1_Init();
 80017e2:	f000 f9e3 	bl	8001bac <MX_ADC1_Init>
  MX_TIM2_Init();
 80017e6:	f000 fae1 	bl	8001dac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
    printf("Start main() - wifi\r\n");
 80017ea:	489f      	ldr	r0, [pc, #636]	@ (8001a68 <main+0x2b0>)
 80017ec:	f005 feac 	bl	8007548 <puts>
    ret |= drv_uart_init();
 80017f0:	f7ff ffba 	bl	8001768 <drv_uart_init>
 80017f4:	4602      	mov	r2, r0
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	60bb      	str	r3, [r7, #8]
    ret |= drv_esp_init();
 80017fc:	f7ff fea6 	bl	800154c <drv_esp_init>
 8001800:	4602      	mov	r2, r0
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	4313      	orrs	r3, r2
 8001806:	60bb      	str	r3, [r7, #8]
    if (ret != 0)
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d004      	beq.n	8001818 <main+0x60>
    {
        printf("Esp response error\r\n");
 800180e:	4897      	ldr	r0, [pc, #604]	@ (8001a6c <main+0x2b4>)
 8001810:	f005 fe9a 	bl	8007548 <puts>
        Error_Handler();
 8001814:	f000 ff56 	bl	80026c4 <Error_Handler>
    }

    AiotClient_Init();
 8001818:	f7ff ff5e 	bl	80016d8 <AiotClient_Init>

    DHT11_Init();
 800181c:	f7ff fc50 	bl	80010c0 <DHT11_Init>

    if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK)
 8001820:	2100      	movs	r1, #0
 8001822:	4893      	ldr	r0, [pc, #588]	@ (8001a70 <main+0x2b8>)
 8001824:	f003 f91c 	bl	8004a60 <HAL_TIM_PWM_Start>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <main+0x7a>
        Error_Handler();
 800182e:	f000 ff49 	bl	80026c4 <Error_Handler>
    if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK)
 8001832:	4890      	ldr	r0, [pc, #576]	@ (8001a74 <main+0x2bc>)
 8001834:	f003 f858 	bl	80048e8 <HAL_TIM_Base_Start_IT>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <main+0x8a>
        Error_Handler();
 800183e:	f000 ff41 	bl	80026c4 <Error_Handler>
    if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1) != HAL_OK)
 8001842:	2100      	movs	r1, #0
 8001844:	488b      	ldr	r0, [pc, #556]	@ (8001a74 <main+0x2bc>)
 8001846:	f003 f90b 	bl	8004a60 <HAL_TIM_PWM_Start>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <main+0x9c>
        Error_Handler();
 8001850:	f000 ff38 	bl	80026c4 <Error_Handler>
    if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1) != HAL_OK)
 8001854:	2100      	movs	r1, #0
 8001856:	4888      	ldr	r0, [pc, #544]	@ (8001a78 <main+0x2c0>)
 8001858:	f003 f902 	bl	8004a60 <HAL_TIM_PWM_Start>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <main+0xae>
        Error_Handler();
 8001862:	f000 ff2f 	bl	80026c4 <Error_Handler>
    if (HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
 8001866:	4884      	ldr	r0, [pc, #528]	@ (8001a78 <main+0x2c0>)
 8001868:	f003 f83e 	bl	80048e8 <HAL_TIM_Base_Start_IT>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <main+0xbe>
        Error_Handler();
 8001872:	f000 ff27 	bl	80026c4 <Error_Handler>

    if (HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1) != HAL_OK)
 8001876:	2100      	movs	r1, #0
 8001878:	4880      	ldr	r0, [pc, #512]	@ (8001a7c <main+0x2c4>)
 800187a:	f003 f8f1 	bl	8004a60 <HAL_TIM_PWM_Start>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <main+0xd0>
        Error_Handler();
 8001884:	f000 ff1e 	bl	80026c4 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
    {
        if (HAL_ADC_Start_IT(&hadc1) != HAL_OK)
 8001888:	487d      	ldr	r0, [pc, #500]	@ (8001a80 <main+0x2c8>)
 800188a:	f001 fb9f 	bl	8002fcc <HAL_ADC_Start_IT>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <main+0xe0>
            Error_Handler();
 8001894:	f000 ff16 	bl	80026c4 <Error_Handler>
        if (strstr((char *)cb_data.buf, "+IPD") && cb_data.buf[cb_data.length - 1] == '\n')
 8001898:	497a      	ldr	r1, [pc, #488]	@ (8001a84 <main+0x2cc>)
 800189a:	487b      	ldr	r0, [pc, #492]	@ (8001a88 <main+0x2d0>)
 800189c:	f005 ffda 	bl	8007854 <strstr>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d01d      	beq.n	80018e2 <main+0x12a>
 80018a6:	4b78      	ldr	r3, [pc, #480]	@ (8001a88 <main+0x2d0>)
 80018a8:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80018ac:	3b01      	subs	r3, #1
 80018ae:	4a76      	ldr	r2, [pc, #472]	@ (8001a88 <main+0x2d0>)
 80018b0:	5cd3      	ldrb	r3, [r2, r3]
 80018b2:	2b0a      	cmp	r3, #10
 80018b4:	d115      	bne.n	80018e2 <main+0x12a>
        {
            //?????  \r\n+IPD,15:[KSH_LIN]HELLO\n
            strcpy(strBuff, strchr((char *)cb_data.buf, '['));
 80018b6:	215b      	movs	r1, #91	@ 0x5b
 80018b8:	4873      	ldr	r0, [pc, #460]	@ (8001a88 <main+0x2d0>)
 80018ba:	f005 ff4f 	bl	800775c <strchr>
 80018be:	4603      	mov	r3, r0
 80018c0:	4619      	mov	r1, r3
 80018c2:	4872      	ldr	r0, [pc, #456]	@ (8001a8c <main+0x2d4>)
 80018c4:	f006 f853 	bl	800796e <strcpy>
            memset(cb_data.buf, 0x0, sizeof(cb_data.buf));
 80018c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018cc:	2100      	movs	r1, #0
 80018ce:	486e      	ldr	r0, [pc, #440]	@ (8001a88 <main+0x2d0>)
 80018d0:	f005 ff3c 	bl	800774c <memset>
            cb_data.length = 0;
 80018d4:	4b6c      	ldr	r3, [pc, #432]	@ (8001a88 <main+0x2d0>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
            esp_event(strBuff);
 80018dc:	486b      	ldr	r0, [pc, #428]	@ (8001a8c <main+0x2d4>)
 80018de:	f000 fcbb 	bl	8002258 <esp_event>
        }
        if (rx2Flag)
 80018e2:	4b6b      	ldr	r3, [pc, #428]	@ (8001a90 <main+0x2d8>)
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d006      	beq.n	80018fa <main+0x142>
        {
            printf("recv2 : %s\r\n", rx2Data);
 80018ec:	4969      	ldr	r1, [pc, #420]	@ (8001a94 <main+0x2dc>)
 80018ee:	486a      	ldr	r0, [pc, #424]	@ (8001a98 <main+0x2e0>)
 80018f0:	f005 fdba 	bl	8007468 <iprintf>
            rx2Flag = 0;
 80018f4:	4b66      	ldr	r3, [pc, #408]	@ (8001a90 <main+0x2d8>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	701a      	strb	r2, [r3, #0]
        }
        if (tim3Flag1Sec) // 1 
 80018fa:	4b68      	ldr	r3, [pc, #416]	@ (8001a9c <main+0x2e4>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d03b      	beq.n	800197a <main+0x1c2>
        {
            tim3Flag1Sec = 0;
 8001902:	4b66      	ldr	r3, [pc, #408]	@ (8001a9c <main+0x2e4>)
 8001904:	2200      	movs	r2, #0
 8001906:	601a      	str	r2, [r3, #0]
            if (!(tim3Sec % 10)) // 10 
 8001908:	4b65      	ldr	r3, [pc, #404]	@ (8001aa0 <main+0x2e8>)
 800190a:	6819      	ldr	r1, [r3, #0]
 800190c:	4b65      	ldr	r3, [pc, #404]	@ (8001aa4 <main+0x2ec>)
 800190e:	fba3 2301 	umull	r2, r3, r3, r1
 8001912:	08da      	lsrs	r2, r3, #3
 8001914:	4613      	mov	r3, r2
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	4413      	add	r3, r2
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	1aca      	subs	r2, r1, r3
 800191e:	2a00      	cmp	r2, #0
 8001920:	d109      	bne.n	8001936 <main+0x17e>
            {
                if (esp_get_status() != 0)
 8001922:	f7ff fdf1 	bl	8001508 <esp_get_status>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d004      	beq.n	8001936 <main+0x17e>
                {
                    printf("server connecting ...\r\n");
 800192c:	485e      	ldr	r0, [pc, #376]	@ (8001aa8 <main+0x2f0>)
 800192e:	f005 fe0b 	bl	8007548 <puts>
                    esp_client_conn();
 8001932:	f7ff fdbd 	bl	80014b0 <esp_client_conn>
                }
            }
            if (!(tim3Sec % 5)) // 5 
 8001936:	4b5a      	ldr	r3, [pc, #360]	@ (8001aa0 <main+0x2e8>)
 8001938:	6819      	ldr	r1, [r3, #0]
 800193a:	4b5a      	ldr	r3, [pc, #360]	@ (8001aa4 <main+0x2ec>)
 800193c:	fba3 2301 	umull	r2, r3, r3, r1
 8001940:	089a      	lsrs	r2, r3, #2
 8001942:	4613      	mov	r3, r2
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	4413      	add	r3, r2
 8001948:	1aca      	subs	r2, r1, r3
 800194a:	2a00      	cmp	r2, #0
 800194c:	d115      	bne.n	800197a <main+0x1c2>
            {
                // dht11  
                dht11Data = DHT11_readData();
 800194e:	463b      	mov	r3, r7
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff fc83 	bl	800125c <DHT11_readData>
                if (dht11Data.rh_byte1 != 255)
 8001956:	783b      	ldrb	r3, [r7, #0]
 8001958:	2bff      	cmp	r3, #255	@ 0xff
 800195a:	d00b      	beq.n	8001974 <main+0x1bc>
                {
                    //    temp 
                    sprintf(temp, "%d.%d", dht11Data.temp_byte1, dht11Data.temp_byte2);
 800195c:	78bb      	ldrb	r3, [r7, #2]
 800195e:	461a      	mov	r2, r3
 8001960:	78fb      	ldrb	r3, [r7, #3]
 8001962:	4952      	ldr	r1, [pc, #328]	@ (8001aac <main+0x2f4>)
 8001964:	4852      	ldr	r0, [pc, #328]	@ (8001ab0 <main+0x2f8>)
 8001966:	f005 fdf7 	bl	8007558 <siprintf>
                    //    humi  
                    humi = dht11Data.rh_byte1;
 800196a:	783b      	ldrb	r3, [r7, #0]
 800196c:	461a      	mov	r2, r3
 800196e:	4b51      	ldr	r3, [pc, #324]	@ (8001ab4 <main+0x2fc>)
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	e002      	b.n	800197a <main+0x1c2>
                }
                else
                    printf("DHT11 response error\r\n");
 8001974:	4850      	ldr	r0, [pc, #320]	@ (8001ab8 <main+0x300>)
 8001976:	f005 fde7 	bl	8007548 <puts>
            }
        }
        // outdoorsensor  
        float voltage = (ADC1ConvertValue[0] / 4095.0f) * 3.3f; // 12-bit ADC   4095
 800197a:	4b50      	ldr	r3, [pc, #320]	@ (8001abc <main+0x304>)
 800197c:	881b      	ldrh	r3, [r3, #0]
 800197e:	b29b      	uxth	r3, r3
 8001980:	ee07 3a90 	vmov	s15, r3
 8001984:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001988:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8001ac0 <main+0x308>
 800198c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001990:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001ac4 <main+0x30c>
 8001994:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001998:	edc7 7a03 	vstr	s15, [r7, #12]
        if (voltage < 0.1f)
 800199c:	edd7 7a03 	vldr	s15, [r7, #12]
 80019a0:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001ac8 <main+0x310>
 80019a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ac:	d501      	bpl.n	80019b2 <main+0x1fa>
            voltage = 0.1f;
 80019ae:	4b47      	ldr	r3, [pc, #284]	@ (8001acc <main+0x314>)
 80019b0:	60fb      	str	r3, [r7, #12]
        outDoorSensor.distance = 27.86f / pow(voltage, 1.15f);
 80019b2:	68f8      	ldr	r0, [r7, #12]
 80019b4:	f7fe fde0 	bl	8000578 <__aeabi_f2d>
 80019b8:	4602      	mov	r2, r0
 80019ba:	460b      	mov	r3, r1
 80019bc:	ed9f 1b26 	vldr	d1, [pc, #152]	@ 8001a58 <main+0x2a0>
 80019c0:	ec43 2b10 	vmov	d0, r2, r3
 80019c4:	f007 ffc8 	bl	8009958 <pow>
 80019c8:	ec53 2b10 	vmov	r2, r3, d0
 80019cc:	a124      	add	r1, pc, #144	@ (adr r1, 8001a60 <main+0x2a8>)
 80019ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80019d2:	f7fe ff53 	bl	800087c <__aeabi_ddiv>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	4610      	mov	r0, r2
 80019dc:	4619      	mov	r1, r3
 80019de:	f7ff f8fb 	bl	8000bd8 <__aeabi_d2f>
 80019e2:	4603      	mov	r3, r0
 80019e4:	4a3a      	ldr	r2, [pc, #232]	@ (8001ad0 <main+0x318>)
 80019e6:	6013      	str	r3, [r2, #0]

        // indoorsensor  
        voltage = (ADC1ConvertValue[1] / 4095.0f) * 3.3f; // 12-bit ADC   4095
 80019e8:	4b34      	ldr	r3, [pc, #208]	@ (8001abc <main+0x304>)
 80019ea:	885b      	ldrh	r3, [r3, #2]
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	ee07 3a90 	vmov	s15, r3
 80019f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019f6:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8001ac0 <main+0x308>
 80019fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019fe:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001ac4 <main+0x30c>
 8001a02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a06:	edc7 7a03 	vstr	s15, [r7, #12]
        if (voltage < 0.1f)
 8001a0a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a0e:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8001ac8 <main+0x310>
 8001a12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a1a:	d501      	bpl.n	8001a20 <main+0x268>
            voltage = 0.1f;
 8001a1c:	4b2b      	ldr	r3, [pc, #172]	@ (8001acc <main+0x314>)
 8001a1e:	60fb      	str	r3, [r7, #12]
        inDoorSensor.distance = 27.86f / pow(voltage, 1.15f);
 8001a20:	68f8      	ldr	r0, [r7, #12]
 8001a22:	f7fe fda9 	bl	8000578 <__aeabi_f2d>
 8001a26:	4602      	mov	r2, r0
 8001a28:	460b      	mov	r3, r1
 8001a2a:	ed9f 1b0b 	vldr	d1, [pc, #44]	@ 8001a58 <main+0x2a0>
 8001a2e:	ec43 2b10 	vmov	d0, r2, r3
 8001a32:	f007 ff91 	bl	8009958 <pow>
 8001a36:	ec53 2b10 	vmov	r2, r3, d0
 8001a3a:	a109      	add	r1, pc, #36	@ (adr r1, 8001a60 <main+0x2a8>)
 8001a3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a40:	f7fe ff1c 	bl	800087c <__aeabi_ddiv>
 8001a44:	4602      	mov	r2, r0
 8001a46:	460b      	mov	r3, r1
 8001a48:	4610      	mov	r0, r2
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	f7ff f8c4 	bl	8000bd8 <__aeabi_d2f>
 8001a50:	4603      	mov	r3, r0
 8001a52:	4a20      	ldr	r2, [pc, #128]	@ (8001ad4 <main+0x31c>)
 8001a54:	6013      	str	r3, [r2, #0]
    {
 8001a56:	e717      	b.n	8001888 <main+0xd0>
 8001a58:	60000000 	.word	0x60000000
 8001a5c:	3ff26666 	.word	0x3ff26666
 8001a60:	00000000 	.word	0x00000000
 8001a64:	403bdc29 	.word	0x403bdc29
 8001a68:	0800aa54 	.word	0x0800aa54
 8001a6c:	0800aa6c 	.word	0x0800aa6c
 8001a70:	20000a8c 	.word	0x20000a8c
 8001a74:	20000ad4 	.word	0x20000ad4
 8001a78:	20000b1c 	.word	0x20000b1c
 8001a7c:	20000b64 	.word	0x20000b64
 8001a80:	20000a44 	.word	0x20000a44
 8001a84:	0800aa80 	.word	0x0800aa80
 8001a88:	2000063c 	.word	0x2000063c
 8001a8c:	20000c78 	.word	0x20000c78
 8001a90:	20000604 	.word	0x20000604
 8001a94:	20000608 	.word	0x20000608
 8001a98:	0800aa88 	.word	0x0800aa88
 8001a9c:	20000000 	.word	0x20000000
 8001aa0:	20000c3c 	.word	0x20000c3c
 8001aa4:	cccccccd 	.word	0xcccccccd
 8001aa8:	0800aa98 	.word	0x0800aa98
 8001aac:	0800aab0 	.word	0x0800aab0
 8001ab0:	20000c44 	.word	0x20000c44
 8001ab4:	20000c40 	.word	0x20000c40
 8001ab8:	0800aab8 	.word	0x0800aab8
 8001abc:	20000c60 	.word	0x20000c60
 8001ac0:	457ff000 	.word	0x457ff000
 8001ac4:	40533333 	.word	0x40533333
 8001ac8:	3dcccccd 	.word	0x3dcccccd
 8001acc:	3dcccccd 	.word	0x3dcccccd
 8001ad0:	20000c68 	.word	0x20000c68
 8001ad4:	20000c70 	.word	0x20000c70

08001ad8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b094      	sub	sp, #80	@ 0x50
 8001adc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ade:	f107 0320 	add.w	r3, r7, #32
 8001ae2:	2230      	movs	r2, #48	@ 0x30
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f005 fe30 	bl	800774c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001aec:	f107 030c 	add.w	r3, r7, #12
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	605a      	str	r2, [r3, #4]
 8001af6:	609a      	str	r2, [r3, #8]
 8001af8:	60da      	str	r2, [r3, #12]
 8001afa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001afc:	2300      	movs	r3, #0
 8001afe:	60bb      	str	r3, [r7, #8]
 8001b00:	4b28      	ldr	r3, [pc, #160]	@ (8001ba4 <SystemClock_Config+0xcc>)
 8001b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b04:	4a27      	ldr	r2, [pc, #156]	@ (8001ba4 <SystemClock_Config+0xcc>)
 8001b06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b0c:	4b25      	ldr	r3, [pc, #148]	@ (8001ba4 <SystemClock_Config+0xcc>)
 8001b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b14:	60bb      	str	r3, [r7, #8]
 8001b16:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b18:	2300      	movs	r3, #0
 8001b1a:	607b      	str	r3, [r7, #4]
 8001b1c:	4b22      	ldr	r3, [pc, #136]	@ (8001ba8 <SystemClock_Config+0xd0>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a21      	ldr	r2, [pc, #132]	@ (8001ba8 <SystemClock_Config+0xd0>)
 8001b22:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b26:	6013      	str	r3, [r2, #0]
 8001b28:	4b1f      	ldr	r3, [pc, #124]	@ (8001ba8 <SystemClock_Config+0xd0>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b30:	607b      	str	r3, [r7, #4]
 8001b32:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b34:	2301      	movs	r3, #1
 8001b36:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001b38:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b42:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b48:	2308      	movs	r3, #8
 8001b4a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001b4c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001b50:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001b52:	2304      	movs	r3, #4
 8001b54:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b56:	2304      	movs	r3, #4
 8001b58:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b5a:	f107 0320 	add.w	r3, r7, #32
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f002 f9da 	bl	8003f18 <HAL_RCC_OscConfig>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001b6a:	f000 fdab 	bl	80026c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b6e:	230f      	movs	r3, #15
 8001b70:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b72:	2302      	movs	r3, #2
 8001b74:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b76:	2300      	movs	r3, #0
 8001b78:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b7e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b80:	2300      	movs	r3, #0
 8001b82:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b84:	f107 030c 	add.w	r3, r7, #12
 8001b88:	2102      	movs	r1, #2
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f002 fc3c 	bl	8004408 <HAL_RCC_ClockConfig>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001b96:	f000 fd95 	bl	80026c4 <Error_Handler>
  }
}
 8001b9a:	bf00      	nop
 8001b9c:	3750      	adds	r7, #80	@ 0x50
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	40023800 	.word	0x40023800
 8001ba8:	40007000 	.word	0x40007000

08001bac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001bb2:	463b      	mov	r3, r7
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001bbe:	4b28      	ldr	r3, [pc, #160]	@ (8001c60 <MX_ADC1_Init+0xb4>)
 8001bc0:	4a28      	ldr	r2, [pc, #160]	@ (8001c64 <MX_ADC1_Init+0xb8>)
 8001bc2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001bc4:	4b26      	ldr	r3, [pc, #152]	@ (8001c60 <MX_ADC1_Init+0xb4>)
 8001bc6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001bca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001bcc:	4b24      	ldr	r3, [pc, #144]	@ (8001c60 <MX_ADC1_Init+0xb4>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001bd2:	4b23      	ldr	r3, [pc, #140]	@ (8001c60 <MX_ADC1_Init+0xb4>)
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001bd8:	4b21      	ldr	r3, [pc, #132]	@ (8001c60 <MX_ADC1_Init+0xb4>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001bde:	4b20      	ldr	r3, [pc, #128]	@ (8001c60 <MX_ADC1_Init+0xb4>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001be6:	4b1e      	ldr	r3, [pc, #120]	@ (8001c60 <MX_ADC1_Init+0xb4>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001bec:	4b1c      	ldr	r3, [pc, #112]	@ (8001c60 <MX_ADC1_Init+0xb4>)
 8001bee:	4a1e      	ldr	r2, [pc, #120]	@ (8001c68 <MX_ADC1_Init+0xbc>)
 8001bf0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8001c60 <MX_ADC1_Init+0xb4>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001bf8:	4b19      	ldr	r3, [pc, #100]	@ (8001c60 <MX_ADC1_Init+0xb4>)
 8001bfa:	2202      	movs	r2, #2
 8001bfc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001bfe:	4b18      	ldr	r3, [pc, #96]	@ (8001c60 <MX_ADC1_Init+0xb4>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c06:	4b16      	ldr	r3, [pc, #88]	@ (8001c60 <MX_ADC1_Init+0xb4>)
 8001c08:	2201      	movs	r2, #1
 8001c0a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c0c:	4814      	ldr	r0, [pc, #80]	@ (8001c60 <MX_ADC1_Init+0xb4>)
 8001c0e:	f001 f999 	bl	8002f44 <HAL_ADC_Init>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001c18:	f000 fd54 	bl	80026c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001c20:	2301      	movs	r3, #1
 8001c22:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001c24:	2304      	movs	r3, #4
 8001c26:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c28:	463b      	mov	r3, r7
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	480c      	ldr	r0, [pc, #48]	@ (8001c60 <MX_ADC1_Init+0xb4>)
 8001c2e:	f001 fbbd 	bl	80033ac <HAL_ADC_ConfigChannel>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001c38:	f000 fd44 	bl	80026c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001c40:	2302      	movs	r3, #2
 8001c42:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c44:	463b      	mov	r3, r7
 8001c46:	4619      	mov	r1, r3
 8001c48:	4805      	ldr	r0, [pc, #20]	@ (8001c60 <MX_ADC1_Init+0xb4>)
 8001c4a:	f001 fbaf 	bl	80033ac <HAL_ADC_ConfigChannel>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001c54:	f000 fd36 	bl	80026c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c58:	bf00      	nop
 8001c5a:	3710      	adds	r7, #16
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	20000a44 	.word	0x20000a44
 8001c64:	40012000 	.word	0x40012000
 8001c68:	0f000001 	.word	0x0f000001

08001c6c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b096      	sub	sp, #88	@ 0x58
 8001c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c72:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	605a      	str	r2, [r3, #4]
 8001c7c:	609a      	str	r2, [r3, #8]
 8001c7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c80:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	605a      	str	r2, [r3, #4]
 8001c94:	609a      	str	r2, [r3, #8]
 8001c96:	60da      	str	r2, [r3, #12]
 8001c98:	611a      	str	r2, [r3, #16]
 8001c9a:	615a      	str	r2, [r3, #20]
 8001c9c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c9e:	1d3b      	adds	r3, r7, #4
 8001ca0:	2220      	movs	r2, #32
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f005 fd51 	bl	800774c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001caa:	4b3e      	ldr	r3, [pc, #248]	@ (8001da4 <MX_TIM1_Init+0x138>)
 8001cac:	4a3e      	ldr	r2, [pc, #248]	@ (8001da8 <MX_TIM1_Init+0x13c>)
 8001cae:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8001cb0:	4b3c      	ldr	r3, [pc, #240]	@ (8001da4 <MX_TIM1_Init+0x138>)
 8001cb2:	2253      	movs	r2, #83	@ 0x53
 8001cb4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb6:	4b3b      	ldr	r3, [pc, #236]	@ (8001da4 <MX_TIM1_Init+0x138>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001cbc:	4b39      	ldr	r3, [pc, #228]	@ (8001da4 <MX_TIM1_Init+0x138>)
 8001cbe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001cc2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc4:	4b37      	ldr	r3, [pc, #220]	@ (8001da4 <MX_TIM1_Init+0x138>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001cca:	4b36      	ldr	r3, [pc, #216]	@ (8001da4 <MX_TIM1_Init+0x138>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cd0:	4b34      	ldr	r3, [pc, #208]	@ (8001da4 <MX_TIM1_Init+0x138>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001cd6:	4833      	ldr	r0, [pc, #204]	@ (8001da4 <MX_TIM1_Init+0x138>)
 8001cd8:	f002 fdb6 	bl	8004848 <HAL_TIM_Base_Init>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001ce2:	f000 fcef 	bl	80026c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ce6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cea:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001cec:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	482c      	ldr	r0, [pc, #176]	@ (8001da4 <MX_TIM1_Init+0x138>)
 8001cf4:	f003 f916 	bl	8004f24 <HAL_TIM_ConfigClockSource>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001cfe:	f000 fce1 	bl	80026c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d02:	4828      	ldr	r0, [pc, #160]	@ (8001da4 <MX_TIM1_Init+0x138>)
 8001d04:	f002 fe52 	bl	80049ac <HAL_TIM_PWM_Init>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001d0e:	f000 fcd9 	bl	80026c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d12:	2300      	movs	r3, #0
 8001d14:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d16:	2300      	movs	r3, #0
 8001d18:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d1a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4820      	ldr	r0, [pc, #128]	@ (8001da4 <MX_TIM1_Init+0x138>)
 8001d22:	f003 fcc1 	bl	80056a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001d2c:	f000 fcca 	bl	80026c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d30:	2360      	movs	r3, #96	@ 0x60
 8001d32:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001d34:	2300      	movs	r3, #0
 8001d36:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d40:	2300      	movs	r3, #0
 8001d42:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d44:	2300      	movs	r3, #0
 8001d46:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d50:	2200      	movs	r2, #0
 8001d52:	4619      	mov	r1, r3
 8001d54:	4813      	ldr	r0, [pc, #76]	@ (8001da4 <MX_TIM1_Init+0x138>)
 8001d56:	f003 f823 	bl	8004da0 <HAL_TIM_PWM_ConfigChannel>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001d60:	f000 fcb0 	bl	80026c4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d64:	2300      	movs	r3, #0
 8001d66:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d70:	2300      	movs	r3, #0
 8001d72:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d74:	2300      	movs	r3, #0
 8001d76:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d7c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d82:	1d3b      	adds	r3, r7, #4
 8001d84:	4619      	mov	r1, r3
 8001d86:	4807      	ldr	r0, [pc, #28]	@ (8001da4 <MX_TIM1_Init+0x138>)
 8001d88:	f003 fcfc 	bl	8005784 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001d92:	f000 fc97 	bl	80026c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d96:	4803      	ldr	r0, [pc, #12]	@ (8001da4 <MX_TIM1_Init+0x138>)
 8001d98:	f000 fd86 	bl	80028a8 <HAL_TIM_MspPostInit>

}
 8001d9c:	bf00      	nop
 8001d9e:	3758      	adds	r7, #88	@ 0x58
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	20000a8c 	.word	0x20000a8c
 8001da8:	40010000 	.word	0x40010000

08001dac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b08e      	sub	sp, #56	@ 0x38
 8001db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001db2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	605a      	str	r2, [r3, #4]
 8001dbc:	609a      	str	r2, [r3, #8]
 8001dbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dc0:	f107 0320 	add.w	r3, r7, #32
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dca:	1d3b      	adds	r3, r7, #4
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	605a      	str	r2, [r3, #4]
 8001dd2:	609a      	str	r2, [r3, #8]
 8001dd4:	60da      	str	r2, [r3, #12]
 8001dd6:	611a      	str	r2, [r3, #16]
 8001dd8:	615a      	str	r2, [r3, #20]
 8001dda:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ddc:	4b2d      	ldr	r3, [pc, #180]	@ (8001e94 <MX_TIM2_Init+0xe8>)
 8001dde:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001de2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8001de4:	4b2b      	ldr	r3, [pc, #172]	@ (8001e94 <MX_TIM2_Init+0xe8>)
 8001de6:	2253      	movs	r2, #83	@ 0x53
 8001de8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dea:	4b2a      	ldr	r3, [pc, #168]	@ (8001e94 <MX_TIM2_Init+0xe8>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 8001df0:	4b28      	ldr	r3, [pc, #160]	@ (8001e94 <MX_TIM2_Init+0xe8>)
 8001df2:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001df6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001df8:	4b26      	ldr	r3, [pc, #152]	@ (8001e94 <MX_TIM2_Init+0xe8>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001dfe:	4b25      	ldr	r3, [pc, #148]	@ (8001e94 <MX_TIM2_Init+0xe8>)
 8001e00:	2280      	movs	r2, #128	@ 0x80
 8001e02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e04:	4823      	ldr	r0, [pc, #140]	@ (8001e94 <MX_TIM2_Init+0xe8>)
 8001e06:	f002 fd1f 	bl	8004848 <HAL_TIM_Base_Init>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001e10:	f000 fc58 	bl	80026c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e18:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e1a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e1e:	4619      	mov	r1, r3
 8001e20:	481c      	ldr	r0, [pc, #112]	@ (8001e94 <MX_TIM2_Init+0xe8>)
 8001e22:	f003 f87f 	bl	8004f24 <HAL_TIM_ConfigClockSource>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001e2c:	f000 fc4a 	bl	80026c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e30:	4818      	ldr	r0, [pc, #96]	@ (8001e94 <MX_TIM2_Init+0xe8>)
 8001e32:	f002 fdbb 	bl	80049ac <HAL_TIM_PWM_Init>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001e3c:	f000 fc42 	bl	80026c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e40:	2300      	movs	r3, #0
 8001e42:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e44:	2300      	movs	r3, #0
 8001e46:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e48:	f107 0320 	add.w	r3, r7, #32
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4811      	ldr	r0, [pc, #68]	@ (8001e94 <MX_TIM2_Init+0xe8>)
 8001e50:	f003 fc2a 	bl	80056a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001e5a:	f000 fc33 	bl	80026c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e5e:	2360      	movs	r3, #96	@ 0x60
 8001e60:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e62:	2300      	movs	r3, #0
 8001e64:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e66:	2300      	movs	r3, #0
 8001e68:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e6e:	1d3b      	adds	r3, r7, #4
 8001e70:	2200      	movs	r2, #0
 8001e72:	4619      	mov	r1, r3
 8001e74:	4807      	ldr	r0, [pc, #28]	@ (8001e94 <MX_TIM2_Init+0xe8>)
 8001e76:	f002 ff93 	bl	8004da0 <HAL_TIM_PWM_ConfigChannel>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001e80:	f000 fc20 	bl	80026c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001e84:	4803      	ldr	r0, [pc, #12]	@ (8001e94 <MX_TIM2_Init+0xe8>)
 8001e86:	f000 fd0f 	bl	80028a8 <HAL_TIM_MspPostInit>

}
 8001e8a:	bf00      	nop
 8001e8c:	3738      	adds	r7, #56	@ 0x38
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	20000ad4 	.word	0x20000ad4

08001e98 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b08e      	sub	sp, #56	@ 0x38
 8001e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e9e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
 8001ea6:	605a      	str	r2, [r3, #4]
 8001ea8:	609a      	str	r2, [r3, #8]
 8001eaa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eac:	f107 0320 	add.w	r3, r7, #32
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001eb6:	1d3b      	adds	r3, r7, #4
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	605a      	str	r2, [r3, #4]
 8001ebe:	609a      	str	r2, [r3, #8]
 8001ec0:	60da      	str	r2, [r3, #12]
 8001ec2:	611a      	str	r2, [r3, #16]
 8001ec4:	615a      	str	r2, [r3, #20]
 8001ec6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ec8:	4b2c      	ldr	r3, [pc, #176]	@ (8001f7c <MX_TIM3_Init+0xe4>)
 8001eca:	4a2d      	ldr	r2, [pc, #180]	@ (8001f80 <MX_TIM3_Init+0xe8>)
 8001ecc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001ece:	4b2b      	ldr	r3, [pc, #172]	@ (8001f7c <MX_TIM3_Init+0xe4>)
 8001ed0:	2253      	movs	r2, #83	@ 0x53
 8001ed2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ed4:	4b29      	ldr	r3, [pc, #164]	@ (8001f7c <MX_TIM3_Init+0xe4>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001eda:	4b28      	ldr	r3, [pc, #160]	@ (8001f7c <MX_TIM3_Init+0xe4>)
 8001edc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ee0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ee2:	4b26      	ldr	r3, [pc, #152]	@ (8001f7c <MX_TIM3_Init+0xe4>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ee8:	4b24      	ldr	r3, [pc, #144]	@ (8001f7c <MX_TIM3_Init+0xe4>)
 8001eea:	2280      	movs	r2, #128	@ 0x80
 8001eec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001eee:	4823      	ldr	r0, [pc, #140]	@ (8001f7c <MX_TIM3_Init+0xe4>)
 8001ef0:	f002 fcaa 	bl	8004848 <HAL_TIM_Base_Init>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001efa:	f000 fbe3 	bl	80026c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001efe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f02:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f04:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f08:	4619      	mov	r1, r3
 8001f0a:	481c      	ldr	r0, [pc, #112]	@ (8001f7c <MX_TIM3_Init+0xe4>)
 8001f0c:	f003 f80a 	bl	8004f24 <HAL_TIM_ConfigClockSource>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001f16:	f000 fbd5 	bl	80026c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001f1a:	4818      	ldr	r0, [pc, #96]	@ (8001f7c <MX_TIM3_Init+0xe4>)
 8001f1c:	f002 fd46 	bl	80049ac <HAL_TIM_PWM_Init>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001f26:	f000 fbcd 	bl	80026c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f32:	f107 0320 	add.w	r3, r7, #32
 8001f36:	4619      	mov	r1, r3
 8001f38:	4810      	ldr	r0, [pc, #64]	@ (8001f7c <MX_TIM3_Init+0xe4>)
 8001f3a:	f003 fbb5 	bl	80056a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001f44:	f000 fbbe 	bl	80026c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f48:	2360      	movs	r3, #96	@ 0x60
 8001f4a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f50:	2300      	movs	r3, #0
 8001f52:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f54:	2300      	movs	r3, #0
 8001f56:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f58:	1d3b      	adds	r3, r7, #4
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4807      	ldr	r0, [pc, #28]	@ (8001f7c <MX_TIM3_Init+0xe4>)
 8001f60:	f002 ff1e 	bl	8004da0 <HAL_TIM_PWM_ConfigChannel>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001f6a:	f000 fbab 	bl	80026c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001f6e:	4803      	ldr	r0, [pc, #12]	@ (8001f7c <MX_TIM3_Init+0xe4>)
 8001f70:	f000 fc9a 	bl	80028a8 <HAL_TIM_MspPostInit>

}
 8001f74:	bf00      	nop
 8001f76:	3738      	adds	r7, #56	@ 0x38
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	20000b1c 	.word	0x20000b1c
 8001f80:	40000400 	.word	0x40000400

08001f84 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b08e      	sub	sp, #56	@ 0x38
 8001f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f8a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f8e:	2200      	movs	r2, #0
 8001f90:	601a      	str	r2, [r3, #0]
 8001f92:	605a      	str	r2, [r3, #4]
 8001f94:	609a      	str	r2, [r3, #8]
 8001f96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f98:	f107 0320 	add.w	r3, r7, #32
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
 8001fa0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fa2:	1d3b      	adds	r3, r7, #4
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	601a      	str	r2, [r3, #0]
 8001fa8:	605a      	str	r2, [r3, #4]
 8001faa:	609a      	str	r2, [r3, #8]
 8001fac:	60da      	str	r2, [r3, #12]
 8001fae:	611a      	str	r2, [r3, #16]
 8001fb0:	615a      	str	r2, [r3, #20]
 8001fb2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001fb4:	4b2c      	ldr	r3, [pc, #176]	@ (8002068 <MX_TIM4_Init+0xe4>)
 8001fb6:	4a2d      	ldr	r2, [pc, #180]	@ (800206c <MX_TIM4_Init+0xe8>)
 8001fb8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 8001fba:	4b2b      	ldr	r3, [pc, #172]	@ (8002068 <MX_TIM4_Init+0xe4>)
 8001fbc:	2253      	movs	r2, #83	@ 0x53
 8001fbe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc0:	4b29      	ldr	r3, [pc, #164]	@ (8002068 <MX_TIM4_Init+0xe4>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8001fc6:	4b28      	ldr	r3, [pc, #160]	@ (8002068 <MX_TIM4_Init+0xe4>)
 8001fc8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001fcc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fce:	4b26      	ldr	r3, [pc, #152]	@ (8002068 <MX_TIM4_Init+0xe4>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001fd4:	4b24      	ldr	r3, [pc, #144]	@ (8002068 <MX_TIM4_Init+0xe4>)
 8001fd6:	2280      	movs	r2, #128	@ 0x80
 8001fd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001fda:	4823      	ldr	r0, [pc, #140]	@ (8002068 <MX_TIM4_Init+0xe4>)
 8001fdc:	f002 fc34 	bl	8004848 <HAL_TIM_Base_Init>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001fe6:	f000 fb6d 	bl	80026c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fee:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001ff0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	481c      	ldr	r0, [pc, #112]	@ (8002068 <MX_TIM4_Init+0xe4>)
 8001ff8:	f002 ff94 	bl	8004f24 <HAL_TIM_ConfigClockSource>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002002:	f000 fb5f 	bl	80026c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002006:	4818      	ldr	r0, [pc, #96]	@ (8002068 <MX_TIM4_Init+0xe4>)
 8002008:	f002 fcd0 	bl	80049ac <HAL_TIM_PWM_Init>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002012:	f000 fb57 	bl	80026c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002016:	2300      	movs	r3, #0
 8002018:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800201a:	2300      	movs	r3, #0
 800201c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800201e:	f107 0320 	add.w	r3, r7, #32
 8002022:	4619      	mov	r1, r3
 8002024:	4810      	ldr	r0, [pc, #64]	@ (8002068 <MX_TIM4_Init+0xe4>)
 8002026:	f003 fb3f 	bl	80056a8 <HAL_TIMEx_MasterConfigSynchronization>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002030:	f000 fb48 	bl	80026c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002034:	2360      	movs	r3, #96	@ 0x60
 8002036:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002038:	2300      	movs	r3, #0
 800203a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800203c:	2300      	movs	r3, #0
 800203e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002040:	2300      	movs	r3, #0
 8002042:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002044:	1d3b      	adds	r3, r7, #4
 8002046:	2200      	movs	r2, #0
 8002048:	4619      	mov	r1, r3
 800204a:	4807      	ldr	r0, [pc, #28]	@ (8002068 <MX_TIM4_Init+0xe4>)
 800204c:	f002 fea8 	bl	8004da0 <HAL_TIM_PWM_ConfigChannel>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002056:	f000 fb35 	bl	80026c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800205a:	4803      	ldr	r0, [pc, #12]	@ (8002068 <MX_TIM4_Init+0xe4>)
 800205c:	f000 fc24 	bl	80028a8 <HAL_TIM_MspPostInit>

}
 8002060:	bf00      	nop
 8002062:	3738      	adds	r7, #56	@ 0x38
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	20000b64 	.word	0x20000b64
 800206c:	40000800 	.word	0x40000800

08002070 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002074:	4b11      	ldr	r3, [pc, #68]	@ (80020bc <MX_USART2_UART_Init+0x4c>)
 8002076:	4a12      	ldr	r2, [pc, #72]	@ (80020c0 <MX_USART2_UART_Init+0x50>)
 8002078:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800207a:	4b10      	ldr	r3, [pc, #64]	@ (80020bc <MX_USART2_UART_Init+0x4c>)
 800207c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002080:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002082:	4b0e      	ldr	r3, [pc, #56]	@ (80020bc <MX_USART2_UART_Init+0x4c>)
 8002084:	2200      	movs	r2, #0
 8002086:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002088:	4b0c      	ldr	r3, [pc, #48]	@ (80020bc <MX_USART2_UART_Init+0x4c>)
 800208a:	2200      	movs	r2, #0
 800208c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800208e:	4b0b      	ldr	r3, [pc, #44]	@ (80020bc <MX_USART2_UART_Init+0x4c>)
 8002090:	2200      	movs	r2, #0
 8002092:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002094:	4b09      	ldr	r3, [pc, #36]	@ (80020bc <MX_USART2_UART_Init+0x4c>)
 8002096:	220c      	movs	r2, #12
 8002098:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800209a:	4b08      	ldr	r3, [pc, #32]	@ (80020bc <MX_USART2_UART_Init+0x4c>)
 800209c:	2200      	movs	r2, #0
 800209e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80020a0:	4b06      	ldr	r3, [pc, #24]	@ (80020bc <MX_USART2_UART_Init+0x4c>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020a6:	4805      	ldr	r0, [pc, #20]	@ (80020bc <MX_USART2_UART_Init+0x4c>)
 80020a8:	f003 fbd2 	bl	8005850 <HAL_UART_Init>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80020b2:	f000 fb07 	bl	80026c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80020b6:	bf00      	nop
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	20000bac 	.word	0x20000bac
 80020c0:	40004400 	.word	0x40004400

080020c4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80020c8:	4b11      	ldr	r3, [pc, #68]	@ (8002110 <MX_USART6_UART_Init+0x4c>)
 80020ca:	4a12      	ldr	r2, [pc, #72]	@ (8002114 <MX_USART6_UART_Init+0x50>)
 80020cc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 38400;
 80020ce:	4b10      	ldr	r3, [pc, #64]	@ (8002110 <MX_USART6_UART_Init+0x4c>)
 80020d0:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80020d4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80020d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002110 <MX_USART6_UART_Init+0x4c>)
 80020d8:	2200      	movs	r2, #0
 80020da:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80020dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002110 <MX_USART6_UART_Init+0x4c>)
 80020de:	2200      	movs	r2, #0
 80020e0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80020e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002110 <MX_USART6_UART_Init+0x4c>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80020e8:	4b09      	ldr	r3, [pc, #36]	@ (8002110 <MX_USART6_UART_Init+0x4c>)
 80020ea:	220c      	movs	r2, #12
 80020ec:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ee:	4b08      	ldr	r3, [pc, #32]	@ (8002110 <MX_USART6_UART_Init+0x4c>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80020f4:	4b06      	ldr	r3, [pc, #24]	@ (8002110 <MX_USART6_UART_Init+0x4c>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80020fa:	4805      	ldr	r0, [pc, #20]	@ (8002110 <MX_USART6_UART_Init+0x4c>)
 80020fc:	f003 fba8 	bl	8005850 <HAL_UART_Init>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002106:	f000 fadd 	bl	80026c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	20000bf4 	.word	0x20000bf4
 8002114:	40011400 	.word	0x40011400

08002118 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b08a      	sub	sp, #40	@ 0x28
 800211c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211e:	f107 0314 	add.w	r3, r7, #20
 8002122:	2200      	movs	r2, #0
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	605a      	str	r2, [r3, #4]
 8002128:	609a      	str	r2, [r3, #8]
 800212a:	60da      	str	r2, [r3, #12]
 800212c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800212e:	2300      	movs	r3, #0
 8002130:	613b      	str	r3, [r7, #16]
 8002132:	4b46      	ldr	r3, [pc, #280]	@ (800224c <MX_GPIO_Init+0x134>)
 8002134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002136:	4a45      	ldr	r2, [pc, #276]	@ (800224c <MX_GPIO_Init+0x134>)
 8002138:	f043 0304 	orr.w	r3, r3, #4
 800213c:	6313      	str	r3, [r2, #48]	@ 0x30
 800213e:	4b43      	ldr	r3, [pc, #268]	@ (800224c <MX_GPIO_Init+0x134>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002142:	f003 0304 	and.w	r3, r3, #4
 8002146:	613b      	str	r3, [r7, #16]
 8002148:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	4b3f      	ldr	r3, [pc, #252]	@ (800224c <MX_GPIO_Init+0x134>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002152:	4a3e      	ldr	r2, [pc, #248]	@ (800224c <MX_GPIO_Init+0x134>)
 8002154:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002158:	6313      	str	r3, [r2, #48]	@ 0x30
 800215a:	4b3c      	ldr	r3, [pc, #240]	@ (800224c <MX_GPIO_Init+0x134>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002166:	2300      	movs	r3, #0
 8002168:	60bb      	str	r3, [r7, #8]
 800216a:	4b38      	ldr	r3, [pc, #224]	@ (800224c <MX_GPIO_Init+0x134>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216e:	4a37      	ldr	r2, [pc, #220]	@ (800224c <MX_GPIO_Init+0x134>)
 8002170:	f043 0301 	orr.w	r3, r3, #1
 8002174:	6313      	str	r3, [r2, #48]	@ 0x30
 8002176:	4b35      	ldr	r3, [pc, #212]	@ (800224c <MX_GPIO_Init+0x134>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217a:	f003 0301 	and.w	r3, r3, #1
 800217e:	60bb      	str	r3, [r7, #8]
 8002180:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002182:	2300      	movs	r3, #0
 8002184:	607b      	str	r3, [r7, #4]
 8002186:	4b31      	ldr	r3, [pc, #196]	@ (800224c <MX_GPIO_Init+0x134>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218a:	4a30      	ldr	r2, [pc, #192]	@ (800224c <MX_GPIO_Init+0x134>)
 800218c:	f043 0302 	orr.w	r3, r3, #2
 8002190:	6313      	str	r3, [r2, #48]	@ 0x30
 8002192:	4b2e      	ldr	r3, [pc, #184]	@ (800224c <MX_GPIO_Init+0x134>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	607b      	str	r3, [r7, #4]
 800219c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800219e:	2200      	movs	r2, #0
 80021a0:	2120      	movs	r1, #32
 80021a2:	482b      	ldr	r0, [pc, #172]	@ (8002250 <MX_GPIO_Init+0x138>)
 80021a4:	f001 fe7a 	bl	8003e9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 80021a8:	2200      	movs	r2, #0
 80021aa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80021ae:	4829      	ldr	r0, [pc, #164]	@ (8002254 <MX_GPIO_Init+0x13c>)
 80021b0:	f001 fe74 	bl	8003e9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80021b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80021ba:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80021be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c0:	2300      	movs	r3, #0
 80021c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80021c4:	f107 0314 	add.w	r3, r7, #20
 80021c8:	4619      	mov	r1, r3
 80021ca:	4822      	ldr	r0, [pc, #136]	@ (8002254 <MX_GPIO_Init+0x13c>)
 80021cc:	f001 fcca 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0_EXTI0_BUTTON_Pin */
  GPIO_InitStruct.Pin = PC0_EXTI0_BUTTON_Pin;
 80021d0:	2301      	movs	r3, #1
 80021d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80021d4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80021d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021da:	2300      	movs	r3, #0
 80021dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PC0_EXTI0_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80021de:	f107 0314 	add.w	r3, r7, #20
 80021e2:	4619      	mov	r1, r3
 80021e4:	481b      	ldr	r0, [pc, #108]	@ (8002254 <MX_GPIO_Init+0x13c>)
 80021e6:	f001 fcbd 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80021ea:	2320      	movs	r3, #32
 80021ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ee:	2301      	movs	r3, #1
 80021f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f2:	2300      	movs	r3, #0
 80021f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f6:	2300      	movs	r3, #0
 80021f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80021fa:	f107 0314 	add.w	r3, r7, #20
 80021fe:	4619      	mov	r1, r3
 8002200:	4813      	ldr	r0, [pc, #76]	@ (8002250 <MX_GPIO_Init+0x138>)
 8002202:	f001 fcaf 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 8002206:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800220a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800220c:	2301      	movs	r3, #1
 800220e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002210:	2300      	movs	r3, #0
 8002212:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002214:	2300      	movs	r3, #0
 8002216:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 8002218:	f107 0314 	add.w	r3, r7, #20
 800221c:	4619      	mov	r1, r3
 800221e:	480d      	ldr	r0, [pc, #52]	@ (8002254 <MX_GPIO_Init+0x13c>)
 8002220:	f001 fca0 	bl	8003b64 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002224:	2200      	movs	r2, #0
 8002226:	2100      	movs	r1, #0
 8002228:	2006      	movs	r0, #6
 800222a:	f001 fbd2 	bl	80039d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800222e:	2006      	movs	r0, #6
 8002230:	f001 fbeb 	bl	8003a0a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002234:	2200      	movs	r2, #0
 8002236:	2100      	movs	r1, #0
 8002238:	2028      	movs	r0, #40	@ 0x28
 800223a:	f001 fbca 	bl	80039d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800223e:	2028      	movs	r0, #40	@ 0x28
 8002240:	f001 fbe3 	bl	8003a0a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8002244:	bf00      	nop
 8002246:	3728      	adds	r7, #40	@ 0x28
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	40023800 	.word	0x40023800
 8002250:	40020000 	.word	0x40020000
 8002254:	40020800 	.word	0x40020800

08002258 <esp_event>:
void MX_GPIO_LED_OFF(int pin)
{
    HAL_GPIO_WritePin(LD2_GPIO_Port, pin, GPIO_PIN_RESET);
}
void esp_event(char *recvBuf)
{
 8002258:	b5f0      	push	{r4, r5, r6, r7, lr}
 800225a:	b0d1      	sub	sp, #324	@ 0x144
 800225c:	af06      	add	r7, sp, #24
 800225e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002262:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002266:	6018      	str	r0, [r3, #0]
    int i = 0;
 8002268:	2300      	movs	r3, #0
 800226a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    char *pToken;
    char *pArray[ARR_CNT] = {0};
 800226e:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8002272:	2250      	movs	r2, #80	@ 0x50
 8002274:	2100      	movs	r1, #0
 8002276:	4618      	mov	r0, r3
 8002278:	f005 fa68 	bl	800774c <memset>
    char sendBuf[200] = {0};
 800227c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002280:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002284:	4618      	mov	r0, r3
 8002286:	23c8      	movs	r3, #200	@ 0xc8
 8002288:	461a      	mov	r2, r3
 800228a:	2100      	movs	r1, #0
 800228c:	f005 fa5e 	bl	800774c <memset>

    strBuff[strlen(recvBuf) - 1] = '\0'; //'\n' cut
 8002290:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002294:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002298:	6818      	ldr	r0, [r3, #0]
 800229a:	f7fe f801 	bl	80002a0 <strlen>
 800229e:	4603      	mov	r3, r0
 80022a0:	3b01      	subs	r3, #1
 80022a2:	4a93      	ldr	r2, [pc, #588]	@ (80024f0 <esp_event+0x298>)
 80022a4:	2100      	movs	r1, #0
 80022a6:	54d1      	strb	r1, [r2, r3]
    printf("\r\nDebug recv : %s\r\n", recvBuf);
 80022a8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80022ac:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80022b0:	6819      	ldr	r1, [r3, #0]
 80022b2:	4890      	ldr	r0, [pc, #576]	@ (80024f4 <esp_event+0x29c>)
 80022b4:	f005 f8d8 	bl	8007468 <iprintf>

    pToken = strtok(recvBuf, "[@]");
 80022b8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80022bc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80022c0:	498d      	ldr	r1, [pc, #564]	@ (80024f8 <esp_event+0x2a0>)
 80022c2:	6818      	ldr	r0, [r3, #0]
 80022c4:	f005 fa6a 	bl	800779c <strtok>
 80022c8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120
    while (pToken != NULL)
 80022cc:	e018      	b.n	8002300 <esp_event+0xa8>
    {
        pArray[i] = pToken;
 80022ce:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80022d8:	443b      	add	r3, r7
 80022da:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 80022de:	f843 2c58 	str.w	r2, [r3, #-88]
        if (++i >= ARR_CNT)
 80022e2:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80022e6:	3301      	adds	r3, #1
 80022e8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80022ec:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80022f0:	2b13      	cmp	r3, #19
 80022f2:	dc0a      	bgt.n	800230a <esp_event+0xb2>
            break;
        pToken = strtok(NULL, "[@]");
 80022f4:	4980      	ldr	r1, [pc, #512]	@ (80024f8 <esp_event+0x2a0>)
 80022f6:	2000      	movs	r0, #0
 80022f8:	f005 fa50 	bl	800779c <strtok>
 80022fc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120
    while (pToken != NULL)
 8002300:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1e2      	bne.n	80022ce <esp_event+0x76>
 8002308:	e000      	b.n	800230c <esp_event+0xb4>
            break;
 800230a:	bf00      	nop
    }

    if (!strcmp(pArray[1], "ALLSTOP"))
 800230c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002310:	497a      	ldr	r1, [pc, #488]	@ (80024fc <esp_event+0x2a4>)
 8002312:	4618      	mov	r0, r3
 8002314:	f7fd ff64 	bl	80001e0 <strcmp>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d110      	bne.n	8002340 <esp_event+0xe8>
    {
        if (!strcmp(pArray[2], "ON"))
 800231e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002322:	4977      	ldr	r1, [pc, #476]	@ (8002500 <esp_event+0x2a8>)
 8002324:	4618      	mov	r0, r3
 8002326:	f7fd ff5b 	bl	80001e0 <strcmp>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	f000 80cd 	beq.w	80024cc <esp_event+0x274>
        {
            //     (  True)
        }
        else if (!strcmp(pArray[2], "OFF"))
 8002332:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002336:	4973      	ldr	r1, [pc, #460]	@ (8002504 <esp_event+0x2ac>)
 8002338:	4618      	mov	r0, r3
 800233a:	f7fd ff51 	bl	80001e0 <strcmp>
 800233e:	e0c5      	b.n	80024cc <esp_event+0x274>
        {
            //     (  false)
        }
    }
    else if (!strcmp(pArray[1], "STATE"))
 8002340:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002344:	4970      	ldr	r1, [pc, #448]	@ (8002508 <esp_event+0x2b0>)
 8002346:	4618      	mov	r0, r3
 8002348:	f7fd ff4a 	bl	80001e0 <strcmp>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d11f      	bne.n	8002392 <esp_event+0x13a>
    {
        //    
        sprintf(sendBuf, "[%s]%s@%s@%d@%d@%d@%d@%d\n", pArray[0], pArray[1], temp, humi, ledState, lockState, customerCount, fanSpeed);
 8002352:	f8d7 50d0 	ldr.w	r5, [r7, #208]	@ 0xd0
 8002356:	f8d7 60d4 	ldr.w	r6, [r7, #212]	@ 0xd4
 800235a:	4b6c      	ldr	r3, [pc, #432]	@ (800250c <esp_event+0x2b4>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a6c      	ldr	r2, [pc, #432]	@ (8002510 <esp_event+0x2b8>)
 8002360:	6812      	ldr	r2, [r2, #0]
 8002362:	496c      	ldr	r1, [pc, #432]	@ (8002514 <esp_event+0x2bc>)
 8002364:	7809      	ldrb	r1, [r1, #0]
 8002366:	6039      	str	r1, [r7, #0]
 8002368:	496b      	ldr	r1, [pc, #428]	@ (8002518 <esp_event+0x2c0>)
 800236a:	6809      	ldr	r1, [r1, #0]
 800236c:	486b      	ldr	r0, [pc, #428]	@ (800251c <esp_event+0x2c4>)
 800236e:	6800      	ldr	r0, [r0, #0]
 8002370:	f107 0408 	add.w	r4, r7, #8
 8002374:	9005      	str	r0, [sp, #20]
 8002376:	9104      	str	r1, [sp, #16]
 8002378:	6839      	ldr	r1, [r7, #0]
 800237a:	9103      	str	r1, [sp, #12]
 800237c:	9202      	str	r2, [sp, #8]
 800237e:	9301      	str	r3, [sp, #4]
 8002380:	4b67      	ldr	r3, [pc, #412]	@ (8002520 <esp_event+0x2c8>)
 8002382:	9300      	str	r3, [sp, #0]
 8002384:	4633      	mov	r3, r6
 8002386:	462a      	mov	r2, r5
 8002388:	4966      	ldr	r1, [pc, #408]	@ (8002524 <esp_event+0x2cc>)
 800238a:	4620      	mov	r0, r4
 800238c:	f005 f8e4 	bl	8007558 <siprintf>
 8002390:	e09c      	b.n	80024cc <esp_event+0x274>
    }
    else if (!strcmp(pArray[1], "FAN")) //   0~1000
 8002392:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002396:	4964      	ldr	r1, [pc, #400]	@ (8002528 <esp_event+0x2d0>)
 8002398:	4618      	mov	r0, r3
 800239a:	f7fd ff21 	bl	80001e0 <strcmp>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d11a      	bne.n	80023da <esp_event+0x182>
    {
        fanSpeed = atoi(pArray[2]);
 80023a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80023a8:	4618      	mov	r0, r3
 80023aa:	f004 fabd 	bl	8006928 <atoi>
 80023ae:	4603      	mov	r3, r0
 80023b0:	4a5a      	ldr	r2, [pc, #360]	@ (800251c <esp_event+0x2c4>)
 80023b2:	6013      	str	r3, [r2, #0]
        fanControl(fanSpeed);
 80023b4:	4b59      	ldr	r3, [pc, #356]	@ (800251c <esp_event+0x2c4>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4618      	mov	r0, r3
 80023ba:	f000 f909 	bl	80025d0 <fanControl>
        sprintf(sendBuf, "[%s]%s@%d\n", pArray[0], pArray[1], fanSpeed);
 80023be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80023c2:	f8d7 10d4 	ldr.w	r1, [r7, #212]	@ 0xd4
 80023c6:	4b55      	ldr	r3, [pc, #340]	@ (800251c <esp_event+0x2c4>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f107 0008 	add.w	r0, r7, #8
 80023ce:	9300      	str	r3, [sp, #0]
 80023d0:	460b      	mov	r3, r1
 80023d2:	4956      	ldr	r1, [pc, #344]	@ (800252c <esp_event+0x2d4>)
 80023d4:	f005 f8c0 	bl	8007558 <siprintf>
 80023d8:	e078      	b.n	80024cc <esp_event+0x274>
    }
    else if (!strcmp(pArray[1], "DHTSTATE")) //  
 80023da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80023de:	4954      	ldr	r1, [pc, #336]	@ (8002530 <esp_event+0x2d8>)
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7fd fefd 	bl	80001e0 <strcmp>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d10f      	bne.n	800240c <esp_event+0x1b4>
    {
        sprintf(sendBuf, "[%s]%s@%s@%d\n", pArray[0], pArray[1], temp, humi);
 80023ec:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80023f0:	f8d7 10d4 	ldr.w	r1, [r7, #212]	@ 0xd4
 80023f4:	4b45      	ldr	r3, [pc, #276]	@ (800250c <esp_event+0x2b4>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f107 0008 	add.w	r0, r7, #8
 80023fc:	9301      	str	r3, [sp, #4]
 80023fe:	4b48      	ldr	r3, [pc, #288]	@ (8002520 <esp_event+0x2c8>)
 8002400:	9300      	str	r3, [sp, #0]
 8002402:	460b      	mov	r3, r1
 8002404:	494b      	ldr	r1, [pc, #300]	@ (8002534 <esp_event+0x2dc>)
 8002406:	f005 f8a7 	bl	8007558 <siprintf>
 800240a:	e05f      	b.n	80024cc <esp_event+0x274>
    }
    else if (!strcmp(pArray[1], "LED")) //[]LED@pArray[2]or[State]@
 800240c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002410:	4949      	ldr	r1, [pc, #292]	@ (8002538 <esp_event+0x2e0>)
 8002412:	4618      	mov	r0, r3
 8002414:	f7fd fee4 	bl	80001e0 <strcmp>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d136      	bne.n	800248c <esp_event+0x234>
    {
        if (!strcmp(pArray[2], "STATE"))
 800241e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002422:	4939      	ldr	r1, [pc, #228]	@ (8002508 <esp_event+0x2b0>)
 8002424:	4618      	mov	r0, r3
 8002426:	f7fd fedb 	bl	80001e0 <strcmp>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d111      	bne.n	8002454 <esp_event+0x1fc>
        {
            sprintf(sendBuf, "[%s]%s@%s@%d\n", pArray[0], pArray[1], pArray[2], ledState);
 8002430:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002434:	f8d7 40d4 	ldr.w	r4, [r7, #212]	@ 0xd4
 8002438:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800243c:	4a34      	ldr	r2, [pc, #208]	@ (8002510 <esp_event+0x2b8>)
 800243e:	6812      	ldr	r2, [r2, #0]
 8002440:	f107 0008 	add.w	r0, r7, #8
 8002444:	9201      	str	r2, [sp, #4]
 8002446:	9300      	str	r3, [sp, #0]
 8002448:	4623      	mov	r3, r4
 800244a:	460a      	mov	r2, r1
 800244c:	4939      	ldr	r1, [pc, #228]	@ (8002534 <esp_event+0x2dc>)
 800244e:	f005 f883 	bl	8007558 <siprintf>
 8002452:	e03b      	b.n	80024cc <esp_event+0x274>
        }
        else
        {
            ledControl(atoi(pArray[2]));
 8002454:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002458:	4618      	mov	r0, r3
 800245a:	f004 fa65 	bl	8006928 <atoi>
 800245e:	4603      	mov	r3, r0
 8002460:	4618      	mov	r0, r3
 8002462:	f000 f8cf 	bl	8002604 <ledControl>
            sprintf(sendBuf, "[%s]%s@%d\n", pArray[0], pArray[1], atoi(pArray[2]));
 8002466:	f8d7 40d0 	ldr.w	r4, [r7, #208]	@ 0xd0
 800246a:	f8d7 50d4 	ldr.w	r5, [r7, #212]	@ 0xd4
 800246e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002472:	4618      	mov	r0, r3
 8002474:	f004 fa58 	bl	8006928 <atoi>
 8002478:	4603      	mov	r3, r0
 800247a:	f107 0008 	add.w	r0, r7, #8
 800247e:	9300      	str	r3, [sp, #0]
 8002480:	462b      	mov	r3, r5
 8002482:	4622      	mov	r2, r4
 8002484:	4929      	ldr	r1, [pc, #164]	@ (800252c <esp_event+0x2d4>)
 8002486:	f005 f867 	bl	8007558 <siprintf>
 800248a:	e01f      	b.n	80024cc <esp_event+0x274>
        }
    }
    else if (!strncmp(pArray[1], " New conn", 8))
 800248c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002490:	2208      	movs	r2, #8
 8002492:	492a      	ldr	r1, [pc, #168]	@ (800253c <esp_event+0x2e4>)
 8002494:	4618      	mov	r0, r3
 8002496:	f005 f96e 	bl	8007776 <strncmp>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d108      	bne.n	80024b2 <esp_event+0x25a>
    {
        printf("Debug : %s, %s\r\n",pArray[0],pArray[1]);
 80024a0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80024a4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80024a8:	4619      	mov	r1, r3
 80024aa:	4825      	ldr	r0, [pc, #148]	@ (8002540 <esp_event+0x2e8>)
 80024ac:	f004 ffdc 	bl	8007468 <iprintf>
 80024b0:	e00c      	b.n	80024cc <esp_event+0x274>
    }
    else if (!strncmp(pArray[1], " Already log", 8))
 80024b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80024b6:	2208      	movs	r2, #8
 80024b8:	4922      	ldr	r1, [pc, #136]	@ (8002544 <esp_event+0x2ec>)
 80024ba:	4618      	mov	r0, r3
 80024bc:	f005 f95b 	bl	8007776 <strncmp>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d10e      	bne.n	80024e4 <esp_event+0x28c>
    {
        esp_client_conn();
 80024c6:	f7fe fff3 	bl	80014b0 <esp_client_conn>
        return;
 80024ca:	e00c      	b.n	80024e6 <esp_event+0x28e>
    }
    else
        return;

    esp_send_data(sendBuf);
 80024cc:	f107 0308 	add.w	r3, r7, #8
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff f915 	bl	8001700 <esp_send_data>
    printf("Debug send : %s\r\n",sendBuf);
 80024d6:	f107 0308 	add.w	r3, r7, #8
 80024da:	4619      	mov	r1, r3
 80024dc:	481a      	ldr	r0, [pc, #104]	@ (8002548 <esp_event+0x2f0>)
 80024de:	f004 ffc3 	bl	8007468 <iprintf>
 80024e2:	e000      	b.n	80024e6 <esp_event+0x28e>
        return;
 80024e4:	bf00      	nop

}
 80024e6:	f507 7796 	add.w	r7, r7, #300	@ 0x12c
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024ee:	bf00      	nop
 80024f0:	20000c78 	.word	0x20000c78
 80024f4:	0800aad0 	.word	0x0800aad0
 80024f8:	0800aae4 	.word	0x0800aae4
 80024fc:	0800aae8 	.word	0x0800aae8
 8002500:	0800aaf0 	.word	0x0800aaf0
 8002504:	0800aaf4 	.word	0x0800aaf4
 8002508:	0800aaf8 	.word	0x0800aaf8
 800250c:	20000c40 	.word	0x20000c40
 8002510:	20000c54 	.word	0x20000c54
 8002514:	20000c5c 	.word	0x20000c5c
 8002518:	20000c50 	.word	0x20000c50
 800251c:	20000c58 	.word	0x20000c58
 8002520:	20000c44 	.word	0x20000c44
 8002524:	0800ab00 	.word	0x0800ab00
 8002528:	0800ab1c 	.word	0x0800ab1c
 800252c:	0800ab20 	.word	0x0800ab20
 8002530:	0800ab2c 	.word	0x0800ab2c
 8002534:	0800ab38 	.word	0x0800ab38
 8002538:	0800ab48 	.word	0x0800ab48
 800253c:	0800ab4c 	.word	0x0800ab4c
 8002540:	0800ab58 	.word	0x0800ab58
 8002544:	0800ab6c 	.word	0x0800ab6c
 8002548:	0800ab7c 	.word	0x0800ab7c

0800254c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) // 1ms  
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
    static int tim3Cnt = 0;
    tim3Cnt++;
 8002554:	4b0d      	ldr	r3, [pc, #52]	@ (800258c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	3301      	adds	r3, #1
 800255a:	4a0c      	ldr	r2, [pc, #48]	@ (800258c <HAL_TIM_PeriodElapsedCallback+0x40>)
 800255c:	6013      	str	r3, [r2, #0]
    if (tim3Cnt >= 1000) // 1ms * 1000 = 1Sec
 800255e:	4b0b      	ldr	r3, [pc, #44]	@ (800258c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002566:	db0a      	blt.n	800257e <HAL_TIM_PeriodElapsedCallback+0x32>
    {
        tim3Flag1Sec = 1;
 8002568:	4b09      	ldr	r3, [pc, #36]	@ (8002590 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800256a:	2201      	movs	r2, #1
 800256c:	601a      	str	r2, [r3, #0]
        tim3Sec++;
 800256e:	4b09      	ldr	r3, [pc, #36]	@ (8002594 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	3301      	adds	r3, #1
 8002574:	4a07      	ldr	r2, [pc, #28]	@ (8002594 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002576:	6013      	str	r3, [r2, #0]
        tim3Cnt = 0;
 8002578:	4b04      	ldr	r3, [pc, #16]	@ (800258c <HAL_TIM_PeriodElapsedCallback+0x40>)
 800257a:	2200      	movs	r2, #0
 800257c:	601a      	str	r2, [r3, #0]
    }
}
 800257e:	bf00      	nop
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	20000cb8 	.word	0x20000cb8
 8002590:	20000000 	.word	0x20000000
 8002594:	20000c3c 	.word	0x20000c3c

08002598 <map>:

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
 8002598:	b480      	push	{r7}
 800259a:	b085      	sub	sp, #20
 800259c:	af00      	add	r7, sp, #0
 800259e:	60f8      	str	r0, [r7, #12]
 80025a0:	60b9      	str	r1, [r7, #8]
 80025a2:	607a      	str	r2, [r7, #4]
 80025a4:	603b      	str	r3, [r7, #0]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80025a6:	68fa      	ldr	r2, [r7, #12]
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	69b9      	ldr	r1, [r7, #24]
 80025ae:	683a      	ldr	r2, [r7, #0]
 80025b0:	1a8a      	subs	r2, r1, r2
 80025b2:	fb03 f202 	mul.w	r2, r3, r2
 80025b6:	6879      	ldr	r1, [r7, #4]
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	1acb      	subs	r3, r1, r3
 80025bc:	fb92 f2f3 	sdiv	r2, r2, r3
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	4413      	add	r3, r2
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3714      	adds	r7, #20
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <fanControl>:

void fanControl(int fanSpeed)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
    if (!fanFlag) //  0   .
 80025d8:	4b08      	ldr	r3, [pc, #32]	@ (80025fc <fanControl+0x2c>)
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	f083 0301 	eor.w	r3, r3, #1
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d003      	beq.n	80025ee <fanControl+0x1e>
    {
        __HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, fanSpeed);
 80025e6:	4b06      	ldr	r3, [pc, #24]	@ (8002600 <fanControl+0x30>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	635a      	str	r2, [r3, #52]	@ 0x34
    }
}
 80025ee:	bf00      	nop
 80025f0:	370c      	adds	r7, #12
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	20000c5d 	.word	0x20000c5d
 8002600:	20000b64 	.word	0x20000b64

08002604 <ledControl>:

void ledControl(int bright)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b086      	sub	sp, #24
 8002608:	af02      	add	r7, sp, #8
 800260a:	6078      	str	r0, [r7, #4]
    ledState = bright;                               //  
 800260c:	4a0a      	ldr	r2, [pc, #40]	@ (8002638 <ledControl+0x34>)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6013      	str	r3, [r2, #0]
    int realLedState = map(bright, 0, 100, 0, 1000); //  
 8002612:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	2300      	movs	r3, #0
 800261a:	2264      	movs	r2, #100	@ 0x64
 800261c:	2100      	movs	r1, #0
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f7ff ffba 	bl	8002598 <map>
 8002624:	60f8      	str	r0, [r7, #12]
    __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, realLedState);
 8002626:	4b05      	ldr	r3, [pc, #20]	@ (800263c <ledControl+0x38>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	68fa      	ldr	r2, [r7, #12]
 800262c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800262e:	bf00      	nop
 8002630:	3710      	adds	r7, #16
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	20000c54 	.word	0x20000c54
 800263c:	20000a8c 	.word	0x20000a8c

08002640 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
    static int channel = 0;
    if (channel == 0)
 8002648:	4b19      	ldr	r3, [pc, #100]	@ (80026b0 <HAL_ADC_ConvCpltCallback+0x70>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d112      	bne.n	8002676 <HAL_ADC_ConvCpltCallback+0x36>
    {
        ADC1ConvertValue[channel] = HAL_ADC_GetValue(hadc);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f000 fe89 	bl	8003368 <HAL_ADC_GetValue>
 8002656:	4602      	mov	r2, r0
 8002658:	4b15      	ldr	r3, [pc, #84]	@ (80026b0 <HAL_ADC_ConvCpltCallback+0x70>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	b291      	uxth	r1, r2
 800265e:	4a15      	ldr	r2, [pc, #84]	@ (80026b4 <HAL_ADC_ConvCpltCallback+0x74>)
 8002660:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        outDoorSensor.sensorReadTime = HAL_GetTick();	//     
 8002664:	f000 fc3e 	bl	8002ee4 <HAL_GetTick>
 8002668:	4603      	mov	r3, r0
 800266a:	4a13      	ldr	r2, [pc, #76]	@ (80026b8 <HAL_ADC_ConvCpltCallback+0x78>)
 800266c:	6053      	str	r3, [r2, #4]
        channel = 1;
 800266e:	4b10      	ldr	r3, [pc, #64]	@ (80026b0 <HAL_ADC_ConvCpltCallback+0x70>)
 8002670:	2201      	movs	r2, #1
 8002672:	601a      	str	r2, [r3, #0]
        ADC1ConvertValue[channel] = HAL_ADC_GetValue(hadc);
        inDoorSensor.sensorReadTime = HAL_GetTick(); //    .
        channel = 0;
        adcFlag = 1;
    }
}
 8002674:	e018      	b.n	80026a8 <HAL_ADC_ConvCpltCallback+0x68>
    else if (channel == 1)
 8002676:	4b0e      	ldr	r3, [pc, #56]	@ (80026b0 <HAL_ADC_ConvCpltCallback+0x70>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2b01      	cmp	r3, #1
 800267c:	d114      	bne.n	80026a8 <HAL_ADC_ConvCpltCallback+0x68>
        ADC1ConvertValue[channel] = HAL_ADC_GetValue(hadc);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 fe72 	bl	8003368 <HAL_ADC_GetValue>
 8002684:	4602      	mov	r2, r0
 8002686:	4b0a      	ldr	r3, [pc, #40]	@ (80026b0 <HAL_ADC_ConvCpltCallback+0x70>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	b291      	uxth	r1, r2
 800268c:	4a09      	ldr	r2, [pc, #36]	@ (80026b4 <HAL_ADC_ConvCpltCallback+0x74>)
 800268e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        inDoorSensor.sensorReadTime = HAL_GetTick(); //    .
 8002692:	f000 fc27 	bl	8002ee4 <HAL_GetTick>
 8002696:	4603      	mov	r3, r0
 8002698:	4a08      	ldr	r2, [pc, #32]	@ (80026bc <HAL_ADC_ConvCpltCallback+0x7c>)
 800269a:	6053      	str	r3, [r2, #4]
        channel = 0;
 800269c:	4b04      	ldr	r3, [pc, #16]	@ (80026b0 <HAL_ADC_ConvCpltCallback+0x70>)
 800269e:	2200      	movs	r2, #0
 80026a0:	601a      	str	r2, [r3, #0]
        adcFlag = 1;
 80026a2:	4b07      	ldr	r3, [pc, #28]	@ (80026c0 <HAL_ADC_ConvCpltCallback+0x80>)
 80026a4:	2201      	movs	r2, #1
 80026a6:	601a      	str	r2, [r3, #0]
}
 80026a8:	bf00      	nop
 80026aa:	3708      	adds	r7, #8
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	20000cbc 	.word	0x20000cbc
 80026b4:	20000c60 	.word	0x20000c60
 80026b8:	20000c68 	.word	0x20000c68
 80026bc:	20000c70 	.word	0x20000c70
 80026c0:	20000c64 	.word	0x20000c64

080026c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026c8:	b672      	cpsid	i
}
 80026ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 80026cc:	bf00      	nop
 80026ce:	e7fd      	b.n	80026cc <Error_Handler+0x8>

080026d0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026d6:	2300      	movs	r3, #0
 80026d8:	607b      	str	r3, [r7, #4]
 80026da:	4b10      	ldr	r3, [pc, #64]	@ (800271c <HAL_MspInit+0x4c>)
 80026dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026de:	4a0f      	ldr	r2, [pc, #60]	@ (800271c <HAL_MspInit+0x4c>)
 80026e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80026e6:	4b0d      	ldr	r3, [pc, #52]	@ (800271c <HAL_MspInit+0x4c>)
 80026e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026ee:	607b      	str	r3, [r7, #4]
 80026f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026f2:	2300      	movs	r3, #0
 80026f4:	603b      	str	r3, [r7, #0]
 80026f6:	4b09      	ldr	r3, [pc, #36]	@ (800271c <HAL_MspInit+0x4c>)
 80026f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fa:	4a08      	ldr	r2, [pc, #32]	@ (800271c <HAL_MspInit+0x4c>)
 80026fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002700:	6413      	str	r3, [r2, #64]	@ 0x40
 8002702:	4b06      	ldr	r3, [pc, #24]	@ (800271c <HAL_MspInit+0x4c>)
 8002704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002706:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800270a:	603b      	str	r3, [r7, #0]
 800270c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800270e:	2007      	movs	r0, #7
 8002710:	f001 f954 	bl	80039bc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002714:	bf00      	nop
 8002716:	3708      	adds	r7, #8
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	40023800 	.word	0x40023800

08002720 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b08a      	sub	sp, #40	@ 0x28
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002728:	f107 0314 	add.w	r3, r7, #20
 800272c:	2200      	movs	r2, #0
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	605a      	str	r2, [r3, #4]
 8002732:	609a      	str	r2, [r3, #8]
 8002734:	60da      	str	r2, [r3, #12]
 8002736:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a1b      	ldr	r2, [pc, #108]	@ (80027ac <HAL_ADC_MspInit+0x8c>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d12f      	bne.n	80027a2 <HAL_ADC_MspInit+0x82>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002742:	2300      	movs	r3, #0
 8002744:	613b      	str	r3, [r7, #16]
 8002746:	4b1a      	ldr	r3, [pc, #104]	@ (80027b0 <HAL_ADC_MspInit+0x90>)
 8002748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800274a:	4a19      	ldr	r2, [pc, #100]	@ (80027b0 <HAL_ADC_MspInit+0x90>)
 800274c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002750:	6453      	str	r3, [r2, #68]	@ 0x44
 8002752:	4b17      	ldr	r3, [pc, #92]	@ (80027b0 <HAL_ADC_MspInit+0x90>)
 8002754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800275a:	613b      	str	r3, [r7, #16]
 800275c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800275e:	2300      	movs	r3, #0
 8002760:	60fb      	str	r3, [r7, #12]
 8002762:	4b13      	ldr	r3, [pc, #76]	@ (80027b0 <HAL_ADC_MspInit+0x90>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002766:	4a12      	ldr	r2, [pc, #72]	@ (80027b0 <HAL_ADC_MspInit+0x90>)
 8002768:	f043 0301 	orr.w	r3, r3, #1
 800276c:	6313      	str	r3, [r2, #48]	@ 0x30
 800276e:	4b10      	ldr	r3, [pc, #64]	@ (80027b0 <HAL_ADC_MspInit+0x90>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002772:	f003 0301 	and.w	r3, r3, #1
 8002776:	60fb      	str	r3, [r7, #12]
 8002778:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800277a:	2303      	movs	r3, #3
 800277c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800277e:	2303      	movs	r3, #3
 8002780:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002782:	2300      	movs	r3, #0
 8002784:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002786:	f107 0314 	add.w	r3, r7, #20
 800278a:	4619      	mov	r1, r3
 800278c:	4809      	ldr	r0, [pc, #36]	@ (80027b4 <HAL_ADC_MspInit+0x94>)
 800278e:	f001 f9e9 	bl	8003b64 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002792:	2200      	movs	r2, #0
 8002794:	2100      	movs	r1, #0
 8002796:	2012      	movs	r0, #18
 8002798:	f001 f91b 	bl	80039d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800279c:	2012      	movs	r0, #18
 800279e:	f001 f934 	bl	8003a0a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80027a2:	bf00      	nop
 80027a4:	3728      	adds	r7, #40	@ 0x28
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	40012000 	.word	0x40012000
 80027b0:	40023800 	.word	0x40023800
 80027b4:	40020000 	.word	0x40020000

080027b8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a34      	ldr	r2, [pc, #208]	@ (8002898 <HAL_TIM_Base_MspInit+0xe0>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d10e      	bne.n	80027e8 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027ca:	2300      	movs	r3, #0
 80027cc:	617b      	str	r3, [r7, #20]
 80027ce:	4b33      	ldr	r3, [pc, #204]	@ (800289c <HAL_TIM_Base_MspInit+0xe4>)
 80027d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d2:	4a32      	ldr	r2, [pc, #200]	@ (800289c <HAL_TIM_Base_MspInit+0xe4>)
 80027d4:	f043 0301 	orr.w	r3, r3, #1
 80027d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80027da:	4b30      	ldr	r3, [pc, #192]	@ (800289c <HAL_TIM_Base_MspInit+0xe4>)
 80027dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027de:	f003 0301 	and.w	r3, r3, #1
 80027e2:	617b      	str	r3, [r7, #20]
 80027e4:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80027e6:	e052      	b.n	800288e <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM2)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027f0:	d116      	bne.n	8002820 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027f2:	2300      	movs	r3, #0
 80027f4:	613b      	str	r3, [r7, #16]
 80027f6:	4b29      	ldr	r3, [pc, #164]	@ (800289c <HAL_TIM_Base_MspInit+0xe4>)
 80027f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fa:	4a28      	ldr	r2, [pc, #160]	@ (800289c <HAL_TIM_Base_MspInit+0xe4>)
 80027fc:	f043 0301 	orr.w	r3, r3, #1
 8002800:	6413      	str	r3, [r2, #64]	@ 0x40
 8002802:	4b26      	ldr	r3, [pc, #152]	@ (800289c <HAL_TIM_Base_MspInit+0xe4>)
 8002804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002806:	f003 0301 	and.w	r3, r3, #1
 800280a:	613b      	str	r3, [r7, #16]
 800280c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800280e:	2200      	movs	r2, #0
 8002810:	2100      	movs	r1, #0
 8002812:	201c      	movs	r0, #28
 8002814:	f001 f8dd 	bl	80039d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002818:	201c      	movs	r0, #28
 800281a:	f001 f8f6 	bl	8003a0a <HAL_NVIC_EnableIRQ>
}
 800281e:	e036      	b.n	800288e <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM3)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a1e      	ldr	r2, [pc, #120]	@ (80028a0 <HAL_TIM_Base_MspInit+0xe8>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d116      	bne.n	8002858 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800282a:	2300      	movs	r3, #0
 800282c:	60fb      	str	r3, [r7, #12]
 800282e:	4b1b      	ldr	r3, [pc, #108]	@ (800289c <HAL_TIM_Base_MspInit+0xe4>)
 8002830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002832:	4a1a      	ldr	r2, [pc, #104]	@ (800289c <HAL_TIM_Base_MspInit+0xe4>)
 8002834:	f043 0302 	orr.w	r3, r3, #2
 8002838:	6413      	str	r3, [r2, #64]	@ 0x40
 800283a:	4b18      	ldr	r3, [pc, #96]	@ (800289c <HAL_TIM_Base_MspInit+0xe4>)
 800283c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002846:	2200      	movs	r2, #0
 8002848:	2100      	movs	r1, #0
 800284a:	201d      	movs	r0, #29
 800284c:	f001 f8c1 	bl	80039d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002850:	201d      	movs	r0, #29
 8002852:	f001 f8da 	bl	8003a0a <HAL_NVIC_EnableIRQ>
}
 8002856:	e01a      	b.n	800288e <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM4)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a11      	ldr	r2, [pc, #68]	@ (80028a4 <HAL_TIM_Base_MspInit+0xec>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d115      	bne.n	800288e <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	60bb      	str	r3, [r7, #8]
 8002866:	4b0d      	ldr	r3, [pc, #52]	@ (800289c <HAL_TIM_Base_MspInit+0xe4>)
 8002868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286a:	4a0c      	ldr	r2, [pc, #48]	@ (800289c <HAL_TIM_Base_MspInit+0xe4>)
 800286c:	f043 0304 	orr.w	r3, r3, #4
 8002870:	6413      	str	r3, [r2, #64]	@ 0x40
 8002872:	4b0a      	ldr	r3, [pc, #40]	@ (800289c <HAL_TIM_Base_MspInit+0xe4>)
 8002874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002876:	f003 0304 	and.w	r3, r3, #4
 800287a:	60bb      	str	r3, [r7, #8]
 800287c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800287e:	2200      	movs	r2, #0
 8002880:	2100      	movs	r1, #0
 8002882:	201e      	movs	r0, #30
 8002884:	f001 f8a5 	bl	80039d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002888:	201e      	movs	r0, #30
 800288a:	f001 f8be 	bl	8003a0a <HAL_NVIC_EnableIRQ>
}
 800288e:	bf00      	nop
 8002890:	3718      	adds	r7, #24
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	40010000 	.word	0x40010000
 800289c:	40023800 	.word	0x40023800
 80028a0:	40000400 	.word	0x40000400
 80028a4:	40000800 	.word	0x40000800

080028a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b08c      	sub	sp, #48	@ 0x30
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b0:	f107 031c 	add.w	r3, r7, #28
 80028b4:	2200      	movs	r2, #0
 80028b6:	601a      	str	r2, [r3, #0]
 80028b8:	605a      	str	r2, [r3, #4]
 80028ba:	609a      	str	r2, [r3, #8]
 80028bc:	60da      	str	r2, [r3, #12]
 80028be:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a49      	ldr	r2, [pc, #292]	@ (80029ec <HAL_TIM_MspPostInit+0x144>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d11f      	bne.n	800290a <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ca:	2300      	movs	r3, #0
 80028cc:	61bb      	str	r3, [r7, #24]
 80028ce:	4b48      	ldr	r3, [pc, #288]	@ (80029f0 <HAL_TIM_MspPostInit+0x148>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d2:	4a47      	ldr	r2, [pc, #284]	@ (80029f0 <HAL_TIM_MspPostInit+0x148>)
 80028d4:	f043 0301 	orr.w	r3, r3, #1
 80028d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028da:	4b45      	ldr	r3, [pc, #276]	@ (80029f0 <HAL_TIM_MspPostInit+0x148>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	61bb      	str	r3, [r7, #24]
 80028e4:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80028e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ec:	2302      	movs	r3, #2
 80028ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f0:	2300      	movs	r3, #0
 80028f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028f4:	2300      	movs	r3, #0
 80028f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80028f8:	2301      	movs	r3, #1
 80028fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028fc:	f107 031c 	add.w	r3, r7, #28
 8002900:	4619      	mov	r1, r3
 8002902:	483c      	ldr	r0, [pc, #240]	@ (80029f4 <HAL_TIM_MspPostInit+0x14c>)
 8002904:	f001 f92e 	bl	8003b64 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002908:	e06b      	b.n	80029e2 <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM2)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002912:	d11f      	bne.n	8002954 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]
 8002918:	4b35      	ldr	r3, [pc, #212]	@ (80029f0 <HAL_TIM_MspPostInit+0x148>)
 800291a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291c:	4a34      	ldr	r2, [pc, #208]	@ (80029f0 <HAL_TIM_MspPostInit+0x148>)
 800291e:	f043 0301 	orr.w	r3, r3, #1
 8002922:	6313      	str	r3, [r2, #48]	@ 0x30
 8002924:	4b32      	ldr	r3, [pc, #200]	@ (80029f0 <HAL_TIM_MspPostInit+0x148>)
 8002926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002928:	f003 0301 	and.w	r3, r3, #1
 800292c:	617b      	str	r3, [r7, #20]
 800292e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = SERVO_Pin;
 8002930:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002934:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002936:	2302      	movs	r3, #2
 8002938:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293a:	2300      	movs	r3, #0
 800293c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800293e:	2300      	movs	r3, #0
 8002940:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002942:	2301      	movs	r3, #1
 8002944:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 8002946:	f107 031c 	add.w	r3, r7, #28
 800294a:	4619      	mov	r1, r3
 800294c:	4829      	ldr	r0, [pc, #164]	@ (80029f4 <HAL_TIM_MspPostInit+0x14c>)
 800294e:	f001 f909 	bl	8003b64 <HAL_GPIO_Init>
}
 8002952:	e046      	b.n	80029e2 <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM3)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a27      	ldr	r2, [pc, #156]	@ (80029f8 <HAL_TIM_MspPostInit+0x150>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d11e      	bne.n	800299c <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800295e:	2300      	movs	r3, #0
 8002960:	613b      	str	r3, [r7, #16]
 8002962:	4b23      	ldr	r3, [pc, #140]	@ (80029f0 <HAL_TIM_MspPostInit+0x148>)
 8002964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002966:	4a22      	ldr	r2, [pc, #136]	@ (80029f0 <HAL_TIM_MspPostInit+0x148>)
 8002968:	f043 0301 	orr.w	r3, r3, #1
 800296c:	6313      	str	r3, [r2, #48]	@ 0x30
 800296e:	4b20      	ldr	r3, [pc, #128]	@ (80029f0 <HAL_TIM_MspPostInit+0x148>)
 8002970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002972:	f003 0301 	and.w	r3, r3, #1
 8002976:	613b      	str	r3, [r7, #16]
 8002978:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800297a:	2340      	movs	r3, #64	@ 0x40
 800297c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800297e:	2302      	movs	r3, #2
 8002980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002982:	2300      	movs	r3, #0
 8002984:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002986:	2300      	movs	r3, #0
 8002988:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800298a:	2302      	movs	r3, #2
 800298c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800298e:	f107 031c 	add.w	r3, r7, #28
 8002992:	4619      	mov	r1, r3
 8002994:	4817      	ldr	r0, [pc, #92]	@ (80029f4 <HAL_TIM_MspPostInit+0x14c>)
 8002996:	f001 f8e5 	bl	8003b64 <HAL_GPIO_Init>
}
 800299a:	e022      	b.n	80029e2 <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM4)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a16      	ldr	r2, [pc, #88]	@ (80029fc <HAL_TIM_MspPostInit+0x154>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d11d      	bne.n	80029e2 <HAL_TIM_MspPostInit+0x13a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029a6:	2300      	movs	r3, #0
 80029a8:	60fb      	str	r3, [r7, #12]
 80029aa:	4b11      	ldr	r3, [pc, #68]	@ (80029f0 <HAL_TIM_MspPostInit+0x148>)
 80029ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ae:	4a10      	ldr	r2, [pc, #64]	@ (80029f0 <HAL_TIM_MspPostInit+0x148>)
 80029b0:	f043 0302 	orr.w	r3, r3, #2
 80029b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029b6:	4b0e      	ldr	r3, [pc, #56]	@ (80029f0 <HAL_TIM_MspPostInit+0x148>)
 80029b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	60fb      	str	r3, [r7, #12]
 80029c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM4_fanMotor_Pin;
 80029c2:	2340      	movs	r3, #64	@ 0x40
 80029c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c6:	2302      	movs	r3, #2
 80029c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ca:	2300      	movs	r3, #0
 80029cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ce:	2300      	movs	r3, #0
 80029d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80029d2:	2302      	movs	r3, #2
 80029d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(TIM4_fanMotor_GPIO_Port, &GPIO_InitStruct);
 80029d6:	f107 031c 	add.w	r3, r7, #28
 80029da:	4619      	mov	r1, r3
 80029dc:	4808      	ldr	r0, [pc, #32]	@ (8002a00 <HAL_TIM_MspPostInit+0x158>)
 80029de:	f001 f8c1 	bl	8003b64 <HAL_GPIO_Init>
}
 80029e2:	bf00      	nop
 80029e4:	3730      	adds	r7, #48	@ 0x30
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40010000 	.word	0x40010000
 80029f0:	40023800 	.word	0x40023800
 80029f4:	40020000 	.word	0x40020000
 80029f8:	40000400 	.word	0x40000400
 80029fc:	40000800 	.word	0x40000800
 8002a00:	40020400 	.word	0x40020400

08002a04 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b08c      	sub	sp, #48	@ 0x30
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a0c:	f107 031c 	add.w	r3, r7, #28
 8002a10:	2200      	movs	r2, #0
 8002a12:	601a      	str	r2, [r3, #0]
 8002a14:	605a      	str	r2, [r3, #4]
 8002a16:	609a      	str	r2, [r3, #8]
 8002a18:	60da      	str	r2, [r3, #12]
 8002a1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a3a      	ldr	r2, [pc, #232]	@ (8002b0c <HAL_UART_MspInit+0x108>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d134      	bne.n	8002a90 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a26:	2300      	movs	r3, #0
 8002a28:	61bb      	str	r3, [r7, #24]
 8002a2a:	4b39      	ldr	r3, [pc, #228]	@ (8002b10 <HAL_UART_MspInit+0x10c>)
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a2e:	4a38      	ldr	r2, [pc, #224]	@ (8002b10 <HAL_UART_MspInit+0x10c>)
 8002a30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a34:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a36:	4b36      	ldr	r3, [pc, #216]	@ (8002b10 <HAL_UART_MspInit+0x10c>)
 8002a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a3e:	61bb      	str	r3, [r7, #24]
 8002a40:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a42:	2300      	movs	r3, #0
 8002a44:	617b      	str	r3, [r7, #20]
 8002a46:	4b32      	ldr	r3, [pc, #200]	@ (8002b10 <HAL_UART_MspInit+0x10c>)
 8002a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a4a:	4a31      	ldr	r2, [pc, #196]	@ (8002b10 <HAL_UART_MspInit+0x10c>)
 8002a4c:	f043 0301 	orr.w	r3, r3, #1
 8002a50:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a52:	4b2f      	ldr	r3, [pc, #188]	@ (8002b10 <HAL_UART_MspInit+0x10c>)
 8002a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a56:	f003 0301 	and.w	r3, r3, #1
 8002a5a:	617b      	str	r3, [r7, #20]
 8002a5c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002a5e:	230c      	movs	r3, #12
 8002a60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a62:	2302      	movs	r3, #2
 8002a64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a66:	2300      	movs	r3, #0
 8002a68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a6e:	2307      	movs	r3, #7
 8002a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a72:	f107 031c 	add.w	r3, r7, #28
 8002a76:	4619      	mov	r1, r3
 8002a78:	4826      	ldr	r0, [pc, #152]	@ (8002b14 <HAL_UART_MspInit+0x110>)
 8002a7a:	f001 f873 	bl	8003b64 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002a7e:	2200      	movs	r2, #0
 8002a80:	2100      	movs	r1, #0
 8002a82:	2026      	movs	r0, #38	@ 0x26
 8002a84:	f000 ffa5 	bl	80039d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a88:	2026      	movs	r0, #38	@ 0x26
 8002a8a:	f000 ffbe 	bl	8003a0a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002a8e:	e038      	b.n	8002b02 <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART6)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a20      	ldr	r2, [pc, #128]	@ (8002b18 <HAL_UART_MspInit+0x114>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d133      	bne.n	8002b02 <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	613b      	str	r3, [r7, #16]
 8002a9e:	4b1c      	ldr	r3, [pc, #112]	@ (8002b10 <HAL_UART_MspInit+0x10c>)
 8002aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aa2:	4a1b      	ldr	r2, [pc, #108]	@ (8002b10 <HAL_UART_MspInit+0x10c>)
 8002aa4:	f043 0320 	orr.w	r3, r3, #32
 8002aa8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002aaa:	4b19      	ldr	r3, [pc, #100]	@ (8002b10 <HAL_UART_MspInit+0x10c>)
 8002aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aae:	f003 0320 	and.w	r3, r3, #32
 8002ab2:	613b      	str	r3, [r7, #16]
 8002ab4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	60fb      	str	r3, [r7, #12]
 8002aba:	4b15      	ldr	r3, [pc, #84]	@ (8002b10 <HAL_UART_MspInit+0x10c>)
 8002abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002abe:	4a14      	ldr	r2, [pc, #80]	@ (8002b10 <HAL_UART_MspInit+0x10c>)
 8002ac0:	f043 0304 	orr.w	r3, r3, #4
 8002ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ac6:	4b12      	ldr	r3, [pc, #72]	@ (8002b10 <HAL_UART_MspInit+0x10c>)
 8002ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aca:	f003 0304 	and.w	r3, r3, #4
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TX_bluetooh_Pin|RX_bluetooh_Pin;
 8002ad2:	23c0      	movs	r3, #192	@ 0xc0
 8002ad4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ada:	2300      	movs	r3, #0
 8002adc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002ae2:	2308      	movs	r3, #8
 8002ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ae6:	f107 031c 	add.w	r3, r7, #28
 8002aea:	4619      	mov	r1, r3
 8002aec:	480b      	ldr	r0, [pc, #44]	@ (8002b1c <HAL_UART_MspInit+0x118>)
 8002aee:	f001 f839 	bl	8003b64 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002af2:	2200      	movs	r2, #0
 8002af4:	2100      	movs	r1, #0
 8002af6:	2047      	movs	r0, #71	@ 0x47
 8002af8:	f000 ff6b 	bl	80039d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002afc:	2047      	movs	r0, #71	@ 0x47
 8002afe:	f000 ff84 	bl	8003a0a <HAL_NVIC_EnableIRQ>
}
 8002b02:	bf00      	nop
 8002b04:	3730      	adds	r7, #48	@ 0x30
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	40004400 	.word	0x40004400
 8002b10:	40023800 	.word	0x40023800
 8002b14:	40020000 	.word	0x40020000
 8002b18:	40011400 	.word	0x40011400
 8002b1c:	40020800 	.word	0x40020800

08002b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b24:	bf00      	nop
 8002b26:	e7fd      	b.n	8002b24 <NMI_Handler+0x4>

08002b28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b2c:	bf00      	nop
 8002b2e:	e7fd      	b.n	8002b2c <HardFault_Handler+0x4>

08002b30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b34:	bf00      	nop
 8002b36:	e7fd      	b.n	8002b34 <MemManage_Handler+0x4>

08002b38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b3c:	bf00      	nop
 8002b3e:	e7fd      	b.n	8002b3c <BusFault_Handler+0x4>

08002b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b44:	bf00      	nop
 8002b46:	e7fd      	b.n	8002b44 <UsageFault_Handler+0x4>

08002b48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b4c:	bf00      	nop
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr

08002b56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b56:	b480      	push	{r7}
 8002b58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b5a:	bf00      	nop
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b68:	bf00      	nop
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr

08002b72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b76:	f000 f9a1 	bl	8002ebc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b7a:	bf00      	nop
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002b7e:	b580      	push	{r7, lr}
 8002b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PC0_EXTI0_BUTTON_Pin);
 8002b82:	2001      	movs	r0, #1
 8002b84:	f001 f9a4 	bl	8003ed0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002b88:	bf00      	nop
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002b90:	4802      	ldr	r0, [pc, #8]	@ (8002b9c <ADC_IRQHandler+0x10>)
 8002b92:	f000 fad9 	bl	8003148 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002b96:	bf00      	nop
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20000a44 	.word	0x20000a44

08002ba0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002ba4:	4802      	ldr	r0, [pc, #8]	@ (8002bb0 <TIM2_IRQHandler+0x10>)
 8002ba6:	f002 f80b 	bl	8004bc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002baa:	bf00      	nop
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	20000ad4 	.word	0x20000ad4

08002bb4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002bb8:	4802      	ldr	r0, [pc, #8]	@ (8002bc4 <TIM3_IRQHandler+0x10>)
 8002bba:	f002 f801 	bl	8004bc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002bbe:	bf00      	nop
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	20000b1c 	.word	0x20000b1c

08002bc8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002bcc:	4802      	ldr	r0, [pc, #8]	@ (8002bd8 <TIM4_IRQHandler+0x10>)
 8002bce:	f001 fff7 	bl	8004bc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002bd2:	bf00      	nop
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	20000b64 	.word	0x20000b64

08002bdc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002be0:	4802      	ldr	r0, [pc, #8]	@ (8002bec <USART2_IRQHandler+0x10>)
 8002be2:	f002 ff35 	bl	8005a50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002be6:	bf00      	nop
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	20000bac 	.word	0x20000bac

08002bf0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002bf4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002bf8:	f001 f96a 	bl	8003ed0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002bfc:	bf00      	nop
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002c04:	4802      	ldr	r0, [pc, #8]	@ (8002c10 <USART6_IRQHandler+0x10>)
 8002c06:	f002 ff23 	bl	8005a50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002c0a:	bf00      	nop
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	20000bf4 	.word	0x20000bf4

08002c14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
  return 1;
 8002c18:	2301      	movs	r3, #1
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <_kill>:

int _kill(int pid, int sig)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c2e:	f004 fe71 	bl	8007914 <__errno>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2216      	movs	r2, #22
 8002c36:	601a      	str	r2, [r3, #0]
  return -1;
 8002c38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3708      	adds	r7, #8
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}

08002c44 <_exit>:

void _exit (int status)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f7ff ffe7 	bl	8002c24 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c56:	bf00      	nop
 8002c58:	e7fd      	b.n	8002c56 <_exit+0x12>

08002c5a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c5a:	b580      	push	{r7, lr}
 8002c5c:	b086      	sub	sp, #24
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	60f8      	str	r0, [r7, #12]
 8002c62:	60b9      	str	r1, [r7, #8]
 8002c64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c66:	2300      	movs	r3, #0
 8002c68:	617b      	str	r3, [r7, #20]
 8002c6a:	e00a      	b.n	8002c82 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c6c:	f3af 8000 	nop.w
 8002c70:	4601      	mov	r1, r0
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	1c5a      	adds	r2, r3, #1
 8002c76:	60ba      	str	r2, [r7, #8]
 8002c78:	b2ca      	uxtb	r2, r1
 8002c7a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	3301      	adds	r3, #1
 8002c80:	617b      	str	r3, [r7, #20]
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	429a      	cmp	r2, r3
 8002c88:	dbf0      	blt.n	8002c6c <_read+0x12>
  }

  return len;
 8002c8a:	687b      	ldr	r3, [r7, #4]
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	3718      	adds	r7, #24
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}

08002c94 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b086      	sub	sp, #24
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	617b      	str	r3, [r7, #20]
 8002ca4:	e009      	b.n	8002cba <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	1c5a      	adds	r2, r3, #1
 8002caa:	60ba      	str	r2, [r7, #8]
 8002cac:	781b      	ldrb	r3, [r3, #0]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7fe fd68 	bl	8001784 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	617b      	str	r3, [r7, #20]
 8002cba:	697a      	ldr	r2, [r7, #20]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	dbf1      	blt.n	8002ca6 <_write+0x12>
  }
  return len;
 8002cc2:	687b      	ldr	r3, [r7, #4]
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3718      	adds	r7, #24
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <_close>:

int _close(int file)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b083      	sub	sp, #12
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002cd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr

08002ce4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002cf4:	605a      	str	r2, [r3, #4]
  return 0;
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr

08002d04 <_isatty>:

int _isatty(int file)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d0c:	2301      	movs	r3, #1
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr

08002d1a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d1a:	b480      	push	{r7}
 8002d1c:	b085      	sub	sp, #20
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	60f8      	str	r0, [r7, #12]
 8002d22:	60b9      	str	r1, [r7, #8]
 8002d24:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d26:	2300      	movs	r3, #0
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3714      	adds	r7, #20
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr

08002d34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b086      	sub	sp, #24
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d3c:	4a14      	ldr	r2, [pc, #80]	@ (8002d90 <_sbrk+0x5c>)
 8002d3e:	4b15      	ldr	r3, [pc, #84]	@ (8002d94 <_sbrk+0x60>)
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d48:	4b13      	ldr	r3, [pc, #76]	@ (8002d98 <_sbrk+0x64>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d102      	bne.n	8002d56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d50:	4b11      	ldr	r3, [pc, #68]	@ (8002d98 <_sbrk+0x64>)
 8002d52:	4a12      	ldr	r2, [pc, #72]	@ (8002d9c <_sbrk+0x68>)
 8002d54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d56:	4b10      	ldr	r3, [pc, #64]	@ (8002d98 <_sbrk+0x64>)
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	4413      	add	r3, r2
 8002d5e:	693a      	ldr	r2, [r7, #16]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d207      	bcs.n	8002d74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d64:	f004 fdd6 	bl	8007914 <__errno>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	220c      	movs	r2, #12
 8002d6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d72:	e009      	b.n	8002d88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d74:	4b08      	ldr	r3, [pc, #32]	@ (8002d98 <_sbrk+0x64>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d7a:	4b07      	ldr	r3, [pc, #28]	@ (8002d98 <_sbrk+0x64>)
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4413      	add	r3, r2
 8002d82:	4a05      	ldr	r2, [pc, #20]	@ (8002d98 <_sbrk+0x64>)
 8002d84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d86:	68fb      	ldr	r3, [r7, #12]
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3718      	adds	r7, #24
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	20020000 	.word	0x20020000
 8002d94:	00000400 	.word	0x00000400
 8002d98:	20000cc0 	.word	0x20000cc0
 8002d9c:	20000e18 	.word	0x20000e18

08002da0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002da4:	4b06      	ldr	r3, [pc, #24]	@ (8002dc0 <SystemInit+0x20>)
 8002da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002daa:	4a05      	ldr	r2, [pc, #20]	@ (8002dc0 <SystemInit+0x20>)
 8002dac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002db0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002db4:	bf00      	nop
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	e000ed00 	.word	0xe000ed00

08002dc4 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:    ldr   sp, =_estack    		 /* set stack pointer */
 8002dc4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002dfc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002dc8:	f7ff ffea 	bl	8002da0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002dcc:	480c      	ldr	r0, [pc, #48]	@ (8002e00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002dce:	490d      	ldr	r1, [pc, #52]	@ (8002e04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002dd0:	4a0d      	ldr	r2, [pc, #52]	@ (8002e08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002dd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002dd4:	e002      	b.n	8002ddc <LoopCopyDataInit>

08002dd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002dd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002dda:	3304      	adds	r3, #4

08002ddc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ddc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002de0:	d3f9      	bcc.n	8002dd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002de2:	4a0a      	ldr	r2, [pc, #40]	@ (8002e0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002de4:	4c0a      	ldr	r4, [pc, #40]	@ (8002e10 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002de6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002de8:	e001      	b.n	8002dee <LoopFillZerobss>

08002dea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002dec:	3204      	adds	r2, #4

08002dee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002df0:	d3fb      	bcc.n	8002dea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002df2:	f004 fd95 	bl	8007920 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002df6:	f7fe fcdf 	bl	80017b8 <main>
  bx  lr    
 8002dfa:	4770      	bx	lr
Reset_Handler:    ldr   sp, =_estack    		 /* set stack pointer */
 8002dfc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e04:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002e08:	0800afc0 	.word	0x0800afc0
  ldr r2, =_sbss
 8002e0c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002e10:	20000e14 	.word	0x20000e14

08002e14 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e14:	e7fe      	b.n	8002e14 <DMA1_Stream0_IRQHandler>
	...

08002e18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e1c:	4b0e      	ldr	r3, [pc, #56]	@ (8002e58 <HAL_Init+0x40>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a0d      	ldr	r2, [pc, #52]	@ (8002e58 <HAL_Init+0x40>)
 8002e22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e28:	4b0b      	ldr	r3, [pc, #44]	@ (8002e58 <HAL_Init+0x40>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a0a      	ldr	r2, [pc, #40]	@ (8002e58 <HAL_Init+0x40>)
 8002e2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e34:	4b08      	ldr	r3, [pc, #32]	@ (8002e58 <HAL_Init+0x40>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a07      	ldr	r2, [pc, #28]	@ (8002e58 <HAL_Init+0x40>)
 8002e3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e40:	2003      	movs	r0, #3
 8002e42:	f000 fdbb 	bl	80039bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e46:	2000      	movs	r0, #0
 8002e48:	f000 f808 	bl	8002e5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e4c:	f7ff fc40 	bl	80026d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	40023c00 	.word	0x40023c00

08002e5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e64:	4b12      	ldr	r3, [pc, #72]	@ (8002eb0 <HAL_InitTick+0x54>)
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	4b12      	ldr	r3, [pc, #72]	@ (8002eb4 <HAL_InitTick+0x58>)
 8002e6a:	781b      	ldrb	r3, [r3, #0]
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e72:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f000 fdd3 	bl	8003a26 <HAL_SYSTICK_Config>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d001      	beq.n	8002e8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e00e      	b.n	8002ea8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2b0f      	cmp	r3, #15
 8002e8e:	d80a      	bhi.n	8002ea6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e90:	2200      	movs	r2, #0
 8002e92:	6879      	ldr	r1, [r7, #4]
 8002e94:	f04f 30ff 	mov.w	r0, #4294967295
 8002e98:	f000 fd9b 	bl	80039d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e9c:	4a06      	ldr	r2, [pc, #24]	@ (8002eb8 <HAL_InitTick+0x5c>)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	e000      	b.n	8002ea8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3708      	adds	r7, #8
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	20000004 	.word	0x20000004
 8002eb4:	2000000c 	.word	0x2000000c
 8002eb8:	20000008 	.word	0x20000008

08002ebc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ec0:	4b06      	ldr	r3, [pc, #24]	@ (8002edc <HAL_IncTick+0x20>)
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	4b06      	ldr	r3, [pc, #24]	@ (8002ee0 <HAL_IncTick+0x24>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4413      	add	r3, r2
 8002ecc:	4a04      	ldr	r2, [pc, #16]	@ (8002ee0 <HAL_IncTick+0x24>)
 8002ece:	6013      	str	r3, [r2, #0]
}
 8002ed0:	bf00      	nop
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	2000000c 	.word	0x2000000c
 8002ee0:	20000cc4 	.word	0x20000cc4

08002ee4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ee8:	4b03      	ldr	r3, [pc, #12]	@ (8002ef8 <HAL_GetTick+0x14>)
 8002eea:	681b      	ldr	r3, [r3, #0]
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	20000cc4 	.word	0x20000cc4

08002efc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f04:	f7ff ffee 	bl	8002ee4 <HAL_GetTick>
 8002f08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f14:	d005      	beq.n	8002f22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f16:	4b0a      	ldr	r3, [pc, #40]	@ (8002f40 <HAL_Delay+0x44>)
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	4413      	add	r3, r2
 8002f20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f22:	bf00      	nop
 8002f24:	f7ff ffde 	bl	8002ee4 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	68fa      	ldr	r2, [r7, #12]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d8f7      	bhi.n	8002f24 <HAL_Delay+0x28>
  {
  }
}
 8002f34:	bf00      	nop
 8002f36:	bf00      	nop
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	2000000c 	.word	0x2000000c

08002f44 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d101      	bne.n	8002f5a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e033      	b.n	8002fc2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d109      	bne.n	8002f76 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f7ff fbdc 	bl	8002720 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2200      	movs	r2, #0
 8002f72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7a:	f003 0310 	and.w	r3, r3, #16
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d118      	bne.n	8002fb4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f86:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002f8a:	f023 0302 	bic.w	r3, r3, #2
 8002f8e:	f043 0202 	orr.w	r2, r3, #2
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f000 fb3a 	bl	8003610 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa6:	f023 0303 	bic.w	r3, r3, #3
 8002faa:	f043 0201 	orr.w	r2, r3, #1
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	641a      	str	r2, [r3, #64]	@ 0x40
 8002fb2:	e001      	b.n	8002fb8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3710      	adds	r7, #16
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
	...

08002fcc <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b085      	sub	sp, #20
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d101      	bne.n	8002fe6 <HAL_ADC_Start_IT+0x1a>
 8002fe2:	2302      	movs	r3, #2
 8002fe4:	e0a1      	b.n	800312a <HAL_ADC_Start_IT+0x15e>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2201      	movs	r2, #1
 8002fea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	f003 0301 	and.w	r3, r3, #1
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d018      	beq.n	800302e <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	689a      	ldr	r2, [r3, #8]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f042 0201 	orr.w	r2, r2, #1
 800300a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800300c:	4b4a      	ldr	r3, [pc, #296]	@ (8003138 <HAL_ADC_Start_IT+0x16c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a4a      	ldr	r2, [pc, #296]	@ (800313c <HAL_ADC_Start_IT+0x170>)
 8003012:	fba2 2303 	umull	r2, r3, r2, r3
 8003016:	0c9a      	lsrs	r2, r3, #18
 8003018:	4613      	mov	r3, r2
 800301a:	005b      	lsls	r3, r3, #1
 800301c:	4413      	add	r3, r2
 800301e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003020:	e002      	b.n	8003028 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	3b01      	subs	r3, #1
 8003026:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d1f9      	bne.n	8003022 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f003 0301 	and.w	r3, r3, #1
 8003038:	2b01      	cmp	r3, #1
 800303a:	d169      	bne.n	8003110 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003040:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003044:	f023 0301 	bic.w	r3, r3, #1
 8003048:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800305a:	2b00      	cmp	r3, #0
 800305c:	d007      	beq.n	800306e <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003062:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003066:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003072:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003076:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800307a:	d106      	bne.n	800308a <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003080:	f023 0206 	bic.w	r2, r3, #6
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	645a      	str	r2, [r3, #68]	@ 0x44
 8003088:	e002      	b.n	8003090 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003098:	4b29      	ldr	r3, [pc, #164]	@ (8003140 <HAL_ADC_Start_IT+0x174>)
 800309a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80030a4:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	6812      	ldr	r2, [r2, #0]
 80030b0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80030b4:	f043 0320 	orr.w	r3, r3, #32
 80030b8:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f003 031f 	and.w	r3, r3, #31
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d10f      	bne.n	80030e6 <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d129      	bne.n	8003128 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	689a      	ldr	r2, [r3, #8]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80030e2:	609a      	str	r2, [r3, #8]
 80030e4:	e020      	b.n	8003128 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a16      	ldr	r2, [pc, #88]	@ (8003144 <HAL_ADC_Start_IT+0x178>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d11b      	bne.n	8003128 <HAL_ADC_Start_IT+0x15c>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d114      	bne.n	8003128 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	689a      	ldr	r2, [r3, #8]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800310c:	609a      	str	r2, [r3, #8]
 800310e:	e00b      	b.n	8003128 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003114:	f043 0210 	orr.w	r2, r3, #16
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003120:	f043 0201 	orr.w	r2, r3, #1
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3714      	adds	r7, #20
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	20000004 	.word	0x20000004
 800313c:	431bde83 	.word	0x431bde83
 8003140:	40012300 	.word	0x40012300
 8003144:	40012000 	.word	0x40012000

08003148 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b086      	sub	sp, #24
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003150:	2300      	movs	r3, #0
 8003152:	617b      	str	r3, [r7, #20]
 8003154:	2300      	movs	r3, #0
 8003156:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f003 0302 	and.w	r3, r3, #2
 800316e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	f003 0320 	and.w	r3, r3, #32
 8003176:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d049      	beq.n	8003212 <HAL_ADC_IRQHandler+0xca>
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d046      	beq.n	8003212 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003188:	f003 0310 	and.w	r3, r3, #16
 800318c:	2b00      	cmp	r3, #0
 800318e:	d105      	bne.n	800319c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003194:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d12b      	bne.n	8003202 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d127      	bne.n	8003202 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031b8:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d006      	beq.n	80031ce <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d119      	bne.n	8003202 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	685a      	ldr	r2, [r3, #4]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f022 0220 	bic.w	r2, r2, #32
 80031dc:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d105      	bne.n	8003202 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fa:	f043 0201 	orr.w	r2, r3, #1
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f7ff fa1c 	bl	8002640 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f06f 0212 	mvn.w	r2, #18
 8003210:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	f003 0304 	and.w	r3, r3, #4
 8003218:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003220:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d057      	beq.n	80032d8 <HAL_ADC_IRQHandler+0x190>
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d054      	beq.n	80032d8 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003232:	f003 0310 	and.w	r3, r3, #16
 8003236:	2b00      	cmp	r3, #0
 8003238:	d105      	bne.n	8003246 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d139      	bne.n	80032c8 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800325a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800325e:	2b00      	cmp	r3, #0
 8003260:	d006      	beq.n	8003270 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800326c:	2b00      	cmp	r3, #0
 800326e:	d12b      	bne.n	80032c8 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800327a:	2b00      	cmp	r3, #0
 800327c:	d124      	bne.n	80032c8 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003288:	2b00      	cmp	r3, #0
 800328a:	d11d      	bne.n	80032c8 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003290:	2b00      	cmp	r3, #0
 8003292:	d119      	bne.n	80032c8 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	685a      	ldr	r2, [r3, #4]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80032a2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d105      	bne.n	80032c8 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c0:	f043 0201 	orr.w	r2, r3, #1
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f000 fa9d 	bl	8003808 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f06f 020c 	mvn.w	r2, #12
 80032d6:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f003 0301 	and.w	r3, r3, #1
 80032de:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032e6:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d017      	beq.n	800331e <HAL_ADC_IRQHandler+0x1d6>
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d014      	beq.n	800331e <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0301 	and.w	r3, r3, #1
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d10d      	bne.n	800331e <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003306:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f000 f837 	bl	8003382 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f06f 0201 	mvn.w	r2, #1
 800331c:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f003 0320 	and.w	r3, r3, #32
 8003324:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800332c:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d015      	beq.n	8003360 <HAL_ADC_IRQHandler+0x218>
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d012      	beq.n	8003360 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800333e:	f043 0202 	orr.w	r2, r3, #2
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f06f 0220 	mvn.w	r2, #32
 800334e:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f000 f820 	bl	8003396 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f06f 0220 	mvn.w	r2, #32
 800335e:	601a      	str	r2, [r3, #0]
  }
}
 8003360:	bf00      	nop
 8003362:	3718      	adds	r7, #24
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003368:	b480      	push	{r7}
 800336a:	b083      	sub	sp, #12
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003376:	4618      	mov	r0, r3
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr

08003382 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003382:	b480      	push	{r7}
 8003384:	b083      	sub	sp, #12
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800338a:	bf00      	nop
 800338c:	370c      	adds	r7, #12
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr

08003396 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003396:	b480      	push	{r7}
 8003398:	b083      	sub	sp, #12
 800339a:	af00      	add	r7, sp, #0
 800339c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800339e:	bf00      	nop
 80033a0:	370c      	adds	r7, #12
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr
	...

080033ac <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b085      	sub	sp, #20
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80033b6:	2300      	movs	r3, #0
 80033b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d101      	bne.n	80033c8 <HAL_ADC_ConfigChannel+0x1c>
 80033c4:	2302      	movs	r3, #2
 80033c6:	e113      	b.n	80035f0 <HAL_ADC_ConfigChannel+0x244>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2201      	movs	r2, #1
 80033cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2b09      	cmp	r3, #9
 80033d6:	d925      	bls.n	8003424 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68d9      	ldr	r1, [r3, #12]
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	461a      	mov	r2, r3
 80033e6:	4613      	mov	r3, r2
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	4413      	add	r3, r2
 80033ec:	3b1e      	subs	r3, #30
 80033ee:	2207      	movs	r2, #7
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	43da      	mvns	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	400a      	ands	r2, r1
 80033fc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	68d9      	ldr	r1, [r3, #12]
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	689a      	ldr	r2, [r3, #8]
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	b29b      	uxth	r3, r3
 800340e:	4618      	mov	r0, r3
 8003410:	4603      	mov	r3, r0
 8003412:	005b      	lsls	r3, r3, #1
 8003414:	4403      	add	r3, r0
 8003416:	3b1e      	subs	r3, #30
 8003418:	409a      	lsls	r2, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	430a      	orrs	r2, r1
 8003420:	60da      	str	r2, [r3, #12]
 8003422:	e022      	b.n	800346a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	6919      	ldr	r1, [r3, #16]
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	b29b      	uxth	r3, r3
 8003430:	461a      	mov	r2, r3
 8003432:	4613      	mov	r3, r2
 8003434:	005b      	lsls	r3, r3, #1
 8003436:	4413      	add	r3, r2
 8003438:	2207      	movs	r2, #7
 800343a:	fa02 f303 	lsl.w	r3, r2, r3
 800343e:	43da      	mvns	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	400a      	ands	r2, r1
 8003446:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	6919      	ldr	r1, [r3, #16]
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	689a      	ldr	r2, [r3, #8]
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	b29b      	uxth	r3, r3
 8003458:	4618      	mov	r0, r3
 800345a:	4603      	mov	r3, r0
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	4403      	add	r3, r0
 8003460:	409a      	lsls	r2, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	430a      	orrs	r2, r1
 8003468:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	2b06      	cmp	r3, #6
 8003470:	d824      	bhi.n	80034bc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685a      	ldr	r2, [r3, #4]
 800347c:	4613      	mov	r3, r2
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	4413      	add	r3, r2
 8003482:	3b05      	subs	r3, #5
 8003484:	221f      	movs	r2, #31
 8003486:	fa02 f303 	lsl.w	r3, r2, r3
 800348a:	43da      	mvns	r2, r3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	400a      	ands	r2, r1
 8003492:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	b29b      	uxth	r3, r3
 80034a0:	4618      	mov	r0, r3
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	685a      	ldr	r2, [r3, #4]
 80034a6:	4613      	mov	r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	4413      	add	r3, r2
 80034ac:	3b05      	subs	r3, #5
 80034ae:	fa00 f203 	lsl.w	r2, r0, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	430a      	orrs	r2, r1
 80034b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80034ba:	e04c      	b.n	8003556 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	2b0c      	cmp	r3, #12
 80034c2:	d824      	bhi.n	800350e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685a      	ldr	r2, [r3, #4]
 80034ce:	4613      	mov	r3, r2
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	4413      	add	r3, r2
 80034d4:	3b23      	subs	r3, #35	@ 0x23
 80034d6:	221f      	movs	r2, #31
 80034d8:	fa02 f303 	lsl.w	r3, r2, r3
 80034dc:	43da      	mvns	r2, r3
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	400a      	ands	r2, r1
 80034e4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	4618      	mov	r0, r3
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685a      	ldr	r2, [r3, #4]
 80034f8:	4613      	mov	r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	4413      	add	r3, r2
 80034fe:	3b23      	subs	r3, #35	@ 0x23
 8003500:	fa00 f203 	lsl.w	r2, r0, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	430a      	orrs	r2, r1
 800350a:	631a      	str	r2, [r3, #48]	@ 0x30
 800350c:	e023      	b.n	8003556 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685a      	ldr	r2, [r3, #4]
 8003518:	4613      	mov	r3, r2
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	4413      	add	r3, r2
 800351e:	3b41      	subs	r3, #65	@ 0x41
 8003520:	221f      	movs	r2, #31
 8003522:	fa02 f303 	lsl.w	r3, r2, r3
 8003526:	43da      	mvns	r2, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	400a      	ands	r2, r1
 800352e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	b29b      	uxth	r3, r3
 800353c:	4618      	mov	r0, r3
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	685a      	ldr	r2, [r3, #4]
 8003542:	4613      	mov	r3, r2
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	4413      	add	r3, r2
 8003548:	3b41      	subs	r3, #65	@ 0x41
 800354a:	fa00 f203 	lsl.w	r2, r0, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	430a      	orrs	r2, r1
 8003554:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003556:	4b29      	ldr	r3, [pc, #164]	@ (80035fc <HAL_ADC_ConfigChannel+0x250>)
 8003558:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a28      	ldr	r2, [pc, #160]	@ (8003600 <HAL_ADC_ConfigChannel+0x254>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d10f      	bne.n	8003584 <HAL_ADC_ConfigChannel+0x1d8>
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2b12      	cmp	r3, #18
 800356a:	d10b      	bne.n	8003584 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a1d      	ldr	r2, [pc, #116]	@ (8003600 <HAL_ADC_ConfigChannel+0x254>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d12b      	bne.n	80035e6 <HAL_ADC_ConfigChannel+0x23a>
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a1c      	ldr	r2, [pc, #112]	@ (8003604 <HAL_ADC_ConfigChannel+0x258>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d003      	beq.n	80035a0 <HAL_ADC_ConfigChannel+0x1f4>
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2b11      	cmp	r3, #17
 800359e:	d122      	bne.n	80035e6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a11      	ldr	r2, [pc, #68]	@ (8003604 <HAL_ADC_ConfigChannel+0x258>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d111      	bne.n	80035e6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80035c2:	4b11      	ldr	r3, [pc, #68]	@ (8003608 <HAL_ADC_ConfigChannel+0x25c>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a11      	ldr	r2, [pc, #68]	@ (800360c <HAL_ADC_ConfigChannel+0x260>)
 80035c8:	fba2 2303 	umull	r2, r3, r2, r3
 80035cc:	0c9a      	lsrs	r2, r3, #18
 80035ce:	4613      	mov	r3, r2
 80035d0:	009b      	lsls	r3, r3, #2
 80035d2:	4413      	add	r3, r2
 80035d4:	005b      	lsls	r3, r3, #1
 80035d6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80035d8:	e002      	b.n	80035e0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	3b01      	subs	r3, #1
 80035de:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d1f9      	bne.n	80035da <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80035ee:	2300      	movs	r3, #0
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3714      	adds	r7, #20
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr
 80035fc:	40012300 	.word	0x40012300
 8003600:	40012000 	.word	0x40012000
 8003604:	10000012 	.word	0x10000012
 8003608:	20000004 	.word	0x20000004
 800360c:	431bde83 	.word	0x431bde83

08003610 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003610:	b480      	push	{r7}
 8003612:	b085      	sub	sp, #20
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003618:	4b79      	ldr	r3, [pc, #484]	@ (8003800 <ADC_Init+0x1f0>)
 800361a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	685a      	ldr	r2, [r3, #4]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	431a      	orrs	r2, r3
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	685a      	ldr	r2, [r3, #4]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003644:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	6859      	ldr	r1, [r3, #4]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	691b      	ldr	r3, [r3, #16]
 8003650:	021a      	lsls	r2, r3, #8
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	430a      	orrs	r2, r1
 8003658:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	685a      	ldr	r2, [r3, #4]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003668:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	6859      	ldr	r1, [r3, #4]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	689a      	ldr	r2, [r3, #8]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	430a      	orrs	r2, r1
 800367a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	689a      	ldr	r2, [r3, #8]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800368a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	6899      	ldr	r1, [r3, #8]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	68da      	ldr	r2, [r3, #12]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	430a      	orrs	r2, r1
 800369c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a2:	4a58      	ldr	r2, [pc, #352]	@ (8003804 <ADC_Init+0x1f4>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d022      	beq.n	80036ee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	689a      	ldr	r2, [r3, #8]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036b6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	6899      	ldr	r1, [r3, #8]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	430a      	orrs	r2, r1
 80036c8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689a      	ldr	r2, [r3, #8]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80036d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	6899      	ldr	r1, [r3, #8]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	430a      	orrs	r2, r1
 80036ea:	609a      	str	r2, [r3, #8]
 80036ec:	e00f      	b.n	800370e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	689a      	ldr	r2, [r3, #8]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	689a      	ldr	r2, [r3, #8]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800370c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	689a      	ldr	r2, [r3, #8]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f022 0202 	bic.w	r2, r2, #2
 800371c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	6899      	ldr	r1, [r3, #8]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	7e1b      	ldrb	r3, [r3, #24]
 8003728:	005a      	lsls	r2, r3, #1
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	430a      	orrs	r2, r1
 8003730:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d01b      	beq.n	8003774 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	685a      	ldr	r2, [r3, #4]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800374a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	685a      	ldr	r2, [r3, #4]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800375a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	6859      	ldr	r1, [r3, #4]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003766:	3b01      	subs	r3, #1
 8003768:	035a      	lsls	r2, r3, #13
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	430a      	orrs	r2, r1
 8003770:	605a      	str	r2, [r3, #4]
 8003772:	e007      	b.n	8003784 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	685a      	ldr	r2, [r3, #4]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003782:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003792:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	69db      	ldr	r3, [r3, #28]
 800379e:	3b01      	subs	r3, #1
 80037a0:	051a      	lsls	r2, r3, #20
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	430a      	orrs	r2, r1
 80037a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	689a      	ldr	r2, [r3, #8]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80037b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	6899      	ldr	r1, [r3, #8]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80037c6:	025a      	lsls	r2, r3, #9
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	430a      	orrs	r2, r1
 80037ce:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	689a      	ldr	r2, [r3, #8]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	6899      	ldr	r1, [r3, #8]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	695b      	ldr	r3, [r3, #20]
 80037ea:	029a      	lsls	r2, r3, #10
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	430a      	orrs	r2, r1
 80037f2:	609a      	str	r2, [r3, #8]
}
 80037f4:	bf00      	nop
 80037f6:	3714      	adds	r7, #20
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr
 8003800:	40012300 	.word	0x40012300
 8003804:	0f000001 	.word	0x0f000001

08003808 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003810:	bf00      	nop
 8003812:	370c      	adds	r7, #12
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr

0800381c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800381c:	b480      	push	{r7}
 800381e:	b085      	sub	sp, #20
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	f003 0307 	and.w	r3, r3, #7
 800382a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800382c:	4b0c      	ldr	r3, [pc, #48]	@ (8003860 <__NVIC_SetPriorityGrouping+0x44>)
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003832:	68ba      	ldr	r2, [r7, #8]
 8003834:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003838:	4013      	ands	r3, r2
 800383a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003844:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003848:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800384c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800384e:	4a04      	ldr	r2, [pc, #16]	@ (8003860 <__NVIC_SetPriorityGrouping+0x44>)
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	60d3      	str	r3, [r2, #12]
}
 8003854:	bf00      	nop
 8003856:	3714      	adds	r7, #20
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr
 8003860:	e000ed00 	.word	0xe000ed00

08003864 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003864:	b480      	push	{r7}
 8003866:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003868:	4b04      	ldr	r3, [pc, #16]	@ (800387c <__NVIC_GetPriorityGrouping+0x18>)
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	0a1b      	lsrs	r3, r3, #8
 800386e:	f003 0307 	and.w	r3, r3, #7
}
 8003872:	4618      	mov	r0, r3
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr
 800387c:	e000ed00 	.word	0xe000ed00

08003880 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	4603      	mov	r3, r0
 8003888:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800388a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800388e:	2b00      	cmp	r3, #0
 8003890:	db0b      	blt.n	80038aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003892:	79fb      	ldrb	r3, [r7, #7]
 8003894:	f003 021f 	and.w	r2, r3, #31
 8003898:	4907      	ldr	r1, [pc, #28]	@ (80038b8 <__NVIC_EnableIRQ+0x38>)
 800389a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800389e:	095b      	lsrs	r3, r3, #5
 80038a0:	2001      	movs	r0, #1
 80038a2:	fa00 f202 	lsl.w	r2, r0, r2
 80038a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80038aa:	bf00      	nop
 80038ac:	370c      	adds	r7, #12
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	e000e100 	.word	0xe000e100

080038bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	4603      	mov	r3, r0
 80038c4:	6039      	str	r1, [r7, #0]
 80038c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	db0a      	blt.n	80038e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	b2da      	uxtb	r2, r3
 80038d4:	490c      	ldr	r1, [pc, #48]	@ (8003908 <__NVIC_SetPriority+0x4c>)
 80038d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038da:	0112      	lsls	r2, r2, #4
 80038dc:	b2d2      	uxtb	r2, r2
 80038de:	440b      	add	r3, r1
 80038e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038e4:	e00a      	b.n	80038fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	b2da      	uxtb	r2, r3
 80038ea:	4908      	ldr	r1, [pc, #32]	@ (800390c <__NVIC_SetPriority+0x50>)
 80038ec:	79fb      	ldrb	r3, [r7, #7]
 80038ee:	f003 030f 	and.w	r3, r3, #15
 80038f2:	3b04      	subs	r3, #4
 80038f4:	0112      	lsls	r2, r2, #4
 80038f6:	b2d2      	uxtb	r2, r2
 80038f8:	440b      	add	r3, r1
 80038fa:	761a      	strb	r2, [r3, #24]
}
 80038fc:	bf00      	nop
 80038fe:	370c      	adds	r7, #12
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr
 8003908:	e000e100 	.word	0xe000e100
 800390c:	e000ed00 	.word	0xe000ed00

08003910 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003910:	b480      	push	{r7}
 8003912:	b089      	sub	sp, #36	@ 0x24
 8003914:	af00      	add	r7, sp, #0
 8003916:	60f8      	str	r0, [r7, #12]
 8003918:	60b9      	str	r1, [r7, #8]
 800391a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f003 0307 	and.w	r3, r3, #7
 8003922:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	f1c3 0307 	rsb	r3, r3, #7
 800392a:	2b04      	cmp	r3, #4
 800392c:	bf28      	it	cs
 800392e:	2304      	movcs	r3, #4
 8003930:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	3304      	adds	r3, #4
 8003936:	2b06      	cmp	r3, #6
 8003938:	d902      	bls.n	8003940 <NVIC_EncodePriority+0x30>
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	3b03      	subs	r3, #3
 800393e:	e000      	b.n	8003942 <NVIC_EncodePriority+0x32>
 8003940:	2300      	movs	r3, #0
 8003942:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003944:	f04f 32ff 	mov.w	r2, #4294967295
 8003948:	69bb      	ldr	r3, [r7, #24]
 800394a:	fa02 f303 	lsl.w	r3, r2, r3
 800394e:	43da      	mvns	r2, r3
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	401a      	ands	r2, r3
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003958:	f04f 31ff 	mov.w	r1, #4294967295
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	fa01 f303 	lsl.w	r3, r1, r3
 8003962:	43d9      	mvns	r1, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003968:	4313      	orrs	r3, r2
         );
}
 800396a:	4618      	mov	r0, r3
 800396c:	3724      	adds	r7, #36	@ 0x24
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
	...

08003978 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b082      	sub	sp, #8
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	3b01      	subs	r3, #1
 8003984:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003988:	d301      	bcc.n	800398e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800398a:	2301      	movs	r3, #1
 800398c:	e00f      	b.n	80039ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800398e:	4a0a      	ldr	r2, [pc, #40]	@ (80039b8 <SysTick_Config+0x40>)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	3b01      	subs	r3, #1
 8003994:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003996:	210f      	movs	r1, #15
 8003998:	f04f 30ff 	mov.w	r0, #4294967295
 800399c:	f7ff ff8e 	bl	80038bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039a0:	4b05      	ldr	r3, [pc, #20]	@ (80039b8 <SysTick_Config+0x40>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039a6:	4b04      	ldr	r3, [pc, #16]	@ (80039b8 <SysTick_Config+0x40>)
 80039a8:	2207      	movs	r2, #7
 80039aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039ac:	2300      	movs	r3, #0
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3708      	adds	r7, #8
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	e000e010 	.word	0xe000e010

080039bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f7ff ff29 	bl	800381c <__NVIC_SetPriorityGrouping>
}
 80039ca:	bf00      	nop
 80039cc:	3708      	adds	r7, #8
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b086      	sub	sp, #24
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	4603      	mov	r3, r0
 80039da:	60b9      	str	r1, [r7, #8]
 80039dc:	607a      	str	r2, [r7, #4]
 80039de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039e0:	2300      	movs	r3, #0
 80039e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039e4:	f7ff ff3e 	bl	8003864 <__NVIC_GetPriorityGrouping>
 80039e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	68b9      	ldr	r1, [r7, #8]
 80039ee:	6978      	ldr	r0, [r7, #20]
 80039f0:	f7ff ff8e 	bl	8003910 <NVIC_EncodePriority>
 80039f4:	4602      	mov	r2, r0
 80039f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039fa:	4611      	mov	r1, r2
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7ff ff5d 	bl	80038bc <__NVIC_SetPriority>
}
 8003a02:	bf00      	nop
 8003a04:	3718      	adds	r7, #24
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b082      	sub	sp, #8
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	4603      	mov	r3, r0
 8003a12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7ff ff31 	bl	8003880 <__NVIC_EnableIRQ>
}
 8003a1e:	bf00      	nop
 8003a20:	3708      	adds	r7, #8
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}

08003a26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a26:	b580      	push	{r7, lr}
 8003a28:	b082      	sub	sp, #8
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f7ff ffa2 	bl	8003978 <SysTick_Config>
 8003a34:	4603      	mov	r3, r0
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3708      	adds	r7, #8
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}

08003a3e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003a3e:	b580      	push	{r7, lr}
 8003a40:	b084      	sub	sp, #16
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a4a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003a4c:	f7ff fa4a 	bl	8002ee4 <HAL_GetTick>
 8003a50:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d008      	beq.n	8003a70 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2280      	movs	r2, #128	@ 0x80
 8003a62:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e052      	b.n	8003b16 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f022 0216 	bic.w	r2, r2, #22
 8003a7e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	695a      	ldr	r2, [r3, #20]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a8e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d103      	bne.n	8003aa0 <HAL_DMA_Abort+0x62>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d007      	beq.n	8003ab0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f022 0208 	bic.w	r2, r2, #8
 8003aae:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f022 0201 	bic.w	r2, r2, #1
 8003abe:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ac0:	e013      	b.n	8003aea <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ac2:	f7ff fa0f 	bl	8002ee4 <HAL_GetTick>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	2b05      	cmp	r3, #5
 8003ace:	d90c      	bls.n	8003aea <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2220      	movs	r2, #32
 8003ad4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2203      	movs	r2, #3
 8003ada:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e015      	b.n	8003b16 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0301 	and.w	r3, r3, #1
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d1e4      	bne.n	8003ac2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003afc:	223f      	movs	r2, #63	@ 0x3f
 8003afe:	409a      	lsls	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003b14:	2300      	movs	r3, #0
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3710      	adds	r7, #16
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}

08003b1e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003b1e:	b480      	push	{r7}
 8003b20:	b083      	sub	sp, #12
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d004      	beq.n	8003b3c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2280      	movs	r2, #128	@ 0x80
 8003b36:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e00c      	b.n	8003b56 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2205      	movs	r2, #5
 8003b40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f022 0201 	bic.w	r2, r2, #1
 8003b52:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	370c      	adds	r7, #12
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
	...

08003b64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b089      	sub	sp, #36	@ 0x24
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b72:	2300      	movs	r3, #0
 8003b74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b76:	2300      	movs	r3, #0
 8003b78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	61fb      	str	r3, [r7, #28]
 8003b7e:	e159      	b.n	8003e34 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b80:	2201      	movs	r2, #1
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	fa02 f303 	lsl.w	r3, r2, r3
 8003b88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	697a      	ldr	r2, [r7, #20]
 8003b90:	4013      	ands	r3, r2
 8003b92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b94:	693a      	ldr	r2, [r7, #16]
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	f040 8148 	bne.w	8003e2e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	f003 0303 	and.w	r3, r3, #3
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d005      	beq.n	8003bb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d130      	bne.n	8003c18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	005b      	lsls	r3, r3, #1
 8003bc0:	2203      	movs	r2, #3
 8003bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc6:	43db      	mvns	r3, r3
 8003bc8:	69ba      	ldr	r2, [r7, #24]
 8003bca:	4013      	ands	r3, r2
 8003bcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	68da      	ldr	r2, [r3, #12]
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	005b      	lsls	r3, r3, #1
 8003bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bda:	69ba      	ldr	r2, [r7, #24]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	69ba      	ldr	r2, [r7, #24]
 8003be4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003bec:	2201      	movs	r2, #1
 8003bee:	69fb      	ldr	r3, [r7, #28]
 8003bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf4:	43db      	mvns	r3, r3
 8003bf6:	69ba      	ldr	r2, [r7, #24]
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	091b      	lsrs	r3, r3, #4
 8003c02:	f003 0201 	and.w	r2, r3, #1
 8003c06:	69fb      	ldr	r3, [r7, #28]
 8003c08:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0c:	69ba      	ldr	r2, [r7, #24]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f003 0303 	and.w	r3, r3, #3
 8003c20:	2b03      	cmp	r3, #3
 8003c22:	d017      	beq.n	8003c54 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	005b      	lsls	r3, r3, #1
 8003c2e:	2203      	movs	r2, #3
 8003c30:	fa02 f303 	lsl.w	r3, r2, r3
 8003c34:	43db      	mvns	r3, r3
 8003c36:	69ba      	ldr	r2, [r7, #24]
 8003c38:	4013      	ands	r3, r2
 8003c3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	689a      	ldr	r2, [r3, #8]
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	005b      	lsls	r3, r3, #1
 8003c44:	fa02 f303 	lsl.w	r3, r2, r3
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	69ba      	ldr	r2, [r7, #24]
 8003c52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f003 0303 	and.w	r3, r3, #3
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	d123      	bne.n	8003ca8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	08da      	lsrs	r2, r3, #3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	3208      	adds	r2, #8
 8003c68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c6e:	69fb      	ldr	r3, [r7, #28]
 8003c70:	f003 0307 	and.w	r3, r3, #7
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	220f      	movs	r2, #15
 8003c78:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7c:	43db      	mvns	r3, r3
 8003c7e:	69ba      	ldr	r2, [r7, #24]
 8003c80:	4013      	ands	r3, r2
 8003c82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	691a      	ldr	r2, [r3, #16]
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	f003 0307 	and.w	r3, r3, #7
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	fa02 f303 	lsl.w	r3, r2, r3
 8003c94:	69ba      	ldr	r2, [r7, #24]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	08da      	lsrs	r2, r3, #3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	3208      	adds	r2, #8
 8003ca2:	69b9      	ldr	r1, [r7, #24]
 8003ca4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	005b      	lsls	r3, r3, #1
 8003cb2:	2203      	movs	r2, #3
 8003cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb8:	43db      	mvns	r3, r3
 8003cba:	69ba      	ldr	r2, [r7, #24]
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f003 0203 	and.w	r2, r3, #3
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	005b      	lsls	r3, r3, #1
 8003ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd0:	69ba      	ldr	r2, [r7, #24]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	69ba      	ldr	r2, [r7, #24]
 8003cda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	f000 80a2 	beq.w	8003e2e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cea:	2300      	movs	r3, #0
 8003cec:	60fb      	str	r3, [r7, #12]
 8003cee:	4b57      	ldr	r3, [pc, #348]	@ (8003e4c <HAL_GPIO_Init+0x2e8>)
 8003cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cf2:	4a56      	ldr	r2, [pc, #344]	@ (8003e4c <HAL_GPIO_Init+0x2e8>)
 8003cf4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cfa:	4b54      	ldr	r3, [pc, #336]	@ (8003e4c <HAL_GPIO_Init+0x2e8>)
 8003cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d02:	60fb      	str	r3, [r7, #12]
 8003d04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d06:	4a52      	ldr	r2, [pc, #328]	@ (8003e50 <HAL_GPIO_Init+0x2ec>)
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	089b      	lsrs	r3, r3, #2
 8003d0c:	3302      	adds	r3, #2
 8003d0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f003 0303 	and.w	r3, r3, #3
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	220f      	movs	r2, #15
 8003d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d22:	43db      	mvns	r3, r3
 8003d24:	69ba      	ldr	r2, [r7, #24]
 8003d26:	4013      	ands	r3, r2
 8003d28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a49      	ldr	r2, [pc, #292]	@ (8003e54 <HAL_GPIO_Init+0x2f0>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d019      	beq.n	8003d66 <HAL_GPIO_Init+0x202>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a48      	ldr	r2, [pc, #288]	@ (8003e58 <HAL_GPIO_Init+0x2f4>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d013      	beq.n	8003d62 <HAL_GPIO_Init+0x1fe>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a47      	ldr	r2, [pc, #284]	@ (8003e5c <HAL_GPIO_Init+0x2f8>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d00d      	beq.n	8003d5e <HAL_GPIO_Init+0x1fa>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a46      	ldr	r2, [pc, #280]	@ (8003e60 <HAL_GPIO_Init+0x2fc>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d007      	beq.n	8003d5a <HAL_GPIO_Init+0x1f6>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a45      	ldr	r2, [pc, #276]	@ (8003e64 <HAL_GPIO_Init+0x300>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d101      	bne.n	8003d56 <HAL_GPIO_Init+0x1f2>
 8003d52:	2304      	movs	r3, #4
 8003d54:	e008      	b.n	8003d68 <HAL_GPIO_Init+0x204>
 8003d56:	2307      	movs	r3, #7
 8003d58:	e006      	b.n	8003d68 <HAL_GPIO_Init+0x204>
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e004      	b.n	8003d68 <HAL_GPIO_Init+0x204>
 8003d5e:	2302      	movs	r3, #2
 8003d60:	e002      	b.n	8003d68 <HAL_GPIO_Init+0x204>
 8003d62:	2301      	movs	r3, #1
 8003d64:	e000      	b.n	8003d68 <HAL_GPIO_Init+0x204>
 8003d66:	2300      	movs	r3, #0
 8003d68:	69fa      	ldr	r2, [r7, #28]
 8003d6a:	f002 0203 	and.w	r2, r2, #3
 8003d6e:	0092      	lsls	r2, r2, #2
 8003d70:	4093      	lsls	r3, r2
 8003d72:	69ba      	ldr	r2, [r7, #24]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d78:	4935      	ldr	r1, [pc, #212]	@ (8003e50 <HAL_GPIO_Init+0x2ec>)
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	089b      	lsrs	r3, r3, #2
 8003d7e:	3302      	adds	r3, #2
 8003d80:	69ba      	ldr	r2, [r7, #24]
 8003d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d86:	4b38      	ldr	r3, [pc, #224]	@ (8003e68 <HAL_GPIO_Init+0x304>)
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	43db      	mvns	r3, r3
 8003d90:	69ba      	ldr	r2, [r7, #24]
 8003d92:	4013      	ands	r3, r2
 8003d94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d003      	beq.n	8003daa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003da2:	69ba      	ldr	r2, [r7, #24]
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003daa:	4a2f      	ldr	r2, [pc, #188]	@ (8003e68 <HAL_GPIO_Init+0x304>)
 8003dac:	69bb      	ldr	r3, [r7, #24]
 8003dae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003db0:	4b2d      	ldr	r3, [pc, #180]	@ (8003e68 <HAL_GPIO_Init+0x304>)
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	43db      	mvns	r3, r3
 8003dba:	69ba      	ldr	r2, [r7, #24]
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d003      	beq.n	8003dd4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003dcc:	69ba      	ldr	r2, [r7, #24]
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003dd4:	4a24      	ldr	r2, [pc, #144]	@ (8003e68 <HAL_GPIO_Init+0x304>)
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003dda:	4b23      	ldr	r3, [pc, #140]	@ (8003e68 <HAL_GPIO_Init+0x304>)
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	43db      	mvns	r3, r3
 8003de4:	69ba      	ldr	r2, [r7, #24]
 8003de6:	4013      	ands	r3, r2
 8003de8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d003      	beq.n	8003dfe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003df6:	69ba      	ldr	r2, [r7, #24]
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003dfe:	4a1a      	ldr	r2, [pc, #104]	@ (8003e68 <HAL_GPIO_Init+0x304>)
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e04:	4b18      	ldr	r3, [pc, #96]	@ (8003e68 <HAL_GPIO_Init+0x304>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	43db      	mvns	r3, r3
 8003e0e:	69ba      	ldr	r2, [r7, #24]
 8003e10:	4013      	ands	r3, r2
 8003e12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d003      	beq.n	8003e28 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003e20:	69ba      	ldr	r2, [r7, #24]
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e28:	4a0f      	ldr	r2, [pc, #60]	@ (8003e68 <HAL_GPIO_Init+0x304>)
 8003e2a:	69bb      	ldr	r3, [r7, #24]
 8003e2c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	3301      	adds	r3, #1
 8003e32:	61fb      	str	r3, [r7, #28]
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	2b0f      	cmp	r3, #15
 8003e38:	f67f aea2 	bls.w	8003b80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e3c:	bf00      	nop
 8003e3e:	bf00      	nop
 8003e40:	3724      	adds	r7, #36	@ 0x24
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	40023800 	.word	0x40023800
 8003e50:	40013800 	.word	0x40013800
 8003e54:	40020000 	.word	0x40020000
 8003e58:	40020400 	.word	0x40020400
 8003e5c:	40020800 	.word	0x40020800
 8003e60:	40020c00 	.word	0x40020c00
 8003e64:	40021000 	.word	0x40021000
 8003e68:	40013c00 	.word	0x40013c00

08003e6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b085      	sub	sp, #20
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	460b      	mov	r3, r1
 8003e76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	691a      	ldr	r2, [r3, #16]
 8003e7c:	887b      	ldrh	r3, [r7, #2]
 8003e7e:	4013      	ands	r3, r2
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d002      	beq.n	8003e8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003e84:	2301      	movs	r3, #1
 8003e86:	73fb      	strb	r3, [r7, #15]
 8003e88:	e001      	b.n	8003e8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003e8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3714      	adds	r7, #20
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr

08003e9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	460b      	mov	r3, r1
 8003ea6:	807b      	strh	r3, [r7, #2]
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003eac:	787b      	ldrb	r3, [r7, #1]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d003      	beq.n	8003eba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003eb2:	887a      	ldrh	r2, [r7, #2]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003eb8:	e003      	b.n	8003ec2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003eba:	887b      	ldrh	r3, [r7, #2]
 8003ebc:	041a      	lsls	r2, r3, #16
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	619a      	str	r2, [r3, #24]
}
 8003ec2:	bf00      	nop
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
	...

08003ed0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b082      	sub	sp, #8
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003eda:	4b08      	ldr	r3, [pc, #32]	@ (8003efc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003edc:	695a      	ldr	r2, [r3, #20]
 8003ede:	88fb      	ldrh	r3, [r7, #6]
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d006      	beq.n	8003ef4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ee6:	4a05      	ldr	r2, [pc, #20]	@ (8003efc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ee8:	88fb      	ldrh	r3, [r7, #6]
 8003eea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003eec:	88fb      	ldrh	r3, [r7, #6]
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f000 f806 	bl	8003f00 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ef4:	bf00      	nop
 8003ef6:	3708      	adds	r7, #8
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	40013c00 	.word	0x40013c00

08003f00 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	4603      	mov	r3, r0
 8003f08:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003f0a:	bf00      	nop
 8003f0c:	370c      	adds	r7, #12
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr
	...

08003f18 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b086      	sub	sp, #24
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d101      	bne.n	8003f2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e267      	b.n	80043fa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d075      	beq.n	8004022 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f36:	4b88      	ldr	r3, [pc, #544]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f003 030c 	and.w	r3, r3, #12
 8003f3e:	2b04      	cmp	r3, #4
 8003f40:	d00c      	beq.n	8003f5c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f42:	4b85      	ldr	r3, [pc, #532]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f4a:	2b08      	cmp	r3, #8
 8003f4c:	d112      	bne.n	8003f74 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f4e:	4b82      	ldr	r3, [pc, #520]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f56:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f5a:	d10b      	bne.n	8003f74 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f5c:	4b7e      	ldr	r3, [pc, #504]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d05b      	beq.n	8004020 <HAL_RCC_OscConfig+0x108>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d157      	bne.n	8004020 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e242      	b.n	80043fa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f7c:	d106      	bne.n	8003f8c <HAL_RCC_OscConfig+0x74>
 8003f7e:	4b76      	ldr	r3, [pc, #472]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a75      	ldr	r2, [pc, #468]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8003f84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f88:	6013      	str	r3, [r2, #0]
 8003f8a:	e01d      	b.n	8003fc8 <HAL_RCC_OscConfig+0xb0>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f94:	d10c      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x98>
 8003f96:	4b70      	ldr	r3, [pc, #448]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a6f      	ldr	r2, [pc, #444]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8003f9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003fa0:	6013      	str	r3, [r2, #0]
 8003fa2:	4b6d      	ldr	r3, [pc, #436]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a6c      	ldr	r2, [pc, #432]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8003fa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fac:	6013      	str	r3, [r2, #0]
 8003fae:	e00b      	b.n	8003fc8 <HAL_RCC_OscConfig+0xb0>
 8003fb0:	4b69      	ldr	r3, [pc, #420]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a68      	ldr	r2, [pc, #416]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8003fb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fba:	6013      	str	r3, [r2, #0]
 8003fbc:	4b66      	ldr	r3, [pc, #408]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a65      	ldr	r2, [pc, #404]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8003fc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d013      	beq.n	8003ff8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fd0:	f7fe ff88 	bl	8002ee4 <HAL_GetTick>
 8003fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fd6:	e008      	b.n	8003fea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fd8:	f7fe ff84 	bl	8002ee4 <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	2b64      	cmp	r3, #100	@ 0x64
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e207      	b.n	80043fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fea:	4b5b      	ldr	r3, [pc, #364]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d0f0      	beq.n	8003fd8 <HAL_RCC_OscConfig+0xc0>
 8003ff6:	e014      	b.n	8004022 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ff8:	f7fe ff74 	bl	8002ee4 <HAL_GetTick>
 8003ffc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ffe:	e008      	b.n	8004012 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004000:	f7fe ff70 	bl	8002ee4 <HAL_GetTick>
 8004004:	4602      	mov	r2, r0
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	2b64      	cmp	r3, #100	@ 0x64
 800400c:	d901      	bls.n	8004012 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e1f3      	b.n	80043fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004012:	4b51      	ldr	r3, [pc, #324]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1f0      	bne.n	8004000 <HAL_RCC_OscConfig+0xe8>
 800401e:	e000      	b.n	8004022 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004020:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d063      	beq.n	80040f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800402e:	4b4a      	ldr	r3, [pc, #296]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f003 030c 	and.w	r3, r3, #12
 8004036:	2b00      	cmp	r3, #0
 8004038:	d00b      	beq.n	8004052 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800403a:	4b47      	ldr	r3, [pc, #284]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004042:	2b08      	cmp	r3, #8
 8004044:	d11c      	bne.n	8004080 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004046:	4b44      	ldr	r3, [pc, #272]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d116      	bne.n	8004080 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004052:	4b41      	ldr	r3, [pc, #260]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 0302 	and.w	r3, r3, #2
 800405a:	2b00      	cmp	r3, #0
 800405c:	d005      	beq.n	800406a <HAL_RCC_OscConfig+0x152>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	2b01      	cmp	r3, #1
 8004064:	d001      	beq.n	800406a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e1c7      	b.n	80043fa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800406a:	4b3b      	ldr	r3, [pc, #236]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	00db      	lsls	r3, r3, #3
 8004078:	4937      	ldr	r1, [pc, #220]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 800407a:	4313      	orrs	r3, r2
 800407c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800407e:	e03a      	b.n	80040f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d020      	beq.n	80040ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004088:	4b34      	ldr	r3, [pc, #208]	@ (800415c <HAL_RCC_OscConfig+0x244>)
 800408a:	2201      	movs	r2, #1
 800408c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800408e:	f7fe ff29 	bl	8002ee4 <HAL_GetTick>
 8004092:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004094:	e008      	b.n	80040a8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004096:	f7fe ff25 	bl	8002ee4 <HAL_GetTick>
 800409a:	4602      	mov	r2, r0
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	1ad3      	subs	r3, r2, r3
 80040a0:	2b02      	cmp	r3, #2
 80040a2:	d901      	bls.n	80040a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80040a4:	2303      	movs	r3, #3
 80040a6:	e1a8      	b.n	80043fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040a8:	4b2b      	ldr	r3, [pc, #172]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0302 	and.w	r3, r3, #2
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d0f0      	beq.n	8004096 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040b4:	4b28      	ldr	r3, [pc, #160]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	691b      	ldr	r3, [r3, #16]
 80040c0:	00db      	lsls	r3, r3, #3
 80040c2:	4925      	ldr	r1, [pc, #148]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	600b      	str	r3, [r1, #0]
 80040c8:	e015      	b.n	80040f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040ca:	4b24      	ldr	r3, [pc, #144]	@ (800415c <HAL_RCC_OscConfig+0x244>)
 80040cc:	2200      	movs	r2, #0
 80040ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040d0:	f7fe ff08 	bl	8002ee4 <HAL_GetTick>
 80040d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040d6:	e008      	b.n	80040ea <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040d8:	f7fe ff04 	bl	8002ee4 <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	2b02      	cmp	r3, #2
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e187      	b.n	80043fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040ea:	4b1b      	ldr	r3, [pc, #108]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0302 	and.w	r3, r3, #2
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d1f0      	bne.n	80040d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0308 	and.w	r3, r3, #8
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d036      	beq.n	8004170 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d016      	beq.n	8004138 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800410a:	4b15      	ldr	r3, [pc, #84]	@ (8004160 <HAL_RCC_OscConfig+0x248>)
 800410c:	2201      	movs	r2, #1
 800410e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004110:	f7fe fee8 	bl	8002ee4 <HAL_GetTick>
 8004114:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004116:	e008      	b.n	800412a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004118:	f7fe fee4 	bl	8002ee4 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	2b02      	cmp	r3, #2
 8004124:	d901      	bls.n	800412a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e167      	b.n	80043fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800412a:	4b0b      	ldr	r3, [pc, #44]	@ (8004158 <HAL_RCC_OscConfig+0x240>)
 800412c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	2b00      	cmp	r3, #0
 8004134:	d0f0      	beq.n	8004118 <HAL_RCC_OscConfig+0x200>
 8004136:	e01b      	b.n	8004170 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004138:	4b09      	ldr	r3, [pc, #36]	@ (8004160 <HAL_RCC_OscConfig+0x248>)
 800413a:	2200      	movs	r2, #0
 800413c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800413e:	f7fe fed1 	bl	8002ee4 <HAL_GetTick>
 8004142:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004144:	e00e      	b.n	8004164 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004146:	f7fe fecd 	bl	8002ee4 <HAL_GetTick>
 800414a:	4602      	mov	r2, r0
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	1ad3      	subs	r3, r2, r3
 8004150:	2b02      	cmp	r3, #2
 8004152:	d907      	bls.n	8004164 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004154:	2303      	movs	r3, #3
 8004156:	e150      	b.n	80043fa <HAL_RCC_OscConfig+0x4e2>
 8004158:	40023800 	.word	0x40023800
 800415c:	42470000 	.word	0x42470000
 8004160:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004164:	4b88      	ldr	r3, [pc, #544]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 8004166:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004168:	f003 0302 	and.w	r3, r3, #2
 800416c:	2b00      	cmp	r3, #0
 800416e:	d1ea      	bne.n	8004146 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0304 	and.w	r3, r3, #4
 8004178:	2b00      	cmp	r3, #0
 800417a:	f000 8097 	beq.w	80042ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800417e:	2300      	movs	r3, #0
 8004180:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004182:	4b81      	ldr	r3, [pc, #516]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 8004184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004186:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800418a:	2b00      	cmp	r3, #0
 800418c:	d10f      	bne.n	80041ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800418e:	2300      	movs	r3, #0
 8004190:	60bb      	str	r3, [r7, #8]
 8004192:	4b7d      	ldr	r3, [pc, #500]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 8004194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004196:	4a7c      	ldr	r2, [pc, #496]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 8004198:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800419c:	6413      	str	r3, [r2, #64]	@ 0x40
 800419e:	4b7a      	ldr	r3, [pc, #488]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 80041a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041a6:	60bb      	str	r3, [r7, #8]
 80041a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041aa:	2301      	movs	r3, #1
 80041ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ae:	4b77      	ldr	r3, [pc, #476]	@ (800438c <HAL_RCC_OscConfig+0x474>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d118      	bne.n	80041ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041ba:	4b74      	ldr	r3, [pc, #464]	@ (800438c <HAL_RCC_OscConfig+0x474>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a73      	ldr	r2, [pc, #460]	@ (800438c <HAL_RCC_OscConfig+0x474>)
 80041c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041c6:	f7fe fe8d 	bl	8002ee4 <HAL_GetTick>
 80041ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041cc:	e008      	b.n	80041e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041ce:	f7fe fe89 	bl	8002ee4 <HAL_GetTick>
 80041d2:	4602      	mov	r2, r0
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	2b02      	cmp	r3, #2
 80041da:	d901      	bls.n	80041e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80041dc:	2303      	movs	r3, #3
 80041de:	e10c      	b.n	80043fa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041e0:	4b6a      	ldr	r3, [pc, #424]	@ (800438c <HAL_RCC_OscConfig+0x474>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d0f0      	beq.n	80041ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d106      	bne.n	8004202 <HAL_RCC_OscConfig+0x2ea>
 80041f4:	4b64      	ldr	r3, [pc, #400]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 80041f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041f8:	4a63      	ldr	r2, [pc, #396]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 80041fa:	f043 0301 	orr.w	r3, r3, #1
 80041fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004200:	e01c      	b.n	800423c <HAL_RCC_OscConfig+0x324>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	2b05      	cmp	r3, #5
 8004208:	d10c      	bne.n	8004224 <HAL_RCC_OscConfig+0x30c>
 800420a:	4b5f      	ldr	r3, [pc, #380]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 800420c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800420e:	4a5e      	ldr	r2, [pc, #376]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 8004210:	f043 0304 	orr.w	r3, r3, #4
 8004214:	6713      	str	r3, [r2, #112]	@ 0x70
 8004216:	4b5c      	ldr	r3, [pc, #368]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 8004218:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800421a:	4a5b      	ldr	r2, [pc, #364]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 800421c:	f043 0301 	orr.w	r3, r3, #1
 8004220:	6713      	str	r3, [r2, #112]	@ 0x70
 8004222:	e00b      	b.n	800423c <HAL_RCC_OscConfig+0x324>
 8004224:	4b58      	ldr	r3, [pc, #352]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 8004226:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004228:	4a57      	ldr	r2, [pc, #348]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 800422a:	f023 0301 	bic.w	r3, r3, #1
 800422e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004230:	4b55      	ldr	r3, [pc, #340]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 8004232:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004234:	4a54      	ldr	r2, [pc, #336]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 8004236:	f023 0304 	bic.w	r3, r3, #4
 800423a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d015      	beq.n	8004270 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004244:	f7fe fe4e 	bl	8002ee4 <HAL_GetTick>
 8004248:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800424a:	e00a      	b.n	8004262 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800424c:	f7fe fe4a 	bl	8002ee4 <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	f241 3288 	movw	r2, #5000	@ 0x1388
 800425a:	4293      	cmp	r3, r2
 800425c:	d901      	bls.n	8004262 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800425e:	2303      	movs	r3, #3
 8004260:	e0cb      	b.n	80043fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004262:	4b49      	ldr	r3, [pc, #292]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 8004264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004266:	f003 0302 	and.w	r3, r3, #2
 800426a:	2b00      	cmp	r3, #0
 800426c:	d0ee      	beq.n	800424c <HAL_RCC_OscConfig+0x334>
 800426e:	e014      	b.n	800429a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004270:	f7fe fe38 	bl	8002ee4 <HAL_GetTick>
 8004274:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004276:	e00a      	b.n	800428e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004278:	f7fe fe34 	bl	8002ee4 <HAL_GetTick>
 800427c:	4602      	mov	r2, r0
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	1ad3      	subs	r3, r2, r3
 8004282:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004286:	4293      	cmp	r3, r2
 8004288:	d901      	bls.n	800428e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e0b5      	b.n	80043fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800428e:	4b3e      	ldr	r3, [pc, #248]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 8004290:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004292:	f003 0302 	and.w	r3, r3, #2
 8004296:	2b00      	cmp	r3, #0
 8004298:	d1ee      	bne.n	8004278 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800429a:	7dfb      	ldrb	r3, [r7, #23]
 800429c:	2b01      	cmp	r3, #1
 800429e:	d105      	bne.n	80042ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042a0:	4b39      	ldr	r3, [pc, #228]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 80042a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a4:	4a38      	ldr	r2, [pc, #224]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 80042a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042aa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	699b      	ldr	r3, [r3, #24]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	f000 80a1 	beq.w	80043f8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042b6:	4b34      	ldr	r3, [pc, #208]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f003 030c 	and.w	r3, r3, #12
 80042be:	2b08      	cmp	r3, #8
 80042c0:	d05c      	beq.n	800437c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d141      	bne.n	800434e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042ca:	4b31      	ldr	r3, [pc, #196]	@ (8004390 <HAL_RCC_OscConfig+0x478>)
 80042cc:	2200      	movs	r2, #0
 80042ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042d0:	f7fe fe08 	bl	8002ee4 <HAL_GetTick>
 80042d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042d6:	e008      	b.n	80042ea <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042d8:	f7fe fe04 	bl	8002ee4 <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d901      	bls.n	80042ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e087      	b.n	80043fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042ea:	4b27      	ldr	r3, [pc, #156]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d1f0      	bne.n	80042d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	69da      	ldr	r2, [r3, #28]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a1b      	ldr	r3, [r3, #32]
 80042fe:	431a      	orrs	r2, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004304:	019b      	lsls	r3, r3, #6
 8004306:	431a      	orrs	r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800430c:	085b      	lsrs	r3, r3, #1
 800430e:	3b01      	subs	r3, #1
 8004310:	041b      	lsls	r3, r3, #16
 8004312:	431a      	orrs	r2, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004318:	061b      	lsls	r3, r3, #24
 800431a:	491b      	ldr	r1, [pc, #108]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 800431c:	4313      	orrs	r3, r2
 800431e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004320:	4b1b      	ldr	r3, [pc, #108]	@ (8004390 <HAL_RCC_OscConfig+0x478>)
 8004322:	2201      	movs	r2, #1
 8004324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004326:	f7fe fddd 	bl	8002ee4 <HAL_GetTick>
 800432a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800432c:	e008      	b.n	8004340 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800432e:	f7fe fdd9 	bl	8002ee4 <HAL_GetTick>
 8004332:	4602      	mov	r2, r0
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	1ad3      	subs	r3, r2, r3
 8004338:	2b02      	cmp	r3, #2
 800433a:	d901      	bls.n	8004340 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800433c:	2303      	movs	r3, #3
 800433e:	e05c      	b.n	80043fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004340:	4b11      	ldr	r3, [pc, #68]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d0f0      	beq.n	800432e <HAL_RCC_OscConfig+0x416>
 800434c:	e054      	b.n	80043f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800434e:	4b10      	ldr	r3, [pc, #64]	@ (8004390 <HAL_RCC_OscConfig+0x478>)
 8004350:	2200      	movs	r2, #0
 8004352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004354:	f7fe fdc6 	bl	8002ee4 <HAL_GetTick>
 8004358:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800435a:	e008      	b.n	800436e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800435c:	f7fe fdc2 	bl	8002ee4 <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	2b02      	cmp	r3, #2
 8004368:	d901      	bls.n	800436e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e045      	b.n	80043fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800436e:	4b06      	ldr	r3, [pc, #24]	@ (8004388 <HAL_RCC_OscConfig+0x470>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d1f0      	bne.n	800435c <HAL_RCC_OscConfig+0x444>
 800437a:	e03d      	b.n	80043f8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	699b      	ldr	r3, [r3, #24]
 8004380:	2b01      	cmp	r3, #1
 8004382:	d107      	bne.n	8004394 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e038      	b.n	80043fa <HAL_RCC_OscConfig+0x4e2>
 8004388:	40023800 	.word	0x40023800
 800438c:	40007000 	.word	0x40007000
 8004390:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004394:	4b1b      	ldr	r3, [pc, #108]	@ (8004404 <HAL_RCC_OscConfig+0x4ec>)
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	699b      	ldr	r3, [r3, #24]
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d028      	beq.n	80043f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d121      	bne.n	80043f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d11a      	bne.n	80043f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043be:	68fa      	ldr	r2, [r7, #12]
 80043c0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80043c4:	4013      	ands	r3, r2
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80043ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d111      	bne.n	80043f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043da:	085b      	lsrs	r3, r3, #1
 80043dc:	3b01      	subs	r3, #1
 80043de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d107      	bne.n	80043f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d001      	beq.n	80043f8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	e000      	b.n	80043fa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80043f8:	2300      	movs	r3, #0
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3718      	adds	r7, #24
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	40023800 	.word	0x40023800

08004408 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d101      	bne.n	800441c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e0cc      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800441c:	4b68      	ldr	r3, [pc, #416]	@ (80045c0 <HAL_RCC_ClockConfig+0x1b8>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0307 	and.w	r3, r3, #7
 8004424:	683a      	ldr	r2, [r7, #0]
 8004426:	429a      	cmp	r2, r3
 8004428:	d90c      	bls.n	8004444 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800442a:	4b65      	ldr	r3, [pc, #404]	@ (80045c0 <HAL_RCC_ClockConfig+0x1b8>)
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	b2d2      	uxtb	r2, r2
 8004430:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004432:	4b63      	ldr	r3, [pc, #396]	@ (80045c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0307 	and.w	r3, r3, #7
 800443a:	683a      	ldr	r2, [r7, #0]
 800443c:	429a      	cmp	r2, r3
 800443e:	d001      	beq.n	8004444 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e0b8      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	2b00      	cmp	r3, #0
 800444e:	d020      	beq.n	8004492 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0304 	and.w	r3, r3, #4
 8004458:	2b00      	cmp	r3, #0
 800445a:	d005      	beq.n	8004468 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800445c:	4b59      	ldr	r3, [pc, #356]	@ (80045c4 <HAL_RCC_ClockConfig+0x1bc>)
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	4a58      	ldr	r2, [pc, #352]	@ (80045c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004462:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004466:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 0308 	and.w	r3, r3, #8
 8004470:	2b00      	cmp	r3, #0
 8004472:	d005      	beq.n	8004480 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004474:	4b53      	ldr	r3, [pc, #332]	@ (80045c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	4a52      	ldr	r2, [pc, #328]	@ (80045c4 <HAL_RCC_ClockConfig+0x1bc>)
 800447a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800447e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004480:	4b50      	ldr	r3, [pc, #320]	@ (80045c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	494d      	ldr	r1, [pc, #308]	@ (80045c4 <HAL_RCC_ClockConfig+0x1bc>)
 800448e:	4313      	orrs	r3, r2
 8004490:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b00      	cmp	r3, #0
 800449c:	d044      	beq.n	8004528 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d107      	bne.n	80044b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044a6:	4b47      	ldr	r3, [pc, #284]	@ (80045c4 <HAL_RCC_ClockConfig+0x1bc>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d119      	bne.n	80044e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e07f      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	2b02      	cmp	r3, #2
 80044bc:	d003      	beq.n	80044c6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044c2:	2b03      	cmp	r3, #3
 80044c4:	d107      	bne.n	80044d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044c6:	4b3f      	ldr	r3, [pc, #252]	@ (80045c4 <HAL_RCC_ClockConfig+0x1bc>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d109      	bne.n	80044e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e06f      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044d6:	4b3b      	ldr	r3, [pc, #236]	@ (80045c4 <HAL_RCC_ClockConfig+0x1bc>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d101      	bne.n	80044e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e067      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044e6:	4b37      	ldr	r3, [pc, #220]	@ (80045c4 <HAL_RCC_ClockConfig+0x1bc>)
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	f023 0203 	bic.w	r2, r3, #3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	4934      	ldr	r1, [pc, #208]	@ (80045c4 <HAL_RCC_ClockConfig+0x1bc>)
 80044f4:	4313      	orrs	r3, r2
 80044f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044f8:	f7fe fcf4 	bl	8002ee4 <HAL_GetTick>
 80044fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044fe:	e00a      	b.n	8004516 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004500:	f7fe fcf0 	bl	8002ee4 <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800450e:	4293      	cmp	r3, r2
 8004510:	d901      	bls.n	8004516 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e04f      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004516:	4b2b      	ldr	r3, [pc, #172]	@ (80045c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	f003 020c 	and.w	r2, r3, #12
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	429a      	cmp	r2, r3
 8004526:	d1eb      	bne.n	8004500 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004528:	4b25      	ldr	r3, [pc, #148]	@ (80045c0 <HAL_RCC_ClockConfig+0x1b8>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 0307 	and.w	r3, r3, #7
 8004530:	683a      	ldr	r2, [r7, #0]
 8004532:	429a      	cmp	r2, r3
 8004534:	d20c      	bcs.n	8004550 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004536:	4b22      	ldr	r3, [pc, #136]	@ (80045c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004538:	683a      	ldr	r2, [r7, #0]
 800453a:	b2d2      	uxtb	r2, r2
 800453c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800453e:	4b20      	ldr	r3, [pc, #128]	@ (80045c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0307 	and.w	r3, r3, #7
 8004546:	683a      	ldr	r2, [r7, #0]
 8004548:	429a      	cmp	r2, r3
 800454a:	d001      	beq.n	8004550 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e032      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0304 	and.w	r3, r3, #4
 8004558:	2b00      	cmp	r3, #0
 800455a:	d008      	beq.n	800456e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800455c:	4b19      	ldr	r3, [pc, #100]	@ (80045c4 <HAL_RCC_ClockConfig+0x1bc>)
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	4916      	ldr	r1, [pc, #88]	@ (80045c4 <HAL_RCC_ClockConfig+0x1bc>)
 800456a:	4313      	orrs	r3, r2
 800456c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0308 	and.w	r3, r3, #8
 8004576:	2b00      	cmp	r3, #0
 8004578:	d009      	beq.n	800458e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800457a:	4b12      	ldr	r3, [pc, #72]	@ (80045c4 <HAL_RCC_ClockConfig+0x1bc>)
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	691b      	ldr	r3, [r3, #16]
 8004586:	00db      	lsls	r3, r3, #3
 8004588:	490e      	ldr	r1, [pc, #56]	@ (80045c4 <HAL_RCC_ClockConfig+0x1bc>)
 800458a:	4313      	orrs	r3, r2
 800458c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800458e:	f000 f821 	bl	80045d4 <HAL_RCC_GetSysClockFreq>
 8004592:	4602      	mov	r2, r0
 8004594:	4b0b      	ldr	r3, [pc, #44]	@ (80045c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	091b      	lsrs	r3, r3, #4
 800459a:	f003 030f 	and.w	r3, r3, #15
 800459e:	490a      	ldr	r1, [pc, #40]	@ (80045c8 <HAL_RCC_ClockConfig+0x1c0>)
 80045a0:	5ccb      	ldrb	r3, [r1, r3]
 80045a2:	fa22 f303 	lsr.w	r3, r2, r3
 80045a6:	4a09      	ldr	r2, [pc, #36]	@ (80045cc <HAL_RCC_ClockConfig+0x1c4>)
 80045a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80045aa:	4b09      	ldr	r3, [pc, #36]	@ (80045d0 <HAL_RCC_ClockConfig+0x1c8>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4618      	mov	r0, r3
 80045b0:	f7fe fc54 	bl	8002e5c <HAL_InitTick>

  return HAL_OK;
 80045b4:	2300      	movs	r3, #0
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3710      	adds	r7, #16
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	40023c00 	.word	0x40023c00
 80045c4:	40023800 	.word	0x40023800
 80045c8:	0800ab90 	.word	0x0800ab90
 80045cc:	20000004 	.word	0x20000004
 80045d0:	20000008 	.word	0x20000008

080045d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045d8:	b094      	sub	sp, #80	@ 0x50
 80045da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80045dc:	2300      	movs	r3, #0
 80045de:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80045e0:	2300      	movs	r3, #0
 80045e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80045e4:	2300      	movs	r3, #0
 80045e6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80045e8:	2300      	movs	r3, #0
 80045ea:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045ec:	4b79      	ldr	r3, [pc, #484]	@ (80047d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	f003 030c 	and.w	r3, r3, #12
 80045f4:	2b08      	cmp	r3, #8
 80045f6:	d00d      	beq.n	8004614 <HAL_RCC_GetSysClockFreq+0x40>
 80045f8:	2b08      	cmp	r3, #8
 80045fa:	f200 80e1 	bhi.w	80047c0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d002      	beq.n	8004608 <HAL_RCC_GetSysClockFreq+0x34>
 8004602:	2b04      	cmp	r3, #4
 8004604:	d003      	beq.n	800460e <HAL_RCC_GetSysClockFreq+0x3a>
 8004606:	e0db      	b.n	80047c0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004608:	4b73      	ldr	r3, [pc, #460]	@ (80047d8 <HAL_RCC_GetSysClockFreq+0x204>)
 800460a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800460c:	e0db      	b.n	80047c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800460e:	4b73      	ldr	r3, [pc, #460]	@ (80047dc <HAL_RCC_GetSysClockFreq+0x208>)
 8004610:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004612:	e0d8      	b.n	80047c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004614:	4b6f      	ldr	r3, [pc, #444]	@ (80047d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800461c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800461e:	4b6d      	ldr	r3, [pc, #436]	@ (80047d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004626:	2b00      	cmp	r3, #0
 8004628:	d063      	beq.n	80046f2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800462a:	4b6a      	ldr	r3, [pc, #424]	@ (80047d4 <HAL_RCC_GetSysClockFreq+0x200>)
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	099b      	lsrs	r3, r3, #6
 8004630:	2200      	movs	r2, #0
 8004632:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004634:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004638:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800463c:	633b      	str	r3, [r7, #48]	@ 0x30
 800463e:	2300      	movs	r3, #0
 8004640:	637b      	str	r3, [r7, #52]	@ 0x34
 8004642:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004646:	4622      	mov	r2, r4
 8004648:	462b      	mov	r3, r5
 800464a:	f04f 0000 	mov.w	r0, #0
 800464e:	f04f 0100 	mov.w	r1, #0
 8004652:	0159      	lsls	r1, r3, #5
 8004654:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004658:	0150      	lsls	r0, r2, #5
 800465a:	4602      	mov	r2, r0
 800465c:	460b      	mov	r3, r1
 800465e:	4621      	mov	r1, r4
 8004660:	1a51      	subs	r1, r2, r1
 8004662:	6139      	str	r1, [r7, #16]
 8004664:	4629      	mov	r1, r5
 8004666:	eb63 0301 	sbc.w	r3, r3, r1
 800466a:	617b      	str	r3, [r7, #20]
 800466c:	f04f 0200 	mov.w	r2, #0
 8004670:	f04f 0300 	mov.w	r3, #0
 8004674:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004678:	4659      	mov	r1, fp
 800467a:	018b      	lsls	r3, r1, #6
 800467c:	4651      	mov	r1, sl
 800467e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004682:	4651      	mov	r1, sl
 8004684:	018a      	lsls	r2, r1, #6
 8004686:	4651      	mov	r1, sl
 8004688:	ebb2 0801 	subs.w	r8, r2, r1
 800468c:	4659      	mov	r1, fp
 800468e:	eb63 0901 	sbc.w	r9, r3, r1
 8004692:	f04f 0200 	mov.w	r2, #0
 8004696:	f04f 0300 	mov.w	r3, #0
 800469a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800469e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046a6:	4690      	mov	r8, r2
 80046a8:	4699      	mov	r9, r3
 80046aa:	4623      	mov	r3, r4
 80046ac:	eb18 0303 	adds.w	r3, r8, r3
 80046b0:	60bb      	str	r3, [r7, #8]
 80046b2:	462b      	mov	r3, r5
 80046b4:	eb49 0303 	adc.w	r3, r9, r3
 80046b8:	60fb      	str	r3, [r7, #12]
 80046ba:	f04f 0200 	mov.w	r2, #0
 80046be:	f04f 0300 	mov.w	r3, #0
 80046c2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80046c6:	4629      	mov	r1, r5
 80046c8:	024b      	lsls	r3, r1, #9
 80046ca:	4621      	mov	r1, r4
 80046cc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80046d0:	4621      	mov	r1, r4
 80046d2:	024a      	lsls	r2, r1, #9
 80046d4:	4610      	mov	r0, r2
 80046d6:	4619      	mov	r1, r3
 80046d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046da:	2200      	movs	r2, #0
 80046dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046e0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80046e4:	f7fc fac8 	bl	8000c78 <__aeabi_uldivmod>
 80046e8:	4602      	mov	r2, r0
 80046ea:	460b      	mov	r3, r1
 80046ec:	4613      	mov	r3, r2
 80046ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046f0:	e058      	b.n	80047a4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046f2:	4b38      	ldr	r3, [pc, #224]	@ (80047d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	099b      	lsrs	r3, r3, #6
 80046f8:	2200      	movs	r2, #0
 80046fa:	4618      	mov	r0, r3
 80046fc:	4611      	mov	r1, r2
 80046fe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004702:	623b      	str	r3, [r7, #32]
 8004704:	2300      	movs	r3, #0
 8004706:	627b      	str	r3, [r7, #36]	@ 0x24
 8004708:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800470c:	4642      	mov	r2, r8
 800470e:	464b      	mov	r3, r9
 8004710:	f04f 0000 	mov.w	r0, #0
 8004714:	f04f 0100 	mov.w	r1, #0
 8004718:	0159      	lsls	r1, r3, #5
 800471a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800471e:	0150      	lsls	r0, r2, #5
 8004720:	4602      	mov	r2, r0
 8004722:	460b      	mov	r3, r1
 8004724:	4641      	mov	r1, r8
 8004726:	ebb2 0a01 	subs.w	sl, r2, r1
 800472a:	4649      	mov	r1, r9
 800472c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004730:	f04f 0200 	mov.w	r2, #0
 8004734:	f04f 0300 	mov.w	r3, #0
 8004738:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800473c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004740:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004744:	ebb2 040a 	subs.w	r4, r2, sl
 8004748:	eb63 050b 	sbc.w	r5, r3, fp
 800474c:	f04f 0200 	mov.w	r2, #0
 8004750:	f04f 0300 	mov.w	r3, #0
 8004754:	00eb      	lsls	r3, r5, #3
 8004756:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800475a:	00e2      	lsls	r2, r4, #3
 800475c:	4614      	mov	r4, r2
 800475e:	461d      	mov	r5, r3
 8004760:	4643      	mov	r3, r8
 8004762:	18e3      	adds	r3, r4, r3
 8004764:	603b      	str	r3, [r7, #0]
 8004766:	464b      	mov	r3, r9
 8004768:	eb45 0303 	adc.w	r3, r5, r3
 800476c:	607b      	str	r3, [r7, #4]
 800476e:	f04f 0200 	mov.w	r2, #0
 8004772:	f04f 0300 	mov.w	r3, #0
 8004776:	e9d7 4500 	ldrd	r4, r5, [r7]
 800477a:	4629      	mov	r1, r5
 800477c:	028b      	lsls	r3, r1, #10
 800477e:	4621      	mov	r1, r4
 8004780:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004784:	4621      	mov	r1, r4
 8004786:	028a      	lsls	r2, r1, #10
 8004788:	4610      	mov	r0, r2
 800478a:	4619      	mov	r1, r3
 800478c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800478e:	2200      	movs	r2, #0
 8004790:	61bb      	str	r3, [r7, #24]
 8004792:	61fa      	str	r2, [r7, #28]
 8004794:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004798:	f7fc fa6e 	bl	8000c78 <__aeabi_uldivmod>
 800479c:	4602      	mov	r2, r0
 800479e:	460b      	mov	r3, r1
 80047a0:	4613      	mov	r3, r2
 80047a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80047a4:	4b0b      	ldr	r3, [pc, #44]	@ (80047d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	0c1b      	lsrs	r3, r3, #16
 80047aa:	f003 0303 	and.w	r3, r3, #3
 80047ae:	3301      	adds	r3, #1
 80047b0:	005b      	lsls	r3, r3, #1
 80047b2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80047b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047be:	e002      	b.n	80047c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047c0:	4b05      	ldr	r3, [pc, #20]	@ (80047d8 <HAL_RCC_GetSysClockFreq+0x204>)
 80047c2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3750      	adds	r7, #80	@ 0x50
 80047cc:	46bd      	mov	sp, r7
 80047ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047d2:	bf00      	nop
 80047d4:	40023800 	.word	0x40023800
 80047d8:	00f42400 	.word	0x00f42400
 80047dc:	007a1200 	.word	0x007a1200

080047e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047e0:	b480      	push	{r7}
 80047e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047e4:	4b03      	ldr	r3, [pc, #12]	@ (80047f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80047e6:	681b      	ldr	r3, [r3, #0]
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop
 80047f4:	20000004 	.word	0x20000004

080047f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80047fc:	f7ff fff0 	bl	80047e0 <HAL_RCC_GetHCLKFreq>
 8004800:	4602      	mov	r2, r0
 8004802:	4b05      	ldr	r3, [pc, #20]	@ (8004818 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	0a9b      	lsrs	r3, r3, #10
 8004808:	f003 0307 	and.w	r3, r3, #7
 800480c:	4903      	ldr	r1, [pc, #12]	@ (800481c <HAL_RCC_GetPCLK1Freq+0x24>)
 800480e:	5ccb      	ldrb	r3, [r1, r3]
 8004810:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004814:	4618      	mov	r0, r3
 8004816:	bd80      	pop	{r7, pc}
 8004818:	40023800 	.word	0x40023800
 800481c:	0800aba0 	.word	0x0800aba0

08004820 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004824:	f7ff ffdc 	bl	80047e0 <HAL_RCC_GetHCLKFreq>
 8004828:	4602      	mov	r2, r0
 800482a:	4b05      	ldr	r3, [pc, #20]	@ (8004840 <HAL_RCC_GetPCLK2Freq+0x20>)
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	0b5b      	lsrs	r3, r3, #13
 8004830:	f003 0307 	and.w	r3, r3, #7
 8004834:	4903      	ldr	r1, [pc, #12]	@ (8004844 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004836:	5ccb      	ldrb	r3, [r1, r3]
 8004838:	fa22 f303 	lsr.w	r3, r2, r3
}
 800483c:	4618      	mov	r0, r3
 800483e:	bd80      	pop	{r7, pc}
 8004840:	40023800 	.word	0x40023800
 8004844:	0800aba0 	.word	0x0800aba0

08004848 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d101      	bne.n	800485a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e041      	b.n	80048de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004860:	b2db      	uxtb	r3, r3
 8004862:	2b00      	cmp	r3, #0
 8004864:	d106      	bne.n	8004874 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f7fd ffa2 	bl	80027b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2202      	movs	r2, #2
 8004878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	3304      	adds	r3, #4
 8004884:	4619      	mov	r1, r3
 8004886:	4610      	mov	r0, r2
 8004888:	f000 fc3c 	bl	8005104 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048dc:	2300      	movs	r3, #0
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3708      	adds	r7, #8
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
	...

080048e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b085      	sub	sp, #20
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d001      	beq.n	8004900 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e044      	b.n	800498a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2202      	movs	r2, #2
 8004904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68da      	ldr	r2, [r3, #12]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f042 0201 	orr.w	r2, r2, #1
 8004916:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a1e      	ldr	r2, [pc, #120]	@ (8004998 <HAL_TIM_Base_Start_IT+0xb0>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d018      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x6c>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800492a:	d013      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x6c>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a1a      	ldr	r2, [pc, #104]	@ (800499c <HAL_TIM_Base_Start_IT+0xb4>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d00e      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x6c>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a19      	ldr	r2, [pc, #100]	@ (80049a0 <HAL_TIM_Base_Start_IT+0xb8>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d009      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x6c>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a17      	ldr	r2, [pc, #92]	@ (80049a4 <HAL_TIM_Base_Start_IT+0xbc>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d004      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x6c>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a16      	ldr	r2, [pc, #88]	@ (80049a8 <HAL_TIM_Base_Start_IT+0xc0>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d111      	bne.n	8004978 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	f003 0307 	and.w	r3, r3, #7
 800495e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2b06      	cmp	r3, #6
 8004964:	d010      	beq.n	8004988 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f042 0201 	orr.w	r2, r2, #1
 8004974:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004976:	e007      	b.n	8004988 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f042 0201 	orr.w	r2, r2, #1
 8004986:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3714      	adds	r7, #20
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop
 8004998:	40010000 	.word	0x40010000
 800499c:	40000400 	.word	0x40000400
 80049a0:	40000800 	.word	0x40000800
 80049a4:	40000c00 	.word	0x40000c00
 80049a8:	40014000 	.word	0x40014000

080049ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b082      	sub	sp, #8
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d101      	bne.n	80049be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e041      	b.n	8004a42 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d106      	bne.n	80049d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 f839 	bl	8004a4a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2202      	movs	r2, #2
 80049dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	3304      	adds	r3, #4
 80049e8:	4619      	mov	r1, r3
 80049ea:	4610      	mov	r0, r2
 80049ec:	f000 fb8a 	bl	8005104 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a40:	2300      	movs	r3, #0
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3708      	adds	r7, #8
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}

08004a4a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a4a:	b480      	push	{r7}
 8004a4c:	b083      	sub	sp, #12
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004a52:	bf00      	nop
 8004a54:	370c      	adds	r7, #12
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
	...

08004a60 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d109      	bne.n	8004a84 <HAL_TIM_PWM_Start+0x24>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	bf14      	ite	ne
 8004a7c:	2301      	movne	r3, #1
 8004a7e:	2300      	moveq	r3, #0
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	e022      	b.n	8004aca <HAL_TIM_PWM_Start+0x6a>
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	2b04      	cmp	r3, #4
 8004a88:	d109      	bne.n	8004a9e <HAL_TIM_PWM_Start+0x3e>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	bf14      	ite	ne
 8004a96:	2301      	movne	r3, #1
 8004a98:	2300      	moveq	r3, #0
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	e015      	b.n	8004aca <HAL_TIM_PWM_Start+0x6a>
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	2b08      	cmp	r3, #8
 8004aa2:	d109      	bne.n	8004ab8 <HAL_TIM_PWM_Start+0x58>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	bf14      	ite	ne
 8004ab0:	2301      	movne	r3, #1
 8004ab2:	2300      	moveq	r3, #0
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	e008      	b.n	8004aca <HAL_TIM_PWM_Start+0x6a>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	bf14      	ite	ne
 8004ac4:	2301      	movne	r3, #1
 8004ac6:	2300      	moveq	r3, #0
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d001      	beq.n	8004ad2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e068      	b.n	8004ba4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d104      	bne.n	8004ae2 <HAL_TIM_PWM_Start+0x82>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2202      	movs	r2, #2
 8004adc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ae0:	e013      	b.n	8004b0a <HAL_TIM_PWM_Start+0xaa>
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	2b04      	cmp	r3, #4
 8004ae6:	d104      	bne.n	8004af2 <HAL_TIM_PWM_Start+0x92>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2202      	movs	r2, #2
 8004aec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004af0:	e00b      	b.n	8004b0a <HAL_TIM_PWM_Start+0xaa>
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	2b08      	cmp	r3, #8
 8004af6:	d104      	bne.n	8004b02 <HAL_TIM_PWM_Start+0xa2>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2202      	movs	r2, #2
 8004afc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b00:	e003      	b.n	8004b0a <HAL_TIM_PWM_Start+0xaa>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2202      	movs	r2, #2
 8004b06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	6839      	ldr	r1, [r7, #0]
 8004b12:	4618      	mov	r0, r3
 8004b14:	f000 fda2 	bl	800565c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a23      	ldr	r2, [pc, #140]	@ (8004bac <HAL_TIM_PWM_Start+0x14c>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d107      	bne.n	8004b32 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b30:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a1d      	ldr	r2, [pc, #116]	@ (8004bac <HAL_TIM_PWM_Start+0x14c>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d018      	beq.n	8004b6e <HAL_TIM_PWM_Start+0x10e>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b44:	d013      	beq.n	8004b6e <HAL_TIM_PWM_Start+0x10e>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a19      	ldr	r2, [pc, #100]	@ (8004bb0 <HAL_TIM_PWM_Start+0x150>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d00e      	beq.n	8004b6e <HAL_TIM_PWM_Start+0x10e>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a17      	ldr	r2, [pc, #92]	@ (8004bb4 <HAL_TIM_PWM_Start+0x154>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d009      	beq.n	8004b6e <HAL_TIM_PWM_Start+0x10e>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a16      	ldr	r2, [pc, #88]	@ (8004bb8 <HAL_TIM_PWM_Start+0x158>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d004      	beq.n	8004b6e <HAL_TIM_PWM_Start+0x10e>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a14      	ldr	r2, [pc, #80]	@ (8004bbc <HAL_TIM_PWM_Start+0x15c>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d111      	bne.n	8004b92 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	f003 0307 	and.w	r3, r3, #7
 8004b78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2b06      	cmp	r3, #6
 8004b7e:	d010      	beq.n	8004ba2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f042 0201 	orr.w	r2, r2, #1
 8004b8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b90:	e007      	b.n	8004ba2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f042 0201 	orr.w	r2, r2, #1
 8004ba0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3710      	adds	r7, #16
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	40010000 	.word	0x40010000
 8004bb0:	40000400 	.word	0x40000400
 8004bb4:	40000800 	.word	0x40000800
 8004bb8:	40000c00 	.word	0x40000c00
 8004bbc:	40014000 	.word	0x40014000

08004bc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	f003 0302 	and.w	r3, r3, #2
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d020      	beq.n	8004c24 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	f003 0302 	and.w	r3, r3, #2
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d01b      	beq.n	8004c24 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f06f 0202 	mvn.w	r2, #2
 8004bf4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	699b      	ldr	r3, [r3, #24]
 8004c02:	f003 0303 	and.w	r3, r3, #3
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d003      	beq.n	8004c12 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f000 fa5b 	bl	80050c6 <HAL_TIM_IC_CaptureCallback>
 8004c10:	e005      	b.n	8004c1e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 fa4d 	bl	80050b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f000 fa5e 	bl	80050da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	f003 0304 	and.w	r3, r3, #4
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d020      	beq.n	8004c70 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f003 0304 	and.w	r3, r3, #4
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d01b      	beq.n	8004c70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f06f 0204 	mvn.w	r2, #4
 8004c40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2202      	movs	r2, #2
 8004c46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	699b      	ldr	r3, [r3, #24]
 8004c4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d003      	beq.n	8004c5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f000 fa35 	bl	80050c6 <HAL_TIM_IC_CaptureCallback>
 8004c5c:	e005      	b.n	8004c6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f000 fa27 	bl	80050b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f000 fa38 	bl	80050da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	f003 0308 	and.w	r3, r3, #8
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d020      	beq.n	8004cbc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f003 0308 	and.w	r3, r3, #8
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d01b      	beq.n	8004cbc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f06f 0208 	mvn.w	r2, #8
 8004c8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2204      	movs	r2, #4
 8004c92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	69db      	ldr	r3, [r3, #28]
 8004c9a:	f003 0303 	and.w	r3, r3, #3
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d003      	beq.n	8004caa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f000 fa0f 	bl	80050c6 <HAL_TIM_IC_CaptureCallback>
 8004ca8:	e005      	b.n	8004cb6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f000 fa01 	bl	80050b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f000 fa12 	bl	80050da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	f003 0310 	and.w	r3, r3, #16
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d020      	beq.n	8004d08 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f003 0310 	and.w	r3, r3, #16
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d01b      	beq.n	8004d08 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f06f 0210 	mvn.w	r2, #16
 8004cd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2208      	movs	r2, #8
 8004cde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	69db      	ldr	r3, [r3, #28]
 8004ce6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d003      	beq.n	8004cf6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f000 f9e9 	bl	80050c6 <HAL_TIM_IC_CaptureCallback>
 8004cf4:	e005      	b.n	8004d02 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f000 f9db 	bl	80050b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f000 f9ec 	bl	80050da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00c      	beq.n	8004d2c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f003 0301 	and.w	r3, r3, #1
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d007      	beq.n	8004d2c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f06f 0201 	mvn.w	r2, #1
 8004d24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f7fd fc10 	bl	800254c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d00c      	beq.n	8004d50 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d007      	beq.n	8004d50 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004d48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f000 fd76 	bl	800583c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d00c      	beq.n	8004d74 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d007      	beq.n	8004d74 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f000 f9bd 	bl	80050ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	f003 0320 	and.w	r3, r3, #32
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00c      	beq.n	8004d98 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f003 0320 	and.w	r3, r3, #32
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d007      	beq.n	8004d98 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f06f 0220 	mvn.w	r2, #32
 8004d90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f000 fd48 	bl	8005828 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d98:	bf00      	nop
 8004d9a:	3710      	adds	r7, #16
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b086      	sub	sp, #24
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	60f8      	str	r0, [r7, #12]
 8004da8:	60b9      	str	r1, [r7, #8]
 8004daa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dac:	2300      	movs	r3, #0
 8004dae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d101      	bne.n	8004dbe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004dba:	2302      	movs	r3, #2
 8004dbc:	e0ae      	b.n	8004f1c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2b0c      	cmp	r3, #12
 8004dca:	f200 809f 	bhi.w	8004f0c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004dce:	a201      	add	r2, pc, #4	@ (adr r2, 8004dd4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dd4:	08004e09 	.word	0x08004e09
 8004dd8:	08004f0d 	.word	0x08004f0d
 8004ddc:	08004f0d 	.word	0x08004f0d
 8004de0:	08004f0d 	.word	0x08004f0d
 8004de4:	08004e49 	.word	0x08004e49
 8004de8:	08004f0d 	.word	0x08004f0d
 8004dec:	08004f0d 	.word	0x08004f0d
 8004df0:	08004f0d 	.word	0x08004f0d
 8004df4:	08004e8b 	.word	0x08004e8b
 8004df8:	08004f0d 	.word	0x08004f0d
 8004dfc:	08004f0d 	.word	0x08004f0d
 8004e00:	08004f0d 	.word	0x08004f0d
 8004e04:	08004ecb 	.word	0x08004ecb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	68b9      	ldr	r1, [r7, #8]
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f000 f9fe 	bl	8005210 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	699a      	ldr	r2, [r3, #24]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f042 0208 	orr.w	r2, r2, #8
 8004e22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	699a      	ldr	r2, [r3, #24]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f022 0204 	bic.w	r2, r2, #4
 8004e32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	6999      	ldr	r1, [r3, #24]
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	691a      	ldr	r2, [r3, #16]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	430a      	orrs	r2, r1
 8004e44:	619a      	str	r2, [r3, #24]
      break;
 8004e46:	e064      	b.n	8004f12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68b9      	ldr	r1, [r7, #8]
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f000 fa44 	bl	80052dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	699a      	ldr	r2, [r3, #24]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	699a      	ldr	r2, [r3, #24]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	6999      	ldr	r1, [r3, #24]
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	021a      	lsls	r2, r3, #8
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	430a      	orrs	r2, r1
 8004e86:	619a      	str	r2, [r3, #24]
      break;
 8004e88:	e043      	b.n	8004f12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	68b9      	ldr	r1, [r7, #8]
 8004e90:	4618      	mov	r0, r3
 8004e92:	f000 fa8f 	bl	80053b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	69da      	ldr	r2, [r3, #28]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f042 0208 	orr.w	r2, r2, #8
 8004ea4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	69da      	ldr	r2, [r3, #28]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f022 0204 	bic.w	r2, r2, #4
 8004eb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	69d9      	ldr	r1, [r3, #28]
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	691a      	ldr	r2, [r3, #16]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	61da      	str	r2, [r3, #28]
      break;
 8004ec8:	e023      	b.n	8004f12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68b9      	ldr	r1, [r7, #8]
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f000 fad9 	bl	8005488 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	69da      	ldr	r2, [r3, #28]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ee4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	69da      	ldr	r2, [r3, #28]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ef4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	69d9      	ldr	r1, [r3, #28]
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	691b      	ldr	r3, [r3, #16]
 8004f00:	021a      	lsls	r2, r3, #8
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	430a      	orrs	r2, r1
 8004f08:	61da      	str	r2, [r3, #28]
      break;
 8004f0a:	e002      	b.n	8004f12 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	75fb      	strb	r3, [r7, #23]
      break;
 8004f10:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2200      	movs	r2, #0
 8004f16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3718      	adds	r7, #24
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d101      	bne.n	8004f40 <HAL_TIM_ConfigClockSource+0x1c>
 8004f3c:	2302      	movs	r3, #2
 8004f3e:	e0b4      	b.n	80050aa <HAL_TIM_ConfigClockSource+0x186>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2202      	movs	r2, #2
 8004f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004f5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68ba      	ldr	r2, [r7, #8]
 8004f6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f78:	d03e      	beq.n	8004ff8 <HAL_TIM_ConfigClockSource+0xd4>
 8004f7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f7e:	f200 8087 	bhi.w	8005090 <HAL_TIM_ConfigClockSource+0x16c>
 8004f82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f86:	f000 8086 	beq.w	8005096 <HAL_TIM_ConfigClockSource+0x172>
 8004f8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f8e:	d87f      	bhi.n	8005090 <HAL_TIM_ConfigClockSource+0x16c>
 8004f90:	2b70      	cmp	r3, #112	@ 0x70
 8004f92:	d01a      	beq.n	8004fca <HAL_TIM_ConfigClockSource+0xa6>
 8004f94:	2b70      	cmp	r3, #112	@ 0x70
 8004f96:	d87b      	bhi.n	8005090 <HAL_TIM_ConfigClockSource+0x16c>
 8004f98:	2b60      	cmp	r3, #96	@ 0x60
 8004f9a:	d050      	beq.n	800503e <HAL_TIM_ConfigClockSource+0x11a>
 8004f9c:	2b60      	cmp	r3, #96	@ 0x60
 8004f9e:	d877      	bhi.n	8005090 <HAL_TIM_ConfigClockSource+0x16c>
 8004fa0:	2b50      	cmp	r3, #80	@ 0x50
 8004fa2:	d03c      	beq.n	800501e <HAL_TIM_ConfigClockSource+0xfa>
 8004fa4:	2b50      	cmp	r3, #80	@ 0x50
 8004fa6:	d873      	bhi.n	8005090 <HAL_TIM_ConfigClockSource+0x16c>
 8004fa8:	2b40      	cmp	r3, #64	@ 0x40
 8004faa:	d058      	beq.n	800505e <HAL_TIM_ConfigClockSource+0x13a>
 8004fac:	2b40      	cmp	r3, #64	@ 0x40
 8004fae:	d86f      	bhi.n	8005090 <HAL_TIM_ConfigClockSource+0x16c>
 8004fb0:	2b30      	cmp	r3, #48	@ 0x30
 8004fb2:	d064      	beq.n	800507e <HAL_TIM_ConfigClockSource+0x15a>
 8004fb4:	2b30      	cmp	r3, #48	@ 0x30
 8004fb6:	d86b      	bhi.n	8005090 <HAL_TIM_ConfigClockSource+0x16c>
 8004fb8:	2b20      	cmp	r3, #32
 8004fba:	d060      	beq.n	800507e <HAL_TIM_ConfigClockSource+0x15a>
 8004fbc:	2b20      	cmp	r3, #32
 8004fbe:	d867      	bhi.n	8005090 <HAL_TIM_ConfigClockSource+0x16c>
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d05c      	beq.n	800507e <HAL_TIM_ConfigClockSource+0x15a>
 8004fc4:	2b10      	cmp	r3, #16
 8004fc6:	d05a      	beq.n	800507e <HAL_TIM_ConfigClockSource+0x15a>
 8004fc8:	e062      	b.n	8005090 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004fda:	f000 fb1f 	bl	800561c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004fec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	68ba      	ldr	r2, [r7, #8]
 8004ff4:	609a      	str	r2, [r3, #8]
      break;
 8004ff6:	e04f      	b.n	8005098 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005008:	f000 fb08 	bl	800561c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	689a      	ldr	r2, [r3, #8]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800501a:	609a      	str	r2, [r3, #8]
      break;
 800501c:	e03c      	b.n	8005098 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800502a:	461a      	mov	r2, r3
 800502c:	f000 fa7c 	bl	8005528 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2150      	movs	r1, #80	@ 0x50
 8005036:	4618      	mov	r0, r3
 8005038:	f000 fad5 	bl	80055e6 <TIM_ITRx_SetConfig>
      break;
 800503c:	e02c      	b.n	8005098 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800504a:	461a      	mov	r2, r3
 800504c:	f000 fa9b 	bl	8005586 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	2160      	movs	r1, #96	@ 0x60
 8005056:	4618      	mov	r0, r3
 8005058:	f000 fac5 	bl	80055e6 <TIM_ITRx_SetConfig>
      break;
 800505c:	e01c      	b.n	8005098 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800506a:	461a      	mov	r2, r3
 800506c:	f000 fa5c 	bl	8005528 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2140      	movs	r1, #64	@ 0x40
 8005076:	4618      	mov	r0, r3
 8005078:	f000 fab5 	bl	80055e6 <TIM_ITRx_SetConfig>
      break;
 800507c:	e00c      	b.n	8005098 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4619      	mov	r1, r3
 8005088:	4610      	mov	r0, r2
 800508a:	f000 faac 	bl	80055e6 <TIM_ITRx_SetConfig>
      break;
 800508e:	e003      	b.n	8005098 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005090:	2301      	movs	r3, #1
 8005092:	73fb      	strb	r3, [r7, #15]
      break;
 8005094:	e000      	b.n	8005098 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005096:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80050a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3710      	adds	r7, #16
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}

080050b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050b2:	b480      	push	{r7}
 80050b4:	b083      	sub	sp, #12
 80050b6:	af00      	add	r7, sp, #0
 80050b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050ba:	bf00      	nop
 80050bc:	370c      	adds	r7, #12
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr

080050c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050c6:	b480      	push	{r7}
 80050c8:	b083      	sub	sp, #12
 80050ca:	af00      	add	r7, sp, #0
 80050cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050ce:	bf00      	nop
 80050d0:	370c      	adds	r7, #12
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr

080050da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050da:	b480      	push	{r7}
 80050dc:	b083      	sub	sp, #12
 80050de:	af00      	add	r7, sp, #0
 80050e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050e2:	bf00      	nop
 80050e4:	370c      	adds	r7, #12
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr

080050ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80050ee:	b480      	push	{r7}
 80050f0:	b083      	sub	sp, #12
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80050f6:	bf00      	nop
 80050f8:	370c      	adds	r7, #12
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
	...

08005104 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005104:	b480      	push	{r7}
 8005106:	b085      	sub	sp, #20
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4a37      	ldr	r2, [pc, #220]	@ (80051f4 <TIM_Base_SetConfig+0xf0>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d00f      	beq.n	800513c <TIM_Base_SetConfig+0x38>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005122:	d00b      	beq.n	800513c <TIM_Base_SetConfig+0x38>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a34      	ldr	r2, [pc, #208]	@ (80051f8 <TIM_Base_SetConfig+0xf4>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d007      	beq.n	800513c <TIM_Base_SetConfig+0x38>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a33      	ldr	r2, [pc, #204]	@ (80051fc <TIM_Base_SetConfig+0xf8>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d003      	beq.n	800513c <TIM_Base_SetConfig+0x38>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	4a32      	ldr	r2, [pc, #200]	@ (8005200 <TIM_Base_SetConfig+0xfc>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d108      	bne.n	800514e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005142:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	68fa      	ldr	r2, [r7, #12]
 800514a:	4313      	orrs	r3, r2
 800514c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a28      	ldr	r2, [pc, #160]	@ (80051f4 <TIM_Base_SetConfig+0xf0>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d01b      	beq.n	800518e <TIM_Base_SetConfig+0x8a>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800515c:	d017      	beq.n	800518e <TIM_Base_SetConfig+0x8a>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	4a25      	ldr	r2, [pc, #148]	@ (80051f8 <TIM_Base_SetConfig+0xf4>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d013      	beq.n	800518e <TIM_Base_SetConfig+0x8a>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	4a24      	ldr	r2, [pc, #144]	@ (80051fc <TIM_Base_SetConfig+0xf8>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d00f      	beq.n	800518e <TIM_Base_SetConfig+0x8a>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4a23      	ldr	r2, [pc, #140]	@ (8005200 <TIM_Base_SetConfig+0xfc>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d00b      	beq.n	800518e <TIM_Base_SetConfig+0x8a>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4a22      	ldr	r2, [pc, #136]	@ (8005204 <TIM_Base_SetConfig+0x100>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d007      	beq.n	800518e <TIM_Base_SetConfig+0x8a>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a21      	ldr	r2, [pc, #132]	@ (8005208 <TIM_Base_SetConfig+0x104>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d003      	beq.n	800518e <TIM_Base_SetConfig+0x8a>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a20      	ldr	r2, [pc, #128]	@ (800520c <TIM_Base_SetConfig+0x108>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d108      	bne.n	80051a0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005194:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	68fa      	ldr	r2, [r7, #12]
 800519c:	4313      	orrs	r3, r2
 800519e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	695b      	ldr	r3, [r3, #20]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	689a      	ldr	r2, [r3, #8]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	681a      	ldr	r2, [r3, #0]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a0c      	ldr	r2, [pc, #48]	@ (80051f4 <TIM_Base_SetConfig+0xf0>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d103      	bne.n	80051ce <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	691a      	ldr	r2, [r3, #16]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f043 0204 	orr.w	r2, r3, #4
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2201      	movs	r2, #1
 80051de:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	68fa      	ldr	r2, [r7, #12]
 80051e4:	601a      	str	r2, [r3, #0]
}
 80051e6:	bf00      	nop
 80051e8:	3714      	adds	r7, #20
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr
 80051f2:	bf00      	nop
 80051f4:	40010000 	.word	0x40010000
 80051f8:	40000400 	.word	0x40000400
 80051fc:	40000800 	.word	0x40000800
 8005200:	40000c00 	.word	0x40000c00
 8005204:	40014000 	.word	0x40014000
 8005208:	40014400 	.word	0x40014400
 800520c:	40014800 	.word	0x40014800

08005210 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005210:	b480      	push	{r7}
 8005212:	b087      	sub	sp, #28
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
 8005218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a1b      	ldr	r3, [r3, #32]
 800521e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6a1b      	ldr	r3, [r3, #32]
 8005224:	f023 0201 	bic.w	r2, r3, #1
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	699b      	ldr	r3, [r3, #24]
 8005236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800523e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f023 0303 	bic.w	r3, r3, #3
 8005246:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	68fa      	ldr	r2, [r7, #12]
 800524e:	4313      	orrs	r3, r2
 8005250:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	f023 0302 	bic.w	r3, r3, #2
 8005258:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	4313      	orrs	r3, r2
 8005262:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4a1c      	ldr	r2, [pc, #112]	@ (80052d8 <TIM_OC1_SetConfig+0xc8>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d10c      	bne.n	8005286 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	f023 0308 	bic.w	r3, r3, #8
 8005272:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	697a      	ldr	r2, [r7, #20]
 800527a:	4313      	orrs	r3, r2
 800527c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	f023 0304 	bic.w	r3, r3, #4
 8005284:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a13      	ldr	r2, [pc, #76]	@ (80052d8 <TIM_OC1_SetConfig+0xc8>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d111      	bne.n	80052b2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005294:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800529c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	695b      	ldr	r3, [r3, #20]
 80052a2:	693a      	ldr	r2, [r7, #16]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	699b      	ldr	r3, [r3, #24]
 80052ac:	693a      	ldr	r2, [r7, #16]
 80052ae:	4313      	orrs	r3, r2
 80052b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	693a      	ldr	r2, [r7, #16]
 80052b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	68fa      	ldr	r2, [r7, #12]
 80052bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	685a      	ldr	r2, [r3, #4]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	697a      	ldr	r2, [r7, #20]
 80052ca:	621a      	str	r2, [r3, #32]
}
 80052cc:	bf00      	nop
 80052ce:	371c      	adds	r7, #28
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr
 80052d8:	40010000 	.word	0x40010000

080052dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052dc:	b480      	push	{r7}
 80052de:	b087      	sub	sp, #28
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a1b      	ldr	r3, [r3, #32]
 80052ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a1b      	ldr	r3, [r3, #32]
 80052f0:	f023 0210 	bic.w	r2, r3, #16
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	699b      	ldr	r3, [r3, #24]
 8005302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800530a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005312:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	021b      	lsls	r3, r3, #8
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	4313      	orrs	r3, r2
 800531e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	f023 0320 	bic.w	r3, r3, #32
 8005326:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	011b      	lsls	r3, r3, #4
 800532e:	697a      	ldr	r2, [r7, #20]
 8005330:	4313      	orrs	r3, r2
 8005332:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	4a1e      	ldr	r2, [pc, #120]	@ (80053b0 <TIM_OC2_SetConfig+0xd4>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d10d      	bne.n	8005358 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005342:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	68db      	ldr	r3, [r3, #12]
 8005348:	011b      	lsls	r3, r3, #4
 800534a:	697a      	ldr	r2, [r7, #20]
 800534c:	4313      	orrs	r3, r2
 800534e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005356:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a15      	ldr	r2, [pc, #84]	@ (80053b0 <TIM_OC2_SetConfig+0xd4>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d113      	bne.n	8005388 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005366:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800536e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	695b      	ldr	r3, [r3, #20]
 8005374:	009b      	lsls	r3, r3, #2
 8005376:	693a      	ldr	r2, [r7, #16]
 8005378:	4313      	orrs	r3, r2
 800537a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	699b      	ldr	r3, [r3, #24]
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	693a      	ldr	r2, [r7, #16]
 8005384:	4313      	orrs	r3, r2
 8005386:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	693a      	ldr	r2, [r7, #16]
 800538c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	68fa      	ldr	r2, [r7, #12]
 8005392:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	685a      	ldr	r2, [r3, #4]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	697a      	ldr	r2, [r7, #20]
 80053a0:	621a      	str	r2, [r3, #32]
}
 80053a2:	bf00      	nop
 80053a4:	371c      	adds	r7, #28
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop
 80053b0:	40010000 	.word	0x40010000

080053b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b087      	sub	sp, #28
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6a1b      	ldr	r3, [r3, #32]
 80053c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	69db      	ldr	r3, [r3, #28]
 80053da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f023 0303 	bic.w	r3, r3, #3
 80053ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	68fa      	ldr	r2, [r7, #12]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80053fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	021b      	lsls	r3, r3, #8
 8005404:	697a      	ldr	r2, [r7, #20]
 8005406:	4313      	orrs	r3, r2
 8005408:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a1d      	ldr	r2, [pc, #116]	@ (8005484 <TIM_OC3_SetConfig+0xd0>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d10d      	bne.n	800542e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005418:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	68db      	ldr	r3, [r3, #12]
 800541e:	021b      	lsls	r3, r3, #8
 8005420:	697a      	ldr	r2, [r7, #20]
 8005422:	4313      	orrs	r3, r2
 8005424:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800542c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a14      	ldr	r2, [pc, #80]	@ (8005484 <TIM_OC3_SetConfig+0xd0>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d113      	bne.n	800545e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800543c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005444:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	695b      	ldr	r3, [r3, #20]
 800544a:	011b      	lsls	r3, r3, #4
 800544c:	693a      	ldr	r2, [r7, #16]
 800544e:	4313      	orrs	r3, r2
 8005450:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	699b      	ldr	r3, [r3, #24]
 8005456:	011b      	lsls	r3, r3, #4
 8005458:	693a      	ldr	r2, [r7, #16]
 800545a:	4313      	orrs	r3, r2
 800545c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	693a      	ldr	r2, [r7, #16]
 8005462:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	68fa      	ldr	r2, [r7, #12]
 8005468:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	685a      	ldr	r2, [r3, #4]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	697a      	ldr	r2, [r7, #20]
 8005476:	621a      	str	r2, [r3, #32]
}
 8005478:	bf00      	nop
 800547a:	371c      	adds	r7, #28
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr
 8005484:	40010000 	.word	0x40010000

08005488 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005488:	b480      	push	{r7}
 800548a:	b087      	sub	sp, #28
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6a1b      	ldr	r3, [r3, #32]
 8005496:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6a1b      	ldr	r3, [r3, #32]
 800549c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	69db      	ldr	r3, [r3, #28]
 80054ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	021b      	lsls	r3, r3, #8
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	4313      	orrs	r3, r2
 80054ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80054d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	031b      	lsls	r3, r3, #12
 80054da:	693a      	ldr	r2, [r7, #16]
 80054dc:	4313      	orrs	r3, r2
 80054de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	4a10      	ldr	r2, [pc, #64]	@ (8005524 <TIM_OC4_SetConfig+0x9c>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d109      	bne.n	80054fc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80054ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	695b      	ldr	r3, [r3, #20]
 80054f4:	019b      	lsls	r3, r3, #6
 80054f6:	697a      	ldr	r2, [r7, #20]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	697a      	ldr	r2, [r7, #20]
 8005500:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	68fa      	ldr	r2, [r7, #12]
 8005506:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	685a      	ldr	r2, [r3, #4]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	693a      	ldr	r2, [r7, #16]
 8005514:	621a      	str	r2, [r3, #32]
}
 8005516:	bf00      	nop
 8005518:	371c      	adds	r7, #28
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop
 8005524:	40010000 	.word	0x40010000

08005528 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005528:	b480      	push	{r7}
 800552a:	b087      	sub	sp, #28
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6a1b      	ldr	r3, [r3, #32]
 8005538:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6a1b      	ldr	r3, [r3, #32]
 800553e:	f023 0201 	bic.w	r2, r3, #1
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	699b      	ldr	r3, [r3, #24]
 800554a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005552:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	011b      	lsls	r3, r3, #4
 8005558:	693a      	ldr	r2, [r7, #16]
 800555a:	4313      	orrs	r3, r2
 800555c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	f023 030a 	bic.w	r3, r3, #10
 8005564:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	4313      	orrs	r3, r2
 800556c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	693a      	ldr	r2, [r7, #16]
 8005572:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	697a      	ldr	r2, [r7, #20]
 8005578:	621a      	str	r2, [r3, #32]
}
 800557a:	bf00      	nop
 800557c:	371c      	adds	r7, #28
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr

08005586 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005586:	b480      	push	{r7}
 8005588:	b087      	sub	sp, #28
 800558a:	af00      	add	r7, sp, #0
 800558c:	60f8      	str	r0, [r7, #12]
 800558e:	60b9      	str	r1, [r7, #8]
 8005590:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	6a1b      	ldr	r3, [r3, #32]
 8005596:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6a1b      	ldr	r3, [r3, #32]
 800559c:	f023 0210 	bic.w	r2, r3, #16
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	699b      	ldr	r3, [r3, #24]
 80055a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80055b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	031b      	lsls	r3, r3, #12
 80055b6:	693a      	ldr	r2, [r7, #16]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80055c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	011b      	lsls	r3, r3, #4
 80055c8:	697a      	ldr	r2, [r7, #20]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	693a      	ldr	r2, [r7, #16]
 80055d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	697a      	ldr	r2, [r7, #20]
 80055d8:	621a      	str	r2, [r3, #32]
}
 80055da:	bf00      	nop
 80055dc:	371c      	adds	r7, #28
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr

080055e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055e6:	b480      	push	{r7}
 80055e8:	b085      	sub	sp, #20
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6078      	str	r0, [r7, #4]
 80055ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055fe:	683a      	ldr	r2, [r7, #0]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	4313      	orrs	r3, r2
 8005604:	f043 0307 	orr.w	r3, r3, #7
 8005608:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	68fa      	ldr	r2, [r7, #12]
 800560e:	609a      	str	r2, [r3, #8]
}
 8005610:	bf00      	nop
 8005612:	3714      	adds	r7, #20
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr

0800561c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800561c:	b480      	push	{r7}
 800561e:	b087      	sub	sp, #28
 8005620:	af00      	add	r7, sp, #0
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	60b9      	str	r1, [r7, #8]
 8005626:	607a      	str	r2, [r7, #4]
 8005628:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005636:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	021a      	lsls	r2, r3, #8
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	431a      	orrs	r2, r3
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	4313      	orrs	r3, r2
 8005644:	697a      	ldr	r2, [r7, #20]
 8005646:	4313      	orrs	r3, r2
 8005648:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	697a      	ldr	r2, [r7, #20]
 800564e:	609a      	str	r2, [r3, #8]
}
 8005650:	bf00      	nop
 8005652:	371c      	adds	r7, #28
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr

0800565c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800565c:	b480      	push	{r7}
 800565e:	b087      	sub	sp, #28
 8005660:	af00      	add	r7, sp, #0
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	60b9      	str	r1, [r7, #8]
 8005666:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	f003 031f 	and.w	r3, r3, #31
 800566e:	2201      	movs	r2, #1
 8005670:	fa02 f303 	lsl.w	r3, r2, r3
 8005674:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6a1a      	ldr	r2, [r3, #32]
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	43db      	mvns	r3, r3
 800567e:	401a      	ands	r2, r3
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6a1a      	ldr	r2, [r3, #32]
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	f003 031f 	and.w	r3, r3, #31
 800568e:	6879      	ldr	r1, [r7, #4]
 8005690:	fa01 f303 	lsl.w	r3, r1, r3
 8005694:	431a      	orrs	r2, r3
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	621a      	str	r2, [r3, #32]
}
 800569a:	bf00      	nop
 800569c:	371c      	adds	r7, #28
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr
	...

080056a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b085      	sub	sp, #20
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d101      	bne.n	80056c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056bc:	2302      	movs	r3, #2
 80056be:	e050      	b.n	8005762 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2202      	movs	r2, #2
 80056cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68fa      	ldr	r2, [r7, #12]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68fa      	ldr	r2, [r7, #12]
 80056f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a1c      	ldr	r2, [pc, #112]	@ (8005770 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d018      	beq.n	8005736 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800570c:	d013      	beq.n	8005736 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a18      	ldr	r2, [pc, #96]	@ (8005774 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d00e      	beq.n	8005736 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a16      	ldr	r2, [pc, #88]	@ (8005778 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d009      	beq.n	8005736 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a15      	ldr	r2, [pc, #84]	@ (800577c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d004      	beq.n	8005736 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a13      	ldr	r2, [pc, #76]	@ (8005780 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d10c      	bne.n	8005750 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800573c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	68ba      	ldr	r2, [r7, #8]
 8005744:	4313      	orrs	r3, r2
 8005746:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	68ba      	ldr	r2, [r7, #8]
 800574e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005760:	2300      	movs	r3, #0
}
 8005762:	4618      	mov	r0, r3
 8005764:	3714      	adds	r7, #20
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr
 800576e:	bf00      	nop
 8005770:	40010000 	.word	0x40010000
 8005774:	40000400 	.word	0x40000400
 8005778:	40000800 	.word	0x40000800
 800577c:	40000c00 	.word	0x40000c00
 8005780:	40014000 	.word	0x40014000

08005784 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005784:	b480      	push	{r7}
 8005786:	b085      	sub	sp, #20
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800578e:	2300      	movs	r3, #0
 8005790:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005798:	2b01      	cmp	r3, #1
 800579a:	d101      	bne.n	80057a0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800579c:	2302      	movs	r3, #2
 800579e:	e03d      	b.n	800581c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2201      	movs	r2, #1
 80057a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	4313      	orrs	r3, r2
 80057b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4313      	orrs	r3, r2
 80057de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	691b      	ldr	r3, [r3, #16]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	695b      	ldr	r3, [r3, #20]
 80057f8:	4313      	orrs	r3, r2
 80057fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	69db      	ldr	r3, [r3, #28]
 8005806:	4313      	orrs	r3, r2
 8005808:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800581a:	2300      	movs	r3, #0
}
 800581c:	4618      	mov	r0, r3
 800581e:	3714      	adds	r7, #20
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005828:	b480      	push	{r7}
 800582a:	b083      	sub	sp, #12
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005830:	bf00      	nop
 8005832:	370c      	adds	r7, #12
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005844:	bf00      	nop
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b082      	sub	sp, #8
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d101      	bne.n	8005862 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e042      	b.n	80058e8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005868:	b2db      	uxtb	r3, r3
 800586a:	2b00      	cmp	r3, #0
 800586c:	d106      	bne.n	800587c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f7fd f8c4 	bl	8002a04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2224      	movs	r2, #36	@ 0x24
 8005880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	68da      	ldr	r2, [r3, #12]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005892:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 fdd3 	bl	8006440 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	691a      	ldr	r2, [r3, #16]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80058a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	695a      	ldr	r2, [r3, #20]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80058b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	68da      	ldr	r2, [r3, #12]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80058c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2220      	movs	r2, #32
 80058d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2220      	movs	r2, #32
 80058dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2200      	movs	r2, #0
 80058e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80058e6:	2300      	movs	r3, #0
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3708      	adds	r7, #8
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}

080058f0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b08a      	sub	sp, #40	@ 0x28
 80058f4:	af02      	add	r7, sp, #8
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	603b      	str	r3, [r7, #0]
 80058fc:	4613      	mov	r3, r2
 80058fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005900:	2300      	movs	r3, #0
 8005902:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800590a:	b2db      	uxtb	r3, r3
 800590c:	2b20      	cmp	r3, #32
 800590e:	d175      	bne.n	80059fc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d002      	beq.n	800591c <HAL_UART_Transmit+0x2c>
 8005916:	88fb      	ldrh	r3, [r7, #6]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d101      	bne.n	8005920 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e06e      	b.n	80059fe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2221      	movs	r2, #33	@ 0x21
 800592a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800592e:	f7fd fad9 	bl	8002ee4 <HAL_GetTick>
 8005932:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	88fa      	ldrh	r2, [r7, #6]
 8005938:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	88fa      	ldrh	r2, [r7, #6]
 800593e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005948:	d108      	bne.n	800595c <HAL_UART_Transmit+0x6c>
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	691b      	ldr	r3, [r3, #16]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d104      	bne.n	800595c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005952:	2300      	movs	r3, #0
 8005954:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	61bb      	str	r3, [r7, #24]
 800595a:	e003      	b.n	8005964 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005960:	2300      	movs	r3, #0
 8005962:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005964:	e02e      	b.n	80059c4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	9300      	str	r3, [sp, #0]
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	2200      	movs	r2, #0
 800596e:	2180      	movs	r1, #128	@ 0x80
 8005970:	68f8      	ldr	r0, [r7, #12]
 8005972:	f000 fb37 	bl	8005fe4 <UART_WaitOnFlagUntilTimeout>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d005      	beq.n	8005988 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2220      	movs	r2, #32
 8005980:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e03a      	b.n	80059fe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d10b      	bne.n	80059a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	881b      	ldrh	r3, [r3, #0]
 8005992:	461a      	mov	r2, r3
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800599c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800599e:	69bb      	ldr	r3, [r7, #24]
 80059a0:	3302      	adds	r3, #2
 80059a2:	61bb      	str	r3, [r7, #24]
 80059a4:	e007      	b.n	80059b6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80059a6:	69fb      	ldr	r3, [r7, #28]
 80059a8:	781a      	ldrb	r2, [r3, #0]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80059b0:	69fb      	ldr	r3, [r7, #28]
 80059b2:	3301      	adds	r3, #1
 80059b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80059ba:	b29b      	uxth	r3, r3
 80059bc:	3b01      	subs	r3, #1
 80059be:	b29a      	uxth	r2, r3
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d1cb      	bne.n	8005966 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	9300      	str	r3, [sp, #0]
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	2200      	movs	r2, #0
 80059d6:	2140      	movs	r1, #64	@ 0x40
 80059d8:	68f8      	ldr	r0, [r7, #12]
 80059da:	f000 fb03 	bl	8005fe4 <UART_WaitOnFlagUntilTimeout>
 80059de:	4603      	mov	r3, r0
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d005      	beq.n	80059f0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2220      	movs	r2, #32
 80059e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80059ec:	2303      	movs	r3, #3
 80059ee:	e006      	b.n	80059fe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2220      	movs	r2, #32
 80059f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80059f8:	2300      	movs	r3, #0
 80059fa:	e000      	b.n	80059fe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80059fc:	2302      	movs	r3, #2
  }
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3720      	adds	r7, #32
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}

08005a06 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a06:	b580      	push	{r7, lr}
 8005a08:	b084      	sub	sp, #16
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	60f8      	str	r0, [r7, #12]
 8005a0e:	60b9      	str	r1, [r7, #8]
 8005a10:	4613      	mov	r3, r2
 8005a12:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	2b20      	cmp	r3, #32
 8005a1e:	d112      	bne.n	8005a46 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d002      	beq.n	8005a2c <HAL_UART_Receive_IT+0x26>
 8005a26:	88fb      	ldrh	r3, [r7, #6]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d101      	bne.n	8005a30 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e00b      	b.n	8005a48 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2200      	movs	r2, #0
 8005a34:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005a36:	88fb      	ldrh	r3, [r7, #6]
 8005a38:	461a      	mov	r2, r3
 8005a3a:	68b9      	ldr	r1, [r7, #8]
 8005a3c:	68f8      	ldr	r0, [r7, #12]
 8005a3e:	f000 fb2a 	bl	8006096 <UART_Start_Receive_IT>
 8005a42:	4603      	mov	r3, r0
 8005a44:	e000      	b.n	8005a48 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005a46:	2302      	movs	r3, #2
  }
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3710      	adds	r7, #16
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b0ba      	sub	sp, #232	@ 0xe8
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005a76:	2300      	movs	r3, #0
 8005a78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005a82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a86:	f003 030f 	and.w	r3, r3, #15
 8005a8a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005a8e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d10f      	bne.n	8005ab6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a9a:	f003 0320 	and.w	r3, r3, #32
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d009      	beq.n	8005ab6 <HAL_UART_IRQHandler+0x66>
 8005aa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aa6:	f003 0320 	and.w	r3, r3, #32
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d003      	beq.n	8005ab6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f000 fc07 	bl	80062c2 <UART_Receive_IT>
      return;
 8005ab4:	e273      	b.n	8005f9e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005ab6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	f000 80de 	beq.w	8005c7c <HAL_UART_IRQHandler+0x22c>
 8005ac0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ac4:	f003 0301 	and.w	r3, r3, #1
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d106      	bne.n	8005ada <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ad0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	f000 80d1 	beq.w	8005c7c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ade:	f003 0301 	and.w	r3, r3, #1
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d00b      	beq.n	8005afe <HAL_UART_IRQHandler+0xae>
 8005ae6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d005      	beq.n	8005afe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005af6:	f043 0201 	orr.w	r2, r3, #1
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005afe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b02:	f003 0304 	and.w	r3, r3, #4
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d00b      	beq.n	8005b22 <HAL_UART_IRQHandler+0xd2>
 8005b0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b0e:	f003 0301 	and.w	r3, r3, #1
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d005      	beq.n	8005b22 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b1a:	f043 0202 	orr.w	r2, r3, #2
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b26:	f003 0302 	and.w	r3, r3, #2
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00b      	beq.n	8005b46 <HAL_UART_IRQHandler+0xf6>
 8005b2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b32:	f003 0301 	and.w	r3, r3, #1
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d005      	beq.n	8005b46 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b3e:	f043 0204 	orr.w	r2, r3, #4
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b4a:	f003 0308 	and.w	r3, r3, #8
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d011      	beq.n	8005b76 <HAL_UART_IRQHandler+0x126>
 8005b52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b56:	f003 0320 	and.w	r3, r3, #32
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d105      	bne.n	8005b6a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005b5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b62:	f003 0301 	and.w	r3, r3, #1
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d005      	beq.n	8005b76 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b6e:	f043 0208 	orr.w	r2, r3, #8
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	f000 820a 	beq.w	8005f94 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b84:	f003 0320 	and.w	r3, r3, #32
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d008      	beq.n	8005b9e <HAL_UART_IRQHandler+0x14e>
 8005b8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b90:	f003 0320 	and.w	r3, r3, #32
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d002      	beq.n	8005b9e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f000 fb92 	bl	80062c2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	695b      	ldr	r3, [r3, #20]
 8005ba4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ba8:	2b40      	cmp	r3, #64	@ 0x40
 8005baa:	bf0c      	ite	eq
 8005bac:	2301      	moveq	r3, #1
 8005bae:	2300      	movne	r3, #0
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bba:	f003 0308 	and.w	r3, r3, #8
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d103      	bne.n	8005bca <HAL_UART_IRQHandler+0x17a>
 8005bc2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d04f      	beq.n	8005c6a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f000 fa9d 	bl	800610a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	695b      	ldr	r3, [r3, #20]
 8005bd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bda:	2b40      	cmp	r3, #64	@ 0x40
 8005bdc:	d141      	bne.n	8005c62 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	3314      	adds	r3, #20
 8005be4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005bec:	e853 3f00 	ldrex	r3, [r3]
 8005bf0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005bf4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005bf8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005bfc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	3314      	adds	r3, #20
 8005c06:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005c0a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005c0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c12:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005c16:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005c1a:	e841 2300 	strex	r3, r2, [r1]
 8005c1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005c22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d1d9      	bne.n	8005bde <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d013      	beq.n	8005c5a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c36:	4a8a      	ldr	r2, [pc, #552]	@ (8005e60 <HAL_UART_IRQHandler+0x410>)
 8005c38:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f7fd ff6d 	bl	8003b1e <HAL_DMA_Abort_IT>
 8005c44:	4603      	mov	r3, r0
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d016      	beq.n	8005c78 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005c54:	4610      	mov	r0, r2
 8005c56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c58:	e00e      	b.n	8005c78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f000 f9ac 	bl	8005fb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c60:	e00a      	b.n	8005c78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f000 f9a8 	bl	8005fb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c68:	e006      	b.n	8005c78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f000 f9a4 	bl	8005fb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2200      	movs	r2, #0
 8005c74:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005c76:	e18d      	b.n	8005f94 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c78:	bf00      	nop
    return;
 8005c7a:	e18b      	b.n	8005f94 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	f040 8167 	bne.w	8005f54 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005c86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c8a:	f003 0310 	and.w	r3, r3, #16
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	f000 8160 	beq.w	8005f54 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005c94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c98:	f003 0310 	and.w	r3, r3, #16
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	f000 8159 	beq.w	8005f54 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	60bb      	str	r3, [r7, #8]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	60bb      	str	r3, [r7, #8]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	60bb      	str	r3, [r7, #8]
 8005cb6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	695b      	ldr	r3, [r3, #20]
 8005cbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cc2:	2b40      	cmp	r3, #64	@ 0x40
 8005cc4:	f040 80ce 	bne.w	8005e64 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005cd4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	f000 80a9 	beq.w	8005e30 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ce2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	f080 80a2 	bcs.w	8005e30 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005cf2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cf8:	69db      	ldr	r3, [r3, #28]
 8005cfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cfe:	f000 8088 	beq.w	8005e12 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	330c      	adds	r3, #12
 8005d08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005d10:	e853 3f00 	ldrex	r3, [r3]
 8005d14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005d18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005d1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d20:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	330c      	adds	r3, #12
 8005d2a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005d2e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d36:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005d3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005d3e:	e841 2300 	strex	r3, r2, [r1]
 8005d42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005d46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1d9      	bne.n	8005d02 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	3314      	adds	r3, #20
 8005d54:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005d58:	e853 3f00 	ldrex	r3, [r3]
 8005d5c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005d5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005d60:	f023 0301 	bic.w	r3, r3, #1
 8005d64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	3314      	adds	r3, #20
 8005d6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005d72:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005d76:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d78:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005d7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005d7e:	e841 2300 	strex	r3, r2, [r1]
 8005d82:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005d84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d1e1      	bne.n	8005d4e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	3314      	adds	r3, #20
 8005d90:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005d94:	e853 3f00 	ldrex	r3, [r3]
 8005d98:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005d9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005da0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	3314      	adds	r3, #20
 8005daa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005dae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005db0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005db4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005db6:	e841 2300 	strex	r3, r2, [r1]
 8005dba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005dbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d1e3      	bne.n	8005d8a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2220      	movs	r2, #32
 8005dc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	330c      	adds	r3, #12
 8005dd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005dda:	e853 3f00 	ldrex	r3, [r3]
 8005dde:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005de0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005de2:	f023 0310 	bic.w	r3, r3, #16
 8005de6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	330c      	adds	r3, #12
 8005df0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005df4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005df6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005dfa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005dfc:	e841 2300 	strex	r3, r2, [r1]
 8005e00:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005e02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d1e3      	bne.n	8005dd0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	f7fd fe16 	bl	8003a3e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2202      	movs	r2, #2
 8005e16:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	1ad3      	subs	r3, r2, r3
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	4619      	mov	r1, r3
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f000 f8cf 	bl	8005fcc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005e2e:	e0b3      	b.n	8005f98 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e34:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	f040 80ad 	bne.w	8005f98 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e42:	69db      	ldr	r3, [r3, #28]
 8005e44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e48:	f040 80a6 	bne.w	8005f98 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2202      	movs	r2, #2
 8005e50:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e56:	4619      	mov	r1, r3
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f000 f8b7 	bl	8005fcc <HAL_UARTEx_RxEventCallback>
      return;
 8005e5e:	e09b      	b.n	8005f98 <HAL_UART_IRQHandler+0x548>
 8005e60:	080061d1 	.word	0x080061d1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	1ad3      	subs	r3, r2, r3
 8005e70:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	f000 808e 	beq.w	8005f9c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005e80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	f000 8089 	beq.w	8005f9c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	330c      	adds	r3, #12
 8005e90:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e94:	e853 3f00 	ldrex	r3, [r3]
 8005e98:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005e9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ea0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	330c      	adds	r3, #12
 8005eaa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005eae:	647a      	str	r2, [r7, #68]	@ 0x44
 8005eb0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005eb4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005eb6:	e841 2300 	strex	r3, r2, [r1]
 8005eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ebc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d1e3      	bne.n	8005e8a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	3314      	adds	r3, #20
 8005ec8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ecc:	e853 3f00 	ldrex	r3, [r3]
 8005ed0:	623b      	str	r3, [r7, #32]
   return(result);
 8005ed2:	6a3b      	ldr	r3, [r7, #32]
 8005ed4:	f023 0301 	bic.w	r3, r3, #1
 8005ed8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	3314      	adds	r3, #20
 8005ee2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005ee6:	633a      	str	r2, [r7, #48]	@ 0x30
 8005ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005eec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005eee:	e841 2300 	strex	r3, r2, [r1]
 8005ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d1e3      	bne.n	8005ec2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2220      	movs	r2, #32
 8005efe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	330c      	adds	r3, #12
 8005f0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	e853 3f00 	ldrex	r3, [r3]
 8005f16:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f023 0310 	bic.w	r3, r3, #16
 8005f1e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	330c      	adds	r3, #12
 8005f28:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005f2c:	61fa      	str	r2, [r7, #28]
 8005f2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f30:	69b9      	ldr	r1, [r7, #24]
 8005f32:	69fa      	ldr	r2, [r7, #28]
 8005f34:	e841 2300 	strex	r3, r2, [r1]
 8005f38:	617b      	str	r3, [r7, #20]
   return(result);
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d1e3      	bne.n	8005f08 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2202      	movs	r2, #2
 8005f44:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f46:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	f000 f83d 	bl	8005fcc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f52:	e023      	b.n	8005f9c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005f54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d009      	beq.n	8005f74 <HAL_UART_IRQHandler+0x524>
 8005f60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d003      	beq.n	8005f74 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f000 f940 	bl	80061f2 <UART_Transmit_IT>
    return;
 8005f72:	e014      	b.n	8005f9e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005f74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d00e      	beq.n	8005f9e <HAL_UART_IRQHandler+0x54e>
 8005f80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d008      	beq.n	8005f9e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f000 f980 	bl	8006292 <UART_EndTransmit_IT>
    return;
 8005f92:	e004      	b.n	8005f9e <HAL_UART_IRQHandler+0x54e>
    return;
 8005f94:	bf00      	nop
 8005f96:	e002      	b.n	8005f9e <HAL_UART_IRQHandler+0x54e>
      return;
 8005f98:	bf00      	nop
 8005f9a:	e000      	b.n	8005f9e <HAL_UART_IRQHandler+0x54e>
      return;
 8005f9c:	bf00      	nop
  }
}
 8005f9e:	37e8      	adds	r7, #232	@ 0xe8
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005fac:	bf00      	nop
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b083      	sub	sp, #12
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005fc0:	bf00      	nop
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b083      	sub	sp, #12
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
 8005fd4:	460b      	mov	r3, r1
 8005fd6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fd8:	bf00      	nop
 8005fda:	370c      	adds	r7, #12
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b086      	sub	sp, #24
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	60f8      	str	r0, [r7, #12]
 8005fec:	60b9      	str	r1, [r7, #8]
 8005fee:	603b      	str	r3, [r7, #0]
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ff4:	e03b      	b.n	800606e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ff6:	6a3b      	ldr	r3, [r7, #32]
 8005ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ffc:	d037      	beq.n	800606e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ffe:	f7fc ff71 	bl	8002ee4 <HAL_GetTick>
 8006002:	4602      	mov	r2, r0
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	1ad3      	subs	r3, r2, r3
 8006008:	6a3a      	ldr	r2, [r7, #32]
 800600a:	429a      	cmp	r2, r3
 800600c:	d302      	bcc.n	8006014 <UART_WaitOnFlagUntilTimeout+0x30>
 800600e:	6a3b      	ldr	r3, [r7, #32]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d101      	bne.n	8006018 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006014:	2303      	movs	r3, #3
 8006016:	e03a      	b.n	800608e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	68db      	ldr	r3, [r3, #12]
 800601e:	f003 0304 	and.w	r3, r3, #4
 8006022:	2b00      	cmp	r3, #0
 8006024:	d023      	beq.n	800606e <UART_WaitOnFlagUntilTimeout+0x8a>
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	2b80      	cmp	r3, #128	@ 0x80
 800602a:	d020      	beq.n	800606e <UART_WaitOnFlagUntilTimeout+0x8a>
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	2b40      	cmp	r3, #64	@ 0x40
 8006030:	d01d      	beq.n	800606e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 0308 	and.w	r3, r3, #8
 800603c:	2b08      	cmp	r3, #8
 800603e:	d116      	bne.n	800606e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006040:	2300      	movs	r3, #0
 8006042:	617b      	str	r3, [r7, #20]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	617b      	str	r3, [r7, #20]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	617b      	str	r3, [r7, #20]
 8006054:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f000 f857 	bl	800610a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2208      	movs	r2, #8
 8006060:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2200      	movs	r2, #0
 8006066:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800606a:	2301      	movs	r3, #1
 800606c:	e00f      	b.n	800608e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	4013      	ands	r3, r2
 8006078:	68ba      	ldr	r2, [r7, #8]
 800607a:	429a      	cmp	r2, r3
 800607c:	bf0c      	ite	eq
 800607e:	2301      	moveq	r3, #1
 8006080:	2300      	movne	r3, #0
 8006082:	b2db      	uxtb	r3, r3
 8006084:	461a      	mov	r2, r3
 8006086:	79fb      	ldrb	r3, [r7, #7]
 8006088:	429a      	cmp	r2, r3
 800608a:	d0b4      	beq.n	8005ff6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800608c:	2300      	movs	r3, #0
}
 800608e:	4618      	mov	r0, r3
 8006090:	3718      	adds	r7, #24
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}

08006096 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006096:	b480      	push	{r7}
 8006098:	b085      	sub	sp, #20
 800609a:	af00      	add	r7, sp, #0
 800609c:	60f8      	str	r0, [r7, #12]
 800609e:	60b9      	str	r1, [r7, #8]
 80060a0:	4613      	mov	r3, r2
 80060a2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	68ba      	ldr	r2, [r7, #8]
 80060a8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	88fa      	ldrh	r2, [r7, #6]
 80060ae:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	88fa      	ldrh	r2, [r7, #6]
 80060b4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2200      	movs	r2, #0
 80060ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2222      	movs	r2, #34	@ 0x22
 80060c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	691b      	ldr	r3, [r3, #16]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d007      	beq.n	80060dc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	68da      	ldr	r2, [r3, #12]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80060da:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	695a      	ldr	r2, [r3, #20]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f042 0201 	orr.w	r2, r2, #1
 80060ea:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	68da      	ldr	r2, [r3, #12]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f042 0220 	orr.w	r2, r2, #32
 80060fa:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80060fc:	2300      	movs	r3, #0
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3714      	adds	r7, #20
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr

0800610a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800610a:	b480      	push	{r7}
 800610c:	b095      	sub	sp, #84	@ 0x54
 800610e:	af00      	add	r7, sp, #0
 8006110:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	330c      	adds	r3, #12
 8006118:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800611a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800611c:	e853 3f00 	ldrex	r3, [r3]
 8006120:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006124:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006128:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	330c      	adds	r3, #12
 8006130:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006132:	643a      	str	r2, [r7, #64]	@ 0x40
 8006134:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006136:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006138:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800613a:	e841 2300 	strex	r3, r2, [r1]
 800613e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006142:	2b00      	cmp	r3, #0
 8006144:	d1e5      	bne.n	8006112 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	3314      	adds	r3, #20
 800614c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800614e:	6a3b      	ldr	r3, [r7, #32]
 8006150:	e853 3f00 	ldrex	r3, [r3]
 8006154:	61fb      	str	r3, [r7, #28]
   return(result);
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	f023 0301 	bic.w	r3, r3, #1
 800615c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	3314      	adds	r3, #20
 8006164:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006166:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006168:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800616a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800616c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800616e:	e841 2300 	strex	r3, r2, [r1]
 8006172:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006176:	2b00      	cmp	r3, #0
 8006178:	d1e5      	bne.n	8006146 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800617e:	2b01      	cmp	r3, #1
 8006180:	d119      	bne.n	80061b6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	330c      	adds	r3, #12
 8006188:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	e853 3f00 	ldrex	r3, [r3]
 8006190:	60bb      	str	r3, [r7, #8]
   return(result);
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	f023 0310 	bic.w	r3, r3, #16
 8006198:	647b      	str	r3, [r7, #68]	@ 0x44
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	330c      	adds	r3, #12
 80061a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80061a2:	61ba      	str	r2, [r7, #24]
 80061a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061a6:	6979      	ldr	r1, [r7, #20]
 80061a8:	69ba      	ldr	r2, [r7, #24]
 80061aa:	e841 2300 	strex	r3, r2, [r1]
 80061ae:	613b      	str	r3, [r7, #16]
   return(result);
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d1e5      	bne.n	8006182 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2220      	movs	r2, #32
 80061ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2200      	movs	r2, #0
 80061c2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80061c4:	bf00      	nop
 80061c6:	3754      	adds	r7, #84	@ 0x54
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr

080061d0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b084      	sub	sp, #16
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2200      	movs	r2, #0
 80061e2:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80061e4:	68f8      	ldr	r0, [r7, #12]
 80061e6:	f7ff fee7 	bl	8005fb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061ea:	bf00      	nop
 80061ec:	3710      	adds	r7, #16
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}

080061f2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80061f2:	b480      	push	{r7}
 80061f4:	b085      	sub	sp, #20
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006200:	b2db      	uxtb	r3, r3
 8006202:	2b21      	cmp	r3, #33	@ 0x21
 8006204:	d13e      	bne.n	8006284 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800620e:	d114      	bne.n	800623a <UART_Transmit_IT+0x48>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	691b      	ldr	r3, [r3, #16]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d110      	bne.n	800623a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6a1b      	ldr	r3, [r3, #32]
 800621c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	881b      	ldrh	r3, [r3, #0]
 8006222:	461a      	mov	r2, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800622c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	1c9a      	adds	r2, r3, #2
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	621a      	str	r2, [r3, #32]
 8006238:	e008      	b.n	800624c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6a1b      	ldr	r3, [r3, #32]
 800623e:	1c59      	adds	r1, r3, #1
 8006240:	687a      	ldr	r2, [r7, #4]
 8006242:	6211      	str	r1, [r2, #32]
 8006244:	781a      	ldrb	r2, [r3, #0]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006250:	b29b      	uxth	r3, r3
 8006252:	3b01      	subs	r3, #1
 8006254:	b29b      	uxth	r3, r3
 8006256:	687a      	ldr	r2, [r7, #4]
 8006258:	4619      	mov	r1, r3
 800625a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800625c:	2b00      	cmp	r3, #0
 800625e:	d10f      	bne.n	8006280 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68da      	ldr	r2, [r3, #12]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800626e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	68da      	ldr	r2, [r3, #12]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800627e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006280:	2300      	movs	r3, #0
 8006282:	e000      	b.n	8006286 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006284:	2302      	movs	r3, #2
  }
}
 8006286:	4618      	mov	r0, r3
 8006288:	3714      	adds	r7, #20
 800628a:	46bd      	mov	sp, r7
 800628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006290:	4770      	bx	lr

08006292 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006292:	b580      	push	{r7, lr}
 8006294:	b082      	sub	sp, #8
 8006296:	af00      	add	r7, sp, #0
 8006298:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	68da      	ldr	r2, [r3, #12]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062a8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2220      	movs	r2, #32
 80062ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f7ff fe76 	bl	8005fa4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3708      	adds	r7, #8
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}

080062c2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80062c2:	b580      	push	{r7, lr}
 80062c4:	b08c      	sub	sp, #48	@ 0x30
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80062ca:	2300      	movs	r3, #0
 80062cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80062ce:	2300      	movs	r3, #0
 80062d0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	2b22      	cmp	r3, #34	@ 0x22
 80062dc:	f040 80aa 	bne.w	8006434 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062e8:	d115      	bne.n	8006316 <UART_Receive_IT+0x54>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d111      	bne.n	8006316 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062f6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	b29b      	uxth	r3, r3
 8006300:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006304:	b29a      	uxth	r2, r3
 8006306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006308:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800630e:	1c9a      	adds	r2, r3, #2
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	629a      	str	r2, [r3, #40]	@ 0x28
 8006314:	e024      	b.n	8006360 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800631a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006324:	d007      	beq.n	8006336 <UART_Receive_IT+0x74>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	689b      	ldr	r3, [r3, #8]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d10a      	bne.n	8006344 <UART_Receive_IT+0x82>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	691b      	ldr	r3, [r3, #16]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d106      	bne.n	8006344 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	b2da      	uxtb	r2, r3
 800633e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006340:	701a      	strb	r2, [r3, #0]
 8006342:	e008      	b.n	8006356 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	b2db      	uxtb	r3, r3
 800634c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006350:	b2da      	uxtb	r2, r3
 8006352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006354:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800635a:	1c5a      	adds	r2, r3, #1
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006364:	b29b      	uxth	r3, r3
 8006366:	3b01      	subs	r3, #1
 8006368:	b29b      	uxth	r3, r3
 800636a:	687a      	ldr	r2, [r7, #4]
 800636c:	4619      	mov	r1, r3
 800636e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006370:	2b00      	cmp	r3, #0
 8006372:	d15d      	bne.n	8006430 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	68da      	ldr	r2, [r3, #12]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f022 0220 	bic.w	r2, r2, #32
 8006382:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	68da      	ldr	r2, [r3, #12]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006392:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	695a      	ldr	r2, [r3, #20]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f022 0201 	bic.w	r2, r2, #1
 80063a2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2220      	movs	r2, #32
 80063a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2200      	movs	r2, #0
 80063b0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	d135      	bne.n	8006426 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2200      	movs	r2, #0
 80063be:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	330c      	adds	r3, #12
 80063c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	e853 3f00 	ldrex	r3, [r3]
 80063ce:	613b      	str	r3, [r7, #16]
   return(result);
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	f023 0310 	bic.w	r3, r3, #16
 80063d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	330c      	adds	r3, #12
 80063de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063e0:	623a      	str	r2, [r7, #32]
 80063e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e4:	69f9      	ldr	r1, [r7, #28]
 80063e6:	6a3a      	ldr	r2, [r7, #32]
 80063e8:	e841 2300 	strex	r3, r2, [r1]
 80063ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80063ee:	69bb      	ldr	r3, [r7, #24]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d1e5      	bne.n	80063c0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f003 0310 	and.w	r3, r3, #16
 80063fe:	2b10      	cmp	r3, #16
 8006400:	d10a      	bne.n	8006418 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006402:	2300      	movs	r3, #0
 8006404:	60fb      	str	r3, [r7, #12]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	60fb      	str	r3, [r7, #12]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	60fb      	str	r3, [r7, #12]
 8006416:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800641c:	4619      	mov	r1, r3
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f7ff fdd4 	bl	8005fcc <HAL_UARTEx_RxEventCallback>
 8006424:	e002      	b.n	800642c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f7fb f8f8 	bl	800161c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800642c:	2300      	movs	r3, #0
 800642e:	e002      	b.n	8006436 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006430:	2300      	movs	r3, #0
 8006432:	e000      	b.n	8006436 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006434:	2302      	movs	r3, #2
  }
}
 8006436:	4618      	mov	r0, r3
 8006438:	3730      	adds	r7, #48	@ 0x30
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}
	...

08006440 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006440:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006444:	b0c0      	sub	sp, #256	@ 0x100
 8006446:	af00      	add	r7, sp, #0
 8006448:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800644c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	691b      	ldr	r3, [r3, #16]
 8006454:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800645c:	68d9      	ldr	r1, [r3, #12]
 800645e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	ea40 0301 	orr.w	r3, r0, r1
 8006468:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800646a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800646e:	689a      	ldr	r2, [r3, #8]
 8006470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006474:	691b      	ldr	r3, [r3, #16]
 8006476:	431a      	orrs	r2, r3
 8006478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800647c:	695b      	ldr	r3, [r3, #20]
 800647e:	431a      	orrs	r2, r3
 8006480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006484:	69db      	ldr	r3, [r3, #28]
 8006486:	4313      	orrs	r3, r2
 8006488:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800648c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006498:	f021 010c 	bic.w	r1, r1, #12
 800649c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064a0:	681a      	ldr	r2, [r3, #0]
 80064a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80064a6:	430b      	orrs	r3, r1
 80064a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80064aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	695b      	ldr	r3, [r3, #20]
 80064b2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80064b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064ba:	6999      	ldr	r1, [r3, #24]
 80064bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064c0:	681a      	ldr	r2, [r3, #0]
 80064c2:	ea40 0301 	orr.w	r3, r0, r1
 80064c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80064c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	4b8f      	ldr	r3, [pc, #572]	@ (800670c <UART_SetConfig+0x2cc>)
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d005      	beq.n	80064e0 <UART_SetConfig+0xa0>
 80064d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	4b8d      	ldr	r3, [pc, #564]	@ (8006710 <UART_SetConfig+0x2d0>)
 80064dc:	429a      	cmp	r2, r3
 80064de:	d104      	bne.n	80064ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80064e0:	f7fe f99e 	bl	8004820 <HAL_RCC_GetPCLK2Freq>
 80064e4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80064e8:	e003      	b.n	80064f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80064ea:	f7fe f985 	bl	80047f8 <HAL_RCC_GetPCLK1Freq>
 80064ee:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064f6:	69db      	ldr	r3, [r3, #28]
 80064f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064fc:	f040 810c 	bne.w	8006718 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006500:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006504:	2200      	movs	r2, #0
 8006506:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800650a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800650e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006512:	4622      	mov	r2, r4
 8006514:	462b      	mov	r3, r5
 8006516:	1891      	adds	r1, r2, r2
 8006518:	65b9      	str	r1, [r7, #88]	@ 0x58
 800651a:	415b      	adcs	r3, r3
 800651c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800651e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006522:	4621      	mov	r1, r4
 8006524:	eb12 0801 	adds.w	r8, r2, r1
 8006528:	4629      	mov	r1, r5
 800652a:	eb43 0901 	adc.w	r9, r3, r1
 800652e:	f04f 0200 	mov.w	r2, #0
 8006532:	f04f 0300 	mov.w	r3, #0
 8006536:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800653a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800653e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006542:	4690      	mov	r8, r2
 8006544:	4699      	mov	r9, r3
 8006546:	4623      	mov	r3, r4
 8006548:	eb18 0303 	adds.w	r3, r8, r3
 800654c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006550:	462b      	mov	r3, r5
 8006552:	eb49 0303 	adc.w	r3, r9, r3
 8006556:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800655a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006566:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800656a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800656e:	460b      	mov	r3, r1
 8006570:	18db      	adds	r3, r3, r3
 8006572:	653b      	str	r3, [r7, #80]	@ 0x50
 8006574:	4613      	mov	r3, r2
 8006576:	eb42 0303 	adc.w	r3, r2, r3
 800657a:	657b      	str	r3, [r7, #84]	@ 0x54
 800657c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006580:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006584:	f7fa fb78 	bl	8000c78 <__aeabi_uldivmod>
 8006588:	4602      	mov	r2, r0
 800658a:	460b      	mov	r3, r1
 800658c:	4b61      	ldr	r3, [pc, #388]	@ (8006714 <UART_SetConfig+0x2d4>)
 800658e:	fba3 2302 	umull	r2, r3, r3, r2
 8006592:	095b      	lsrs	r3, r3, #5
 8006594:	011c      	lsls	r4, r3, #4
 8006596:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800659a:	2200      	movs	r2, #0
 800659c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80065a0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80065a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80065a8:	4642      	mov	r2, r8
 80065aa:	464b      	mov	r3, r9
 80065ac:	1891      	adds	r1, r2, r2
 80065ae:	64b9      	str	r1, [r7, #72]	@ 0x48
 80065b0:	415b      	adcs	r3, r3
 80065b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80065b8:	4641      	mov	r1, r8
 80065ba:	eb12 0a01 	adds.w	sl, r2, r1
 80065be:	4649      	mov	r1, r9
 80065c0:	eb43 0b01 	adc.w	fp, r3, r1
 80065c4:	f04f 0200 	mov.w	r2, #0
 80065c8:	f04f 0300 	mov.w	r3, #0
 80065cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80065d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80065d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80065d8:	4692      	mov	sl, r2
 80065da:	469b      	mov	fp, r3
 80065dc:	4643      	mov	r3, r8
 80065de:	eb1a 0303 	adds.w	r3, sl, r3
 80065e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80065e6:	464b      	mov	r3, r9
 80065e8:	eb4b 0303 	adc.w	r3, fp, r3
 80065ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80065f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	2200      	movs	r2, #0
 80065f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80065fc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006600:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006604:	460b      	mov	r3, r1
 8006606:	18db      	adds	r3, r3, r3
 8006608:	643b      	str	r3, [r7, #64]	@ 0x40
 800660a:	4613      	mov	r3, r2
 800660c:	eb42 0303 	adc.w	r3, r2, r3
 8006610:	647b      	str	r3, [r7, #68]	@ 0x44
 8006612:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006616:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800661a:	f7fa fb2d 	bl	8000c78 <__aeabi_uldivmod>
 800661e:	4602      	mov	r2, r0
 8006620:	460b      	mov	r3, r1
 8006622:	4611      	mov	r1, r2
 8006624:	4b3b      	ldr	r3, [pc, #236]	@ (8006714 <UART_SetConfig+0x2d4>)
 8006626:	fba3 2301 	umull	r2, r3, r3, r1
 800662a:	095b      	lsrs	r3, r3, #5
 800662c:	2264      	movs	r2, #100	@ 0x64
 800662e:	fb02 f303 	mul.w	r3, r2, r3
 8006632:	1acb      	subs	r3, r1, r3
 8006634:	00db      	lsls	r3, r3, #3
 8006636:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800663a:	4b36      	ldr	r3, [pc, #216]	@ (8006714 <UART_SetConfig+0x2d4>)
 800663c:	fba3 2302 	umull	r2, r3, r3, r2
 8006640:	095b      	lsrs	r3, r3, #5
 8006642:	005b      	lsls	r3, r3, #1
 8006644:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006648:	441c      	add	r4, r3
 800664a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800664e:	2200      	movs	r2, #0
 8006650:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006654:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006658:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800665c:	4642      	mov	r2, r8
 800665e:	464b      	mov	r3, r9
 8006660:	1891      	adds	r1, r2, r2
 8006662:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006664:	415b      	adcs	r3, r3
 8006666:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006668:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800666c:	4641      	mov	r1, r8
 800666e:	1851      	adds	r1, r2, r1
 8006670:	6339      	str	r1, [r7, #48]	@ 0x30
 8006672:	4649      	mov	r1, r9
 8006674:	414b      	adcs	r3, r1
 8006676:	637b      	str	r3, [r7, #52]	@ 0x34
 8006678:	f04f 0200 	mov.w	r2, #0
 800667c:	f04f 0300 	mov.w	r3, #0
 8006680:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006684:	4659      	mov	r1, fp
 8006686:	00cb      	lsls	r3, r1, #3
 8006688:	4651      	mov	r1, sl
 800668a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800668e:	4651      	mov	r1, sl
 8006690:	00ca      	lsls	r2, r1, #3
 8006692:	4610      	mov	r0, r2
 8006694:	4619      	mov	r1, r3
 8006696:	4603      	mov	r3, r0
 8006698:	4642      	mov	r2, r8
 800669a:	189b      	adds	r3, r3, r2
 800669c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80066a0:	464b      	mov	r3, r9
 80066a2:	460a      	mov	r2, r1
 80066a4:	eb42 0303 	adc.w	r3, r2, r3
 80066a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80066ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	2200      	movs	r2, #0
 80066b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80066b8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80066bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80066c0:	460b      	mov	r3, r1
 80066c2:	18db      	adds	r3, r3, r3
 80066c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066c6:	4613      	mov	r3, r2
 80066c8:	eb42 0303 	adc.w	r3, r2, r3
 80066cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80066d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80066d6:	f7fa facf 	bl	8000c78 <__aeabi_uldivmod>
 80066da:	4602      	mov	r2, r0
 80066dc:	460b      	mov	r3, r1
 80066de:	4b0d      	ldr	r3, [pc, #52]	@ (8006714 <UART_SetConfig+0x2d4>)
 80066e0:	fba3 1302 	umull	r1, r3, r3, r2
 80066e4:	095b      	lsrs	r3, r3, #5
 80066e6:	2164      	movs	r1, #100	@ 0x64
 80066e8:	fb01 f303 	mul.w	r3, r1, r3
 80066ec:	1ad3      	subs	r3, r2, r3
 80066ee:	00db      	lsls	r3, r3, #3
 80066f0:	3332      	adds	r3, #50	@ 0x32
 80066f2:	4a08      	ldr	r2, [pc, #32]	@ (8006714 <UART_SetConfig+0x2d4>)
 80066f4:	fba2 2303 	umull	r2, r3, r2, r3
 80066f8:	095b      	lsrs	r3, r3, #5
 80066fa:	f003 0207 	and.w	r2, r3, #7
 80066fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4422      	add	r2, r4
 8006706:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006708:	e106      	b.n	8006918 <UART_SetConfig+0x4d8>
 800670a:	bf00      	nop
 800670c:	40011000 	.word	0x40011000
 8006710:	40011400 	.word	0x40011400
 8006714:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006718:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800671c:	2200      	movs	r2, #0
 800671e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006722:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006726:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800672a:	4642      	mov	r2, r8
 800672c:	464b      	mov	r3, r9
 800672e:	1891      	adds	r1, r2, r2
 8006730:	6239      	str	r1, [r7, #32]
 8006732:	415b      	adcs	r3, r3
 8006734:	627b      	str	r3, [r7, #36]	@ 0x24
 8006736:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800673a:	4641      	mov	r1, r8
 800673c:	1854      	adds	r4, r2, r1
 800673e:	4649      	mov	r1, r9
 8006740:	eb43 0501 	adc.w	r5, r3, r1
 8006744:	f04f 0200 	mov.w	r2, #0
 8006748:	f04f 0300 	mov.w	r3, #0
 800674c:	00eb      	lsls	r3, r5, #3
 800674e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006752:	00e2      	lsls	r2, r4, #3
 8006754:	4614      	mov	r4, r2
 8006756:	461d      	mov	r5, r3
 8006758:	4643      	mov	r3, r8
 800675a:	18e3      	adds	r3, r4, r3
 800675c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006760:	464b      	mov	r3, r9
 8006762:	eb45 0303 	adc.w	r3, r5, r3
 8006766:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800676a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	2200      	movs	r2, #0
 8006772:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006776:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800677a:	f04f 0200 	mov.w	r2, #0
 800677e:	f04f 0300 	mov.w	r3, #0
 8006782:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006786:	4629      	mov	r1, r5
 8006788:	008b      	lsls	r3, r1, #2
 800678a:	4621      	mov	r1, r4
 800678c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006790:	4621      	mov	r1, r4
 8006792:	008a      	lsls	r2, r1, #2
 8006794:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006798:	f7fa fa6e 	bl	8000c78 <__aeabi_uldivmod>
 800679c:	4602      	mov	r2, r0
 800679e:	460b      	mov	r3, r1
 80067a0:	4b60      	ldr	r3, [pc, #384]	@ (8006924 <UART_SetConfig+0x4e4>)
 80067a2:	fba3 2302 	umull	r2, r3, r3, r2
 80067a6:	095b      	lsrs	r3, r3, #5
 80067a8:	011c      	lsls	r4, r3, #4
 80067aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067ae:	2200      	movs	r2, #0
 80067b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80067b4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80067b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80067bc:	4642      	mov	r2, r8
 80067be:	464b      	mov	r3, r9
 80067c0:	1891      	adds	r1, r2, r2
 80067c2:	61b9      	str	r1, [r7, #24]
 80067c4:	415b      	adcs	r3, r3
 80067c6:	61fb      	str	r3, [r7, #28]
 80067c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80067cc:	4641      	mov	r1, r8
 80067ce:	1851      	adds	r1, r2, r1
 80067d0:	6139      	str	r1, [r7, #16]
 80067d2:	4649      	mov	r1, r9
 80067d4:	414b      	adcs	r3, r1
 80067d6:	617b      	str	r3, [r7, #20]
 80067d8:	f04f 0200 	mov.w	r2, #0
 80067dc:	f04f 0300 	mov.w	r3, #0
 80067e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80067e4:	4659      	mov	r1, fp
 80067e6:	00cb      	lsls	r3, r1, #3
 80067e8:	4651      	mov	r1, sl
 80067ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80067ee:	4651      	mov	r1, sl
 80067f0:	00ca      	lsls	r2, r1, #3
 80067f2:	4610      	mov	r0, r2
 80067f4:	4619      	mov	r1, r3
 80067f6:	4603      	mov	r3, r0
 80067f8:	4642      	mov	r2, r8
 80067fa:	189b      	adds	r3, r3, r2
 80067fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006800:	464b      	mov	r3, r9
 8006802:	460a      	mov	r2, r1
 8006804:	eb42 0303 	adc.w	r3, r2, r3
 8006808:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800680c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	2200      	movs	r2, #0
 8006814:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006816:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006818:	f04f 0200 	mov.w	r2, #0
 800681c:	f04f 0300 	mov.w	r3, #0
 8006820:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006824:	4649      	mov	r1, r9
 8006826:	008b      	lsls	r3, r1, #2
 8006828:	4641      	mov	r1, r8
 800682a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800682e:	4641      	mov	r1, r8
 8006830:	008a      	lsls	r2, r1, #2
 8006832:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006836:	f7fa fa1f 	bl	8000c78 <__aeabi_uldivmod>
 800683a:	4602      	mov	r2, r0
 800683c:	460b      	mov	r3, r1
 800683e:	4611      	mov	r1, r2
 8006840:	4b38      	ldr	r3, [pc, #224]	@ (8006924 <UART_SetConfig+0x4e4>)
 8006842:	fba3 2301 	umull	r2, r3, r3, r1
 8006846:	095b      	lsrs	r3, r3, #5
 8006848:	2264      	movs	r2, #100	@ 0x64
 800684a:	fb02 f303 	mul.w	r3, r2, r3
 800684e:	1acb      	subs	r3, r1, r3
 8006850:	011b      	lsls	r3, r3, #4
 8006852:	3332      	adds	r3, #50	@ 0x32
 8006854:	4a33      	ldr	r2, [pc, #204]	@ (8006924 <UART_SetConfig+0x4e4>)
 8006856:	fba2 2303 	umull	r2, r3, r2, r3
 800685a:	095b      	lsrs	r3, r3, #5
 800685c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006860:	441c      	add	r4, r3
 8006862:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006866:	2200      	movs	r2, #0
 8006868:	673b      	str	r3, [r7, #112]	@ 0x70
 800686a:	677a      	str	r2, [r7, #116]	@ 0x74
 800686c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006870:	4642      	mov	r2, r8
 8006872:	464b      	mov	r3, r9
 8006874:	1891      	adds	r1, r2, r2
 8006876:	60b9      	str	r1, [r7, #8]
 8006878:	415b      	adcs	r3, r3
 800687a:	60fb      	str	r3, [r7, #12]
 800687c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006880:	4641      	mov	r1, r8
 8006882:	1851      	adds	r1, r2, r1
 8006884:	6039      	str	r1, [r7, #0]
 8006886:	4649      	mov	r1, r9
 8006888:	414b      	adcs	r3, r1
 800688a:	607b      	str	r3, [r7, #4]
 800688c:	f04f 0200 	mov.w	r2, #0
 8006890:	f04f 0300 	mov.w	r3, #0
 8006894:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006898:	4659      	mov	r1, fp
 800689a:	00cb      	lsls	r3, r1, #3
 800689c:	4651      	mov	r1, sl
 800689e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068a2:	4651      	mov	r1, sl
 80068a4:	00ca      	lsls	r2, r1, #3
 80068a6:	4610      	mov	r0, r2
 80068a8:	4619      	mov	r1, r3
 80068aa:	4603      	mov	r3, r0
 80068ac:	4642      	mov	r2, r8
 80068ae:	189b      	adds	r3, r3, r2
 80068b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80068b2:	464b      	mov	r3, r9
 80068b4:	460a      	mov	r2, r1
 80068b6:	eb42 0303 	adc.w	r3, r2, r3
 80068ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80068bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	2200      	movs	r2, #0
 80068c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80068c6:	667a      	str	r2, [r7, #100]	@ 0x64
 80068c8:	f04f 0200 	mov.w	r2, #0
 80068cc:	f04f 0300 	mov.w	r3, #0
 80068d0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80068d4:	4649      	mov	r1, r9
 80068d6:	008b      	lsls	r3, r1, #2
 80068d8:	4641      	mov	r1, r8
 80068da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80068de:	4641      	mov	r1, r8
 80068e0:	008a      	lsls	r2, r1, #2
 80068e2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80068e6:	f7fa f9c7 	bl	8000c78 <__aeabi_uldivmod>
 80068ea:	4602      	mov	r2, r0
 80068ec:	460b      	mov	r3, r1
 80068ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006924 <UART_SetConfig+0x4e4>)
 80068f0:	fba3 1302 	umull	r1, r3, r3, r2
 80068f4:	095b      	lsrs	r3, r3, #5
 80068f6:	2164      	movs	r1, #100	@ 0x64
 80068f8:	fb01 f303 	mul.w	r3, r1, r3
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	011b      	lsls	r3, r3, #4
 8006900:	3332      	adds	r3, #50	@ 0x32
 8006902:	4a08      	ldr	r2, [pc, #32]	@ (8006924 <UART_SetConfig+0x4e4>)
 8006904:	fba2 2303 	umull	r2, r3, r2, r3
 8006908:	095b      	lsrs	r3, r3, #5
 800690a:	f003 020f 	and.w	r2, r3, #15
 800690e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4422      	add	r2, r4
 8006916:	609a      	str	r2, [r3, #8]
}
 8006918:	bf00      	nop
 800691a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800691e:	46bd      	mov	sp, r7
 8006920:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006924:	51eb851f 	.word	0x51eb851f

08006928 <atoi>:
 8006928:	220a      	movs	r2, #10
 800692a:	2100      	movs	r1, #0
 800692c:	f000 b87a 	b.w	8006a24 <strtol>

08006930 <_strtol_l.isra.0>:
 8006930:	2b24      	cmp	r3, #36	@ 0x24
 8006932:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006936:	4686      	mov	lr, r0
 8006938:	4690      	mov	r8, r2
 800693a:	d801      	bhi.n	8006940 <_strtol_l.isra.0+0x10>
 800693c:	2b01      	cmp	r3, #1
 800693e:	d106      	bne.n	800694e <_strtol_l.isra.0+0x1e>
 8006940:	f000 ffe8 	bl	8007914 <__errno>
 8006944:	2316      	movs	r3, #22
 8006946:	6003      	str	r3, [r0, #0]
 8006948:	2000      	movs	r0, #0
 800694a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800694e:	4834      	ldr	r0, [pc, #208]	@ (8006a20 <_strtol_l.isra.0+0xf0>)
 8006950:	460d      	mov	r5, r1
 8006952:	462a      	mov	r2, r5
 8006954:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006958:	5d06      	ldrb	r6, [r0, r4]
 800695a:	f016 0608 	ands.w	r6, r6, #8
 800695e:	d1f8      	bne.n	8006952 <_strtol_l.isra.0+0x22>
 8006960:	2c2d      	cmp	r4, #45	@ 0x2d
 8006962:	d110      	bne.n	8006986 <_strtol_l.isra.0+0x56>
 8006964:	782c      	ldrb	r4, [r5, #0]
 8006966:	2601      	movs	r6, #1
 8006968:	1c95      	adds	r5, r2, #2
 800696a:	f033 0210 	bics.w	r2, r3, #16
 800696e:	d115      	bne.n	800699c <_strtol_l.isra.0+0x6c>
 8006970:	2c30      	cmp	r4, #48	@ 0x30
 8006972:	d10d      	bne.n	8006990 <_strtol_l.isra.0+0x60>
 8006974:	782a      	ldrb	r2, [r5, #0]
 8006976:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800697a:	2a58      	cmp	r2, #88	@ 0x58
 800697c:	d108      	bne.n	8006990 <_strtol_l.isra.0+0x60>
 800697e:	786c      	ldrb	r4, [r5, #1]
 8006980:	3502      	adds	r5, #2
 8006982:	2310      	movs	r3, #16
 8006984:	e00a      	b.n	800699c <_strtol_l.isra.0+0x6c>
 8006986:	2c2b      	cmp	r4, #43	@ 0x2b
 8006988:	bf04      	itt	eq
 800698a:	782c      	ldrbeq	r4, [r5, #0]
 800698c:	1c95      	addeq	r5, r2, #2
 800698e:	e7ec      	b.n	800696a <_strtol_l.isra.0+0x3a>
 8006990:	2b00      	cmp	r3, #0
 8006992:	d1f6      	bne.n	8006982 <_strtol_l.isra.0+0x52>
 8006994:	2c30      	cmp	r4, #48	@ 0x30
 8006996:	bf14      	ite	ne
 8006998:	230a      	movne	r3, #10
 800699a:	2308      	moveq	r3, #8
 800699c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80069a0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80069a4:	2200      	movs	r2, #0
 80069a6:	fbbc f9f3 	udiv	r9, ip, r3
 80069aa:	4610      	mov	r0, r2
 80069ac:	fb03 ca19 	mls	sl, r3, r9, ip
 80069b0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80069b4:	2f09      	cmp	r7, #9
 80069b6:	d80f      	bhi.n	80069d8 <_strtol_l.isra.0+0xa8>
 80069b8:	463c      	mov	r4, r7
 80069ba:	42a3      	cmp	r3, r4
 80069bc:	dd1b      	ble.n	80069f6 <_strtol_l.isra.0+0xc6>
 80069be:	1c57      	adds	r7, r2, #1
 80069c0:	d007      	beq.n	80069d2 <_strtol_l.isra.0+0xa2>
 80069c2:	4581      	cmp	r9, r0
 80069c4:	d314      	bcc.n	80069f0 <_strtol_l.isra.0+0xc0>
 80069c6:	d101      	bne.n	80069cc <_strtol_l.isra.0+0x9c>
 80069c8:	45a2      	cmp	sl, r4
 80069ca:	db11      	blt.n	80069f0 <_strtol_l.isra.0+0xc0>
 80069cc:	fb00 4003 	mla	r0, r0, r3, r4
 80069d0:	2201      	movs	r2, #1
 80069d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80069d6:	e7eb      	b.n	80069b0 <_strtol_l.isra.0+0x80>
 80069d8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80069dc:	2f19      	cmp	r7, #25
 80069de:	d801      	bhi.n	80069e4 <_strtol_l.isra.0+0xb4>
 80069e0:	3c37      	subs	r4, #55	@ 0x37
 80069e2:	e7ea      	b.n	80069ba <_strtol_l.isra.0+0x8a>
 80069e4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80069e8:	2f19      	cmp	r7, #25
 80069ea:	d804      	bhi.n	80069f6 <_strtol_l.isra.0+0xc6>
 80069ec:	3c57      	subs	r4, #87	@ 0x57
 80069ee:	e7e4      	b.n	80069ba <_strtol_l.isra.0+0x8a>
 80069f0:	f04f 32ff 	mov.w	r2, #4294967295
 80069f4:	e7ed      	b.n	80069d2 <_strtol_l.isra.0+0xa2>
 80069f6:	1c53      	adds	r3, r2, #1
 80069f8:	d108      	bne.n	8006a0c <_strtol_l.isra.0+0xdc>
 80069fa:	2322      	movs	r3, #34	@ 0x22
 80069fc:	f8ce 3000 	str.w	r3, [lr]
 8006a00:	4660      	mov	r0, ip
 8006a02:	f1b8 0f00 	cmp.w	r8, #0
 8006a06:	d0a0      	beq.n	800694a <_strtol_l.isra.0+0x1a>
 8006a08:	1e69      	subs	r1, r5, #1
 8006a0a:	e006      	b.n	8006a1a <_strtol_l.isra.0+0xea>
 8006a0c:	b106      	cbz	r6, 8006a10 <_strtol_l.isra.0+0xe0>
 8006a0e:	4240      	negs	r0, r0
 8006a10:	f1b8 0f00 	cmp.w	r8, #0
 8006a14:	d099      	beq.n	800694a <_strtol_l.isra.0+0x1a>
 8006a16:	2a00      	cmp	r2, #0
 8006a18:	d1f6      	bne.n	8006a08 <_strtol_l.isra.0+0xd8>
 8006a1a:	f8c8 1000 	str.w	r1, [r8]
 8006a1e:	e794      	b.n	800694a <_strtol_l.isra.0+0x1a>
 8006a20:	0800aba9 	.word	0x0800aba9

08006a24 <strtol>:
 8006a24:	4613      	mov	r3, r2
 8006a26:	460a      	mov	r2, r1
 8006a28:	4601      	mov	r1, r0
 8006a2a:	4802      	ldr	r0, [pc, #8]	@ (8006a34 <strtol+0x10>)
 8006a2c:	6800      	ldr	r0, [r0, #0]
 8006a2e:	f7ff bf7f 	b.w	8006930 <_strtol_l.isra.0>
 8006a32:	bf00      	nop
 8006a34:	2000001c 	.word	0x2000001c

08006a38 <__cvt>:
 8006a38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a3c:	ec57 6b10 	vmov	r6, r7, d0
 8006a40:	2f00      	cmp	r7, #0
 8006a42:	460c      	mov	r4, r1
 8006a44:	4619      	mov	r1, r3
 8006a46:	463b      	mov	r3, r7
 8006a48:	bfbb      	ittet	lt
 8006a4a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006a4e:	461f      	movlt	r7, r3
 8006a50:	2300      	movge	r3, #0
 8006a52:	232d      	movlt	r3, #45	@ 0x2d
 8006a54:	700b      	strb	r3, [r1, #0]
 8006a56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a58:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006a5c:	4691      	mov	r9, r2
 8006a5e:	f023 0820 	bic.w	r8, r3, #32
 8006a62:	bfbc      	itt	lt
 8006a64:	4632      	movlt	r2, r6
 8006a66:	4616      	movlt	r6, r2
 8006a68:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006a6c:	d005      	beq.n	8006a7a <__cvt+0x42>
 8006a6e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006a72:	d100      	bne.n	8006a76 <__cvt+0x3e>
 8006a74:	3401      	adds	r4, #1
 8006a76:	2102      	movs	r1, #2
 8006a78:	e000      	b.n	8006a7c <__cvt+0x44>
 8006a7a:	2103      	movs	r1, #3
 8006a7c:	ab03      	add	r3, sp, #12
 8006a7e:	9301      	str	r3, [sp, #4]
 8006a80:	ab02      	add	r3, sp, #8
 8006a82:	9300      	str	r3, [sp, #0]
 8006a84:	ec47 6b10 	vmov	d0, r6, r7
 8006a88:	4653      	mov	r3, sl
 8006a8a:	4622      	mov	r2, r4
 8006a8c:	f001 f82c 	bl	8007ae8 <_dtoa_r>
 8006a90:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006a94:	4605      	mov	r5, r0
 8006a96:	d119      	bne.n	8006acc <__cvt+0x94>
 8006a98:	f019 0f01 	tst.w	r9, #1
 8006a9c:	d00e      	beq.n	8006abc <__cvt+0x84>
 8006a9e:	eb00 0904 	add.w	r9, r0, r4
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	4630      	mov	r0, r6
 8006aa8:	4639      	mov	r1, r7
 8006aaa:	f7fa f825 	bl	8000af8 <__aeabi_dcmpeq>
 8006aae:	b108      	cbz	r0, 8006ab4 <__cvt+0x7c>
 8006ab0:	f8cd 900c 	str.w	r9, [sp, #12]
 8006ab4:	2230      	movs	r2, #48	@ 0x30
 8006ab6:	9b03      	ldr	r3, [sp, #12]
 8006ab8:	454b      	cmp	r3, r9
 8006aba:	d31e      	bcc.n	8006afa <__cvt+0xc2>
 8006abc:	9b03      	ldr	r3, [sp, #12]
 8006abe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006ac0:	1b5b      	subs	r3, r3, r5
 8006ac2:	4628      	mov	r0, r5
 8006ac4:	6013      	str	r3, [r2, #0]
 8006ac6:	b004      	add	sp, #16
 8006ac8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006acc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006ad0:	eb00 0904 	add.w	r9, r0, r4
 8006ad4:	d1e5      	bne.n	8006aa2 <__cvt+0x6a>
 8006ad6:	7803      	ldrb	r3, [r0, #0]
 8006ad8:	2b30      	cmp	r3, #48	@ 0x30
 8006ada:	d10a      	bne.n	8006af2 <__cvt+0xba>
 8006adc:	2200      	movs	r2, #0
 8006ade:	2300      	movs	r3, #0
 8006ae0:	4630      	mov	r0, r6
 8006ae2:	4639      	mov	r1, r7
 8006ae4:	f7fa f808 	bl	8000af8 <__aeabi_dcmpeq>
 8006ae8:	b918      	cbnz	r0, 8006af2 <__cvt+0xba>
 8006aea:	f1c4 0401 	rsb	r4, r4, #1
 8006aee:	f8ca 4000 	str.w	r4, [sl]
 8006af2:	f8da 3000 	ldr.w	r3, [sl]
 8006af6:	4499      	add	r9, r3
 8006af8:	e7d3      	b.n	8006aa2 <__cvt+0x6a>
 8006afa:	1c59      	adds	r1, r3, #1
 8006afc:	9103      	str	r1, [sp, #12]
 8006afe:	701a      	strb	r2, [r3, #0]
 8006b00:	e7d9      	b.n	8006ab6 <__cvt+0x7e>

08006b02 <__exponent>:
 8006b02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b04:	2900      	cmp	r1, #0
 8006b06:	bfba      	itte	lt
 8006b08:	4249      	neglt	r1, r1
 8006b0a:	232d      	movlt	r3, #45	@ 0x2d
 8006b0c:	232b      	movge	r3, #43	@ 0x2b
 8006b0e:	2909      	cmp	r1, #9
 8006b10:	7002      	strb	r2, [r0, #0]
 8006b12:	7043      	strb	r3, [r0, #1]
 8006b14:	dd29      	ble.n	8006b6a <__exponent+0x68>
 8006b16:	f10d 0307 	add.w	r3, sp, #7
 8006b1a:	461d      	mov	r5, r3
 8006b1c:	270a      	movs	r7, #10
 8006b1e:	461a      	mov	r2, r3
 8006b20:	fbb1 f6f7 	udiv	r6, r1, r7
 8006b24:	fb07 1416 	mls	r4, r7, r6, r1
 8006b28:	3430      	adds	r4, #48	@ 0x30
 8006b2a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006b2e:	460c      	mov	r4, r1
 8006b30:	2c63      	cmp	r4, #99	@ 0x63
 8006b32:	f103 33ff 	add.w	r3, r3, #4294967295
 8006b36:	4631      	mov	r1, r6
 8006b38:	dcf1      	bgt.n	8006b1e <__exponent+0x1c>
 8006b3a:	3130      	adds	r1, #48	@ 0x30
 8006b3c:	1e94      	subs	r4, r2, #2
 8006b3e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006b42:	1c41      	adds	r1, r0, #1
 8006b44:	4623      	mov	r3, r4
 8006b46:	42ab      	cmp	r3, r5
 8006b48:	d30a      	bcc.n	8006b60 <__exponent+0x5e>
 8006b4a:	f10d 0309 	add.w	r3, sp, #9
 8006b4e:	1a9b      	subs	r3, r3, r2
 8006b50:	42ac      	cmp	r4, r5
 8006b52:	bf88      	it	hi
 8006b54:	2300      	movhi	r3, #0
 8006b56:	3302      	adds	r3, #2
 8006b58:	4403      	add	r3, r0
 8006b5a:	1a18      	subs	r0, r3, r0
 8006b5c:	b003      	add	sp, #12
 8006b5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b60:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006b64:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006b68:	e7ed      	b.n	8006b46 <__exponent+0x44>
 8006b6a:	2330      	movs	r3, #48	@ 0x30
 8006b6c:	3130      	adds	r1, #48	@ 0x30
 8006b6e:	7083      	strb	r3, [r0, #2]
 8006b70:	70c1      	strb	r1, [r0, #3]
 8006b72:	1d03      	adds	r3, r0, #4
 8006b74:	e7f1      	b.n	8006b5a <__exponent+0x58>
	...

08006b78 <_printf_float>:
 8006b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b7c:	b08d      	sub	sp, #52	@ 0x34
 8006b7e:	460c      	mov	r4, r1
 8006b80:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006b84:	4616      	mov	r6, r2
 8006b86:	461f      	mov	r7, r3
 8006b88:	4605      	mov	r5, r0
 8006b8a:	f000 fe79 	bl	8007880 <_localeconv_r>
 8006b8e:	6803      	ldr	r3, [r0, #0]
 8006b90:	9304      	str	r3, [sp, #16]
 8006b92:	4618      	mov	r0, r3
 8006b94:	f7f9 fb84 	bl	80002a0 <strlen>
 8006b98:	2300      	movs	r3, #0
 8006b9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b9c:	f8d8 3000 	ldr.w	r3, [r8]
 8006ba0:	9005      	str	r0, [sp, #20]
 8006ba2:	3307      	adds	r3, #7
 8006ba4:	f023 0307 	bic.w	r3, r3, #7
 8006ba8:	f103 0208 	add.w	r2, r3, #8
 8006bac:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006bb0:	f8d4 b000 	ldr.w	fp, [r4]
 8006bb4:	f8c8 2000 	str.w	r2, [r8]
 8006bb8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006bbc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006bc0:	9307      	str	r3, [sp, #28]
 8006bc2:	f8cd 8018 	str.w	r8, [sp, #24]
 8006bc6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006bca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006bce:	4b9c      	ldr	r3, [pc, #624]	@ (8006e40 <_printf_float+0x2c8>)
 8006bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8006bd4:	f7f9 ffc2 	bl	8000b5c <__aeabi_dcmpun>
 8006bd8:	bb70      	cbnz	r0, 8006c38 <_printf_float+0xc0>
 8006bda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006bde:	4b98      	ldr	r3, [pc, #608]	@ (8006e40 <_printf_float+0x2c8>)
 8006be0:	f04f 32ff 	mov.w	r2, #4294967295
 8006be4:	f7f9 ff9c 	bl	8000b20 <__aeabi_dcmple>
 8006be8:	bb30      	cbnz	r0, 8006c38 <_printf_float+0xc0>
 8006bea:	2200      	movs	r2, #0
 8006bec:	2300      	movs	r3, #0
 8006bee:	4640      	mov	r0, r8
 8006bf0:	4649      	mov	r1, r9
 8006bf2:	f7f9 ff8b 	bl	8000b0c <__aeabi_dcmplt>
 8006bf6:	b110      	cbz	r0, 8006bfe <_printf_float+0x86>
 8006bf8:	232d      	movs	r3, #45	@ 0x2d
 8006bfa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bfe:	4a91      	ldr	r2, [pc, #580]	@ (8006e44 <_printf_float+0x2cc>)
 8006c00:	4b91      	ldr	r3, [pc, #580]	@ (8006e48 <_printf_float+0x2d0>)
 8006c02:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006c06:	bf8c      	ite	hi
 8006c08:	4690      	movhi	r8, r2
 8006c0a:	4698      	movls	r8, r3
 8006c0c:	2303      	movs	r3, #3
 8006c0e:	6123      	str	r3, [r4, #16]
 8006c10:	f02b 0304 	bic.w	r3, fp, #4
 8006c14:	6023      	str	r3, [r4, #0]
 8006c16:	f04f 0900 	mov.w	r9, #0
 8006c1a:	9700      	str	r7, [sp, #0]
 8006c1c:	4633      	mov	r3, r6
 8006c1e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006c20:	4621      	mov	r1, r4
 8006c22:	4628      	mov	r0, r5
 8006c24:	f000 f9d2 	bl	8006fcc <_printf_common>
 8006c28:	3001      	adds	r0, #1
 8006c2a:	f040 808d 	bne.w	8006d48 <_printf_float+0x1d0>
 8006c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c32:	b00d      	add	sp, #52	@ 0x34
 8006c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c38:	4642      	mov	r2, r8
 8006c3a:	464b      	mov	r3, r9
 8006c3c:	4640      	mov	r0, r8
 8006c3e:	4649      	mov	r1, r9
 8006c40:	f7f9 ff8c 	bl	8000b5c <__aeabi_dcmpun>
 8006c44:	b140      	cbz	r0, 8006c58 <_printf_float+0xe0>
 8006c46:	464b      	mov	r3, r9
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	bfbc      	itt	lt
 8006c4c:	232d      	movlt	r3, #45	@ 0x2d
 8006c4e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006c52:	4a7e      	ldr	r2, [pc, #504]	@ (8006e4c <_printf_float+0x2d4>)
 8006c54:	4b7e      	ldr	r3, [pc, #504]	@ (8006e50 <_printf_float+0x2d8>)
 8006c56:	e7d4      	b.n	8006c02 <_printf_float+0x8a>
 8006c58:	6863      	ldr	r3, [r4, #4]
 8006c5a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006c5e:	9206      	str	r2, [sp, #24]
 8006c60:	1c5a      	adds	r2, r3, #1
 8006c62:	d13b      	bne.n	8006cdc <_printf_float+0x164>
 8006c64:	2306      	movs	r3, #6
 8006c66:	6063      	str	r3, [r4, #4]
 8006c68:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	6022      	str	r2, [r4, #0]
 8006c70:	9303      	str	r3, [sp, #12]
 8006c72:	ab0a      	add	r3, sp, #40	@ 0x28
 8006c74:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006c78:	ab09      	add	r3, sp, #36	@ 0x24
 8006c7a:	9300      	str	r3, [sp, #0]
 8006c7c:	6861      	ldr	r1, [r4, #4]
 8006c7e:	ec49 8b10 	vmov	d0, r8, r9
 8006c82:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006c86:	4628      	mov	r0, r5
 8006c88:	f7ff fed6 	bl	8006a38 <__cvt>
 8006c8c:	9b06      	ldr	r3, [sp, #24]
 8006c8e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c90:	2b47      	cmp	r3, #71	@ 0x47
 8006c92:	4680      	mov	r8, r0
 8006c94:	d129      	bne.n	8006cea <_printf_float+0x172>
 8006c96:	1cc8      	adds	r0, r1, #3
 8006c98:	db02      	blt.n	8006ca0 <_printf_float+0x128>
 8006c9a:	6863      	ldr	r3, [r4, #4]
 8006c9c:	4299      	cmp	r1, r3
 8006c9e:	dd41      	ble.n	8006d24 <_printf_float+0x1ac>
 8006ca0:	f1aa 0a02 	sub.w	sl, sl, #2
 8006ca4:	fa5f fa8a 	uxtb.w	sl, sl
 8006ca8:	3901      	subs	r1, #1
 8006caa:	4652      	mov	r2, sl
 8006cac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006cb0:	9109      	str	r1, [sp, #36]	@ 0x24
 8006cb2:	f7ff ff26 	bl	8006b02 <__exponent>
 8006cb6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006cb8:	1813      	adds	r3, r2, r0
 8006cba:	2a01      	cmp	r2, #1
 8006cbc:	4681      	mov	r9, r0
 8006cbe:	6123      	str	r3, [r4, #16]
 8006cc0:	dc02      	bgt.n	8006cc8 <_printf_float+0x150>
 8006cc2:	6822      	ldr	r2, [r4, #0]
 8006cc4:	07d2      	lsls	r2, r2, #31
 8006cc6:	d501      	bpl.n	8006ccc <_printf_float+0x154>
 8006cc8:	3301      	adds	r3, #1
 8006cca:	6123      	str	r3, [r4, #16]
 8006ccc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d0a2      	beq.n	8006c1a <_printf_float+0xa2>
 8006cd4:	232d      	movs	r3, #45	@ 0x2d
 8006cd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cda:	e79e      	b.n	8006c1a <_printf_float+0xa2>
 8006cdc:	9a06      	ldr	r2, [sp, #24]
 8006cde:	2a47      	cmp	r2, #71	@ 0x47
 8006ce0:	d1c2      	bne.n	8006c68 <_printf_float+0xf0>
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d1c0      	bne.n	8006c68 <_printf_float+0xf0>
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	e7bd      	b.n	8006c66 <_printf_float+0xee>
 8006cea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006cee:	d9db      	bls.n	8006ca8 <_printf_float+0x130>
 8006cf0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006cf4:	d118      	bne.n	8006d28 <_printf_float+0x1b0>
 8006cf6:	2900      	cmp	r1, #0
 8006cf8:	6863      	ldr	r3, [r4, #4]
 8006cfa:	dd0b      	ble.n	8006d14 <_printf_float+0x19c>
 8006cfc:	6121      	str	r1, [r4, #16]
 8006cfe:	b913      	cbnz	r3, 8006d06 <_printf_float+0x18e>
 8006d00:	6822      	ldr	r2, [r4, #0]
 8006d02:	07d0      	lsls	r0, r2, #31
 8006d04:	d502      	bpl.n	8006d0c <_printf_float+0x194>
 8006d06:	3301      	adds	r3, #1
 8006d08:	440b      	add	r3, r1
 8006d0a:	6123      	str	r3, [r4, #16]
 8006d0c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006d0e:	f04f 0900 	mov.w	r9, #0
 8006d12:	e7db      	b.n	8006ccc <_printf_float+0x154>
 8006d14:	b913      	cbnz	r3, 8006d1c <_printf_float+0x1a4>
 8006d16:	6822      	ldr	r2, [r4, #0]
 8006d18:	07d2      	lsls	r2, r2, #31
 8006d1a:	d501      	bpl.n	8006d20 <_printf_float+0x1a8>
 8006d1c:	3302      	adds	r3, #2
 8006d1e:	e7f4      	b.n	8006d0a <_printf_float+0x192>
 8006d20:	2301      	movs	r3, #1
 8006d22:	e7f2      	b.n	8006d0a <_printf_float+0x192>
 8006d24:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006d28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d2a:	4299      	cmp	r1, r3
 8006d2c:	db05      	blt.n	8006d3a <_printf_float+0x1c2>
 8006d2e:	6823      	ldr	r3, [r4, #0]
 8006d30:	6121      	str	r1, [r4, #16]
 8006d32:	07d8      	lsls	r0, r3, #31
 8006d34:	d5ea      	bpl.n	8006d0c <_printf_float+0x194>
 8006d36:	1c4b      	adds	r3, r1, #1
 8006d38:	e7e7      	b.n	8006d0a <_printf_float+0x192>
 8006d3a:	2900      	cmp	r1, #0
 8006d3c:	bfd4      	ite	le
 8006d3e:	f1c1 0202 	rsble	r2, r1, #2
 8006d42:	2201      	movgt	r2, #1
 8006d44:	4413      	add	r3, r2
 8006d46:	e7e0      	b.n	8006d0a <_printf_float+0x192>
 8006d48:	6823      	ldr	r3, [r4, #0]
 8006d4a:	055a      	lsls	r2, r3, #21
 8006d4c:	d407      	bmi.n	8006d5e <_printf_float+0x1e6>
 8006d4e:	6923      	ldr	r3, [r4, #16]
 8006d50:	4642      	mov	r2, r8
 8006d52:	4631      	mov	r1, r6
 8006d54:	4628      	mov	r0, r5
 8006d56:	47b8      	blx	r7
 8006d58:	3001      	adds	r0, #1
 8006d5a:	d12b      	bne.n	8006db4 <_printf_float+0x23c>
 8006d5c:	e767      	b.n	8006c2e <_printf_float+0xb6>
 8006d5e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006d62:	f240 80dd 	bls.w	8006f20 <_printf_float+0x3a8>
 8006d66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	f7f9 fec3 	bl	8000af8 <__aeabi_dcmpeq>
 8006d72:	2800      	cmp	r0, #0
 8006d74:	d033      	beq.n	8006dde <_printf_float+0x266>
 8006d76:	4a37      	ldr	r2, [pc, #220]	@ (8006e54 <_printf_float+0x2dc>)
 8006d78:	2301      	movs	r3, #1
 8006d7a:	4631      	mov	r1, r6
 8006d7c:	4628      	mov	r0, r5
 8006d7e:	47b8      	blx	r7
 8006d80:	3001      	adds	r0, #1
 8006d82:	f43f af54 	beq.w	8006c2e <_printf_float+0xb6>
 8006d86:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006d8a:	4543      	cmp	r3, r8
 8006d8c:	db02      	blt.n	8006d94 <_printf_float+0x21c>
 8006d8e:	6823      	ldr	r3, [r4, #0]
 8006d90:	07d8      	lsls	r0, r3, #31
 8006d92:	d50f      	bpl.n	8006db4 <_printf_float+0x23c>
 8006d94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d98:	4631      	mov	r1, r6
 8006d9a:	4628      	mov	r0, r5
 8006d9c:	47b8      	blx	r7
 8006d9e:	3001      	adds	r0, #1
 8006da0:	f43f af45 	beq.w	8006c2e <_printf_float+0xb6>
 8006da4:	f04f 0900 	mov.w	r9, #0
 8006da8:	f108 38ff 	add.w	r8, r8, #4294967295
 8006dac:	f104 0a1a 	add.w	sl, r4, #26
 8006db0:	45c8      	cmp	r8, r9
 8006db2:	dc09      	bgt.n	8006dc8 <_printf_float+0x250>
 8006db4:	6823      	ldr	r3, [r4, #0]
 8006db6:	079b      	lsls	r3, r3, #30
 8006db8:	f100 8103 	bmi.w	8006fc2 <_printf_float+0x44a>
 8006dbc:	68e0      	ldr	r0, [r4, #12]
 8006dbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006dc0:	4298      	cmp	r0, r3
 8006dc2:	bfb8      	it	lt
 8006dc4:	4618      	movlt	r0, r3
 8006dc6:	e734      	b.n	8006c32 <_printf_float+0xba>
 8006dc8:	2301      	movs	r3, #1
 8006dca:	4652      	mov	r2, sl
 8006dcc:	4631      	mov	r1, r6
 8006dce:	4628      	mov	r0, r5
 8006dd0:	47b8      	blx	r7
 8006dd2:	3001      	adds	r0, #1
 8006dd4:	f43f af2b 	beq.w	8006c2e <_printf_float+0xb6>
 8006dd8:	f109 0901 	add.w	r9, r9, #1
 8006ddc:	e7e8      	b.n	8006db0 <_printf_float+0x238>
 8006dde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	dc39      	bgt.n	8006e58 <_printf_float+0x2e0>
 8006de4:	4a1b      	ldr	r2, [pc, #108]	@ (8006e54 <_printf_float+0x2dc>)
 8006de6:	2301      	movs	r3, #1
 8006de8:	4631      	mov	r1, r6
 8006dea:	4628      	mov	r0, r5
 8006dec:	47b8      	blx	r7
 8006dee:	3001      	adds	r0, #1
 8006df0:	f43f af1d 	beq.w	8006c2e <_printf_float+0xb6>
 8006df4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006df8:	ea59 0303 	orrs.w	r3, r9, r3
 8006dfc:	d102      	bne.n	8006e04 <_printf_float+0x28c>
 8006dfe:	6823      	ldr	r3, [r4, #0]
 8006e00:	07d9      	lsls	r1, r3, #31
 8006e02:	d5d7      	bpl.n	8006db4 <_printf_float+0x23c>
 8006e04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e08:	4631      	mov	r1, r6
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	47b8      	blx	r7
 8006e0e:	3001      	adds	r0, #1
 8006e10:	f43f af0d 	beq.w	8006c2e <_printf_float+0xb6>
 8006e14:	f04f 0a00 	mov.w	sl, #0
 8006e18:	f104 0b1a 	add.w	fp, r4, #26
 8006e1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e1e:	425b      	negs	r3, r3
 8006e20:	4553      	cmp	r3, sl
 8006e22:	dc01      	bgt.n	8006e28 <_printf_float+0x2b0>
 8006e24:	464b      	mov	r3, r9
 8006e26:	e793      	b.n	8006d50 <_printf_float+0x1d8>
 8006e28:	2301      	movs	r3, #1
 8006e2a:	465a      	mov	r2, fp
 8006e2c:	4631      	mov	r1, r6
 8006e2e:	4628      	mov	r0, r5
 8006e30:	47b8      	blx	r7
 8006e32:	3001      	adds	r0, #1
 8006e34:	f43f aefb 	beq.w	8006c2e <_printf_float+0xb6>
 8006e38:	f10a 0a01 	add.w	sl, sl, #1
 8006e3c:	e7ee      	b.n	8006e1c <_printf_float+0x2a4>
 8006e3e:	bf00      	nop
 8006e40:	7fefffff 	.word	0x7fefffff
 8006e44:	0800acad 	.word	0x0800acad
 8006e48:	0800aca9 	.word	0x0800aca9
 8006e4c:	0800acb5 	.word	0x0800acb5
 8006e50:	0800acb1 	.word	0x0800acb1
 8006e54:	0800acb9 	.word	0x0800acb9
 8006e58:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006e5a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006e5e:	4553      	cmp	r3, sl
 8006e60:	bfa8      	it	ge
 8006e62:	4653      	movge	r3, sl
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	4699      	mov	r9, r3
 8006e68:	dc36      	bgt.n	8006ed8 <_printf_float+0x360>
 8006e6a:	f04f 0b00 	mov.w	fp, #0
 8006e6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e72:	f104 021a 	add.w	r2, r4, #26
 8006e76:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006e78:	9306      	str	r3, [sp, #24]
 8006e7a:	eba3 0309 	sub.w	r3, r3, r9
 8006e7e:	455b      	cmp	r3, fp
 8006e80:	dc31      	bgt.n	8006ee6 <_printf_float+0x36e>
 8006e82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e84:	459a      	cmp	sl, r3
 8006e86:	dc3a      	bgt.n	8006efe <_printf_float+0x386>
 8006e88:	6823      	ldr	r3, [r4, #0]
 8006e8a:	07da      	lsls	r2, r3, #31
 8006e8c:	d437      	bmi.n	8006efe <_printf_float+0x386>
 8006e8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e90:	ebaa 0903 	sub.w	r9, sl, r3
 8006e94:	9b06      	ldr	r3, [sp, #24]
 8006e96:	ebaa 0303 	sub.w	r3, sl, r3
 8006e9a:	4599      	cmp	r9, r3
 8006e9c:	bfa8      	it	ge
 8006e9e:	4699      	movge	r9, r3
 8006ea0:	f1b9 0f00 	cmp.w	r9, #0
 8006ea4:	dc33      	bgt.n	8006f0e <_printf_float+0x396>
 8006ea6:	f04f 0800 	mov.w	r8, #0
 8006eaa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006eae:	f104 0b1a 	add.w	fp, r4, #26
 8006eb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006eb4:	ebaa 0303 	sub.w	r3, sl, r3
 8006eb8:	eba3 0309 	sub.w	r3, r3, r9
 8006ebc:	4543      	cmp	r3, r8
 8006ebe:	f77f af79 	ble.w	8006db4 <_printf_float+0x23c>
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	465a      	mov	r2, fp
 8006ec6:	4631      	mov	r1, r6
 8006ec8:	4628      	mov	r0, r5
 8006eca:	47b8      	blx	r7
 8006ecc:	3001      	adds	r0, #1
 8006ece:	f43f aeae 	beq.w	8006c2e <_printf_float+0xb6>
 8006ed2:	f108 0801 	add.w	r8, r8, #1
 8006ed6:	e7ec      	b.n	8006eb2 <_printf_float+0x33a>
 8006ed8:	4642      	mov	r2, r8
 8006eda:	4631      	mov	r1, r6
 8006edc:	4628      	mov	r0, r5
 8006ede:	47b8      	blx	r7
 8006ee0:	3001      	adds	r0, #1
 8006ee2:	d1c2      	bne.n	8006e6a <_printf_float+0x2f2>
 8006ee4:	e6a3      	b.n	8006c2e <_printf_float+0xb6>
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	4631      	mov	r1, r6
 8006eea:	4628      	mov	r0, r5
 8006eec:	9206      	str	r2, [sp, #24]
 8006eee:	47b8      	blx	r7
 8006ef0:	3001      	adds	r0, #1
 8006ef2:	f43f ae9c 	beq.w	8006c2e <_printf_float+0xb6>
 8006ef6:	9a06      	ldr	r2, [sp, #24]
 8006ef8:	f10b 0b01 	add.w	fp, fp, #1
 8006efc:	e7bb      	b.n	8006e76 <_printf_float+0x2fe>
 8006efe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f02:	4631      	mov	r1, r6
 8006f04:	4628      	mov	r0, r5
 8006f06:	47b8      	blx	r7
 8006f08:	3001      	adds	r0, #1
 8006f0a:	d1c0      	bne.n	8006e8e <_printf_float+0x316>
 8006f0c:	e68f      	b.n	8006c2e <_printf_float+0xb6>
 8006f0e:	9a06      	ldr	r2, [sp, #24]
 8006f10:	464b      	mov	r3, r9
 8006f12:	4442      	add	r2, r8
 8006f14:	4631      	mov	r1, r6
 8006f16:	4628      	mov	r0, r5
 8006f18:	47b8      	blx	r7
 8006f1a:	3001      	adds	r0, #1
 8006f1c:	d1c3      	bne.n	8006ea6 <_printf_float+0x32e>
 8006f1e:	e686      	b.n	8006c2e <_printf_float+0xb6>
 8006f20:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006f24:	f1ba 0f01 	cmp.w	sl, #1
 8006f28:	dc01      	bgt.n	8006f2e <_printf_float+0x3b6>
 8006f2a:	07db      	lsls	r3, r3, #31
 8006f2c:	d536      	bpl.n	8006f9c <_printf_float+0x424>
 8006f2e:	2301      	movs	r3, #1
 8006f30:	4642      	mov	r2, r8
 8006f32:	4631      	mov	r1, r6
 8006f34:	4628      	mov	r0, r5
 8006f36:	47b8      	blx	r7
 8006f38:	3001      	adds	r0, #1
 8006f3a:	f43f ae78 	beq.w	8006c2e <_printf_float+0xb6>
 8006f3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f42:	4631      	mov	r1, r6
 8006f44:	4628      	mov	r0, r5
 8006f46:	47b8      	blx	r7
 8006f48:	3001      	adds	r0, #1
 8006f4a:	f43f ae70 	beq.w	8006c2e <_printf_float+0xb6>
 8006f4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006f52:	2200      	movs	r2, #0
 8006f54:	2300      	movs	r3, #0
 8006f56:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f5a:	f7f9 fdcd 	bl	8000af8 <__aeabi_dcmpeq>
 8006f5e:	b9c0      	cbnz	r0, 8006f92 <_printf_float+0x41a>
 8006f60:	4653      	mov	r3, sl
 8006f62:	f108 0201 	add.w	r2, r8, #1
 8006f66:	4631      	mov	r1, r6
 8006f68:	4628      	mov	r0, r5
 8006f6a:	47b8      	blx	r7
 8006f6c:	3001      	adds	r0, #1
 8006f6e:	d10c      	bne.n	8006f8a <_printf_float+0x412>
 8006f70:	e65d      	b.n	8006c2e <_printf_float+0xb6>
 8006f72:	2301      	movs	r3, #1
 8006f74:	465a      	mov	r2, fp
 8006f76:	4631      	mov	r1, r6
 8006f78:	4628      	mov	r0, r5
 8006f7a:	47b8      	blx	r7
 8006f7c:	3001      	adds	r0, #1
 8006f7e:	f43f ae56 	beq.w	8006c2e <_printf_float+0xb6>
 8006f82:	f108 0801 	add.w	r8, r8, #1
 8006f86:	45d0      	cmp	r8, sl
 8006f88:	dbf3      	blt.n	8006f72 <_printf_float+0x3fa>
 8006f8a:	464b      	mov	r3, r9
 8006f8c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006f90:	e6df      	b.n	8006d52 <_printf_float+0x1da>
 8006f92:	f04f 0800 	mov.w	r8, #0
 8006f96:	f104 0b1a 	add.w	fp, r4, #26
 8006f9a:	e7f4      	b.n	8006f86 <_printf_float+0x40e>
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	4642      	mov	r2, r8
 8006fa0:	e7e1      	b.n	8006f66 <_printf_float+0x3ee>
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	464a      	mov	r2, r9
 8006fa6:	4631      	mov	r1, r6
 8006fa8:	4628      	mov	r0, r5
 8006faa:	47b8      	blx	r7
 8006fac:	3001      	adds	r0, #1
 8006fae:	f43f ae3e 	beq.w	8006c2e <_printf_float+0xb6>
 8006fb2:	f108 0801 	add.w	r8, r8, #1
 8006fb6:	68e3      	ldr	r3, [r4, #12]
 8006fb8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006fba:	1a5b      	subs	r3, r3, r1
 8006fbc:	4543      	cmp	r3, r8
 8006fbe:	dcf0      	bgt.n	8006fa2 <_printf_float+0x42a>
 8006fc0:	e6fc      	b.n	8006dbc <_printf_float+0x244>
 8006fc2:	f04f 0800 	mov.w	r8, #0
 8006fc6:	f104 0919 	add.w	r9, r4, #25
 8006fca:	e7f4      	b.n	8006fb6 <_printf_float+0x43e>

08006fcc <_printf_common>:
 8006fcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fd0:	4616      	mov	r6, r2
 8006fd2:	4698      	mov	r8, r3
 8006fd4:	688a      	ldr	r2, [r1, #8]
 8006fd6:	690b      	ldr	r3, [r1, #16]
 8006fd8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	bfb8      	it	lt
 8006fe0:	4613      	movlt	r3, r2
 8006fe2:	6033      	str	r3, [r6, #0]
 8006fe4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006fe8:	4607      	mov	r7, r0
 8006fea:	460c      	mov	r4, r1
 8006fec:	b10a      	cbz	r2, 8006ff2 <_printf_common+0x26>
 8006fee:	3301      	adds	r3, #1
 8006ff0:	6033      	str	r3, [r6, #0]
 8006ff2:	6823      	ldr	r3, [r4, #0]
 8006ff4:	0699      	lsls	r1, r3, #26
 8006ff6:	bf42      	ittt	mi
 8006ff8:	6833      	ldrmi	r3, [r6, #0]
 8006ffa:	3302      	addmi	r3, #2
 8006ffc:	6033      	strmi	r3, [r6, #0]
 8006ffe:	6825      	ldr	r5, [r4, #0]
 8007000:	f015 0506 	ands.w	r5, r5, #6
 8007004:	d106      	bne.n	8007014 <_printf_common+0x48>
 8007006:	f104 0a19 	add.w	sl, r4, #25
 800700a:	68e3      	ldr	r3, [r4, #12]
 800700c:	6832      	ldr	r2, [r6, #0]
 800700e:	1a9b      	subs	r3, r3, r2
 8007010:	42ab      	cmp	r3, r5
 8007012:	dc26      	bgt.n	8007062 <_printf_common+0x96>
 8007014:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007018:	6822      	ldr	r2, [r4, #0]
 800701a:	3b00      	subs	r3, #0
 800701c:	bf18      	it	ne
 800701e:	2301      	movne	r3, #1
 8007020:	0692      	lsls	r2, r2, #26
 8007022:	d42b      	bmi.n	800707c <_printf_common+0xb0>
 8007024:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007028:	4641      	mov	r1, r8
 800702a:	4638      	mov	r0, r7
 800702c:	47c8      	blx	r9
 800702e:	3001      	adds	r0, #1
 8007030:	d01e      	beq.n	8007070 <_printf_common+0xa4>
 8007032:	6823      	ldr	r3, [r4, #0]
 8007034:	6922      	ldr	r2, [r4, #16]
 8007036:	f003 0306 	and.w	r3, r3, #6
 800703a:	2b04      	cmp	r3, #4
 800703c:	bf02      	ittt	eq
 800703e:	68e5      	ldreq	r5, [r4, #12]
 8007040:	6833      	ldreq	r3, [r6, #0]
 8007042:	1aed      	subeq	r5, r5, r3
 8007044:	68a3      	ldr	r3, [r4, #8]
 8007046:	bf0c      	ite	eq
 8007048:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800704c:	2500      	movne	r5, #0
 800704e:	4293      	cmp	r3, r2
 8007050:	bfc4      	itt	gt
 8007052:	1a9b      	subgt	r3, r3, r2
 8007054:	18ed      	addgt	r5, r5, r3
 8007056:	2600      	movs	r6, #0
 8007058:	341a      	adds	r4, #26
 800705a:	42b5      	cmp	r5, r6
 800705c:	d11a      	bne.n	8007094 <_printf_common+0xc8>
 800705e:	2000      	movs	r0, #0
 8007060:	e008      	b.n	8007074 <_printf_common+0xa8>
 8007062:	2301      	movs	r3, #1
 8007064:	4652      	mov	r2, sl
 8007066:	4641      	mov	r1, r8
 8007068:	4638      	mov	r0, r7
 800706a:	47c8      	blx	r9
 800706c:	3001      	adds	r0, #1
 800706e:	d103      	bne.n	8007078 <_printf_common+0xac>
 8007070:	f04f 30ff 	mov.w	r0, #4294967295
 8007074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007078:	3501      	adds	r5, #1
 800707a:	e7c6      	b.n	800700a <_printf_common+0x3e>
 800707c:	18e1      	adds	r1, r4, r3
 800707e:	1c5a      	adds	r2, r3, #1
 8007080:	2030      	movs	r0, #48	@ 0x30
 8007082:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007086:	4422      	add	r2, r4
 8007088:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800708c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007090:	3302      	adds	r3, #2
 8007092:	e7c7      	b.n	8007024 <_printf_common+0x58>
 8007094:	2301      	movs	r3, #1
 8007096:	4622      	mov	r2, r4
 8007098:	4641      	mov	r1, r8
 800709a:	4638      	mov	r0, r7
 800709c:	47c8      	blx	r9
 800709e:	3001      	adds	r0, #1
 80070a0:	d0e6      	beq.n	8007070 <_printf_common+0xa4>
 80070a2:	3601      	adds	r6, #1
 80070a4:	e7d9      	b.n	800705a <_printf_common+0x8e>
	...

080070a8 <_printf_i>:
 80070a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070ac:	7e0f      	ldrb	r7, [r1, #24]
 80070ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80070b0:	2f78      	cmp	r7, #120	@ 0x78
 80070b2:	4691      	mov	r9, r2
 80070b4:	4680      	mov	r8, r0
 80070b6:	460c      	mov	r4, r1
 80070b8:	469a      	mov	sl, r3
 80070ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80070be:	d807      	bhi.n	80070d0 <_printf_i+0x28>
 80070c0:	2f62      	cmp	r7, #98	@ 0x62
 80070c2:	d80a      	bhi.n	80070da <_printf_i+0x32>
 80070c4:	2f00      	cmp	r7, #0
 80070c6:	f000 80d1 	beq.w	800726c <_printf_i+0x1c4>
 80070ca:	2f58      	cmp	r7, #88	@ 0x58
 80070cc:	f000 80b8 	beq.w	8007240 <_printf_i+0x198>
 80070d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80070d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80070d8:	e03a      	b.n	8007150 <_printf_i+0xa8>
 80070da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80070de:	2b15      	cmp	r3, #21
 80070e0:	d8f6      	bhi.n	80070d0 <_printf_i+0x28>
 80070e2:	a101      	add	r1, pc, #4	@ (adr r1, 80070e8 <_printf_i+0x40>)
 80070e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80070e8:	08007141 	.word	0x08007141
 80070ec:	08007155 	.word	0x08007155
 80070f0:	080070d1 	.word	0x080070d1
 80070f4:	080070d1 	.word	0x080070d1
 80070f8:	080070d1 	.word	0x080070d1
 80070fc:	080070d1 	.word	0x080070d1
 8007100:	08007155 	.word	0x08007155
 8007104:	080070d1 	.word	0x080070d1
 8007108:	080070d1 	.word	0x080070d1
 800710c:	080070d1 	.word	0x080070d1
 8007110:	080070d1 	.word	0x080070d1
 8007114:	08007253 	.word	0x08007253
 8007118:	0800717f 	.word	0x0800717f
 800711c:	0800720d 	.word	0x0800720d
 8007120:	080070d1 	.word	0x080070d1
 8007124:	080070d1 	.word	0x080070d1
 8007128:	08007275 	.word	0x08007275
 800712c:	080070d1 	.word	0x080070d1
 8007130:	0800717f 	.word	0x0800717f
 8007134:	080070d1 	.word	0x080070d1
 8007138:	080070d1 	.word	0x080070d1
 800713c:	08007215 	.word	0x08007215
 8007140:	6833      	ldr	r3, [r6, #0]
 8007142:	1d1a      	adds	r2, r3, #4
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	6032      	str	r2, [r6, #0]
 8007148:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800714c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007150:	2301      	movs	r3, #1
 8007152:	e09c      	b.n	800728e <_printf_i+0x1e6>
 8007154:	6833      	ldr	r3, [r6, #0]
 8007156:	6820      	ldr	r0, [r4, #0]
 8007158:	1d19      	adds	r1, r3, #4
 800715a:	6031      	str	r1, [r6, #0]
 800715c:	0606      	lsls	r6, r0, #24
 800715e:	d501      	bpl.n	8007164 <_printf_i+0xbc>
 8007160:	681d      	ldr	r5, [r3, #0]
 8007162:	e003      	b.n	800716c <_printf_i+0xc4>
 8007164:	0645      	lsls	r5, r0, #25
 8007166:	d5fb      	bpl.n	8007160 <_printf_i+0xb8>
 8007168:	f9b3 5000 	ldrsh.w	r5, [r3]
 800716c:	2d00      	cmp	r5, #0
 800716e:	da03      	bge.n	8007178 <_printf_i+0xd0>
 8007170:	232d      	movs	r3, #45	@ 0x2d
 8007172:	426d      	negs	r5, r5
 8007174:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007178:	4858      	ldr	r0, [pc, #352]	@ (80072dc <_printf_i+0x234>)
 800717a:	230a      	movs	r3, #10
 800717c:	e011      	b.n	80071a2 <_printf_i+0xfa>
 800717e:	6821      	ldr	r1, [r4, #0]
 8007180:	6833      	ldr	r3, [r6, #0]
 8007182:	0608      	lsls	r0, r1, #24
 8007184:	f853 5b04 	ldr.w	r5, [r3], #4
 8007188:	d402      	bmi.n	8007190 <_printf_i+0xe8>
 800718a:	0649      	lsls	r1, r1, #25
 800718c:	bf48      	it	mi
 800718e:	b2ad      	uxthmi	r5, r5
 8007190:	2f6f      	cmp	r7, #111	@ 0x6f
 8007192:	4852      	ldr	r0, [pc, #328]	@ (80072dc <_printf_i+0x234>)
 8007194:	6033      	str	r3, [r6, #0]
 8007196:	bf14      	ite	ne
 8007198:	230a      	movne	r3, #10
 800719a:	2308      	moveq	r3, #8
 800719c:	2100      	movs	r1, #0
 800719e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80071a2:	6866      	ldr	r6, [r4, #4]
 80071a4:	60a6      	str	r6, [r4, #8]
 80071a6:	2e00      	cmp	r6, #0
 80071a8:	db05      	blt.n	80071b6 <_printf_i+0x10e>
 80071aa:	6821      	ldr	r1, [r4, #0]
 80071ac:	432e      	orrs	r6, r5
 80071ae:	f021 0104 	bic.w	r1, r1, #4
 80071b2:	6021      	str	r1, [r4, #0]
 80071b4:	d04b      	beq.n	800724e <_printf_i+0x1a6>
 80071b6:	4616      	mov	r6, r2
 80071b8:	fbb5 f1f3 	udiv	r1, r5, r3
 80071bc:	fb03 5711 	mls	r7, r3, r1, r5
 80071c0:	5dc7      	ldrb	r7, [r0, r7]
 80071c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80071c6:	462f      	mov	r7, r5
 80071c8:	42bb      	cmp	r3, r7
 80071ca:	460d      	mov	r5, r1
 80071cc:	d9f4      	bls.n	80071b8 <_printf_i+0x110>
 80071ce:	2b08      	cmp	r3, #8
 80071d0:	d10b      	bne.n	80071ea <_printf_i+0x142>
 80071d2:	6823      	ldr	r3, [r4, #0]
 80071d4:	07df      	lsls	r7, r3, #31
 80071d6:	d508      	bpl.n	80071ea <_printf_i+0x142>
 80071d8:	6923      	ldr	r3, [r4, #16]
 80071da:	6861      	ldr	r1, [r4, #4]
 80071dc:	4299      	cmp	r1, r3
 80071de:	bfde      	ittt	le
 80071e0:	2330      	movle	r3, #48	@ 0x30
 80071e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80071e6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80071ea:	1b92      	subs	r2, r2, r6
 80071ec:	6122      	str	r2, [r4, #16]
 80071ee:	f8cd a000 	str.w	sl, [sp]
 80071f2:	464b      	mov	r3, r9
 80071f4:	aa03      	add	r2, sp, #12
 80071f6:	4621      	mov	r1, r4
 80071f8:	4640      	mov	r0, r8
 80071fa:	f7ff fee7 	bl	8006fcc <_printf_common>
 80071fe:	3001      	adds	r0, #1
 8007200:	d14a      	bne.n	8007298 <_printf_i+0x1f0>
 8007202:	f04f 30ff 	mov.w	r0, #4294967295
 8007206:	b004      	add	sp, #16
 8007208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800720c:	6823      	ldr	r3, [r4, #0]
 800720e:	f043 0320 	orr.w	r3, r3, #32
 8007212:	6023      	str	r3, [r4, #0]
 8007214:	4832      	ldr	r0, [pc, #200]	@ (80072e0 <_printf_i+0x238>)
 8007216:	2778      	movs	r7, #120	@ 0x78
 8007218:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800721c:	6823      	ldr	r3, [r4, #0]
 800721e:	6831      	ldr	r1, [r6, #0]
 8007220:	061f      	lsls	r7, r3, #24
 8007222:	f851 5b04 	ldr.w	r5, [r1], #4
 8007226:	d402      	bmi.n	800722e <_printf_i+0x186>
 8007228:	065f      	lsls	r7, r3, #25
 800722a:	bf48      	it	mi
 800722c:	b2ad      	uxthmi	r5, r5
 800722e:	6031      	str	r1, [r6, #0]
 8007230:	07d9      	lsls	r1, r3, #31
 8007232:	bf44      	itt	mi
 8007234:	f043 0320 	orrmi.w	r3, r3, #32
 8007238:	6023      	strmi	r3, [r4, #0]
 800723a:	b11d      	cbz	r5, 8007244 <_printf_i+0x19c>
 800723c:	2310      	movs	r3, #16
 800723e:	e7ad      	b.n	800719c <_printf_i+0xf4>
 8007240:	4826      	ldr	r0, [pc, #152]	@ (80072dc <_printf_i+0x234>)
 8007242:	e7e9      	b.n	8007218 <_printf_i+0x170>
 8007244:	6823      	ldr	r3, [r4, #0]
 8007246:	f023 0320 	bic.w	r3, r3, #32
 800724a:	6023      	str	r3, [r4, #0]
 800724c:	e7f6      	b.n	800723c <_printf_i+0x194>
 800724e:	4616      	mov	r6, r2
 8007250:	e7bd      	b.n	80071ce <_printf_i+0x126>
 8007252:	6833      	ldr	r3, [r6, #0]
 8007254:	6825      	ldr	r5, [r4, #0]
 8007256:	6961      	ldr	r1, [r4, #20]
 8007258:	1d18      	adds	r0, r3, #4
 800725a:	6030      	str	r0, [r6, #0]
 800725c:	062e      	lsls	r6, r5, #24
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	d501      	bpl.n	8007266 <_printf_i+0x1be>
 8007262:	6019      	str	r1, [r3, #0]
 8007264:	e002      	b.n	800726c <_printf_i+0x1c4>
 8007266:	0668      	lsls	r0, r5, #25
 8007268:	d5fb      	bpl.n	8007262 <_printf_i+0x1ba>
 800726a:	8019      	strh	r1, [r3, #0]
 800726c:	2300      	movs	r3, #0
 800726e:	6123      	str	r3, [r4, #16]
 8007270:	4616      	mov	r6, r2
 8007272:	e7bc      	b.n	80071ee <_printf_i+0x146>
 8007274:	6833      	ldr	r3, [r6, #0]
 8007276:	1d1a      	adds	r2, r3, #4
 8007278:	6032      	str	r2, [r6, #0]
 800727a:	681e      	ldr	r6, [r3, #0]
 800727c:	6862      	ldr	r2, [r4, #4]
 800727e:	2100      	movs	r1, #0
 8007280:	4630      	mov	r0, r6
 8007282:	f7f8 ffbd 	bl	8000200 <memchr>
 8007286:	b108      	cbz	r0, 800728c <_printf_i+0x1e4>
 8007288:	1b80      	subs	r0, r0, r6
 800728a:	6060      	str	r0, [r4, #4]
 800728c:	6863      	ldr	r3, [r4, #4]
 800728e:	6123      	str	r3, [r4, #16]
 8007290:	2300      	movs	r3, #0
 8007292:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007296:	e7aa      	b.n	80071ee <_printf_i+0x146>
 8007298:	6923      	ldr	r3, [r4, #16]
 800729a:	4632      	mov	r2, r6
 800729c:	4649      	mov	r1, r9
 800729e:	4640      	mov	r0, r8
 80072a0:	47d0      	blx	sl
 80072a2:	3001      	adds	r0, #1
 80072a4:	d0ad      	beq.n	8007202 <_printf_i+0x15a>
 80072a6:	6823      	ldr	r3, [r4, #0]
 80072a8:	079b      	lsls	r3, r3, #30
 80072aa:	d413      	bmi.n	80072d4 <_printf_i+0x22c>
 80072ac:	68e0      	ldr	r0, [r4, #12]
 80072ae:	9b03      	ldr	r3, [sp, #12]
 80072b0:	4298      	cmp	r0, r3
 80072b2:	bfb8      	it	lt
 80072b4:	4618      	movlt	r0, r3
 80072b6:	e7a6      	b.n	8007206 <_printf_i+0x15e>
 80072b8:	2301      	movs	r3, #1
 80072ba:	4632      	mov	r2, r6
 80072bc:	4649      	mov	r1, r9
 80072be:	4640      	mov	r0, r8
 80072c0:	47d0      	blx	sl
 80072c2:	3001      	adds	r0, #1
 80072c4:	d09d      	beq.n	8007202 <_printf_i+0x15a>
 80072c6:	3501      	adds	r5, #1
 80072c8:	68e3      	ldr	r3, [r4, #12]
 80072ca:	9903      	ldr	r1, [sp, #12]
 80072cc:	1a5b      	subs	r3, r3, r1
 80072ce:	42ab      	cmp	r3, r5
 80072d0:	dcf2      	bgt.n	80072b8 <_printf_i+0x210>
 80072d2:	e7eb      	b.n	80072ac <_printf_i+0x204>
 80072d4:	2500      	movs	r5, #0
 80072d6:	f104 0619 	add.w	r6, r4, #25
 80072da:	e7f5      	b.n	80072c8 <_printf_i+0x220>
 80072dc:	0800acbb 	.word	0x0800acbb
 80072e0:	0800accc 	.word	0x0800accc

080072e4 <std>:
 80072e4:	2300      	movs	r3, #0
 80072e6:	b510      	push	{r4, lr}
 80072e8:	4604      	mov	r4, r0
 80072ea:	e9c0 3300 	strd	r3, r3, [r0]
 80072ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80072f2:	6083      	str	r3, [r0, #8]
 80072f4:	8181      	strh	r1, [r0, #12]
 80072f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80072f8:	81c2      	strh	r2, [r0, #14]
 80072fa:	6183      	str	r3, [r0, #24]
 80072fc:	4619      	mov	r1, r3
 80072fe:	2208      	movs	r2, #8
 8007300:	305c      	adds	r0, #92	@ 0x5c
 8007302:	f000 fa23 	bl	800774c <memset>
 8007306:	4b0d      	ldr	r3, [pc, #52]	@ (800733c <std+0x58>)
 8007308:	6263      	str	r3, [r4, #36]	@ 0x24
 800730a:	4b0d      	ldr	r3, [pc, #52]	@ (8007340 <std+0x5c>)
 800730c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800730e:	4b0d      	ldr	r3, [pc, #52]	@ (8007344 <std+0x60>)
 8007310:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007312:	4b0d      	ldr	r3, [pc, #52]	@ (8007348 <std+0x64>)
 8007314:	6323      	str	r3, [r4, #48]	@ 0x30
 8007316:	4b0d      	ldr	r3, [pc, #52]	@ (800734c <std+0x68>)
 8007318:	6224      	str	r4, [r4, #32]
 800731a:	429c      	cmp	r4, r3
 800731c:	d006      	beq.n	800732c <std+0x48>
 800731e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007322:	4294      	cmp	r4, r2
 8007324:	d002      	beq.n	800732c <std+0x48>
 8007326:	33d0      	adds	r3, #208	@ 0xd0
 8007328:	429c      	cmp	r4, r3
 800732a:	d105      	bne.n	8007338 <std+0x54>
 800732c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007330:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007334:	f000 bb18 	b.w	8007968 <__retarget_lock_init_recursive>
 8007338:	bd10      	pop	{r4, pc}
 800733a:	bf00      	nop
 800733c:	0800759d 	.word	0x0800759d
 8007340:	080075bf 	.word	0x080075bf
 8007344:	080075f7 	.word	0x080075f7
 8007348:	0800761b 	.word	0x0800761b
 800734c:	20000cc8 	.word	0x20000cc8

08007350 <stdio_exit_handler>:
 8007350:	4a02      	ldr	r2, [pc, #8]	@ (800735c <stdio_exit_handler+0xc>)
 8007352:	4903      	ldr	r1, [pc, #12]	@ (8007360 <stdio_exit_handler+0x10>)
 8007354:	4803      	ldr	r0, [pc, #12]	@ (8007364 <stdio_exit_handler+0x14>)
 8007356:	f000 b869 	b.w	800742c <_fwalk_sglue>
 800735a:	bf00      	nop
 800735c:	20000010 	.word	0x20000010
 8007360:	080095b9 	.word	0x080095b9
 8007364:	20000020 	.word	0x20000020

08007368 <cleanup_stdio>:
 8007368:	6841      	ldr	r1, [r0, #4]
 800736a:	4b0c      	ldr	r3, [pc, #48]	@ (800739c <cleanup_stdio+0x34>)
 800736c:	4299      	cmp	r1, r3
 800736e:	b510      	push	{r4, lr}
 8007370:	4604      	mov	r4, r0
 8007372:	d001      	beq.n	8007378 <cleanup_stdio+0x10>
 8007374:	f002 f920 	bl	80095b8 <_fflush_r>
 8007378:	68a1      	ldr	r1, [r4, #8]
 800737a:	4b09      	ldr	r3, [pc, #36]	@ (80073a0 <cleanup_stdio+0x38>)
 800737c:	4299      	cmp	r1, r3
 800737e:	d002      	beq.n	8007386 <cleanup_stdio+0x1e>
 8007380:	4620      	mov	r0, r4
 8007382:	f002 f919 	bl	80095b8 <_fflush_r>
 8007386:	68e1      	ldr	r1, [r4, #12]
 8007388:	4b06      	ldr	r3, [pc, #24]	@ (80073a4 <cleanup_stdio+0x3c>)
 800738a:	4299      	cmp	r1, r3
 800738c:	d004      	beq.n	8007398 <cleanup_stdio+0x30>
 800738e:	4620      	mov	r0, r4
 8007390:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007394:	f002 b910 	b.w	80095b8 <_fflush_r>
 8007398:	bd10      	pop	{r4, pc}
 800739a:	bf00      	nop
 800739c:	20000cc8 	.word	0x20000cc8
 80073a0:	20000d30 	.word	0x20000d30
 80073a4:	20000d98 	.word	0x20000d98

080073a8 <global_stdio_init.part.0>:
 80073a8:	b510      	push	{r4, lr}
 80073aa:	4b0b      	ldr	r3, [pc, #44]	@ (80073d8 <global_stdio_init.part.0+0x30>)
 80073ac:	4c0b      	ldr	r4, [pc, #44]	@ (80073dc <global_stdio_init.part.0+0x34>)
 80073ae:	4a0c      	ldr	r2, [pc, #48]	@ (80073e0 <global_stdio_init.part.0+0x38>)
 80073b0:	601a      	str	r2, [r3, #0]
 80073b2:	4620      	mov	r0, r4
 80073b4:	2200      	movs	r2, #0
 80073b6:	2104      	movs	r1, #4
 80073b8:	f7ff ff94 	bl	80072e4 <std>
 80073bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80073c0:	2201      	movs	r2, #1
 80073c2:	2109      	movs	r1, #9
 80073c4:	f7ff ff8e 	bl	80072e4 <std>
 80073c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80073cc:	2202      	movs	r2, #2
 80073ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073d2:	2112      	movs	r1, #18
 80073d4:	f7ff bf86 	b.w	80072e4 <std>
 80073d8:	20000e00 	.word	0x20000e00
 80073dc:	20000cc8 	.word	0x20000cc8
 80073e0:	08007351 	.word	0x08007351

080073e4 <__sfp_lock_acquire>:
 80073e4:	4801      	ldr	r0, [pc, #4]	@ (80073ec <__sfp_lock_acquire+0x8>)
 80073e6:	f000 bac0 	b.w	800796a <__retarget_lock_acquire_recursive>
 80073ea:	bf00      	nop
 80073ec:	20000e09 	.word	0x20000e09

080073f0 <__sfp_lock_release>:
 80073f0:	4801      	ldr	r0, [pc, #4]	@ (80073f8 <__sfp_lock_release+0x8>)
 80073f2:	f000 babb 	b.w	800796c <__retarget_lock_release_recursive>
 80073f6:	bf00      	nop
 80073f8:	20000e09 	.word	0x20000e09

080073fc <__sinit>:
 80073fc:	b510      	push	{r4, lr}
 80073fe:	4604      	mov	r4, r0
 8007400:	f7ff fff0 	bl	80073e4 <__sfp_lock_acquire>
 8007404:	6a23      	ldr	r3, [r4, #32]
 8007406:	b11b      	cbz	r3, 8007410 <__sinit+0x14>
 8007408:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800740c:	f7ff bff0 	b.w	80073f0 <__sfp_lock_release>
 8007410:	4b04      	ldr	r3, [pc, #16]	@ (8007424 <__sinit+0x28>)
 8007412:	6223      	str	r3, [r4, #32]
 8007414:	4b04      	ldr	r3, [pc, #16]	@ (8007428 <__sinit+0x2c>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d1f5      	bne.n	8007408 <__sinit+0xc>
 800741c:	f7ff ffc4 	bl	80073a8 <global_stdio_init.part.0>
 8007420:	e7f2      	b.n	8007408 <__sinit+0xc>
 8007422:	bf00      	nop
 8007424:	08007369 	.word	0x08007369
 8007428:	20000e00 	.word	0x20000e00

0800742c <_fwalk_sglue>:
 800742c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007430:	4607      	mov	r7, r0
 8007432:	4688      	mov	r8, r1
 8007434:	4614      	mov	r4, r2
 8007436:	2600      	movs	r6, #0
 8007438:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800743c:	f1b9 0901 	subs.w	r9, r9, #1
 8007440:	d505      	bpl.n	800744e <_fwalk_sglue+0x22>
 8007442:	6824      	ldr	r4, [r4, #0]
 8007444:	2c00      	cmp	r4, #0
 8007446:	d1f7      	bne.n	8007438 <_fwalk_sglue+0xc>
 8007448:	4630      	mov	r0, r6
 800744a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800744e:	89ab      	ldrh	r3, [r5, #12]
 8007450:	2b01      	cmp	r3, #1
 8007452:	d907      	bls.n	8007464 <_fwalk_sglue+0x38>
 8007454:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007458:	3301      	adds	r3, #1
 800745a:	d003      	beq.n	8007464 <_fwalk_sglue+0x38>
 800745c:	4629      	mov	r1, r5
 800745e:	4638      	mov	r0, r7
 8007460:	47c0      	blx	r8
 8007462:	4306      	orrs	r6, r0
 8007464:	3568      	adds	r5, #104	@ 0x68
 8007466:	e7e9      	b.n	800743c <_fwalk_sglue+0x10>

08007468 <iprintf>:
 8007468:	b40f      	push	{r0, r1, r2, r3}
 800746a:	b507      	push	{r0, r1, r2, lr}
 800746c:	4906      	ldr	r1, [pc, #24]	@ (8007488 <iprintf+0x20>)
 800746e:	ab04      	add	r3, sp, #16
 8007470:	6808      	ldr	r0, [r1, #0]
 8007472:	f853 2b04 	ldr.w	r2, [r3], #4
 8007476:	6881      	ldr	r1, [r0, #8]
 8007478:	9301      	str	r3, [sp, #4]
 800747a:	f001 ff01 	bl	8009280 <_vfiprintf_r>
 800747e:	b003      	add	sp, #12
 8007480:	f85d eb04 	ldr.w	lr, [sp], #4
 8007484:	b004      	add	sp, #16
 8007486:	4770      	bx	lr
 8007488:	2000001c 	.word	0x2000001c

0800748c <putchar>:
 800748c:	4b02      	ldr	r3, [pc, #8]	@ (8007498 <putchar+0xc>)
 800748e:	4601      	mov	r1, r0
 8007490:	6818      	ldr	r0, [r3, #0]
 8007492:	6882      	ldr	r2, [r0, #8]
 8007494:	f002 b92c 	b.w	80096f0 <_putc_r>
 8007498:	2000001c 	.word	0x2000001c

0800749c <_puts_r>:
 800749c:	6a03      	ldr	r3, [r0, #32]
 800749e:	b570      	push	{r4, r5, r6, lr}
 80074a0:	6884      	ldr	r4, [r0, #8]
 80074a2:	4605      	mov	r5, r0
 80074a4:	460e      	mov	r6, r1
 80074a6:	b90b      	cbnz	r3, 80074ac <_puts_r+0x10>
 80074a8:	f7ff ffa8 	bl	80073fc <__sinit>
 80074ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80074ae:	07db      	lsls	r3, r3, #31
 80074b0:	d405      	bmi.n	80074be <_puts_r+0x22>
 80074b2:	89a3      	ldrh	r3, [r4, #12]
 80074b4:	0598      	lsls	r0, r3, #22
 80074b6:	d402      	bmi.n	80074be <_puts_r+0x22>
 80074b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80074ba:	f000 fa56 	bl	800796a <__retarget_lock_acquire_recursive>
 80074be:	89a3      	ldrh	r3, [r4, #12]
 80074c0:	0719      	lsls	r1, r3, #28
 80074c2:	d502      	bpl.n	80074ca <_puts_r+0x2e>
 80074c4:	6923      	ldr	r3, [r4, #16]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d135      	bne.n	8007536 <_puts_r+0x9a>
 80074ca:	4621      	mov	r1, r4
 80074cc:	4628      	mov	r0, r5
 80074ce:	f000 f8e7 	bl	80076a0 <__swsetup_r>
 80074d2:	b380      	cbz	r0, 8007536 <_puts_r+0x9a>
 80074d4:	f04f 35ff 	mov.w	r5, #4294967295
 80074d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80074da:	07da      	lsls	r2, r3, #31
 80074dc:	d405      	bmi.n	80074ea <_puts_r+0x4e>
 80074de:	89a3      	ldrh	r3, [r4, #12]
 80074e0:	059b      	lsls	r3, r3, #22
 80074e2:	d402      	bmi.n	80074ea <_puts_r+0x4e>
 80074e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80074e6:	f000 fa41 	bl	800796c <__retarget_lock_release_recursive>
 80074ea:	4628      	mov	r0, r5
 80074ec:	bd70      	pop	{r4, r5, r6, pc}
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	da04      	bge.n	80074fc <_puts_r+0x60>
 80074f2:	69a2      	ldr	r2, [r4, #24]
 80074f4:	429a      	cmp	r2, r3
 80074f6:	dc17      	bgt.n	8007528 <_puts_r+0x8c>
 80074f8:	290a      	cmp	r1, #10
 80074fa:	d015      	beq.n	8007528 <_puts_r+0x8c>
 80074fc:	6823      	ldr	r3, [r4, #0]
 80074fe:	1c5a      	adds	r2, r3, #1
 8007500:	6022      	str	r2, [r4, #0]
 8007502:	7019      	strb	r1, [r3, #0]
 8007504:	68a3      	ldr	r3, [r4, #8]
 8007506:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800750a:	3b01      	subs	r3, #1
 800750c:	60a3      	str	r3, [r4, #8]
 800750e:	2900      	cmp	r1, #0
 8007510:	d1ed      	bne.n	80074ee <_puts_r+0x52>
 8007512:	2b00      	cmp	r3, #0
 8007514:	da11      	bge.n	800753a <_puts_r+0x9e>
 8007516:	4622      	mov	r2, r4
 8007518:	210a      	movs	r1, #10
 800751a:	4628      	mov	r0, r5
 800751c:	f000 f881 	bl	8007622 <__swbuf_r>
 8007520:	3001      	adds	r0, #1
 8007522:	d0d7      	beq.n	80074d4 <_puts_r+0x38>
 8007524:	250a      	movs	r5, #10
 8007526:	e7d7      	b.n	80074d8 <_puts_r+0x3c>
 8007528:	4622      	mov	r2, r4
 800752a:	4628      	mov	r0, r5
 800752c:	f000 f879 	bl	8007622 <__swbuf_r>
 8007530:	3001      	adds	r0, #1
 8007532:	d1e7      	bne.n	8007504 <_puts_r+0x68>
 8007534:	e7ce      	b.n	80074d4 <_puts_r+0x38>
 8007536:	3e01      	subs	r6, #1
 8007538:	e7e4      	b.n	8007504 <_puts_r+0x68>
 800753a:	6823      	ldr	r3, [r4, #0]
 800753c:	1c5a      	adds	r2, r3, #1
 800753e:	6022      	str	r2, [r4, #0]
 8007540:	220a      	movs	r2, #10
 8007542:	701a      	strb	r2, [r3, #0]
 8007544:	e7ee      	b.n	8007524 <_puts_r+0x88>
	...

08007548 <puts>:
 8007548:	4b02      	ldr	r3, [pc, #8]	@ (8007554 <puts+0xc>)
 800754a:	4601      	mov	r1, r0
 800754c:	6818      	ldr	r0, [r3, #0]
 800754e:	f7ff bfa5 	b.w	800749c <_puts_r>
 8007552:	bf00      	nop
 8007554:	2000001c 	.word	0x2000001c

08007558 <siprintf>:
 8007558:	b40e      	push	{r1, r2, r3}
 800755a:	b510      	push	{r4, lr}
 800755c:	b09d      	sub	sp, #116	@ 0x74
 800755e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007560:	9002      	str	r0, [sp, #8]
 8007562:	9006      	str	r0, [sp, #24]
 8007564:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007568:	480a      	ldr	r0, [pc, #40]	@ (8007594 <siprintf+0x3c>)
 800756a:	9107      	str	r1, [sp, #28]
 800756c:	9104      	str	r1, [sp, #16]
 800756e:	490a      	ldr	r1, [pc, #40]	@ (8007598 <siprintf+0x40>)
 8007570:	f853 2b04 	ldr.w	r2, [r3], #4
 8007574:	9105      	str	r1, [sp, #20]
 8007576:	2400      	movs	r4, #0
 8007578:	a902      	add	r1, sp, #8
 800757a:	6800      	ldr	r0, [r0, #0]
 800757c:	9301      	str	r3, [sp, #4]
 800757e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007580:	f001 fd58 	bl	8009034 <_svfiprintf_r>
 8007584:	9b02      	ldr	r3, [sp, #8]
 8007586:	701c      	strb	r4, [r3, #0]
 8007588:	b01d      	add	sp, #116	@ 0x74
 800758a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800758e:	b003      	add	sp, #12
 8007590:	4770      	bx	lr
 8007592:	bf00      	nop
 8007594:	2000001c 	.word	0x2000001c
 8007598:	ffff0208 	.word	0xffff0208

0800759c <__sread>:
 800759c:	b510      	push	{r4, lr}
 800759e:	460c      	mov	r4, r1
 80075a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075a4:	f000 f992 	bl	80078cc <_read_r>
 80075a8:	2800      	cmp	r0, #0
 80075aa:	bfab      	itete	ge
 80075ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80075ae:	89a3      	ldrhlt	r3, [r4, #12]
 80075b0:	181b      	addge	r3, r3, r0
 80075b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80075b6:	bfac      	ite	ge
 80075b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80075ba:	81a3      	strhlt	r3, [r4, #12]
 80075bc:	bd10      	pop	{r4, pc}

080075be <__swrite>:
 80075be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075c2:	461f      	mov	r7, r3
 80075c4:	898b      	ldrh	r3, [r1, #12]
 80075c6:	05db      	lsls	r3, r3, #23
 80075c8:	4605      	mov	r5, r0
 80075ca:	460c      	mov	r4, r1
 80075cc:	4616      	mov	r6, r2
 80075ce:	d505      	bpl.n	80075dc <__swrite+0x1e>
 80075d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075d4:	2302      	movs	r3, #2
 80075d6:	2200      	movs	r2, #0
 80075d8:	f000 f966 	bl	80078a8 <_lseek_r>
 80075dc:	89a3      	ldrh	r3, [r4, #12]
 80075de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80075e6:	81a3      	strh	r3, [r4, #12]
 80075e8:	4632      	mov	r2, r6
 80075ea:	463b      	mov	r3, r7
 80075ec:	4628      	mov	r0, r5
 80075ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075f2:	f000 b97d 	b.w	80078f0 <_write_r>

080075f6 <__sseek>:
 80075f6:	b510      	push	{r4, lr}
 80075f8:	460c      	mov	r4, r1
 80075fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075fe:	f000 f953 	bl	80078a8 <_lseek_r>
 8007602:	1c43      	adds	r3, r0, #1
 8007604:	89a3      	ldrh	r3, [r4, #12]
 8007606:	bf15      	itete	ne
 8007608:	6560      	strne	r0, [r4, #84]	@ 0x54
 800760a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800760e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007612:	81a3      	strheq	r3, [r4, #12]
 8007614:	bf18      	it	ne
 8007616:	81a3      	strhne	r3, [r4, #12]
 8007618:	bd10      	pop	{r4, pc}

0800761a <__sclose>:
 800761a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800761e:	f000 b933 	b.w	8007888 <_close_r>

08007622 <__swbuf_r>:
 8007622:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007624:	460e      	mov	r6, r1
 8007626:	4614      	mov	r4, r2
 8007628:	4605      	mov	r5, r0
 800762a:	b118      	cbz	r0, 8007634 <__swbuf_r+0x12>
 800762c:	6a03      	ldr	r3, [r0, #32]
 800762e:	b90b      	cbnz	r3, 8007634 <__swbuf_r+0x12>
 8007630:	f7ff fee4 	bl	80073fc <__sinit>
 8007634:	69a3      	ldr	r3, [r4, #24]
 8007636:	60a3      	str	r3, [r4, #8]
 8007638:	89a3      	ldrh	r3, [r4, #12]
 800763a:	071a      	lsls	r2, r3, #28
 800763c:	d501      	bpl.n	8007642 <__swbuf_r+0x20>
 800763e:	6923      	ldr	r3, [r4, #16]
 8007640:	b943      	cbnz	r3, 8007654 <__swbuf_r+0x32>
 8007642:	4621      	mov	r1, r4
 8007644:	4628      	mov	r0, r5
 8007646:	f000 f82b 	bl	80076a0 <__swsetup_r>
 800764a:	b118      	cbz	r0, 8007654 <__swbuf_r+0x32>
 800764c:	f04f 37ff 	mov.w	r7, #4294967295
 8007650:	4638      	mov	r0, r7
 8007652:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007654:	6823      	ldr	r3, [r4, #0]
 8007656:	6922      	ldr	r2, [r4, #16]
 8007658:	1a98      	subs	r0, r3, r2
 800765a:	6963      	ldr	r3, [r4, #20]
 800765c:	b2f6      	uxtb	r6, r6
 800765e:	4283      	cmp	r3, r0
 8007660:	4637      	mov	r7, r6
 8007662:	dc05      	bgt.n	8007670 <__swbuf_r+0x4e>
 8007664:	4621      	mov	r1, r4
 8007666:	4628      	mov	r0, r5
 8007668:	f001 ffa6 	bl	80095b8 <_fflush_r>
 800766c:	2800      	cmp	r0, #0
 800766e:	d1ed      	bne.n	800764c <__swbuf_r+0x2a>
 8007670:	68a3      	ldr	r3, [r4, #8]
 8007672:	3b01      	subs	r3, #1
 8007674:	60a3      	str	r3, [r4, #8]
 8007676:	6823      	ldr	r3, [r4, #0]
 8007678:	1c5a      	adds	r2, r3, #1
 800767a:	6022      	str	r2, [r4, #0]
 800767c:	701e      	strb	r6, [r3, #0]
 800767e:	6962      	ldr	r2, [r4, #20]
 8007680:	1c43      	adds	r3, r0, #1
 8007682:	429a      	cmp	r2, r3
 8007684:	d004      	beq.n	8007690 <__swbuf_r+0x6e>
 8007686:	89a3      	ldrh	r3, [r4, #12]
 8007688:	07db      	lsls	r3, r3, #31
 800768a:	d5e1      	bpl.n	8007650 <__swbuf_r+0x2e>
 800768c:	2e0a      	cmp	r6, #10
 800768e:	d1df      	bne.n	8007650 <__swbuf_r+0x2e>
 8007690:	4621      	mov	r1, r4
 8007692:	4628      	mov	r0, r5
 8007694:	f001 ff90 	bl	80095b8 <_fflush_r>
 8007698:	2800      	cmp	r0, #0
 800769a:	d0d9      	beq.n	8007650 <__swbuf_r+0x2e>
 800769c:	e7d6      	b.n	800764c <__swbuf_r+0x2a>
	...

080076a0 <__swsetup_r>:
 80076a0:	b538      	push	{r3, r4, r5, lr}
 80076a2:	4b29      	ldr	r3, [pc, #164]	@ (8007748 <__swsetup_r+0xa8>)
 80076a4:	4605      	mov	r5, r0
 80076a6:	6818      	ldr	r0, [r3, #0]
 80076a8:	460c      	mov	r4, r1
 80076aa:	b118      	cbz	r0, 80076b4 <__swsetup_r+0x14>
 80076ac:	6a03      	ldr	r3, [r0, #32]
 80076ae:	b90b      	cbnz	r3, 80076b4 <__swsetup_r+0x14>
 80076b0:	f7ff fea4 	bl	80073fc <__sinit>
 80076b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076b8:	0719      	lsls	r1, r3, #28
 80076ba:	d422      	bmi.n	8007702 <__swsetup_r+0x62>
 80076bc:	06da      	lsls	r2, r3, #27
 80076be:	d407      	bmi.n	80076d0 <__swsetup_r+0x30>
 80076c0:	2209      	movs	r2, #9
 80076c2:	602a      	str	r2, [r5, #0]
 80076c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076c8:	81a3      	strh	r3, [r4, #12]
 80076ca:	f04f 30ff 	mov.w	r0, #4294967295
 80076ce:	e033      	b.n	8007738 <__swsetup_r+0x98>
 80076d0:	0758      	lsls	r0, r3, #29
 80076d2:	d512      	bpl.n	80076fa <__swsetup_r+0x5a>
 80076d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076d6:	b141      	cbz	r1, 80076ea <__swsetup_r+0x4a>
 80076d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80076dc:	4299      	cmp	r1, r3
 80076de:	d002      	beq.n	80076e6 <__swsetup_r+0x46>
 80076e0:	4628      	mov	r0, r5
 80076e2:	f000 ffd1 	bl	8008688 <_free_r>
 80076e6:	2300      	movs	r3, #0
 80076e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80076ea:	89a3      	ldrh	r3, [r4, #12]
 80076ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80076f0:	81a3      	strh	r3, [r4, #12]
 80076f2:	2300      	movs	r3, #0
 80076f4:	6063      	str	r3, [r4, #4]
 80076f6:	6923      	ldr	r3, [r4, #16]
 80076f8:	6023      	str	r3, [r4, #0]
 80076fa:	89a3      	ldrh	r3, [r4, #12]
 80076fc:	f043 0308 	orr.w	r3, r3, #8
 8007700:	81a3      	strh	r3, [r4, #12]
 8007702:	6923      	ldr	r3, [r4, #16]
 8007704:	b94b      	cbnz	r3, 800771a <__swsetup_r+0x7a>
 8007706:	89a3      	ldrh	r3, [r4, #12]
 8007708:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800770c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007710:	d003      	beq.n	800771a <__swsetup_r+0x7a>
 8007712:	4621      	mov	r1, r4
 8007714:	4628      	mov	r0, r5
 8007716:	f001 ffaf 	bl	8009678 <__smakebuf_r>
 800771a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800771e:	f013 0201 	ands.w	r2, r3, #1
 8007722:	d00a      	beq.n	800773a <__swsetup_r+0x9a>
 8007724:	2200      	movs	r2, #0
 8007726:	60a2      	str	r2, [r4, #8]
 8007728:	6962      	ldr	r2, [r4, #20]
 800772a:	4252      	negs	r2, r2
 800772c:	61a2      	str	r2, [r4, #24]
 800772e:	6922      	ldr	r2, [r4, #16]
 8007730:	b942      	cbnz	r2, 8007744 <__swsetup_r+0xa4>
 8007732:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007736:	d1c5      	bne.n	80076c4 <__swsetup_r+0x24>
 8007738:	bd38      	pop	{r3, r4, r5, pc}
 800773a:	0799      	lsls	r1, r3, #30
 800773c:	bf58      	it	pl
 800773e:	6962      	ldrpl	r2, [r4, #20]
 8007740:	60a2      	str	r2, [r4, #8]
 8007742:	e7f4      	b.n	800772e <__swsetup_r+0x8e>
 8007744:	2000      	movs	r0, #0
 8007746:	e7f7      	b.n	8007738 <__swsetup_r+0x98>
 8007748:	2000001c 	.word	0x2000001c

0800774c <memset>:
 800774c:	4402      	add	r2, r0
 800774e:	4603      	mov	r3, r0
 8007750:	4293      	cmp	r3, r2
 8007752:	d100      	bne.n	8007756 <memset+0xa>
 8007754:	4770      	bx	lr
 8007756:	f803 1b01 	strb.w	r1, [r3], #1
 800775a:	e7f9      	b.n	8007750 <memset+0x4>

0800775c <strchr>:
 800775c:	b2c9      	uxtb	r1, r1
 800775e:	4603      	mov	r3, r0
 8007760:	4618      	mov	r0, r3
 8007762:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007766:	b112      	cbz	r2, 800776e <strchr+0x12>
 8007768:	428a      	cmp	r2, r1
 800776a:	d1f9      	bne.n	8007760 <strchr+0x4>
 800776c:	4770      	bx	lr
 800776e:	2900      	cmp	r1, #0
 8007770:	bf18      	it	ne
 8007772:	2000      	movne	r0, #0
 8007774:	4770      	bx	lr

08007776 <strncmp>:
 8007776:	b510      	push	{r4, lr}
 8007778:	b16a      	cbz	r2, 8007796 <strncmp+0x20>
 800777a:	3901      	subs	r1, #1
 800777c:	1884      	adds	r4, r0, r2
 800777e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007782:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007786:	429a      	cmp	r2, r3
 8007788:	d103      	bne.n	8007792 <strncmp+0x1c>
 800778a:	42a0      	cmp	r0, r4
 800778c:	d001      	beq.n	8007792 <strncmp+0x1c>
 800778e:	2a00      	cmp	r2, #0
 8007790:	d1f5      	bne.n	800777e <strncmp+0x8>
 8007792:	1ad0      	subs	r0, r2, r3
 8007794:	bd10      	pop	{r4, pc}
 8007796:	4610      	mov	r0, r2
 8007798:	e7fc      	b.n	8007794 <strncmp+0x1e>
	...

0800779c <strtok>:
 800779c:	4b16      	ldr	r3, [pc, #88]	@ (80077f8 <strtok+0x5c>)
 800779e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077a2:	681f      	ldr	r7, [r3, #0]
 80077a4:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80077a6:	4605      	mov	r5, r0
 80077a8:	460e      	mov	r6, r1
 80077aa:	b9ec      	cbnz	r4, 80077e8 <strtok+0x4c>
 80077ac:	2050      	movs	r0, #80	@ 0x50
 80077ae:	f000 ffb5 	bl	800871c <malloc>
 80077b2:	4602      	mov	r2, r0
 80077b4:	6478      	str	r0, [r7, #68]	@ 0x44
 80077b6:	b920      	cbnz	r0, 80077c2 <strtok+0x26>
 80077b8:	4b10      	ldr	r3, [pc, #64]	@ (80077fc <strtok+0x60>)
 80077ba:	4811      	ldr	r0, [pc, #68]	@ (8007800 <strtok+0x64>)
 80077bc:	215b      	movs	r1, #91	@ 0x5b
 80077be:	f000 f8ed 	bl	800799c <__assert_func>
 80077c2:	e9c0 4400 	strd	r4, r4, [r0]
 80077c6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80077ca:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80077ce:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80077d2:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80077d6:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80077da:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80077de:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80077e2:	6184      	str	r4, [r0, #24]
 80077e4:	7704      	strb	r4, [r0, #28]
 80077e6:	6244      	str	r4, [r0, #36]	@ 0x24
 80077e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077ea:	4631      	mov	r1, r6
 80077ec:	4628      	mov	r0, r5
 80077ee:	2301      	movs	r3, #1
 80077f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80077f4:	f000 b806 	b.w	8007804 <__strtok_r>
 80077f8:	2000001c 	.word	0x2000001c
 80077fc:	0800acdd 	.word	0x0800acdd
 8007800:	0800acf4 	.word	0x0800acf4

08007804 <__strtok_r>:
 8007804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007806:	4604      	mov	r4, r0
 8007808:	b908      	cbnz	r0, 800780e <__strtok_r+0xa>
 800780a:	6814      	ldr	r4, [r2, #0]
 800780c:	b144      	cbz	r4, 8007820 <__strtok_r+0x1c>
 800780e:	4620      	mov	r0, r4
 8007810:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007814:	460f      	mov	r7, r1
 8007816:	f817 6b01 	ldrb.w	r6, [r7], #1
 800781a:	b91e      	cbnz	r6, 8007824 <__strtok_r+0x20>
 800781c:	b965      	cbnz	r5, 8007838 <__strtok_r+0x34>
 800781e:	6015      	str	r5, [r2, #0]
 8007820:	2000      	movs	r0, #0
 8007822:	e005      	b.n	8007830 <__strtok_r+0x2c>
 8007824:	42b5      	cmp	r5, r6
 8007826:	d1f6      	bne.n	8007816 <__strtok_r+0x12>
 8007828:	2b00      	cmp	r3, #0
 800782a:	d1f0      	bne.n	800780e <__strtok_r+0xa>
 800782c:	6014      	str	r4, [r2, #0]
 800782e:	7003      	strb	r3, [r0, #0]
 8007830:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007832:	461c      	mov	r4, r3
 8007834:	e00c      	b.n	8007850 <__strtok_r+0x4c>
 8007836:	b91d      	cbnz	r5, 8007840 <__strtok_r+0x3c>
 8007838:	4627      	mov	r7, r4
 800783a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800783e:	460e      	mov	r6, r1
 8007840:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007844:	42ab      	cmp	r3, r5
 8007846:	d1f6      	bne.n	8007836 <__strtok_r+0x32>
 8007848:	2b00      	cmp	r3, #0
 800784a:	d0f2      	beq.n	8007832 <__strtok_r+0x2e>
 800784c:	2300      	movs	r3, #0
 800784e:	703b      	strb	r3, [r7, #0]
 8007850:	6014      	str	r4, [r2, #0]
 8007852:	e7ed      	b.n	8007830 <__strtok_r+0x2c>

08007854 <strstr>:
 8007854:	780a      	ldrb	r2, [r1, #0]
 8007856:	b570      	push	{r4, r5, r6, lr}
 8007858:	b96a      	cbnz	r2, 8007876 <strstr+0x22>
 800785a:	bd70      	pop	{r4, r5, r6, pc}
 800785c:	429a      	cmp	r2, r3
 800785e:	d109      	bne.n	8007874 <strstr+0x20>
 8007860:	460c      	mov	r4, r1
 8007862:	4605      	mov	r5, r0
 8007864:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007868:	2b00      	cmp	r3, #0
 800786a:	d0f6      	beq.n	800785a <strstr+0x6>
 800786c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007870:	429e      	cmp	r6, r3
 8007872:	d0f7      	beq.n	8007864 <strstr+0x10>
 8007874:	3001      	adds	r0, #1
 8007876:	7803      	ldrb	r3, [r0, #0]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d1ef      	bne.n	800785c <strstr+0x8>
 800787c:	4618      	mov	r0, r3
 800787e:	e7ec      	b.n	800785a <strstr+0x6>

08007880 <_localeconv_r>:
 8007880:	4800      	ldr	r0, [pc, #0]	@ (8007884 <_localeconv_r+0x4>)
 8007882:	4770      	bx	lr
 8007884:	2000015c 	.word	0x2000015c

08007888 <_close_r>:
 8007888:	b538      	push	{r3, r4, r5, lr}
 800788a:	4d06      	ldr	r5, [pc, #24]	@ (80078a4 <_close_r+0x1c>)
 800788c:	2300      	movs	r3, #0
 800788e:	4604      	mov	r4, r0
 8007890:	4608      	mov	r0, r1
 8007892:	602b      	str	r3, [r5, #0]
 8007894:	f7fb fa1a 	bl	8002ccc <_close>
 8007898:	1c43      	adds	r3, r0, #1
 800789a:	d102      	bne.n	80078a2 <_close_r+0x1a>
 800789c:	682b      	ldr	r3, [r5, #0]
 800789e:	b103      	cbz	r3, 80078a2 <_close_r+0x1a>
 80078a0:	6023      	str	r3, [r4, #0]
 80078a2:	bd38      	pop	{r3, r4, r5, pc}
 80078a4:	20000e04 	.word	0x20000e04

080078a8 <_lseek_r>:
 80078a8:	b538      	push	{r3, r4, r5, lr}
 80078aa:	4d07      	ldr	r5, [pc, #28]	@ (80078c8 <_lseek_r+0x20>)
 80078ac:	4604      	mov	r4, r0
 80078ae:	4608      	mov	r0, r1
 80078b0:	4611      	mov	r1, r2
 80078b2:	2200      	movs	r2, #0
 80078b4:	602a      	str	r2, [r5, #0]
 80078b6:	461a      	mov	r2, r3
 80078b8:	f7fb fa2f 	bl	8002d1a <_lseek>
 80078bc:	1c43      	adds	r3, r0, #1
 80078be:	d102      	bne.n	80078c6 <_lseek_r+0x1e>
 80078c0:	682b      	ldr	r3, [r5, #0]
 80078c2:	b103      	cbz	r3, 80078c6 <_lseek_r+0x1e>
 80078c4:	6023      	str	r3, [r4, #0]
 80078c6:	bd38      	pop	{r3, r4, r5, pc}
 80078c8:	20000e04 	.word	0x20000e04

080078cc <_read_r>:
 80078cc:	b538      	push	{r3, r4, r5, lr}
 80078ce:	4d07      	ldr	r5, [pc, #28]	@ (80078ec <_read_r+0x20>)
 80078d0:	4604      	mov	r4, r0
 80078d2:	4608      	mov	r0, r1
 80078d4:	4611      	mov	r1, r2
 80078d6:	2200      	movs	r2, #0
 80078d8:	602a      	str	r2, [r5, #0]
 80078da:	461a      	mov	r2, r3
 80078dc:	f7fb f9bd 	bl	8002c5a <_read>
 80078e0:	1c43      	adds	r3, r0, #1
 80078e2:	d102      	bne.n	80078ea <_read_r+0x1e>
 80078e4:	682b      	ldr	r3, [r5, #0]
 80078e6:	b103      	cbz	r3, 80078ea <_read_r+0x1e>
 80078e8:	6023      	str	r3, [r4, #0]
 80078ea:	bd38      	pop	{r3, r4, r5, pc}
 80078ec:	20000e04 	.word	0x20000e04

080078f0 <_write_r>:
 80078f0:	b538      	push	{r3, r4, r5, lr}
 80078f2:	4d07      	ldr	r5, [pc, #28]	@ (8007910 <_write_r+0x20>)
 80078f4:	4604      	mov	r4, r0
 80078f6:	4608      	mov	r0, r1
 80078f8:	4611      	mov	r1, r2
 80078fa:	2200      	movs	r2, #0
 80078fc:	602a      	str	r2, [r5, #0]
 80078fe:	461a      	mov	r2, r3
 8007900:	f7fb f9c8 	bl	8002c94 <_write>
 8007904:	1c43      	adds	r3, r0, #1
 8007906:	d102      	bne.n	800790e <_write_r+0x1e>
 8007908:	682b      	ldr	r3, [r5, #0]
 800790a:	b103      	cbz	r3, 800790e <_write_r+0x1e>
 800790c:	6023      	str	r3, [r4, #0]
 800790e:	bd38      	pop	{r3, r4, r5, pc}
 8007910:	20000e04 	.word	0x20000e04

08007914 <__errno>:
 8007914:	4b01      	ldr	r3, [pc, #4]	@ (800791c <__errno+0x8>)
 8007916:	6818      	ldr	r0, [r3, #0]
 8007918:	4770      	bx	lr
 800791a:	bf00      	nop
 800791c:	2000001c 	.word	0x2000001c

08007920 <__libc_init_array>:
 8007920:	b570      	push	{r4, r5, r6, lr}
 8007922:	4d0d      	ldr	r5, [pc, #52]	@ (8007958 <__libc_init_array+0x38>)
 8007924:	4c0d      	ldr	r4, [pc, #52]	@ (800795c <__libc_init_array+0x3c>)
 8007926:	1b64      	subs	r4, r4, r5
 8007928:	10a4      	asrs	r4, r4, #2
 800792a:	2600      	movs	r6, #0
 800792c:	42a6      	cmp	r6, r4
 800792e:	d109      	bne.n	8007944 <__libc_init_array+0x24>
 8007930:	4d0b      	ldr	r5, [pc, #44]	@ (8007960 <__libc_init_array+0x40>)
 8007932:	4c0c      	ldr	r4, [pc, #48]	@ (8007964 <__libc_init_array+0x44>)
 8007934:	f002 ff6e 	bl	800a814 <_init>
 8007938:	1b64      	subs	r4, r4, r5
 800793a:	10a4      	asrs	r4, r4, #2
 800793c:	2600      	movs	r6, #0
 800793e:	42a6      	cmp	r6, r4
 8007940:	d105      	bne.n	800794e <__libc_init_array+0x2e>
 8007942:	bd70      	pop	{r4, r5, r6, pc}
 8007944:	f855 3b04 	ldr.w	r3, [r5], #4
 8007948:	4798      	blx	r3
 800794a:	3601      	adds	r6, #1
 800794c:	e7ee      	b.n	800792c <__libc_init_array+0xc>
 800794e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007952:	4798      	blx	r3
 8007954:	3601      	adds	r6, #1
 8007956:	e7f2      	b.n	800793e <__libc_init_array+0x1e>
 8007958:	0800afb8 	.word	0x0800afb8
 800795c:	0800afb8 	.word	0x0800afb8
 8007960:	0800afb8 	.word	0x0800afb8
 8007964:	0800afbc 	.word	0x0800afbc

08007968 <__retarget_lock_init_recursive>:
 8007968:	4770      	bx	lr

0800796a <__retarget_lock_acquire_recursive>:
 800796a:	4770      	bx	lr

0800796c <__retarget_lock_release_recursive>:
 800796c:	4770      	bx	lr

0800796e <strcpy>:
 800796e:	4603      	mov	r3, r0
 8007970:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007974:	f803 2b01 	strb.w	r2, [r3], #1
 8007978:	2a00      	cmp	r2, #0
 800797a:	d1f9      	bne.n	8007970 <strcpy+0x2>
 800797c:	4770      	bx	lr

0800797e <memcpy>:
 800797e:	440a      	add	r2, r1
 8007980:	4291      	cmp	r1, r2
 8007982:	f100 33ff 	add.w	r3, r0, #4294967295
 8007986:	d100      	bne.n	800798a <memcpy+0xc>
 8007988:	4770      	bx	lr
 800798a:	b510      	push	{r4, lr}
 800798c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007990:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007994:	4291      	cmp	r1, r2
 8007996:	d1f9      	bne.n	800798c <memcpy+0xe>
 8007998:	bd10      	pop	{r4, pc}
	...

0800799c <__assert_func>:
 800799c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800799e:	4614      	mov	r4, r2
 80079a0:	461a      	mov	r2, r3
 80079a2:	4b09      	ldr	r3, [pc, #36]	@ (80079c8 <__assert_func+0x2c>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4605      	mov	r5, r0
 80079a8:	68d8      	ldr	r0, [r3, #12]
 80079aa:	b14c      	cbz	r4, 80079c0 <__assert_func+0x24>
 80079ac:	4b07      	ldr	r3, [pc, #28]	@ (80079cc <__assert_func+0x30>)
 80079ae:	9100      	str	r1, [sp, #0]
 80079b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80079b4:	4906      	ldr	r1, [pc, #24]	@ (80079d0 <__assert_func+0x34>)
 80079b6:	462b      	mov	r3, r5
 80079b8:	f001 fe26 	bl	8009608 <fiprintf>
 80079bc:	f001 ff18 	bl	80097f0 <abort>
 80079c0:	4b04      	ldr	r3, [pc, #16]	@ (80079d4 <__assert_func+0x38>)
 80079c2:	461c      	mov	r4, r3
 80079c4:	e7f3      	b.n	80079ae <__assert_func+0x12>
 80079c6:	bf00      	nop
 80079c8:	2000001c 	.word	0x2000001c
 80079cc:	0800ad4e 	.word	0x0800ad4e
 80079d0:	0800ad5b 	.word	0x0800ad5b
 80079d4:	0800ad89 	.word	0x0800ad89

080079d8 <quorem>:
 80079d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079dc:	6903      	ldr	r3, [r0, #16]
 80079de:	690c      	ldr	r4, [r1, #16]
 80079e0:	42a3      	cmp	r3, r4
 80079e2:	4607      	mov	r7, r0
 80079e4:	db7e      	blt.n	8007ae4 <quorem+0x10c>
 80079e6:	3c01      	subs	r4, #1
 80079e8:	f101 0814 	add.w	r8, r1, #20
 80079ec:	00a3      	lsls	r3, r4, #2
 80079ee:	f100 0514 	add.w	r5, r0, #20
 80079f2:	9300      	str	r3, [sp, #0]
 80079f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80079f8:	9301      	str	r3, [sp, #4]
 80079fa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80079fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a02:	3301      	adds	r3, #1
 8007a04:	429a      	cmp	r2, r3
 8007a06:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007a0a:	fbb2 f6f3 	udiv	r6, r2, r3
 8007a0e:	d32e      	bcc.n	8007a6e <quorem+0x96>
 8007a10:	f04f 0a00 	mov.w	sl, #0
 8007a14:	46c4      	mov	ip, r8
 8007a16:	46ae      	mov	lr, r5
 8007a18:	46d3      	mov	fp, sl
 8007a1a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007a1e:	b298      	uxth	r0, r3
 8007a20:	fb06 a000 	mla	r0, r6, r0, sl
 8007a24:	0c02      	lsrs	r2, r0, #16
 8007a26:	0c1b      	lsrs	r3, r3, #16
 8007a28:	fb06 2303 	mla	r3, r6, r3, r2
 8007a2c:	f8de 2000 	ldr.w	r2, [lr]
 8007a30:	b280      	uxth	r0, r0
 8007a32:	b292      	uxth	r2, r2
 8007a34:	1a12      	subs	r2, r2, r0
 8007a36:	445a      	add	r2, fp
 8007a38:	f8de 0000 	ldr.w	r0, [lr]
 8007a3c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a40:	b29b      	uxth	r3, r3
 8007a42:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007a46:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007a4a:	b292      	uxth	r2, r2
 8007a4c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007a50:	45e1      	cmp	r9, ip
 8007a52:	f84e 2b04 	str.w	r2, [lr], #4
 8007a56:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007a5a:	d2de      	bcs.n	8007a1a <quorem+0x42>
 8007a5c:	9b00      	ldr	r3, [sp, #0]
 8007a5e:	58eb      	ldr	r3, [r5, r3]
 8007a60:	b92b      	cbnz	r3, 8007a6e <quorem+0x96>
 8007a62:	9b01      	ldr	r3, [sp, #4]
 8007a64:	3b04      	subs	r3, #4
 8007a66:	429d      	cmp	r5, r3
 8007a68:	461a      	mov	r2, r3
 8007a6a:	d32f      	bcc.n	8007acc <quorem+0xf4>
 8007a6c:	613c      	str	r4, [r7, #16]
 8007a6e:	4638      	mov	r0, r7
 8007a70:	f001 f97c 	bl	8008d6c <__mcmp>
 8007a74:	2800      	cmp	r0, #0
 8007a76:	db25      	blt.n	8007ac4 <quorem+0xec>
 8007a78:	4629      	mov	r1, r5
 8007a7a:	2000      	movs	r0, #0
 8007a7c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007a80:	f8d1 c000 	ldr.w	ip, [r1]
 8007a84:	fa1f fe82 	uxth.w	lr, r2
 8007a88:	fa1f f38c 	uxth.w	r3, ip
 8007a8c:	eba3 030e 	sub.w	r3, r3, lr
 8007a90:	4403      	add	r3, r0
 8007a92:	0c12      	lsrs	r2, r2, #16
 8007a94:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007a98:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007aa2:	45c1      	cmp	r9, r8
 8007aa4:	f841 3b04 	str.w	r3, [r1], #4
 8007aa8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007aac:	d2e6      	bcs.n	8007a7c <quorem+0xa4>
 8007aae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007ab2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ab6:	b922      	cbnz	r2, 8007ac2 <quorem+0xea>
 8007ab8:	3b04      	subs	r3, #4
 8007aba:	429d      	cmp	r5, r3
 8007abc:	461a      	mov	r2, r3
 8007abe:	d30b      	bcc.n	8007ad8 <quorem+0x100>
 8007ac0:	613c      	str	r4, [r7, #16]
 8007ac2:	3601      	adds	r6, #1
 8007ac4:	4630      	mov	r0, r6
 8007ac6:	b003      	add	sp, #12
 8007ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007acc:	6812      	ldr	r2, [r2, #0]
 8007ace:	3b04      	subs	r3, #4
 8007ad0:	2a00      	cmp	r2, #0
 8007ad2:	d1cb      	bne.n	8007a6c <quorem+0x94>
 8007ad4:	3c01      	subs	r4, #1
 8007ad6:	e7c6      	b.n	8007a66 <quorem+0x8e>
 8007ad8:	6812      	ldr	r2, [r2, #0]
 8007ada:	3b04      	subs	r3, #4
 8007adc:	2a00      	cmp	r2, #0
 8007ade:	d1ef      	bne.n	8007ac0 <quorem+0xe8>
 8007ae0:	3c01      	subs	r4, #1
 8007ae2:	e7ea      	b.n	8007aba <quorem+0xe2>
 8007ae4:	2000      	movs	r0, #0
 8007ae6:	e7ee      	b.n	8007ac6 <quorem+0xee>

08007ae8 <_dtoa_r>:
 8007ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aec:	69c7      	ldr	r7, [r0, #28]
 8007aee:	b097      	sub	sp, #92	@ 0x5c
 8007af0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007af4:	ec55 4b10 	vmov	r4, r5, d0
 8007af8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007afa:	9107      	str	r1, [sp, #28]
 8007afc:	4681      	mov	r9, r0
 8007afe:	920c      	str	r2, [sp, #48]	@ 0x30
 8007b00:	9311      	str	r3, [sp, #68]	@ 0x44
 8007b02:	b97f      	cbnz	r7, 8007b24 <_dtoa_r+0x3c>
 8007b04:	2010      	movs	r0, #16
 8007b06:	f000 fe09 	bl	800871c <malloc>
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	f8c9 001c 	str.w	r0, [r9, #28]
 8007b10:	b920      	cbnz	r0, 8007b1c <_dtoa_r+0x34>
 8007b12:	4ba9      	ldr	r3, [pc, #676]	@ (8007db8 <_dtoa_r+0x2d0>)
 8007b14:	21ef      	movs	r1, #239	@ 0xef
 8007b16:	48a9      	ldr	r0, [pc, #676]	@ (8007dbc <_dtoa_r+0x2d4>)
 8007b18:	f7ff ff40 	bl	800799c <__assert_func>
 8007b1c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007b20:	6007      	str	r7, [r0, #0]
 8007b22:	60c7      	str	r7, [r0, #12]
 8007b24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007b28:	6819      	ldr	r1, [r3, #0]
 8007b2a:	b159      	cbz	r1, 8007b44 <_dtoa_r+0x5c>
 8007b2c:	685a      	ldr	r2, [r3, #4]
 8007b2e:	604a      	str	r2, [r1, #4]
 8007b30:	2301      	movs	r3, #1
 8007b32:	4093      	lsls	r3, r2
 8007b34:	608b      	str	r3, [r1, #8]
 8007b36:	4648      	mov	r0, r9
 8007b38:	f000 fee6 	bl	8008908 <_Bfree>
 8007b3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007b40:	2200      	movs	r2, #0
 8007b42:	601a      	str	r2, [r3, #0]
 8007b44:	1e2b      	subs	r3, r5, #0
 8007b46:	bfb9      	ittee	lt
 8007b48:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007b4c:	9305      	strlt	r3, [sp, #20]
 8007b4e:	2300      	movge	r3, #0
 8007b50:	6033      	strge	r3, [r6, #0]
 8007b52:	9f05      	ldr	r7, [sp, #20]
 8007b54:	4b9a      	ldr	r3, [pc, #616]	@ (8007dc0 <_dtoa_r+0x2d8>)
 8007b56:	bfbc      	itt	lt
 8007b58:	2201      	movlt	r2, #1
 8007b5a:	6032      	strlt	r2, [r6, #0]
 8007b5c:	43bb      	bics	r3, r7
 8007b5e:	d112      	bne.n	8007b86 <_dtoa_r+0x9e>
 8007b60:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007b62:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007b66:	6013      	str	r3, [r2, #0]
 8007b68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007b6c:	4323      	orrs	r3, r4
 8007b6e:	f000 855a 	beq.w	8008626 <_dtoa_r+0xb3e>
 8007b72:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b74:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007dd4 <_dtoa_r+0x2ec>
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	f000 855c 	beq.w	8008636 <_dtoa_r+0xb4e>
 8007b7e:	f10a 0303 	add.w	r3, sl, #3
 8007b82:	f000 bd56 	b.w	8008632 <_dtoa_r+0xb4a>
 8007b86:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	ec51 0b17 	vmov	r0, r1, d7
 8007b90:	2300      	movs	r3, #0
 8007b92:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007b96:	f7f8 ffaf 	bl	8000af8 <__aeabi_dcmpeq>
 8007b9a:	4680      	mov	r8, r0
 8007b9c:	b158      	cbz	r0, 8007bb6 <_dtoa_r+0xce>
 8007b9e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	6013      	str	r3, [r2, #0]
 8007ba4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ba6:	b113      	cbz	r3, 8007bae <_dtoa_r+0xc6>
 8007ba8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007baa:	4b86      	ldr	r3, [pc, #536]	@ (8007dc4 <_dtoa_r+0x2dc>)
 8007bac:	6013      	str	r3, [r2, #0]
 8007bae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007dd8 <_dtoa_r+0x2f0>
 8007bb2:	f000 bd40 	b.w	8008636 <_dtoa_r+0xb4e>
 8007bb6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007bba:	aa14      	add	r2, sp, #80	@ 0x50
 8007bbc:	a915      	add	r1, sp, #84	@ 0x54
 8007bbe:	4648      	mov	r0, r9
 8007bc0:	f001 f984 	bl	8008ecc <__d2b>
 8007bc4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007bc8:	9002      	str	r0, [sp, #8]
 8007bca:	2e00      	cmp	r6, #0
 8007bcc:	d078      	beq.n	8007cc0 <_dtoa_r+0x1d8>
 8007bce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bd0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007bd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007bd8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007bdc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007be0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007be4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007be8:	4619      	mov	r1, r3
 8007bea:	2200      	movs	r2, #0
 8007bec:	4b76      	ldr	r3, [pc, #472]	@ (8007dc8 <_dtoa_r+0x2e0>)
 8007bee:	f7f8 fb63 	bl	80002b8 <__aeabi_dsub>
 8007bf2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007da0 <_dtoa_r+0x2b8>)
 8007bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf8:	f7f8 fd16 	bl	8000628 <__aeabi_dmul>
 8007bfc:	a36a      	add	r3, pc, #424	@ (adr r3, 8007da8 <_dtoa_r+0x2c0>)
 8007bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c02:	f7f8 fb5b 	bl	80002bc <__adddf3>
 8007c06:	4604      	mov	r4, r0
 8007c08:	4630      	mov	r0, r6
 8007c0a:	460d      	mov	r5, r1
 8007c0c:	f7f8 fca2 	bl	8000554 <__aeabi_i2d>
 8007c10:	a367      	add	r3, pc, #412	@ (adr r3, 8007db0 <_dtoa_r+0x2c8>)
 8007c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c16:	f7f8 fd07 	bl	8000628 <__aeabi_dmul>
 8007c1a:	4602      	mov	r2, r0
 8007c1c:	460b      	mov	r3, r1
 8007c1e:	4620      	mov	r0, r4
 8007c20:	4629      	mov	r1, r5
 8007c22:	f7f8 fb4b 	bl	80002bc <__adddf3>
 8007c26:	4604      	mov	r4, r0
 8007c28:	460d      	mov	r5, r1
 8007c2a:	f7f8 ffad 	bl	8000b88 <__aeabi_d2iz>
 8007c2e:	2200      	movs	r2, #0
 8007c30:	4607      	mov	r7, r0
 8007c32:	2300      	movs	r3, #0
 8007c34:	4620      	mov	r0, r4
 8007c36:	4629      	mov	r1, r5
 8007c38:	f7f8 ff68 	bl	8000b0c <__aeabi_dcmplt>
 8007c3c:	b140      	cbz	r0, 8007c50 <_dtoa_r+0x168>
 8007c3e:	4638      	mov	r0, r7
 8007c40:	f7f8 fc88 	bl	8000554 <__aeabi_i2d>
 8007c44:	4622      	mov	r2, r4
 8007c46:	462b      	mov	r3, r5
 8007c48:	f7f8 ff56 	bl	8000af8 <__aeabi_dcmpeq>
 8007c4c:	b900      	cbnz	r0, 8007c50 <_dtoa_r+0x168>
 8007c4e:	3f01      	subs	r7, #1
 8007c50:	2f16      	cmp	r7, #22
 8007c52:	d852      	bhi.n	8007cfa <_dtoa_r+0x212>
 8007c54:	4b5d      	ldr	r3, [pc, #372]	@ (8007dcc <_dtoa_r+0x2e4>)
 8007c56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007c62:	f7f8 ff53 	bl	8000b0c <__aeabi_dcmplt>
 8007c66:	2800      	cmp	r0, #0
 8007c68:	d049      	beq.n	8007cfe <_dtoa_r+0x216>
 8007c6a:	3f01      	subs	r7, #1
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c70:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c72:	1b9b      	subs	r3, r3, r6
 8007c74:	1e5a      	subs	r2, r3, #1
 8007c76:	bf45      	ittet	mi
 8007c78:	f1c3 0301 	rsbmi	r3, r3, #1
 8007c7c:	9300      	strmi	r3, [sp, #0]
 8007c7e:	2300      	movpl	r3, #0
 8007c80:	2300      	movmi	r3, #0
 8007c82:	9206      	str	r2, [sp, #24]
 8007c84:	bf54      	ite	pl
 8007c86:	9300      	strpl	r3, [sp, #0]
 8007c88:	9306      	strmi	r3, [sp, #24]
 8007c8a:	2f00      	cmp	r7, #0
 8007c8c:	db39      	blt.n	8007d02 <_dtoa_r+0x21a>
 8007c8e:	9b06      	ldr	r3, [sp, #24]
 8007c90:	970d      	str	r7, [sp, #52]	@ 0x34
 8007c92:	443b      	add	r3, r7
 8007c94:	9306      	str	r3, [sp, #24]
 8007c96:	2300      	movs	r3, #0
 8007c98:	9308      	str	r3, [sp, #32]
 8007c9a:	9b07      	ldr	r3, [sp, #28]
 8007c9c:	2b09      	cmp	r3, #9
 8007c9e:	d863      	bhi.n	8007d68 <_dtoa_r+0x280>
 8007ca0:	2b05      	cmp	r3, #5
 8007ca2:	bfc4      	itt	gt
 8007ca4:	3b04      	subgt	r3, #4
 8007ca6:	9307      	strgt	r3, [sp, #28]
 8007ca8:	9b07      	ldr	r3, [sp, #28]
 8007caa:	f1a3 0302 	sub.w	r3, r3, #2
 8007cae:	bfcc      	ite	gt
 8007cb0:	2400      	movgt	r4, #0
 8007cb2:	2401      	movle	r4, #1
 8007cb4:	2b03      	cmp	r3, #3
 8007cb6:	d863      	bhi.n	8007d80 <_dtoa_r+0x298>
 8007cb8:	e8df f003 	tbb	[pc, r3]
 8007cbc:	2b375452 	.word	0x2b375452
 8007cc0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007cc4:	441e      	add	r6, r3
 8007cc6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007cca:	2b20      	cmp	r3, #32
 8007ccc:	bfc1      	itttt	gt
 8007cce:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007cd2:	409f      	lslgt	r7, r3
 8007cd4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007cd8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007cdc:	bfd6      	itet	le
 8007cde:	f1c3 0320 	rsble	r3, r3, #32
 8007ce2:	ea47 0003 	orrgt.w	r0, r7, r3
 8007ce6:	fa04 f003 	lslle.w	r0, r4, r3
 8007cea:	f7f8 fc23 	bl	8000534 <__aeabi_ui2d>
 8007cee:	2201      	movs	r2, #1
 8007cf0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007cf4:	3e01      	subs	r6, #1
 8007cf6:	9212      	str	r2, [sp, #72]	@ 0x48
 8007cf8:	e776      	b.n	8007be8 <_dtoa_r+0x100>
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e7b7      	b.n	8007c6e <_dtoa_r+0x186>
 8007cfe:	9010      	str	r0, [sp, #64]	@ 0x40
 8007d00:	e7b6      	b.n	8007c70 <_dtoa_r+0x188>
 8007d02:	9b00      	ldr	r3, [sp, #0]
 8007d04:	1bdb      	subs	r3, r3, r7
 8007d06:	9300      	str	r3, [sp, #0]
 8007d08:	427b      	negs	r3, r7
 8007d0a:	9308      	str	r3, [sp, #32]
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007d10:	e7c3      	b.n	8007c9a <_dtoa_r+0x1b2>
 8007d12:	2301      	movs	r3, #1
 8007d14:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d18:	eb07 0b03 	add.w	fp, r7, r3
 8007d1c:	f10b 0301 	add.w	r3, fp, #1
 8007d20:	2b01      	cmp	r3, #1
 8007d22:	9303      	str	r3, [sp, #12]
 8007d24:	bfb8      	it	lt
 8007d26:	2301      	movlt	r3, #1
 8007d28:	e006      	b.n	8007d38 <_dtoa_r+0x250>
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	dd28      	ble.n	8007d86 <_dtoa_r+0x29e>
 8007d34:	469b      	mov	fp, r3
 8007d36:	9303      	str	r3, [sp, #12]
 8007d38:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007d3c:	2100      	movs	r1, #0
 8007d3e:	2204      	movs	r2, #4
 8007d40:	f102 0514 	add.w	r5, r2, #20
 8007d44:	429d      	cmp	r5, r3
 8007d46:	d926      	bls.n	8007d96 <_dtoa_r+0x2ae>
 8007d48:	6041      	str	r1, [r0, #4]
 8007d4a:	4648      	mov	r0, r9
 8007d4c:	f000 fd9c 	bl	8008888 <_Balloc>
 8007d50:	4682      	mov	sl, r0
 8007d52:	2800      	cmp	r0, #0
 8007d54:	d142      	bne.n	8007ddc <_dtoa_r+0x2f4>
 8007d56:	4b1e      	ldr	r3, [pc, #120]	@ (8007dd0 <_dtoa_r+0x2e8>)
 8007d58:	4602      	mov	r2, r0
 8007d5a:	f240 11af 	movw	r1, #431	@ 0x1af
 8007d5e:	e6da      	b.n	8007b16 <_dtoa_r+0x2e>
 8007d60:	2300      	movs	r3, #0
 8007d62:	e7e3      	b.n	8007d2c <_dtoa_r+0x244>
 8007d64:	2300      	movs	r3, #0
 8007d66:	e7d5      	b.n	8007d14 <_dtoa_r+0x22c>
 8007d68:	2401      	movs	r4, #1
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	9307      	str	r3, [sp, #28]
 8007d6e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007d70:	f04f 3bff 	mov.w	fp, #4294967295
 8007d74:	2200      	movs	r2, #0
 8007d76:	f8cd b00c 	str.w	fp, [sp, #12]
 8007d7a:	2312      	movs	r3, #18
 8007d7c:	920c      	str	r2, [sp, #48]	@ 0x30
 8007d7e:	e7db      	b.n	8007d38 <_dtoa_r+0x250>
 8007d80:	2301      	movs	r3, #1
 8007d82:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d84:	e7f4      	b.n	8007d70 <_dtoa_r+0x288>
 8007d86:	f04f 0b01 	mov.w	fp, #1
 8007d8a:	f8cd b00c 	str.w	fp, [sp, #12]
 8007d8e:	465b      	mov	r3, fp
 8007d90:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007d94:	e7d0      	b.n	8007d38 <_dtoa_r+0x250>
 8007d96:	3101      	adds	r1, #1
 8007d98:	0052      	lsls	r2, r2, #1
 8007d9a:	e7d1      	b.n	8007d40 <_dtoa_r+0x258>
 8007d9c:	f3af 8000 	nop.w
 8007da0:	636f4361 	.word	0x636f4361
 8007da4:	3fd287a7 	.word	0x3fd287a7
 8007da8:	8b60c8b3 	.word	0x8b60c8b3
 8007dac:	3fc68a28 	.word	0x3fc68a28
 8007db0:	509f79fb 	.word	0x509f79fb
 8007db4:	3fd34413 	.word	0x3fd34413
 8007db8:	0800acdd 	.word	0x0800acdd
 8007dbc:	0800ad97 	.word	0x0800ad97
 8007dc0:	7ff00000 	.word	0x7ff00000
 8007dc4:	0800acba 	.word	0x0800acba
 8007dc8:	3ff80000 	.word	0x3ff80000
 8007dcc:	0800aea8 	.word	0x0800aea8
 8007dd0:	0800adef 	.word	0x0800adef
 8007dd4:	0800ad93 	.word	0x0800ad93
 8007dd8:	0800acb9 	.word	0x0800acb9
 8007ddc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007de0:	6018      	str	r0, [r3, #0]
 8007de2:	9b03      	ldr	r3, [sp, #12]
 8007de4:	2b0e      	cmp	r3, #14
 8007de6:	f200 80a1 	bhi.w	8007f2c <_dtoa_r+0x444>
 8007dea:	2c00      	cmp	r4, #0
 8007dec:	f000 809e 	beq.w	8007f2c <_dtoa_r+0x444>
 8007df0:	2f00      	cmp	r7, #0
 8007df2:	dd33      	ble.n	8007e5c <_dtoa_r+0x374>
 8007df4:	4b9c      	ldr	r3, [pc, #624]	@ (8008068 <_dtoa_r+0x580>)
 8007df6:	f007 020f 	and.w	r2, r7, #15
 8007dfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007dfe:	ed93 7b00 	vldr	d7, [r3]
 8007e02:	05f8      	lsls	r0, r7, #23
 8007e04:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007e08:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007e0c:	d516      	bpl.n	8007e3c <_dtoa_r+0x354>
 8007e0e:	4b97      	ldr	r3, [pc, #604]	@ (800806c <_dtoa_r+0x584>)
 8007e10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007e18:	f7f8 fd30 	bl	800087c <__aeabi_ddiv>
 8007e1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e20:	f004 040f 	and.w	r4, r4, #15
 8007e24:	2603      	movs	r6, #3
 8007e26:	4d91      	ldr	r5, [pc, #580]	@ (800806c <_dtoa_r+0x584>)
 8007e28:	b954      	cbnz	r4, 8007e40 <_dtoa_r+0x358>
 8007e2a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007e2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e32:	f7f8 fd23 	bl	800087c <__aeabi_ddiv>
 8007e36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e3a:	e028      	b.n	8007e8e <_dtoa_r+0x3a6>
 8007e3c:	2602      	movs	r6, #2
 8007e3e:	e7f2      	b.n	8007e26 <_dtoa_r+0x33e>
 8007e40:	07e1      	lsls	r1, r4, #31
 8007e42:	d508      	bpl.n	8007e56 <_dtoa_r+0x36e>
 8007e44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007e48:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007e4c:	f7f8 fbec 	bl	8000628 <__aeabi_dmul>
 8007e50:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007e54:	3601      	adds	r6, #1
 8007e56:	1064      	asrs	r4, r4, #1
 8007e58:	3508      	adds	r5, #8
 8007e5a:	e7e5      	b.n	8007e28 <_dtoa_r+0x340>
 8007e5c:	f000 80af 	beq.w	8007fbe <_dtoa_r+0x4d6>
 8007e60:	427c      	negs	r4, r7
 8007e62:	4b81      	ldr	r3, [pc, #516]	@ (8008068 <_dtoa_r+0x580>)
 8007e64:	4d81      	ldr	r5, [pc, #516]	@ (800806c <_dtoa_r+0x584>)
 8007e66:	f004 020f 	and.w	r2, r4, #15
 8007e6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e76:	f7f8 fbd7 	bl	8000628 <__aeabi_dmul>
 8007e7a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e7e:	1124      	asrs	r4, r4, #4
 8007e80:	2300      	movs	r3, #0
 8007e82:	2602      	movs	r6, #2
 8007e84:	2c00      	cmp	r4, #0
 8007e86:	f040 808f 	bne.w	8007fa8 <_dtoa_r+0x4c0>
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d1d3      	bne.n	8007e36 <_dtoa_r+0x34e>
 8007e8e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e90:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	f000 8094 	beq.w	8007fc2 <_dtoa_r+0x4da>
 8007e9a:	4b75      	ldr	r3, [pc, #468]	@ (8008070 <_dtoa_r+0x588>)
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	4620      	mov	r0, r4
 8007ea0:	4629      	mov	r1, r5
 8007ea2:	f7f8 fe33 	bl	8000b0c <__aeabi_dcmplt>
 8007ea6:	2800      	cmp	r0, #0
 8007ea8:	f000 808b 	beq.w	8007fc2 <_dtoa_r+0x4da>
 8007eac:	9b03      	ldr	r3, [sp, #12]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	f000 8087 	beq.w	8007fc2 <_dtoa_r+0x4da>
 8007eb4:	f1bb 0f00 	cmp.w	fp, #0
 8007eb8:	dd34      	ble.n	8007f24 <_dtoa_r+0x43c>
 8007eba:	4620      	mov	r0, r4
 8007ebc:	4b6d      	ldr	r3, [pc, #436]	@ (8008074 <_dtoa_r+0x58c>)
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	4629      	mov	r1, r5
 8007ec2:	f7f8 fbb1 	bl	8000628 <__aeabi_dmul>
 8007ec6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007eca:	f107 38ff 	add.w	r8, r7, #4294967295
 8007ece:	3601      	adds	r6, #1
 8007ed0:	465c      	mov	r4, fp
 8007ed2:	4630      	mov	r0, r6
 8007ed4:	f7f8 fb3e 	bl	8000554 <__aeabi_i2d>
 8007ed8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007edc:	f7f8 fba4 	bl	8000628 <__aeabi_dmul>
 8007ee0:	4b65      	ldr	r3, [pc, #404]	@ (8008078 <_dtoa_r+0x590>)
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f7f8 f9ea 	bl	80002bc <__adddf3>
 8007ee8:	4605      	mov	r5, r0
 8007eea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007eee:	2c00      	cmp	r4, #0
 8007ef0:	d16a      	bne.n	8007fc8 <_dtoa_r+0x4e0>
 8007ef2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ef6:	4b61      	ldr	r3, [pc, #388]	@ (800807c <_dtoa_r+0x594>)
 8007ef8:	2200      	movs	r2, #0
 8007efa:	f7f8 f9dd 	bl	80002b8 <__aeabi_dsub>
 8007efe:	4602      	mov	r2, r0
 8007f00:	460b      	mov	r3, r1
 8007f02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007f06:	462a      	mov	r2, r5
 8007f08:	4633      	mov	r3, r6
 8007f0a:	f7f8 fe1d 	bl	8000b48 <__aeabi_dcmpgt>
 8007f0e:	2800      	cmp	r0, #0
 8007f10:	f040 8298 	bne.w	8008444 <_dtoa_r+0x95c>
 8007f14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f18:	462a      	mov	r2, r5
 8007f1a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007f1e:	f7f8 fdf5 	bl	8000b0c <__aeabi_dcmplt>
 8007f22:	bb38      	cbnz	r0, 8007f74 <_dtoa_r+0x48c>
 8007f24:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007f28:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007f2c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	f2c0 8157 	blt.w	80081e2 <_dtoa_r+0x6fa>
 8007f34:	2f0e      	cmp	r7, #14
 8007f36:	f300 8154 	bgt.w	80081e2 <_dtoa_r+0x6fa>
 8007f3a:	4b4b      	ldr	r3, [pc, #300]	@ (8008068 <_dtoa_r+0x580>)
 8007f3c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007f40:	ed93 7b00 	vldr	d7, [r3]
 8007f44:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	ed8d 7b00 	vstr	d7, [sp]
 8007f4c:	f280 80e5 	bge.w	800811a <_dtoa_r+0x632>
 8007f50:	9b03      	ldr	r3, [sp, #12]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	f300 80e1 	bgt.w	800811a <_dtoa_r+0x632>
 8007f58:	d10c      	bne.n	8007f74 <_dtoa_r+0x48c>
 8007f5a:	4b48      	ldr	r3, [pc, #288]	@ (800807c <_dtoa_r+0x594>)
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	ec51 0b17 	vmov	r0, r1, d7
 8007f62:	f7f8 fb61 	bl	8000628 <__aeabi_dmul>
 8007f66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f6a:	f7f8 fde3 	bl	8000b34 <__aeabi_dcmpge>
 8007f6e:	2800      	cmp	r0, #0
 8007f70:	f000 8266 	beq.w	8008440 <_dtoa_r+0x958>
 8007f74:	2400      	movs	r4, #0
 8007f76:	4625      	mov	r5, r4
 8007f78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f7a:	4656      	mov	r6, sl
 8007f7c:	ea6f 0803 	mvn.w	r8, r3
 8007f80:	2700      	movs	r7, #0
 8007f82:	4621      	mov	r1, r4
 8007f84:	4648      	mov	r0, r9
 8007f86:	f000 fcbf 	bl	8008908 <_Bfree>
 8007f8a:	2d00      	cmp	r5, #0
 8007f8c:	f000 80bd 	beq.w	800810a <_dtoa_r+0x622>
 8007f90:	b12f      	cbz	r7, 8007f9e <_dtoa_r+0x4b6>
 8007f92:	42af      	cmp	r7, r5
 8007f94:	d003      	beq.n	8007f9e <_dtoa_r+0x4b6>
 8007f96:	4639      	mov	r1, r7
 8007f98:	4648      	mov	r0, r9
 8007f9a:	f000 fcb5 	bl	8008908 <_Bfree>
 8007f9e:	4629      	mov	r1, r5
 8007fa0:	4648      	mov	r0, r9
 8007fa2:	f000 fcb1 	bl	8008908 <_Bfree>
 8007fa6:	e0b0      	b.n	800810a <_dtoa_r+0x622>
 8007fa8:	07e2      	lsls	r2, r4, #31
 8007faa:	d505      	bpl.n	8007fb8 <_dtoa_r+0x4d0>
 8007fac:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007fb0:	f7f8 fb3a 	bl	8000628 <__aeabi_dmul>
 8007fb4:	3601      	adds	r6, #1
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	1064      	asrs	r4, r4, #1
 8007fba:	3508      	adds	r5, #8
 8007fbc:	e762      	b.n	8007e84 <_dtoa_r+0x39c>
 8007fbe:	2602      	movs	r6, #2
 8007fc0:	e765      	b.n	8007e8e <_dtoa_r+0x3a6>
 8007fc2:	9c03      	ldr	r4, [sp, #12]
 8007fc4:	46b8      	mov	r8, r7
 8007fc6:	e784      	b.n	8007ed2 <_dtoa_r+0x3ea>
 8007fc8:	4b27      	ldr	r3, [pc, #156]	@ (8008068 <_dtoa_r+0x580>)
 8007fca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007fcc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007fd0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007fd4:	4454      	add	r4, sl
 8007fd6:	2900      	cmp	r1, #0
 8007fd8:	d054      	beq.n	8008084 <_dtoa_r+0x59c>
 8007fda:	4929      	ldr	r1, [pc, #164]	@ (8008080 <_dtoa_r+0x598>)
 8007fdc:	2000      	movs	r0, #0
 8007fde:	f7f8 fc4d 	bl	800087c <__aeabi_ddiv>
 8007fe2:	4633      	mov	r3, r6
 8007fe4:	462a      	mov	r2, r5
 8007fe6:	f7f8 f967 	bl	80002b8 <__aeabi_dsub>
 8007fea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007fee:	4656      	mov	r6, sl
 8007ff0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ff4:	f7f8 fdc8 	bl	8000b88 <__aeabi_d2iz>
 8007ff8:	4605      	mov	r5, r0
 8007ffa:	f7f8 faab 	bl	8000554 <__aeabi_i2d>
 8007ffe:	4602      	mov	r2, r0
 8008000:	460b      	mov	r3, r1
 8008002:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008006:	f7f8 f957 	bl	80002b8 <__aeabi_dsub>
 800800a:	3530      	adds	r5, #48	@ 0x30
 800800c:	4602      	mov	r2, r0
 800800e:	460b      	mov	r3, r1
 8008010:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008014:	f806 5b01 	strb.w	r5, [r6], #1
 8008018:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800801c:	f7f8 fd76 	bl	8000b0c <__aeabi_dcmplt>
 8008020:	2800      	cmp	r0, #0
 8008022:	d172      	bne.n	800810a <_dtoa_r+0x622>
 8008024:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008028:	4911      	ldr	r1, [pc, #68]	@ (8008070 <_dtoa_r+0x588>)
 800802a:	2000      	movs	r0, #0
 800802c:	f7f8 f944 	bl	80002b8 <__aeabi_dsub>
 8008030:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008034:	f7f8 fd6a 	bl	8000b0c <__aeabi_dcmplt>
 8008038:	2800      	cmp	r0, #0
 800803a:	f040 80b4 	bne.w	80081a6 <_dtoa_r+0x6be>
 800803e:	42a6      	cmp	r6, r4
 8008040:	f43f af70 	beq.w	8007f24 <_dtoa_r+0x43c>
 8008044:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008048:	4b0a      	ldr	r3, [pc, #40]	@ (8008074 <_dtoa_r+0x58c>)
 800804a:	2200      	movs	r2, #0
 800804c:	f7f8 faec 	bl	8000628 <__aeabi_dmul>
 8008050:	4b08      	ldr	r3, [pc, #32]	@ (8008074 <_dtoa_r+0x58c>)
 8008052:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008056:	2200      	movs	r2, #0
 8008058:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800805c:	f7f8 fae4 	bl	8000628 <__aeabi_dmul>
 8008060:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008064:	e7c4      	b.n	8007ff0 <_dtoa_r+0x508>
 8008066:	bf00      	nop
 8008068:	0800aea8 	.word	0x0800aea8
 800806c:	0800ae80 	.word	0x0800ae80
 8008070:	3ff00000 	.word	0x3ff00000
 8008074:	40240000 	.word	0x40240000
 8008078:	401c0000 	.word	0x401c0000
 800807c:	40140000 	.word	0x40140000
 8008080:	3fe00000 	.word	0x3fe00000
 8008084:	4631      	mov	r1, r6
 8008086:	4628      	mov	r0, r5
 8008088:	f7f8 face 	bl	8000628 <__aeabi_dmul>
 800808c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008090:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008092:	4656      	mov	r6, sl
 8008094:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008098:	f7f8 fd76 	bl	8000b88 <__aeabi_d2iz>
 800809c:	4605      	mov	r5, r0
 800809e:	f7f8 fa59 	bl	8000554 <__aeabi_i2d>
 80080a2:	4602      	mov	r2, r0
 80080a4:	460b      	mov	r3, r1
 80080a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080aa:	f7f8 f905 	bl	80002b8 <__aeabi_dsub>
 80080ae:	3530      	adds	r5, #48	@ 0x30
 80080b0:	f806 5b01 	strb.w	r5, [r6], #1
 80080b4:	4602      	mov	r2, r0
 80080b6:	460b      	mov	r3, r1
 80080b8:	42a6      	cmp	r6, r4
 80080ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80080be:	f04f 0200 	mov.w	r2, #0
 80080c2:	d124      	bne.n	800810e <_dtoa_r+0x626>
 80080c4:	4baf      	ldr	r3, [pc, #700]	@ (8008384 <_dtoa_r+0x89c>)
 80080c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80080ca:	f7f8 f8f7 	bl	80002bc <__adddf3>
 80080ce:	4602      	mov	r2, r0
 80080d0:	460b      	mov	r3, r1
 80080d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080d6:	f7f8 fd37 	bl	8000b48 <__aeabi_dcmpgt>
 80080da:	2800      	cmp	r0, #0
 80080dc:	d163      	bne.n	80081a6 <_dtoa_r+0x6be>
 80080de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80080e2:	49a8      	ldr	r1, [pc, #672]	@ (8008384 <_dtoa_r+0x89c>)
 80080e4:	2000      	movs	r0, #0
 80080e6:	f7f8 f8e7 	bl	80002b8 <__aeabi_dsub>
 80080ea:	4602      	mov	r2, r0
 80080ec:	460b      	mov	r3, r1
 80080ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080f2:	f7f8 fd0b 	bl	8000b0c <__aeabi_dcmplt>
 80080f6:	2800      	cmp	r0, #0
 80080f8:	f43f af14 	beq.w	8007f24 <_dtoa_r+0x43c>
 80080fc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80080fe:	1e73      	subs	r3, r6, #1
 8008100:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008102:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008106:	2b30      	cmp	r3, #48	@ 0x30
 8008108:	d0f8      	beq.n	80080fc <_dtoa_r+0x614>
 800810a:	4647      	mov	r7, r8
 800810c:	e03b      	b.n	8008186 <_dtoa_r+0x69e>
 800810e:	4b9e      	ldr	r3, [pc, #632]	@ (8008388 <_dtoa_r+0x8a0>)
 8008110:	f7f8 fa8a 	bl	8000628 <__aeabi_dmul>
 8008114:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008118:	e7bc      	b.n	8008094 <_dtoa_r+0x5ac>
 800811a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800811e:	4656      	mov	r6, sl
 8008120:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008124:	4620      	mov	r0, r4
 8008126:	4629      	mov	r1, r5
 8008128:	f7f8 fba8 	bl	800087c <__aeabi_ddiv>
 800812c:	f7f8 fd2c 	bl	8000b88 <__aeabi_d2iz>
 8008130:	4680      	mov	r8, r0
 8008132:	f7f8 fa0f 	bl	8000554 <__aeabi_i2d>
 8008136:	e9dd 2300 	ldrd	r2, r3, [sp]
 800813a:	f7f8 fa75 	bl	8000628 <__aeabi_dmul>
 800813e:	4602      	mov	r2, r0
 8008140:	460b      	mov	r3, r1
 8008142:	4620      	mov	r0, r4
 8008144:	4629      	mov	r1, r5
 8008146:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800814a:	f7f8 f8b5 	bl	80002b8 <__aeabi_dsub>
 800814e:	f806 4b01 	strb.w	r4, [r6], #1
 8008152:	9d03      	ldr	r5, [sp, #12]
 8008154:	eba6 040a 	sub.w	r4, r6, sl
 8008158:	42a5      	cmp	r5, r4
 800815a:	4602      	mov	r2, r0
 800815c:	460b      	mov	r3, r1
 800815e:	d133      	bne.n	80081c8 <_dtoa_r+0x6e0>
 8008160:	f7f8 f8ac 	bl	80002bc <__adddf3>
 8008164:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008168:	4604      	mov	r4, r0
 800816a:	460d      	mov	r5, r1
 800816c:	f7f8 fcec 	bl	8000b48 <__aeabi_dcmpgt>
 8008170:	b9c0      	cbnz	r0, 80081a4 <_dtoa_r+0x6bc>
 8008172:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008176:	4620      	mov	r0, r4
 8008178:	4629      	mov	r1, r5
 800817a:	f7f8 fcbd 	bl	8000af8 <__aeabi_dcmpeq>
 800817e:	b110      	cbz	r0, 8008186 <_dtoa_r+0x69e>
 8008180:	f018 0f01 	tst.w	r8, #1
 8008184:	d10e      	bne.n	80081a4 <_dtoa_r+0x6bc>
 8008186:	9902      	ldr	r1, [sp, #8]
 8008188:	4648      	mov	r0, r9
 800818a:	f000 fbbd 	bl	8008908 <_Bfree>
 800818e:	2300      	movs	r3, #0
 8008190:	7033      	strb	r3, [r6, #0]
 8008192:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008194:	3701      	adds	r7, #1
 8008196:	601f      	str	r7, [r3, #0]
 8008198:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800819a:	2b00      	cmp	r3, #0
 800819c:	f000 824b 	beq.w	8008636 <_dtoa_r+0xb4e>
 80081a0:	601e      	str	r6, [r3, #0]
 80081a2:	e248      	b.n	8008636 <_dtoa_r+0xb4e>
 80081a4:	46b8      	mov	r8, r7
 80081a6:	4633      	mov	r3, r6
 80081a8:	461e      	mov	r6, r3
 80081aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081ae:	2a39      	cmp	r2, #57	@ 0x39
 80081b0:	d106      	bne.n	80081c0 <_dtoa_r+0x6d8>
 80081b2:	459a      	cmp	sl, r3
 80081b4:	d1f8      	bne.n	80081a8 <_dtoa_r+0x6c0>
 80081b6:	2230      	movs	r2, #48	@ 0x30
 80081b8:	f108 0801 	add.w	r8, r8, #1
 80081bc:	f88a 2000 	strb.w	r2, [sl]
 80081c0:	781a      	ldrb	r2, [r3, #0]
 80081c2:	3201      	adds	r2, #1
 80081c4:	701a      	strb	r2, [r3, #0]
 80081c6:	e7a0      	b.n	800810a <_dtoa_r+0x622>
 80081c8:	4b6f      	ldr	r3, [pc, #444]	@ (8008388 <_dtoa_r+0x8a0>)
 80081ca:	2200      	movs	r2, #0
 80081cc:	f7f8 fa2c 	bl	8000628 <__aeabi_dmul>
 80081d0:	2200      	movs	r2, #0
 80081d2:	2300      	movs	r3, #0
 80081d4:	4604      	mov	r4, r0
 80081d6:	460d      	mov	r5, r1
 80081d8:	f7f8 fc8e 	bl	8000af8 <__aeabi_dcmpeq>
 80081dc:	2800      	cmp	r0, #0
 80081de:	d09f      	beq.n	8008120 <_dtoa_r+0x638>
 80081e0:	e7d1      	b.n	8008186 <_dtoa_r+0x69e>
 80081e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081e4:	2a00      	cmp	r2, #0
 80081e6:	f000 80ea 	beq.w	80083be <_dtoa_r+0x8d6>
 80081ea:	9a07      	ldr	r2, [sp, #28]
 80081ec:	2a01      	cmp	r2, #1
 80081ee:	f300 80cd 	bgt.w	800838c <_dtoa_r+0x8a4>
 80081f2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80081f4:	2a00      	cmp	r2, #0
 80081f6:	f000 80c1 	beq.w	800837c <_dtoa_r+0x894>
 80081fa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80081fe:	9c08      	ldr	r4, [sp, #32]
 8008200:	9e00      	ldr	r6, [sp, #0]
 8008202:	9a00      	ldr	r2, [sp, #0]
 8008204:	441a      	add	r2, r3
 8008206:	9200      	str	r2, [sp, #0]
 8008208:	9a06      	ldr	r2, [sp, #24]
 800820a:	2101      	movs	r1, #1
 800820c:	441a      	add	r2, r3
 800820e:	4648      	mov	r0, r9
 8008210:	9206      	str	r2, [sp, #24]
 8008212:	f000 fc2d 	bl	8008a70 <__i2b>
 8008216:	4605      	mov	r5, r0
 8008218:	b166      	cbz	r6, 8008234 <_dtoa_r+0x74c>
 800821a:	9b06      	ldr	r3, [sp, #24]
 800821c:	2b00      	cmp	r3, #0
 800821e:	dd09      	ble.n	8008234 <_dtoa_r+0x74c>
 8008220:	42b3      	cmp	r3, r6
 8008222:	9a00      	ldr	r2, [sp, #0]
 8008224:	bfa8      	it	ge
 8008226:	4633      	movge	r3, r6
 8008228:	1ad2      	subs	r2, r2, r3
 800822a:	9200      	str	r2, [sp, #0]
 800822c:	9a06      	ldr	r2, [sp, #24]
 800822e:	1af6      	subs	r6, r6, r3
 8008230:	1ad3      	subs	r3, r2, r3
 8008232:	9306      	str	r3, [sp, #24]
 8008234:	9b08      	ldr	r3, [sp, #32]
 8008236:	b30b      	cbz	r3, 800827c <_dtoa_r+0x794>
 8008238:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800823a:	2b00      	cmp	r3, #0
 800823c:	f000 80c6 	beq.w	80083cc <_dtoa_r+0x8e4>
 8008240:	2c00      	cmp	r4, #0
 8008242:	f000 80c0 	beq.w	80083c6 <_dtoa_r+0x8de>
 8008246:	4629      	mov	r1, r5
 8008248:	4622      	mov	r2, r4
 800824a:	4648      	mov	r0, r9
 800824c:	f000 fcc8 	bl	8008be0 <__pow5mult>
 8008250:	9a02      	ldr	r2, [sp, #8]
 8008252:	4601      	mov	r1, r0
 8008254:	4605      	mov	r5, r0
 8008256:	4648      	mov	r0, r9
 8008258:	f000 fc20 	bl	8008a9c <__multiply>
 800825c:	9902      	ldr	r1, [sp, #8]
 800825e:	4680      	mov	r8, r0
 8008260:	4648      	mov	r0, r9
 8008262:	f000 fb51 	bl	8008908 <_Bfree>
 8008266:	9b08      	ldr	r3, [sp, #32]
 8008268:	1b1b      	subs	r3, r3, r4
 800826a:	9308      	str	r3, [sp, #32]
 800826c:	f000 80b1 	beq.w	80083d2 <_dtoa_r+0x8ea>
 8008270:	9a08      	ldr	r2, [sp, #32]
 8008272:	4641      	mov	r1, r8
 8008274:	4648      	mov	r0, r9
 8008276:	f000 fcb3 	bl	8008be0 <__pow5mult>
 800827a:	9002      	str	r0, [sp, #8]
 800827c:	2101      	movs	r1, #1
 800827e:	4648      	mov	r0, r9
 8008280:	f000 fbf6 	bl	8008a70 <__i2b>
 8008284:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008286:	4604      	mov	r4, r0
 8008288:	2b00      	cmp	r3, #0
 800828a:	f000 81d8 	beq.w	800863e <_dtoa_r+0xb56>
 800828e:	461a      	mov	r2, r3
 8008290:	4601      	mov	r1, r0
 8008292:	4648      	mov	r0, r9
 8008294:	f000 fca4 	bl	8008be0 <__pow5mult>
 8008298:	9b07      	ldr	r3, [sp, #28]
 800829a:	2b01      	cmp	r3, #1
 800829c:	4604      	mov	r4, r0
 800829e:	f300 809f 	bgt.w	80083e0 <_dtoa_r+0x8f8>
 80082a2:	9b04      	ldr	r3, [sp, #16]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	f040 8097 	bne.w	80083d8 <_dtoa_r+0x8f0>
 80082aa:	9b05      	ldr	r3, [sp, #20]
 80082ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	f040 8093 	bne.w	80083dc <_dtoa_r+0x8f4>
 80082b6:	9b05      	ldr	r3, [sp, #20]
 80082b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80082bc:	0d1b      	lsrs	r3, r3, #20
 80082be:	051b      	lsls	r3, r3, #20
 80082c0:	b133      	cbz	r3, 80082d0 <_dtoa_r+0x7e8>
 80082c2:	9b00      	ldr	r3, [sp, #0]
 80082c4:	3301      	adds	r3, #1
 80082c6:	9300      	str	r3, [sp, #0]
 80082c8:	9b06      	ldr	r3, [sp, #24]
 80082ca:	3301      	adds	r3, #1
 80082cc:	9306      	str	r3, [sp, #24]
 80082ce:	2301      	movs	r3, #1
 80082d0:	9308      	str	r3, [sp, #32]
 80082d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	f000 81b8 	beq.w	800864a <_dtoa_r+0xb62>
 80082da:	6923      	ldr	r3, [r4, #16]
 80082dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80082e0:	6918      	ldr	r0, [r3, #16]
 80082e2:	f000 fb79 	bl	80089d8 <__hi0bits>
 80082e6:	f1c0 0020 	rsb	r0, r0, #32
 80082ea:	9b06      	ldr	r3, [sp, #24]
 80082ec:	4418      	add	r0, r3
 80082ee:	f010 001f 	ands.w	r0, r0, #31
 80082f2:	f000 8082 	beq.w	80083fa <_dtoa_r+0x912>
 80082f6:	f1c0 0320 	rsb	r3, r0, #32
 80082fa:	2b04      	cmp	r3, #4
 80082fc:	dd73      	ble.n	80083e6 <_dtoa_r+0x8fe>
 80082fe:	9b00      	ldr	r3, [sp, #0]
 8008300:	f1c0 001c 	rsb	r0, r0, #28
 8008304:	4403      	add	r3, r0
 8008306:	9300      	str	r3, [sp, #0]
 8008308:	9b06      	ldr	r3, [sp, #24]
 800830a:	4403      	add	r3, r0
 800830c:	4406      	add	r6, r0
 800830e:	9306      	str	r3, [sp, #24]
 8008310:	9b00      	ldr	r3, [sp, #0]
 8008312:	2b00      	cmp	r3, #0
 8008314:	dd05      	ble.n	8008322 <_dtoa_r+0x83a>
 8008316:	9902      	ldr	r1, [sp, #8]
 8008318:	461a      	mov	r2, r3
 800831a:	4648      	mov	r0, r9
 800831c:	f000 fcba 	bl	8008c94 <__lshift>
 8008320:	9002      	str	r0, [sp, #8]
 8008322:	9b06      	ldr	r3, [sp, #24]
 8008324:	2b00      	cmp	r3, #0
 8008326:	dd05      	ble.n	8008334 <_dtoa_r+0x84c>
 8008328:	4621      	mov	r1, r4
 800832a:	461a      	mov	r2, r3
 800832c:	4648      	mov	r0, r9
 800832e:	f000 fcb1 	bl	8008c94 <__lshift>
 8008332:	4604      	mov	r4, r0
 8008334:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008336:	2b00      	cmp	r3, #0
 8008338:	d061      	beq.n	80083fe <_dtoa_r+0x916>
 800833a:	9802      	ldr	r0, [sp, #8]
 800833c:	4621      	mov	r1, r4
 800833e:	f000 fd15 	bl	8008d6c <__mcmp>
 8008342:	2800      	cmp	r0, #0
 8008344:	da5b      	bge.n	80083fe <_dtoa_r+0x916>
 8008346:	2300      	movs	r3, #0
 8008348:	9902      	ldr	r1, [sp, #8]
 800834a:	220a      	movs	r2, #10
 800834c:	4648      	mov	r0, r9
 800834e:	f000 fafd 	bl	800894c <__multadd>
 8008352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008354:	9002      	str	r0, [sp, #8]
 8008356:	f107 38ff 	add.w	r8, r7, #4294967295
 800835a:	2b00      	cmp	r3, #0
 800835c:	f000 8177 	beq.w	800864e <_dtoa_r+0xb66>
 8008360:	4629      	mov	r1, r5
 8008362:	2300      	movs	r3, #0
 8008364:	220a      	movs	r2, #10
 8008366:	4648      	mov	r0, r9
 8008368:	f000 faf0 	bl	800894c <__multadd>
 800836c:	f1bb 0f00 	cmp.w	fp, #0
 8008370:	4605      	mov	r5, r0
 8008372:	dc6f      	bgt.n	8008454 <_dtoa_r+0x96c>
 8008374:	9b07      	ldr	r3, [sp, #28]
 8008376:	2b02      	cmp	r3, #2
 8008378:	dc49      	bgt.n	800840e <_dtoa_r+0x926>
 800837a:	e06b      	b.n	8008454 <_dtoa_r+0x96c>
 800837c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800837e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008382:	e73c      	b.n	80081fe <_dtoa_r+0x716>
 8008384:	3fe00000 	.word	0x3fe00000
 8008388:	40240000 	.word	0x40240000
 800838c:	9b03      	ldr	r3, [sp, #12]
 800838e:	1e5c      	subs	r4, r3, #1
 8008390:	9b08      	ldr	r3, [sp, #32]
 8008392:	42a3      	cmp	r3, r4
 8008394:	db09      	blt.n	80083aa <_dtoa_r+0x8c2>
 8008396:	1b1c      	subs	r4, r3, r4
 8008398:	9b03      	ldr	r3, [sp, #12]
 800839a:	2b00      	cmp	r3, #0
 800839c:	f6bf af30 	bge.w	8008200 <_dtoa_r+0x718>
 80083a0:	9b00      	ldr	r3, [sp, #0]
 80083a2:	9a03      	ldr	r2, [sp, #12]
 80083a4:	1a9e      	subs	r6, r3, r2
 80083a6:	2300      	movs	r3, #0
 80083a8:	e72b      	b.n	8008202 <_dtoa_r+0x71a>
 80083aa:	9b08      	ldr	r3, [sp, #32]
 80083ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80083ae:	9408      	str	r4, [sp, #32]
 80083b0:	1ae3      	subs	r3, r4, r3
 80083b2:	441a      	add	r2, r3
 80083b4:	9e00      	ldr	r6, [sp, #0]
 80083b6:	9b03      	ldr	r3, [sp, #12]
 80083b8:	920d      	str	r2, [sp, #52]	@ 0x34
 80083ba:	2400      	movs	r4, #0
 80083bc:	e721      	b.n	8008202 <_dtoa_r+0x71a>
 80083be:	9c08      	ldr	r4, [sp, #32]
 80083c0:	9e00      	ldr	r6, [sp, #0]
 80083c2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80083c4:	e728      	b.n	8008218 <_dtoa_r+0x730>
 80083c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80083ca:	e751      	b.n	8008270 <_dtoa_r+0x788>
 80083cc:	9a08      	ldr	r2, [sp, #32]
 80083ce:	9902      	ldr	r1, [sp, #8]
 80083d0:	e750      	b.n	8008274 <_dtoa_r+0x78c>
 80083d2:	f8cd 8008 	str.w	r8, [sp, #8]
 80083d6:	e751      	b.n	800827c <_dtoa_r+0x794>
 80083d8:	2300      	movs	r3, #0
 80083da:	e779      	b.n	80082d0 <_dtoa_r+0x7e8>
 80083dc:	9b04      	ldr	r3, [sp, #16]
 80083de:	e777      	b.n	80082d0 <_dtoa_r+0x7e8>
 80083e0:	2300      	movs	r3, #0
 80083e2:	9308      	str	r3, [sp, #32]
 80083e4:	e779      	b.n	80082da <_dtoa_r+0x7f2>
 80083e6:	d093      	beq.n	8008310 <_dtoa_r+0x828>
 80083e8:	9a00      	ldr	r2, [sp, #0]
 80083ea:	331c      	adds	r3, #28
 80083ec:	441a      	add	r2, r3
 80083ee:	9200      	str	r2, [sp, #0]
 80083f0:	9a06      	ldr	r2, [sp, #24]
 80083f2:	441a      	add	r2, r3
 80083f4:	441e      	add	r6, r3
 80083f6:	9206      	str	r2, [sp, #24]
 80083f8:	e78a      	b.n	8008310 <_dtoa_r+0x828>
 80083fa:	4603      	mov	r3, r0
 80083fc:	e7f4      	b.n	80083e8 <_dtoa_r+0x900>
 80083fe:	9b03      	ldr	r3, [sp, #12]
 8008400:	2b00      	cmp	r3, #0
 8008402:	46b8      	mov	r8, r7
 8008404:	dc20      	bgt.n	8008448 <_dtoa_r+0x960>
 8008406:	469b      	mov	fp, r3
 8008408:	9b07      	ldr	r3, [sp, #28]
 800840a:	2b02      	cmp	r3, #2
 800840c:	dd1e      	ble.n	800844c <_dtoa_r+0x964>
 800840e:	f1bb 0f00 	cmp.w	fp, #0
 8008412:	f47f adb1 	bne.w	8007f78 <_dtoa_r+0x490>
 8008416:	4621      	mov	r1, r4
 8008418:	465b      	mov	r3, fp
 800841a:	2205      	movs	r2, #5
 800841c:	4648      	mov	r0, r9
 800841e:	f000 fa95 	bl	800894c <__multadd>
 8008422:	4601      	mov	r1, r0
 8008424:	4604      	mov	r4, r0
 8008426:	9802      	ldr	r0, [sp, #8]
 8008428:	f000 fca0 	bl	8008d6c <__mcmp>
 800842c:	2800      	cmp	r0, #0
 800842e:	f77f ada3 	ble.w	8007f78 <_dtoa_r+0x490>
 8008432:	4656      	mov	r6, sl
 8008434:	2331      	movs	r3, #49	@ 0x31
 8008436:	f806 3b01 	strb.w	r3, [r6], #1
 800843a:	f108 0801 	add.w	r8, r8, #1
 800843e:	e59f      	b.n	8007f80 <_dtoa_r+0x498>
 8008440:	9c03      	ldr	r4, [sp, #12]
 8008442:	46b8      	mov	r8, r7
 8008444:	4625      	mov	r5, r4
 8008446:	e7f4      	b.n	8008432 <_dtoa_r+0x94a>
 8008448:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800844c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800844e:	2b00      	cmp	r3, #0
 8008450:	f000 8101 	beq.w	8008656 <_dtoa_r+0xb6e>
 8008454:	2e00      	cmp	r6, #0
 8008456:	dd05      	ble.n	8008464 <_dtoa_r+0x97c>
 8008458:	4629      	mov	r1, r5
 800845a:	4632      	mov	r2, r6
 800845c:	4648      	mov	r0, r9
 800845e:	f000 fc19 	bl	8008c94 <__lshift>
 8008462:	4605      	mov	r5, r0
 8008464:	9b08      	ldr	r3, [sp, #32]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d05c      	beq.n	8008524 <_dtoa_r+0xa3c>
 800846a:	6869      	ldr	r1, [r5, #4]
 800846c:	4648      	mov	r0, r9
 800846e:	f000 fa0b 	bl	8008888 <_Balloc>
 8008472:	4606      	mov	r6, r0
 8008474:	b928      	cbnz	r0, 8008482 <_dtoa_r+0x99a>
 8008476:	4b82      	ldr	r3, [pc, #520]	@ (8008680 <_dtoa_r+0xb98>)
 8008478:	4602      	mov	r2, r0
 800847a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800847e:	f7ff bb4a 	b.w	8007b16 <_dtoa_r+0x2e>
 8008482:	692a      	ldr	r2, [r5, #16]
 8008484:	3202      	adds	r2, #2
 8008486:	0092      	lsls	r2, r2, #2
 8008488:	f105 010c 	add.w	r1, r5, #12
 800848c:	300c      	adds	r0, #12
 800848e:	f7ff fa76 	bl	800797e <memcpy>
 8008492:	2201      	movs	r2, #1
 8008494:	4631      	mov	r1, r6
 8008496:	4648      	mov	r0, r9
 8008498:	f000 fbfc 	bl	8008c94 <__lshift>
 800849c:	f10a 0301 	add.w	r3, sl, #1
 80084a0:	9300      	str	r3, [sp, #0]
 80084a2:	eb0a 030b 	add.w	r3, sl, fp
 80084a6:	9308      	str	r3, [sp, #32]
 80084a8:	9b04      	ldr	r3, [sp, #16]
 80084aa:	f003 0301 	and.w	r3, r3, #1
 80084ae:	462f      	mov	r7, r5
 80084b0:	9306      	str	r3, [sp, #24]
 80084b2:	4605      	mov	r5, r0
 80084b4:	9b00      	ldr	r3, [sp, #0]
 80084b6:	9802      	ldr	r0, [sp, #8]
 80084b8:	4621      	mov	r1, r4
 80084ba:	f103 3bff 	add.w	fp, r3, #4294967295
 80084be:	f7ff fa8b 	bl	80079d8 <quorem>
 80084c2:	4603      	mov	r3, r0
 80084c4:	3330      	adds	r3, #48	@ 0x30
 80084c6:	9003      	str	r0, [sp, #12]
 80084c8:	4639      	mov	r1, r7
 80084ca:	9802      	ldr	r0, [sp, #8]
 80084cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80084ce:	f000 fc4d 	bl	8008d6c <__mcmp>
 80084d2:	462a      	mov	r2, r5
 80084d4:	9004      	str	r0, [sp, #16]
 80084d6:	4621      	mov	r1, r4
 80084d8:	4648      	mov	r0, r9
 80084da:	f000 fc63 	bl	8008da4 <__mdiff>
 80084de:	68c2      	ldr	r2, [r0, #12]
 80084e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084e2:	4606      	mov	r6, r0
 80084e4:	bb02      	cbnz	r2, 8008528 <_dtoa_r+0xa40>
 80084e6:	4601      	mov	r1, r0
 80084e8:	9802      	ldr	r0, [sp, #8]
 80084ea:	f000 fc3f 	bl	8008d6c <__mcmp>
 80084ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084f0:	4602      	mov	r2, r0
 80084f2:	4631      	mov	r1, r6
 80084f4:	4648      	mov	r0, r9
 80084f6:	920c      	str	r2, [sp, #48]	@ 0x30
 80084f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80084fa:	f000 fa05 	bl	8008908 <_Bfree>
 80084fe:	9b07      	ldr	r3, [sp, #28]
 8008500:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008502:	9e00      	ldr	r6, [sp, #0]
 8008504:	ea42 0103 	orr.w	r1, r2, r3
 8008508:	9b06      	ldr	r3, [sp, #24]
 800850a:	4319      	orrs	r1, r3
 800850c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800850e:	d10d      	bne.n	800852c <_dtoa_r+0xa44>
 8008510:	2b39      	cmp	r3, #57	@ 0x39
 8008512:	d027      	beq.n	8008564 <_dtoa_r+0xa7c>
 8008514:	9a04      	ldr	r2, [sp, #16]
 8008516:	2a00      	cmp	r2, #0
 8008518:	dd01      	ble.n	800851e <_dtoa_r+0xa36>
 800851a:	9b03      	ldr	r3, [sp, #12]
 800851c:	3331      	adds	r3, #49	@ 0x31
 800851e:	f88b 3000 	strb.w	r3, [fp]
 8008522:	e52e      	b.n	8007f82 <_dtoa_r+0x49a>
 8008524:	4628      	mov	r0, r5
 8008526:	e7b9      	b.n	800849c <_dtoa_r+0x9b4>
 8008528:	2201      	movs	r2, #1
 800852a:	e7e2      	b.n	80084f2 <_dtoa_r+0xa0a>
 800852c:	9904      	ldr	r1, [sp, #16]
 800852e:	2900      	cmp	r1, #0
 8008530:	db04      	blt.n	800853c <_dtoa_r+0xa54>
 8008532:	9807      	ldr	r0, [sp, #28]
 8008534:	4301      	orrs	r1, r0
 8008536:	9806      	ldr	r0, [sp, #24]
 8008538:	4301      	orrs	r1, r0
 800853a:	d120      	bne.n	800857e <_dtoa_r+0xa96>
 800853c:	2a00      	cmp	r2, #0
 800853e:	ddee      	ble.n	800851e <_dtoa_r+0xa36>
 8008540:	9902      	ldr	r1, [sp, #8]
 8008542:	9300      	str	r3, [sp, #0]
 8008544:	2201      	movs	r2, #1
 8008546:	4648      	mov	r0, r9
 8008548:	f000 fba4 	bl	8008c94 <__lshift>
 800854c:	4621      	mov	r1, r4
 800854e:	9002      	str	r0, [sp, #8]
 8008550:	f000 fc0c 	bl	8008d6c <__mcmp>
 8008554:	2800      	cmp	r0, #0
 8008556:	9b00      	ldr	r3, [sp, #0]
 8008558:	dc02      	bgt.n	8008560 <_dtoa_r+0xa78>
 800855a:	d1e0      	bne.n	800851e <_dtoa_r+0xa36>
 800855c:	07da      	lsls	r2, r3, #31
 800855e:	d5de      	bpl.n	800851e <_dtoa_r+0xa36>
 8008560:	2b39      	cmp	r3, #57	@ 0x39
 8008562:	d1da      	bne.n	800851a <_dtoa_r+0xa32>
 8008564:	2339      	movs	r3, #57	@ 0x39
 8008566:	f88b 3000 	strb.w	r3, [fp]
 800856a:	4633      	mov	r3, r6
 800856c:	461e      	mov	r6, r3
 800856e:	3b01      	subs	r3, #1
 8008570:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008574:	2a39      	cmp	r2, #57	@ 0x39
 8008576:	d04e      	beq.n	8008616 <_dtoa_r+0xb2e>
 8008578:	3201      	adds	r2, #1
 800857a:	701a      	strb	r2, [r3, #0]
 800857c:	e501      	b.n	8007f82 <_dtoa_r+0x49a>
 800857e:	2a00      	cmp	r2, #0
 8008580:	dd03      	ble.n	800858a <_dtoa_r+0xaa2>
 8008582:	2b39      	cmp	r3, #57	@ 0x39
 8008584:	d0ee      	beq.n	8008564 <_dtoa_r+0xa7c>
 8008586:	3301      	adds	r3, #1
 8008588:	e7c9      	b.n	800851e <_dtoa_r+0xa36>
 800858a:	9a00      	ldr	r2, [sp, #0]
 800858c:	9908      	ldr	r1, [sp, #32]
 800858e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008592:	428a      	cmp	r2, r1
 8008594:	d028      	beq.n	80085e8 <_dtoa_r+0xb00>
 8008596:	9902      	ldr	r1, [sp, #8]
 8008598:	2300      	movs	r3, #0
 800859a:	220a      	movs	r2, #10
 800859c:	4648      	mov	r0, r9
 800859e:	f000 f9d5 	bl	800894c <__multadd>
 80085a2:	42af      	cmp	r7, r5
 80085a4:	9002      	str	r0, [sp, #8]
 80085a6:	f04f 0300 	mov.w	r3, #0
 80085aa:	f04f 020a 	mov.w	r2, #10
 80085ae:	4639      	mov	r1, r7
 80085b0:	4648      	mov	r0, r9
 80085b2:	d107      	bne.n	80085c4 <_dtoa_r+0xadc>
 80085b4:	f000 f9ca 	bl	800894c <__multadd>
 80085b8:	4607      	mov	r7, r0
 80085ba:	4605      	mov	r5, r0
 80085bc:	9b00      	ldr	r3, [sp, #0]
 80085be:	3301      	adds	r3, #1
 80085c0:	9300      	str	r3, [sp, #0]
 80085c2:	e777      	b.n	80084b4 <_dtoa_r+0x9cc>
 80085c4:	f000 f9c2 	bl	800894c <__multadd>
 80085c8:	4629      	mov	r1, r5
 80085ca:	4607      	mov	r7, r0
 80085cc:	2300      	movs	r3, #0
 80085ce:	220a      	movs	r2, #10
 80085d0:	4648      	mov	r0, r9
 80085d2:	f000 f9bb 	bl	800894c <__multadd>
 80085d6:	4605      	mov	r5, r0
 80085d8:	e7f0      	b.n	80085bc <_dtoa_r+0xad4>
 80085da:	f1bb 0f00 	cmp.w	fp, #0
 80085de:	bfcc      	ite	gt
 80085e0:	465e      	movgt	r6, fp
 80085e2:	2601      	movle	r6, #1
 80085e4:	4456      	add	r6, sl
 80085e6:	2700      	movs	r7, #0
 80085e8:	9902      	ldr	r1, [sp, #8]
 80085ea:	9300      	str	r3, [sp, #0]
 80085ec:	2201      	movs	r2, #1
 80085ee:	4648      	mov	r0, r9
 80085f0:	f000 fb50 	bl	8008c94 <__lshift>
 80085f4:	4621      	mov	r1, r4
 80085f6:	9002      	str	r0, [sp, #8]
 80085f8:	f000 fbb8 	bl	8008d6c <__mcmp>
 80085fc:	2800      	cmp	r0, #0
 80085fe:	dcb4      	bgt.n	800856a <_dtoa_r+0xa82>
 8008600:	d102      	bne.n	8008608 <_dtoa_r+0xb20>
 8008602:	9b00      	ldr	r3, [sp, #0]
 8008604:	07db      	lsls	r3, r3, #31
 8008606:	d4b0      	bmi.n	800856a <_dtoa_r+0xa82>
 8008608:	4633      	mov	r3, r6
 800860a:	461e      	mov	r6, r3
 800860c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008610:	2a30      	cmp	r2, #48	@ 0x30
 8008612:	d0fa      	beq.n	800860a <_dtoa_r+0xb22>
 8008614:	e4b5      	b.n	8007f82 <_dtoa_r+0x49a>
 8008616:	459a      	cmp	sl, r3
 8008618:	d1a8      	bne.n	800856c <_dtoa_r+0xa84>
 800861a:	2331      	movs	r3, #49	@ 0x31
 800861c:	f108 0801 	add.w	r8, r8, #1
 8008620:	f88a 3000 	strb.w	r3, [sl]
 8008624:	e4ad      	b.n	8007f82 <_dtoa_r+0x49a>
 8008626:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008628:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008684 <_dtoa_r+0xb9c>
 800862c:	b11b      	cbz	r3, 8008636 <_dtoa_r+0xb4e>
 800862e:	f10a 0308 	add.w	r3, sl, #8
 8008632:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008634:	6013      	str	r3, [r2, #0]
 8008636:	4650      	mov	r0, sl
 8008638:	b017      	add	sp, #92	@ 0x5c
 800863a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800863e:	9b07      	ldr	r3, [sp, #28]
 8008640:	2b01      	cmp	r3, #1
 8008642:	f77f ae2e 	ble.w	80082a2 <_dtoa_r+0x7ba>
 8008646:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008648:	9308      	str	r3, [sp, #32]
 800864a:	2001      	movs	r0, #1
 800864c:	e64d      	b.n	80082ea <_dtoa_r+0x802>
 800864e:	f1bb 0f00 	cmp.w	fp, #0
 8008652:	f77f aed9 	ble.w	8008408 <_dtoa_r+0x920>
 8008656:	4656      	mov	r6, sl
 8008658:	9802      	ldr	r0, [sp, #8]
 800865a:	4621      	mov	r1, r4
 800865c:	f7ff f9bc 	bl	80079d8 <quorem>
 8008660:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008664:	f806 3b01 	strb.w	r3, [r6], #1
 8008668:	eba6 020a 	sub.w	r2, r6, sl
 800866c:	4593      	cmp	fp, r2
 800866e:	ddb4      	ble.n	80085da <_dtoa_r+0xaf2>
 8008670:	9902      	ldr	r1, [sp, #8]
 8008672:	2300      	movs	r3, #0
 8008674:	220a      	movs	r2, #10
 8008676:	4648      	mov	r0, r9
 8008678:	f000 f968 	bl	800894c <__multadd>
 800867c:	9002      	str	r0, [sp, #8]
 800867e:	e7eb      	b.n	8008658 <_dtoa_r+0xb70>
 8008680:	0800adef 	.word	0x0800adef
 8008684:	0800ad8a 	.word	0x0800ad8a

08008688 <_free_r>:
 8008688:	b538      	push	{r3, r4, r5, lr}
 800868a:	4605      	mov	r5, r0
 800868c:	2900      	cmp	r1, #0
 800868e:	d041      	beq.n	8008714 <_free_r+0x8c>
 8008690:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008694:	1f0c      	subs	r4, r1, #4
 8008696:	2b00      	cmp	r3, #0
 8008698:	bfb8      	it	lt
 800869a:	18e4      	addlt	r4, r4, r3
 800869c:	f000 f8e8 	bl	8008870 <__malloc_lock>
 80086a0:	4a1d      	ldr	r2, [pc, #116]	@ (8008718 <_free_r+0x90>)
 80086a2:	6813      	ldr	r3, [r2, #0]
 80086a4:	b933      	cbnz	r3, 80086b4 <_free_r+0x2c>
 80086a6:	6063      	str	r3, [r4, #4]
 80086a8:	6014      	str	r4, [r2, #0]
 80086aa:	4628      	mov	r0, r5
 80086ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086b0:	f000 b8e4 	b.w	800887c <__malloc_unlock>
 80086b4:	42a3      	cmp	r3, r4
 80086b6:	d908      	bls.n	80086ca <_free_r+0x42>
 80086b8:	6820      	ldr	r0, [r4, #0]
 80086ba:	1821      	adds	r1, r4, r0
 80086bc:	428b      	cmp	r3, r1
 80086be:	bf01      	itttt	eq
 80086c0:	6819      	ldreq	r1, [r3, #0]
 80086c2:	685b      	ldreq	r3, [r3, #4]
 80086c4:	1809      	addeq	r1, r1, r0
 80086c6:	6021      	streq	r1, [r4, #0]
 80086c8:	e7ed      	b.n	80086a6 <_free_r+0x1e>
 80086ca:	461a      	mov	r2, r3
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	b10b      	cbz	r3, 80086d4 <_free_r+0x4c>
 80086d0:	42a3      	cmp	r3, r4
 80086d2:	d9fa      	bls.n	80086ca <_free_r+0x42>
 80086d4:	6811      	ldr	r1, [r2, #0]
 80086d6:	1850      	adds	r0, r2, r1
 80086d8:	42a0      	cmp	r0, r4
 80086da:	d10b      	bne.n	80086f4 <_free_r+0x6c>
 80086dc:	6820      	ldr	r0, [r4, #0]
 80086de:	4401      	add	r1, r0
 80086e0:	1850      	adds	r0, r2, r1
 80086e2:	4283      	cmp	r3, r0
 80086e4:	6011      	str	r1, [r2, #0]
 80086e6:	d1e0      	bne.n	80086aa <_free_r+0x22>
 80086e8:	6818      	ldr	r0, [r3, #0]
 80086ea:	685b      	ldr	r3, [r3, #4]
 80086ec:	6053      	str	r3, [r2, #4]
 80086ee:	4408      	add	r0, r1
 80086f0:	6010      	str	r0, [r2, #0]
 80086f2:	e7da      	b.n	80086aa <_free_r+0x22>
 80086f4:	d902      	bls.n	80086fc <_free_r+0x74>
 80086f6:	230c      	movs	r3, #12
 80086f8:	602b      	str	r3, [r5, #0]
 80086fa:	e7d6      	b.n	80086aa <_free_r+0x22>
 80086fc:	6820      	ldr	r0, [r4, #0]
 80086fe:	1821      	adds	r1, r4, r0
 8008700:	428b      	cmp	r3, r1
 8008702:	bf04      	itt	eq
 8008704:	6819      	ldreq	r1, [r3, #0]
 8008706:	685b      	ldreq	r3, [r3, #4]
 8008708:	6063      	str	r3, [r4, #4]
 800870a:	bf04      	itt	eq
 800870c:	1809      	addeq	r1, r1, r0
 800870e:	6021      	streq	r1, [r4, #0]
 8008710:	6054      	str	r4, [r2, #4]
 8008712:	e7ca      	b.n	80086aa <_free_r+0x22>
 8008714:	bd38      	pop	{r3, r4, r5, pc}
 8008716:	bf00      	nop
 8008718:	20000e10 	.word	0x20000e10

0800871c <malloc>:
 800871c:	4b02      	ldr	r3, [pc, #8]	@ (8008728 <malloc+0xc>)
 800871e:	4601      	mov	r1, r0
 8008720:	6818      	ldr	r0, [r3, #0]
 8008722:	f000 b825 	b.w	8008770 <_malloc_r>
 8008726:	bf00      	nop
 8008728:	2000001c 	.word	0x2000001c

0800872c <sbrk_aligned>:
 800872c:	b570      	push	{r4, r5, r6, lr}
 800872e:	4e0f      	ldr	r6, [pc, #60]	@ (800876c <sbrk_aligned+0x40>)
 8008730:	460c      	mov	r4, r1
 8008732:	6831      	ldr	r1, [r6, #0]
 8008734:	4605      	mov	r5, r0
 8008736:	b911      	cbnz	r1, 800873e <sbrk_aligned+0x12>
 8008738:	f001 f84a 	bl	80097d0 <_sbrk_r>
 800873c:	6030      	str	r0, [r6, #0]
 800873e:	4621      	mov	r1, r4
 8008740:	4628      	mov	r0, r5
 8008742:	f001 f845 	bl	80097d0 <_sbrk_r>
 8008746:	1c43      	adds	r3, r0, #1
 8008748:	d103      	bne.n	8008752 <sbrk_aligned+0x26>
 800874a:	f04f 34ff 	mov.w	r4, #4294967295
 800874e:	4620      	mov	r0, r4
 8008750:	bd70      	pop	{r4, r5, r6, pc}
 8008752:	1cc4      	adds	r4, r0, #3
 8008754:	f024 0403 	bic.w	r4, r4, #3
 8008758:	42a0      	cmp	r0, r4
 800875a:	d0f8      	beq.n	800874e <sbrk_aligned+0x22>
 800875c:	1a21      	subs	r1, r4, r0
 800875e:	4628      	mov	r0, r5
 8008760:	f001 f836 	bl	80097d0 <_sbrk_r>
 8008764:	3001      	adds	r0, #1
 8008766:	d1f2      	bne.n	800874e <sbrk_aligned+0x22>
 8008768:	e7ef      	b.n	800874a <sbrk_aligned+0x1e>
 800876a:	bf00      	nop
 800876c:	20000e0c 	.word	0x20000e0c

08008770 <_malloc_r>:
 8008770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008774:	1ccd      	adds	r5, r1, #3
 8008776:	f025 0503 	bic.w	r5, r5, #3
 800877a:	3508      	adds	r5, #8
 800877c:	2d0c      	cmp	r5, #12
 800877e:	bf38      	it	cc
 8008780:	250c      	movcc	r5, #12
 8008782:	2d00      	cmp	r5, #0
 8008784:	4606      	mov	r6, r0
 8008786:	db01      	blt.n	800878c <_malloc_r+0x1c>
 8008788:	42a9      	cmp	r1, r5
 800878a:	d904      	bls.n	8008796 <_malloc_r+0x26>
 800878c:	230c      	movs	r3, #12
 800878e:	6033      	str	r3, [r6, #0]
 8008790:	2000      	movs	r0, #0
 8008792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008796:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800886c <_malloc_r+0xfc>
 800879a:	f000 f869 	bl	8008870 <__malloc_lock>
 800879e:	f8d8 3000 	ldr.w	r3, [r8]
 80087a2:	461c      	mov	r4, r3
 80087a4:	bb44      	cbnz	r4, 80087f8 <_malloc_r+0x88>
 80087a6:	4629      	mov	r1, r5
 80087a8:	4630      	mov	r0, r6
 80087aa:	f7ff ffbf 	bl	800872c <sbrk_aligned>
 80087ae:	1c43      	adds	r3, r0, #1
 80087b0:	4604      	mov	r4, r0
 80087b2:	d158      	bne.n	8008866 <_malloc_r+0xf6>
 80087b4:	f8d8 4000 	ldr.w	r4, [r8]
 80087b8:	4627      	mov	r7, r4
 80087ba:	2f00      	cmp	r7, #0
 80087bc:	d143      	bne.n	8008846 <_malloc_r+0xd6>
 80087be:	2c00      	cmp	r4, #0
 80087c0:	d04b      	beq.n	800885a <_malloc_r+0xea>
 80087c2:	6823      	ldr	r3, [r4, #0]
 80087c4:	4639      	mov	r1, r7
 80087c6:	4630      	mov	r0, r6
 80087c8:	eb04 0903 	add.w	r9, r4, r3
 80087cc:	f001 f800 	bl	80097d0 <_sbrk_r>
 80087d0:	4581      	cmp	r9, r0
 80087d2:	d142      	bne.n	800885a <_malloc_r+0xea>
 80087d4:	6821      	ldr	r1, [r4, #0]
 80087d6:	1a6d      	subs	r5, r5, r1
 80087d8:	4629      	mov	r1, r5
 80087da:	4630      	mov	r0, r6
 80087dc:	f7ff ffa6 	bl	800872c <sbrk_aligned>
 80087e0:	3001      	adds	r0, #1
 80087e2:	d03a      	beq.n	800885a <_malloc_r+0xea>
 80087e4:	6823      	ldr	r3, [r4, #0]
 80087e6:	442b      	add	r3, r5
 80087e8:	6023      	str	r3, [r4, #0]
 80087ea:	f8d8 3000 	ldr.w	r3, [r8]
 80087ee:	685a      	ldr	r2, [r3, #4]
 80087f0:	bb62      	cbnz	r2, 800884c <_malloc_r+0xdc>
 80087f2:	f8c8 7000 	str.w	r7, [r8]
 80087f6:	e00f      	b.n	8008818 <_malloc_r+0xa8>
 80087f8:	6822      	ldr	r2, [r4, #0]
 80087fa:	1b52      	subs	r2, r2, r5
 80087fc:	d420      	bmi.n	8008840 <_malloc_r+0xd0>
 80087fe:	2a0b      	cmp	r2, #11
 8008800:	d917      	bls.n	8008832 <_malloc_r+0xc2>
 8008802:	1961      	adds	r1, r4, r5
 8008804:	42a3      	cmp	r3, r4
 8008806:	6025      	str	r5, [r4, #0]
 8008808:	bf18      	it	ne
 800880a:	6059      	strne	r1, [r3, #4]
 800880c:	6863      	ldr	r3, [r4, #4]
 800880e:	bf08      	it	eq
 8008810:	f8c8 1000 	streq.w	r1, [r8]
 8008814:	5162      	str	r2, [r4, r5]
 8008816:	604b      	str	r3, [r1, #4]
 8008818:	4630      	mov	r0, r6
 800881a:	f000 f82f 	bl	800887c <__malloc_unlock>
 800881e:	f104 000b 	add.w	r0, r4, #11
 8008822:	1d23      	adds	r3, r4, #4
 8008824:	f020 0007 	bic.w	r0, r0, #7
 8008828:	1ac2      	subs	r2, r0, r3
 800882a:	bf1c      	itt	ne
 800882c:	1a1b      	subne	r3, r3, r0
 800882e:	50a3      	strne	r3, [r4, r2]
 8008830:	e7af      	b.n	8008792 <_malloc_r+0x22>
 8008832:	6862      	ldr	r2, [r4, #4]
 8008834:	42a3      	cmp	r3, r4
 8008836:	bf0c      	ite	eq
 8008838:	f8c8 2000 	streq.w	r2, [r8]
 800883c:	605a      	strne	r2, [r3, #4]
 800883e:	e7eb      	b.n	8008818 <_malloc_r+0xa8>
 8008840:	4623      	mov	r3, r4
 8008842:	6864      	ldr	r4, [r4, #4]
 8008844:	e7ae      	b.n	80087a4 <_malloc_r+0x34>
 8008846:	463c      	mov	r4, r7
 8008848:	687f      	ldr	r7, [r7, #4]
 800884a:	e7b6      	b.n	80087ba <_malloc_r+0x4a>
 800884c:	461a      	mov	r2, r3
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	42a3      	cmp	r3, r4
 8008852:	d1fb      	bne.n	800884c <_malloc_r+0xdc>
 8008854:	2300      	movs	r3, #0
 8008856:	6053      	str	r3, [r2, #4]
 8008858:	e7de      	b.n	8008818 <_malloc_r+0xa8>
 800885a:	230c      	movs	r3, #12
 800885c:	6033      	str	r3, [r6, #0]
 800885e:	4630      	mov	r0, r6
 8008860:	f000 f80c 	bl	800887c <__malloc_unlock>
 8008864:	e794      	b.n	8008790 <_malloc_r+0x20>
 8008866:	6005      	str	r5, [r0, #0]
 8008868:	e7d6      	b.n	8008818 <_malloc_r+0xa8>
 800886a:	bf00      	nop
 800886c:	20000e10 	.word	0x20000e10

08008870 <__malloc_lock>:
 8008870:	4801      	ldr	r0, [pc, #4]	@ (8008878 <__malloc_lock+0x8>)
 8008872:	f7ff b87a 	b.w	800796a <__retarget_lock_acquire_recursive>
 8008876:	bf00      	nop
 8008878:	20000e08 	.word	0x20000e08

0800887c <__malloc_unlock>:
 800887c:	4801      	ldr	r0, [pc, #4]	@ (8008884 <__malloc_unlock+0x8>)
 800887e:	f7ff b875 	b.w	800796c <__retarget_lock_release_recursive>
 8008882:	bf00      	nop
 8008884:	20000e08 	.word	0x20000e08

08008888 <_Balloc>:
 8008888:	b570      	push	{r4, r5, r6, lr}
 800888a:	69c6      	ldr	r6, [r0, #28]
 800888c:	4604      	mov	r4, r0
 800888e:	460d      	mov	r5, r1
 8008890:	b976      	cbnz	r6, 80088b0 <_Balloc+0x28>
 8008892:	2010      	movs	r0, #16
 8008894:	f7ff ff42 	bl	800871c <malloc>
 8008898:	4602      	mov	r2, r0
 800889a:	61e0      	str	r0, [r4, #28]
 800889c:	b920      	cbnz	r0, 80088a8 <_Balloc+0x20>
 800889e:	4b18      	ldr	r3, [pc, #96]	@ (8008900 <_Balloc+0x78>)
 80088a0:	4818      	ldr	r0, [pc, #96]	@ (8008904 <_Balloc+0x7c>)
 80088a2:	216b      	movs	r1, #107	@ 0x6b
 80088a4:	f7ff f87a 	bl	800799c <__assert_func>
 80088a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088ac:	6006      	str	r6, [r0, #0]
 80088ae:	60c6      	str	r6, [r0, #12]
 80088b0:	69e6      	ldr	r6, [r4, #28]
 80088b2:	68f3      	ldr	r3, [r6, #12]
 80088b4:	b183      	cbz	r3, 80088d8 <_Balloc+0x50>
 80088b6:	69e3      	ldr	r3, [r4, #28]
 80088b8:	68db      	ldr	r3, [r3, #12]
 80088ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80088be:	b9b8      	cbnz	r0, 80088f0 <_Balloc+0x68>
 80088c0:	2101      	movs	r1, #1
 80088c2:	fa01 f605 	lsl.w	r6, r1, r5
 80088c6:	1d72      	adds	r2, r6, #5
 80088c8:	0092      	lsls	r2, r2, #2
 80088ca:	4620      	mov	r0, r4
 80088cc:	f000 ff97 	bl	80097fe <_calloc_r>
 80088d0:	b160      	cbz	r0, 80088ec <_Balloc+0x64>
 80088d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80088d6:	e00e      	b.n	80088f6 <_Balloc+0x6e>
 80088d8:	2221      	movs	r2, #33	@ 0x21
 80088da:	2104      	movs	r1, #4
 80088dc:	4620      	mov	r0, r4
 80088de:	f000 ff8e 	bl	80097fe <_calloc_r>
 80088e2:	69e3      	ldr	r3, [r4, #28]
 80088e4:	60f0      	str	r0, [r6, #12]
 80088e6:	68db      	ldr	r3, [r3, #12]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d1e4      	bne.n	80088b6 <_Balloc+0x2e>
 80088ec:	2000      	movs	r0, #0
 80088ee:	bd70      	pop	{r4, r5, r6, pc}
 80088f0:	6802      	ldr	r2, [r0, #0]
 80088f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80088f6:	2300      	movs	r3, #0
 80088f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80088fc:	e7f7      	b.n	80088ee <_Balloc+0x66>
 80088fe:	bf00      	nop
 8008900:	0800acdd 	.word	0x0800acdd
 8008904:	0800ae00 	.word	0x0800ae00

08008908 <_Bfree>:
 8008908:	b570      	push	{r4, r5, r6, lr}
 800890a:	69c6      	ldr	r6, [r0, #28]
 800890c:	4605      	mov	r5, r0
 800890e:	460c      	mov	r4, r1
 8008910:	b976      	cbnz	r6, 8008930 <_Bfree+0x28>
 8008912:	2010      	movs	r0, #16
 8008914:	f7ff ff02 	bl	800871c <malloc>
 8008918:	4602      	mov	r2, r0
 800891a:	61e8      	str	r0, [r5, #28]
 800891c:	b920      	cbnz	r0, 8008928 <_Bfree+0x20>
 800891e:	4b09      	ldr	r3, [pc, #36]	@ (8008944 <_Bfree+0x3c>)
 8008920:	4809      	ldr	r0, [pc, #36]	@ (8008948 <_Bfree+0x40>)
 8008922:	218f      	movs	r1, #143	@ 0x8f
 8008924:	f7ff f83a 	bl	800799c <__assert_func>
 8008928:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800892c:	6006      	str	r6, [r0, #0]
 800892e:	60c6      	str	r6, [r0, #12]
 8008930:	b13c      	cbz	r4, 8008942 <_Bfree+0x3a>
 8008932:	69eb      	ldr	r3, [r5, #28]
 8008934:	6862      	ldr	r2, [r4, #4]
 8008936:	68db      	ldr	r3, [r3, #12]
 8008938:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800893c:	6021      	str	r1, [r4, #0]
 800893e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008942:	bd70      	pop	{r4, r5, r6, pc}
 8008944:	0800acdd 	.word	0x0800acdd
 8008948:	0800ae00 	.word	0x0800ae00

0800894c <__multadd>:
 800894c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008950:	690d      	ldr	r5, [r1, #16]
 8008952:	4607      	mov	r7, r0
 8008954:	460c      	mov	r4, r1
 8008956:	461e      	mov	r6, r3
 8008958:	f101 0c14 	add.w	ip, r1, #20
 800895c:	2000      	movs	r0, #0
 800895e:	f8dc 3000 	ldr.w	r3, [ip]
 8008962:	b299      	uxth	r1, r3
 8008964:	fb02 6101 	mla	r1, r2, r1, r6
 8008968:	0c1e      	lsrs	r6, r3, #16
 800896a:	0c0b      	lsrs	r3, r1, #16
 800896c:	fb02 3306 	mla	r3, r2, r6, r3
 8008970:	b289      	uxth	r1, r1
 8008972:	3001      	adds	r0, #1
 8008974:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008978:	4285      	cmp	r5, r0
 800897a:	f84c 1b04 	str.w	r1, [ip], #4
 800897e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008982:	dcec      	bgt.n	800895e <__multadd+0x12>
 8008984:	b30e      	cbz	r6, 80089ca <__multadd+0x7e>
 8008986:	68a3      	ldr	r3, [r4, #8]
 8008988:	42ab      	cmp	r3, r5
 800898a:	dc19      	bgt.n	80089c0 <__multadd+0x74>
 800898c:	6861      	ldr	r1, [r4, #4]
 800898e:	4638      	mov	r0, r7
 8008990:	3101      	adds	r1, #1
 8008992:	f7ff ff79 	bl	8008888 <_Balloc>
 8008996:	4680      	mov	r8, r0
 8008998:	b928      	cbnz	r0, 80089a6 <__multadd+0x5a>
 800899a:	4602      	mov	r2, r0
 800899c:	4b0c      	ldr	r3, [pc, #48]	@ (80089d0 <__multadd+0x84>)
 800899e:	480d      	ldr	r0, [pc, #52]	@ (80089d4 <__multadd+0x88>)
 80089a0:	21ba      	movs	r1, #186	@ 0xba
 80089a2:	f7fe fffb 	bl	800799c <__assert_func>
 80089a6:	6922      	ldr	r2, [r4, #16]
 80089a8:	3202      	adds	r2, #2
 80089aa:	f104 010c 	add.w	r1, r4, #12
 80089ae:	0092      	lsls	r2, r2, #2
 80089b0:	300c      	adds	r0, #12
 80089b2:	f7fe ffe4 	bl	800797e <memcpy>
 80089b6:	4621      	mov	r1, r4
 80089b8:	4638      	mov	r0, r7
 80089ba:	f7ff ffa5 	bl	8008908 <_Bfree>
 80089be:	4644      	mov	r4, r8
 80089c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80089c4:	3501      	adds	r5, #1
 80089c6:	615e      	str	r6, [r3, #20]
 80089c8:	6125      	str	r5, [r4, #16]
 80089ca:	4620      	mov	r0, r4
 80089cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089d0:	0800adef 	.word	0x0800adef
 80089d4:	0800ae00 	.word	0x0800ae00

080089d8 <__hi0bits>:
 80089d8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80089dc:	4603      	mov	r3, r0
 80089de:	bf36      	itet	cc
 80089e0:	0403      	lslcc	r3, r0, #16
 80089e2:	2000      	movcs	r0, #0
 80089e4:	2010      	movcc	r0, #16
 80089e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80089ea:	bf3c      	itt	cc
 80089ec:	021b      	lslcc	r3, r3, #8
 80089ee:	3008      	addcc	r0, #8
 80089f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089f4:	bf3c      	itt	cc
 80089f6:	011b      	lslcc	r3, r3, #4
 80089f8:	3004      	addcc	r0, #4
 80089fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089fe:	bf3c      	itt	cc
 8008a00:	009b      	lslcc	r3, r3, #2
 8008a02:	3002      	addcc	r0, #2
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	db05      	blt.n	8008a14 <__hi0bits+0x3c>
 8008a08:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008a0c:	f100 0001 	add.w	r0, r0, #1
 8008a10:	bf08      	it	eq
 8008a12:	2020      	moveq	r0, #32
 8008a14:	4770      	bx	lr

08008a16 <__lo0bits>:
 8008a16:	6803      	ldr	r3, [r0, #0]
 8008a18:	4602      	mov	r2, r0
 8008a1a:	f013 0007 	ands.w	r0, r3, #7
 8008a1e:	d00b      	beq.n	8008a38 <__lo0bits+0x22>
 8008a20:	07d9      	lsls	r1, r3, #31
 8008a22:	d421      	bmi.n	8008a68 <__lo0bits+0x52>
 8008a24:	0798      	lsls	r0, r3, #30
 8008a26:	bf49      	itett	mi
 8008a28:	085b      	lsrmi	r3, r3, #1
 8008a2a:	089b      	lsrpl	r3, r3, #2
 8008a2c:	2001      	movmi	r0, #1
 8008a2e:	6013      	strmi	r3, [r2, #0]
 8008a30:	bf5c      	itt	pl
 8008a32:	6013      	strpl	r3, [r2, #0]
 8008a34:	2002      	movpl	r0, #2
 8008a36:	4770      	bx	lr
 8008a38:	b299      	uxth	r1, r3
 8008a3a:	b909      	cbnz	r1, 8008a40 <__lo0bits+0x2a>
 8008a3c:	0c1b      	lsrs	r3, r3, #16
 8008a3e:	2010      	movs	r0, #16
 8008a40:	b2d9      	uxtb	r1, r3
 8008a42:	b909      	cbnz	r1, 8008a48 <__lo0bits+0x32>
 8008a44:	3008      	adds	r0, #8
 8008a46:	0a1b      	lsrs	r3, r3, #8
 8008a48:	0719      	lsls	r1, r3, #28
 8008a4a:	bf04      	itt	eq
 8008a4c:	091b      	lsreq	r3, r3, #4
 8008a4e:	3004      	addeq	r0, #4
 8008a50:	0799      	lsls	r1, r3, #30
 8008a52:	bf04      	itt	eq
 8008a54:	089b      	lsreq	r3, r3, #2
 8008a56:	3002      	addeq	r0, #2
 8008a58:	07d9      	lsls	r1, r3, #31
 8008a5a:	d403      	bmi.n	8008a64 <__lo0bits+0x4e>
 8008a5c:	085b      	lsrs	r3, r3, #1
 8008a5e:	f100 0001 	add.w	r0, r0, #1
 8008a62:	d003      	beq.n	8008a6c <__lo0bits+0x56>
 8008a64:	6013      	str	r3, [r2, #0]
 8008a66:	4770      	bx	lr
 8008a68:	2000      	movs	r0, #0
 8008a6a:	4770      	bx	lr
 8008a6c:	2020      	movs	r0, #32
 8008a6e:	4770      	bx	lr

08008a70 <__i2b>:
 8008a70:	b510      	push	{r4, lr}
 8008a72:	460c      	mov	r4, r1
 8008a74:	2101      	movs	r1, #1
 8008a76:	f7ff ff07 	bl	8008888 <_Balloc>
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	b928      	cbnz	r0, 8008a8a <__i2b+0x1a>
 8008a7e:	4b05      	ldr	r3, [pc, #20]	@ (8008a94 <__i2b+0x24>)
 8008a80:	4805      	ldr	r0, [pc, #20]	@ (8008a98 <__i2b+0x28>)
 8008a82:	f240 1145 	movw	r1, #325	@ 0x145
 8008a86:	f7fe ff89 	bl	800799c <__assert_func>
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	6144      	str	r4, [r0, #20]
 8008a8e:	6103      	str	r3, [r0, #16]
 8008a90:	bd10      	pop	{r4, pc}
 8008a92:	bf00      	nop
 8008a94:	0800adef 	.word	0x0800adef
 8008a98:	0800ae00 	.word	0x0800ae00

08008a9c <__multiply>:
 8008a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aa0:	4617      	mov	r7, r2
 8008aa2:	690a      	ldr	r2, [r1, #16]
 8008aa4:	693b      	ldr	r3, [r7, #16]
 8008aa6:	429a      	cmp	r2, r3
 8008aa8:	bfa8      	it	ge
 8008aaa:	463b      	movge	r3, r7
 8008aac:	4689      	mov	r9, r1
 8008aae:	bfa4      	itt	ge
 8008ab0:	460f      	movge	r7, r1
 8008ab2:	4699      	movge	r9, r3
 8008ab4:	693d      	ldr	r5, [r7, #16]
 8008ab6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	6879      	ldr	r1, [r7, #4]
 8008abe:	eb05 060a 	add.w	r6, r5, sl
 8008ac2:	42b3      	cmp	r3, r6
 8008ac4:	b085      	sub	sp, #20
 8008ac6:	bfb8      	it	lt
 8008ac8:	3101      	addlt	r1, #1
 8008aca:	f7ff fedd 	bl	8008888 <_Balloc>
 8008ace:	b930      	cbnz	r0, 8008ade <__multiply+0x42>
 8008ad0:	4602      	mov	r2, r0
 8008ad2:	4b41      	ldr	r3, [pc, #260]	@ (8008bd8 <__multiply+0x13c>)
 8008ad4:	4841      	ldr	r0, [pc, #260]	@ (8008bdc <__multiply+0x140>)
 8008ad6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008ada:	f7fe ff5f 	bl	800799c <__assert_func>
 8008ade:	f100 0414 	add.w	r4, r0, #20
 8008ae2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008ae6:	4623      	mov	r3, r4
 8008ae8:	2200      	movs	r2, #0
 8008aea:	4573      	cmp	r3, lr
 8008aec:	d320      	bcc.n	8008b30 <__multiply+0x94>
 8008aee:	f107 0814 	add.w	r8, r7, #20
 8008af2:	f109 0114 	add.w	r1, r9, #20
 8008af6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008afa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008afe:	9302      	str	r3, [sp, #8]
 8008b00:	1beb      	subs	r3, r5, r7
 8008b02:	3b15      	subs	r3, #21
 8008b04:	f023 0303 	bic.w	r3, r3, #3
 8008b08:	3304      	adds	r3, #4
 8008b0a:	3715      	adds	r7, #21
 8008b0c:	42bd      	cmp	r5, r7
 8008b0e:	bf38      	it	cc
 8008b10:	2304      	movcc	r3, #4
 8008b12:	9301      	str	r3, [sp, #4]
 8008b14:	9b02      	ldr	r3, [sp, #8]
 8008b16:	9103      	str	r1, [sp, #12]
 8008b18:	428b      	cmp	r3, r1
 8008b1a:	d80c      	bhi.n	8008b36 <__multiply+0x9a>
 8008b1c:	2e00      	cmp	r6, #0
 8008b1e:	dd03      	ble.n	8008b28 <__multiply+0x8c>
 8008b20:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d055      	beq.n	8008bd4 <__multiply+0x138>
 8008b28:	6106      	str	r6, [r0, #16]
 8008b2a:	b005      	add	sp, #20
 8008b2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b30:	f843 2b04 	str.w	r2, [r3], #4
 8008b34:	e7d9      	b.n	8008aea <__multiply+0x4e>
 8008b36:	f8b1 a000 	ldrh.w	sl, [r1]
 8008b3a:	f1ba 0f00 	cmp.w	sl, #0
 8008b3e:	d01f      	beq.n	8008b80 <__multiply+0xe4>
 8008b40:	46c4      	mov	ip, r8
 8008b42:	46a1      	mov	r9, r4
 8008b44:	2700      	movs	r7, #0
 8008b46:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008b4a:	f8d9 3000 	ldr.w	r3, [r9]
 8008b4e:	fa1f fb82 	uxth.w	fp, r2
 8008b52:	b29b      	uxth	r3, r3
 8008b54:	fb0a 330b 	mla	r3, sl, fp, r3
 8008b58:	443b      	add	r3, r7
 8008b5a:	f8d9 7000 	ldr.w	r7, [r9]
 8008b5e:	0c12      	lsrs	r2, r2, #16
 8008b60:	0c3f      	lsrs	r7, r7, #16
 8008b62:	fb0a 7202 	mla	r2, sl, r2, r7
 8008b66:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008b6a:	b29b      	uxth	r3, r3
 8008b6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b70:	4565      	cmp	r5, ip
 8008b72:	f849 3b04 	str.w	r3, [r9], #4
 8008b76:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008b7a:	d8e4      	bhi.n	8008b46 <__multiply+0xaa>
 8008b7c:	9b01      	ldr	r3, [sp, #4]
 8008b7e:	50e7      	str	r7, [r4, r3]
 8008b80:	9b03      	ldr	r3, [sp, #12]
 8008b82:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008b86:	3104      	adds	r1, #4
 8008b88:	f1b9 0f00 	cmp.w	r9, #0
 8008b8c:	d020      	beq.n	8008bd0 <__multiply+0x134>
 8008b8e:	6823      	ldr	r3, [r4, #0]
 8008b90:	4647      	mov	r7, r8
 8008b92:	46a4      	mov	ip, r4
 8008b94:	f04f 0a00 	mov.w	sl, #0
 8008b98:	f8b7 b000 	ldrh.w	fp, [r7]
 8008b9c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008ba0:	fb09 220b 	mla	r2, r9, fp, r2
 8008ba4:	4452      	add	r2, sl
 8008ba6:	b29b      	uxth	r3, r3
 8008ba8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008bac:	f84c 3b04 	str.w	r3, [ip], #4
 8008bb0:	f857 3b04 	ldr.w	r3, [r7], #4
 8008bb4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bb8:	f8bc 3000 	ldrh.w	r3, [ip]
 8008bbc:	fb09 330a 	mla	r3, r9, sl, r3
 8008bc0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008bc4:	42bd      	cmp	r5, r7
 8008bc6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bca:	d8e5      	bhi.n	8008b98 <__multiply+0xfc>
 8008bcc:	9a01      	ldr	r2, [sp, #4]
 8008bce:	50a3      	str	r3, [r4, r2]
 8008bd0:	3404      	adds	r4, #4
 8008bd2:	e79f      	b.n	8008b14 <__multiply+0x78>
 8008bd4:	3e01      	subs	r6, #1
 8008bd6:	e7a1      	b.n	8008b1c <__multiply+0x80>
 8008bd8:	0800adef 	.word	0x0800adef
 8008bdc:	0800ae00 	.word	0x0800ae00

08008be0 <__pow5mult>:
 8008be0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008be4:	4615      	mov	r5, r2
 8008be6:	f012 0203 	ands.w	r2, r2, #3
 8008bea:	4607      	mov	r7, r0
 8008bec:	460e      	mov	r6, r1
 8008bee:	d007      	beq.n	8008c00 <__pow5mult+0x20>
 8008bf0:	4c25      	ldr	r4, [pc, #148]	@ (8008c88 <__pow5mult+0xa8>)
 8008bf2:	3a01      	subs	r2, #1
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008bfa:	f7ff fea7 	bl	800894c <__multadd>
 8008bfe:	4606      	mov	r6, r0
 8008c00:	10ad      	asrs	r5, r5, #2
 8008c02:	d03d      	beq.n	8008c80 <__pow5mult+0xa0>
 8008c04:	69fc      	ldr	r4, [r7, #28]
 8008c06:	b97c      	cbnz	r4, 8008c28 <__pow5mult+0x48>
 8008c08:	2010      	movs	r0, #16
 8008c0a:	f7ff fd87 	bl	800871c <malloc>
 8008c0e:	4602      	mov	r2, r0
 8008c10:	61f8      	str	r0, [r7, #28]
 8008c12:	b928      	cbnz	r0, 8008c20 <__pow5mult+0x40>
 8008c14:	4b1d      	ldr	r3, [pc, #116]	@ (8008c8c <__pow5mult+0xac>)
 8008c16:	481e      	ldr	r0, [pc, #120]	@ (8008c90 <__pow5mult+0xb0>)
 8008c18:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008c1c:	f7fe febe 	bl	800799c <__assert_func>
 8008c20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008c24:	6004      	str	r4, [r0, #0]
 8008c26:	60c4      	str	r4, [r0, #12]
 8008c28:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008c2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008c30:	b94c      	cbnz	r4, 8008c46 <__pow5mult+0x66>
 8008c32:	f240 2171 	movw	r1, #625	@ 0x271
 8008c36:	4638      	mov	r0, r7
 8008c38:	f7ff ff1a 	bl	8008a70 <__i2b>
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008c42:	4604      	mov	r4, r0
 8008c44:	6003      	str	r3, [r0, #0]
 8008c46:	f04f 0900 	mov.w	r9, #0
 8008c4a:	07eb      	lsls	r3, r5, #31
 8008c4c:	d50a      	bpl.n	8008c64 <__pow5mult+0x84>
 8008c4e:	4631      	mov	r1, r6
 8008c50:	4622      	mov	r2, r4
 8008c52:	4638      	mov	r0, r7
 8008c54:	f7ff ff22 	bl	8008a9c <__multiply>
 8008c58:	4631      	mov	r1, r6
 8008c5a:	4680      	mov	r8, r0
 8008c5c:	4638      	mov	r0, r7
 8008c5e:	f7ff fe53 	bl	8008908 <_Bfree>
 8008c62:	4646      	mov	r6, r8
 8008c64:	106d      	asrs	r5, r5, #1
 8008c66:	d00b      	beq.n	8008c80 <__pow5mult+0xa0>
 8008c68:	6820      	ldr	r0, [r4, #0]
 8008c6a:	b938      	cbnz	r0, 8008c7c <__pow5mult+0x9c>
 8008c6c:	4622      	mov	r2, r4
 8008c6e:	4621      	mov	r1, r4
 8008c70:	4638      	mov	r0, r7
 8008c72:	f7ff ff13 	bl	8008a9c <__multiply>
 8008c76:	6020      	str	r0, [r4, #0]
 8008c78:	f8c0 9000 	str.w	r9, [r0]
 8008c7c:	4604      	mov	r4, r0
 8008c7e:	e7e4      	b.n	8008c4a <__pow5mult+0x6a>
 8008c80:	4630      	mov	r0, r6
 8008c82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c86:	bf00      	nop
 8008c88:	0800ae74 	.word	0x0800ae74
 8008c8c:	0800acdd 	.word	0x0800acdd
 8008c90:	0800ae00 	.word	0x0800ae00

08008c94 <__lshift>:
 8008c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c98:	460c      	mov	r4, r1
 8008c9a:	6849      	ldr	r1, [r1, #4]
 8008c9c:	6923      	ldr	r3, [r4, #16]
 8008c9e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008ca2:	68a3      	ldr	r3, [r4, #8]
 8008ca4:	4607      	mov	r7, r0
 8008ca6:	4691      	mov	r9, r2
 8008ca8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008cac:	f108 0601 	add.w	r6, r8, #1
 8008cb0:	42b3      	cmp	r3, r6
 8008cb2:	db0b      	blt.n	8008ccc <__lshift+0x38>
 8008cb4:	4638      	mov	r0, r7
 8008cb6:	f7ff fde7 	bl	8008888 <_Balloc>
 8008cba:	4605      	mov	r5, r0
 8008cbc:	b948      	cbnz	r0, 8008cd2 <__lshift+0x3e>
 8008cbe:	4602      	mov	r2, r0
 8008cc0:	4b28      	ldr	r3, [pc, #160]	@ (8008d64 <__lshift+0xd0>)
 8008cc2:	4829      	ldr	r0, [pc, #164]	@ (8008d68 <__lshift+0xd4>)
 8008cc4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008cc8:	f7fe fe68 	bl	800799c <__assert_func>
 8008ccc:	3101      	adds	r1, #1
 8008cce:	005b      	lsls	r3, r3, #1
 8008cd0:	e7ee      	b.n	8008cb0 <__lshift+0x1c>
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	f100 0114 	add.w	r1, r0, #20
 8008cd8:	f100 0210 	add.w	r2, r0, #16
 8008cdc:	4618      	mov	r0, r3
 8008cde:	4553      	cmp	r3, sl
 8008ce0:	db33      	blt.n	8008d4a <__lshift+0xb6>
 8008ce2:	6920      	ldr	r0, [r4, #16]
 8008ce4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ce8:	f104 0314 	add.w	r3, r4, #20
 8008cec:	f019 091f 	ands.w	r9, r9, #31
 8008cf0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008cf4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008cf8:	d02b      	beq.n	8008d52 <__lshift+0xbe>
 8008cfa:	f1c9 0e20 	rsb	lr, r9, #32
 8008cfe:	468a      	mov	sl, r1
 8008d00:	2200      	movs	r2, #0
 8008d02:	6818      	ldr	r0, [r3, #0]
 8008d04:	fa00 f009 	lsl.w	r0, r0, r9
 8008d08:	4310      	orrs	r0, r2
 8008d0a:	f84a 0b04 	str.w	r0, [sl], #4
 8008d0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d12:	459c      	cmp	ip, r3
 8008d14:	fa22 f20e 	lsr.w	r2, r2, lr
 8008d18:	d8f3      	bhi.n	8008d02 <__lshift+0x6e>
 8008d1a:	ebac 0304 	sub.w	r3, ip, r4
 8008d1e:	3b15      	subs	r3, #21
 8008d20:	f023 0303 	bic.w	r3, r3, #3
 8008d24:	3304      	adds	r3, #4
 8008d26:	f104 0015 	add.w	r0, r4, #21
 8008d2a:	4560      	cmp	r0, ip
 8008d2c:	bf88      	it	hi
 8008d2e:	2304      	movhi	r3, #4
 8008d30:	50ca      	str	r2, [r1, r3]
 8008d32:	b10a      	cbz	r2, 8008d38 <__lshift+0xa4>
 8008d34:	f108 0602 	add.w	r6, r8, #2
 8008d38:	3e01      	subs	r6, #1
 8008d3a:	4638      	mov	r0, r7
 8008d3c:	612e      	str	r6, [r5, #16]
 8008d3e:	4621      	mov	r1, r4
 8008d40:	f7ff fde2 	bl	8008908 <_Bfree>
 8008d44:	4628      	mov	r0, r5
 8008d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d4a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008d4e:	3301      	adds	r3, #1
 8008d50:	e7c5      	b.n	8008cde <__lshift+0x4a>
 8008d52:	3904      	subs	r1, #4
 8008d54:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d58:	f841 2f04 	str.w	r2, [r1, #4]!
 8008d5c:	459c      	cmp	ip, r3
 8008d5e:	d8f9      	bhi.n	8008d54 <__lshift+0xc0>
 8008d60:	e7ea      	b.n	8008d38 <__lshift+0xa4>
 8008d62:	bf00      	nop
 8008d64:	0800adef 	.word	0x0800adef
 8008d68:	0800ae00 	.word	0x0800ae00

08008d6c <__mcmp>:
 8008d6c:	690a      	ldr	r2, [r1, #16]
 8008d6e:	4603      	mov	r3, r0
 8008d70:	6900      	ldr	r0, [r0, #16]
 8008d72:	1a80      	subs	r0, r0, r2
 8008d74:	b530      	push	{r4, r5, lr}
 8008d76:	d10e      	bne.n	8008d96 <__mcmp+0x2a>
 8008d78:	3314      	adds	r3, #20
 8008d7a:	3114      	adds	r1, #20
 8008d7c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008d80:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008d84:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008d88:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008d8c:	4295      	cmp	r5, r2
 8008d8e:	d003      	beq.n	8008d98 <__mcmp+0x2c>
 8008d90:	d205      	bcs.n	8008d9e <__mcmp+0x32>
 8008d92:	f04f 30ff 	mov.w	r0, #4294967295
 8008d96:	bd30      	pop	{r4, r5, pc}
 8008d98:	42a3      	cmp	r3, r4
 8008d9a:	d3f3      	bcc.n	8008d84 <__mcmp+0x18>
 8008d9c:	e7fb      	b.n	8008d96 <__mcmp+0x2a>
 8008d9e:	2001      	movs	r0, #1
 8008da0:	e7f9      	b.n	8008d96 <__mcmp+0x2a>
	...

08008da4 <__mdiff>:
 8008da4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008da8:	4689      	mov	r9, r1
 8008daa:	4606      	mov	r6, r0
 8008dac:	4611      	mov	r1, r2
 8008dae:	4648      	mov	r0, r9
 8008db0:	4614      	mov	r4, r2
 8008db2:	f7ff ffdb 	bl	8008d6c <__mcmp>
 8008db6:	1e05      	subs	r5, r0, #0
 8008db8:	d112      	bne.n	8008de0 <__mdiff+0x3c>
 8008dba:	4629      	mov	r1, r5
 8008dbc:	4630      	mov	r0, r6
 8008dbe:	f7ff fd63 	bl	8008888 <_Balloc>
 8008dc2:	4602      	mov	r2, r0
 8008dc4:	b928      	cbnz	r0, 8008dd2 <__mdiff+0x2e>
 8008dc6:	4b3f      	ldr	r3, [pc, #252]	@ (8008ec4 <__mdiff+0x120>)
 8008dc8:	f240 2137 	movw	r1, #567	@ 0x237
 8008dcc:	483e      	ldr	r0, [pc, #248]	@ (8008ec8 <__mdiff+0x124>)
 8008dce:	f7fe fde5 	bl	800799c <__assert_func>
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008dd8:	4610      	mov	r0, r2
 8008dda:	b003      	add	sp, #12
 8008ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008de0:	bfbc      	itt	lt
 8008de2:	464b      	movlt	r3, r9
 8008de4:	46a1      	movlt	r9, r4
 8008de6:	4630      	mov	r0, r6
 8008de8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008dec:	bfba      	itte	lt
 8008dee:	461c      	movlt	r4, r3
 8008df0:	2501      	movlt	r5, #1
 8008df2:	2500      	movge	r5, #0
 8008df4:	f7ff fd48 	bl	8008888 <_Balloc>
 8008df8:	4602      	mov	r2, r0
 8008dfa:	b918      	cbnz	r0, 8008e04 <__mdiff+0x60>
 8008dfc:	4b31      	ldr	r3, [pc, #196]	@ (8008ec4 <__mdiff+0x120>)
 8008dfe:	f240 2145 	movw	r1, #581	@ 0x245
 8008e02:	e7e3      	b.n	8008dcc <__mdiff+0x28>
 8008e04:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008e08:	6926      	ldr	r6, [r4, #16]
 8008e0a:	60c5      	str	r5, [r0, #12]
 8008e0c:	f109 0310 	add.w	r3, r9, #16
 8008e10:	f109 0514 	add.w	r5, r9, #20
 8008e14:	f104 0e14 	add.w	lr, r4, #20
 8008e18:	f100 0b14 	add.w	fp, r0, #20
 8008e1c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008e20:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008e24:	9301      	str	r3, [sp, #4]
 8008e26:	46d9      	mov	r9, fp
 8008e28:	f04f 0c00 	mov.w	ip, #0
 8008e2c:	9b01      	ldr	r3, [sp, #4]
 8008e2e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008e32:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008e36:	9301      	str	r3, [sp, #4]
 8008e38:	fa1f f38a 	uxth.w	r3, sl
 8008e3c:	4619      	mov	r1, r3
 8008e3e:	b283      	uxth	r3, r0
 8008e40:	1acb      	subs	r3, r1, r3
 8008e42:	0c00      	lsrs	r0, r0, #16
 8008e44:	4463      	add	r3, ip
 8008e46:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008e4a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008e54:	4576      	cmp	r6, lr
 8008e56:	f849 3b04 	str.w	r3, [r9], #4
 8008e5a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e5e:	d8e5      	bhi.n	8008e2c <__mdiff+0x88>
 8008e60:	1b33      	subs	r3, r6, r4
 8008e62:	3b15      	subs	r3, #21
 8008e64:	f023 0303 	bic.w	r3, r3, #3
 8008e68:	3415      	adds	r4, #21
 8008e6a:	3304      	adds	r3, #4
 8008e6c:	42a6      	cmp	r6, r4
 8008e6e:	bf38      	it	cc
 8008e70:	2304      	movcc	r3, #4
 8008e72:	441d      	add	r5, r3
 8008e74:	445b      	add	r3, fp
 8008e76:	461e      	mov	r6, r3
 8008e78:	462c      	mov	r4, r5
 8008e7a:	4544      	cmp	r4, r8
 8008e7c:	d30e      	bcc.n	8008e9c <__mdiff+0xf8>
 8008e7e:	f108 0103 	add.w	r1, r8, #3
 8008e82:	1b49      	subs	r1, r1, r5
 8008e84:	f021 0103 	bic.w	r1, r1, #3
 8008e88:	3d03      	subs	r5, #3
 8008e8a:	45a8      	cmp	r8, r5
 8008e8c:	bf38      	it	cc
 8008e8e:	2100      	movcc	r1, #0
 8008e90:	440b      	add	r3, r1
 8008e92:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008e96:	b191      	cbz	r1, 8008ebe <__mdiff+0x11a>
 8008e98:	6117      	str	r7, [r2, #16]
 8008e9a:	e79d      	b.n	8008dd8 <__mdiff+0x34>
 8008e9c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008ea0:	46e6      	mov	lr, ip
 8008ea2:	0c08      	lsrs	r0, r1, #16
 8008ea4:	fa1c fc81 	uxtah	ip, ip, r1
 8008ea8:	4471      	add	r1, lr
 8008eaa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008eae:	b289      	uxth	r1, r1
 8008eb0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008eb4:	f846 1b04 	str.w	r1, [r6], #4
 8008eb8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008ebc:	e7dd      	b.n	8008e7a <__mdiff+0xd6>
 8008ebe:	3f01      	subs	r7, #1
 8008ec0:	e7e7      	b.n	8008e92 <__mdiff+0xee>
 8008ec2:	bf00      	nop
 8008ec4:	0800adef 	.word	0x0800adef
 8008ec8:	0800ae00 	.word	0x0800ae00

08008ecc <__d2b>:
 8008ecc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008ed0:	460f      	mov	r7, r1
 8008ed2:	2101      	movs	r1, #1
 8008ed4:	ec59 8b10 	vmov	r8, r9, d0
 8008ed8:	4616      	mov	r6, r2
 8008eda:	f7ff fcd5 	bl	8008888 <_Balloc>
 8008ede:	4604      	mov	r4, r0
 8008ee0:	b930      	cbnz	r0, 8008ef0 <__d2b+0x24>
 8008ee2:	4602      	mov	r2, r0
 8008ee4:	4b23      	ldr	r3, [pc, #140]	@ (8008f74 <__d2b+0xa8>)
 8008ee6:	4824      	ldr	r0, [pc, #144]	@ (8008f78 <__d2b+0xac>)
 8008ee8:	f240 310f 	movw	r1, #783	@ 0x30f
 8008eec:	f7fe fd56 	bl	800799c <__assert_func>
 8008ef0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008ef4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ef8:	b10d      	cbz	r5, 8008efe <__d2b+0x32>
 8008efa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008efe:	9301      	str	r3, [sp, #4]
 8008f00:	f1b8 0300 	subs.w	r3, r8, #0
 8008f04:	d023      	beq.n	8008f4e <__d2b+0x82>
 8008f06:	4668      	mov	r0, sp
 8008f08:	9300      	str	r3, [sp, #0]
 8008f0a:	f7ff fd84 	bl	8008a16 <__lo0bits>
 8008f0e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008f12:	b1d0      	cbz	r0, 8008f4a <__d2b+0x7e>
 8008f14:	f1c0 0320 	rsb	r3, r0, #32
 8008f18:	fa02 f303 	lsl.w	r3, r2, r3
 8008f1c:	430b      	orrs	r3, r1
 8008f1e:	40c2      	lsrs	r2, r0
 8008f20:	6163      	str	r3, [r4, #20]
 8008f22:	9201      	str	r2, [sp, #4]
 8008f24:	9b01      	ldr	r3, [sp, #4]
 8008f26:	61a3      	str	r3, [r4, #24]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	bf0c      	ite	eq
 8008f2c:	2201      	moveq	r2, #1
 8008f2e:	2202      	movne	r2, #2
 8008f30:	6122      	str	r2, [r4, #16]
 8008f32:	b1a5      	cbz	r5, 8008f5e <__d2b+0x92>
 8008f34:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008f38:	4405      	add	r5, r0
 8008f3a:	603d      	str	r5, [r7, #0]
 8008f3c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008f40:	6030      	str	r0, [r6, #0]
 8008f42:	4620      	mov	r0, r4
 8008f44:	b003      	add	sp, #12
 8008f46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f4a:	6161      	str	r1, [r4, #20]
 8008f4c:	e7ea      	b.n	8008f24 <__d2b+0x58>
 8008f4e:	a801      	add	r0, sp, #4
 8008f50:	f7ff fd61 	bl	8008a16 <__lo0bits>
 8008f54:	9b01      	ldr	r3, [sp, #4]
 8008f56:	6163      	str	r3, [r4, #20]
 8008f58:	3020      	adds	r0, #32
 8008f5a:	2201      	movs	r2, #1
 8008f5c:	e7e8      	b.n	8008f30 <__d2b+0x64>
 8008f5e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008f62:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008f66:	6038      	str	r0, [r7, #0]
 8008f68:	6918      	ldr	r0, [r3, #16]
 8008f6a:	f7ff fd35 	bl	80089d8 <__hi0bits>
 8008f6e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008f72:	e7e5      	b.n	8008f40 <__d2b+0x74>
 8008f74:	0800adef 	.word	0x0800adef
 8008f78:	0800ae00 	.word	0x0800ae00

08008f7c <__ssputs_r>:
 8008f7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f80:	688e      	ldr	r6, [r1, #8]
 8008f82:	461f      	mov	r7, r3
 8008f84:	42be      	cmp	r6, r7
 8008f86:	680b      	ldr	r3, [r1, #0]
 8008f88:	4682      	mov	sl, r0
 8008f8a:	460c      	mov	r4, r1
 8008f8c:	4690      	mov	r8, r2
 8008f8e:	d82d      	bhi.n	8008fec <__ssputs_r+0x70>
 8008f90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008f98:	d026      	beq.n	8008fe8 <__ssputs_r+0x6c>
 8008f9a:	6965      	ldr	r5, [r4, #20]
 8008f9c:	6909      	ldr	r1, [r1, #16]
 8008f9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008fa2:	eba3 0901 	sub.w	r9, r3, r1
 8008fa6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008faa:	1c7b      	adds	r3, r7, #1
 8008fac:	444b      	add	r3, r9
 8008fae:	106d      	asrs	r5, r5, #1
 8008fb0:	429d      	cmp	r5, r3
 8008fb2:	bf38      	it	cc
 8008fb4:	461d      	movcc	r5, r3
 8008fb6:	0553      	lsls	r3, r2, #21
 8008fb8:	d527      	bpl.n	800900a <__ssputs_r+0x8e>
 8008fba:	4629      	mov	r1, r5
 8008fbc:	f7ff fbd8 	bl	8008770 <_malloc_r>
 8008fc0:	4606      	mov	r6, r0
 8008fc2:	b360      	cbz	r0, 800901e <__ssputs_r+0xa2>
 8008fc4:	6921      	ldr	r1, [r4, #16]
 8008fc6:	464a      	mov	r2, r9
 8008fc8:	f7fe fcd9 	bl	800797e <memcpy>
 8008fcc:	89a3      	ldrh	r3, [r4, #12]
 8008fce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008fd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fd6:	81a3      	strh	r3, [r4, #12]
 8008fd8:	6126      	str	r6, [r4, #16]
 8008fda:	6165      	str	r5, [r4, #20]
 8008fdc:	444e      	add	r6, r9
 8008fde:	eba5 0509 	sub.w	r5, r5, r9
 8008fe2:	6026      	str	r6, [r4, #0]
 8008fe4:	60a5      	str	r5, [r4, #8]
 8008fe6:	463e      	mov	r6, r7
 8008fe8:	42be      	cmp	r6, r7
 8008fea:	d900      	bls.n	8008fee <__ssputs_r+0x72>
 8008fec:	463e      	mov	r6, r7
 8008fee:	6820      	ldr	r0, [r4, #0]
 8008ff0:	4632      	mov	r2, r6
 8008ff2:	4641      	mov	r1, r8
 8008ff4:	f000 fbb0 	bl	8009758 <memmove>
 8008ff8:	68a3      	ldr	r3, [r4, #8]
 8008ffa:	1b9b      	subs	r3, r3, r6
 8008ffc:	60a3      	str	r3, [r4, #8]
 8008ffe:	6823      	ldr	r3, [r4, #0]
 8009000:	4433      	add	r3, r6
 8009002:	6023      	str	r3, [r4, #0]
 8009004:	2000      	movs	r0, #0
 8009006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800900a:	462a      	mov	r2, r5
 800900c:	f000 fc1d 	bl	800984a <_realloc_r>
 8009010:	4606      	mov	r6, r0
 8009012:	2800      	cmp	r0, #0
 8009014:	d1e0      	bne.n	8008fd8 <__ssputs_r+0x5c>
 8009016:	6921      	ldr	r1, [r4, #16]
 8009018:	4650      	mov	r0, sl
 800901a:	f7ff fb35 	bl	8008688 <_free_r>
 800901e:	230c      	movs	r3, #12
 8009020:	f8ca 3000 	str.w	r3, [sl]
 8009024:	89a3      	ldrh	r3, [r4, #12]
 8009026:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800902a:	81a3      	strh	r3, [r4, #12]
 800902c:	f04f 30ff 	mov.w	r0, #4294967295
 8009030:	e7e9      	b.n	8009006 <__ssputs_r+0x8a>
	...

08009034 <_svfiprintf_r>:
 8009034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009038:	4698      	mov	r8, r3
 800903a:	898b      	ldrh	r3, [r1, #12]
 800903c:	061b      	lsls	r3, r3, #24
 800903e:	b09d      	sub	sp, #116	@ 0x74
 8009040:	4607      	mov	r7, r0
 8009042:	460d      	mov	r5, r1
 8009044:	4614      	mov	r4, r2
 8009046:	d510      	bpl.n	800906a <_svfiprintf_r+0x36>
 8009048:	690b      	ldr	r3, [r1, #16]
 800904a:	b973      	cbnz	r3, 800906a <_svfiprintf_r+0x36>
 800904c:	2140      	movs	r1, #64	@ 0x40
 800904e:	f7ff fb8f 	bl	8008770 <_malloc_r>
 8009052:	6028      	str	r0, [r5, #0]
 8009054:	6128      	str	r0, [r5, #16]
 8009056:	b930      	cbnz	r0, 8009066 <_svfiprintf_r+0x32>
 8009058:	230c      	movs	r3, #12
 800905a:	603b      	str	r3, [r7, #0]
 800905c:	f04f 30ff 	mov.w	r0, #4294967295
 8009060:	b01d      	add	sp, #116	@ 0x74
 8009062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009066:	2340      	movs	r3, #64	@ 0x40
 8009068:	616b      	str	r3, [r5, #20]
 800906a:	2300      	movs	r3, #0
 800906c:	9309      	str	r3, [sp, #36]	@ 0x24
 800906e:	2320      	movs	r3, #32
 8009070:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009074:	f8cd 800c 	str.w	r8, [sp, #12]
 8009078:	2330      	movs	r3, #48	@ 0x30
 800907a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009218 <_svfiprintf_r+0x1e4>
 800907e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009082:	f04f 0901 	mov.w	r9, #1
 8009086:	4623      	mov	r3, r4
 8009088:	469a      	mov	sl, r3
 800908a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800908e:	b10a      	cbz	r2, 8009094 <_svfiprintf_r+0x60>
 8009090:	2a25      	cmp	r2, #37	@ 0x25
 8009092:	d1f9      	bne.n	8009088 <_svfiprintf_r+0x54>
 8009094:	ebba 0b04 	subs.w	fp, sl, r4
 8009098:	d00b      	beq.n	80090b2 <_svfiprintf_r+0x7e>
 800909a:	465b      	mov	r3, fp
 800909c:	4622      	mov	r2, r4
 800909e:	4629      	mov	r1, r5
 80090a0:	4638      	mov	r0, r7
 80090a2:	f7ff ff6b 	bl	8008f7c <__ssputs_r>
 80090a6:	3001      	adds	r0, #1
 80090a8:	f000 80a7 	beq.w	80091fa <_svfiprintf_r+0x1c6>
 80090ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090ae:	445a      	add	r2, fp
 80090b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80090b2:	f89a 3000 	ldrb.w	r3, [sl]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	f000 809f 	beq.w	80091fa <_svfiprintf_r+0x1c6>
 80090bc:	2300      	movs	r3, #0
 80090be:	f04f 32ff 	mov.w	r2, #4294967295
 80090c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80090c6:	f10a 0a01 	add.w	sl, sl, #1
 80090ca:	9304      	str	r3, [sp, #16]
 80090cc:	9307      	str	r3, [sp, #28]
 80090ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80090d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80090d4:	4654      	mov	r4, sl
 80090d6:	2205      	movs	r2, #5
 80090d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090dc:	484e      	ldr	r0, [pc, #312]	@ (8009218 <_svfiprintf_r+0x1e4>)
 80090de:	f7f7 f88f 	bl	8000200 <memchr>
 80090e2:	9a04      	ldr	r2, [sp, #16]
 80090e4:	b9d8      	cbnz	r0, 800911e <_svfiprintf_r+0xea>
 80090e6:	06d0      	lsls	r0, r2, #27
 80090e8:	bf44      	itt	mi
 80090ea:	2320      	movmi	r3, #32
 80090ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090f0:	0711      	lsls	r1, r2, #28
 80090f2:	bf44      	itt	mi
 80090f4:	232b      	movmi	r3, #43	@ 0x2b
 80090f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090fa:	f89a 3000 	ldrb.w	r3, [sl]
 80090fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8009100:	d015      	beq.n	800912e <_svfiprintf_r+0xfa>
 8009102:	9a07      	ldr	r2, [sp, #28]
 8009104:	4654      	mov	r4, sl
 8009106:	2000      	movs	r0, #0
 8009108:	f04f 0c0a 	mov.w	ip, #10
 800910c:	4621      	mov	r1, r4
 800910e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009112:	3b30      	subs	r3, #48	@ 0x30
 8009114:	2b09      	cmp	r3, #9
 8009116:	d94b      	bls.n	80091b0 <_svfiprintf_r+0x17c>
 8009118:	b1b0      	cbz	r0, 8009148 <_svfiprintf_r+0x114>
 800911a:	9207      	str	r2, [sp, #28]
 800911c:	e014      	b.n	8009148 <_svfiprintf_r+0x114>
 800911e:	eba0 0308 	sub.w	r3, r0, r8
 8009122:	fa09 f303 	lsl.w	r3, r9, r3
 8009126:	4313      	orrs	r3, r2
 8009128:	9304      	str	r3, [sp, #16]
 800912a:	46a2      	mov	sl, r4
 800912c:	e7d2      	b.n	80090d4 <_svfiprintf_r+0xa0>
 800912e:	9b03      	ldr	r3, [sp, #12]
 8009130:	1d19      	adds	r1, r3, #4
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	9103      	str	r1, [sp, #12]
 8009136:	2b00      	cmp	r3, #0
 8009138:	bfbb      	ittet	lt
 800913a:	425b      	neglt	r3, r3
 800913c:	f042 0202 	orrlt.w	r2, r2, #2
 8009140:	9307      	strge	r3, [sp, #28]
 8009142:	9307      	strlt	r3, [sp, #28]
 8009144:	bfb8      	it	lt
 8009146:	9204      	strlt	r2, [sp, #16]
 8009148:	7823      	ldrb	r3, [r4, #0]
 800914a:	2b2e      	cmp	r3, #46	@ 0x2e
 800914c:	d10a      	bne.n	8009164 <_svfiprintf_r+0x130>
 800914e:	7863      	ldrb	r3, [r4, #1]
 8009150:	2b2a      	cmp	r3, #42	@ 0x2a
 8009152:	d132      	bne.n	80091ba <_svfiprintf_r+0x186>
 8009154:	9b03      	ldr	r3, [sp, #12]
 8009156:	1d1a      	adds	r2, r3, #4
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	9203      	str	r2, [sp, #12]
 800915c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009160:	3402      	adds	r4, #2
 8009162:	9305      	str	r3, [sp, #20]
 8009164:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009228 <_svfiprintf_r+0x1f4>
 8009168:	7821      	ldrb	r1, [r4, #0]
 800916a:	2203      	movs	r2, #3
 800916c:	4650      	mov	r0, sl
 800916e:	f7f7 f847 	bl	8000200 <memchr>
 8009172:	b138      	cbz	r0, 8009184 <_svfiprintf_r+0x150>
 8009174:	9b04      	ldr	r3, [sp, #16]
 8009176:	eba0 000a 	sub.w	r0, r0, sl
 800917a:	2240      	movs	r2, #64	@ 0x40
 800917c:	4082      	lsls	r2, r0
 800917e:	4313      	orrs	r3, r2
 8009180:	3401      	adds	r4, #1
 8009182:	9304      	str	r3, [sp, #16]
 8009184:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009188:	4824      	ldr	r0, [pc, #144]	@ (800921c <_svfiprintf_r+0x1e8>)
 800918a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800918e:	2206      	movs	r2, #6
 8009190:	f7f7 f836 	bl	8000200 <memchr>
 8009194:	2800      	cmp	r0, #0
 8009196:	d036      	beq.n	8009206 <_svfiprintf_r+0x1d2>
 8009198:	4b21      	ldr	r3, [pc, #132]	@ (8009220 <_svfiprintf_r+0x1ec>)
 800919a:	bb1b      	cbnz	r3, 80091e4 <_svfiprintf_r+0x1b0>
 800919c:	9b03      	ldr	r3, [sp, #12]
 800919e:	3307      	adds	r3, #7
 80091a0:	f023 0307 	bic.w	r3, r3, #7
 80091a4:	3308      	adds	r3, #8
 80091a6:	9303      	str	r3, [sp, #12]
 80091a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091aa:	4433      	add	r3, r6
 80091ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80091ae:	e76a      	b.n	8009086 <_svfiprintf_r+0x52>
 80091b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80091b4:	460c      	mov	r4, r1
 80091b6:	2001      	movs	r0, #1
 80091b8:	e7a8      	b.n	800910c <_svfiprintf_r+0xd8>
 80091ba:	2300      	movs	r3, #0
 80091bc:	3401      	adds	r4, #1
 80091be:	9305      	str	r3, [sp, #20]
 80091c0:	4619      	mov	r1, r3
 80091c2:	f04f 0c0a 	mov.w	ip, #10
 80091c6:	4620      	mov	r0, r4
 80091c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091cc:	3a30      	subs	r2, #48	@ 0x30
 80091ce:	2a09      	cmp	r2, #9
 80091d0:	d903      	bls.n	80091da <_svfiprintf_r+0x1a6>
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d0c6      	beq.n	8009164 <_svfiprintf_r+0x130>
 80091d6:	9105      	str	r1, [sp, #20]
 80091d8:	e7c4      	b.n	8009164 <_svfiprintf_r+0x130>
 80091da:	fb0c 2101 	mla	r1, ip, r1, r2
 80091de:	4604      	mov	r4, r0
 80091e0:	2301      	movs	r3, #1
 80091e2:	e7f0      	b.n	80091c6 <_svfiprintf_r+0x192>
 80091e4:	ab03      	add	r3, sp, #12
 80091e6:	9300      	str	r3, [sp, #0]
 80091e8:	462a      	mov	r2, r5
 80091ea:	4b0e      	ldr	r3, [pc, #56]	@ (8009224 <_svfiprintf_r+0x1f0>)
 80091ec:	a904      	add	r1, sp, #16
 80091ee:	4638      	mov	r0, r7
 80091f0:	f7fd fcc2 	bl	8006b78 <_printf_float>
 80091f4:	1c42      	adds	r2, r0, #1
 80091f6:	4606      	mov	r6, r0
 80091f8:	d1d6      	bne.n	80091a8 <_svfiprintf_r+0x174>
 80091fa:	89ab      	ldrh	r3, [r5, #12]
 80091fc:	065b      	lsls	r3, r3, #25
 80091fe:	f53f af2d 	bmi.w	800905c <_svfiprintf_r+0x28>
 8009202:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009204:	e72c      	b.n	8009060 <_svfiprintf_r+0x2c>
 8009206:	ab03      	add	r3, sp, #12
 8009208:	9300      	str	r3, [sp, #0]
 800920a:	462a      	mov	r2, r5
 800920c:	4b05      	ldr	r3, [pc, #20]	@ (8009224 <_svfiprintf_r+0x1f0>)
 800920e:	a904      	add	r1, sp, #16
 8009210:	4638      	mov	r0, r7
 8009212:	f7fd ff49 	bl	80070a8 <_printf_i>
 8009216:	e7ed      	b.n	80091f4 <_svfiprintf_r+0x1c0>
 8009218:	0800ae59 	.word	0x0800ae59
 800921c:	0800ae63 	.word	0x0800ae63
 8009220:	08006b79 	.word	0x08006b79
 8009224:	08008f7d 	.word	0x08008f7d
 8009228:	0800ae5f 	.word	0x0800ae5f

0800922c <__sfputc_r>:
 800922c:	6893      	ldr	r3, [r2, #8]
 800922e:	3b01      	subs	r3, #1
 8009230:	2b00      	cmp	r3, #0
 8009232:	b410      	push	{r4}
 8009234:	6093      	str	r3, [r2, #8]
 8009236:	da08      	bge.n	800924a <__sfputc_r+0x1e>
 8009238:	6994      	ldr	r4, [r2, #24]
 800923a:	42a3      	cmp	r3, r4
 800923c:	db01      	blt.n	8009242 <__sfputc_r+0x16>
 800923e:	290a      	cmp	r1, #10
 8009240:	d103      	bne.n	800924a <__sfputc_r+0x1e>
 8009242:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009246:	f7fe b9ec 	b.w	8007622 <__swbuf_r>
 800924a:	6813      	ldr	r3, [r2, #0]
 800924c:	1c58      	adds	r0, r3, #1
 800924e:	6010      	str	r0, [r2, #0]
 8009250:	7019      	strb	r1, [r3, #0]
 8009252:	4608      	mov	r0, r1
 8009254:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009258:	4770      	bx	lr

0800925a <__sfputs_r>:
 800925a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800925c:	4606      	mov	r6, r0
 800925e:	460f      	mov	r7, r1
 8009260:	4614      	mov	r4, r2
 8009262:	18d5      	adds	r5, r2, r3
 8009264:	42ac      	cmp	r4, r5
 8009266:	d101      	bne.n	800926c <__sfputs_r+0x12>
 8009268:	2000      	movs	r0, #0
 800926a:	e007      	b.n	800927c <__sfputs_r+0x22>
 800926c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009270:	463a      	mov	r2, r7
 8009272:	4630      	mov	r0, r6
 8009274:	f7ff ffda 	bl	800922c <__sfputc_r>
 8009278:	1c43      	adds	r3, r0, #1
 800927a:	d1f3      	bne.n	8009264 <__sfputs_r+0xa>
 800927c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009280 <_vfiprintf_r>:
 8009280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009284:	460d      	mov	r5, r1
 8009286:	b09d      	sub	sp, #116	@ 0x74
 8009288:	4614      	mov	r4, r2
 800928a:	4698      	mov	r8, r3
 800928c:	4606      	mov	r6, r0
 800928e:	b118      	cbz	r0, 8009298 <_vfiprintf_r+0x18>
 8009290:	6a03      	ldr	r3, [r0, #32]
 8009292:	b90b      	cbnz	r3, 8009298 <_vfiprintf_r+0x18>
 8009294:	f7fe f8b2 	bl	80073fc <__sinit>
 8009298:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800929a:	07d9      	lsls	r1, r3, #31
 800929c:	d405      	bmi.n	80092aa <_vfiprintf_r+0x2a>
 800929e:	89ab      	ldrh	r3, [r5, #12]
 80092a0:	059a      	lsls	r2, r3, #22
 80092a2:	d402      	bmi.n	80092aa <_vfiprintf_r+0x2a>
 80092a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80092a6:	f7fe fb60 	bl	800796a <__retarget_lock_acquire_recursive>
 80092aa:	89ab      	ldrh	r3, [r5, #12]
 80092ac:	071b      	lsls	r3, r3, #28
 80092ae:	d501      	bpl.n	80092b4 <_vfiprintf_r+0x34>
 80092b0:	692b      	ldr	r3, [r5, #16]
 80092b2:	b99b      	cbnz	r3, 80092dc <_vfiprintf_r+0x5c>
 80092b4:	4629      	mov	r1, r5
 80092b6:	4630      	mov	r0, r6
 80092b8:	f7fe f9f2 	bl	80076a0 <__swsetup_r>
 80092bc:	b170      	cbz	r0, 80092dc <_vfiprintf_r+0x5c>
 80092be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80092c0:	07dc      	lsls	r4, r3, #31
 80092c2:	d504      	bpl.n	80092ce <_vfiprintf_r+0x4e>
 80092c4:	f04f 30ff 	mov.w	r0, #4294967295
 80092c8:	b01d      	add	sp, #116	@ 0x74
 80092ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092ce:	89ab      	ldrh	r3, [r5, #12]
 80092d0:	0598      	lsls	r0, r3, #22
 80092d2:	d4f7      	bmi.n	80092c4 <_vfiprintf_r+0x44>
 80092d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80092d6:	f7fe fb49 	bl	800796c <__retarget_lock_release_recursive>
 80092da:	e7f3      	b.n	80092c4 <_vfiprintf_r+0x44>
 80092dc:	2300      	movs	r3, #0
 80092de:	9309      	str	r3, [sp, #36]	@ 0x24
 80092e0:	2320      	movs	r3, #32
 80092e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80092e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80092ea:	2330      	movs	r3, #48	@ 0x30
 80092ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800949c <_vfiprintf_r+0x21c>
 80092f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80092f4:	f04f 0901 	mov.w	r9, #1
 80092f8:	4623      	mov	r3, r4
 80092fa:	469a      	mov	sl, r3
 80092fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009300:	b10a      	cbz	r2, 8009306 <_vfiprintf_r+0x86>
 8009302:	2a25      	cmp	r2, #37	@ 0x25
 8009304:	d1f9      	bne.n	80092fa <_vfiprintf_r+0x7a>
 8009306:	ebba 0b04 	subs.w	fp, sl, r4
 800930a:	d00b      	beq.n	8009324 <_vfiprintf_r+0xa4>
 800930c:	465b      	mov	r3, fp
 800930e:	4622      	mov	r2, r4
 8009310:	4629      	mov	r1, r5
 8009312:	4630      	mov	r0, r6
 8009314:	f7ff ffa1 	bl	800925a <__sfputs_r>
 8009318:	3001      	adds	r0, #1
 800931a:	f000 80a7 	beq.w	800946c <_vfiprintf_r+0x1ec>
 800931e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009320:	445a      	add	r2, fp
 8009322:	9209      	str	r2, [sp, #36]	@ 0x24
 8009324:	f89a 3000 	ldrb.w	r3, [sl]
 8009328:	2b00      	cmp	r3, #0
 800932a:	f000 809f 	beq.w	800946c <_vfiprintf_r+0x1ec>
 800932e:	2300      	movs	r3, #0
 8009330:	f04f 32ff 	mov.w	r2, #4294967295
 8009334:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009338:	f10a 0a01 	add.w	sl, sl, #1
 800933c:	9304      	str	r3, [sp, #16]
 800933e:	9307      	str	r3, [sp, #28]
 8009340:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009344:	931a      	str	r3, [sp, #104]	@ 0x68
 8009346:	4654      	mov	r4, sl
 8009348:	2205      	movs	r2, #5
 800934a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800934e:	4853      	ldr	r0, [pc, #332]	@ (800949c <_vfiprintf_r+0x21c>)
 8009350:	f7f6 ff56 	bl	8000200 <memchr>
 8009354:	9a04      	ldr	r2, [sp, #16]
 8009356:	b9d8      	cbnz	r0, 8009390 <_vfiprintf_r+0x110>
 8009358:	06d1      	lsls	r1, r2, #27
 800935a:	bf44      	itt	mi
 800935c:	2320      	movmi	r3, #32
 800935e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009362:	0713      	lsls	r3, r2, #28
 8009364:	bf44      	itt	mi
 8009366:	232b      	movmi	r3, #43	@ 0x2b
 8009368:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800936c:	f89a 3000 	ldrb.w	r3, [sl]
 8009370:	2b2a      	cmp	r3, #42	@ 0x2a
 8009372:	d015      	beq.n	80093a0 <_vfiprintf_r+0x120>
 8009374:	9a07      	ldr	r2, [sp, #28]
 8009376:	4654      	mov	r4, sl
 8009378:	2000      	movs	r0, #0
 800937a:	f04f 0c0a 	mov.w	ip, #10
 800937e:	4621      	mov	r1, r4
 8009380:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009384:	3b30      	subs	r3, #48	@ 0x30
 8009386:	2b09      	cmp	r3, #9
 8009388:	d94b      	bls.n	8009422 <_vfiprintf_r+0x1a2>
 800938a:	b1b0      	cbz	r0, 80093ba <_vfiprintf_r+0x13a>
 800938c:	9207      	str	r2, [sp, #28]
 800938e:	e014      	b.n	80093ba <_vfiprintf_r+0x13a>
 8009390:	eba0 0308 	sub.w	r3, r0, r8
 8009394:	fa09 f303 	lsl.w	r3, r9, r3
 8009398:	4313      	orrs	r3, r2
 800939a:	9304      	str	r3, [sp, #16]
 800939c:	46a2      	mov	sl, r4
 800939e:	e7d2      	b.n	8009346 <_vfiprintf_r+0xc6>
 80093a0:	9b03      	ldr	r3, [sp, #12]
 80093a2:	1d19      	adds	r1, r3, #4
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	9103      	str	r1, [sp, #12]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	bfbb      	ittet	lt
 80093ac:	425b      	neglt	r3, r3
 80093ae:	f042 0202 	orrlt.w	r2, r2, #2
 80093b2:	9307      	strge	r3, [sp, #28]
 80093b4:	9307      	strlt	r3, [sp, #28]
 80093b6:	bfb8      	it	lt
 80093b8:	9204      	strlt	r2, [sp, #16]
 80093ba:	7823      	ldrb	r3, [r4, #0]
 80093bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80093be:	d10a      	bne.n	80093d6 <_vfiprintf_r+0x156>
 80093c0:	7863      	ldrb	r3, [r4, #1]
 80093c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80093c4:	d132      	bne.n	800942c <_vfiprintf_r+0x1ac>
 80093c6:	9b03      	ldr	r3, [sp, #12]
 80093c8:	1d1a      	adds	r2, r3, #4
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	9203      	str	r2, [sp, #12]
 80093ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80093d2:	3402      	adds	r4, #2
 80093d4:	9305      	str	r3, [sp, #20]
 80093d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80094ac <_vfiprintf_r+0x22c>
 80093da:	7821      	ldrb	r1, [r4, #0]
 80093dc:	2203      	movs	r2, #3
 80093de:	4650      	mov	r0, sl
 80093e0:	f7f6 ff0e 	bl	8000200 <memchr>
 80093e4:	b138      	cbz	r0, 80093f6 <_vfiprintf_r+0x176>
 80093e6:	9b04      	ldr	r3, [sp, #16]
 80093e8:	eba0 000a 	sub.w	r0, r0, sl
 80093ec:	2240      	movs	r2, #64	@ 0x40
 80093ee:	4082      	lsls	r2, r0
 80093f0:	4313      	orrs	r3, r2
 80093f2:	3401      	adds	r4, #1
 80093f4:	9304      	str	r3, [sp, #16]
 80093f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093fa:	4829      	ldr	r0, [pc, #164]	@ (80094a0 <_vfiprintf_r+0x220>)
 80093fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009400:	2206      	movs	r2, #6
 8009402:	f7f6 fefd 	bl	8000200 <memchr>
 8009406:	2800      	cmp	r0, #0
 8009408:	d03f      	beq.n	800948a <_vfiprintf_r+0x20a>
 800940a:	4b26      	ldr	r3, [pc, #152]	@ (80094a4 <_vfiprintf_r+0x224>)
 800940c:	bb1b      	cbnz	r3, 8009456 <_vfiprintf_r+0x1d6>
 800940e:	9b03      	ldr	r3, [sp, #12]
 8009410:	3307      	adds	r3, #7
 8009412:	f023 0307 	bic.w	r3, r3, #7
 8009416:	3308      	adds	r3, #8
 8009418:	9303      	str	r3, [sp, #12]
 800941a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800941c:	443b      	add	r3, r7
 800941e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009420:	e76a      	b.n	80092f8 <_vfiprintf_r+0x78>
 8009422:	fb0c 3202 	mla	r2, ip, r2, r3
 8009426:	460c      	mov	r4, r1
 8009428:	2001      	movs	r0, #1
 800942a:	e7a8      	b.n	800937e <_vfiprintf_r+0xfe>
 800942c:	2300      	movs	r3, #0
 800942e:	3401      	adds	r4, #1
 8009430:	9305      	str	r3, [sp, #20]
 8009432:	4619      	mov	r1, r3
 8009434:	f04f 0c0a 	mov.w	ip, #10
 8009438:	4620      	mov	r0, r4
 800943a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800943e:	3a30      	subs	r2, #48	@ 0x30
 8009440:	2a09      	cmp	r2, #9
 8009442:	d903      	bls.n	800944c <_vfiprintf_r+0x1cc>
 8009444:	2b00      	cmp	r3, #0
 8009446:	d0c6      	beq.n	80093d6 <_vfiprintf_r+0x156>
 8009448:	9105      	str	r1, [sp, #20]
 800944a:	e7c4      	b.n	80093d6 <_vfiprintf_r+0x156>
 800944c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009450:	4604      	mov	r4, r0
 8009452:	2301      	movs	r3, #1
 8009454:	e7f0      	b.n	8009438 <_vfiprintf_r+0x1b8>
 8009456:	ab03      	add	r3, sp, #12
 8009458:	9300      	str	r3, [sp, #0]
 800945a:	462a      	mov	r2, r5
 800945c:	4b12      	ldr	r3, [pc, #72]	@ (80094a8 <_vfiprintf_r+0x228>)
 800945e:	a904      	add	r1, sp, #16
 8009460:	4630      	mov	r0, r6
 8009462:	f7fd fb89 	bl	8006b78 <_printf_float>
 8009466:	4607      	mov	r7, r0
 8009468:	1c78      	adds	r0, r7, #1
 800946a:	d1d6      	bne.n	800941a <_vfiprintf_r+0x19a>
 800946c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800946e:	07d9      	lsls	r1, r3, #31
 8009470:	d405      	bmi.n	800947e <_vfiprintf_r+0x1fe>
 8009472:	89ab      	ldrh	r3, [r5, #12]
 8009474:	059a      	lsls	r2, r3, #22
 8009476:	d402      	bmi.n	800947e <_vfiprintf_r+0x1fe>
 8009478:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800947a:	f7fe fa77 	bl	800796c <__retarget_lock_release_recursive>
 800947e:	89ab      	ldrh	r3, [r5, #12]
 8009480:	065b      	lsls	r3, r3, #25
 8009482:	f53f af1f 	bmi.w	80092c4 <_vfiprintf_r+0x44>
 8009486:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009488:	e71e      	b.n	80092c8 <_vfiprintf_r+0x48>
 800948a:	ab03      	add	r3, sp, #12
 800948c:	9300      	str	r3, [sp, #0]
 800948e:	462a      	mov	r2, r5
 8009490:	4b05      	ldr	r3, [pc, #20]	@ (80094a8 <_vfiprintf_r+0x228>)
 8009492:	a904      	add	r1, sp, #16
 8009494:	4630      	mov	r0, r6
 8009496:	f7fd fe07 	bl	80070a8 <_printf_i>
 800949a:	e7e4      	b.n	8009466 <_vfiprintf_r+0x1e6>
 800949c:	0800ae59 	.word	0x0800ae59
 80094a0:	0800ae63 	.word	0x0800ae63
 80094a4:	08006b79 	.word	0x08006b79
 80094a8:	0800925b 	.word	0x0800925b
 80094ac:	0800ae5f 	.word	0x0800ae5f

080094b0 <__sflush_r>:
 80094b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80094b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094b8:	0716      	lsls	r6, r2, #28
 80094ba:	4605      	mov	r5, r0
 80094bc:	460c      	mov	r4, r1
 80094be:	d454      	bmi.n	800956a <__sflush_r+0xba>
 80094c0:	684b      	ldr	r3, [r1, #4]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	dc02      	bgt.n	80094cc <__sflush_r+0x1c>
 80094c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	dd48      	ble.n	800955e <__sflush_r+0xae>
 80094cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80094ce:	2e00      	cmp	r6, #0
 80094d0:	d045      	beq.n	800955e <__sflush_r+0xae>
 80094d2:	2300      	movs	r3, #0
 80094d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80094d8:	682f      	ldr	r7, [r5, #0]
 80094da:	6a21      	ldr	r1, [r4, #32]
 80094dc:	602b      	str	r3, [r5, #0]
 80094de:	d030      	beq.n	8009542 <__sflush_r+0x92>
 80094e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80094e2:	89a3      	ldrh	r3, [r4, #12]
 80094e4:	0759      	lsls	r1, r3, #29
 80094e6:	d505      	bpl.n	80094f4 <__sflush_r+0x44>
 80094e8:	6863      	ldr	r3, [r4, #4]
 80094ea:	1ad2      	subs	r2, r2, r3
 80094ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80094ee:	b10b      	cbz	r3, 80094f4 <__sflush_r+0x44>
 80094f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80094f2:	1ad2      	subs	r2, r2, r3
 80094f4:	2300      	movs	r3, #0
 80094f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80094f8:	6a21      	ldr	r1, [r4, #32]
 80094fa:	4628      	mov	r0, r5
 80094fc:	47b0      	blx	r6
 80094fe:	1c43      	adds	r3, r0, #1
 8009500:	89a3      	ldrh	r3, [r4, #12]
 8009502:	d106      	bne.n	8009512 <__sflush_r+0x62>
 8009504:	6829      	ldr	r1, [r5, #0]
 8009506:	291d      	cmp	r1, #29
 8009508:	d82b      	bhi.n	8009562 <__sflush_r+0xb2>
 800950a:	4a2a      	ldr	r2, [pc, #168]	@ (80095b4 <__sflush_r+0x104>)
 800950c:	40ca      	lsrs	r2, r1
 800950e:	07d6      	lsls	r6, r2, #31
 8009510:	d527      	bpl.n	8009562 <__sflush_r+0xb2>
 8009512:	2200      	movs	r2, #0
 8009514:	6062      	str	r2, [r4, #4]
 8009516:	04d9      	lsls	r1, r3, #19
 8009518:	6922      	ldr	r2, [r4, #16]
 800951a:	6022      	str	r2, [r4, #0]
 800951c:	d504      	bpl.n	8009528 <__sflush_r+0x78>
 800951e:	1c42      	adds	r2, r0, #1
 8009520:	d101      	bne.n	8009526 <__sflush_r+0x76>
 8009522:	682b      	ldr	r3, [r5, #0]
 8009524:	b903      	cbnz	r3, 8009528 <__sflush_r+0x78>
 8009526:	6560      	str	r0, [r4, #84]	@ 0x54
 8009528:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800952a:	602f      	str	r7, [r5, #0]
 800952c:	b1b9      	cbz	r1, 800955e <__sflush_r+0xae>
 800952e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009532:	4299      	cmp	r1, r3
 8009534:	d002      	beq.n	800953c <__sflush_r+0x8c>
 8009536:	4628      	mov	r0, r5
 8009538:	f7ff f8a6 	bl	8008688 <_free_r>
 800953c:	2300      	movs	r3, #0
 800953e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009540:	e00d      	b.n	800955e <__sflush_r+0xae>
 8009542:	2301      	movs	r3, #1
 8009544:	4628      	mov	r0, r5
 8009546:	47b0      	blx	r6
 8009548:	4602      	mov	r2, r0
 800954a:	1c50      	adds	r0, r2, #1
 800954c:	d1c9      	bne.n	80094e2 <__sflush_r+0x32>
 800954e:	682b      	ldr	r3, [r5, #0]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d0c6      	beq.n	80094e2 <__sflush_r+0x32>
 8009554:	2b1d      	cmp	r3, #29
 8009556:	d001      	beq.n	800955c <__sflush_r+0xac>
 8009558:	2b16      	cmp	r3, #22
 800955a:	d11e      	bne.n	800959a <__sflush_r+0xea>
 800955c:	602f      	str	r7, [r5, #0]
 800955e:	2000      	movs	r0, #0
 8009560:	e022      	b.n	80095a8 <__sflush_r+0xf8>
 8009562:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009566:	b21b      	sxth	r3, r3
 8009568:	e01b      	b.n	80095a2 <__sflush_r+0xf2>
 800956a:	690f      	ldr	r7, [r1, #16]
 800956c:	2f00      	cmp	r7, #0
 800956e:	d0f6      	beq.n	800955e <__sflush_r+0xae>
 8009570:	0793      	lsls	r3, r2, #30
 8009572:	680e      	ldr	r6, [r1, #0]
 8009574:	bf08      	it	eq
 8009576:	694b      	ldreq	r3, [r1, #20]
 8009578:	600f      	str	r7, [r1, #0]
 800957a:	bf18      	it	ne
 800957c:	2300      	movne	r3, #0
 800957e:	eba6 0807 	sub.w	r8, r6, r7
 8009582:	608b      	str	r3, [r1, #8]
 8009584:	f1b8 0f00 	cmp.w	r8, #0
 8009588:	dde9      	ble.n	800955e <__sflush_r+0xae>
 800958a:	6a21      	ldr	r1, [r4, #32]
 800958c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800958e:	4643      	mov	r3, r8
 8009590:	463a      	mov	r2, r7
 8009592:	4628      	mov	r0, r5
 8009594:	47b0      	blx	r6
 8009596:	2800      	cmp	r0, #0
 8009598:	dc08      	bgt.n	80095ac <__sflush_r+0xfc>
 800959a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800959e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095a2:	81a3      	strh	r3, [r4, #12]
 80095a4:	f04f 30ff 	mov.w	r0, #4294967295
 80095a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095ac:	4407      	add	r7, r0
 80095ae:	eba8 0800 	sub.w	r8, r8, r0
 80095b2:	e7e7      	b.n	8009584 <__sflush_r+0xd4>
 80095b4:	20400001 	.word	0x20400001

080095b8 <_fflush_r>:
 80095b8:	b538      	push	{r3, r4, r5, lr}
 80095ba:	690b      	ldr	r3, [r1, #16]
 80095bc:	4605      	mov	r5, r0
 80095be:	460c      	mov	r4, r1
 80095c0:	b913      	cbnz	r3, 80095c8 <_fflush_r+0x10>
 80095c2:	2500      	movs	r5, #0
 80095c4:	4628      	mov	r0, r5
 80095c6:	bd38      	pop	{r3, r4, r5, pc}
 80095c8:	b118      	cbz	r0, 80095d2 <_fflush_r+0x1a>
 80095ca:	6a03      	ldr	r3, [r0, #32]
 80095cc:	b90b      	cbnz	r3, 80095d2 <_fflush_r+0x1a>
 80095ce:	f7fd ff15 	bl	80073fc <__sinit>
 80095d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d0f3      	beq.n	80095c2 <_fflush_r+0xa>
 80095da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80095dc:	07d0      	lsls	r0, r2, #31
 80095de:	d404      	bmi.n	80095ea <_fflush_r+0x32>
 80095e0:	0599      	lsls	r1, r3, #22
 80095e2:	d402      	bmi.n	80095ea <_fflush_r+0x32>
 80095e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80095e6:	f7fe f9c0 	bl	800796a <__retarget_lock_acquire_recursive>
 80095ea:	4628      	mov	r0, r5
 80095ec:	4621      	mov	r1, r4
 80095ee:	f7ff ff5f 	bl	80094b0 <__sflush_r>
 80095f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80095f4:	07da      	lsls	r2, r3, #31
 80095f6:	4605      	mov	r5, r0
 80095f8:	d4e4      	bmi.n	80095c4 <_fflush_r+0xc>
 80095fa:	89a3      	ldrh	r3, [r4, #12]
 80095fc:	059b      	lsls	r3, r3, #22
 80095fe:	d4e1      	bmi.n	80095c4 <_fflush_r+0xc>
 8009600:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009602:	f7fe f9b3 	bl	800796c <__retarget_lock_release_recursive>
 8009606:	e7dd      	b.n	80095c4 <_fflush_r+0xc>

08009608 <fiprintf>:
 8009608:	b40e      	push	{r1, r2, r3}
 800960a:	b503      	push	{r0, r1, lr}
 800960c:	4601      	mov	r1, r0
 800960e:	ab03      	add	r3, sp, #12
 8009610:	4805      	ldr	r0, [pc, #20]	@ (8009628 <fiprintf+0x20>)
 8009612:	f853 2b04 	ldr.w	r2, [r3], #4
 8009616:	6800      	ldr	r0, [r0, #0]
 8009618:	9301      	str	r3, [sp, #4]
 800961a:	f7ff fe31 	bl	8009280 <_vfiprintf_r>
 800961e:	b002      	add	sp, #8
 8009620:	f85d eb04 	ldr.w	lr, [sp], #4
 8009624:	b003      	add	sp, #12
 8009626:	4770      	bx	lr
 8009628:	2000001c 	.word	0x2000001c

0800962c <__swhatbuf_r>:
 800962c:	b570      	push	{r4, r5, r6, lr}
 800962e:	460c      	mov	r4, r1
 8009630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009634:	2900      	cmp	r1, #0
 8009636:	b096      	sub	sp, #88	@ 0x58
 8009638:	4615      	mov	r5, r2
 800963a:	461e      	mov	r6, r3
 800963c:	da0d      	bge.n	800965a <__swhatbuf_r+0x2e>
 800963e:	89a3      	ldrh	r3, [r4, #12]
 8009640:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009644:	f04f 0100 	mov.w	r1, #0
 8009648:	bf14      	ite	ne
 800964a:	2340      	movne	r3, #64	@ 0x40
 800964c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009650:	2000      	movs	r0, #0
 8009652:	6031      	str	r1, [r6, #0]
 8009654:	602b      	str	r3, [r5, #0]
 8009656:	b016      	add	sp, #88	@ 0x58
 8009658:	bd70      	pop	{r4, r5, r6, pc}
 800965a:	466a      	mov	r2, sp
 800965c:	f000 f896 	bl	800978c <_fstat_r>
 8009660:	2800      	cmp	r0, #0
 8009662:	dbec      	blt.n	800963e <__swhatbuf_r+0x12>
 8009664:	9901      	ldr	r1, [sp, #4]
 8009666:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800966a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800966e:	4259      	negs	r1, r3
 8009670:	4159      	adcs	r1, r3
 8009672:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009676:	e7eb      	b.n	8009650 <__swhatbuf_r+0x24>

08009678 <__smakebuf_r>:
 8009678:	898b      	ldrh	r3, [r1, #12]
 800967a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800967c:	079d      	lsls	r5, r3, #30
 800967e:	4606      	mov	r6, r0
 8009680:	460c      	mov	r4, r1
 8009682:	d507      	bpl.n	8009694 <__smakebuf_r+0x1c>
 8009684:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009688:	6023      	str	r3, [r4, #0]
 800968a:	6123      	str	r3, [r4, #16]
 800968c:	2301      	movs	r3, #1
 800968e:	6163      	str	r3, [r4, #20]
 8009690:	b003      	add	sp, #12
 8009692:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009694:	ab01      	add	r3, sp, #4
 8009696:	466a      	mov	r2, sp
 8009698:	f7ff ffc8 	bl	800962c <__swhatbuf_r>
 800969c:	9f00      	ldr	r7, [sp, #0]
 800969e:	4605      	mov	r5, r0
 80096a0:	4639      	mov	r1, r7
 80096a2:	4630      	mov	r0, r6
 80096a4:	f7ff f864 	bl	8008770 <_malloc_r>
 80096a8:	b948      	cbnz	r0, 80096be <__smakebuf_r+0x46>
 80096aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096ae:	059a      	lsls	r2, r3, #22
 80096b0:	d4ee      	bmi.n	8009690 <__smakebuf_r+0x18>
 80096b2:	f023 0303 	bic.w	r3, r3, #3
 80096b6:	f043 0302 	orr.w	r3, r3, #2
 80096ba:	81a3      	strh	r3, [r4, #12]
 80096bc:	e7e2      	b.n	8009684 <__smakebuf_r+0xc>
 80096be:	89a3      	ldrh	r3, [r4, #12]
 80096c0:	6020      	str	r0, [r4, #0]
 80096c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096c6:	81a3      	strh	r3, [r4, #12]
 80096c8:	9b01      	ldr	r3, [sp, #4]
 80096ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80096ce:	b15b      	cbz	r3, 80096e8 <__smakebuf_r+0x70>
 80096d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096d4:	4630      	mov	r0, r6
 80096d6:	f000 f86b 	bl	80097b0 <_isatty_r>
 80096da:	b128      	cbz	r0, 80096e8 <__smakebuf_r+0x70>
 80096dc:	89a3      	ldrh	r3, [r4, #12]
 80096de:	f023 0303 	bic.w	r3, r3, #3
 80096e2:	f043 0301 	orr.w	r3, r3, #1
 80096e6:	81a3      	strh	r3, [r4, #12]
 80096e8:	89a3      	ldrh	r3, [r4, #12]
 80096ea:	431d      	orrs	r5, r3
 80096ec:	81a5      	strh	r5, [r4, #12]
 80096ee:	e7cf      	b.n	8009690 <__smakebuf_r+0x18>

080096f0 <_putc_r>:
 80096f0:	b570      	push	{r4, r5, r6, lr}
 80096f2:	460d      	mov	r5, r1
 80096f4:	4614      	mov	r4, r2
 80096f6:	4606      	mov	r6, r0
 80096f8:	b118      	cbz	r0, 8009702 <_putc_r+0x12>
 80096fa:	6a03      	ldr	r3, [r0, #32]
 80096fc:	b90b      	cbnz	r3, 8009702 <_putc_r+0x12>
 80096fe:	f7fd fe7d 	bl	80073fc <__sinit>
 8009702:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009704:	07d8      	lsls	r0, r3, #31
 8009706:	d405      	bmi.n	8009714 <_putc_r+0x24>
 8009708:	89a3      	ldrh	r3, [r4, #12]
 800970a:	0599      	lsls	r1, r3, #22
 800970c:	d402      	bmi.n	8009714 <_putc_r+0x24>
 800970e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009710:	f7fe f92b 	bl	800796a <__retarget_lock_acquire_recursive>
 8009714:	68a3      	ldr	r3, [r4, #8]
 8009716:	3b01      	subs	r3, #1
 8009718:	2b00      	cmp	r3, #0
 800971a:	60a3      	str	r3, [r4, #8]
 800971c:	da05      	bge.n	800972a <_putc_r+0x3a>
 800971e:	69a2      	ldr	r2, [r4, #24]
 8009720:	4293      	cmp	r3, r2
 8009722:	db12      	blt.n	800974a <_putc_r+0x5a>
 8009724:	b2eb      	uxtb	r3, r5
 8009726:	2b0a      	cmp	r3, #10
 8009728:	d00f      	beq.n	800974a <_putc_r+0x5a>
 800972a:	6823      	ldr	r3, [r4, #0]
 800972c:	1c5a      	adds	r2, r3, #1
 800972e:	6022      	str	r2, [r4, #0]
 8009730:	701d      	strb	r5, [r3, #0]
 8009732:	b2ed      	uxtb	r5, r5
 8009734:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009736:	07da      	lsls	r2, r3, #31
 8009738:	d405      	bmi.n	8009746 <_putc_r+0x56>
 800973a:	89a3      	ldrh	r3, [r4, #12]
 800973c:	059b      	lsls	r3, r3, #22
 800973e:	d402      	bmi.n	8009746 <_putc_r+0x56>
 8009740:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009742:	f7fe f913 	bl	800796c <__retarget_lock_release_recursive>
 8009746:	4628      	mov	r0, r5
 8009748:	bd70      	pop	{r4, r5, r6, pc}
 800974a:	4629      	mov	r1, r5
 800974c:	4622      	mov	r2, r4
 800974e:	4630      	mov	r0, r6
 8009750:	f7fd ff67 	bl	8007622 <__swbuf_r>
 8009754:	4605      	mov	r5, r0
 8009756:	e7ed      	b.n	8009734 <_putc_r+0x44>

08009758 <memmove>:
 8009758:	4288      	cmp	r0, r1
 800975a:	b510      	push	{r4, lr}
 800975c:	eb01 0402 	add.w	r4, r1, r2
 8009760:	d902      	bls.n	8009768 <memmove+0x10>
 8009762:	4284      	cmp	r4, r0
 8009764:	4623      	mov	r3, r4
 8009766:	d807      	bhi.n	8009778 <memmove+0x20>
 8009768:	1e43      	subs	r3, r0, #1
 800976a:	42a1      	cmp	r1, r4
 800976c:	d008      	beq.n	8009780 <memmove+0x28>
 800976e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009772:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009776:	e7f8      	b.n	800976a <memmove+0x12>
 8009778:	4402      	add	r2, r0
 800977a:	4601      	mov	r1, r0
 800977c:	428a      	cmp	r2, r1
 800977e:	d100      	bne.n	8009782 <memmove+0x2a>
 8009780:	bd10      	pop	{r4, pc}
 8009782:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009786:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800978a:	e7f7      	b.n	800977c <memmove+0x24>

0800978c <_fstat_r>:
 800978c:	b538      	push	{r3, r4, r5, lr}
 800978e:	4d07      	ldr	r5, [pc, #28]	@ (80097ac <_fstat_r+0x20>)
 8009790:	2300      	movs	r3, #0
 8009792:	4604      	mov	r4, r0
 8009794:	4608      	mov	r0, r1
 8009796:	4611      	mov	r1, r2
 8009798:	602b      	str	r3, [r5, #0]
 800979a:	f7f9 faa3 	bl	8002ce4 <_fstat>
 800979e:	1c43      	adds	r3, r0, #1
 80097a0:	d102      	bne.n	80097a8 <_fstat_r+0x1c>
 80097a2:	682b      	ldr	r3, [r5, #0]
 80097a4:	b103      	cbz	r3, 80097a8 <_fstat_r+0x1c>
 80097a6:	6023      	str	r3, [r4, #0]
 80097a8:	bd38      	pop	{r3, r4, r5, pc}
 80097aa:	bf00      	nop
 80097ac:	20000e04 	.word	0x20000e04

080097b0 <_isatty_r>:
 80097b0:	b538      	push	{r3, r4, r5, lr}
 80097b2:	4d06      	ldr	r5, [pc, #24]	@ (80097cc <_isatty_r+0x1c>)
 80097b4:	2300      	movs	r3, #0
 80097b6:	4604      	mov	r4, r0
 80097b8:	4608      	mov	r0, r1
 80097ba:	602b      	str	r3, [r5, #0]
 80097bc:	f7f9 faa2 	bl	8002d04 <_isatty>
 80097c0:	1c43      	adds	r3, r0, #1
 80097c2:	d102      	bne.n	80097ca <_isatty_r+0x1a>
 80097c4:	682b      	ldr	r3, [r5, #0]
 80097c6:	b103      	cbz	r3, 80097ca <_isatty_r+0x1a>
 80097c8:	6023      	str	r3, [r4, #0]
 80097ca:	bd38      	pop	{r3, r4, r5, pc}
 80097cc:	20000e04 	.word	0x20000e04

080097d0 <_sbrk_r>:
 80097d0:	b538      	push	{r3, r4, r5, lr}
 80097d2:	4d06      	ldr	r5, [pc, #24]	@ (80097ec <_sbrk_r+0x1c>)
 80097d4:	2300      	movs	r3, #0
 80097d6:	4604      	mov	r4, r0
 80097d8:	4608      	mov	r0, r1
 80097da:	602b      	str	r3, [r5, #0]
 80097dc:	f7f9 faaa 	bl	8002d34 <_sbrk>
 80097e0:	1c43      	adds	r3, r0, #1
 80097e2:	d102      	bne.n	80097ea <_sbrk_r+0x1a>
 80097e4:	682b      	ldr	r3, [r5, #0]
 80097e6:	b103      	cbz	r3, 80097ea <_sbrk_r+0x1a>
 80097e8:	6023      	str	r3, [r4, #0]
 80097ea:	bd38      	pop	{r3, r4, r5, pc}
 80097ec:	20000e04 	.word	0x20000e04

080097f0 <abort>:
 80097f0:	b508      	push	{r3, lr}
 80097f2:	2006      	movs	r0, #6
 80097f4:	f000 f88c 	bl	8009910 <raise>
 80097f8:	2001      	movs	r0, #1
 80097fa:	f7f9 fa23 	bl	8002c44 <_exit>

080097fe <_calloc_r>:
 80097fe:	b570      	push	{r4, r5, r6, lr}
 8009800:	fba1 5402 	umull	r5, r4, r1, r2
 8009804:	b934      	cbnz	r4, 8009814 <_calloc_r+0x16>
 8009806:	4629      	mov	r1, r5
 8009808:	f7fe ffb2 	bl	8008770 <_malloc_r>
 800980c:	4606      	mov	r6, r0
 800980e:	b928      	cbnz	r0, 800981c <_calloc_r+0x1e>
 8009810:	4630      	mov	r0, r6
 8009812:	bd70      	pop	{r4, r5, r6, pc}
 8009814:	220c      	movs	r2, #12
 8009816:	6002      	str	r2, [r0, #0]
 8009818:	2600      	movs	r6, #0
 800981a:	e7f9      	b.n	8009810 <_calloc_r+0x12>
 800981c:	462a      	mov	r2, r5
 800981e:	4621      	mov	r1, r4
 8009820:	f7fd ff94 	bl	800774c <memset>
 8009824:	e7f4      	b.n	8009810 <_calloc_r+0x12>

08009826 <__ascii_mbtowc>:
 8009826:	b082      	sub	sp, #8
 8009828:	b901      	cbnz	r1, 800982c <__ascii_mbtowc+0x6>
 800982a:	a901      	add	r1, sp, #4
 800982c:	b142      	cbz	r2, 8009840 <__ascii_mbtowc+0x1a>
 800982e:	b14b      	cbz	r3, 8009844 <__ascii_mbtowc+0x1e>
 8009830:	7813      	ldrb	r3, [r2, #0]
 8009832:	600b      	str	r3, [r1, #0]
 8009834:	7812      	ldrb	r2, [r2, #0]
 8009836:	1e10      	subs	r0, r2, #0
 8009838:	bf18      	it	ne
 800983a:	2001      	movne	r0, #1
 800983c:	b002      	add	sp, #8
 800983e:	4770      	bx	lr
 8009840:	4610      	mov	r0, r2
 8009842:	e7fb      	b.n	800983c <__ascii_mbtowc+0x16>
 8009844:	f06f 0001 	mvn.w	r0, #1
 8009848:	e7f8      	b.n	800983c <__ascii_mbtowc+0x16>

0800984a <_realloc_r>:
 800984a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800984e:	4607      	mov	r7, r0
 8009850:	4614      	mov	r4, r2
 8009852:	460d      	mov	r5, r1
 8009854:	b921      	cbnz	r1, 8009860 <_realloc_r+0x16>
 8009856:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800985a:	4611      	mov	r1, r2
 800985c:	f7fe bf88 	b.w	8008770 <_malloc_r>
 8009860:	b92a      	cbnz	r2, 800986e <_realloc_r+0x24>
 8009862:	f7fe ff11 	bl	8008688 <_free_r>
 8009866:	4625      	mov	r5, r4
 8009868:	4628      	mov	r0, r5
 800986a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800986e:	f000 f86b 	bl	8009948 <_malloc_usable_size_r>
 8009872:	4284      	cmp	r4, r0
 8009874:	4606      	mov	r6, r0
 8009876:	d802      	bhi.n	800987e <_realloc_r+0x34>
 8009878:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800987c:	d8f4      	bhi.n	8009868 <_realloc_r+0x1e>
 800987e:	4621      	mov	r1, r4
 8009880:	4638      	mov	r0, r7
 8009882:	f7fe ff75 	bl	8008770 <_malloc_r>
 8009886:	4680      	mov	r8, r0
 8009888:	b908      	cbnz	r0, 800988e <_realloc_r+0x44>
 800988a:	4645      	mov	r5, r8
 800988c:	e7ec      	b.n	8009868 <_realloc_r+0x1e>
 800988e:	42b4      	cmp	r4, r6
 8009890:	4622      	mov	r2, r4
 8009892:	4629      	mov	r1, r5
 8009894:	bf28      	it	cs
 8009896:	4632      	movcs	r2, r6
 8009898:	f7fe f871 	bl	800797e <memcpy>
 800989c:	4629      	mov	r1, r5
 800989e:	4638      	mov	r0, r7
 80098a0:	f7fe fef2 	bl	8008688 <_free_r>
 80098a4:	e7f1      	b.n	800988a <_realloc_r+0x40>

080098a6 <__ascii_wctomb>:
 80098a6:	4603      	mov	r3, r0
 80098a8:	4608      	mov	r0, r1
 80098aa:	b141      	cbz	r1, 80098be <__ascii_wctomb+0x18>
 80098ac:	2aff      	cmp	r2, #255	@ 0xff
 80098ae:	d904      	bls.n	80098ba <__ascii_wctomb+0x14>
 80098b0:	228a      	movs	r2, #138	@ 0x8a
 80098b2:	601a      	str	r2, [r3, #0]
 80098b4:	f04f 30ff 	mov.w	r0, #4294967295
 80098b8:	4770      	bx	lr
 80098ba:	700a      	strb	r2, [r1, #0]
 80098bc:	2001      	movs	r0, #1
 80098be:	4770      	bx	lr

080098c0 <_raise_r>:
 80098c0:	291f      	cmp	r1, #31
 80098c2:	b538      	push	{r3, r4, r5, lr}
 80098c4:	4605      	mov	r5, r0
 80098c6:	460c      	mov	r4, r1
 80098c8:	d904      	bls.n	80098d4 <_raise_r+0x14>
 80098ca:	2316      	movs	r3, #22
 80098cc:	6003      	str	r3, [r0, #0]
 80098ce:	f04f 30ff 	mov.w	r0, #4294967295
 80098d2:	bd38      	pop	{r3, r4, r5, pc}
 80098d4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80098d6:	b112      	cbz	r2, 80098de <_raise_r+0x1e>
 80098d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80098dc:	b94b      	cbnz	r3, 80098f2 <_raise_r+0x32>
 80098de:	4628      	mov	r0, r5
 80098e0:	f000 f830 	bl	8009944 <_getpid_r>
 80098e4:	4622      	mov	r2, r4
 80098e6:	4601      	mov	r1, r0
 80098e8:	4628      	mov	r0, r5
 80098ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098ee:	f000 b817 	b.w	8009920 <_kill_r>
 80098f2:	2b01      	cmp	r3, #1
 80098f4:	d00a      	beq.n	800990c <_raise_r+0x4c>
 80098f6:	1c59      	adds	r1, r3, #1
 80098f8:	d103      	bne.n	8009902 <_raise_r+0x42>
 80098fa:	2316      	movs	r3, #22
 80098fc:	6003      	str	r3, [r0, #0]
 80098fe:	2001      	movs	r0, #1
 8009900:	e7e7      	b.n	80098d2 <_raise_r+0x12>
 8009902:	2100      	movs	r1, #0
 8009904:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009908:	4620      	mov	r0, r4
 800990a:	4798      	blx	r3
 800990c:	2000      	movs	r0, #0
 800990e:	e7e0      	b.n	80098d2 <_raise_r+0x12>

08009910 <raise>:
 8009910:	4b02      	ldr	r3, [pc, #8]	@ (800991c <raise+0xc>)
 8009912:	4601      	mov	r1, r0
 8009914:	6818      	ldr	r0, [r3, #0]
 8009916:	f7ff bfd3 	b.w	80098c0 <_raise_r>
 800991a:	bf00      	nop
 800991c:	2000001c 	.word	0x2000001c

08009920 <_kill_r>:
 8009920:	b538      	push	{r3, r4, r5, lr}
 8009922:	4d07      	ldr	r5, [pc, #28]	@ (8009940 <_kill_r+0x20>)
 8009924:	2300      	movs	r3, #0
 8009926:	4604      	mov	r4, r0
 8009928:	4608      	mov	r0, r1
 800992a:	4611      	mov	r1, r2
 800992c:	602b      	str	r3, [r5, #0]
 800992e:	f7f9 f979 	bl	8002c24 <_kill>
 8009932:	1c43      	adds	r3, r0, #1
 8009934:	d102      	bne.n	800993c <_kill_r+0x1c>
 8009936:	682b      	ldr	r3, [r5, #0]
 8009938:	b103      	cbz	r3, 800993c <_kill_r+0x1c>
 800993a:	6023      	str	r3, [r4, #0]
 800993c:	bd38      	pop	{r3, r4, r5, pc}
 800993e:	bf00      	nop
 8009940:	20000e04 	.word	0x20000e04

08009944 <_getpid_r>:
 8009944:	f7f9 b966 	b.w	8002c14 <_getpid>

08009948 <_malloc_usable_size_r>:
 8009948:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800994c:	1f18      	subs	r0, r3, #4
 800994e:	2b00      	cmp	r3, #0
 8009950:	bfbc      	itt	lt
 8009952:	580b      	ldrlt	r3, [r1, r0]
 8009954:	18c0      	addlt	r0, r0, r3
 8009956:	4770      	bx	lr

08009958 <pow>:
 8009958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800995a:	ed2d 8b02 	vpush	{d8}
 800995e:	eeb0 8a40 	vmov.f32	s16, s0
 8009962:	eef0 8a60 	vmov.f32	s17, s1
 8009966:	ec55 4b11 	vmov	r4, r5, d1
 800996a:	f000 f871 	bl	8009a50 <__ieee754_pow>
 800996e:	4622      	mov	r2, r4
 8009970:	462b      	mov	r3, r5
 8009972:	4620      	mov	r0, r4
 8009974:	4629      	mov	r1, r5
 8009976:	ec57 6b10 	vmov	r6, r7, d0
 800997a:	f7f7 f8ef 	bl	8000b5c <__aeabi_dcmpun>
 800997e:	2800      	cmp	r0, #0
 8009980:	d13b      	bne.n	80099fa <pow+0xa2>
 8009982:	ec51 0b18 	vmov	r0, r1, d8
 8009986:	2200      	movs	r2, #0
 8009988:	2300      	movs	r3, #0
 800998a:	f7f7 f8b5 	bl	8000af8 <__aeabi_dcmpeq>
 800998e:	b1b8      	cbz	r0, 80099c0 <pow+0x68>
 8009990:	2200      	movs	r2, #0
 8009992:	2300      	movs	r3, #0
 8009994:	4620      	mov	r0, r4
 8009996:	4629      	mov	r1, r5
 8009998:	f7f7 f8ae 	bl	8000af8 <__aeabi_dcmpeq>
 800999c:	2800      	cmp	r0, #0
 800999e:	d146      	bne.n	8009a2e <pow+0xd6>
 80099a0:	ec45 4b10 	vmov	d0, r4, r5
 80099a4:	f000 f848 	bl	8009a38 <finite>
 80099a8:	b338      	cbz	r0, 80099fa <pow+0xa2>
 80099aa:	2200      	movs	r2, #0
 80099ac:	2300      	movs	r3, #0
 80099ae:	4620      	mov	r0, r4
 80099b0:	4629      	mov	r1, r5
 80099b2:	f7f7 f8ab 	bl	8000b0c <__aeabi_dcmplt>
 80099b6:	b300      	cbz	r0, 80099fa <pow+0xa2>
 80099b8:	f7fd ffac 	bl	8007914 <__errno>
 80099bc:	2322      	movs	r3, #34	@ 0x22
 80099be:	e01b      	b.n	80099f8 <pow+0xa0>
 80099c0:	ec47 6b10 	vmov	d0, r6, r7
 80099c4:	f000 f838 	bl	8009a38 <finite>
 80099c8:	b9e0      	cbnz	r0, 8009a04 <pow+0xac>
 80099ca:	eeb0 0a48 	vmov.f32	s0, s16
 80099ce:	eef0 0a68 	vmov.f32	s1, s17
 80099d2:	f000 f831 	bl	8009a38 <finite>
 80099d6:	b1a8      	cbz	r0, 8009a04 <pow+0xac>
 80099d8:	ec45 4b10 	vmov	d0, r4, r5
 80099dc:	f000 f82c 	bl	8009a38 <finite>
 80099e0:	b180      	cbz	r0, 8009a04 <pow+0xac>
 80099e2:	4632      	mov	r2, r6
 80099e4:	463b      	mov	r3, r7
 80099e6:	4630      	mov	r0, r6
 80099e8:	4639      	mov	r1, r7
 80099ea:	f7f7 f8b7 	bl	8000b5c <__aeabi_dcmpun>
 80099ee:	2800      	cmp	r0, #0
 80099f0:	d0e2      	beq.n	80099b8 <pow+0x60>
 80099f2:	f7fd ff8f 	bl	8007914 <__errno>
 80099f6:	2321      	movs	r3, #33	@ 0x21
 80099f8:	6003      	str	r3, [r0, #0]
 80099fa:	ecbd 8b02 	vpop	{d8}
 80099fe:	ec47 6b10 	vmov	d0, r6, r7
 8009a02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a04:	2200      	movs	r2, #0
 8009a06:	2300      	movs	r3, #0
 8009a08:	4630      	mov	r0, r6
 8009a0a:	4639      	mov	r1, r7
 8009a0c:	f7f7 f874 	bl	8000af8 <__aeabi_dcmpeq>
 8009a10:	2800      	cmp	r0, #0
 8009a12:	d0f2      	beq.n	80099fa <pow+0xa2>
 8009a14:	eeb0 0a48 	vmov.f32	s0, s16
 8009a18:	eef0 0a68 	vmov.f32	s1, s17
 8009a1c:	f000 f80c 	bl	8009a38 <finite>
 8009a20:	2800      	cmp	r0, #0
 8009a22:	d0ea      	beq.n	80099fa <pow+0xa2>
 8009a24:	ec45 4b10 	vmov	d0, r4, r5
 8009a28:	f000 f806 	bl	8009a38 <finite>
 8009a2c:	e7c3      	b.n	80099b6 <pow+0x5e>
 8009a2e:	4f01      	ldr	r7, [pc, #4]	@ (8009a34 <pow+0xdc>)
 8009a30:	2600      	movs	r6, #0
 8009a32:	e7e2      	b.n	80099fa <pow+0xa2>
 8009a34:	3ff00000 	.word	0x3ff00000

08009a38 <finite>:
 8009a38:	b082      	sub	sp, #8
 8009a3a:	ed8d 0b00 	vstr	d0, [sp]
 8009a3e:	9801      	ldr	r0, [sp, #4]
 8009a40:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8009a44:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8009a48:	0fc0      	lsrs	r0, r0, #31
 8009a4a:	b002      	add	sp, #8
 8009a4c:	4770      	bx	lr
	...

08009a50 <__ieee754_pow>:
 8009a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a54:	b091      	sub	sp, #68	@ 0x44
 8009a56:	ed8d 1b00 	vstr	d1, [sp]
 8009a5a:	e9dd 1900 	ldrd	r1, r9, [sp]
 8009a5e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8009a62:	ea5a 0001 	orrs.w	r0, sl, r1
 8009a66:	ec57 6b10 	vmov	r6, r7, d0
 8009a6a:	d113      	bne.n	8009a94 <__ieee754_pow+0x44>
 8009a6c:	19b3      	adds	r3, r6, r6
 8009a6e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8009a72:	4152      	adcs	r2, r2
 8009a74:	4298      	cmp	r0, r3
 8009a76:	4b9a      	ldr	r3, [pc, #616]	@ (8009ce0 <__ieee754_pow+0x290>)
 8009a78:	4193      	sbcs	r3, r2
 8009a7a:	f080 84ee 	bcs.w	800a45a <__ieee754_pow+0xa0a>
 8009a7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a82:	4630      	mov	r0, r6
 8009a84:	4639      	mov	r1, r7
 8009a86:	f7f6 fc19 	bl	80002bc <__adddf3>
 8009a8a:	ec41 0b10 	vmov	d0, r0, r1
 8009a8e:	b011      	add	sp, #68	@ 0x44
 8009a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a94:	4a93      	ldr	r2, [pc, #588]	@ (8009ce4 <__ieee754_pow+0x294>)
 8009a96:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8009a9a:	4295      	cmp	r5, r2
 8009a9c:	46b8      	mov	r8, r7
 8009a9e:	4633      	mov	r3, r6
 8009aa0:	d80a      	bhi.n	8009ab8 <__ieee754_pow+0x68>
 8009aa2:	d104      	bne.n	8009aae <__ieee754_pow+0x5e>
 8009aa4:	2e00      	cmp	r6, #0
 8009aa6:	d1ea      	bne.n	8009a7e <__ieee754_pow+0x2e>
 8009aa8:	45aa      	cmp	sl, r5
 8009aaa:	d8e8      	bhi.n	8009a7e <__ieee754_pow+0x2e>
 8009aac:	e001      	b.n	8009ab2 <__ieee754_pow+0x62>
 8009aae:	4592      	cmp	sl, r2
 8009ab0:	d802      	bhi.n	8009ab8 <__ieee754_pow+0x68>
 8009ab2:	4592      	cmp	sl, r2
 8009ab4:	d10f      	bne.n	8009ad6 <__ieee754_pow+0x86>
 8009ab6:	b171      	cbz	r1, 8009ad6 <__ieee754_pow+0x86>
 8009ab8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8009abc:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8009ac0:	ea58 0803 	orrs.w	r8, r8, r3
 8009ac4:	d1db      	bne.n	8009a7e <__ieee754_pow+0x2e>
 8009ac6:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009aca:	18db      	adds	r3, r3, r3
 8009acc:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8009ad0:	4152      	adcs	r2, r2
 8009ad2:	4598      	cmp	r8, r3
 8009ad4:	e7cf      	b.n	8009a76 <__ieee754_pow+0x26>
 8009ad6:	f1b8 0f00 	cmp.w	r8, #0
 8009ada:	46ab      	mov	fp, r5
 8009adc:	da43      	bge.n	8009b66 <__ieee754_pow+0x116>
 8009ade:	4a82      	ldr	r2, [pc, #520]	@ (8009ce8 <__ieee754_pow+0x298>)
 8009ae0:	4592      	cmp	sl, r2
 8009ae2:	d856      	bhi.n	8009b92 <__ieee754_pow+0x142>
 8009ae4:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8009ae8:	4592      	cmp	sl, r2
 8009aea:	f240 84c5 	bls.w	800a478 <__ieee754_pow+0xa28>
 8009aee:	ea4f 522a 	mov.w	r2, sl, asr #20
 8009af2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8009af6:	2a14      	cmp	r2, #20
 8009af8:	dd18      	ble.n	8009b2c <__ieee754_pow+0xdc>
 8009afa:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8009afe:	fa21 f402 	lsr.w	r4, r1, r2
 8009b02:	fa04 f202 	lsl.w	r2, r4, r2
 8009b06:	428a      	cmp	r2, r1
 8009b08:	f040 84b6 	bne.w	800a478 <__ieee754_pow+0xa28>
 8009b0c:	f004 0401 	and.w	r4, r4, #1
 8009b10:	f1c4 0402 	rsb	r4, r4, #2
 8009b14:	2900      	cmp	r1, #0
 8009b16:	d159      	bne.n	8009bcc <__ieee754_pow+0x17c>
 8009b18:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8009b1c:	d148      	bne.n	8009bb0 <__ieee754_pow+0x160>
 8009b1e:	4632      	mov	r2, r6
 8009b20:	463b      	mov	r3, r7
 8009b22:	4630      	mov	r0, r6
 8009b24:	4639      	mov	r1, r7
 8009b26:	f7f6 fd7f 	bl	8000628 <__aeabi_dmul>
 8009b2a:	e7ae      	b.n	8009a8a <__ieee754_pow+0x3a>
 8009b2c:	2900      	cmp	r1, #0
 8009b2e:	d14c      	bne.n	8009bca <__ieee754_pow+0x17a>
 8009b30:	f1c2 0214 	rsb	r2, r2, #20
 8009b34:	fa4a f402 	asr.w	r4, sl, r2
 8009b38:	fa04 f202 	lsl.w	r2, r4, r2
 8009b3c:	4552      	cmp	r2, sl
 8009b3e:	f040 8498 	bne.w	800a472 <__ieee754_pow+0xa22>
 8009b42:	f004 0401 	and.w	r4, r4, #1
 8009b46:	f1c4 0402 	rsb	r4, r4, #2
 8009b4a:	4a68      	ldr	r2, [pc, #416]	@ (8009cec <__ieee754_pow+0x29c>)
 8009b4c:	4592      	cmp	sl, r2
 8009b4e:	d1e3      	bne.n	8009b18 <__ieee754_pow+0xc8>
 8009b50:	f1b9 0f00 	cmp.w	r9, #0
 8009b54:	f280 8489 	bge.w	800a46a <__ieee754_pow+0xa1a>
 8009b58:	4964      	ldr	r1, [pc, #400]	@ (8009cec <__ieee754_pow+0x29c>)
 8009b5a:	4632      	mov	r2, r6
 8009b5c:	463b      	mov	r3, r7
 8009b5e:	2000      	movs	r0, #0
 8009b60:	f7f6 fe8c 	bl	800087c <__aeabi_ddiv>
 8009b64:	e791      	b.n	8009a8a <__ieee754_pow+0x3a>
 8009b66:	2400      	movs	r4, #0
 8009b68:	bb81      	cbnz	r1, 8009bcc <__ieee754_pow+0x17c>
 8009b6a:	4a5e      	ldr	r2, [pc, #376]	@ (8009ce4 <__ieee754_pow+0x294>)
 8009b6c:	4592      	cmp	sl, r2
 8009b6e:	d1ec      	bne.n	8009b4a <__ieee754_pow+0xfa>
 8009b70:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8009b74:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8009b78:	431a      	orrs	r2, r3
 8009b7a:	f000 846e 	beq.w	800a45a <__ieee754_pow+0xa0a>
 8009b7e:	4b5c      	ldr	r3, [pc, #368]	@ (8009cf0 <__ieee754_pow+0x2a0>)
 8009b80:	429d      	cmp	r5, r3
 8009b82:	d908      	bls.n	8009b96 <__ieee754_pow+0x146>
 8009b84:	f1b9 0f00 	cmp.w	r9, #0
 8009b88:	f280 846b 	bge.w	800a462 <__ieee754_pow+0xa12>
 8009b8c:	2000      	movs	r0, #0
 8009b8e:	2100      	movs	r1, #0
 8009b90:	e77b      	b.n	8009a8a <__ieee754_pow+0x3a>
 8009b92:	2402      	movs	r4, #2
 8009b94:	e7e8      	b.n	8009b68 <__ieee754_pow+0x118>
 8009b96:	f1b9 0f00 	cmp.w	r9, #0
 8009b9a:	f04f 0000 	mov.w	r0, #0
 8009b9e:	f04f 0100 	mov.w	r1, #0
 8009ba2:	f6bf af72 	bge.w	8009a8a <__ieee754_pow+0x3a>
 8009ba6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8009baa:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8009bae:	e76c      	b.n	8009a8a <__ieee754_pow+0x3a>
 8009bb0:	4a50      	ldr	r2, [pc, #320]	@ (8009cf4 <__ieee754_pow+0x2a4>)
 8009bb2:	4591      	cmp	r9, r2
 8009bb4:	d10a      	bne.n	8009bcc <__ieee754_pow+0x17c>
 8009bb6:	f1b8 0f00 	cmp.w	r8, #0
 8009bba:	db07      	blt.n	8009bcc <__ieee754_pow+0x17c>
 8009bbc:	ec47 6b10 	vmov	d0, r6, r7
 8009bc0:	b011      	add	sp, #68	@ 0x44
 8009bc2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bc6:	f000 bd4f 	b.w	800a668 <__ieee754_sqrt>
 8009bca:	2400      	movs	r4, #0
 8009bcc:	ec47 6b10 	vmov	d0, r6, r7
 8009bd0:	9302      	str	r3, [sp, #8]
 8009bd2:	f000 fc87 	bl	800a4e4 <fabs>
 8009bd6:	9b02      	ldr	r3, [sp, #8]
 8009bd8:	ec51 0b10 	vmov	r0, r1, d0
 8009bdc:	bb43      	cbnz	r3, 8009c30 <__ieee754_pow+0x1e0>
 8009bde:	4b43      	ldr	r3, [pc, #268]	@ (8009cec <__ieee754_pow+0x29c>)
 8009be0:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8009be4:	429a      	cmp	r2, r3
 8009be6:	d000      	beq.n	8009bea <__ieee754_pow+0x19a>
 8009be8:	bb15      	cbnz	r5, 8009c30 <__ieee754_pow+0x1e0>
 8009bea:	f1b9 0f00 	cmp.w	r9, #0
 8009bee:	da05      	bge.n	8009bfc <__ieee754_pow+0x1ac>
 8009bf0:	4602      	mov	r2, r0
 8009bf2:	460b      	mov	r3, r1
 8009bf4:	2000      	movs	r0, #0
 8009bf6:	493d      	ldr	r1, [pc, #244]	@ (8009cec <__ieee754_pow+0x29c>)
 8009bf8:	f7f6 fe40 	bl	800087c <__aeabi_ddiv>
 8009bfc:	f1b8 0f00 	cmp.w	r8, #0
 8009c00:	f6bf af43 	bge.w	8009a8a <__ieee754_pow+0x3a>
 8009c04:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8009c08:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8009c0c:	4325      	orrs	r5, r4
 8009c0e:	d108      	bne.n	8009c22 <__ieee754_pow+0x1d2>
 8009c10:	4602      	mov	r2, r0
 8009c12:	460b      	mov	r3, r1
 8009c14:	4610      	mov	r0, r2
 8009c16:	4619      	mov	r1, r3
 8009c18:	f7f6 fb4e 	bl	80002b8 <__aeabi_dsub>
 8009c1c:	4602      	mov	r2, r0
 8009c1e:	460b      	mov	r3, r1
 8009c20:	e79e      	b.n	8009b60 <__ieee754_pow+0x110>
 8009c22:	2c01      	cmp	r4, #1
 8009c24:	f47f af31 	bne.w	8009a8a <__ieee754_pow+0x3a>
 8009c28:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009c2c:	4619      	mov	r1, r3
 8009c2e:	e72c      	b.n	8009a8a <__ieee754_pow+0x3a>
 8009c30:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8009c34:	3b01      	subs	r3, #1
 8009c36:	ea53 0204 	orrs.w	r2, r3, r4
 8009c3a:	d102      	bne.n	8009c42 <__ieee754_pow+0x1f2>
 8009c3c:	4632      	mov	r2, r6
 8009c3e:	463b      	mov	r3, r7
 8009c40:	e7e8      	b.n	8009c14 <__ieee754_pow+0x1c4>
 8009c42:	3c01      	subs	r4, #1
 8009c44:	431c      	orrs	r4, r3
 8009c46:	d016      	beq.n	8009c76 <__ieee754_pow+0x226>
 8009c48:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009cd0 <__ieee754_pow+0x280>
 8009c4c:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8009c50:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009c54:	f240 8110 	bls.w	8009e78 <__ieee754_pow+0x428>
 8009c58:	4b27      	ldr	r3, [pc, #156]	@ (8009cf8 <__ieee754_pow+0x2a8>)
 8009c5a:	459a      	cmp	sl, r3
 8009c5c:	4b24      	ldr	r3, [pc, #144]	@ (8009cf0 <__ieee754_pow+0x2a0>)
 8009c5e:	d916      	bls.n	8009c8e <__ieee754_pow+0x23e>
 8009c60:	429d      	cmp	r5, r3
 8009c62:	d80b      	bhi.n	8009c7c <__ieee754_pow+0x22c>
 8009c64:	f1b9 0f00 	cmp.w	r9, #0
 8009c68:	da0b      	bge.n	8009c82 <__ieee754_pow+0x232>
 8009c6a:	2000      	movs	r0, #0
 8009c6c:	b011      	add	sp, #68	@ 0x44
 8009c6e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c72:	f000 bcf1 	b.w	800a658 <__math_oflow>
 8009c76:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8009cd8 <__ieee754_pow+0x288>
 8009c7a:	e7e7      	b.n	8009c4c <__ieee754_pow+0x1fc>
 8009c7c:	f1b9 0f00 	cmp.w	r9, #0
 8009c80:	dcf3      	bgt.n	8009c6a <__ieee754_pow+0x21a>
 8009c82:	2000      	movs	r0, #0
 8009c84:	b011      	add	sp, #68	@ 0x44
 8009c86:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c8a:	f000 bcdd 	b.w	800a648 <__math_uflow>
 8009c8e:	429d      	cmp	r5, r3
 8009c90:	d20c      	bcs.n	8009cac <__ieee754_pow+0x25c>
 8009c92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c96:	2200      	movs	r2, #0
 8009c98:	2300      	movs	r3, #0
 8009c9a:	f7f6 ff37 	bl	8000b0c <__aeabi_dcmplt>
 8009c9e:	3800      	subs	r0, #0
 8009ca0:	bf18      	it	ne
 8009ca2:	2001      	movne	r0, #1
 8009ca4:	f1b9 0f00 	cmp.w	r9, #0
 8009ca8:	daec      	bge.n	8009c84 <__ieee754_pow+0x234>
 8009caa:	e7df      	b.n	8009c6c <__ieee754_pow+0x21c>
 8009cac:	4b0f      	ldr	r3, [pc, #60]	@ (8009cec <__ieee754_pow+0x29c>)
 8009cae:	429d      	cmp	r5, r3
 8009cb0:	f04f 0200 	mov.w	r2, #0
 8009cb4:	d922      	bls.n	8009cfc <__ieee754_pow+0x2ac>
 8009cb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009cba:	2300      	movs	r3, #0
 8009cbc:	f7f6 ff26 	bl	8000b0c <__aeabi_dcmplt>
 8009cc0:	3800      	subs	r0, #0
 8009cc2:	bf18      	it	ne
 8009cc4:	2001      	movne	r0, #1
 8009cc6:	f1b9 0f00 	cmp.w	r9, #0
 8009cca:	dccf      	bgt.n	8009c6c <__ieee754_pow+0x21c>
 8009ccc:	e7da      	b.n	8009c84 <__ieee754_pow+0x234>
 8009cce:	bf00      	nop
 8009cd0:	00000000 	.word	0x00000000
 8009cd4:	3ff00000 	.word	0x3ff00000
 8009cd8:	00000000 	.word	0x00000000
 8009cdc:	bff00000 	.word	0xbff00000
 8009ce0:	fff00000 	.word	0xfff00000
 8009ce4:	7ff00000 	.word	0x7ff00000
 8009ce8:	433fffff 	.word	0x433fffff
 8009cec:	3ff00000 	.word	0x3ff00000
 8009cf0:	3fefffff 	.word	0x3fefffff
 8009cf4:	3fe00000 	.word	0x3fe00000
 8009cf8:	43f00000 	.word	0x43f00000
 8009cfc:	4b5a      	ldr	r3, [pc, #360]	@ (8009e68 <__ieee754_pow+0x418>)
 8009cfe:	f7f6 fadb 	bl	80002b8 <__aeabi_dsub>
 8009d02:	a351      	add	r3, pc, #324	@ (adr r3, 8009e48 <__ieee754_pow+0x3f8>)
 8009d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d08:	4604      	mov	r4, r0
 8009d0a:	460d      	mov	r5, r1
 8009d0c:	f7f6 fc8c 	bl	8000628 <__aeabi_dmul>
 8009d10:	a34f      	add	r3, pc, #316	@ (adr r3, 8009e50 <__ieee754_pow+0x400>)
 8009d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d16:	4606      	mov	r6, r0
 8009d18:	460f      	mov	r7, r1
 8009d1a:	4620      	mov	r0, r4
 8009d1c:	4629      	mov	r1, r5
 8009d1e:	f7f6 fc83 	bl	8000628 <__aeabi_dmul>
 8009d22:	4b52      	ldr	r3, [pc, #328]	@ (8009e6c <__ieee754_pow+0x41c>)
 8009d24:	4682      	mov	sl, r0
 8009d26:	468b      	mov	fp, r1
 8009d28:	2200      	movs	r2, #0
 8009d2a:	4620      	mov	r0, r4
 8009d2c:	4629      	mov	r1, r5
 8009d2e:	f7f6 fc7b 	bl	8000628 <__aeabi_dmul>
 8009d32:	4602      	mov	r2, r0
 8009d34:	460b      	mov	r3, r1
 8009d36:	a148      	add	r1, pc, #288	@ (adr r1, 8009e58 <__ieee754_pow+0x408>)
 8009d38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d3c:	f7f6 fabc 	bl	80002b8 <__aeabi_dsub>
 8009d40:	4622      	mov	r2, r4
 8009d42:	462b      	mov	r3, r5
 8009d44:	f7f6 fc70 	bl	8000628 <__aeabi_dmul>
 8009d48:	4602      	mov	r2, r0
 8009d4a:	460b      	mov	r3, r1
 8009d4c:	2000      	movs	r0, #0
 8009d4e:	4948      	ldr	r1, [pc, #288]	@ (8009e70 <__ieee754_pow+0x420>)
 8009d50:	f7f6 fab2 	bl	80002b8 <__aeabi_dsub>
 8009d54:	4622      	mov	r2, r4
 8009d56:	4680      	mov	r8, r0
 8009d58:	4689      	mov	r9, r1
 8009d5a:	462b      	mov	r3, r5
 8009d5c:	4620      	mov	r0, r4
 8009d5e:	4629      	mov	r1, r5
 8009d60:	f7f6 fc62 	bl	8000628 <__aeabi_dmul>
 8009d64:	4602      	mov	r2, r0
 8009d66:	460b      	mov	r3, r1
 8009d68:	4640      	mov	r0, r8
 8009d6a:	4649      	mov	r1, r9
 8009d6c:	f7f6 fc5c 	bl	8000628 <__aeabi_dmul>
 8009d70:	a33b      	add	r3, pc, #236	@ (adr r3, 8009e60 <__ieee754_pow+0x410>)
 8009d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d76:	f7f6 fc57 	bl	8000628 <__aeabi_dmul>
 8009d7a:	4602      	mov	r2, r0
 8009d7c:	460b      	mov	r3, r1
 8009d7e:	4650      	mov	r0, sl
 8009d80:	4659      	mov	r1, fp
 8009d82:	f7f6 fa99 	bl	80002b8 <__aeabi_dsub>
 8009d86:	4602      	mov	r2, r0
 8009d88:	460b      	mov	r3, r1
 8009d8a:	4680      	mov	r8, r0
 8009d8c:	4689      	mov	r9, r1
 8009d8e:	4630      	mov	r0, r6
 8009d90:	4639      	mov	r1, r7
 8009d92:	f7f6 fa93 	bl	80002bc <__adddf3>
 8009d96:	2400      	movs	r4, #0
 8009d98:	4632      	mov	r2, r6
 8009d9a:	463b      	mov	r3, r7
 8009d9c:	4620      	mov	r0, r4
 8009d9e:	460d      	mov	r5, r1
 8009da0:	f7f6 fa8a 	bl	80002b8 <__aeabi_dsub>
 8009da4:	4602      	mov	r2, r0
 8009da6:	460b      	mov	r3, r1
 8009da8:	4640      	mov	r0, r8
 8009daa:	4649      	mov	r1, r9
 8009dac:	f7f6 fa84 	bl	80002b8 <__aeabi_dsub>
 8009db0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009db4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009db8:	2300      	movs	r3, #0
 8009dba:	9304      	str	r3, [sp, #16]
 8009dbc:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009dc0:	4606      	mov	r6, r0
 8009dc2:	460f      	mov	r7, r1
 8009dc4:	465b      	mov	r3, fp
 8009dc6:	4652      	mov	r2, sl
 8009dc8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009dcc:	f7f6 fa74 	bl	80002b8 <__aeabi_dsub>
 8009dd0:	4622      	mov	r2, r4
 8009dd2:	462b      	mov	r3, r5
 8009dd4:	f7f6 fc28 	bl	8000628 <__aeabi_dmul>
 8009dd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ddc:	4680      	mov	r8, r0
 8009dde:	4689      	mov	r9, r1
 8009de0:	4630      	mov	r0, r6
 8009de2:	4639      	mov	r1, r7
 8009de4:	f7f6 fc20 	bl	8000628 <__aeabi_dmul>
 8009de8:	4602      	mov	r2, r0
 8009dea:	460b      	mov	r3, r1
 8009dec:	4640      	mov	r0, r8
 8009dee:	4649      	mov	r1, r9
 8009df0:	f7f6 fa64 	bl	80002bc <__adddf3>
 8009df4:	465b      	mov	r3, fp
 8009df6:	4606      	mov	r6, r0
 8009df8:	460f      	mov	r7, r1
 8009dfa:	4652      	mov	r2, sl
 8009dfc:	4620      	mov	r0, r4
 8009dfe:	4629      	mov	r1, r5
 8009e00:	f7f6 fc12 	bl	8000628 <__aeabi_dmul>
 8009e04:	460b      	mov	r3, r1
 8009e06:	4602      	mov	r2, r0
 8009e08:	4680      	mov	r8, r0
 8009e0a:	4689      	mov	r9, r1
 8009e0c:	4630      	mov	r0, r6
 8009e0e:	4639      	mov	r1, r7
 8009e10:	f7f6 fa54 	bl	80002bc <__adddf3>
 8009e14:	4b17      	ldr	r3, [pc, #92]	@ (8009e74 <__ieee754_pow+0x424>)
 8009e16:	4299      	cmp	r1, r3
 8009e18:	4604      	mov	r4, r0
 8009e1a:	460d      	mov	r5, r1
 8009e1c:	468b      	mov	fp, r1
 8009e1e:	f340 820b 	ble.w	800a238 <__ieee754_pow+0x7e8>
 8009e22:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8009e26:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8009e2a:	4303      	orrs	r3, r0
 8009e2c:	f000 81ea 	beq.w	800a204 <__ieee754_pow+0x7b4>
 8009e30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e34:	2200      	movs	r2, #0
 8009e36:	2300      	movs	r3, #0
 8009e38:	f7f6 fe68 	bl	8000b0c <__aeabi_dcmplt>
 8009e3c:	3800      	subs	r0, #0
 8009e3e:	bf18      	it	ne
 8009e40:	2001      	movne	r0, #1
 8009e42:	e713      	b.n	8009c6c <__ieee754_pow+0x21c>
 8009e44:	f3af 8000 	nop.w
 8009e48:	60000000 	.word	0x60000000
 8009e4c:	3ff71547 	.word	0x3ff71547
 8009e50:	f85ddf44 	.word	0xf85ddf44
 8009e54:	3e54ae0b 	.word	0x3e54ae0b
 8009e58:	55555555 	.word	0x55555555
 8009e5c:	3fd55555 	.word	0x3fd55555
 8009e60:	652b82fe 	.word	0x652b82fe
 8009e64:	3ff71547 	.word	0x3ff71547
 8009e68:	3ff00000 	.word	0x3ff00000
 8009e6c:	3fd00000 	.word	0x3fd00000
 8009e70:	3fe00000 	.word	0x3fe00000
 8009e74:	408fffff 	.word	0x408fffff
 8009e78:	4bd5      	ldr	r3, [pc, #852]	@ (800a1d0 <__ieee754_pow+0x780>)
 8009e7a:	ea08 0303 	and.w	r3, r8, r3
 8009e7e:	2200      	movs	r2, #0
 8009e80:	b92b      	cbnz	r3, 8009e8e <__ieee754_pow+0x43e>
 8009e82:	4bd4      	ldr	r3, [pc, #848]	@ (800a1d4 <__ieee754_pow+0x784>)
 8009e84:	f7f6 fbd0 	bl	8000628 <__aeabi_dmul>
 8009e88:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8009e8c:	468b      	mov	fp, r1
 8009e8e:	ea4f 532b 	mov.w	r3, fp, asr #20
 8009e92:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8009e96:	4413      	add	r3, r2
 8009e98:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e9a:	4bcf      	ldr	r3, [pc, #828]	@ (800a1d8 <__ieee754_pow+0x788>)
 8009e9c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8009ea0:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8009ea4:	459b      	cmp	fp, r3
 8009ea6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009eaa:	dd08      	ble.n	8009ebe <__ieee754_pow+0x46e>
 8009eac:	4bcb      	ldr	r3, [pc, #812]	@ (800a1dc <__ieee754_pow+0x78c>)
 8009eae:	459b      	cmp	fp, r3
 8009eb0:	f340 81a5 	ble.w	800a1fe <__ieee754_pow+0x7ae>
 8009eb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009eb6:	3301      	adds	r3, #1
 8009eb8:	930a      	str	r3, [sp, #40]	@ 0x28
 8009eba:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8009ebe:	f04f 0a00 	mov.w	sl, #0
 8009ec2:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8009ec6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009ec8:	4bc5      	ldr	r3, [pc, #788]	@ (800a1e0 <__ieee754_pow+0x790>)
 8009eca:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009ece:	ed93 7b00 	vldr	d7, [r3]
 8009ed2:	4629      	mov	r1, r5
 8009ed4:	ec53 2b17 	vmov	r2, r3, d7
 8009ed8:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009edc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009ee0:	f7f6 f9ea 	bl	80002b8 <__aeabi_dsub>
 8009ee4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009ee8:	4606      	mov	r6, r0
 8009eea:	460f      	mov	r7, r1
 8009eec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ef0:	f7f6 f9e4 	bl	80002bc <__adddf3>
 8009ef4:	4602      	mov	r2, r0
 8009ef6:	460b      	mov	r3, r1
 8009ef8:	2000      	movs	r0, #0
 8009efa:	49ba      	ldr	r1, [pc, #744]	@ (800a1e4 <__ieee754_pow+0x794>)
 8009efc:	f7f6 fcbe 	bl	800087c <__aeabi_ddiv>
 8009f00:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8009f04:	4602      	mov	r2, r0
 8009f06:	460b      	mov	r3, r1
 8009f08:	4630      	mov	r0, r6
 8009f0a:	4639      	mov	r1, r7
 8009f0c:	f7f6 fb8c 	bl	8000628 <__aeabi_dmul>
 8009f10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009f14:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8009f18:	106d      	asrs	r5, r5, #1
 8009f1a:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8009f1e:	f04f 0b00 	mov.w	fp, #0
 8009f22:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8009f26:	4661      	mov	r1, ip
 8009f28:	2200      	movs	r2, #0
 8009f2a:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8009f2e:	4658      	mov	r0, fp
 8009f30:	46e1      	mov	r9, ip
 8009f32:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8009f36:	4614      	mov	r4, r2
 8009f38:	461d      	mov	r5, r3
 8009f3a:	f7f6 fb75 	bl	8000628 <__aeabi_dmul>
 8009f3e:	4602      	mov	r2, r0
 8009f40:	460b      	mov	r3, r1
 8009f42:	4630      	mov	r0, r6
 8009f44:	4639      	mov	r1, r7
 8009f46:	f7f6 f9b7 	bl	80002b8 <__aeabi_dsub>
 8009f4a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009f4e:	4606      	mov	r6, r0
 8009f50:	460f      	mov	r7, r1
 8009f52:	4620      	mov	r0, r4
 8009f54:	4629      	mov	r1, r5
 8009f56:	f7f6 f9af 	bl	80002b8 <__aeabi_dsub>
 8009f5a:	4602      	mov	r2, r0
 8009f5c:	460b      	mov	r3, r1
 8009f5e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009f62:	f7f6 f9a9 	bl	80002b8 <__aeabi_dsub>
 8009f66:	465a      	mov	r2, fp
 8009f68:	464b      	mov	r3, r9
 8009f6a:	f7f6 fb5d 	bl	8000628 <__aeabi_dmul>
 8009f6e:	4602      	mov	r2, r0
 8009f70:	460b      	mov	r3, r1
 8009f72:	4630      	mov	r0, r6
 8009f74:	4639      	mov	r1, r7
 8009f76:	f7f6 f99f 	bl	80002b8 <__aeabi_dsub>
 8009f7a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009f7e:	f7f6 fb53 	bl	8000628 <__aeabi_dmul>
 8009f82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f86:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009f8a:	4610      	mov	r0, r2
 8009f8c:	4619      	mov	r1, r3
 8009f8e:	f7f6 fb4b 	bl	8000628 <__aeabi_dmul>
 8009f92:	a37d      	add	r3, pc, #500	@ (adr r3, 800a188 <__ieee754_pow+0x738>)
 8009f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f98:	4604      	mov	r4, r0
 8009f9a:	460d      	mov	r5, r1
 8009f9c:	f7f6 fb44 	bl	8000628 <__aeabi_dmul>
 8009fa0:	a37b      	add	r3, pc, #492	@ (adr r3, 800a190 <__ieee754_pow+0x740>)
 8009fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa6:	f7f6 f989 	bl	80002bc <__adddf3>
 8009faa:	4622      	mov	r2, r4
 8009fac:	462b      	mov	r3, r5
 8009fae:	f7f6 fb3b 	bl	8000628 <__aeabi_dmul>
 8009fb2:	a379      	add	r3, pc, #484	@ (adr r3, 800a198 <__ieee754_pow+0x748>)
 8009fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb8:	f7f6 f980 	bl	80002bc <__adddf3>
 8009fbc:	4622      	mov	r2, r4
 8009fbe:	462b      	mov	r3, r5
 8009fc0:	f7f6 fb32 	bl	8000628 <__aeabi_dmul>
 8009fc4:	a376      	add	r3, pc, #472	@ (adr r3, 800a1a0 <__ieee754_pow+0x750>)
 8009fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fca:	f7f6 f977 	bl	80002bc <__adddf3>
 8009fce:	4622      	mov	r2, r4
 8009fd0:	462b      	mov	r3, r5
 8009fd2:	f7f6 fb29 	bl	8000628 <__aeabi_dmul>
 8009fd6:	a374      	add	r3, pc, #464	@ (adr r3, 800a1a8 <__ieee754_pow+0x758>)
 8009fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fdc:	f7f6 f96e 	bl	80002bc <__adddf3>
 8009fe0:	4622      	mov	r2, r4
 8009fe2:	462b      	mov	r3, r5
 8009fe4:	f7f6 fb20 	bl	8000628 <__aeabi_dmul>
 8009fe8:	a371      	add	r3, pc, #452	@ (adr r3, 800a1b0 <__ieee754_pow+0x760>)
 8009fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fee:	f7f6 f965 	bl	80002bc <__adddf3>
 8009ff2:	4622      	mov	r2, r4
 8009ff4:	4606      	mov	r6, r0
 8009ff6:	460f      	mov	r7, r1
 8009ff8:	462b      	mov	r3, r5
 8009ffa:	4620      	mov	r0, r4
 8009ffc:	4629      	mov	r1, r5
 8009ffe:	f7f6 fb13 	bl	8000628 <__aeabi_dmul>
 800a002:	4602      	mov	r2, r0
 800a004:	460b      	mov	r3, r1
 800a006:	4630      	mov	r0, r6
 800a008:	4639      	mov	r1, r7
 800a00a:	f7f6 fb0d 	bl	8000628 <__aeabi_dmul>
 800a00e:	465a      	mov	r2, fp
 800a010:	4604      	mov	r4, r0
 800a012:	460d      	mov	r5, r1
 800a014:	464b      	mov	r3, r9
 800a016:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a01a:	f7f6 f94f 	bl	80002bc <__adddf3>
 800a01e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a022:	f7f6 fb01 	bl	8000628 <__aeabi_dmul>
 800a026:	4622      	mov	r2, r4
 800a028:	462b      	mov	r3, r5
 800a02a:	f7f6 f947 	bl	80002bc <__adddf3>
 800a02e:	465a      	mov	r2, fp
 800a030:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a034:	464b      	mov	r3, r9
 800a036:	4658      	mov	r0, fp
 800a038:	4649      	mov	r1, r9
 800a03a:	f7f6 faf5 	bl	8000628 <__aeabi_dmul>
 800a03e:	4b6a      	ldr	r3, [pc, #424]	@ (800a1e8 <__ieee754_pow+0x798>)
 800a040:	2200      	movs	r2, #0
 800a042:	4606      	mov	r6, r0
 800a044:	460f      	mov	r7, r1
 800a046:	f7f6 f939 	bl	80002bc <__adddf3>
 800a04a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a04e:	f7f6 f935 	bl	80002bc <__adddf3>
 800a052:	46d8      	mov	r8, fp
 800a054:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800a058:	460d      	mov	r5, r1
 800a05a:	465a      	mov	r2, fp
 800a05c:	460b      	mov	r3, r1
 800a05e:	4640      	mov	r0, r8
 800a060:	4649      	mov	r1, r9
 800a062:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800a066:	f7f6 fadf 	bl	8000628 <__aeabi_dmul>
 800a06a:	465c      	mov	r4, fp
 800a06c:	4680      	mov	r8, r0
 800a06e:	4689      	mov	r9, r1
 800a070:	4b5d      	ldr	r3, [pc, #372]	@ (800a1e8 <__ieee754_pow+0x798>)
 800a072:	2200      	movs	r2, #0
 800a074:	4620      	mov	r0, r4
 800a076:	4629      	mov	r1, r5
 800a078:	f7f6 f91e 	bl	80002b8 <__aeabi_dsub>
 800a07c:	4632      	mov	r2, r6
 800a07e:	463b      	mov	r3, r7
 800a080:	f7f6 f91a 	bl	80002b8 <__aeabi_dsub>
 800a084:	4602      	mov	r2, r0
 800a086:	460b      	mov	r3, r1
 800a088:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a08c:	f7f6 f914 	bl	80002b8 <__aeabi_dsub>
 800a090:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a094:	f7f6 fac8 	bl	8000628 <__aeabi_dmul>
 800a098:	4622      	mov	r2, r4
 800a09a:	4606      	mov	r6, r0
 800a09c:	460f      	mov	r7, r1
 800a09e:	462b      	mov	r3, r5
 800a0a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a0a4:	f7f6 fac0 	bl	8000628 <__aeabi_dmul>
 800a0a8:	4602      	mov	r2, r0
 800a0aa:	460b      	mov	r3, r1
 800a0ac:	4630      	mov	r0, r6
 800a0ae:	4639      	mov	r1, r7
 800a0b0:	f7f6 f904 	bl	80002bc <__adddf3>
 800a0b4:	4606      	mov	r6, r0
 800a0b6:	460f      	mov	r7, r1
 800a0b8:	4602      	mov	r2, r0
 800a0ba:	460b      	mov	r3, r1
 800a0bc:	4640      	mov	r0, r8
 800a0be:	4649      	mov	r1, r9
 800a0c0:	f7f6 f8fc 	bl	80002bc <__adddf3>
 800a0c4:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800a0c8:	a33b      	add	r3, pc, #236	@ (adr r3, 800a1b8 <__ieee754_pow+0x768>)
 800a0ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ce:	4658      	mov	r0, fp
 800a0d0:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800a0d4:	460d      	mov	r5, r1
 800a0d6:	f7f6 faa7 	bl	8000628 <__aeabi_dmul>
 800a0da:	465c      	mov	r4, fp
 800a0dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a0e0:	4642      	mov	r2, r8
 800a0e2:	464b      	mov	r3, r9
 800a0e4:	4620      	mov	r0, r4
 800a0e6:	4629      	mov	r1, r5
 800a0e8:	f7f6 f8e6 	bl	80002b8 <__aeabi_dsub>
 800a0ec:	4602      	mov	r2, r0
 800a0ee:	460b      	mov	r3, r1
 800a0f0:	4630      	mov	r0, r6
 800a0f2:	4639      	mov	r1, r7
 800a0f4:	f7f6 f8e0 	bl	80002b8 <__aeabi_dsub>
 800a0f8:	a331      	add	r3, pc, #196	@ (adr r3, 800a1c0 <__ieee754_pow+0x770>)
 800a0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0fe:	f7f6 fa93 	bl	8000628 <__aeabi_dmul>
 800a102:	a331      	add	r3, pc, #196	@ (adr r3, 800a1c8 <__ieee754_pow+0x778>)
 800a104:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a108:	4606      	mov	r6, r0
 800a10a:	460f      	mov	r7, r1
 800a10c:	4620      	mov	r0, r4
 800a10e:	4629      	mov	r1, r5
 800a110:	f7f6 fa8a 	bl	8000628 <__aeabi_dmul>
 800a114:	4602      	mov	r2, r0
 800a116:	460b      	mov	r3, r1
 800a118:	4630      	mov	r0, r6
 800a11a:	4639      	mov	r1, r7
 800a11c:	f7f6 f8ce 	bl	80002bc <__adddf3>
 800a120:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a122:	4b32      	ldr	r3, [pc, #200]	@ (800a1ec <__ieee754_pow+0x79c>)
 800a124:	4413      	add	r3, r2
 800a126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a12a:	f7f6 f8c7 	bl	80002bc <__adddf3>
 800a12e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a132:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a134:	f7f6 fa0e 	bl	8000554 <__aeabi_i2d>
 800a138:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a13a:	4b2d      	ldr	r3, [pc, #180]	@ (800a1f0 <__ieee754_pow+0x7a0>)
 800a13c:	4413      	add	r3, r2
 800a13e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a142:	4606      	mov	r6, r0
 800a144:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a148:	460f      	mov	r7, r1
 800a14a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a14e:	f7f6 f8b5 	bl	80002bc <__adddf3>
 800a152:	4642      	mov	r2, r8
 800a154:	464b      	mov	r3, r9
 800a156:	f7f6 f8b1 	bl	80002bc <__adddf3>
 800a15a:	4632      	mov	r2, r6
 800a15c:	463b      	mov	r3, r7
 800a15e:	f7f6 f8ad 	bl	80002bc <__adddf3>
 800a162:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800a166:	4632      	mov	r2, r6
 800a168:	463b      	mov	r3, r7
 800a16a:	4658      	mov	r0, fp
 800a16c:	460d      	mov	r5, r1
 800a16e:	f7f6 f8a3 	bl	80002b8 <__aeabi_dsub>
 800a172:	4642      	mov	r2, r8
 800a174:	464b      	mov	r3, r9
 800a176:	f7f6 f89f 	bl	80002b8 <__aeabi_dsub>
 800a17a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a17e:	f7f6 f89b 	bl	80002b8 <__aeabi_dsub>
 800a182:	465c      	mov	r4, fp
 800a184:	e036      	b.n	800a1f4 <__ieee754_pow+0x7a4>
 800a186:	bf00      	nop
 800a188:	4a454eef 	.word	0x4a454eef
 800a18c:	3fca7e28 	.word	0x3fca7e28
 800a190:	93c9db65 	.word	0x93c9db65
 800a194:	3fcd864a 	.word	0x3fcd864a
 800a198:	a91d4101 	.word	0xa91d4101
 800a19c:	3fd17460 	.word	0x3fd17460
 800a1a0:	518f264d 	.word	0x518f264d
 800a1a4:	3fd55555 	.word	0x3fd55555
 800a1a8:	db6fabff 	.word	0xdb6fabff
 800a1ac:	3fdb6db6 	.word	0x3fdb6db6
 800a1b0:	33333303 	.word	0x33333303
 800a1b4:	3fe33333 	.word	0x3fe33333
 800a1b8:	e0000000 	.word	0xe0000000
 800a1bc:	3feec709 	.word	0x3feec709
 800a1c0:	dc3a03fd 	.word	0xdc3a03fd
 800a1c4:	3feec709 	.word	0x3feec709
 800a1c8:	145b01f5 	.word	0x145b01f5
 800a1cc:	be3e2fe0 	.word	0xbe3e2fe0
 800a1d0:	7ff00000 	.word	0x7ff00000
 800a1d4:	43400000 	.word	0x43400000
 800a1d8:	0003988e 	.word	0x0003988e
 800a1dc:	000bb679 	.word	0x000bb679
 800a1e0:	0800af90 	.word	0x0800af90
 800a1e4:	3ff00000 	.word	0x3ff00000
 800a1e8:	40080000 	.word	0x40080000
 800a1ec:	0800af70 	.word	0x0800af70
 800a1f0:	0800af80 	.word	0x0800af80
 800a1f4:	4602      	mov	r2, r0
 800a1f6:	460b      	mov	r3, r1
 800a1f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a1fc:	e5d6      	b.n	8009dac <__ieee754_pow+0x35c>
 800a1fe:	f04f 0a01 	mov.w	sl, #1
 800a202:	e65e      	b.n	8009ec2 <__ieee754_pow+0x472>
 800a204:	a3b5      	add	r3, pc, #724	@ (adr r3, 800a4dc <__ieee754_pow+0xa8c>)
 800a206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a20a:	4630      	mov	r0, r6
 800a20c:	4639      	mov	r1, r7
 800a20e:	f7f6 f855 	bl	80002bc <__adddf3>
 800a212:	4642      	mov	r2, r8
 800a214:	e9cd 0100 	strd	r0, r1, [sp]
 800a218:	464b      	mov	r3, r9
 800a21a:	4620      	mov	r0, r4
 800a21c:	4629      	mov	r1, r5
 800a21e:	f7f6 f84b 	bl	80002b8 <__aeabi_dsub>
 800a222:	4602      	mov	r2, r0
 800a224:	460b      	mov	r3, r1
 800a226:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a22a:	f7f6 fc8d 	bl	8000b48 <__aeabi_dcmpgt>
 800a22e:	2800      	cmp	r0, #0
 800a230:	f47f adfe 	bne.w	8009e30 <__ieee754_pow+0x3e0>
 800a234:	4ba2      	ldr	r3, [pc, #648]	@ (800a4c0 <__ieee754_pow+0xa70>)
 800a236:	e022      	b.n	800a27e <__ieee754_pow+0x82e>
 800a238:	4ca2      	ldr	r4, [pc, #648]	@ (800a4c4 <__ieee754_pow+0xa74>)
 800a23a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a23e:	42a3      	cmp	r3, r4
 800a240:	d919      	bls.n	800a276 <__ieee754_pow+0x826>
 800a242:	4ba1      	ldr	r3, [pc, #644]	@ (800a4c8 <__ieee754_pow+0xa78>)
 800a244:	440b      	add	r3, r1
 800a246:	4303      	orrs	r3, r0
 800a248:	d009      	beq.n	800a25e <__ieee754_pow+0x80e>
 800a24a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a24e:	2200      	movs	r2, #0
 800a250:	2300      	movs	r3, #0
 800a252:	f7f6 fc5b 	bl	8000b0c <__aeabi_dcmplt>
 800a256:	3800      	subs	r0, #0
 800a258:	bf18      	it	ne
 800a25a:	2001      	movne	r0, #1
 800a25c:	e512      	b.n	8009c84 <__ieee754_pow+0x234>
 800a25e:	4642      	mov	r2, r8
 800a260:	464b      	mov	r3, r9
 800a262:	f7f6 f829 	bl	80002b8 <__aeabi_dsub>
 800a266:	4632      	mov	r2, r6
 800a268:	463b      	mov	r3, r7
 800a26a:	f7f6 fc63 	bl	8000b34 <__aeabi_dcmpge>
 800a26e:	2800      	cmp	r0, #0
 800a270:	d1eb      	bne.n	800a24a <__ieee754_pow+0x7fa>
 800a272:	4b96      	ldr	r3, [pc, #600]	@ (800a4cc <__ieee754_pow+0xa7c>)
 800a274:	e003      	b.n	800a27e <__ieee754_pow+0x82e>
 800a276:	4a96      	ldr	r2, [pc, #600]	@ (800a4d0 <__ieee754_pow+0xa80>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	f240 80e7 	bls.w	800a44c <__ieee754_pow+0x9fc>
 800a27e:	151b      	asrs	r3, r3, #20
 800a280:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800a284:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800a288:	fa4a fa03 	asr.w	sl, sl, r3
 800a28c:	44da      	add	sl, fp
 800a28e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800a292:	4890      	ldr	r0, [pc, #576]	@ (800a4d4 <__ieee754_pow+0xa84>)
 800a294:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800a298:	4108      	asrs	r0, r1
 800a29a:	ea00 030a 	and.w	r3, r0, sl
 800a29e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800a2a2:	f1c1 0114 	rsb	r1, r1, #20
 800a2a6:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800a2aa:	fa4a fa01 	asr.w	sl, sl, r1
 800a2ae:	f1bb 0f00 	cmp.w	fp, #0
 800a2b2:	4640      	mov	r0, r8
 800a2b4:	4649      	mov	r1, r9
 800a2b6:	f04f 0200 	mov.w	r2, #0
 800a2ba:	bfb8      	it	lt
 800a2bc:	f1ca 0a00 	rsblt	sl, sl, #0
 800a2c0:	f7f5 fffa 	bl	80002b8 <__aeabi_dsub>
 800a2c4:	4680      	mov	r8, r0
 800a2c6:	4689      	mov	r9, r1
 800a2c8:	4632      	mov	r2, r6
 800a2ca:	463b      	mov	r3, r7
 800a2cc:	4640      	mov	r0, r8
 800a2ce:	4649      	mov	r1, r9
 800a2d0:	f7f5 fff4 	bl	80002bc <__adddf3>
 800a2d4:	2400      	movs	r4, #0
 800a2d6:	a36a      	add	r3, pc, #424	@ (adr r3, 800a480 <__ieee754_pow+0xa30>)
 800a2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2dc:	4620      	mov	r0, r4
 800a2de:	460d      	mov	r5, r1
 800a2e0:	f7f6 f9a2 	bl	8000628 <__aeabi_dmul>
 800a2e4:	4642      	mov	r2, r8
 800a2e6:	e9cd 0100 	strd	r0, r1, [sp]
 800a2ea:	464b      	mov	r3, r9
 800a2ec:	4620      	mov	r0, r4
 800a2ee:	4629      	mov	r1, r5
 800a2f0:	f7f5 ffe2 	bl	80002b8 <__aeabi_dsub>
 800a2f4:	4602      	mov	r2, r0
 800a2f6:	460b      	mov	r3, r1
 800a2f8:	4630      	mov	r0, r6
 800a2fa:	4639      	mov	r1, r7
 800a2fc:	f7f5 ffdc 	bl	80002b8 <__aeabi_dsub>
 800a300:	a361      	add	r3, pc, #388	@ (adr r3, 800a488 <__ieee754_pow+0xa38>)
 800a302:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a306:	f7f6 f98f 	bl	8000628 <__aeabi_dmul>
 800a30a:	a361      	add	r3, pc, #388	@ (adr r3, 800a490 <__ieee754_pow+0xa40>)
 800a30c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a310:	4680      	mov	r8, r0
 800a312:	4689      	mov	r9, r1
 800a314:	4620      	mov	r0, r4
 800a316:	4629      	mov	r1, r5
 800a318:	f7f6 f986 	bl	8000628 <__aeabi_dmul>
 800a31c:	4602      	mov	r2, r0
 800a31e:	460b      	mov	r3, r1
 800a320:	4640      	mov	r0, r8
 800a322:	4649      	mov	r1, r9
 800a324:	f7f5 ffca 	bl	80002bc <__adddf3>
 800a328:	4604      	mov	r4, r0
 800a32a:	460d      	mov	r5, r1
 800a32c:	4602      	mov	r2, r0
 800a32e:	460b      	mov	r3, r1
 800a330:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a334:	f7f5 ffc2 	bl	80002bc <__adddf3>
 800a338:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a33c:	4680      	mov	r8, r0
 800a33e:	4689      	mov	r9, r1
 800a340:	f7f5 ffba 	bl	80002b8 <__aeabi_dsub>
 800a344:	4602      	mov	r2, r0
 800a346:	460b      	mov	r3, r1
 800a348:	4620      	mov	r0, r4
 800a34a:	4629      	mov	r1, r5
 800a34c:	f7f5 ffb4 	bl	80002b8 <__aeabi_dsub>
 800a350:	4642      	mov	r2, r8
 800a352:	4606      	mov	r6, r0
 800a354:	460f      	mov	r7, r1
 800a356:	464b      	mov	r3, r9
 800a358:	4640      	mov	r0, r8
 800a35a:	4649      	mov	r1, r9
 800a35c:	f7f6 f964 	bl	8000628 <__aeabi_dmul>
 800a360:	a34d      	add	r3, pc, #308	@ (adr r3, 800a498 <__ieee754_pow+0xa48>)
 800a362:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a366:	4604      	mov	r4, r0
 800a368:	460d      	mov	r5, r1
 800a36a:	f7f6 f95d 	bl	8000628 <__aeabi_dmul>
 800a36e:	a34c      	add	r3, pc, #304	@ (adr r3, 800a4a0 <__ieee754_pow+0xa50>)
 800a370:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a374:	f7f5 ffa0 	bl	80002b8 <__aeabi_dsub>
 800a378:	4622      	mov	r2, r4
 800a37a:	462b      	mov	r3, r5
 800a37c:	f7f6 f954 	bl	8000628 <__aeabi_dmul>
 800a380:	a349      	add	r3, pc, #292	@ (adr r3, 800a4a8 <__ieee754_pow+0xa58>)
 800a382:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a386:	f7f5 ff99 	bl	80002bc <__adddf3>
 800a38a:	4622      	mov	r2, r4
 800a38c:	462b      	mov	r3, r5
 800a38e:	f7f6 f94b 	bl	8000628 <__aeabi_dmul>
 800a392:	a347      	add	r3, pc, #284	@ (adr r3, 800a4b0 <__ieee754_pow+0xa60>)
 800a394:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a398:	f7f5 ff8e 	bl	80002b8 <__aeabi_dsub>
 800a39c:	4622      	mov	r2, r4
 800a39e:	462b      	mov	r3, r5
 800a3a0:	f7f6 f942 	bl	8000628 <__aeabi_dmul>
 800a3a4:	a344      	add	r3, pc, #272	@ (adr r3, 800a4b8 <__ieee754_pow+0xa68>)
 800a3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3aa:	f7f5 ff87 	bl	80002bc <__adddf3>
 800a3ae:	4622      	mov	r2, r4
 800a3b0:	462b      	mov	r3, r5
 800a3b2:	f7f6 f939 	bl	8000628 <__aeabi_dmul>
 800a3b6:	4602      	mov	r2, r0
 800a3b8:	460b      	mov	r3, r1
 800a3ba:	4640      	mov	r0, r8
 800a3bc:	4649      	mov	r1, r9
 800a3be:	f7f5 ff7b 	bl	80002b8 <__aeabi_dsub>
 800a3c2:	4604      	mov	r4, r0
 800a3c4:	460d      	mov	r5, r1
 800a3c6:	4602      	mov	r2, r0
 800a3c8:	460b      	mov	r3, r1
 800a3ca:	4640      	mov	r0, r8
 800a3cc:	4649      	mov	r1, r9
 800a3ce:	f7f6 f92b 	bl	8000628 <__aeabi_dmul>
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	e9cd 0100 	strd	r0, r1, [sp]
 800a3d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a3dc:	4620      	mov	r0, r4
 800a3de:	4629      	mov	r1, r5
 800a3e0:	f7f5 ff6a 	bl	80002b8 <__aeabi_dsub>
 800a3e4:	4602      	mov	r2, r0
 800a3e6:	460b      	mov	r3, r1
 800a3e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a3ec:	f7f6 fa46 	bl	800087c <__aeabi_ddiv>
 800a3f0:	4632      	mov	r2, r6
 800a3f2:	4604      	mov	r4, r0
 800a3f4:	460d      	mov	r5, r1
 800a3f6:	463b      	mov	r3, r7
 800a3f8:	4640      	mov	r0, r8
 800a3fa:	4649      	mov	r1, r9
 800a3fc:	f7f6 f914 	bl	8000628 <__aeabi_dmul>
 800a400:	4632      	mov	r2, r6
 800a402:	463b      	mov	r3, r7
 800a404:	f7f5 ff5a 	bl	80002bc <__adddf3>
 800a408:	4602      	mov	r2, r0
 800a40a:	460b      	mov	r3, r1
 800a40c:	4620      	mov	r0, r4
 800a40e:	4629      	mov	r1, r5
 800a410:	f7f5 ff52 	bl	80002b8 <__aeabi_dsub>
 800a414:	4642      	mov	r2, r8
 800a416:	464b      	mov	r3, r9
 800a418:	f7f5 ff4e 	bl	80002b8 <__aeabi_dsub>
 800a41c:	460b      	mov	r3, r1
 800a41e:	4602      	mov	r2, r0
 800a420:	492d      	ldr	r1, [pc, #180]	@ (800a4d8 <__ieee754_pow+0xa88>)
 800a422:	2000      	movs	r0, #0
 800a424:	f7f5 ff48 	bl	80002b8 <__aeabi_dsub>
 800a428:	ec41 0b10 	vmov	d0, r0, r1
 800a42c:	ee10 3a90 	vmov	r3, s1
 800a430:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800a434:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a438:	da0b      	bge.n	800a452 <__ieee754_pow+0xa02>
 800a43a:	4650      	mov	r0, sl
 800a43c:	f000 f85c 	bl	800a4f8 <scalbn>
 800a440:	ec51 0b10 	vmov	r0, r1, d0
 800a444:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a448:	f7ff bb6d 	b.w	8009b26 <__ieee754_pow+0xd6>
 800a44c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800a450:	e73a      	b.n	800a2c8 <__ieee754_pow+0x878>
 800a452:	ec51 0b10 	vmov	r0, r1, d0
 800a456:	4619      	mov	r1, r3
 800a458:	e7f4      	b.n	800a444 <__ieee754_pow+0x9f4>
 800a45a:	491f      	ldr	r1, [pc, #124]	@ (800a4d8 <__ieee754_pow+0xa88>)
 800a45c:	2000      	movs	r0, #0
 800a45e:	f7ff bb14 	b.w	8009a8a <__ieee754_pow+0x3a>
 800a462:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a466:	f7ff bb10 	b.w	8009a8a <__ieee754_pow+0x3a>
 800a46a:	4630      	mov	r0, r6
 800a46c:	4639      	mov	r1, r7
 800a46e:	f7ff bb0c 	b.w	8009a8a <__ieee754_pow+0x3a>
 800a472:	460c      	mov	r4, r1
 800a474:	f7ff bb69 	b.w	8009b4a <__ieee754_pow+0xfa>
 800a478:	2400      	movs	r4, #0
 800a47a:	f7ff bb4b 	b.w	8009b14 <__ieee754_pow+0xc4>
 800a47e:	bf00      	nop
 800a480:	00000000 	.word	0x00000000
 800a484:	3fe62e43 	.word	0x3fe62e43
 800a488:	fefa39ef 	.word	0xfefa39ef
 800a48c:	3fe62e42 	.word	0x3fe62e42
 800a490:	0ca86c39 	.word	0x0ca86c39
 800a494:	be205c61 	.word	0xbe205c61
 800a498:	72bea4d0 	.word	0x72bea4d0
 800a49c:	3e663769 	.word	0x3e663769
 800a4a0:	c5d26bf1 	.word	0xc5d26bf1
 800a4a4:	3ebbbd41 	.word	0x3ebbbd41
 800a4a8:	af25de2c 	.word	0xaf25de2c
 800a4ac:	3f11566a 	.word	0x3f11566a
 800a4b0:	16bebd93 	.word	0x16bebd93
 800a4b4:	3f66c16c 	.word	0x3f66c16c
 800a4b8:	5555553e 	.word	0x5555553e
 800a4bc:	3fc55555 	.word	0x3fc55555
 800a4c0:	40900000 	.word	0x40900000
 800a4c4:	4090cbff 	.word	0x4090cbff
 800a4c8:	3f6f3400 	.word	0x3f6f3400
 800a4cc:	4090cc00 	.word	0x4090cc00
 800a4d0:	3fe00000 	.word	0x3fe00000
 800a4d4:	fff00000 	.word	0xfff00000
 800a4d8:	3ff00000 	.word	0x3ff00000
 800a4dc:	652b82fe 	.word	0x652b82fe
 800a4e0:	3c971547 	.word	0x3c971547

0800a4e4 <fabs>:
 800a4e4:	ec51 0b10 	vmov	r0, r1, d0
 800a4e8:	4602      	mov	r2, r0
 800a4ea:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a4ee:	ec43 2b10 	vmov	d0, r2, r3
 800a4f2:	4770      	bx	lr
 800a4f4:	0000      	movs	r0, r0
	...

0800a4f8 <scalbn>:
 800a4f8:	b570      	push	{r4, r5, r6, lr}
 800a4fa:	ec55 4b10 	vmov	r4, r5, d0
 800a4fe:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800a502:	4606      	mov	r6, r0
 800a504:	462b      	mov	r3, r5
 800a506:	b991      	cbnz	r1, 800a52e <scalbn+0x36>
 800a508:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800a50c:	4323      	orrs	r3, r4
 800a50e:	d03b      	beq.n	800a588 <scalbn+0x90>
 800a510:	4b33      	ldr	r3, [pc, #204]	@ (800a5e0 <scalbn+0xe8>)
 800a512:	4620      	mov	r0, r4
 800a514:	4629      	mov	r1, r5
 800a516:	2200      	movs	r2, #0
 800a518:	f7f6 f886 	bl	8000628 <__aeabi_dmul>
 800a51c:	4b31      	ldr	r3, [pc, #196]	@ (800a5e4 <scalbn+0xec>)
 800a51e:	429e      	cmp	r6, r3
 800a520:	4604      	mov	r4, r0
 800a522:	460d      	mov	r5, r1
 800a524:	da0f      	bge.n	800a546 <scalbn+0x4e>
 800a526:	a326      	add	r3, pc, #152	@ (adr r3, 800a5c0 <scalbn+0xc8>)
 800a528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a52c:	e01e      	b.n	800a56c <scalbn+0x74>
 800a52e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800a532:	4291      	cmp	r1, r2
 800a534:	d10b      	bne.n	800a54e <scalbn+0x56>
 800a536:	4622      	mov	r2, r4
 800a538:	4620      	mov	r0, r4
 800a53a:	4629      	mov	r1, r5
 800a53c:	f7f5 febe 	bl	80002bc <__adddf3>
 800a540:	4604      	mov	r4, r0
 800a542:	460d      	mov	r5, r1
 800a544:	e020      	b.n	800a588 <scalbn+0x90>
 800a546:	460b      	mov	r3, r1
 800a548:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800a54c:	3936      	subs	r1, #54	@ 0x36
 800a54e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800a552:	4296      	cmp	r6, r2
 800a554:	dd0d      	ble.n	800a572 <scalbn+0x7a>
 800a556:	2d00      	cmp	r5, #0
 800a558:	a11b      	add	r1, pc, #108	@ (adr r1, 800a5c8 <scalbn+0xd0>)
 800a55a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a55e:	da02      	bge.n	800a566 <scalbn+0x6e>
 800a560:	a11b      	add	r1, pc, #108	@ (adr r1, 800a5d0 <scalbn+0xd8>)
 800a562:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a566:	a318      	add	r3, pc, #96	@ (adr r3, 800a5c8 <scalbn+0xd0>)
 800a568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a56c:	f7f6 f85c 	bl	8000628 <__aeabi_dmul>
 800a570:	e7e6      	b.n	800a540 <scalbn+0x48>
 800a572:	1872      	adds	r2, r6, r1
 800a574:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800a578:	428a      	cmp	r2, r1
 800a57a:	dcec      	bgt.n	800a556 <scalbn+0x5e>
 800a57c:	2a00      	cmp	r2, #0
 800a57e:	dd06      	ble.n	800a58e <scalbn+0x96>
 800a580:	f36f 531e 	bfc	r3, #20, #11
 800a584:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a588:	ec45 4b10 	vmov	d0, r4, r5
 800a58c:	bd70      	pop	{r4, r5, r6, pc}
 800a58e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800a592:	da08      	bge.n	800a5a6 <scalbn+0xae>
 800a594:	2d00      	cmp	r5, #0
 800a596:	a10a      	add	r1, pc, #40	@ (adr r1, 800a5c0 <scalbn+0xc8>)
 800a598:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a59c:	dac3      	bge.n	800a526 <scalbn+0x2e>
 800a59e:	a10e      	add	r1, pc, #56	@ (adr r1, 800a5d8 <scalbn+0xe0>)
 800a5a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a5a4:	e7bf      	b.n	800a526 <scalbn+0x2e>
 800a5a6:	3236      	adds	r2, #54	@ 0x36
 800a5a8:	f36f 531e 	bfc	r3, #20, #11
 800a5ac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a5b0:	4620      	mov	r0, r4
 800a5b2:	4b0d      	ldr	r3, [pc, #52]	@ (800a5e8 <scalbn+0xf0>)
 800a5b4:	4629      	mov	r1, r5
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	e7d8      	b.n	800a56c <scalbn+0x74>
 800a5ba:	bf00      	nop
 800a5bc:	f3af 8000 	nop.w
 800a5c0:	c2f8f359 	.word	0xc2f8f359
 800a5c4:	01a56e1f 	.word	0x01a56e1f
 800a5c8:	8800759c 	.word	0x8800759c
 800a5cc:	7e37e43c 	.word	0x7e37e43c
 800a5d0:	8800759c 	.word	0x8800759c
 800a5d4:	fe37e43c 	.word	0xfe37e43c
 800a5d8:	c2f8f359 	.word	0xc2f8f359
 800a5dc:	81a56e1f 	.word	0x81a56e1f
 800a5e0:	43500000 	.word	0x43500000
 800a5e4:	ffff3cb0 	.word	0xffff3cb0
 800a5e8:	3c900000 	.word	0x3c900000

0800a5ec <with_errno>:
 800a5ec:	b510      	push	{r4, lr}
 800a5ee:	ed2d 8b02 	vpush	{d8}
 800a5f2:	eeb0 8a40 	vmov.f32	s16, s0
 800a5f6:	eef0 8a60 	vmov.f32	s17, s1
 800a5fa:	4604      	mov	r4, r0
 800a5fc:	f7fd f98a 	bl	8007914 <__errno>
 800a600:	eeb0 0a48 	vmov.f32	s0, s16
 800a604:	eef0 0a68 	vmov.f32	s1, s17
 800a608:	ecbd 8b02 	vpop	{d8}
 800a60c:	6004      	str	r4, [r0, #0]
 800a60e:	bd10      	pop	{r4, pc}

0800a610 <xflow>:
 800a610:	4603      	mov	r3, r0
 800a612:	b507      	push	{r0, r1, r2, lr}
 800a614:	ec51 0b10 	vmov	r0, r1, d0
 800a618:	b183      	cbz	r3, 800a63c <xflow+0x2c>
 800a61a:	4602      	mov	r2, r0
 800a61c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a620:	e9cd 2300 	strd	r2, r3, [sp]
 800a624:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a628:	f7f5 fffe 	bl	8000628 <__aeabi_dmul>
 800a62c:	ec41 0b10 	vmov	d0, r0, r1
 800a630:	2022      	movs	r0, #34	@ 0x22
 800a632:	b003      	add	sp, #12
 800a634:	f85d eb04 	ldr.w	lr, [sp], #4
 800a638:	f7ff bfd8 	b.w	800a5ec <with_errno>
 800a63c:	4602      	mov	r2, r0
 800a63e:	460b      	mov	r3, r1
 800a640:	e7ee      	b.n	800a620 <xflow+0x10>
 800a642:	0000      	movs	r0, r0
 800a644:	0000      	movs	r0, r0
	...

0800a648 <__math_uflow>:
 800a648:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a650 <__math_uflow+0x8>
 800a64c:	f7ff bfe0 	b.w	800a610 <xflow>
 800a650:	00000000 	.word	0x00000000
 800a654:	10000000 	.word	0x10000000

0800a658 <__math_oflow>:
 800a658:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a660 <__math_oflow+0x8>
 800a65c:	f7ff bfd8 	b.w	800a610 <xflow>
 800a660:	00000000 	.word	0x00000000
 800a664:	70000000 	.word	0x70000000

0800a668 <__ieee754_sqrt>:
 800a668:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a66c:	4a66      	ldr	r2, [pc, #408]	@ (800a808 <__ieee754_sqrt+0x1a0>)
 800a66e:	ec55 4b10 	vmov	r4, r5, d0
 800a672:	43aa      	bics	r2, r5
 800a674:	462b      	mov	r3, r5
 800a676:	4621      	mov	r1, r4
 800a678:	d110      	bne.n	800a69c <__ieee754_sqrt+0x34>
 800a67a:	4622      	mov	r2, r4
 800a67c:	4620      	mov	r0, r4
 800a67e:	4629      	mov	r1, r5
 800a680:	f7f5 ffd2 	bl	8000628 <__aeabi_dmul>
 800a684:	4602      	mov	r2, r0
 800a686:	460b      	mov	r3, r1
 800a688:	4620      	mov	r0, r4
 800a68a:	4629      	mov	r1, r5
 800a68c:	f7f5 fe16 	bl	80002bc <__adddf3>
 800a690:	4604      	mov	r4, r0
 800a692:	460d      	mov	r5, r1
 800a694:	ec45 4b10 	vmov	d0, r4, r5
 800a698:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a69c:	2d00      	cmp	r5, #0
 800a69e:	dc0e      	bgt.n	800a6be <__ieee754_sqrt+0x56>
 800a6a0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800a6a4:	4322      	orrs	r2, r4
 800a6a6:	d0f5      	beq.n	800a694 <__ieee754_sqrt+0x2c>
 800a6a8:	b19d      	cbz	r5, 800a6d2 <__ieee754_sqrt+0x6a>
 800a6aa:	4622      	mov	r2, r4
 800a6ac:	4620      	mov	r0, r4
 800a6ae:	4629      	mov	r1, r5
 800a6b0:	f7f5 fe02 	bl	80002b8 <__aeabi_dsub>
 800a6b4:	4602      	mov	r2, r0
 800a6b6:	460b      	mov	r3, r1
 800a6b8:	f7f6 f8e0 	bl	800087c <__aeabi_ddiv>
 800a6bc:	e7e8      	b.n	800a690 <__ieee754_sqrt+0x28>
 800a6be:	152a      	asrs	r2, r5, #20
 800a6c0:	d115      	bne.n	800a6ee <__ieee754_sqrt+0x86>
 800a6c2:	2000      	movs	r0, #0
 800a6c4:	e009      	b.n	800a6da <__ieee754_sqrt+0x72>
 800a6c6:	0acb      	lsrs	r3, r1, #11
 800a6c8:	3a15      	subs	r2, #21
 800a6ca:	0549      	lsls	r1, r1, #21
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d0fa      	beq.n	800a6c6 <__ieee754_sqrt+0x5e>
 800a6d0:	e7f7      	b.n	800a6c2 <__ieee754_sqrt+0x5a>
 800a6d2:	462a      	mov	r2, r5
 800a6d4:	e7fa      	b.n	800a6cc <__ieee754_sqrt+0x64>
 800a6d6:	005b      	lsls	r3, r3, #1
 800a6d8:	3001      	adds	r0, #1
 800a6da:	02dc      	lsls	r4, r3, #11
 800a6dc:	d5fb      	bpl.n	800a6d6 <__ieee754_sqrt+0x6e>
 800a6de:	1e44      	subs	r4, r0, #1
 800a6e0:	1b12      	subs	r2, r2, r4
 800a6e2:	f1c0 0420 	rsb	r4, r0, #32
 800a6e6:	fa21 f404 	lsr.w	r4, r1, r4
 800a6ea:	4323      	orrs	r3, r4
 800a6ec:	4081      	lsls	r1, r0
 800a6ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a6f2:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800a6f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a6fa:	07d2      	lsls	r2, r2, #31
 800a6fc:	bf5c      	itt	pl
 800a6fe:	005b      	lslpl	r3, r3, #1
 800a700:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800a704:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a708:	bf58      	it	pl
 800a70a:	0049      	lslpl	r1, r1, #1
 800a70c:	2600      	movs	r6, #0
 800a70e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800a712:	107f      	asrs	r7, r7, #1
 800a714:	0049      	lsls	r1, r1, #1
 800a716:	2016      	movs	r0, #22
 800a718:	4632      	mov	r2, r6
 800a71a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800a71e:	1915      	adds	r5, r2, r4
 800a720:	429d      	cmp	r5, r3
 800a722:	bfde      	ittt	le
 800a724:	192a      	addle	r2, r5, r4
 800a726:	1b5b      	suble	r3, r3, r5
 800a728:	1936      	addle	r6, r6, r4
 800a72a:	0fcd      	lsrs	r5, r1, #31
 800a72c:	3801      	subs	r0, #1
 800a72e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a732:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a736:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a73a:	d1f0      	bne.n	800a71e <__ieee754_sqrt+0xb6>
 800a73c:	4605      	mov	r5, r0
 800a73e:	2420      	movs	r4, #32
 800a740:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800a744:	4293      	cmp	r3, r2
 800a746:	eb0c 0e00 	add.w	lr, ip, r0
 800a74a:	dc02      	bgt.n	800a752 <__ieee754_sqrt+0xea>
 800a74c:	d113      	bne.n	800a776 <__ieee754_sqrt+0x10e>
 800a74e:	458e      	cmp	lr, r1
 800a750:	d811      	bhi.n	800a776 <__ieee754_sqrt+0x10e>
 800a752:	f1be 0f00 	cmp.w	lr, #0
 800a756:	eb0e 000c 	add.w	r0, lr, ip
 800a75a:	da3f      	bge.n	800a7dc <__ieee754_sqrt+0x174>
 800a75c:	2800      	cmp	r0, #0
 800a75e:	db3d      	blt.n	800a7dc <__ieee754_sqrt+0x174>
 800a760:	f102 0801 	add.w	r8, r2, #1
 800a764:	1a9b      	subs	r3, r3, r2
 800a766:	458e      	cmp	lr, r1
 800a768:	bf88      	it	hi
 800a76a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a76e:	eba1 010e 	sub.w	r1, r1, lr
 800a772:	4465      	add	r5, ip
 800a774:	4642      	mov	r2, r8
 800a776:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800a77a:	3c01      	subs	r4, #1
 800a77c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800a780:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a784:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800a788:	d1dc      	bne.n	800a744 <__ieee754_sqrt+0xdc>
 800a78a:	4319      	orrs	r1, r3
 800a78c:	d01b      	beq.n	800a7c6 <__ieee754_sqrt+0x15e>
 800a78e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800a80c <__ieee754_sqrt+0x1a4>
 800a792:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800a810 <__ieee754_sqrt+0x1a8>
 800a796:	e9da 0100 	ldrd	r0, r1, [sl]
 800a79a:	e9db 2300 	ldrd	r2, r3, [fp]
 800a79e:	f7f5 fd8b 	bl	80002b8 <__aeabi_dsub>
 800a7a2:	e9da 8900 	ldrd	r8, r9, [sl]
 800a7a6:	4602      	mov	r2, r0
 800a7a8:	460b      	mov	r3, r1
 800a7aa:	4640      	mov	r0, r8
 800a7ac:	4649      	mov	r1, r9
 800a7ae:	f7f6 f9b7 	bl	8000b20 <__aeabi_dcmple>
 800a7b2:	b140      	cbz	r0, 800a7c6 <__ieee754_sqrt+0x15e>
 800a7b4:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a7b8:	e9da 0100 	ldrd	r0, r1, [sl]
 800a7bc:	e9db 2300 	ldrd	r2, r3, [fp]
 800a7c0:	d10e      	bne.n	800a7e0 <__ieee754_sqrt+0x178>
 800a7c2:	3601      	adds	r6, #1
 800a7c4:	4625      	mov	r5, r4
 800a7c6:	1073      	asrs	r3, r6, #1
 800a7c8:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800a7cc:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800a7d0:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800a7d4:	086b      	lsrs	r3, r5, #1
 800a7d6:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800a7da:	e759      	b.n	800a690 <__ieee754_sqrt+0x28>
 800a7dc:	4690      	mov	r8, r2
 800a7de:	e7c1      	b.n	800a764 <__ieee754_sqrt+0xfc>
 800a7e0:	f7f5 fd6c 	bl	80002bc <__adddf3>
 800a7e4:	e9da 8900 	ldrd	r8, r9, [sl]
 800a7e8:	4602      	mov	r2, r0
 800a7ea:	460b      	mov	r3, r1
 800a7ec:	4640      	mov	r0, r8
 800a7ee:	4649      	mov	r1, r9
 800a7f0:	f7f6 f98c 	bl	8000b0c <__aeabi_dcmplt>
 800a7f4:	b120      	cbz	r0, 800a800 <__ieee754_sqrt+0x198>
 800a7f6:	1cab      	adds	r3, r5, #2
 800a7f8:	bf08      	it	eq
 800a7fa:	3601      	addeq	r6, #1
 800a7fc:	3502      	adds	r5, #2
 800a7fe:	e7e2      	b.n	800a7c6 <__ieee754_sqrt+0x15e>
 800a800:	1c6b      	adds	r3, r5, #1
 800a802:	f023 0501 	bic.w	r5, r3, #1
 800a806:	e7de      	b.n	800a7c6 <__ieee754_sqrt+0x15e>
 800a808:	7ff00000 	.word	0x7ff00000
 800a80c:	0800afa8 	.word	0x0800afa8
 800a810:	0800afa0 	.word	0x0800afa0

0800a814 <_init>:
 800a814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a816:	bf00      	nop
 800a818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a81a:	bc08      	pop	{r3}
 800a81c:	469e      	mov	lr, r3
 800a81e:	4770      	bx	lr

0800a820 <_fini>:
 800a820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a822:	bf00      	nop
 800a824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a826:	bc08      	pop	{r3}
 800a828:	469e      	mov	lr, r3
 800a82a:	4770      	bx	lr
