<ul class="inline-task-list" data-inline-tasks-content-id="16169286"><li data-inline-task-id="764">#Cov.DMI.CMC.TwoDtyCL: <a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a> Sec 7.1 first note. A system may have two different dirty CLs with CMC enabled.</li><li data-inline-task-id="765">#Check.DMI.CMC.EvictionOnDty: <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> Sec 7.1. DMI performs evictions only for dirty CLs.</li><li data-inline-task-id="818">#check.DMI.CMC.MrdHitRemove: <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> Sec 7.1. When configured with Remove policy MRD hit should always result in CL invalidate in CMC </li><li data-inline-task-id="819">#Cov.DMI.CMC.HntDropOnRttColl: <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> Sec 7.2.1. Hint Drop on RTT collision.</li><li data-inline-task-id="820">#Check.DMI.CMC.HntHitCollRtt: <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> Sec 7.2.1. The address of an HNTreq message cannot simultaneously match the address of a CMC resource and the address of an RTT resource in the read state or in the speculative state with the stale response flag clear.</li><li data-inline-task-id="821">#Check.DMI.CMC.MrdHitCollRtt: <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> Sec7.3.1. The address of a memory read MRDreq message cannot simultaneously match the address of a CMC resource and the address of an RTT resource in the read state or in the speculative state with the stale response flag clear.</li><li data-inline-task-id="822"><span> #Cov.DMI.DtwWhenRttFull: <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> DMI should not block DTWs when RTT is full. both with and without cache</span></li><li data-inline-task-id="823"><span> #Check.DMI.CMC.DtwClnDrop: <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a>. sec7.5.1. DtwDataCln is drop senarios.</span></li><li data-inline-task-id="824"><span>#Check.DMI.AxQOS: <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> Sec4.4 DmiArch doc. AxQos lower bits are urgency bits from SfiPriv </span></li><li data-inline-task-id="825"><span> </span></li></ul>