<!DOCTYPE Robei>
<Module Width="900" Comment="" Height="600" Code="&#x9;//parameter DELAY=5_000_000;&#xa;&#x9;parameter DELAY=50; //for test&#xa;&#x9;    &#xa;&#x9;    reg [23:0] cnt_delay;&#xa;&#x9;    reg rst_flag;&#xa;&#x9;    &#xa;&#x9;    always@ (posedge Clk or negedge Rst_n)begin&#xa;&#x9;        if(!Rst_n)begin&#xa;&#x9;            cnt_delay&lt;=24'b0;&#xa;&#x9;            Finish&lt;=0;&#xa;&#x9;        end&#xa;&#x9;        else if(LM75A_EN)begin&#xa;&#x9;            if(cnt_delay==DELAY)begin&#xa;&#x9;               Finish&lt;=1'b1; &#xa;&#x9;               cnt_delay&lt;=24'b0;&#xa;&#x9;            end&#xa;&#x9;            else begin&#xa;&#x9;                Finish&lt;=1'b0;&#xa;&#x9;                cnt_delay&lt;=cnt_delay+1;&#xa;&#x9;            end                &#xa;&#x9;         end&#xa;&#x9;         else begin&#xa;&#x9;             Finish&lt;=1'b0;&#xa;&#x9;             cnt_delay&lt;=24'b0;&#xa;&#x9;         end&#xa;&#x9;           &#xa;&#x9;    end&#xa;&#x9;" Y="0" Name="Read_clock_of_LM75A" Type="module" Include="" File="Current/Read_clock_of_LM75A.model" Parameters="" Color="#d3d3d3" Parent="0" Class="module" X="0">
 <Port Width="20" Height="20" Y="0.181667" Name="Clk" Side="left" Color="#ff0000" Parent="Read_clock_of_LM75A" X="-0.0222222" Inout="input" Datatype="wire" Function="" Datasize="1"/>
 <Port Width="20" Height="20" Y="0.381667" Name="Rst_n" Side="left" Color="#ffff00" Parent="Read_clock_of_LM75A" X="-0.0222222" Inout="input" Datatype="wire" Function="" Datasize="1"/>
 <Port Width="20" Height="20" Y="0.581667" Name="LM75A_EN" Side="left" Color="#0000ff" Parent="Read_clock_of_LM75A" X="-0.0222222" Inout="input" Datatype="wire" Function="" Datasize="1"/>
 <Port Width="20" Height="20" Y="0.316667" Name="Finish" Side="right" Color="#800080" Parent="Read_clock_of_LM75A" X="0.977778" Inout="output" Datatype="reg" Function="" Datasize="1"/>
</Module>
