# SIEEECure Project Outline
Check out the [FPGA - Project Overview](https://inst.eecs.berkeley.edu/~eecs151/fa25/static/fpga/project) and [ASIC - Project Overview](https://inst.eecs.berkeley.edu/~eecs151/fa25/static/asic/project/) to see the specs.

**CPU Block Diagram Design** (Currently Focusing on FPGA CPU implementation)**
Current Design (Work in Progress) (https://drive.google.com/file/d/1tdzeu0AZM_9jz6gI-NM3BzAqqh0Cv2bQ/view?usp=sharing)

**Encryption Block Design**

**Verilog FPGA Design**

**FPGA Implementation PCB Design**

**Verilog ASIC Design**

**ASIC Implementation PCB Design**

**Tests and Verification**

# Task List:
https://docs.google.com/spreadsheets/d/1walAEWDHxZTSH2PpXo3NRK0w-Gf8wQEKrzrvVh7HwGo/edit?usp=sharing

# Resources:
- # ** Central Process Unit Design **
- [RISC-V ISA 32bit and 64bit Structures] (https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html)
- [Example RISCV CPU Implementation] (https://stnolting.github.io/neorv32/#_neorv32_central_processing_unit_cpu)
- [Example 5 Stage RISCV_CPU] (https://docs.google.com/presentation/d/1nTC-mkFau72CUAblkCYMHcaFrQtrW8fM_QqXUEoqdnI/edit?usp=sharing)
- # ** Encryption Design **
- [Sequestered Encryption for Hardware] (https://ieeexplore.ieee.org/abstract/document/9935044)
- [ASIC Encryption Example] (https://github.com/ucb-ee290c/sp21-aes-rocc-accel)
- [Block Cipher Modes of Operation] (https://en.wikipedia.org/wiki/Block_cipher_mode_of_operation)
- [AES 128 Bit Counter Mode of Operation (CTR)] (https://billatnapier.medium.com/ctr-mode-in-aes-1e3db1c74716)
- [AES 128 Bit Modes of Operation Tutorials] (https://cryptographyacademy.com/modes-of-operation/)
- [AES 128 Bit Example] (https://www.kavaliro.com/wp-content/uploads/2014/03/AES.pdf)
- [Geeks for Geeks AES Modes of Op[eration Article] (https://www.geeksforgeeks.org/ethical-hacking/block-cipher-modes-of-operation/)
- [Simple AES128 in Verilog on Xilinx] (https://github.com/sumanth-kalluri/128-Bit-AES-Encryption-and-Decryption-in-Verilog)
- [AES128, 196, 256 in Verilog] (https://github.com/michaelehab/AES-Verilog)
- # ** FPGA Implementations of Caches in Verilog **
- [Simple direct-mapped cache simulation on FPGA] (https://github.com/psnjk/SimpleCache)
- [Advanced Material: Implementing Cache Controllers] (https://www.engr.colostate.edu/~sudeep/wp-content/uploads/CD5.9-P374493.pdf)
- [Cache implemented on FPGA computer]
-   https://blog.vidakovic.xyz/posts/2020/03/cache-implemented-on-my-fpga-computer/
-   https://github.com/milanvidakovic/FPGAComputer32
- [Verilog Caches] (https://github.com/airin711/Verilog-caches)
- # ** What are Caches **
- See cs61c course site.
- https://www.geeksforgeeks.org/computer-science-fundamentals/cache-memory/
- https://www.cs.umd.edu/~meesh/cmsc411/CA-online/chapter/basics-of-cache-memory/index.html
- - # ** Branch Prediction **
