-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
-- Date        : Mon Dec 16 11:20:21 2024
-- Host        : Tegar running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/mtfir/Downloads/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axis_ann_0_0/design_1_axis_ann_0_0_sim_netlist.vhdl
-- Design      : design_1_axis_ann_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[15]\ : in STD_LOGIC;
    b00 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe : entity is "pe";
end design_1_axis_ann_0_0_pe;

architecture STRUCTURE of design_1_axis_ann_0_0_pe is
  signal \y_out_i_i_2__15_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__14_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__14_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__14_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__14_n_0\ : STD_LOGIC;
  signal \y_out_i_i_7__26_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_2__15\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \y_out_i_i_3__14\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \y_out_i_i_4__14\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \y_out_i_i_5__14\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \y_out_i_i_6__14\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \y_out_i_i_7__26\ : label is "soft_lutpair246";
begin
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_y_out_i_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_2__15_n_0\,
      B(16) => \y_out_i_i_2__15_n_0\,
      B(15) => \y_out_i_i_2__15_n_0\,
      B(14) => \y_out_i_i_3__14_n_0\,
      B(13) => \y_out_i_i_4__14_n_0\,
      B(12) => \y_out_i_i_5__14_n_0\,
      B(11) => \y_out_i_i_6__14_n_0\,
      B(10) => \y_out_i_i_7__26_n_0\,
      B(9 downto 0) => b00(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25 downto 10) => P(15 downto 0),
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \q_reg[15]\,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => \q_reg[15]\,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \q_reg[15]\,
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__15_n_0\
    );
\y_out_i_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__14_n_0\
    );
\y_out_i_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__14_n_0\
    );
\y_out_i_i_5__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__14_n_0\
    );
\y_out_i_i_6__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__14_n_0\
    );
\y_out_i_i_7__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_7__26_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_35 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    a0_sel : out STD_LOGIC;
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[15]\ : in STD_LOGIC;
    b01 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    \q_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_35 : entity is "pe";
end design_1_axis_ann_0_0_pe_35;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_35 is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^a0_sel\ : STD_LOGIC;
  signal \y_out_i_i_1__18_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__14_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__13_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__13_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__13_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__13_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of y_out_i_i_18 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of y_out_i_i_19 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \y_out_i_i_1__18\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of y_out_i_i_20 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of y_out_i_i_21 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of y_out_i_i_22 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of y_out_i_i_23 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of y_out_i_i_24 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of y_out_i_i_25 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of y_out_i_i_26 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of y_out_i_i_27 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of y_out_i_i_28 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of y_out_i_i_29 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \y_out_i_i_2__14\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of y_out_i_i_30 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of y_out_i_i_31 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of y_out_i_i_32 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of y_out_i_i_33 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \y_out_i_i_3__13\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \y_out_i_i_4__13\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \y_out_i_i_5__13\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \y_out_i_i_6__13\ : label is "soft_lutpair249";
begin
  A(15 downto 0) <= \^a\(15 downto 0);
  a0_sel <= \^a0_sel\;
\q[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFF3FFFFFFE3"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(5),
      I5 => Q(1),
      O => \^a0_sel\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^a\(15),
      A(28) => \^a\(15),
      A(27) => \^a\(15),
      A(26) => \^a\(15),
      A(25) => \^a\(15),
      A(24) => \^a\(15),
      A(23) => \^a\(15),
      A(22) => \^a\(15),
      A(21) => \^a\(15),
      A(20) => \^a\(15),
      A(19) => \^a\(15),
      A(18) => \^a\(15),
      A(17) => \^a\(15),
      A(16) => \^a\(15),
      A(15 downto 0) => \^a\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_y_out_i_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__18_n_0\,
      B(16) => \y_out_i_i_1__18_n_0\,
      B(15) => \y_out_i_i_1__18_n_0\,
      B(14) => \y_out_i_i_2__14_n_0\,
      B(13) => \y_out_i_i_3__13_n_0\,
      B(12) => \y_out_i_i_4__13_n_0\,
      B(11) => \y_out_i_i_5__13_n_0\,
      B(10) => \y_out_i_i_6__13_n_0\,
      B(9 downto 0) => b01(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25 downto 10) => P(15 downto 0),
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \q_reg[15]\,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => \q_reg[15]\,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \q_reg[15]\,
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
y_out_i_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_0\(15),
      I1 => \^a0_sel\,
      O => \^a\(15)
    );
y_out_i_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_0\(14),
      I1 => \^a0_sel\,
      O => \^a\(14)
    );
\y_out_i_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_1__18_n_0\
    );
y_out_i_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_0\(13),
      I1 => \^a0_sel\,
      O => \^a\(13)
    );
y_out_i_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_0\(12),
      I1 => \^a0_sel\,
      O => \^a\(12)
    );
y_out_i_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_0\(11),
      I1 => \^a0_sel\,
      O => \^a\(11)
    );
y_out_i_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_0\(10),
      I1 => \^a0_sel\,
      O => \^a\(10)
    );
y_out_i_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_0\(9),
      I1 => \^a0_sel\,
      O => \^a\(9)
    );
y_out_i_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_0\(8),
      I1 => \^a0_sel\,
      O => \^a\(8)
    );
y_out_i_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_0\(7),
      I1 => \^a0_sel\,
      O => \^a\(7)
    );
y_out_i_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_0\(6),
      I1 => \^a0_sel\,
      O => \^a\(6)
    );
y_out_i_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_0\(5),
      I1 => \^a0_sel\,
      O => \^a\(5)
    );
y_out_i_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_0\(4),
      I1 => \^a0_sel\,
      O => \^a\(4)
    );
\y_out_i_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__14_n_0\
    );
y_out_i_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_0\(3),
      I1 => \^a0_sel\,
      O => \^a\(3)
    );
y_out_i_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_0\(2),
      I1 => \^a0_sel\,
      O => \^a\(2)
    );
y_out_i_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_0\(1),
      I1 => \^a0_sel\,
      O => \^a\(1)
    );
y_out_i_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_0\(0),
      I1 => \^a0_sel\,
      O => \^a\(0)
    );
\y_out_i_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__13_n_0\
    );
\y_out_i_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__13_n_0\
    );
\y_out_i_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__13_n_0\
    );
\y_out_i_i_6__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__13_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_36 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[15]\ : in STD_LOGIC;
    b02 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_36 : entity is "pe";
end design_1_axis_ann_0_0_pe_36;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_36 is
  signal \y_out_i_i_1__19_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__16_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__15_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__15_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__15_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__15_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__19\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \y_out_i_i_2__16\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \y_out_i_i_3__15\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \y_out_i_i_4__15\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \y_out_i_i_5__15\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \y_out_i_i_6__15\ : label is "soft_lutpair260";
begin
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__19_n_0\,
      B(16) => \y_out_i_i_1__19_n_0\,
      B(15) => \y_out_i_i_1__19_n_0\,
      B(14) => \y_out_i_i_2__16_n_0\,
      B(13) => \y_out_i_i_3__15_n_0\,
      B(12) => \y_out_i_i_4__15_n_0\,
      B(11) => \y_out_i_i_5__15_n_0\,
      B(10) => \y_out_i_i_6__15_n_0\,
      B(9 downto 0) => b02(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25 downto 10) => P(15 downto 0),
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \q_reg[15]\,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => \q_reg[15]\,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \q_reg[15]\,
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_1__19_n_0\
    );
\y_out_i_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__16_n_0\
    );
\y_out_i_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__15_n_0\
    );
\y_out_i_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__15_n_0\
    );
\y_out_i_i_5__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__15_n_0\
    );
\y_out_i_i_6__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_37 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[15]\ : in STD_LOGIC;
    b03 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 29 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_37 : entity is "pe";
end design_1_axis_ann_0_0_pe_37;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_37 is
  signal \y_out_i_i_1__17_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__13_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__12_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__12_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__12_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__12_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__17\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \y_out_i_i_2__13\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \y_out_i_i_3__12\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \y_out_i_i_4__12\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \y_out_i_i_5__12\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \y_out_i_i_6__12\ : label is "soft_lutpair263";
begin
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__17_n_0\,
      B(16) => \y_out_i_i_1__17_n_0\,
      B(15) => \y_out_i_i_1__17_n_0\,
      B(14) => \y_out_i_i_2__13_n_0\,
      B(13) => \y_out_i_i_3__12_n_0\,
      B(12) => \y_out_i_i_4__12_n_0\,
      B(11) => \y_out_i_i_5__12_n_0\,
      B(10) => \y_out_i_i_6__12_n_0\,
      B(9 downto 0) => b03(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25 downto 10) => P(15 downto 0),
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \q_reg[15]\,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => \q_reg[15]\,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \q_reg[15]\,
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_1__17_n_0\
    );
\y_out_i_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__13_n_0\
    );
\y_out_i_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__12_n_0\
    );
\y_out_i_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__12_n_0\
    );
\y_out_i_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__12_n_0\
    );
\y_out_i_i_6__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_38 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \cnt_main_reg_reg[5]\ : out STD_LOGIC;
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[15]\ : in STD_LOGIC;
    b04 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 29 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_38 : entity is "pe";
end design_1_axis_ann_0_0_pe_38;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_38 is
  signal \^cnt_main_reg_reg[5]\ : STD_LOGIC;
  signal \y_out_i_i_1__20_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__17_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__16_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__16_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__16_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__16_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__20\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \y_out_i_i_2__17\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \y_out_i_i_3__16\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \y_out_i_i_4__16\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \y_out_i_i_5__16\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \y_out_i_i_6__16\ : label is "soft_lutpair266";
begin
  \cnt_main_reg_reg[5]\ <= \^cnt_main_reg_reg[5]\;
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__20_n_0\,
      B(16) => \y_out_i_i_1__20_n_0\,
      B(15) => \y_out_i_i_1__20_n_0\,
      B(14) => \y_out_i_i_2__17_n_0\,
      B(13) => \y_out_i_i_3__16_n_0\,
      B(12) => \y_out_i_i_4__16_n_0\,
      B(11) => \y_out_i_i_5__16_n_0\,
      B(10) => \y_out_i_i_6__16_n_0\,
      B(9 downto 0) => b04(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25 downto 10) => P(15 downto 0),
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \q_reg[15]\,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => \q_reg[15]\,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \q_reg[15]\,
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_1__20_n_0\
    );
\y_out_i_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_2__17_n_0\
    );
y_out_i_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(1),
      O => \^cnt_main_reg_reg[5]\
    );
\y_out_i_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_3__16_n_0\
    );
\y_out_i_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_4__16_n_0\
    );
\y_out_i_i_5__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_5__16_n_0\
    );
\y_out_i_i_6__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_6__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_39 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[15]\ : in STD_LOGIC;
    b05 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_39 : entity is "pe";
end design_1_axis_ann_0_0_pe_39;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_39 is
  signal \^ceb2\ : STD_LOGIC;
  signal \y_out_i_i_1__16_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__12_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__11_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__11_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__11_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__11_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__16\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \y_out_i_i_2__12\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \y_out_i_i_3__11\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \y_out_i_i_4__11\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \y_out_i_i_5__11\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \y_out_i_i_6__11\ : label is "soft_lutpair271";
begin
  CEB2 <= \^ceb2\;
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => ACOUT(29 downto 0),
      ACOUT(29 downto 0) => NLW_y_out_i_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__16_n_0\,
      B(16) => \y_out_i_i_1__16_n_0\,
      B(15) => \y_out_i_i_1__16_n_0\,
      B(14) => \y_out_i_i_2__12_n_0\,
      B(13) => \y_out_i_i_3__11_n_0\,
      B(12) => \y_out_i_i_4__11_n_0\,
      B(11) => \y_out_i_i_5__11_n_0\,
      B(10) => \y_out_i_i_6__11_n_0\,
      B(9 downto 0) => b05(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^ceb2\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25 downto 10) => P(15 downto 0),
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \q_reg[15]\,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => \q_reg[15]\,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \q_reg[15]\,
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_1__16_n_0\
    );
\y_out_i_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100100000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \^ceb2\
    );
\y_out_i_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__12_n_0\
    );
\y_out_i_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__11_n_0\
    );
\y_out_i_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__11_n_0\
    );
\y_out_i_i_5__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__11_n_0\
    );
\y_out_i_i_6__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_40 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b10 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    \q_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    a0_sel : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_40 : entity is "pe";
end design_1_axis_ann_0_0_pe_40;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_40 is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_2__21_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__20_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__20_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__20_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__20_n_0\ : STD_LOGIC;
  signal \y_out_i_i_7__27_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[0]_i_1__1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \q[10]_i_1__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \q[11]_i_1__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \q[12]_i_1__1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \q[13]_i_1__1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \q[14]_i_1__1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \q[15]_i_1__1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \q[1]_i_1__1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \q[2]_i_1__1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \q[3]_i_1__1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \q[4]_i_1__1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \q[5]_i_1__1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \q[6]_i_1__1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \q[7]_i_1__1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \q[8]_i_1__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \q[9]_i_1__1\ : label is "soft_lutpair278";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \y_out_i_i_2__21\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \y_out_i_i_3__20\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \y_out_i_i_4__20\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \y_out_i_i_5__20\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \y_out_i_i_6__20\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \y_out_i_i_7__27\ : label is "soft_lutpair272";
begin
  A(15 downto 0) <= \^a\(15 downto 0);
\q[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]\(0),
      I1 => a0_sel,
      O => \^a\(0)
    );
\q[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]\(10),
      I1 => a0_sel,
      O => \^a\(10)
    );
\q[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]\(11),
      I1 => a0_sel,
      O => \^a\(11)
    );
\q[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]\(12),
      I1 => a0_sel,
      O => \^a\(12)
    );
\q[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]\(13),
      I1 => a0_sel,
      O => \^a\(13)
    );
\q[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]\(14),
      I1 => a0_sel,
      O => \^a\(14)
    );
\q[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]\(15),
      I1 => a0_sel,
      O => \^a\(15)
    );
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(15),
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]\(1),
      I1 => a0_sel,
      O => \^a\(1)
    );
\q[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]\(2),
      I1 => a0_sel,
      O => \^a\(2)
    );
\q[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]\(3),
      I1 => a0_sel,
      O => \^a\(3)
    );
\q[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]\(4),
      I1 => a0_sel,
      O => \^a\(4)
    );
\q[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]\(5),
      I1 => a0_sel,
      O => \^a\(5)
    );
\q[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]\(6),
      I1 => a0_sel,
      O => \^a\(6)
    );
\q[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]\(7),
      I1 => a0_sel,
      O => \^a\(7)
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]\(8),
      I1 => a0_sel,
      O => \^a\(8)
    );
\q[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]\(9),
      I1 => a0_sel,
      O => \^a\(9)
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => P(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => P(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^a\(15),
      A(28) => \^a\(15),
      A(27) => \^a\(15),
      A(26) => \^a\(15),
      A(25) => \^a\(15),
      A(24) => \^a\(15),
      A(23) => \^a\(15),
      A(22) => \^a\(15),
      A(21) => \^a\(15),
      A(20) => \^a\(15),
      A(19) => \^a\(15),
      A(18) => \^a\(15),
      A(17) => \^a\(15),
      A(16) => \^a\(15),
      A(15 downto 0) => \^a\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_y_out_i_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_2__21_n_0\,
      B(16) => \y_out_i_i_2__21_n_0\,
      B(15) => \y_out_i_i_2__21_n_0\,
      B(14) => \y_out_i_i_3__20_n_0\,
      B(13) => \y_out_i_i_4__20_n_0\,
      B(12) => \y_out_i_i_5__20_n_0\,
      B(11) => \y_out_i_i_6__20_n_0\,
      B(10) => \y_out_i_i_7__27_n_0\,
      B(9 downto 0) => b10(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__21_n_0\
    );
\y_out_i_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__20_n_0\
    );
\y_out_i_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__20_n_0\
    );
\y_out_i_i_5__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__20_n_0\
    );
\y_out_i_i_6__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__20_n_0\
    );
\y_out_i_i_7__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_7__27_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_41 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b11 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_41 : entity is "pe";
end design_1_axis_ann_0_0_pe_41;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_41 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_1__27_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__22_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__21_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__21_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__21_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__21_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__27\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \y_out_i_i_2__22\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \y_out_i_i_3__21\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \y_out_i_i_4__21\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \y_out_i_i_5__21\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \y_out_i_i_6__21\ : label is "soft_lutpair283";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(15),
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => P(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => P(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__27_n_0\,
      B(16) => \y_out_i_i_1__27_n_0\,
      B(15) => \y_out_i_i_1__27_n_0\,
      B(14) => \y_out_i_i_2__22_n_0\,
      B(13) => \y_out_i_i_3__21_n_0\,
      B(12) => \y_out_i_i_4__21_n_0\,
      B(11) => \y_out_i_i_5__21_n_0\,
      B(10) => \y_out_i_i_6__21_n_0\,
      B(9 downto 0) => b11(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_1__27_n_0\
    );
\y_out_i_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__22_n_0\
    );
\y_out_i_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__21_n_0\
    );
\y_out_i_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__21_n_0\
    );
\y_out_i_i_5__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__21_n_0\
    );
\y_out_i_i_6__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__21_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_42 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b12 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_42 : entity is "pe";
end design_1_axis_ann_0_0_pe_42;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_42 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_1__26_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__20_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__19_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__19_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__19_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__19_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__26\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \y_out_i_i_2__20\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \y_out_i_i_3__19\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \y_out_i_i_4__19\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \y_out_i_i_5__19\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \y_out_i_i_6__19\ : label is "soft_lutpair286";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(15),
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => P(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => P(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__26_n_0\,
      B(16) => \y_out_i_i_1__26_n_0\,
      B(15) => \y_out_i_i_1__26_n_0\,
      B(14) => \y_out_i_i_2__20_n_0\,
      B(13) => \y_out_i_i_3__19_n_0\,
      B(12) => \y_out_i_i_4__19_n_0\,
      B(11) => \y_out_i_i_5__19_n_0\,
      B(10) => \y_out_i_i_6__19_n_0\,
      B(9 downto 0) => b12(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_1__26_n_0\
    );
\y_out_i_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__20_n_0\
    );
\y_out_i_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__19_n_0\
    );
\y_out_i_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__19_n_0\
    );
\y_out_i_i_5__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__19_n_0\
    );
\y_out_i_i_6__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__19_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_43 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b13 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_43 : entity is "pe";
end design_1_axis_ann_0_0_pe_43;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_43 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_1__28_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__23_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__22_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__22_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__22_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__22_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__28\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \y_out_i_i_2__23\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \y_out_i_i_3__22\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \y_out_i_i_4__22\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \y_out_i_i_5__22\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \y_out_i_i_6__22\ : label is "soft_lutpair289";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(15),
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => P(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => P(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__28_n_0\,
      B(16) => \y_out_i_i_1__28_n_0\,
      B(15) => \y_out_i_i_1__28_n_0\,
      B(14) => \y_out_i_i_2__23_n_0\,
      B(13) => \y_out_i_i_3__22_n_0\,
      B(12) => \y_out_i_i_4__22_n_0\,
      B(11) => \y_out_i_i_5__22_n_0\,
      B(10) => \y_out_i_i_6__22_n_0\,
      B(9 downto 0) => b13(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_1__28_n_0\
    );
\y_out_i_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__23_n_0\
    );
\y_out_i_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__22_n_0\
    );
\y_out_i_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__22_n_0\
    );
\y_out_i_i_5__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__22_n_0\
    );
\y_out_i_i_6__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__22_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_44 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b14 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_44 : entity is "pe";
end design_1_axis_ann_0_0_pe_44;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_44 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_1__25_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__19_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__18_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__18_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__18_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__18_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__25\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \y_out_i_i_2__19\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \y_out_i_i_3__18\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \y_out_i_i_4__18\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \y_out_i_i_5__18\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \y_out_i_i_6__18\ : label is "soft_lutpair292";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(15),
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => P(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => P(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__25_n_0\,
      B(16) => \y_out_i_i_1__25_n_0\,
      B(15) => \y_out_i_i_1__25_n_0\,
      B(14) => \y_out_i_i_2__19_n_0\,
      B(13) => \y_out_i_i_3__18_n_0\,
      B(12) => \y_out_i_i_4__18_n_0\,
      B(11) => \y_out_i_i_5__18_n_0\,
      B(10) => \y_out_i_i_6__18_n_0\,
      B(9 downto 0) => b14(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_1__25_n_0\
    );
\y_out_i_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__19_n_0\
    );
\y_out_i_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__18_n_0\
    );
\y_out_i_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__18_n_0\
    );
\y_out_i_i_5__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__18_n_0\
    );
\y_out_i_i_6__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_45 is
  port (
    CEB2 : out STD_LOGIC;
    \cnt_main_reg_reg[5]\ : out STD_LOGIC;
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b15 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_45 : entity is "pe";
end design_1_axis_ann_0_0_pe_45;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_45 is
  signal \^ceb2\ : STD_LOGIC;
  signal \^cnt_main_reg_reg[5]\ : STD_LOGIC;
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_1__24_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__18_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__17_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__17_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__17_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__17_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__24\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \y_out_i_i_2__18\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \y_out_i_i_3__17\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \y_out_i_i_4__17\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \y_out_i_i_5__17\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \y_out_i_i_6__17\ : label is "soft_lutpair297";
begin
  CEB2 <= \^ceb2\;
  \cnt_main_reg_reg[5]\ <= \^cnt_main_reg_reg[5]\;
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(15),
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => P(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => P(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => ACOUT(29 downto 0),
      ACOUT(29 downto 0) => NLW_y_out_i_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__24_n_0\,
      B(16) => \y_out_i_i_1__24_n_0\,
      B(15) => \y_out_i_i_1__24_n_0\,
      B(14) => \y_out_i_i_2__18_n_0\,
      B(13) => \y_out_i_i_3__17_n_0\,
      B(12) => \y_out_i_i_4__17_n_0\,
      B(11) => \y_out_i_i_5__17_n_0\,
      B(10) => \y_out_i_i_6__17_n_0\,
      B(9 downto 0) => b15(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^ceb2\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => Q(1),
      O => \^cnt_main_reg_reg[5]\
    );
\y_out_i_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000040"
    )
        port map (
      I0 => Q(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(2),
      O => \^ceb2\
    );
\y_out_i_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_1__24_n_0\
    );
\y_out_i_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_2__18_n_0\
    );
\y_out_i_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_3__17_n_0\
    );
\y_out_i_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_4__17_n_0\
    );
\y_out_i_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_5__17_n_0\
    );
\y_out_i_i_6__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_6__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_46 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b20 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_46 : entity is "pe";
end design_1_axis_ann_0_0_pe_46;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_46 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_2__9_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__8_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__8_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__8_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__8_n_0\ : STD_LOGIC;
  signal \y_out_i_i_7__25_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_2__9\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \y_out_i_i_3__8\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \y_out_i_i_4__8\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \y_out_i_i_5__8\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \y_out_i_i_6__8\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \y_out_i_i_7__25\ : label is "soft_lutpair298";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_2__9_n_0\,
      B(16) => \y_out_i_i_2__9_n_0\,
      B(15) => \y_out_i_i_2__9_n_0\,
      B(14) => \y_out_i_i_3__8_n_0\,
      B(13) => \y_out_i_i_4__8_n_0\,
      B(12) => \y_out_i_i_5__8_n_0\,
      B(11) => \y_out_i_i_6__8_n_0\,
      B(10) => \y_out_i_i_7__25_n_0\,
      B(9 downto 0) => b20(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__9_n_0\
    );
\y_out_i_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__8_n_0\
    );
\y_out_i_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__8_n_0\
    );
\y_out_i_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__8_n_0\
    );
\y_out_i_i_6__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__8_n_0\
    );
\y_out_i_i_7__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_7__25_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_47 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b21 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_47 : entity is "pe";
end design_1_axis_ann_0_0_pe_47;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_47 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_1__14_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__10_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__9_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__9_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__9_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__9_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__14\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \y_out_i_i_2__10\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \y_out_i_i_3__9\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \y_out_i_i_4__9\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \y_out_i_i_5__9\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \y_out_i_i_6__9\ : label is "soft_lutpair301";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__14_n_0\,
      B(16) => \y_out_i_i_1__14_n_0\,
      B(15) => \y_out_i_i_1__14_n_0\,
      B(14) => \y_out_i_i_2__10_n_0\,
      B(13) => \y_out_i_i_3__9_n_0\,
      B(12) => \y_out_i_i_4__9_n_0\,
      B(11) => \y_out_i_i_5__9_n_0\,
      B(10) => \y_out_i_i_6__9_n_0\,
      B(9 downto 0) => b21(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_1__14_n_0\
    );
\y_out_i_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__10_n_0\
    );
\y_out_i_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__9_n_0\
    );
\y_out_i_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__9_n_0\
    );
\y_out_i_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__9_n_0\
    );
\y_out_i_i_6__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_48 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b22 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_48 : entity is "pe";
end design_1_axis_ann_0_0_pe_48;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_48 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_1__13_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__8_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__7_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__7_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__7_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__7_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__13\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \y_out_i_i_2__8\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \y_out_i_i_3__7\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \y_out_i_i_4__7\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \y_out_i_i_5__7\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \y_out_i_i_6__7\ : label is "soft_lutpair304";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__13_n_0\,
      B(16) => \y_out_i_i_1__13_n_0\,
      B(15) => \y_out_i_i_1__13_n_0\,
      B(14) => \y_out_i_i_2__8_n_0\,
      B(13) => \y_out_i_i_3__7_n_0\,
      B(12) => \y_out_i_i_4__7_n_0\,
      B(11) => \y_out_i_i_5__7_n_0\,
      B(10) => \y_out_i_i_6__7_n_0\,
      B(9 downto 0) => b22(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_1__13_n_0\
    );
\y_out_i_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__8_n_0\
    );
\y_out_i_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__7_n_0\
    );
\y_out_i_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__7_n_0\
    );
\y_out_i_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__7_n_0\
    );
\y_out_i_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_49 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b23 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_49 : entity is "pe";
end design_1_axis_ann_0_0_pe_49;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_49 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_1__15_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__11_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__10_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__10_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__10_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__10_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__15\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \y_out_i_i_2__11\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \y_out_i_i_3__10\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \y_out_i_i_4__10\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \y_out_i_i_5__10\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \y_out_i_i_6__10\ : label is "soft_lutpair307";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__15_n_0\,
      B(16) => \y_out_i_i_1__15_n_0\,
      B(15) => \y_out_i_i_1__15_n_0\,
      B(14) => \y_out_i_i_2__11_n_0\,
      B(13) => \y_out_i_i_3__10_n_0\,
      B(12) => \y_out_i_i_4__10_n_0\,
      B(11) => \y_out_i_i_5__10_n_0\,
      B(10) => \y_out_i_i_6__10_n_0\,
      B(9 downto 0) => b23(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_1__15_n_0\
    );
\y_out_i_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__11_n_0\
    );
\y_out_i_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__10_n_0\
    );
\y_out_i_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__10_n_0\
    );
\y_out_i_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__10_n_0\
    );
\y_out_i_i_6__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_50 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b24 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_50 : entity is "pe";
end design_1_axis_ann_0_0_pe_50;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_50 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_1__12_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__7_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__6_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__6_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__6_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__6_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__12\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \y_out_i_i_2__7\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \y_out_i_i_3__6\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \y_out_i_i_4__6\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \y_out_i_i_5__6\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \y_out_i_i_6__6\ : label is "soft_lutpair310";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__12_n_0\,
      B(16) => \y_out_i_i_1__12_n_0\,
      B(15) => \y_out_i_i_1__12_n_0\,
      B(14) => \y_out_i_i_2__7_n_0\,
      B(13) => \y_out_i_i_3__6_n_0\,
      B(12) => \y_out_i_i_4__6_n_0\,
      B(11) => \y_out_i_i_5__6_n_0\,
      B(10) => \y_out_i_i_6__6_n_0\,
      B(9 downto 0) => b24(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_1__12_n_0\
    );
\y_out_i_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__7_n_0\
    );
\y_out_i_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__6_n_0\
    );
\y_out_i_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__6_n_0\
    );
\y_out_i_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__6_n_0\
    );
\y_out_i_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_51 is
  port (
    CEB2 : out STD_LOGIC;
    \cnt_main_reg_reg[5]\ : out STD_LOGIC;
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b25 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \^q\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_51 : entity is "pe";
end design_1_axis_ann_0_0_pe_51;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_51 is
  signal \^ceb2\ : STD_LOGIC;
  signal \^cnt_main_reg_reg[5]\ : STD_LOGIC;
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_1__11_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__6_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__5_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__5_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__5_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__5_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__11\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \y_out_i_i_2__6\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \y_out_i_i_3__5\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \y_out_i_i_4__5\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \y_out_i_i_5__5\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \y_out_i_i_6__5\ : label is "soft_lutpair315";
begin
  CEB2 <= \^ceb2\;
  \cnt_main_reg_reg[5]\ <= \^cnt_main_reg_reg[5]\;
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \^q\(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => ACOUT(29 downto 0),
      ACOUT(29 downto 0) => NLW_y_out_i_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__11_n_0\,
      B(16) => \y_out_i_i_1__11_n_0\,
      B(15) => \y_out_i_i_1__11_n_0\,
      B(14) => \y_out_i_i_2__6_n_0\,
      B(13) => \y_out_i_i_3__5_n_0\,
      B(12) => \y_out_i_i_4__5_n_0\,
      B(11) => \y_out_i_i_5__5_n_0\,
      B(10) => \y_out_i_i_6__5_n_0\,
      B(9 downto 0) => b25(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^ceb2\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \^cnt_main_reg_reg[5]\
    );
\y_out_i_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_1__11_n_0\
    );
\y_out_i_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000140"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \^ceb2\
    );
\y_out_i_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_2__6_n_0\
    );
\y_out_i_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_3__5_n_0\
    );
\y_out_i_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_4__5_n_0\
    );
\y_out_i_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_5__5_n_0\
    );
\y_out_i_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_6__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_52 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b30 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_52 : entity is "pe";
end design_1_axis_ann_0_0_pe_52;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_52 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_2__27_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__26_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__26_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__26_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__26_n_0\ : STD_LOGIC;
  signal \y_out_i_i_7__28_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_2__27\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \y_out_i_i_3__26\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \y_out_i_i_4__26\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \y_out_i_i_5__26\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \y_out_i_i_6__26\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \y_out_i_i_7__28\ : label is "soft_lutpair316";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_2__27_n_0\,
      B(16) => \y_out_i_i_2__27_n_0\,
      B(15) => \y_out_i_i_2__27_n_0\,
      B(14) => \y_out_i_i_3__26_n_0\,
      B(13) => \y_out_i_i_4__26_n_0\,
      B(12) => \y_out_i_i_5__26_n_0\,
      B(11) => \y_out_i_i_6__26_n_0\,
      B(10) => \y_out_i_i_7__28_n_0\,
      B(9 downto 0) => b30(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__27_n_0\
    );
\y_out_i_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__26_n_0\
    );
\y_out_i_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__26_n_0\
    );
\y_out_i_i_5__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__26_n_0\
    );
\y_out_i_i_6__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__26_n_0\
    );
\y_out_i_i_7__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_7__28_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_53 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b31 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_53 : entity is "pe";
end design_1_axis_ann_0_0_pe_53;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_53 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_1__32_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__28_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__27_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__27_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__27_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__27_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__32\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \y_out_i_i_2__28\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \y_out_i_i_3__27\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \y_out_i_i_4__27\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \y_out_i_i_5__27\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \y_out_i_i_6__27\ : label is "soft_lutpair319";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__32_n_0\,
      B(16) => \y_out_i_i_1__32_n_0\,
      B(15) => \y_out_i_i_1__32_n_0\,
      B(14) => \y_out_i_i_2__28_n_0\,
      B(13) => \y_out_i_i_3__27_n_0\,
      B(12) => \y_out_i_i_4__27_n_0\,
      B(11) => \y_out_i_i_5__27_n_0\,
      B(10) => \y_out_i_i_6__27_n_0\,
      B(9 downto 0) => b31(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_1__32_n_0\
    );
\y_out_i_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__28_n_0\
    );
\y_out_i_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__27_n_0\
    );
\y_out_i_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__27_n_0\
    );
\y_out_i_i_5__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__27_n_0\
    );
\y_out_i_i_6__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__27_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_54 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b32 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_54 : entity is "pe";
end design_1_axis_ann_0_0_pe_54;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_54 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_1__31_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__26_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__25_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__25_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__25_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__25_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__31\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \y_out_i_i_2__26\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \y_out_i_i_3__25\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \y_out_i_i_4__25\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \y_out_i_i_5__25\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \y_out_i_i_6__25\ : label is "soft_lutpair322";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__31_n_0\,
      B(16) => \y_out_i_i_1__31_n_0\,
      B(15) => \y_out_i_i_1__31_n_0\,
      B(14) => \y_out_i_i_2__26_n_0\,
      B(13) => \y_out_i_i_3__25_n_0\,
      B(12) => \y_out_i_i_4__25_n_0\,
      B(11) => \y_out_i_i_5__25_n_0\,
      B(10) => \y_out_i_i_6__25_n_0\,
      B(9 downto 0) => b32(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_1__31_n_0\
    );
\y_out_i_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__26_n_0\
    );
\y_out_i_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__25_n_0\
    );
\y_out_i_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__25_n_0\
    );
\y_out_i_i_5__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__25_n_0\
    );
\y_out_i_i_6__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__25_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_55 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b33 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_55 : entity is "pe";
end design_1_axis_ann_0_0_pe_55;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_55 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_1__33_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__29_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__28_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__28_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__28_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__28_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__33\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \y_out_i_i_2__29\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \y_out_i_i_3__28\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \y_out_i_i_4__28\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \y_out_i_i_5__28\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \y_out_i_i_6__28\ : label is "soft_lutpair325";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__33_n_0\,
      B(16) => \y_out_i_i_1__33_n_0\,
      B(15) => \y_out_i_i_1__33_n_0\,
      B(14) => \y_out_i_i_2__29_n_0\,
      B(13) => \y_out_i_i_3__28_n_0\,
      B(12) => \y_out_i_i_4__28_n_0\,
      B(11) => \y_out_i_i_5__28_n_0\,
      B(10) => \y_out_i_i_6__28_n_0\,
      B(9 downto 0) => b33(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_1__33_n_0\
    );
\y_out_i_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__29_n_0\
    );
\y_out_i_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__28_n_0\
    );
\y_out_i_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__28_n_0\
    );
\y_out_i_i_5__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__28_n_0\
    );
\y_out_i_i_6__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__28_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_56 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CEB2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b34 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_56 : entity is "pe";
end design_1_axis_ann_0_0_pe_56;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_56 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_1__30_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__25_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__24_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__24_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__24_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__24_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__30\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \y_out_i_i_2__25\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \y_out_i_i_3__24\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \y_out_i_i_4__24\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \y_out_i_i_5__24\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \y_out_i_i_6__24\ : label is "soft_lutpair328";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__30_n_0\,
      B(16) => \y_out_i_i_1__30_n_0\,
      B(15) => \y_out_i_i_1__30_n_0\,
      B(14) => \y_out_i_i_2__25_n_0\,
      B(13) => \y_out_i_i_3__24_n_0\,
      B(12) => \y_out_i_i_4__24_n_0\,
      B(11) => \y_out_i_i_5__24_n_0\,
      B(10) => \y_out_i_i_6__24_n_0\,
      B(9 downto 0) => b34(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_1__30_n_0\
    );
\y_out_i_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_2__25_n_0\
    );
\y_out_i_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_3__24_n_0\
    );
\y_out_i_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_4__24_n_0\
    );
\y_out_i_i_5__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_5__24_n_0\
    );
\y_out_i_i_6__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => DSP_A_B_DATA_INST,
      O => \y_out_i_i_6__24_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_57 is
  port (
    CEB2 : out STD_LOGIC;
    \cnt_main_reg_reg[5]\ : out STD_LOGIC;
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b35 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \^q\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_57 : entity is "pe";
end design_1_axis_ann_0_0_pe_57;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_57 is
  signal \^ceb2\ : STD_LOGIC;
  signal \^cnt_main_reg_reg[5]\ : STD_LOGIC;
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \y_out_i_i_1__29_n_0\ : STD_LOGIC;
  signal \y_out_i_i_2__24_n_0\ : STD_LOGIC;
  signal \y_out_i_i_3__23_n_0\ : STD_LOGIC;
  signal \y_out_i_i_4__23_n_0\ : STD_LOGIC;
  signal \y_out_i_i_5__23_n_0\ : STD_LOGIC;
  signal \y_out_i_i_6__23_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_1__29\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \y_out_i_i_2__24\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \y_out_i_i_3__23\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \y_out_i_i_4__23\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \y_out_i_i_5__23\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \y_out_i_i_6__23\ : label is "soft_lutpair333";
begin
  CEB2 <= \^ceb2\;
  \cnt_main_reg_reg[5]\ <= \^cnt_main_reg_reg[5]\;
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \^q\(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => ACOUT(29 downto 0),
      ACOUT(29 downto 0) => NLW_y_out_i_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \y_out_i_i_1__29_n_0\,
      B(16) => \y_out_i_i_1__29_n_0\,
      B(15) => \y_out_i_i_1__29_n_0\,
      B(14) => \y_out_i_i_2__24_n_0\,
      B(13) => \y_out_i_i_3__23_n_0\,
      B(12) => \y_out_i_i_4__23_n_0\,
      B(11) => \y_out_i_i_5__23_n_0\,
      B(10) => \y_out_i_i_6__23_n_0\,
      B(9 downto 0) => b35(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^ceb2\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(1),
      I5 => Q(2),
      O => \^cnt_main_reg_reg[5]\
    );
\y_out_i_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000014000000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \^ceb2\
    );
\y_out_i_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(5),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_1__29_n_0\
    );
\y_out_i_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(4),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_2__24_n_0\
    );
\y_out_i_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(3),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_3__23_n_0\
    );
\y_out_i_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(2),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_4__23_n_0\
    );
\y_out_i_i_5__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(1),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_5__23_n_0\
    );
\y_out_i_i_6__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => doutb(0),
      I1 => \^cnt_main_reg_reg[5]\,
      O => \y_out_i_i_6__23_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_58 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b40 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_58 : entity is "pe";
end design_1_axis_ann_0_0_pe_58;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_58 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10 downto 0) => b40(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_59 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b41 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_59 : entity is "pe";
end design_1_axis_ann_0_0_pe_59;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_59 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10 downto 0) => b41(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_60 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b42 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_60 : entity is "pe";
end design_1_axis_ann_0_0_pe_60;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_60 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10 downto 0) => b42(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_61 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b43 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_61 : entity is "pe";
end design_1_axis_ann_0_0_pe_61;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_61 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10 downto 0) => b43(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_62 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b44 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_62 : entity is "pe";
end design_1_axis_ann_0_0_pe_62;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_62 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10 downto 0) => b44(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_63 is
  port (
    \cnt_main_reg_reg[0]\ : out STD_LOGIC;
    \cnt_main_reg_reg[0]_0\ : out STD_LOGIC;
    d : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b45 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \^q\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_63 : entity is "pe";
end design_1_axis_ann_0_0_pe_63;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_63 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \^q\(14 downto 8),
      O(7 downto 0) => d(15 downto 8),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 0) => d(7 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => ACOUT(29 downto 0),
      ACOUT(29 downto 0) => NLW_y_out_i_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10 downto 0) => b45(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_12__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(5),
      O => \cnt_main_reg_reg[0]_0\
    );
\y_out_i_i_13__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(5),
      O => \cnt_main_reg_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_64 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b50 : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_64 : entity is "pe";
end design_1_axis_ann_0_0_pe_64;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_64 is
  signal \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_4_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_5_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_6_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_7_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_8_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_4_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_5_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_6_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_7_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_8_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_9_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
begin
\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_1\,
      CO(5) => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_2\,
      CO(4) => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_3\,
      CO(3) => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_4\,
      CO(2) => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_5\,
      CO(1) => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_6\,
      CO(0) => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(9 downto 2),
      S(7) => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_2_n_0\,
      S(6) => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_3_n_0\,
      S(5) => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_4_n_0\,
      S(4) => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_5_n_0\,
      S(3) => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_6_n_0\,
      S(2) => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_7_n_0\,
      S(1) => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_8_n_0\,
      S(0) => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_9_n_0\
    );
\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_0\,
      I1 => y_out_i_n_80,
      O => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_2_n_0\
    );
\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_3_n_0\
    );
\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_4_n_0\
    );
\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_5_n_0\
    );
\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_6_n_0\
    );
\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_7_n_0\
    );
\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_8_n_0\
    );
\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_9_n_0\
    );
\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_0\,
      CO(6) => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_1\,
      CO(5) => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_2\,
      CO(4) => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_3\,
      CO(3) => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_4\,
      CO(2) => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_5\,
      CO(1) => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_6\,
      CO(0) => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 6) => d(1 downto 0),
      O(5 downto 0) => \NLW_q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_O_UNCONNECTED\(5 downto 0),
      S(7) => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_2_n_0\,
      S(6) => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_3_n_0\,
      S(5) => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_4_n_0\,
      S(4) => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_5_n_0\,
      S(3) => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_6_n_0\,
      S(2) => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_7_n_0\,
      S(1) => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_8_n_0\,
      S(0) => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_9_n_0\
    );
\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_2_n_0\
    );
\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_3_n_0\
    );
\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_4_n_0\
    );
\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_5_n_0\
    );
\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_6_n_0\
    );
\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_7_n_0\
    );
\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_8_n_0\
    );
\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10) => b50(0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_65 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b51 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_65 : entity is "pe";
end design_1_axis_ann_0_0_pe_65;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_65 is
  signal \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_4_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_5_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_6_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_7_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_8_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_4_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_5_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_6_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_7_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_8_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_9_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
begin
\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_1\,
      CO(5) => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_2\,
      CO(4) => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_3\,
      CO(3) => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_4\,
      CO(2) => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_5\,
      CO(1) => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_6\,
      CO(0) => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(9 downto 2),
      S(7) => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_2_n_0\,
      S(6) => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_3_n_0\,
      S(5) => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_4_n_0\,
      S(4) => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_5_n_0\,
      S(3) => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_6_n_0\,
      S(2) => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_7_n_0\,
      S(1) => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_8_n_0\,
      S(0) => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_9_n_0\
    );
\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_0\,
      I1 => y_out_i_n_80,
      O => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_2_n_0\
    );
\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_3_n_0\
    );
\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_4_n_0\
    );
\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_5_n_0\
    );
\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_6_n_0\
    );
\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_7_n_0\
    );
\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_8_n_0\
    );
\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_9_n_0\
    );
\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_0\,
      CO(6) => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_1\,
      CO(5) => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_2\,
      CO(4) => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_3\,
      CO(3) => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_4\,
      CO(2) => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_5\,
      CO(1) => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_6\,
      CO(0) => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 6) => d(1 downto 0),
      O(5 downto 0) => \NLW_q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_O_UNCONNECTED\(5 downto 0),
      S(7) => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_2_n_0\,
      S(6) => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_3_n_0\,
      S(5) => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_4_n_0\,
      S(4) => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_5_n_0\,
      S(3) => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_6_n_0\,
      S(2) => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_7_n_0\,
      S(1) => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_8_n_0\,
      S(0) => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_9_n_0\
    );
\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_2_n_0\
    );
\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_3_n_0\
    );
\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_4_n_0\
    );
\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_5_n_0\
    );
\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_6_n_0\
    );
\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_7_n_0\
    );
\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_8_n_0\
    );
\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10) => b51(0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_66 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b52 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_66 : entity is "pe";
end design_1_axis_ann_0_0_pe_66;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_66 is
  signal \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_4_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_5_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_6_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_7_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_8_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_4_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_5_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_6_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_7_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_8_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_9_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
begin
\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_1\,
      CO(5) => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_2\,
      CO(4) => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_3\,
      CO(3) => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_4\,
      CO(2) => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_5\,
      CO(1) => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_6\,
      CO(0) => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(9 downto 2),
      S(7) => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_2_n_0\,
      S(6) => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_3_n_0\,
      S(5) => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_4_n_0\,
      S(4) => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_5_n_0\,
      S(3) => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_6_n_0\,
      S(2) => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_7_n_0\,
      S(1) => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_8_n_0\,
      S(0) => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_9_n_0\
    );
\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_0\,
      I1 => y_out_i_n_80,
      O => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_2_n_0\
    );
\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_3_n_0\
    );
\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_4_n_0\
    );
\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_5_n_0\
    );
\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_6_n_0\
    );
\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_7_n_0\
    );
\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_8_n_0\
    );
\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_9_n_0\
    );
\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_0\,
      CO(6) => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_1\,
      CO(5) => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_2\,
      CO(4) => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_3\,
      CO(3) => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_4\,
      CO(2) => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_5\,
      CO(1) => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_6\,
      CO(0) => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 6) => d(1 downto 0),
      O(5 downto 0) => \NLW_q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_O_UNCONNECTED\(5 downto 0),
      S(7) => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_2_n_0\,
      S(6) => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_3_n_0\,
      S(5) => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_4_n_0\,
      S(4) => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_5_n_0\,
      S(3) => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_6_n_0\,
      S(2) => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_7_n_0\,
      S(1) => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_8_n_0\,
      S(0) => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_9_n_0\
    );
\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_2_n_0\
    );
\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_3_n_0\
    );
\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_4_n_0\
    );
\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_5_n_0\
    );
\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_6_n_0\
    );
\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_7_n_0\
    );
\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_8_n_0\
    );
\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10) => b52(0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_67 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b53 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_67 : entity is "pe";
end design_1_axis_ann_0_0_pe_67;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_67 is
  signal \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_4_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_5_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_6_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_7_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_8_n_0\ : STD_LOGIC;
  signal \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_4_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_5_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_6_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_7_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_8_n_0\ : STD_LOGIC;
  signal \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_9_n_0\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
begin
\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_1\,
      CO(5) => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_2\,
      CO(4) => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_3\,
      CO(3) => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_4\,
      CO(2) => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_5\,
      CO(1) => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_6\,
      CO(0) => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(9 downto 2),
      S(7) => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_2_n_0\,
      S(6) => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_3_n_0\,
      S(5) => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_4_n_0\,
      S(4) => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_5_n_0\,
      S(3) => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_6_n_0\,
      S(2) => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_7_n_0\,
      S(1) => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_8_n_0\,
      S(0) => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_9_n_0\
    );
\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_0\,
      I1 => y_out_i_n_80,
      O => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_2_n_0\
    );
\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_3_n_0\
    );
\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_4_n_0\
    );
\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_5_n_0\
    );
\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_6_n_0\
    );
\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_7_n_0\
    );
\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_8_n_0\
    );
\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_9_n_0\
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_0\,
      CO(6) => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_1\,
      CO(5) => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_2\,
      CO(4) => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_3\,
      CO(3) => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_4\,
      CO(2) => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_5\,
      CO(1) => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_6\,
      CO(0) => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 6) => d(1 downto 0),
      O(5 downto 0) => \NLW_q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_O_UNCONNECTED\(5 downto 0),
      S(7) => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_2_n_0\,
      S(6) => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_3_n_0\,
      S(5) => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_4_n_0\,
      S(4) => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_5_n_0\,
      S(3) => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_6_n_0\,
      S(2) => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_7_n_0\,
      S(1) => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_8_n_0\,
      S(0) => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_9_n_0\
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_2_n_0\
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_3_n_0\
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_4_n_0\
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_5_n_0\
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_6_n_0\
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_7_n_0\
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_8_n_0\
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10) => b53(0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_68 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    d : out STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b54 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_68 : entity is "pe";
end design_1_axis_ann_0_0_pe_68;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_68 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_q_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => q(14 downto 8),
      O(7 downto 0) => d(9 downto 2),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => q(7 downto 0),
      O(7 downto 6) => d(1 downto 0),
      O(5 downto 0) => \NLW_q_reg[7]_i_1_O_UNCONNECTED\(5 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => DSP_ALU_INST_0(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10) => b54(0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_pe_69 is
  port (
    b50_sel : out STD_LOGIC_VECTOR ( 0 to 0 );
    d : out STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    b55 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \^q\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_pe_69 : entity is "pe";
end design_1_axis_ann_0_0_pe_69;

architecture STRUCTURE of design_1_axis_ann_0_0_pe_69 is
  signal \q[15]_i_2_n_0\ : STD_LOGIC;
  signal \q[15]_i_3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[15]_i_5_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \q[15]_i_8_n_0\ : STD_LOGIC;
  signal \q[15]_i_9_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_4_n_0\ : STD_LOGIC;
  signal \q[7]_i_5_n_0\ : STD_LOGIC;
  signal \q[7]_i_6_n_0\ : STD_LOGIC;
  signal \q[7]_i_7_n_0\ : STD_LOGIC;
  signal \q[7]_i_8_n_0\ : STD_LOGIC;
  signal \q[7]_i_9_n_0\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \q_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal y_out_i_n_100 : STD_LOGIC;
  signal y_out_i_n_101 : STD_LOGIC;
  signal y_out_i_n_102 : STD_LOGIC;
  signal y_out_i_n_103 : STD_LOGIC;
  signal y_out_i_n_104 : STD_LOGIC;
  signal y_out_i_n_105 : STD_LOGIC;
  signal y_out_i_n_74 : STD_LOGIC;
  signal y_out_i_n_75 : STD_LOGIC;
  signal y_out_i_n_76 : STD_LOGIC;
  signal y_out_i_n_77 : STD_LOGIC;
  signal y_out_i_n_78 : STD_LOGIC;
  signal y_out_i_n_79 : STD_LOGIC;
  signal y_out_i_n_80 : STD_LOGIC;
  signal y_out_i_n_81 : STD_LOGIC;
  signal y_out_i_n_82 : STD_LOGIC;
  signal y_out_i_n_83 : STD_LOGIC;
  signal y_out_i_n_84 : STD_LOGIC;
  signal y_out_i_n_85 : STD_LOGIC;
  signal y_out_i_n_86 : STD_LOGIC;
  signal y_out_i_n_87 : STD_LOGIC;
  signal y_out_i_n_88 : STD_LOGIC;
  signal y_out_i_n_89 : STD_LOGIC;
  signal y_out_i_n_90 : STD_LOGIC;
  signal y_out_i_n_91 : STD_LOGIC;
  signal y_out_i_n_92 : STD_LOGIC;
  signal y_out_i_n_93 : STD_LOGIC;
  signal y_out_i_n_94 : STD_LOGIC;
  signal y_out_i_n_95 : STD_LOGIC;
  signal y_out_i_n_96 : STD_LOGIC;
  signal y_out_i_n_97 : STD_LOGIC;
  signal y_out_i_n_98 : STD_LOGIC;
  signal y_out_i_n_99 : STD_LOGIC;
  signal \NLW_q_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_q_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_y_out_i_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_y_out_i_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_y_out_i_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_y_out_i_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_out_i_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_y_out_i_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_y_out_i_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of y_out_i : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of y_out_i : label is "{SYNTH-11 {cell *THIS*}}";
begin
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_reg[15]\,
      I1 => y_out_i_n_80,
      O => \q[15]_i_2_n_0\
    );
\q[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => y_out_i_n_81,
      O => \q[15]_i_3_n_0\
    );
\q[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => y_out_i_n_82,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => y_out_i_n_83,
      O => \q[15]_i_5_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => y_out_i_n_84,
      O => \q[15]_i_6_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => y_out_i_n_85,
      O => \q[15]_i_7_n_0\
    );
\q[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => y_out_i_n_86,
      O => \q[15]_i_8_n_0\
    );
\q[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => y_out_i_n_87,
      O => \q[15]_i_9_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => y_out_i_n_88,
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => y_out_i_n_89,
      O => \q[7]_i_3_n_0\
    );
\q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => y_out_i_n_90,
      O => \q[7]_i_4_n_0\
    );
\q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => y_out_i_n_91,
      O => \q[7]_i_5_n_0\
    );
\q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => y_out_i_n_92,
      O => \q[7]_i_6_n_0\
    );
\q[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => y_out_i_n_93,
      O => \q[7]_i_7_n_0\
    );
\q[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => y_out_i_n_94,
      O => \q[7]_i_8_n_0\
    );
\q[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => y_out_i_n_95,
      O => \q[7]_i_9_n_0\
    );
\q_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \q_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_q_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \q_reg[15]_i_1_n_1\,
      CO(5) => \q_reg[15]_i_1_n_2\,
      CO(4) => \q_reg[15]_i_1_n_3\,
      CO(3) => \q_reg[15]_i_1_n_4\,
      CO(2) => \q_reg[15]_i_1_n_5\,
      CO(1) => \q_reg[15]_i_1_n_6\,
      CO(0) => \q_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \^q\(14 downto 8),
      O(7 downto 0) => d(9 downto 2),
      S(7) => \q[15]_i_2_n_0\,
      S(6) => \q[15]_i_3_n_0\,
      S(5) => \q[15]_i_4_n_0\,
      S(4) => \q[15]_i_5_n_0\,
      S(3) => \q[15]_i_6_n_0\,
      S(2) => \q[15]_i_7_n_0\,
      S(1) => \q[15]_i_8_n_0\,
      S(0) => \q[15]_i_9_n_0\
    );
\q_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \q_reg[7]_i_1_n_0\,
      CO(6) => \q_reg[7]_i_1_n_1\,
      CO(5) => \q_reg[7]_i_1_n_2\,
      CO(4) => \q_reg[7]_i_1_n_3\,
      CO(3) => \q_reg[7]_i_1_n_4\,
      CO(2) => \q_reg[7]_i_1_n_5\,
      CO(1) => \q_reg[7]_i_1_n_6\,
      CO(0) => \q_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 6) => d(1 downto 0),
      O(5 downto 0) => \NLW_q_reg[7]_i_1_O_UNCONNECTED\(5 downto 0),
      S(7) => \q[7]_i_2_n_0\,
      S(6) => \q[7]_i_3_n_0\,
      S(5) => \q[7]_i_4_n_0\,
      S(4) => \q[7]_i_5_n_0\,
      S(3) => \q[7]_i_6_n_0\,
      S(2) => \q[7]_i_7_n_0\,
      S(1) => \q[7]_i_8_n_0\,
      S(0) => \q[7]_i_9_n_0\
    );
y_out_i: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => ACOUT(29 downto 0),
      ACOUT(29 downto 0) => NLW_y_out_i_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10) => b55(0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_y_out_i_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_y_out_i_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_y_out_i_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => aclk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_y_out_i_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_y_out_i_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_y_out_i_P_UNCONNECTED(47 downto 32),
      P(31) => y_out_i_n_74,
      P(30) => y_out_i_n_75,
      P(29) => y_out_i_n_76,
      P(28) => y_out_i_n_77,
      P(27) => y_out_i_n_78,
      P(26) => y_out_i_n_79,
      P(25) => y_out_i_n_80,
      P(24) => y_out_i_n_81,
      P(23) => y_out_i_n_82,
      P(22) => y_out_i_n_83,
      P(21) => y_out_i_n_84,
      P(20) => y_out_i_n_85,
      P(19) => y_out_i_n_86,
      P(18) => y_out_i_n_87,
      P(17) => y_out_i_n_88,
      P(16) => y_out_i_n_89,
      P(15) => y_out_i_n_90,
      P(14) => y_out_i_n_91,
      P(13) => y_out_i_n_92,
      P(12) => y_out_i_n_93,
      P(11) => y_out_i_n_94,
      P(10) => y_out_i_n_95,
      P(9) => y_out_i_n_96,
      P(8) => y_out_i_n_97,
      P(7) => y_out_i_n_98,
      P(6) => y_out_i_n_99,
      P(5) => y_out_i_n_100,
      P(4) => y_out_i_n_101,
      P(3) => y_out_i_n_102,
      P(2) => y_out_i_n_103,
      P(1) => y_out_i_n_104,
      P(0) => y_out_i_n_105,
      PATTERNBDETECT => NLW_y_out_i_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_y_out_i_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_y_out_i_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => DSP_ALU_INST,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => DSP_ALU_INST,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_y_out_i_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_y_out_i_XOROUT_UNCONNECTED(7 downto 0)
    );
\y_out_i_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(5),
      I5 => Q(1),
      O => b50_sel(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_register is
  port (
    s_axis_tlast : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_register : entity is "register";
end design_1_axis_ann_0_0_register;

architecture STRUCTURE of design_1_axis_ann_0_0_register is
  signal s2mm_last : STD_LOGIC;
begin
\q[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \q_reg[0]_0\(1),
      I4 => \q_reg[0]_0\(0),
      O => s2mm_last
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s2mm_last,
      Q => s_axis_tlast,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_register_0 is
  port (
    s_axis_tvalid : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    a_enb : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_register_0 : entity is "register";
end design_1_axis_ann_0_0_register_0;

architecture STRUCTURE of design_1_axis_ann_0_0_register_0 is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a_enb,
      Q => s_axis_tvalid,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0\ is
  port (
    b40 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[10]_0\ : in STD_LOGIC;
    \q_reg[10]_1\ : in STD_LOGIC;
    \q_reg[10]_2\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0\ is
  signal \^b40\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b40_reg : STD_LOGIC_VECTOR ( 10 to 10 );
begin
  b40(0) <= \^b40\(0);
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(0),
      Q => \q_reg[9]_0\(0),
      R => \q_reg[10]_2\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^b40\(0),
      Q => b40_reg(10),
      R => \q_reg[10]_2\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(1),
      Q => \q_reg[9]_0\(1),
      R => \q_reg[10]_2\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(2),
      Q => \q_reg[9]_0\(2),
      R => \q_reg[10]_2\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(3),
      Q => \q_reg[9]_0\(3),
      R => \q_reg[10]_2\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(4),
      Q => \q_reg[9]_0\(4),
      R => \q_reg[10]_2\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(5),
      Q => \q_reg[9]_0\(5),
      R => \q_reg[10]_2\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(6),
      Q => \q_reg[9]_0\(6),
      R => \q_reg[10]_2\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(7),
      Q => \q_reg[9]_0\(7),
      R => \q_reg[10]_2\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(8),
      Q => \q_reg[9]_0\(8),
      R => \q_reg[10]_2\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(9),
      Q => \q_reg[9]_0\(9),
      R => \q_reg[10]_2\
    );
\y_out_i_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \q_reg[10]_0\,
      I1 => b40_reg(10),
      I2 => \q_reg[10]_1\,
      O => \^b40\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_1\ is
  port (
    b41 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[10]_0\ : in STD_LOGIC;
    \q_reg[10]_1\ : in STD_LOGIC;
    \q_reg[10]_2\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_1\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_1\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_1\ is
  signal \^b41\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b41_reg : STD_LOGIC_VECTOR ( 10 to 10 );
begin
  b41(0) <= \^b41\(0);
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(0),
      Q => \q_reg[9]_0\(0),
      R => \q_reg[10]_2\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^b41\(0),
      Q => b41_reg(10),
      R => \q_reg[10]_2\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(1),
      Q => \q_reg[9]_0\(1),
      R => \q_reg[10]_2\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(2),
      Q => \q_reg[9]_0\(2),
      R => \q_reg[10]_2\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(3),
      Q => \q_reg[9]_0\(3),
      R => \q_reg[10]_2\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(4),
      Q => \q_reg[9]_0\(4),
      R => \q_reg[10]_2\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(5),
      Q => \q_reg[9]_0\(5),
      R => \q_reg[10]_2\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(6),
      Q => \q_reg[9]_0\(6),
      R => \q_reg[10]_2\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(7),
      Q => \q_reg[9]_0\(7),
      R => \q_reg[10]_2\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(8),
      Q => \q_reg[9]_0\(8),
      R => \q_reg[10]_2\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(9),
      Q => \q_reg[9]_0\(9),
      R => \q_reg[10]_2\
    );
\y_out_i_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \q_reg[10]_0\,
      I1 => b41_reg(10),
      I2 => \q_reg[10]_1\,
      O => \^b41\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_10\ is
  port (
    b54 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[10]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    b50_sel : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_10\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_10\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_10\ is
  signal \^b54\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b54_reg : STD_LOGIC_VECTOR ( 10 to 10 );
begin
  b54(0) <= \^b54\(0);
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^b54\(0),
      Q => b54_reg(10),
      R => \q_reg[10]_0\
    );
\y_out_i_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => b54_reg(10),
      I1 => b50_sel(0),
      O => \^b54\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_100\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_100\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_100\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_100\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_101\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_101\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_101\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_101\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_102\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_102\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_102\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_102\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_103\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_103\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_103\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_103\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_104\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_104\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_104\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_104\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_105\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_105\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_105\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_105\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_106\ is
  port (
    aclk_0 : out STD_LOGIC;
    aclk_1 : out STD_LOGIC;
    aclk_2 : out STD_LOGIC;
    aclk_3 : out STD_LOGIC;
    aclk_4 : out STD_LOGIC;
    aclk_5 : out STD_LOGIC;
    aclk_6 : out STD_LOGIC;
    aclk_7 : out STD_LOGIC;
    aclk_8 : out STD_LOGIC;
    aclk_9 : out STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_106\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_106\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_106\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \q_reg[10]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg ";
  attribute srl_name : string;
  attribute srl_name of \q_reg[10]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg[10]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute srl_bus_name of \q_reg[11]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg ";
  attribute srl_name of \q_reg[11]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg[11]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute srl_bus_name of \q_reg[12]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg ";
  attribute srl_name of \q_reg[12]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg[12]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute srl_bus_name of \q_reg[13]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg ";
  attribute srl_name of \q_reg[13]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg[13]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute srl_bus_name of \q_reg[14]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg ";
  attribute srl_name of \q_reg[14]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg[14]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute srl_bus_name of \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg ";
  attribute srl_name of \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute srl_bus_name of \q_reg[6]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg ";
  attribute srl_name of \q_reg[6]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg[6]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute srl_bus_name of \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg ";
  attribute srl_name of \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute srl_bus_name of \q_reg[8]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg ";
  attribute srl_name of \q_reg[8]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg[8]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute srl_bus_name of \q_reg[9]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg ";
  attribute srl_name of \q_reg[9]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y2_1/q_reg[9]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
begin
\q_reg[10]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(4),
      Q => aclk_5
    );
\q_reg[11]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(5),
      Q => aclk_4
    );
\q_reg[12]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(6),
      Q => aclk_3
    );
\q_reg[13]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(7),
      Q => aclk_2
    );
\q_reg[14]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(8),
      Q => aclk_1
    );
\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(9),
      Q => aclk_0
    );
\q_reg[6]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(0),
      Q => aclk_9
    );
\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(1),
      Q => aclk_8
    );
\q_reg[8]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(2),
      Q => aclk_7
    );
\q_reg[9]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(3),
      Q => aclk_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_107\ is
  port (
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[15]\ : in STD_LOGIC;
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_107\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_107\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_107\ is
  signal \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of q_reg_gate : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \q_reg_gate__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \q_reg_gate__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \q_reg_gate__2\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \q_reg_gate__3\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \q_reg_gate__4\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \q_reg_gate__5\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \q_reg_gate__6\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \q_reg_gate__7\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \q_reg_gate__8\ : label is "soft_lutpair402";
begin
\q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
q_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_108\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    \q_reg[14]_0\ : out STD_LOGIC;
    \q_reg[13]_0\ : out STD_LOGIC;
    \q_reg[12]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_reg[15]_1\ : out STD_LOGIC;
    sel_1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[15]_2\ : in STD_LOGIC;
    \q_reg[15]_3\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[14]_1\ : in STD_LOGIC;
    \q_reg[13]_1\ : in STD_LOGIC;
    \q_reg[12]_1\ : in STD_LOGIC;
    \q_reg[11]_0\ : in STD_LOGIC;
    \q_reg[10]_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[8]_1\ : in STD_LOGIC;
    \q_reg[8]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_108\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_108\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_108\ is
  signal \^q_reg[12]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q_reg[13]_0\ : STD_LOGIC;
  signal \^q_reg[14]_0\ : STD_LOGIC;
  signal \^q_reg[15]_0\ : STD_LOGIC;
  signal \^sel_1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal y2 : STD_LOGIC_VECTOR ( 11 downto 10 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[7]_i_4__1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \q[7]_i_5__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \q[7]_i_6__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \q[7]_i_7__1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \q[8]_i_3__1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \q[8]_i_4__1\ : label is "soft_lutpair405";
begin
  \q_reg[12]_0\(4 downto 0) <= \^q_reg[12]_0\(4 downto 0);
  \q_reg[13]_0\ <= \^q_reg[13]_0\;
  \q_reg[14]_0\ <= \^q_reg[14]_0\;
  \q_reg[15]_0\ <= \^q_reg[15]_0\;
  sel_1(6 downto 0) <= \^sel_1\(6 downto 0);
\q[7]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(1),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_1\(1)
    );
\q[7]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(2),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_1\(2)
    );
\q[7]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(3),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_1\(3)
    );
\q[7]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(0),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_1\(0)
    );
\q[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5D5F5D555505050"
    )
        port map (
      I0 => \^q_reg[15]_0\,
      I1 => \q_reg[8]_1\,
      I2 => \^sel_1\(5),
      I3 => \^sel_1\(4),
      I4 => \q_reg[8]_2\,
      I5 => \^sel_1\(6),
      O => \q_reg[15]_1\
    );
\q[8]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => y2(11),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_1\(5)
    );
\q[8]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => y2(10),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_1\(4)
    );
\q[8]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(4),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_1\(6)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_0\,
      Q => y2(10),
      R => \q_reg[15]_2\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_0\,
      Q => y2(11),
      R => \q_reg[15]_2\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_1\,
      Q => \^q_reg[12]_0\(4),
      R => \q_reg[15]_2\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_1\,
      Q => \^q_reg[13]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_1\,
      Q => \^q_reg[14]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_3\,
      Q => \^q_reg[15]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => \^q_reg[12]_0\(0),
      R => \q_reg[15]_2\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => \^q_reg[12]_0\(1),
      R => \q_reg[15]_2\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => \^q_reg[12]_0\(2),
      R => \q_reg[15]_2\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_0\,
      Q => \^q_reg[12]_0\(3),
      R => \q_reg[15]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_109\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_109\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_109\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_109\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_11\ is
  port (
    b55 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[10]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    b50_sel : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_11\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_11\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_11\ is
  signal \^b55\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b55_reg : STD_LOGIC_VECTOR ( 10 to 10 );
begin
  b55(0) <= \^b55\(0);
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^b55\(0),
      Q => b55_reg(10),
      R => \q_reg[10]_0\
    );
\y_out_i_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => b55_reg(10),
      I1 => b50_sel(0),
      O => \^b55\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_110\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_110\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_110\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_110\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_111\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_111\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_111\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_111\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_112\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_112\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_112\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_112\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_113\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_113\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_113\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_113\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_114\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_114\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_114\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_114\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_115\ is
  port (
    aclk_0 : out STD_LOGIC;
    aclk_1 : out STD_LOGIC;
    aclk_2 : out STD_LOGIC;
    aclk_3 : out STD_LOGIC;
    aclk_4 : out STD_LOGIC;
    aclk_5 : out STD_LOGIC;
    aclk_6 : out STD_LOGIC;
    aclk_7 : out STD_LOGIC;
    aclk_8 : out STD_LOGIC;
    aclk_9 : out STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_115\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_115\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_115\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \q_reg[10]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg ";
  attribute srl_name : string;
  attribute srl_name of \q_reg[10]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg[10]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[11]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg ";
  attribute srl_name of \q_reg[11]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg[11]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[12]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg ";
  attribute srl_name of \q_reg[12]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg[12]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[13]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg ";
  attribute srl_name of \q_reg[13]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg[13]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[14]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg ";
  attribute srl_name of \q_reg[14]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg[14]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg ";
  attribute srl_name of \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg ";
  attribute srl_name of \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg ";
  attribute srl_name of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg ";
  attribute srl_name of \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg ";
  attribute srl_name of \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y3_0/q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
begin
\q_reg[10]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(4),
      Q => aclk_5
    );
\q_reg[11]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(5),
      Q => aclk_4
    );
\q_reg[12]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(6),
      Q => aclk_3
    );
\q_reg[13]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(7),
      Q => aclk_2
    );
\q_reg[14]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(8),
      Q => aclk_1
    );
\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(9),
      Q => aclk_0
    );
\q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(0),
      Q => aclk_9
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(1),
      Q => aclk_8
    );
\q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(2),
      Q => aclk_7
    );
\q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(3),
      Q => aclk_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_116\ is
  port (
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[6]\ : in STD_LOGIC;
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_116\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_116\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_116\ is
  signal \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of q_reg_gate : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \q_reg_gate__0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \q_reg_gate__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \q_reg_gate__2\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \q_reg_gate__3\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \q_reg_gate__4\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \q_reg_gate__5\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \q_reg_gate__6\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \q_reg_gate__7\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \q_reg_gate__8\ : label is "soft_lutpair410";
begin
\q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
q_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[6]\,
      O => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[6]\,
      O => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[6]\,
      O => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[6]\,
      O => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[6]\,
      O => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[6]\,
      O => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[6]\,
      O => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[6]\,
      O => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[6]\,
      O => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[6]\,
      O => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_117\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    \q_reg[14]_0\ : out STD_LOGIC;
    \q_reg[13]_0\ : out STD_LOGIC;
    \q_reg[12]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_reg[15]_1\ : out STD_LOGIC;
    sel_2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[15]_2\ : in STD_LOGIC;
    \q_reg[15]_3\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[14]_1\ : in STD_LOGIC;
    \q_reg[13]_1\ : in STD_LOGIC;
    \q_reg[12]_1\ : in STD_LOGIC;
    \q_reg[11]_0\ : in STD_LOGIC;
    \q_reg[10]_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[8]_1\ : in STD_LOGIC;
    \q_reg[8]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_117\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_117\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_117\ is
  signal \^q_reg[12]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q_reg[13]_0\ : STD_LOGIC;
  signal \^q_reg[14]_0\ : STD_LOGIC;
  signal \^q_reg[15]_0\ : STD_LOGIC;
  signal \^sel_2\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal y3 : STD_LOGIC_VECTOR ( 11 downto 10 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[7]_i_4__2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \q[7]_i_5__2\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \q[7]_i_6__2\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \q[7]_i_7__2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \q[8]_i_3__2\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \q[8]_i_4__2\ : label is "soft_lutpair413";
begin
  \q_reg[12]_0\(4 downto 0) <= \^q_reg[12]_0\(4 downto 0);
  \q_reg[13]_0\ <= \^q_reg[13]_0\;
  \q_reg[14]_0\ <= \^q_reg[14]_0\;
  \q_reg[15]_0\ <= \^q_reg[15]_0\;
  sel_2(6 downto 0) <= \^sel_2\(6 downto 0);
\q[7]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(1),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_2\(1)
    );
\q[7]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(2),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_2\(2)
    );
\q[7]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(3),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_2\(3)
    );
\q[7]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(0),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_2\(0)
    );
\q[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5D5F5D555505050"
    )
        port map (
      I0 => \^q_reg[15]_0\,
      I1 => \q_reg[8]_1\,
      I2 => \^sel_2\(5),
      I3 => \^sel_2\(4),
      I4 => \q_reg[8]_2\,
      I5 => \^sel_2\(6),
      O => \q_reg[15]_1\
    );
\q[8]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => y3(11),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_2\(5)
    );
\q[8]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => y3(10),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_2\(4)
    );
\q[8]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(4),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_2\(6)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_0\,
      Q => y3(10),
      R => \q_reg[15]_2\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_0\,
      Q => y3(11),
      R => \q_reg[15]_2\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_1\,
      Q => \^q_reg[12]_0\(4),
      R => \q_reg[15]_2\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_1\,
      Q => \^q_reg[13]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_1\,
      Q => \^q_reg[14]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_3\,
      Q => \^q_reg[15]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => \^q_reg[12]_0\(0),
      R => \q_reg[15]_2\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => \^q_reg[12]_0\(1),
      R => \q_reg[15]_2\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => \^q_reg[12]_0\(2),
      R => \q_reg[15]_2\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_0\,
      Q => \^q_reg[12]_0\(3),
      R => \q_reg[15]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_118\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_118\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_118\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_118\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_119\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_119\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_119\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_119\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_12\ is
  port (
    \q_reg[9]\ : out STD_LOGIC;
    \q_reg[8]\ : out STD_LOGIC;
    \q_reg[7]\ : out STD_LOGIC;
    \q_reg[6]\ : out STD_LOGIC;
    \q_reg[5]\ : out STD_LOGIC;
    \q_reg[4]\ : out STD_LOGIC;
    \q_reg[3]\ : out STD_LOGIC;
    \q_reg[2]\ : out STD_LOGIC;
    \q_reg[1]\ : out STD_LOGIC;
    \q_reg[0]\ : out STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_12\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_12\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_12\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg ";
  attribute srl_name : string;
  attribute srl_name of \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg ";
  attribute srl_name of \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg ";
  attribute srl_name of \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg ";
  attribute srl_name of \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg ";
  attribute srl_name of \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg ";
  attribute srl_name of \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg ";
  attribute srl_name of \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg ";
  attribute srl_name of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg ";
  attribute srl_name of \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg ";
  attribute srl_name of \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_01/q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
begin
\q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(0),
      Q => \q_reg[0]\
    );
\q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(1),
      Q => \q_reg[1]\
    );
\q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(2),
      Q => \q_reg[2]\
    );
\q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(3),
      Q => \q_reg[3]\
    );
\q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(4),
      Q => \q_reg[4]\
    );
\q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(5),
      Q => \q_reg[5]\
    );
\q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(6),
      Q => \q_reg[6]\
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(7),
      Q => \q_reg[7]\
    );
\q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(8),
      Q => \q_reg[8]\
    );
\q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(9),
      Q => \q_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_120\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_120\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_120\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_120\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_121\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_121\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_121\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_121\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_122\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_122\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_122\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_122\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_123\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_123\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_123\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_123\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_124\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    \q_reg[14]_0\ : out STD_LOGIC;
    \q_reg[13]_0\ : out STD_LOGIC;
    \q_reg[12]_0\ : out STD_LOGIC;
    \q_reg[11]_0\ : out STD_LOGIC;
    \q_reg[10]_0\ : out STD_LOGIC;
    \q_reg[9]_0\ : out STD_LOGIC;
    \q_reg[8]_0\ : out STD_LOGIC;
    \q_reg[7]_0\ : out STD_LOGIC;
    \q_reg[6]_0\ : out STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC;
    \q_reg[15]_2\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[14]_1\ : in STD_LOGIC;
    \q_reg[13]_1\ : in STD_LOGIC;
    \q_reg[12]_1\ : in STD_LOGIC;
    \q_reg[11]_1\ : in STD_LOGIC;
    \q_reg[10]_1\ : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC;
    \q_reg[8]_1\ : in STD_LOGIC;
    \q_reg[7]_1\ : in STD_LOGIC;
    \q_reg[6]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_124\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_124\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_124\ is
begin
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_1\,
      Q => \q_reg[10]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_1\,
      Q => \q_reg[11]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_1\,
      Q => \q_reg[12]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_1\,
      Q => \q_reg[13]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_1\,
      Q => \q_reg[14]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_2\,
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_1\,
      Q => \q_reg[6]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_1\,
      Q => \q_reg[7]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_1\,
      Q => \q_reg[8]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\,
      Q => \q_reg[9]_0\,
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_125\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    \q_reg[15]_1\ : out STD_LOGIC;
    sel_3 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[14]_0\ : out STD_LOGIC;
    \q_reg[13]_0\ : out STD_LOGIC;
    \q_reg[12]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[8]_1\ : in STD_LOGIC;
    \q_reg[15]_2\ : in STD_LOGIC;
    \q_reg[15]_3\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[14]_1\ : in STD_LOGIC;
    \q_reg[13]_1\ : in STD_LOGIC;
    \q_reg[12]_1\ : in STD_LOGIC;
    \q_reg[11]_0\ : in STD_LOGIC;
    \q_reg[10]_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[8]_2\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_125\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_125\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_125\ is
  signal \^q_reg[12]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q_reg[13]_0\ : STD_LOGIC;
  signal \^q_reg[14]_0\ : STD_LOGIC;
  signal \^q_reg[15]_1\ : STD_LOGIC;
  signal \^sel_3\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal y4 : STD_LOGIC_VECTOR ( 11 downto 10 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[7]_i_4__3\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \q[7]_i_5__3\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \q[7]_i_6__3\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \q[7]_i_7__3\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \q[8]_i_3__3\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \q[8]_i_4__3\ : label is "soft_lutpair416";
begin
  \q_reg[12]_0\(4 downto 0) <= \^q_reg[12]_0\(4 downto 0);
  \q_reg[13]_0\ <= \^q_reg[13]_0\;
  \q_reg[14]_0\ <= \^q_reg[14]_0\;
  \q_reg[15]_1\ <= \^q_reg[15]_1\;
  sel_3(6 downto 0) <= \^sel_3\(6 downto 0);
\q[7]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(1),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_1\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_3\(1)
    );
\q[7]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(2),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_1\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_3\(2)
    );
\q[7]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(3),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_1\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_3\(3)
    );
\q[7]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(0),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_1\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_3\(0)
    );
\q[8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5D5F5D555505050"
    )
        port map (
      I0 => \^q_reg[15]_1\,
      I1 => \q_reg[8]_0\,
      I2 => \^sel_3\(5),
      I3 => \^sel_3\(4),
      I4 => \q_reg[8]_1\,
      I5 => \^sel_3\(6),
      O => \q_reg[15]_0\
    );
\q[8]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => y4(11),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_1\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_3\(5)
    );
\q[8]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => y4(10),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_1\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_3\(4)
    );
\q[8]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(4),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_1\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_3\(6)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_0\,
      Q => y4(10),
      R => \q_reg[15]_2\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_0\,
      Q => y4(11),
      R => \q_reg[15]_2\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_1\,
      Q => \^q_reg[12]_0\(4),
      R => \q_reg[15]_2\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_1\,
      Q => \^q_reg[13]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_1\,
      Q => \^q_reg[14]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_3\,
      Q => \^q_reg[15]_1\,
      R => \q_reg[15]_2\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => \^q_reg[12]_0\(0),
      R => \q_reg[15]_2\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => \^q_reg[12]_0\(1),
      R => \q_reg[15]_2\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_2\,
      Q => \^q_reg[12]_0\(2),
      R => \q_reg[15]_2\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_0\,
      Q => \^q_reg[12]_0\(3),
      R => \q_reg[15]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_126\ is
  port (
    q_reg_r_0 : out STD_LOGIC;
    q_reg_r_1 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_126\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_126\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_126\ is
begin
q_reg_r: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => q_reg_r_0,
      R => q_reg_r_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_127\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    \q_reg[14]_0\ : out STD_LOGIC;
    \q_reg[13]_0\ : out STD_LOGIC;
    \q_reg[12]_0\ : out STD_LOGIC;
    \q_reg[11]_0\ : out STD_LOGIC;
    \q_reg[10]_0\ : out STD_LOGIC;
    \q_reg[9]_0\ : out STD_LOGIC;
    \q_reg[8]_0\ : out STD_LOGIC;
    \q_reg[7]_0\ : out STD_LOGIC;
    \q_reg[6]_0\ : out STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_127\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_127\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_127\ is
begin
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => \q_reg[10]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => \q_reg[11]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => \q_reg[12]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => \q_reg[13]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => \q_reg[14]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => \q_reg[6]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => \q_reg[7]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => \q_reg[8]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => \q_reg[9]_0\,
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_128\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    \q_reg[14]_0\ : out STD_LOGIC;
    \q_reg[13]_0\ : out STD_LOGIC;
    \q_reg[12]_0\ : out STD_LOGIC;
    \q_reg[11]_0\ : out STD_LOGIC;
    \q_reg[10]_0\ : out STD_LOGIC;
    \q_reg[9]_0\ : out STD_LOGIC;
    \q_reg[8]_0\ : out STD_LOGIC;
    \q_reg[7]_0\ : out STD_LOGIC;
    \q_reg[6]_0\ : out STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_128\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_128\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_128\ is
begin
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => \q_reg[10]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => \q_reg[11]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => \q_reg[12]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => \q_reg[13]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => \q_reg[14]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => \q_reg[6]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => \q_reg[7]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => \q_reg[8]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => \q_reg[9]_0\,
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_129\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    \q_reg[15]_1\ : out STD_LOGIC;
    sel_4 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[14]_0\ : out STD_LOGIC;
    \q_reg[13]_0\ : out STD_LOGIC;
    \q_reg[12]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[8]_1\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[15]_2\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[14]_1\ : in STD_LOGIC;
    \q_reg[13]_1\ : in STD_LOGIC;
    \q_reg[12]_1\ : in STD_LOGIC;
    \q_reg[11]_0\ : in STD_LOGIC;
    \q_reg[10]_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[8]_2\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_129\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_129\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_129\ is
  signal \^q_reg[12]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q_reg[13]_0\ : STD_LOGIC;
  signal \^q_reg[14]_0\ : STD_LOGIC;
  signal \^q_reg[15]_1\ : STD_LOGIC;
  signal \^sel_4\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal y5 : STD_LOGIC_VECTOR ( 11 downto 10 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[7]_i_4__4\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \q[7]_i_5__4\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \q[7]_i_6__4\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \q[7]_i_7__4\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \q[8]_i_3__4\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \q[8]_i_4__4\ : label is "soft_lutpair419";
begin
  \q_reg[12]_0\(4 downto 0) <= \^q_reg[12]_0\(4 downto 0);
  \q_reg[13]_0\ <= \^q_reg[13]_0\;
  \q_reg[14]_0\ <= \^q_reg[14]_0\;
  \q_reg[15]_1\ <= \^q_reg[15]_1\;
  sel_4(6 downto 0) <= \^sel_4\(6 downto 0);
\q[7]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(1),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_1\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_4\(1)
    );
\q[7]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(2),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_1\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_4\(2)
    );
\q[7]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(3),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_1\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_4\(3)
    );
\q[7]_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(0),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_1\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_4\(0)
    );
\q[8]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5D5F5D555505050"
    )
        port map (
      I0 => \^q_reg[15]_1\,
      I1 => \q_reg[8]_0\,
      I2 => \^sel_4\(5),
      I3 => \^sel_4\(4),
      I4 => \q_reg[8]_1\,
      I5 => \^sel_4\(6),
      O => \q_reg[15]_0\
    );
\q[8]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => y5(11),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_1\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_4\(5)
    );
\q[8]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => y5(10),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_1\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_4\(4)
    );
\q[8]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(4),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_1\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_4\(6)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_0\,
      Q => y5(10),
      R => \q_reg[6]_0\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_0\,
      Q => y5(11),
      R => \q_reg[6]_0\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_1\,
      Q => \^q_reg[12]_0\(4),
      R => \q_reg[6]_0\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_1\,
      Q => \^q_reg[13]_0\,
      R => \q_reg[6]_0\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_1\,
      Q => \^q_reg[14]_0\,
      R => \q_reg[6]_0\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_2\,
      Q => \^q_reg[15]_1\,
      R => \q_reg[6]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_1\,
      Q => \^q_reg[12]_0\(0),
      R => \q_reg[6]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => \^q_reg[12]_0\(1),
      R => \q_reg[6]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_2\,
      Q => \^q_reg[12]_0\(2),
      R => \q_reg[6]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_0\,
      Q => \^q_reg[12]_0\(3),
      R => \q_reg[6]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_13\ is
  port (
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[9]\ : in STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_13\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_13\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_13\ is
  signal \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of q_reg_gate : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \q_reg_gate__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \q_reg_gate__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \q_reg_gate__2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \q_reg_gate__3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \q_reg_gate__4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \q_reg_gate__5\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \q_reg_gate__6\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \q_reg_gate__7\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \q_reg_gate__8\ : label is "soft_lutpair100";
begin
\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
q_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_130\ is
  port (
    dina : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_130\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_130\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_130\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_0\,
      Q => dina(0),
      R => \q_reg[9]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_0\,
      Q => dina(1),
      R => \q_reg[9]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_0\,
      Q => dina(2),
      R => \q_reg[9]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_0\,
      Q => dina(3),
      R => \q_reg[9]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_0\,
      Q => dina(4),
      R => \q_reg[9]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_0\,
      Q => dina(5),
      R => \q_reg[9]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => dina(6),
      R => \q_reg[9]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => dina(7),
      R => \q_reg[9]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => dina(8),
      R => \q_reg[9]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\,
      Q => dina(9),
      R => \q_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_131\ is
  port (
    dina : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_131\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_131\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_131\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_0\,
      Q => dina(0),
      R => \q_reg[9]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_0\,
      Q => dina(1),
      R => \q_reg[9]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_0\,
      Q => dina(2),
      R => \q_reg[9]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_0\,
      Q => dina(3),
      R => \q_reg[9]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_0\,
      Q => dina(4),
      R => \q_reg[9]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_0\,
      Q => dina(5),
      R => \q_reg[9]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => dina(6),
      R => \q_reg[9]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => dina(7),
      R => \q_reg[9]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => dina(8),
      R => \q_reg[9]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\,
      Q => dina(9),
      R => \q_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_132\ is
  port (
    dina : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_132\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_132\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_132\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_0\,
      Q => dina(0),
      R => \q_reg[9]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_0\,
      Q => dina(1),
      R => \q_reg[9]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_0\,
      Q => dina(2),
      R => \q_reg[9]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_0\,
      Q => dina(3),
      R => \q_reg[9]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_0\,
      Q => dina(4),
      R => \q_reg[9]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_0\,
      Q => dina(5),
      R => \q_reg[9]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => dina(6),
      R => \q_reg[9]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => dina(7),
      R => \q_reg[9]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => dina(8),
      R => \q_reg[9]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\,
      Q => dina(9),
      R => \q_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_133\ is
  port (
    dina : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_133\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_133\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_133\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_0\,
      Q => dina(0),
      R => \q_reg[9]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_0\,
      Q => dina(1),
      R => \q_reg[9]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_0\,
      Q => dina(2),
      R => \q_reg[9]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_0\,
      Q => dina(3),
      R => \q_reg[9]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_0\,
      Q => dina(4),
      R => \q_reg[9]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_0\,
      Q => dina(5),
      R => \q_reg[9]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => dina(6),
      R => \q_reg[9]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => dina(7),
      R => \q_reg[9]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => dina(8),
      R => \q_reg[9]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\,
      Q => dina(9),
      R => \q_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_134\ is
  port (
    dina : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_134\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_134\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_134\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_0\,
      Q => dina(0),
      R => \q_reg[9]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_0\,
      Q => dina(1),
      R => \q_reg[9]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_0\,
      Q => dina(2),
      R => \q_reg[9]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_0\,
      Q => dina(3),
      R => \q_reg[9]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_0\,
      Q => dina(4),
      R => \q_reg[9]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_0\,
      Q => dina(5),
      R => \q_reg[9]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => dina(6),
      R => \q_reg[9]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => dina(7),
      R => \q_reg[9]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => dina(8),
      R => \q_reg[9]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\,
      Q => dina(9),
      R => \q_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_135\ is
  port (
    dina : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_135\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_135\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_135\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_0\,
      Q => dina(0),
      R => \q_reg[9]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_0\,
      Q => dina(1),
      R => \q_reg[9]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_0\,
      Q => dina(2),
      R => \q_reg[9]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_0\,
      Q => dina(3),
      R => \q_reg[9]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_0\,
      Q => dina(4),
      R => \q_reg[9]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_0\,
      Q => dina(5),
      R => \q_reg[9]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => dina(6),
      R => \q_reg[9]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => dina(7),
      R => \q_reg[9]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => dina(8),
      R => \q_reg[9]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\,
      Q => dina(9),
      R => \q_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_14\ is
  port (
    b20 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b00 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b40 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b10 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b30 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC;
    \q_reg[9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[9]_3\ : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_14\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_14\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_14\ is
  signal \q_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_10__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \y_out_i_i_10__19\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \y_out_i_i_10__25\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \y_out_i_i_10__8\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \y_out_i_i_11__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \y_out_i_i_11__19\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \y_out_i_i_11__25\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \y_out_i_i_11__8\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \y_out_i_i_12__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \y_out_i_i_12__14\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \y_out_i_i_12__20\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \y_out_i_i_12__8\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \y_out_i_i_13__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \y_out_i_i_13__14\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \y_out_i_i_13__20\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \y_out_i_i_13__8\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \y_out_i_i_14__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \y_out_i_i_14__13\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \y_out_i_i_14__19\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \y_out_i_i_14__8\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \y_out_i_i_15__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \y_out_i_i_15__13\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \y_out_i_i_15__19\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \y_out_i_i_15__8\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \y_out_i_i_16__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \y_out_i_i_16__13\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \y_out_i_i_16__19\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \y_out_i_i_16__8\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of y_out_i_i_17 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \y_out_i_i_17__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \y_out_i_i_17__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \y_out_i_i_17__2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \y_out_i_i_8__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \y_out_i_i_8__19\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \y_out_i_i_8__25\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \y_out_i_i_8__8\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \y_out_i_i_9__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \y_out_i_i_9__19\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \y_out_i_i_9__25\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \y_out_i_i_9__8\ : label is "soft_lutpair109";
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_1\,
      Q => \q_reg_n_0_[0]\,
      R => \q_reg[0]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_0\,
      Q => \q_reg_n_0_[1]\,
      R => \q_reg[0]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_0\,
      Q => \q_reg_n_0_[2]\,
      R => \q_reg[0]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_0\,
      Q => \q_reg_n_0_[3]\,
      R => \q_reg[0]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_0\,
      Q => \q_reg_n_0_[4]\,
      R => \q_reg[0]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_0\,
      Q => \q_reg_n_0_[5]\,
      R => \q_reg[0]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => \q_reg_n_0_[6]\,
      R => \q_reg[0]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => \q_reg_n_0_[7]\,
      R => \q_reg[0]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => \q_reg_n_0_[8]\,
      R => \q_reg[0]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_0\,
      Q => \q_reg_n_0_[9]\,
      R => \q_reg[0]_0\
    );
\y_out_i_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(7),
      O => b20(7)
    );
\y_out_i_i_10__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(1),
      I3 => \q_reg[9]_3\,
      O => b40(1)
    );
\y_out_i_i_10__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(7),
      O => b10(7)
    );
\y_out_i_i_10__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(7),
      O => b30(7)
    );
\y_out_i_i_10__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(7),
      O => b00(7)
    );
\y_out_i_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(6),
      O => b20(6)
    );
\y_out_i_i_11__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(0),
      I3 => \q_reg[9]_3\,
      O => b40(0)
    );
\y_out_i_i_11__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(6),
      O => b10(6)
    );
\y_out_i_i_11__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(6),
      O => b30(6)
    );
\y_out_i_i_11__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(6),
      O => b00(6)
    );
\y_out_i_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(5),
      O => b20(5)
    );
\y_out_i_i_12__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(5),
      O => b10(5)
    );
\y_out_i_i_12__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(5),
      O => b30(5)
    );
\y_out_i_i_12__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(5),
      O => b00(5)
    );
\y_out_i_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(4),
      O => b20(4)
    );
\y_out_i_i_13__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(4),
      O => b10(4)
    );
\y_out_i_i_13__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(4),
      O => b30(4)
    );
\y_out_i_i_13__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(4),
      O => b00(4)
    );
\y_out_i_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(3),
      O => b20(3)
    );
\y_out_i_i_14__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(3),
      O => b10(3)
    );
\y_out_i_i_14__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(3),
      O => b30(3)
    );
\y_out_i_i_14__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(3),
      O => b00(3)
    );
\y_out_i_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(2),
      O => b20(2)
    );
\y_out_i_i_15__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(2),
      O => b10(2)
    );
\y_out_i_i_15__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(2),
      O => b30(2)
    );
\y_out_i_i_15__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(2),
      O => b00(2)
    );
\y_out_i_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(1),
      O => b20(1)
    );
\y_out_i_i_16__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(1),
      O => b10(1)
    );
\y_out_i_i_16__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(1),
      O => b30(1)
    );
\y_out_i_i_16__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(1),
      O => b00(1)
    );
y_out_i_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(0),
      O => b20(0)
    );
\y_out_i_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(0),
      O => b00(0)
    );
\y_out_i_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(0),
      O => b10(0)
    );
\y_out_i_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(0),
      O => b30(0)
    );
\y_out_i_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(9),
      I3 => \q_reg[9]_3\,
      O => b40(9)
    );
\y_out_i_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(8),
      I3 => \q_reg[9]_3\,
      O => b40(8)
    );
\y_out_i_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(7),
      I3 => \q_reg[9]_3\,
      O => b40(7)
    );
\y_out_i_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(6),
      I3 => \q_reg[9]_3\,
      O => b40(6)
    );
\y_out_i_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(5),
      I3 => \q_reg[9]_3\,
      O => b40(5)
    );
\y_out_i_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(4),
      I3 => \q_reg[9]_3\,
      O => b40(4)
    );
\y_out_i_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(9),
      O => b20(9)
    );
\y_out_i_i_8__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(3),
      I3 => \q_reg[9]_3\,
      O => b40(3)
    );
\y_out_i_i_8__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(9),
      O => b10(9)
    );
\y_out_i_i_8__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(9),
      O => b30(9)
    );
\y_out_i_i_8__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(9),
      O => b00(9)
    );
\y_out_i_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(8),
      O => b20(8)
    );
\y_out_i_i_9__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(2),
      I3 => \q_reg[9]_3\,
      O => b40(2)
    );
\y_out_i_i_9__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(8),
      O => b10(8)
    );
\y_out_i_i_9__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(8),
      O => b30(8)
    );
\y_out_i_i_9__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(8),
      O => b00(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_15\ is
  port (
    \q_reg[9]\ : out STD_LOGIC;
    \q_reg[8]\ : out STD_LOGIC;
    \q_reg[7]\ : out STD_LOGIC;
    \q_reg[6]\ : out STD_LOGIC;
    \q_reg[5]\ : out STD_LOGIC;
    \q_reg[4]\ : out STD_LOGIC;
    \q_reg[3]\ : out STD_LOGIC;
    \q_reg[2]\ : out STD_LOGIC;
    \q_reg[1]\ : out STD_LOGIC;
    \q_reg[0]\ : out STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_15\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_15\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_15\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg ";
  attribute srl_name : string;
  attribute srl_name of \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg ";
  attribute srl_name of \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg ";
  attribute srl_name of \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg ";
  attribute srl_name of \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg ";
  attribute srl_name of \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg ";
  attribute srl_name of \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg ";
  attribute srl_name of \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg ";
  attribute srl_name of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg ";
  attribute srl_name of \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg ";
  attribute srl_name of \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_11/q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
begin
\q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(0),
      Q => \q_reg[0]\
    );
\q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(1),
      Q => \q_reg[1]\
    );
\q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(2),
      Q => \q_reg[2]\
    );
\q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(3),
      Q => \q_reg[3]\
    );
\q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(4),
      Q => \q_reg[4]\
    );
\q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(5),
      Q => \q_reg[5]\
    );
\q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(6),
      Q => \q_reg[6]\
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(7),
      Q => \q_reg[7]\
    );
\q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(8),
      Q => \q_reg[8]\
    );
\q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(9),
      Q => \q_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_16\ is
  port (
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[9]\ : in STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_16\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_16\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_16\ is
  signal \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of q_reg_gate : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \q_reg_gate__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \q_reg_gate__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \q_reg_gate__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \q_reg_gate__3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \q_reg_gate__4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \q_reg_gate__5\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \q_reg_gate__6\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \q_reg_gate__7\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \q_reg_gate__8\ : label is "soft_lutpair125";
begin
\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
q_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_17\ is
  port (
    b21 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b01 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b41 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b11 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b31 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC;
    \q_reg[9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[9]_3\ : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_17\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_17\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_17\ is
  signal \q_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_10__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \y_out_i_i_10__20\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \y_out_i_i_10__26\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \y_out_i_i_10__7\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \y_out_i_i_11__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \y_out_i_i_11__20\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \y_out_i_i_11__26\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \y_out_i_i_11__7\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \y_out_i_i_12__15\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \y_out_i_i_12__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \y_out_i_i_12__21\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \y_out_i_i_12__7\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \y_out_i_i_13__15\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \y_out_i_i_13__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \y_out_i_i_13__21\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \y_out_i_i_13__7\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \y_out_i_i_14__14\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \y_out_i_i_14__2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \y_out_i_i_14__20\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \y_out_i_i_14__7\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \y_out_i_i_15__14\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \y_out_i_i_15__2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \y_out_i_i_15__20\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \y_out_i_i_15__7\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \y_out_i_i_16__14\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \y_out_i_i_16__2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \y_out_i_i_16__20\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \y_out_i_i_16__7\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \y_out_i_i_7__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \y_out_i_i_7__17\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \y_out_i_i_7__22\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \y_out_i_i_7__6\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \y_out_i_i_8__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \y_out_i_i_8__20\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \y_out_i_i_8__26\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \y_out_i_i_8__7\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \y_out_i_i_9__2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \y_out_i_i_9__20\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \y_out_i_i_9__26\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \y_out_i_i_9__7\ : label is "soft_lutpair128";
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_1\,
      Q => \q_reg_n_0_[0]\,
      R => \q_reg[0]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_0\,
      Q => \q_reg_n_0_[1]\,
      R => \q_reg[0]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_0\,
      Q => \q_reg_n_0_[2]\,
      R => \q_reg[0]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_0\,
      Q => \q_reg_n_0_[3]\,
      R => \q_reg[0]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_0\,
      Q => \q_reg_n_0_[4]\,
      R => \q_reg[0]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_0\,
      Q => \q_reg_n_0_[5]\,
      R => \q_reg[0]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => \q_reg_n_0_[6]\,
      R => \q_reg[0]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => \q_reg_n_0_[7]\,
      R => \q_reg[0]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => \q_reg_n_0_[8]\,
      R => \q_reg[0]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_0\,
      Q => \q_reg_n_0_[9]\,
      R => \q_reg[0]_0\
    );
\y_out_i_i_10__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(1),
      I3 => \q_reg[9]_3\,
      O => b41(1)
    );
\y_out_i_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(6),
      O => b21(6)
    );
\y_out_i_i_10__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(6),
      O => b11(6)
    );
\y_out_i_i_10__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(6),
      O => b31(6)
    );
\y_out_i_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(6),
      O => b01(6)
    );
\y_out_i_i_11__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(0),
      I3 => \q_reg[9]_3\,
      O => b41(0)
    );
\y_out_i_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(5),
      O => b21(5)
    );
\y_out_i_i_11__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(5),
      O => b11(5)
    );
\y_out_i_i_11__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(5),
      O => b31(5)
    );
\y_out_i_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(5),
      O => b01(5)
    );
\y_out_i_i_12__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(4),
      O => b11(4)
    );
\y_out_i_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(4),
      O => b21(4)
    );
\y_out_i_i_12__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(4),
      O => b31(4)
    );
\y_out_i_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(4),
      O => b01(4)
    );
\y_out_i_i_13__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(3),
      O => b11(3)
    );
\y_out_i_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(3),
      O => b21(3)
    );
\y_out_i_i_13__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(3),
      O => b31(3)
    );
\y_out_i_i_13__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(3),
      O => b01(3)
    );
\y_out_i_i_14__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(2),
      O => b11(2)
    );
\y_out_i_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(2),
      O => b21(2)
    );
\y_out_i_i_14__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(2),
      O => b31(2)
    );
\y_out_i_i_14__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(2),
      O => b01(2)
    );
\y_out_i_i_15__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(1),
      O => b11(1)
    );
\y_out_i_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(1),
      O => b21(1)
    );
\y_out_i_i_15__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(1),
      O => b31(1)
    );
\y_out_i_i_15__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(1),
      O => b01(1)
    );
\y_out_i_i_16__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(0),
      O => b11(0)
    );
\y_out_i_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(0),
      O => b21(0)
    );
\y_out_i_i_16__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(0),
      O => b31(0)
    );
\y_out_i_i_16__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(0),
      O => b01(0)
    );
\y_out_i_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(9),
      I3 => \q_reg[9]_3\,
      O => b41(9)
    );
\y_out_i_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(8),
      I3 => \q_reg[9]_3\,
      O => b41(8)
    );
\y_out_i_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(7),
      I3 => \q_reg[9]_3\,
      O => b41(7)
    );
\y_out_i_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(6),
      I3 => \q_reg[9]_3\,
      O => b41(6)
    );
\y_out_i_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(5),
      I3 => \q_reg[9]_3\,
      O => b41(5)
    );
\y_out_i_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(9),
      O => b21(9)
    );
\y_out_i_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(4),
      I3 => \q_reg[9]_3\,
      O => b41(4)
    );
\y_out_i_i_7__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(9),
      O => b11(9)
    );
\y_out_i_i_7__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(9),
      O => b31(9)
    );
\y_out_i_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(9),
      O => b01(9)
    );
\y_out_i_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(3),
      I3 => \q_reg[9]_3\,
      O => b41(3)
    );
\y_out_i_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(8),
      O => b21(8)
    );
\y_out_i_i_8__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(8),
      O => b11(8)
    );
\y_out_i_i_8__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(8),
      O => b31(8)
    );
\y_out_i_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(8),
      O => b01(8)
    );
\y_out_i_i_9__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(2),
      I3 => \q_reg[9]_3\,
      O => b41(2)
    );
\y_out_i_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(7),
      O => b21(7)
    );
\y_out_i_i_9__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(7),
      O => b11(7)
    );
\y_out_i_i_9__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(7),
      O => b31(7)
    );
\y_out_i_i_9__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(7),
      O => b01(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_18\ is
  port (
    \q_reg[9]\ : out STD_LOGIC;
    \q_reg[8]\ : out STD_LOGIC;
    \q_reg[7]\ : out STD_LOGIC;
    \q_reg[6]\ : out STD_LOGIC;
    \q_reg[5]\ : out STD_LOGIC;
    \q_reg[4]\ : out STD_LOGIC;
    \q_reg[3]\ : out STD_LOGIC;
    \q_reg[2]\ : out STD_LOGIC;
    \q_reg[1]\ : out STD_LOGIC;
    \q_reg[0]\ : out STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_18\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_18\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_18\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg ";
  attribute srl_name : string;
  attribute srl_name of \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg ";
  attribute srl_name of \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg ";
  attribute srl_name of \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg ";
  attribute srl_name of \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg ";
  attribute srl_name of \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg ";
  attribute srl_name of \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg ";
  attribute srl_name of \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg ";
  attribute srl_name of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg ";
  attribute srl_name of \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg ";
  attribute srl_name of \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_21/q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
begin
\q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(0),
      Q => \q_reg[0]\
    );
\q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(1),
      Q => \q_reg[1]\
    );
\q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(2),
      Q => \q_reg[2]\
    );
\q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(3),
      Q => \q_reg[3]\
    );
\q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(4),
      Q => \q_reg[4]\
    );
\q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(5),
      Q => \q_reg[5]\
    );
\q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(6),
      Q => \q_reg[6]\
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(7),
      Q => \q_reg[7]\
    );
\q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(8),
      Q => \q_reg[8]\
    );
\q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(9),
      Q => \q_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_19\ is
  port (
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[9]\ : in STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_19\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_19\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_19\ is
  signal \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of q_reg_gate : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \q_reg_gate__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \q_reg_gate__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \q_reg_gate__2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \q_reg_gate__3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \q_reg_gate__4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \q_reg_gate__5\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \q_reg_gate__6\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \q_reg_gate__7\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \q_reg_gate__8\ : label is "soft_lutpair150";
begin
\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
q_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_2\ is
  port (
    b42 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[10]_0\ : in STD_LOGIC;
    \q_reg[10]_1\ : in STD_LOGIC;
    \q_reg[10]_2\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_2\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_2\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_2\ is
  signal \^b42\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b42_reg : STD_LOGIC_VECTOR ( 10 to 10 );
begin
  b42(0) <= \^b42\(0);
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(0),
      Q => \q_reg[9]_0\(0),
      R => \q_reg[10]_2\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^b42\(0),
      Q => b42_reg(10),
      R => \q_reg[10]_2\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(1),
      Q => \q_reg[9]_0\(1),
      R => \q_reg[10]_2\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(2),
      Q => \q_reg[9]_0\(2),
      R => \q_reg[10]_2\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(3),
      Q => \q_reg[9]_0\(3),
      R => \q_reg[10]_2\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(4),
      Q => \q_reg[9]_0\(4),
      R => \q_reg[10]_2\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(5),
      Q => \q_reg[9]_0\(5),
      R => \q_reg[10]_2\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(6),
      Q => \q_reg[9]_0\(6),
      R => \q_reg[10]_2\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(7),
      Q => \q_reg[9]_0\(7),
      R => \q_reg[10]_2\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(8),
      Q => \q_reg[9]_0\(8),
      R => \q_reg[10]_2\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(9),
      Q => \q_reg[9]_0\(9),
      R => \q_reg[10]_2\
    );
\y_out_i_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \q_reg[10]_0\,
      I1 => b42_reg(10),
      I2 => \q_reg[10]_1\,
      O => \^b42\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_20\ is
  port (
    b22 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b02 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b42 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b12 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b32 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC;
    \q_reg[9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[9]_3\ : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_20\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_20\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_20\ is
  signal \q_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_10__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \y_out_i_i_10__18\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \y_out_i_i_10__24\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \y_out_i_i_10__9\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \y_out_i_i_11__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \y_out_i_i_11__18\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \y_out_i_i_11__24\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \y_out_i_i_11__9\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \y_out_i_i_12__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \y_out_i_i_12__13\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \y_out_i_i_12__19\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \y_out_i_i_12__9\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \y_out_i_i_13__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \y_out_i_i_13__13\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \y_out_i_i_13__19\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \y_out_i_i_13__9\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \y_out_i_i_14__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \y_out_i_i_14__12\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \y_out_i_i_14__18\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \y_out_i_i_14__9\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \y_out_i_i_15__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \y_out_i_i_15__12\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \y_out_i_i_15__18\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \y_out_i_i_15__9\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \y_out_i_i_16__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \y_out_i_i_16__12\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \y_out_i_i_16__18\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \y_out_i_i_16__9\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \y_out_i_i_7__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \y_out_i_i_7__16\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \y_out_i_i_7__21\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \y_out_i_i_7__7\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \y_out_i_i_8__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \y_out_i_i_8__18\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \y_out_i_i_8__24\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \y_out_i_i_8__9\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \y_out_i_i_9__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \y_out_i_i_9__18\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \y_out_i_i_9__24\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \y_out_i_i_9__9\ : label is "soft_lutpair158";
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_1\,
      Q => \q_reg_n_0_[0]\,
      R => \q_reg[0]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_0\,
      Q => \q_reg_n_0_[1]\,
      R => \q_reg[0]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_0\,
      Q => \q_reg_n_0_[2]\,
      R => \q_reg[0]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_0\,
      Q => \q_reg_n_0_[3]\,
      R => \q_reg[0]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_0\,
      Q => \q_reg_n_0_[4]\,
      R => \q_reg[0]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_0\,
      Q => \q_reg_n_0_[5]\,
      R => \q_reg[0]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => \q_reg_n_0_[6]\,
      R => \q_reg[0]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => \q_reg_n_0_[7]\,
      R => \q_reg[0]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => \q_reg_n_0_[8]\,
      R => \q_reg[0]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_0\,
      Q => \q_reg_n_0_[9]\,
      R => \q_reg[0]_0\
    );
\y_out_i_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(6),
      O => b22(6)
    );
\y_out_i_i_10__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(1),
      I3 => \q_reg[9]_3\,
      O => b42(1)
    );
\y_out_i_i_10__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(6),
      O => b12(6)
    );
\y_out_i_i_10__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(6),
      O => b32(6)
    );
\y_out_i_i_10__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(6),
      O => b02(6)
    );
\y_out_i_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(5),
      O => b22(5)
    );
\y_out_i_i_11__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(0),
      I3 => \q_reg[9]_3\,
      O => b42(0)
    );
\y_out_i_i_11__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(5),
      O => b12(5)
    );
\y_out_i_i_11__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(5),
      O => b32(5)
    );
\y_out_i_i_11__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(5),
      O => b02(5)
    );
\y_out_i_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(4),
      O => b22(4)
    );
\y_out_i_i_12__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(4),
      O => b12(4)
    );
\y_out_i_i_12__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(4),
      O => b32(4)
    );
\y_out_i_i_12__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(4),
      O => b02(4)
    );
\y_out_i_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(3),
      O => b22(3)
    );
\y_out_i_i_13__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(3),
      O => b12(3)
    );
\y_out_i_i_13__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(3),
      O => b32(3)
    );
\y_out_i_i_13__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(3),
      O => b02(3)
    );
\y_out_i_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(2),
      O => b22(2)
    );
\y_out_i_i_14__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(2),
      O => b12(2)
    );
\y_out_i_i_14__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(2),
      O => b32(2)
    );
\y_out_i_i_14__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(2),
      O => b02(2)
    );
\y_out_i_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(1),
      O => b22(1)
    );
\y_out_i_i_15__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(1),
      O => b12(1)
    );
\y_out_i_i_15__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(1),
      O => b32(1)
    );
\y_out_i_i_15__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(1),
      O => b02(1)
    );
\y_out_i_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(0),
      O => b22(0)
    );
\y_out_i_i_16__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(0),
      O => b12(0)
    );
\y_out_i_i_16__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(0),
      O => b32(0)
    );
\y_out_i_i_16__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(0),
      O => b02(0)
    );
\y_out_i_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(9),
      I3 => \q_reg[9]_3\,
      O => b42(9)
    );
\y_out_i_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(8),
      I3 => \q_reg[9]_3\,
      O => b42(8)
    );
\y_out_i_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(7),
      I3 => \q_reg[9]_3\,
      O => b42(7)
    );
\y_out_i_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(6),
      I3 => \q_reg[9]_3\,
      O => b42(6)
    );
\y_out_i_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(5),
      I3 => \q_reg[9]_3\,
      O => b42(5)
    );
\y_out_i_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(9),
      O => b22(9)
    );
\y_out_i_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(4),
      I3 => \q_reg[9]_3\,
      O => b42(4)
    );
\y_out_i_i_7__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(9),
      O => b12(9)
    );
\y_out_i_i_7__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(9),
      O => b32(9)
    );
\y_out_i_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(9),
      O => b02(9)
    );
\y_out_i_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(8),
      O => b22(8)
    );
\y_out_i_i_8__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(3),
      I3 => \q_reg[9]_3\,
      O => b42(3)
    );
\y_out_i_i_8__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(8),
      O => b12(8)
    );
\y_out_i_i_8__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(8),
      O => b32(8)
    );
\y_out_i_i_8__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(8),
      O => b02(8)
    );
\y_out_i_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(7),
      O => b22(7)
    );
\y_out_i_i_9__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(2),
      I3 => \q_reg[9]_3\,
      O => b42(2)
    );
\y_out_i_i_9__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(7),
      O => b12(7)
    );
\y_out_i_i_9__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(7),
      O => b32(7)
    );
\y_out_i_i_9__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(7),
      O => b02(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_21\ is
  port (
    \q_reg[9]\ : out STD_LOGIC;
    \q_reg[8]\ : out STD_LOGIC;
    \q_reg[7]\ : out STD_LOGIC;
    \q_reg[6]\ : out STD_LOGIC;
    \q_reg[5]\ : out STD_LOGIC;
    \q_reg[4]\ : out STD_LOGIC;
    \q_reg[3]\ : out STD_LOGIC;
    \q_reg[2]\ : out STD_LOGIC;
    \q_reg[1]\ : out STD_LOGIC;
    \q_reg[0]\ : out STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_21\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_21\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_21\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg ";
  attribute srl_name : string;
  attribute srl_name of \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg ";
  attribute srl_name of \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg ";
  attribute srl_name of \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg ";
  attribute srl_name of \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg ";
  attribute srl_name of \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg ";
  attribute srl_name of \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg ";
  attribute srl_name of \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg ";
  attribute srl_name of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg ";
  attribute srl_name of \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg ";
  attribute srl_name of \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_31/q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
begin
\q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(0),
      Q => \q_reg[0]\
    );
\q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(1),
      Q => \q_reg[1]\
    );
\q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(2),
      Q => \q_reg[2]\
    );
\q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(3),
      Q => \q_reg[3]\
    );
\q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(4),
      Q => \q_reg[4]\
    );
\q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(5),
      Q => \q_reg[5]\
    );
\q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(6),
      Q => \q_reg[6]\
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(7),
      Q => \q_reg[7]\
    );
\q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(8),
      Q => \q_reg[8]\
    );
\q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(9),
      Q => \q_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_22\ is
  port (
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[9]\ : in STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_22\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_22\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_22\ is
  signal \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of q_reg_gate : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \q_reg_gate__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \q_reg_gate__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \q_reg_gate__2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \q_reg_gate__3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \q_reg_gate__4\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \q_reg_gate__5\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \q_reg_gate__6\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \q_reg_gate__7\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \q_reg_gate__8\ : label is "soft_lutpair175";
begin
\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
q_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_23\ is
  port (
    b23 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b03 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b43 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b13 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b33 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC;
    \q_reg[9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[9]_3\ : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_23\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_23\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_23\ is
  signal \q_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_10__21\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \y_out_i_i_10__27\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \y_out_i_i_10__3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \y_out_i_i_10__6\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \y_out_i_i_11__21\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \y_out_i_i_11__27\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \y_out_i_i_11__3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \y_out_i_i_11__6\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \y_out_i_i_12__16\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \y_out_i_i_12__22\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \y_out_i_i_12__3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \y_out_i_i_12__6\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \y_out_i_i_13__16\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \y_out_i_i_13__22\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \y_out_i_i_13__3\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \y_out_i_i_13__6\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \y_out_i_i_14__15\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \y_out_i_i_14__21\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \y_out_i_i_14__3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \y_out_i_i_14__6\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \y_out_i_i_15__15\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \y_out_i_i_15__21\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \y_out_i_i_15__3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \y_out_i_i_15__6\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \y_out_i_i_16__15\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \y_out_i_i_16__21\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \y_out_i_i_16__3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \y_out_i_i_16__6\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \y_out_i_i_7__18\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \y_out_i_i_7__2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \y_out_i_i_7__23\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \y_out_i_i_7__5\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \y_out_i_i_8__21\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \y_out_i_i_8__27\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \y_out_i_i_8__3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \y_out_i_i_8__6\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \y_out_i_i_9__21\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \y_out_i_i_9__27\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \y_out_i_i_9__3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \y_out_i_i_9__6\ : label is "soft_lutpair178";
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_1\,
      Q => \q_reg_n_0_[0]\,
      R => \q_reg[0]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_0\,
      Q => \q_reg_n_0_[1]\,
      R => \q_reg[0]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_0\,
      Q => \q_reg_n_0_[2]\,
      R => \q_reg[0]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_0\,
      Q => \q_reg_n_0_[3]\,
      R => \q_reg[0]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_0\,
      Q => \q_reg_n_0_[4]\,
      R => \q_reg[0]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_0\,
      Q => \q_reg_n_0_[5]\,
      R => \q_reg[0]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => \q_reg_n_0_[6]\,
      R => \q_reg[0]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => \q_reg_n_0_[7]\,
      R => \q_reg[0]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => \q_reg_n_0_[8]\,
      R => \q_reg[0]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_0\,
      Q => \q_reg_n_0_[9]\,
      R => \q_reg[0]_0\
    );
\y_out_i_i_10__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(1),
      I3 => \q_reg[9]_3\,
      O => b43(1)
    );
\y_out_i_i_10__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(6),
      O => b13(6)
    );
\y_out_i_i_10__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(6),
      O => b33(6)
    );
\y_out_i_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(6),
      O => b23(6)
    );
\y_out_i_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(6),
      O => b03(6)
    );
\y_out_i_i_11__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(0),
      I3 => \q_reg[9]_3\,
      O => b43(0)
    );
\y_out_i_i_11__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(5),
      O => b13(5)
    );
\y_out_i_i_11__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(5),
      O => b33(5)
    );
\y_out_i_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(5),
      O => b23(5)
    );
\y_out_i_i_11__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(5),
      O => b03(5)
    );
\y_out_i_i_12__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(4),
      O => b13(4)
    );
\y_out_i_i_12__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(4),
      O => b33(4)
    );
\y_out_i_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(4),
      O => b23(4)
    );
\y_out_i_i_12__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(4),
      O => b03(4)
    );
\y_out_i_i_13__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(3),
      O => b13(3)
    );
\y_out_i_i_13__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(3),
      O => b33(3)
    );
\y_out_i_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(3),
      O => b23(3)
    );
\y_out_i_i_13__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(3),
      O => b03(3)
    );
\y_out_i_i_14__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(2),
      O => b13(2)
    );
\y_out_i_i_14__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(2),
      O => b33(2)
    );
\y_out_i_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(2),
      O => b23(2)
    );
\y_out_i_i_14__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(2),
      O => b03(2)
    );
\y_out_i_i_15__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(1),
      O => b13(1)
    );
\y_out_i_i_15__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(1),
      O => b33(1)
    );
\y_out_i_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(1),
      O => b23(1)
    );
\y_out_i_i_15__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(1),
      O => b03(1)
    );
\y_out_i_i_16__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(0),
      O => b13(0)
    );
\y_out_i_i_16__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(0),
      O => b33(0)
    );
\y_out_i_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(0),
      O => b23(0)
    );
\y_out_i_i_16__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(0),
      O => b03(0)
    );
y_out_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(9),
      I3 => \q_reg[9]_3\,
      O => b43(9)
    );
y_out_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(8),
      I3 => \q_reg[9]_3\,
      O => b43(8)
    );
y_out_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(7),
      I3 => \q_reg[9]_3\,
      O => b43(7)
    );
y_out_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(6),
      I3 => \q_reg[9]_3\,
      O => b43(6)
    );
y_out_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(5),
      I3 => \q_reg[9]_3\,
      O => b43(5)
    );
\y_out_i_i_7__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(9),
      O => b13(9)
    );
\y_out_i_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(9),
      O => b23(9)
    );
\y_out_i_i_7__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(9),
      O => b33(9)
    );
\y_out_i_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(9),
      O => b03(9)
    );
\y_out_i_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(4),
      I3 => \q_reg[9]_3\,
      O => b43(4)
    );
\y_out_i_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(3),
      I3 => \q_reg[9]_3\,
      O => b43(3)
    );
\y_out_i_i_8__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(8),
      O => b13(8)
    );
\y_out_i_i_8__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(8),
      O => b33(8)
    );
\y_out_i_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(8),
      O => b23(8)
    );
\y_out_i_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(8),
      O => b03(8)
    );
\y_out_i_i_9__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(2),
      I3 => \q_reg[9]_3\,
      O => b43(2)
    );
\y_out_i_i_9__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(7),
      O => b13(7)
    );
\y_out_i_i_9__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(7),
      O => b33(7)
    );
\y_out_i_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(7),
      O => b23(7)
    );
\y_out_i_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(7),
      O => b03(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_24\ is
  port (
    \q_reg[9]\ : out STD_LOGIC;
    \q_reg[8]\ : out STD_LOGIC;
    \q_reg[7]\ : out STD_LOGIC;
    \q_reg[6]\ : out STD_LOGIC;
    \q_reg[5]\ : out STD_LOGIC;
    \q_reg[4]\ : out STD_LOGIC;
    \q_reg[3]\ : out STD_LOGIC;
    \q_reg[2]\ : out STD_LOGIC;
    \q_reg[1]\ : out STD_LOGIC;
    \q_reg[0]\ : out STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_24\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_24\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_24\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg ";
  attribute srl_name : string;
  attribute srl_name of \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg ";
  attribute srl_name of \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg ";
  attribute srl_name of \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg ";
  attribute srl_name of \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg ";
  attribute srl_name of \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg ";
  attribute srl_name of \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg ";
  attribute srl_name of \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg ";
  attribute srl_name of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg ";
  attribute srl_name of \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg ";
  attribute srl_name of \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_41/q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
begin
\q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(0),
      Q => \q_reg[0]\
    );
\q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(1),
      Q => \q_reg[1]\
    );
\q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(2),
      Q => \q_reg[2]\
    );
\q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(3),
      Q => \q_reg[3]\
    );
\q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(4),
      Q => \q_reg[4]\
    );
\q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(5),
      Q => \q_reg[5]\
    );
\q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(6),
      Q => \q_reg[6]\
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(7),
      Q => \q_reg[7]\
    );
\q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(8),
      Q => \q_reg[8]\
    );
\q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(9),
      Q => \q_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_25\ is
  port (
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[9]\ : in STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_25\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_25\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_25\ is
  signal \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of q_reg_gate : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \q_reg_gate__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \q_reg_gate__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \q_reg_gate__2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \q_reg_gate__3\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \q_reg_gate__4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \q_reg_gate__5\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \q_reg_gate__6\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \q_reg_gate__7\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \q_reg_gate__8\ : label is "soft_lutpair200";
begin
\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
q_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_26\ is
  port (
    b24 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b04 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b44 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b14 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b34 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC;
    \q_reg[9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[9]_3\ : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_26\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_26\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_26\ is
  signal \q_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of y_out_i_i_10 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \y_out_i_i_10__10\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \y_out_i_i_10__17\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \y_out_i_i_10__23\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of y_out_i_i_11 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \y_out_i_i_11__10\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \y_out_i_i_11__17\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \y_out_i_i_11__23\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of y_out_i_i_12 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \y_out_i_i_12__10\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \y_out_i_i_12__12\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \y_out_i_i_12__18\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of y_out_i_i_13 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \y_out_i_i_13__10\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \y_out_i_i_13__12\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \y_out_i_i_13__18\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of y_out_i_i_14 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \y_out_i_i_14__10\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \y_out_i_i_14__11\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \y_out_i_i_14__17\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of y_out_i_i_15 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \y_out_i_i_15__10\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \y_out_i_i_15__11\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \y_out_i_i_15__17\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of y_out_i_i_16 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \y_out_i_i_16__10\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \y_out_i_i_16__11\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \y_out_i_i_16__17\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of y_out_i_i_7 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \y_out_i_i_7__15\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \y_out_i_i_7__20\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \y_out_i_i_7__8\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of y_out_i_i_8 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \y_out_i_i_8__10\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \y_out_i_i_8__17\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \y_out_i_i_8__23\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of y_out_i_i_9 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \y_out_i_i_9__10\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \y_out_i_i_9__17\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \y_out_i_i_9__23\ : label is "soft_lutpair218";
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_1\,
      Q => \q_reg_n_0_[0]\,
      R => \q_reg[0]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_0\,
      Q => \q_reg_n_0_[1]\,
      R => \q_reg[0]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_0\,
      Q => \q_reg_n_0_[2]\,
      R => \q_reg[0]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_0\,
      Q => \q_reg_n_0_[3]\,
      R => \q_reg[0]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_0\,
      Q => \q_reg_n_0_[4]\,
      R => \q_reg[0]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_0\,
      Q => \q_reg_n_0_[5]\,
      R => \q_reg[0]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => \q_reg_n_0_[6]\,
      R => \q_reg[0]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => \q_reg_n_0_[7]\,
      R => \q_reg[0]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => \q_reg_n_0_[8]\,
      R => \q_reg[0]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_0\,
      Q => \q_reg_n_0_[9]\,
      R => \q_reg[0]_0\
    );
y_out_i_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(6),
      O => b24(6)
    );
\y_out_i_i_10__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(6),
      O => b04(6)
    );
\y_out_i_i_10__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(1),
      I3 => \q_reg[9]_3\,
      O => b44(1)
    );
\y_out_i_i_10__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(6),
      O => b14(6)
    );
\y_out_i_i_10__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(6),
      O => b34(6)
    );
y_out_i_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(5),
      O => b24(5)
    );
\y_out_i_i_11__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(5),
      O => b04(5)
    );
\y_out_i_i_11__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(0),
      I3 => \q_reg[9]_3\,
      O => b44(0)
    );
\y_out_i_i_11__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(5),
      O => b14(5)
    );
\y_out_i_i_11__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(5),
      O => b34(5)
    );
y_out_i_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(4),
      O => b24(4)
    );
\y_out_i_i_12__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(4),
      O => b04(4)
    );
\y_out_i_i_12__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(4),
      O => b14(4)
    );
\y_out_i_i_12__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(4),
      O => b34(4)
    );
y_out_i_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(3),
      O => b24(3)
    );
\y_out_i_i_13__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(3),
      O => b04(3)
    );
\y_out_i_i_13__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(3),
      O => b14(3)
    );
\y_out_i_i_13__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(3),
      O => b34(3)
    );
y_out_i_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(2),
      O => b24(2)
    );
\y_out_i_i_14__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(2),
      O => b04(2)
    );
\y_out_i_i_14__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(2),
      O => b14(2)
    );
\y_out_i_i_14__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(2),
      O => b34(2)
    );
y_out_i_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(1),
      O => b24(1)
    );
\y_out_i_i_15__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(1),
      O => b04(1)
    );
\y_out_i_i_15__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(1),
      O => b14(1)
    );
\y_out_i_i_15__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(1),
      O => b34(1)
    );
y_out_i_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(0),
      O => b24(0)
    );
\y_out_i_i_16__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(0),
      O => b04(0)
    );
\y_out_i_i_16__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(0),
      O => b14(0)
    );
\y_out_i_i_16__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(0),
      O => b34(0)
    );
\y_out_i_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(9),
      I3 => \q_reg[9]_3\,
      O => b44(9)
    );
\y_out_i_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(8),
      I3 => \q_reg[9]_3\,
      O => b44(8)
    );
\y_out_i_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(7),
      I3 => \q_reg[9]_3\,
      O => b44(7)
    );
\y_out_i_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(6),
      I3 => \q_reg[9]_3\,
      O => b44(6)
    );
\y_out_i_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(5),
      I3 => \q_reg[9]_3\,
      O => b44(5)
    );
y_out_i_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(9),
      O => b24(9)
    );
\y_out_i_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(4),
      I3 => \q_reg[9]_3\,
      O => b44(4)
    );
\y_out_i_i_7__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(9),
      O => b14(9)
    );
\y_out_i_i_7__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(9),
      O => b34(9)
    );
\y_out_i_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(9),
      O => b04(9)
    );
y_out_i_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(8),
      O => b24(8)
    );
\y_out_i_i_8__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(8),
      O => b04(8)
    );
\y_out_i_i_8__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(3),
      I3 => \q_reg[9]_3\,
      O => b44(3)
    );
\y_out_i_i_8__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(8),
      O => b14(8)
    );
\y_out_i_i_8__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(8),
      O => b34(8)
    );
y_out_i_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(7),
      O => b24(7)
    );
\y_out_i_i_9__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(7),
      O => b04(7)
    );
\y_out_i_i_9__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(2),
      I3 => \q_reg[9]_3\,
      O => b44(2)
    );
\y_out_i_i_9__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(7),
      O => b14(7)
    );
\y_out_i_i_9__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(7),
      O => b34(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_27\ is
  port (
    \q_reg[9]\ : out STD_LOGIC;
    \q_reg[8]\ : out STD_LOGIC;
    \q_reg[7]\ : out STD_LOGIC;
    \q_reg[6]\ : out STD_LOGIC;
    \q_reg[5]\ : out STD_LOGIC;
    \q_reg[4]\ : out STD_LOGIC;
    \q_reg[3]\ : out STD_LOGIC;
    \q_reg[2]\ : out STD_LOGIC;
    \q_reg[1]\ : out STD_LOGIC;
    \q_reg[0]\ : out STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_27\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_27\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_27\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg ";
  attribute srl_name : string;
  attribute srl_name of \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg ";
  attribute srl_name of \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg ";
  attribute srl_name of \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg ";
  attribute srl_name of \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg ";
  attribute srl_name of \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg ";
  attribute srl_name of \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg ";
  attribute srl_name of \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg ";
  attribute srl_name of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg ";
  attribute srl_name of \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute srl_bus_name of \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg ";
  attribute srl_name of \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/reg_sig_51/q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
begin
\q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(0),
      Q => \q_reg[0]\
    );
\q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(1),
      Q => \q_reg[1]\
    );
\q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(2),
      Q => \q_reg[2]\
    );
\q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(3),
      Q => \q_reg[3]\
    );
\q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(4),
      Q => \q_reg[4]\
    );
\q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(5),
      Q => \q_reg[5]\
    );
\q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(6),
      Q => \q_reg[6]\
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(7),
      Q => \q_reg[7]\
    );
\q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(8),
      Q => \q_reg[8]\
    );
\q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => dina(9),
      Q => \q_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_28\ is
  port (
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[9]\ : in STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_28\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_28\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_28\ is
  signal \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of q_reg_gate : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \q_reg_gate__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \q_reg_gate__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \q_reg_gate__2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \q_reg_gate__3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \q_reg_gate__4\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \q_reg_gate__5\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \q_reg_gate__6\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \q_reg_gate__7\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \q_reg_gate__8\ : label is "soft_lutpair225";
begin
\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
q_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[9]\,
      O => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_29\ is
  port (
    b25 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b05 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b45 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b15 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b35 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC;
    \q_reg[9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[9]_3\ : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_29\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_29\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_29\ is
  signal \q_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_out_i_i_10__22\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \y_out_i_i_10__28\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \y_out_i_i_10__4\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \y_out_i_i_10__5\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \y_out_i_i_11__22\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \y_out_i_i_11__28\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \y_out_i_i_11__4\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \y_out_i_i_11__5\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \y_out_i_i_12__17\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \y_out_i_i_12__23\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \y_out_i_i_12__4\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \y_out_i_i_12__5\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \y_out_i_i_13__17\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \y_out_i_i_13__23\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \y_out_i_i_13__4\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \y_out_i_i_13__5\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \y_out_i_i_14__16\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \y_out_i_i_14__22\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \y_out_i_i_14__4\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \y_out_i_i_14__5\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \y_out_i_i_15__16\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \y_out_i_i_15__22\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \y_out_i_i_15__4\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \y_out_i_i_15__5\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \y_out_i_i_16__16\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \y_out_i_i_16__22\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \y_out_i_i_16__4\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \y_out_i_i_16__5\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \y_out_i_i_7__19\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \y_out_i_i_7__24\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \y_out_i_i_7__3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \y_out_i_i_7__4\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \y_out_i_i_8__22\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \y_out_i_i_8__28\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \y_out_i_i_8__4\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \y_out_i_i_8__5\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \y_out_i_i_9__22\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \y_out_i_i_9__28\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \y_out_i_i_9__4\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \y_out_i_i_9__5\ : label is "soft_lutpair228";
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_1\,
      Q => \q_reg_n_0_[0]\,
      R => \q_reg[0]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_0\,
      Q => \q_reg_n_0_[1]\,
      R => \q_reg[0]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_0\,
      Q => \q_reg_n_0_[2]\,
      R => \q_reg[0]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_0\,
      Q => \q_reg_n_0_[3]\,
      R => \q_reg[0]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_0\,
      Q => \q_reg_n_0_[4]\,
      R => \q_reg[0]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_0\,
      Q => \q_reg_n_0_[5]\,
      R => \q_reg[0]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => \q_reg_n_0_[6]\,
      R => \q_reg[0]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => \q_reg_n_0_[7]\,
      R => \q_reg[0]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => \q_reg_n_0_[8]\,
      R => \q_reg[0]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_0\,
      Q => \q_reg_n_0_[9]\,
      R => \q_reg[0]_0\
    );
\y_out_i_i_10__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(1),
      I3 => \q_reg[9]_3\,
      O => b45(1)
    );
\y_out_i_i_10__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(6),
      O => b15(6)
    );
\y_out_i_i_10__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(6),
      O => b35(6)
    );
\y_out_i_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(6),
      O => b25(6)
    );
\y_out_i_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(6),
      O => b05(6)
    );
\y_out_i_i_11__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(0),
      I3 => \q_reg[9]_3\,
      O => b45(0)
    );
\y_out_i_i_11__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(5),
      O => b15(5)
    );
\y_out_i_i_11__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(5),
      O => b35(5)
    );
\y_out_i_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(5),
      O => b25(5)
    );
\y_out_i_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(5),
      O => b05(5)
    );
\y_out_i_i_12__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(4),
      O => b15(4)
    );
\y_out_i_i_12__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(4),
      O => b35(4)
    );
\y_out_i_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(4),
      O => b25(4)
    );
\y_out_i_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(4),
      O => b05(4)
    );
\y_out_i_i_13__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(3),
      O => b15(3)
    );
\y_out_i_i_13__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(3),
      O => b35(3)
    );
\y_out_i_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(3),
      O => b25(3)
    );
\y_out_i_i_13__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(3),
      O => b05(3)
    );
\y_out_i_i_14__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(2),
      O => b15(2)
    );
\y_out_i_i_14__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(2),
      O => b35(2)
    );
\y_out_i_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(2),
      O => b25(2)
    );
\y_out_i_i_14__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(2),
      O => b05(2)
    );
\y_out_i_i_15__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(1),
      O => b15(1)
    );
\y_out_i_i_15__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(1),
      O => b35(1)
    );
\y_out_i_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(1),
      O => b25(1)
    );
\y_out_i_i_15__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(1),
      O => b05(1)
    );
\y_out_i_i_16__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(0),
      O => b15(0)
    );
\y_out_i_i_16__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(0),
      O => b35(0)
    );
\y_out_i_i_16__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(0),
      O => b25(0)
    );
\y_out_i_i_16__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(0),
      O => b05(0)
    );
\y_out_i_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(9),
      I3 => \q_reg[9]_3\,
      O => b45(9)
    );
\y_out_i_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(8),
      I3 => \q_reg[9]_3\,
      O => b45(8)
    );
\y_out_i_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(7),
      I3 => \q_reg[9]_3\,
      O => b45(7)
    );
\y_out_i_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(6),
      I3 => \q_reg[9]_3\,
      O => b45(6)
    );
\y_out_i_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(5),
      I3 => \q_reg[9]_3\,
      O => b45(5)
    );
\y_out_i_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(4),
      I3 => \q_reg[9]_3\,
      O => b45(4)
    );
\y_out_i_i_7__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(9),
      O => b15(9)
    );
\y_out_i_i_7__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(9),
      O => b35(9)
    );
\y_out_i_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(9),
      O => b25(9)
    );
\y_out_i_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[9]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(9),
      O => b05(9)
    );
\y_out_i_i_8__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(3),
      I3 => \q_reg[9]_3\,
      O => b45(3)
    );
\y_out_i_i_8__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(8),
      O => b15(8)
    );
\y_out_i_i_8__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(8),
      O => b35(8)
    );
\y_out_i_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(8),
      O => b25(8)
    );
\y_out_i_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[8]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(8),
      O => b05(8)
    );
\y_out_i_i_9__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => \q_reg[9]_1\,
      I2 => \q_reg[9]_2\(2),
      I3 => \q_reg[9]_3\,
      O => b45(2)
    );
\y_out_i_i_9__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => doutb(7),
      O => b15(7)
    );
\y_out_i_i_9__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => doutb(7),
      O => b35(7)
    );
\y_out_i_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST,
      I2 => doutb(7),
      O => b25(7)
    );
\y_out_i_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => doutb(7),
      O => b05(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_3\ is
  port (
    b43 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[10]_0\ : in STD_LOGIC;
    \q_reg[10]_1\ : in STD_LOGIC;
    \q_reg[10]_2\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_3\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_3\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_3\ is
  signal \^b43\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b43_reg : STD_LOGIC_VECTOR ( 10 to 10 );
begin
  b43(0) <= \^b43\(0);
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(0),
      Q => \q_reg[9]_0\(0),
      R => \q_reg[10]_2\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^b43\(0),
      Q => b43_reg(10),
      R => \q_reg[10]_2\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(1),
      Q => \q_reg[9]_0\(1),
      R => \q_reg[10]_2\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(2),
      Q => \q_reg[9]_0\(2),
      R => \q_reg[10]_2\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(3),
      Q => \q_reg[9]_0\(3),
      R => \q_reg[10]_2\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(4),
      Q => \q_reg[9]_0\(4),
      R => \q_reg[10]_2\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(5),
      Q => \q_reg[9]_0\(5),
      R => \q_reg[10]_2\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(6),
      Q => \q_reg[9]_0\(6),
      R => \q_reg[10]_2\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(7),
      Q => \q_reg[9]_0\(7),
      R => \q_reg[10]_2\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(8),
      Q => \q_reg[9]_0\(8),
      R => \q_reg[10]_2\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(9),
      Q => \q_reg[9]_0\(9),
      R => \q_reg[10]_2\
    );
\y_out_i_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \q_reg[10]_0\,
      I1 => b43_reg(10),
      I2 => \q_reg[10]_1\,
      O => \^b43\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_4\ is
  port (
    b44 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[10]_0\ : in STD_LOGIC;
    \q_reg[10]_1\ : in STD_LOGIC;
    \q_reg[10]_2\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_4\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_4\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_4\ is
  signal \^b44\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b44_reg : STD_LOGIC_VECTOR ( 10 to 10 );
begin
  b44(0) <= \^b44\(0);
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(0),
      Q => \q_reg[9]_0\(0),
      R => \q_reg[10]_2\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^b44\(0),
      Q => b44_reg(10),
      R => \q_reg[10]_2\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(1),
      Q => \q_reg[9]_0\(1),
      R => \q_reg[10]_2\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(2),
      Q => \q_reg[9]_0\(2),
      R => \q_reg[10]_2\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(3),
      Q => \q_reg[9]_0\(3),
      R => \q_reg[10]_2\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(4),
      Q => \q_reg[9]_0\(4),
      R => \q_reg[10]_2\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(5),
      Q => \q_reg[9]_0\(5),
      R => \q_reg[10]_2\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(6),
      Q => \q_reg[9]_0\(6),
      R => \q_reg[10]_2\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(7),
      Q => \q_reg[9]_0\(7),
      R => \q_reg[10]_2\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(8),
      Q => \q_reg[9]_0\(8),
      R => \q_reg[10]_2\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(9),
      Q => \q_reg[9]_0\(9),
      R => \q_reg[10]_2\
    );
\y_out_i_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \q_reg[10]_0\,
      I1 => b44_reg(10),
      I2 => \q_reg[10]_1\,
      O => \^b44\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_5\ is
  port (
    b45 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_reg[10]_0\ : in STD_LOGIC;
    \q_reg[10]_1\ : in STD_LOGIC;
    \q_reg[10]_2\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_5\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_5\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_5\ is
  signal \^b45\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b45_reg : STD_LOGIC_VECTOR ( 10 to 10 );
begin
  b45(0) <= \^b45\(0);
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(0),
      Q => \q_reg[9]_0\(0),
      R => \q_reg[10]_2\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^b45\(0),
      Q => b45_reg(10),
      R => \q_reg[10]_2\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(1),
      Q => \q_reg[9]_0\(1),
      R => \q_reg[10]_2\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(2),
      Q => \q_reg[9]_0\(2),
      R => \q_reg[10]_2\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(3),
      Q => \q_reg[9]_0\(3),
      R => \q_reg[10]_2\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(4),
      Q => \q_reg[9]_0\(4),
      R => \q_reg[10]_2\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(5),
      Q => \q_reg[9]_0\(5),
      R => \q_reg[10]_2\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(6),
      Q => \q_reg[9]_0\(6),
      R => \q_reg[10]_2\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(7),
      Q => \q_reg[9]_0\(7),
      R => \q_reg[10]_2\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(8),
      Q => \q_reg[9]_0\(8),
      R => \q_reg[10]_2\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\(9),
      Q => \q_reg[9]_0\(9),
      R => \q_reg[10]_2\
    );
\y_out_i_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \q_reg[10]_0\,
      I1 => b45_reg(10),
      I2 => \q_reg[10]_1\,
      O => \^b45\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_6\ is
  port (
    b50 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[10]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    b50_sel : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_6\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_6\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_6\ is
  signal \^b50\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b50_reg : STD_LOGIC_VECTOR ( 10 to 10 );
begin
  b50(0) <= \^b50\(0);
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^b50\(0),
      Q => b50_reg(10),
      R => \q_reg[10]_0\
    );
y_out_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => b50_reg(10),
      I1 => b50_sel(0),
      O => \^b50\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_7\ is
  port (
    b51 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[10]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    b50_sel : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_7\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_7\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_7\ is
  signal \^b51\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b51_reg : STD_LOGIC_VECTOR ( 10 to 10 );
begin
  b51(0) <= \^b51\(0);
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^b51\(0),
      Q => b51_reg(10),
      R => \q_reg[10]_0\
    );
\y_out_i_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => b51_reg(10),
      I1 => b50_sel(0),
      O => \^b51\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_70\ is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[15]_0\ : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_70\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_70\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_70\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q(0),
      Q => A(0),
      R => \q_reg[15]_0\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q(10),
      Q => A(10),
      R => \q_reg[15]_0\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q(11),
      Q => A(11),
      R => \q_reg[15]_0\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q(12),
      Q => A(12),
      R => \q_reg[15]_0\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q(13),
      Q => A(13),
      R => \q_reg[15]_0\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q(14),
      Q => A(14),
      R => \q_reg[15]_0\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q(15),
      Q => A(15),
      R => \q_reg[15]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q(1),
      Q => A(1),
      R => \q_reg[15]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q(2),
      Q => A(2),
      R => \q_reg[15]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q(3),
      Q => A(3),
      R => \q_reg[15]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q(4),
      Q => A(4),
      R => \q_reg[15]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q(5),
      Q => A(5),
      R => \q_reg[15]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q(6),
      Q => A(6),
      R => \q_reg[15]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q(7),
      Q => A(7),
      R => \q_reg[15]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q(8),
      Q => A(8),
      R => \q_reg[15]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q(9),
      Q => A(9),
      R => \q_reg[15]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_71\ is
  port (
    q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[15]_0\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_71\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_71\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_71\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(0),
      Q => q(0),
      R => \q_reg[15]_0\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(10),
      Q => q(10),
      R => \q_reg[15]_0\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(11),
      Q => q(11),
      R => \q_reg[15]_0\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(12),
      Q => q(12),
      R => \q_reg[15]_0\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(13),
      Q => q(13),
      R => \q_reg[15]_0\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(14),
      Q => q(14),
      R => \q_reg[15]_0\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(15),
      Q => q(15),
      R => \q_reg[15]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(1),
      Q => q(1),
      R => \q_reg[15]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(2),
      Q => q(2),
      R => \q_reg[15]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(3),
      Q => q(3),
      R => \q_reg[15]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(4),
      Q => q(4),
      R => \q_reg[15]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(5),
      Q => q(5),
      R => \q_reg[15]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(6),
      Q => q(6),
      R => \q_reg[15]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(7),
      Q => q(7),
      R => \q_reg[15]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(8),
      Q => q(8),
      R => \q_reg[15]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(9),
      Q => q(9),
      R => \q_reg[15]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_72\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    \q_reg[14]_0\ : out STD_LOGIC;
    \q_reg[13]_0\ : out STD_LOGIC;
    \q_reg[12]_0\ : out STD_LOGIC;
    \q_reg[11]_0\ : out STD_LOGIC;
    \q_reg[10]_0\ : out STD_LOGIC;
    \q_reg[9]_0\ : out STD_LOGIC;
    \q_reg[8]_0\ : out STD_LOGIC;
    \q_reg[7]_0\ : out STD_LOGIC;
    \q_reg[6]_0\ : out STD_LOGIC;
    \q_reg[5]_0\ : out STD_LOGIC;
    \q_reg[4]_0\ : out STD_LOGIC;
    \q_reg[3]_0\ : out STD_LOGIC;
    \q_reg[2]_0\ : out STD_LOGIC;
    \q_reg[1]_0\ : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_72\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_72\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_72\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(0),
      Q => \q_reg[0]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(10),
      Q => \q_reg[10]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(11),
      Q => \q_reg[11]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(12),
      Q => \q_reg[12]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(13),
      Q => \q_reg[13]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(14),
      Q => \q_reg[14]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(1),
      Q => \q_reg[1]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(2),
      Q => \q_reg[2]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(3),
      Q => \q_reg[3]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(4),
      Q => \q_reg[4]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(5),
      Q => \q_reg[5]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(6),
      Q => \q_reg[6]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(7),
      Q => \q_reg[7]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(8),
      Q => \q_reg[8]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => A(9),
      Q => \q_reg[9]_0\,
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_73\ is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[15]_0\ : in STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[14]_0\ : in STD_LOGIC;
    \q_reg[13]_0\ : in STD_LOGIC;
    \q_reg[12]_0\ : in STD_LOGIC;
    \q_reg[11]_0\ : in STD_LOGIC;
    \q_reg[10]_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_73\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_73\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_73\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_0\,
      Q => A(0),
      R => \q_reg[15]_0\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_0\,
      Q => A(10),
      R => \q_reg[15]_0\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_0\,
      Q => A(11),
      R => \q_reg[15]_0\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_0\,
      Q => A(12),
      R => \q_reg[15]_0\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_0\,
      Q => A(13),
      R => \q_reg[15]_0\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_0\,
      Q => A(14),
      R => \q_reg[15]_0\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_1\,
      Q => A(15),
      R => \q_reg[15]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_0\,
      Q => A(1),
      R => \q_reg[15]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_0\,
      Q => A(2),
      R => \q_reg[15]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_0\,
      Q => A(3),
      R => \q_reg[15]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_0\,
      Q => A(4),
      R => \q_reg[15]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_0\,
      Q => A(5),
      R => \q_reg[15]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => A(6),
      R => \q_reg[15]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => A(7),
      R => \q_reg[15]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => A(8),
      R => \q_reg[15]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_0\,
      Q => A(9),
      R => \q_reg[15]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_74\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    \q_reg[14]_0\ : out STD_LOGIC;
    \q_reg[13]_0\ : out STD_LOGIC;
    \q_reg[12]_0\ : out STD_LOGIC;
    \q_reg[11]_0\ : out STD_LOGIC;
    \q_reg[10]_0\ : out STD_LOGIC;
    \q_reg[9]_0\ : out STD_LOGIC;
    \q_reg[8]_0\ : out STD_LOGIC;
    \q_reg[7]_0\ : out STD_LOGIC;
    \q_reg[6]_0\ : out STD_LOGIC;
    \q_reg[5]_0\ : out STD_LOGIC;
    \q_reg[4]_0\ : out STD_LOGIC;
    \q_reg[3]_0\ : out STD_LOGIC;
    \q_reg[2]_0\ : out STD_LOGIC;
    \q_reg[1]_0\ : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    a0_sel : in STD_LOGIC;
    \q_reg[15]_2\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_74\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_74\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_74\ is
  signal a2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[0]_i_1__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \q[10]_i_1__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \q[11]_i_1__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \q[12]_i_1__0\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \q[13]_i_1__0\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \q[14]_i_1__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \q[15]_i_1__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \q[1]_i_1__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \q[2]_i_1__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \q[3]_i_1__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \q[4]_i_1__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \q[5]_i_1__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \q[6]_i_1__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \q[7]_i_1__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \q[8]_i_1__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \q[9]_i_1__0\ : label is "soft_lutpair337";
begin
\q[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(0),
      I1 => a0_sel,
      O => a2(0)
    );
\q[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(10),
      I1 => a0_sel,
      O => a2(10)
    );
\q[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(11),
      I1 => a0_sel,
      O => a2(11)
    );
\q[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(12),
      I1 => a0_sel,
      O => a2(12)
    );
\q[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(13),
      I1 => a0_sel,
      O => a2(13)
    );
\q[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(14),
      I1 => a0_sel,
      O => a2(14)
    );
\q[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(15),
      I1 => a0_sel,
      O => a2(15)
    );
\q[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(1),
      I1 => a0_sel,
      O => a2(1)
    );
\q[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(2),
      I1 => a0_sel,
      O => a2(2)
    );
\q[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(3),
      I1 => a0_sel,
      O => a2(3)
    );
\q[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(4),
      I1 => a0_sel,
      O => a2(4)
    );
\q[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(5),
      I1 => a0_sel,
      O => a2(5)
    );
\q[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(6),
      I1 => a0_sel,
      O => a2(6)
    );
\q[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(7),
      I1 => a0_sel,
      O => a2(7)
    );
\q[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(8),
      I1 => a0_sel,
      O => a2(8)
    );
\q[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(9),
      I1 => a0_sel,
      O => a2(9)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a2(0),
      Q => \q_reg[0]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a2(10),
      Q => \q_reg[10]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a2(11),
      Q => \q_reg[11]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a2(12),
      Q => \q_reg[12]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a2(13),
      Q => \q_reg[13]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a2(14),
      Q => \q_reg[14]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a2(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a2(1),
      Q => \q_reg[1]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a2(2),
      Q => \q_reg[2]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a2(3),
      Q => \q_reg[3]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a2(4),
      Q => \q_reg[4]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a2(5),
      Q => \q_reg[5]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a2(6),
      Q => \q_reg[6]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a2(7),
      Q => \q_reg[7]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a2(8),
      Q => \q_reg[8]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a2(9),
      Q => \q_reg[9]_0\,
      R => \q_reg[15]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_75\ is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[15]_0\ : in STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[14]_0\ : in STD_LOGIC;
    \q_reg[13]_0\ : in STD_LOGIC;
    \q_reg[12]_0\ : in STD_LOGIC;
    \q_reg[11]_0\ : in STD_LOGIC;
    \q_reg[10]_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_75\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_75\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_75\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_0\,
      Q => A(0),
      R => \q_reg[15]_0\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_0\,
      Q => A(10),
      R => \q_reg[15]_0\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_0\,
      Q => A(11),
      R => \q_reg[15]_0\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_0\,
      Q => A(12),
      R => \q_reg[15]_0\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_0\,
      Q => A(13),
      R => \q_reg[15]_0\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_0\,
      Q => A(14),
      R => \q_reg[15]_0\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_1\,
      Q => A(15),
      R => \q_reg[15]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_0\,
      Q => A(1),
      R => \q_reg[15]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_0\,
      Q => A(2),
      R => \q_reg[15]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_0\,
      Q => A(3),
      R => \q_reg[15]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_0\,
      Q => A(4),
      R => \q_reg[15]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_0\,
      Q => A(5),
      R => \q_reg[15]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => A(6),
      R => \q_reg[15]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => A(7),
      R => \q_reg[15]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => A(8),
      R => \q_reg[15]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_0\,
      Q => A(9),
      R => \q_reg[15]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_76\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    \q_reg[14]_0\ : out STD_LOGIC;
    \q_reg[13]_0\ : out STD_LOGIC;
    \q_reg[12]_0\ : out STD_LOGIC;
    \q_reg[11]_0\ : out STD_LOGIC;
    \q_reg[10]_0\ : out STD_LOGIC;
    \q_reg[9]_0\ : out STD_LOGIC;
    \q_reg[8]_0\ : out STD_LOGIC;
    \q_reg[7]_0\ : out STD_LOGIC;
    \q_reg[6]_0\ : out STD_LOGIC;
    \q_reg[5]_0\ : out STD_LOGIC;
    \q_reg[4]_0\ : out STD_LOGIC;
    \q_reg[3]_0\ : out STD_LOGIC;
    \q_reg[2]_0\ : out STD_LOGIC;
    \q_reg[1]_0\ : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    a0_sel : in STD_LOGIC;
    \q_reg[15]_2\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_76\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_76\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_76\ is
  signal a3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[0]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \q[10]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \q[11]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \q[12]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \q[13]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \q[14]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \q[15]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \q[1]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \q[2]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \q[3]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \q[4]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \q[5]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \q[6]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \q[7]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \q[8]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \q[9]_i_1\ : label is "soft_lutpair345";
begin
\q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(0),
      I1 => a0_sel,
      O => a3(0)
    );
\q[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(10),
      I1 => a0_sel,
      O => a3(10)
    );
\q[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(11),
      I1 => a0_sel,
      O => a3(11)
    );
\q[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(12),
      I1 => a0_sel,
      O => a3(12)
    );
\q[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(13),
      I1 => a0_sel,
      O => a3(13)
    );
\q[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(14),
      I1 => a0_sel,
      O => a3(14)
    );
\q[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(15),
      I1 => a0_sel,
      O => a3(15)
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(1),
      I1 => a0_sel,
      O => a3(1)
    );
\q[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(2),
      I1 => a0_sel,
      O => a3(2)
    );
\q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(3),
      I1 => a0_sel,
      O => a3(3)
    );
\q[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(4),
      I1 => a0_sel,
      O => a3(4)
    );
\q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(5),
      I1 => a0_sel,
      O => a3(5)
    );
\q[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(6),
      I1 => a0_sel,
      O => a3(6)
    );
\q[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(7),
      I1 => a0_sel,
      O => a3(7)
    );
\q[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(8),
      I1 => a0_sel,
      O => a3(8)
    );
\q[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_1\(9),
      I1 => a0_sel,
      O => a3(9)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a3(0),
      Q => \q_reg[0]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a3(10),
      Q => \q_reg[10]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a3(11),
      Q => \q_reg[11]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a3(12),
      Q => \q_reg[12]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a3(13),
      Q => \q_reg[13]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a3(14),
      Q => \q_reg[14]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a3(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a3(1),
      Q => \q_reg[1]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a3(2),
      Q => \q_reg[2]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a3(3),
      Q => \q_reg[3]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a3(4),
      Q => \q_reg[4]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a3(5),
      Q => \q_reg[5]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a3(6),
      Q => \q_reg[6]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a3(7),
      Q => \q_reg[7]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a3(8),
      Q => \q_reg[8]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => a3(9),
      Q => \q_reg[9]_0\,
      R => \q_reg[15]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_77\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    \q_reg[14]_0\ : out STD_LOGIC;
    \q_reg[13]_0\ : out STD_LOGIC;
    \q_reg[12]_0\ : out STD_LOGIC;
    \q_reg[11]_0\ : out STD_LOGIC;
    \q_reg[10]_0\ : out STD_LOGIC;
    \q_reg[9]_0\ : out STD_LOGIC;
    \q_reg[8]_0\ : out STD_LOGIC;
    \q_reg[7]_0\ : out STD_LOGIC;
    \q_reg[6]_0\ : out STD_LOGIC;
    \q_reg[5]_0\ : out STD_LOGIC;
    \q_reg[4]_0\ : out STD_LOGIC;
    \q_reg[3]_0\ : out STD_LOGIC;
    \q_reg[2]_0\ : out STD_LOGIC;
    \q_reg[1]_0\ : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC;
    \q_reg[15]_2\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[14]_1\ : in STD_LOGIC;
    \q_reg[13]_1\ : in STD_LOGIC;
    \q_reg[12]_1\ : in STD_LOGIC;
    \q_reg[11]_1\ : in STD_LOGIC;
    \q_reg[10]_1\ : in STD_LOGIC;
    \q_reg[9]_1\ : in STD_LOGIC;
    \q_reg[8]_1\ : in STD_LOGIC;
    \q_reg[7]_1\ : in STD_LOGIC;
    \q_reg[6]_1\ : in STD_LOGIC;
    \q_reg[5]_1\ : in STD_LOGIC;
    \q_reg[4]_1\ : in STD_LOGIC;
    \q_reg[3]_1\ : in STD_LOGIC;
    \q_reg[2]_1\ : in STD_LOGIC;
    \q_reg[1]_1\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_77\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_77\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_77\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_1\,
      Q => \q_reg[0]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_1\,
      Q => \q_reg[10]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_1\,
      Q => \q_reg[11]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_1\,
      Q => \q_reg[12]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_1\,
      Q => \q_reg[13]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_1\,
      Q => \q_reg[14]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_2\,
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_1\,
      Q => \q_reg[1]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_1\,
      Q => \q_reg[2]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_1\,
      Q => \q_reg[3]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_1\,
      Q => \q_reg[4]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_1\,
      Q => \q_reg[5]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_1\,
      Q => \q_reg[6]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_1\,
      Q => \q_reg[7]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_1\,
      Q => \q_reg[8]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_1\,
      Q => \q_reg[9]_0\,
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_78\ is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[15]_0\ : in STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[14]_0\ : in STD_LOGIC;
    \q_reg[13]_0\ : in STD_LOGIC;
    \q_reg[12]_0\ : in STD_LOGIC;
    \q_reg[11]_0\ : in STD_LOGIC;
    \q_reg[10]_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_78\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_78\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_78\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_0\,
      Q => A(0),
      R => \q_reg[15]_0\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_0\,
      Q => A(10),
      R => \q_reg[15]_0\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_0\,
      Q => A(11),
      R => \q_reg[15]_0\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_0\,
      Q => A(12),
      R => \q_reg[15]_0\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_0\,
      Q => A(13),
      R => \q_reg[15]_0\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_0\,
      Q => A(14),
      R => \q_reg[15]_0\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_1\,
      Q => A(15),
      R => \q_reg[15]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_0\,
      Q => A(1),
      R => \q_reg[15]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_0\,
      Q => A(2),
      R => \q_reg[15]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_0\,
      Q => A(3),
      R => \q_reg[15]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_0\,
      Q => A(4),
      R => \q_reg[15]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_0\,
      Q => A(5),
      R => \q_reg[15]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => A(6),
      R => \q_reg[15]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => A(7),
      R => \q_reg[15]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => A(8),
      R => \q_reg[15]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_0\,
      Q => A(9),
      R => \q_reg[15]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_79\ is
  port (
    aclk_0 : out STD_LOGIC;
    aclk_1 : out STD_LOGIC;
    aclk_2 : out STD_LOGIC;
    aclk_3 : out STD_LOGIC;
    aclk_4 : out STD_LOGIC;
    aclk_5 : out STD_LOGIC;
    aclk_6 : out STD_LOGIC;
    aclk_7 : out STD_LOGIC;
    aclk_8 : out STD_LOGIC;
    aclk_9 : out STD_LOGIC;
    aclk_10 : out STD_LOGIC;
    aclk_11 : out STD_LOGIC;
    aclk_12 : out STD_LOGIC;
    aclk_13 : out STD_LOGIC;
    aclk_14 : out STD_LOGIC;
    aclk_15 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    a0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_79\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_79\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_79\ is
  signal a4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg ";
  attribute srl_name : string;
  attribute srl_name of \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is "soft_lutpair357";
  attribute srl_bus_name of \q_reg[10]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg ";
  attribute srl_name of \q_reg[10]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg[10]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[10]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is "soft_lutpair352";
  attribute srl_bus_name of \q_reg[11]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg ";
  attribute srl_name of \q_reg[11]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg[11]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[11]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is "soft_lutpair352";
  attribute srl_bus_name of \q_reg[12]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg ";
  attribute srl_name of \q_reg[12]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg[12]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[12]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is "soft_lutpair351";
  attribute srl_bus_name of \q_reg[13]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg ";
  attribute srl_name of \q_reg[13]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg[13]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[13]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is "soft_lutpair351";
  attribute srl_bus_name of \q_reg[14]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg ";
  attribute srl_name of \q_reg[14]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg[14]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[14]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is "soft_lutpair350";
  attribute srl_bus_name of \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg ";
  attribute srl_name of \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is "soft_lutpair350";
  attribute srl_bus_name of \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg ";
  attribute srl_name of \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is "soft_lutpair357";
  attribute srl_bus_name of \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg ";
  attribute srl_name of \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is "soft_lutpair356";
  attribute srl_bus_name of \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg ";
  attribute srl_name of \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is "soft_lutpair356";
  attribute srl_bus_name of \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg ";
  attribute srl_name of \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is "soft_lutpair355";
  attribute srl_bus_name of \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg ";
  attribute srl_name of \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is "soft_lutpair355";
  attribute srl_bus_name of \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg ";
  attribute srl_name of \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is "soft_lutpair354";
  attribute srl_bus_name of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg ";
  attribute srl_name of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is "soft_lutpair354";
  attribute srl_bus_name of \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg ";
  attribute srl_name of \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is "soft_lutpair353";
  attribute srl_bus_name of \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg ";
  attribute srl_name of \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a4_1/q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\ : label is "soft_lutpair353";
begin
\q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a4(0),
      Q => aclk_15
    );
\q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\(0),
      I1 => a0_sel,
      O => a4(0)
    );
\q_reg[10]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a4(10),
      Q => aclk_5
    );
\q_reg[10]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\(10),
      I1 => a0_sel,
      O => a4(10)
    );
\q_reg[11]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a4(11),
      Q => aclk_4
    );
\q_reg[11]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\(11),
      I1 => a0_sel,
      O => a4(11)
    );
\q_reg[12]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a4(12),
      Q => aclk_3
    );
\q_reg[12]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\(12),
      I1 => a0_sel,
      O => a4(12)
    );
\q_reg[13]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a4(13),
      Q => aclk_2
    );
\q_reg[13]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\(13),
      I1 => a0_sel,
      O => a4(13)
    );
\q_reg[14]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a4(14),
      Q => aclk_1
    );
\q_reg[14]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\(14),
      I1 => a0_sel,
      O => a4(14)
    );
\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a4(15),
      Q => aclk_0
    );
\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\(15),
      I1 => a0_sel,
      O => a4(15)
    );
\q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a4(1),
      Q => aclk_14
    );
\q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\(1),
      I1 => a0_sel,
      O => a4(1)
    );
\q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a4(2),
      Q => aclk_13
    );
\q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\(2),
      I1 => a0_sel,
      O => a4(2)
    );
\q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a4(3),
      Q => aclk_12
    );
\q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\(3),
      I1 => a0_sel,
      O => a4(3)
    );
\q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a4(4),
      Q => aclk_11
    );
\q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\(4),
      I1 => a0_sel,
      O => a4(4)
    );
\q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a4(5),
      Q => aclk_10
    );
\q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\(5),
      I1 => a0_sel,
      O => a4(5)
    );
\q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a4(6),
      Q => aclk_9
    );
\q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\(6),
      I1 => a0_sel,
      O => a4(6)
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a4(7),
      Q => aclk_8
    );
\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\(7),
      I1 => a0_sel,
      O => a4(7)
    );
\q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a4(8),
      Q => aclk_7
    );
\q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\(8),
      I1 => a0_sel,
      O => a4(8)
    );
\q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a4(9),
      Q => aclk_6
    );
\q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\(9),
      I1 => a0_sel,
      O => a4(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_8\ is
  port (
    b52 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[10]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    b50_sel : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_8\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_8\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_8\ is
  signal \^b52\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b52_reg : STD_LOGIC_VECTOR ( 10 to 10 );
begin
  b52(0) <= \^b52\(0);
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^b52\(0),
      Q => b52_reg(10),
      R => \q_reg[10]_0\
    );
\y_out_i_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => b52_reg(10),
      I1 => b50_sel(0),
      O => \^b52\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_80\ is
  port (
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[0]\ : in STD_LOGIC;
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_80\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_80\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_80\ is
  signal \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of q_reg_gate : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \q_reg_gate__0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \q_reg_gate__1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \q_reg_gate__10\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \q_reg_gate__11\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \q_reg_gate__12\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \q_reg_gate__13\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \q_reg_gate__14\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \q_reg_gate__2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \q_reg_gate__3\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \q_reg_gate__4\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \q_reg_gate__5\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \q_reg_gate__6\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \q_reg_gate__7\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \q_reg_gate__8\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \q_reg_gate__9\ : label is "soft_lutpair363";
begin
\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\,
      Q => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      R => '0'
    );
q_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[0]\,
      O => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[0]\,
      O => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[0]\,
      O => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[0]\,
      O => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[0]\,
      O => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[0]\,
      O => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[0]\,
      O => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[0]\,
      O => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[0]\,
      O => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[0]\,
      O => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[0]\,
      O => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[0]\,
      O => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[0]\,
      O => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[0]\,
      O => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[0]\,
      O => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
\q_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0\,
      I1 => \q_reg[0]\,
      O => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_81\ is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aresetn_0 : out STD_LOGIC;
    \q_reg[15]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[14]_0\ : in STD_LOGIC;
    \q_reg[13]_0\ : in STD_LOGIC;
    \q_reg[12]_0\ : in STD_LOGIC;
    \q_reg[11]_0\ : in STD_LOGIC;
    \q_reg[10]_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_81\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_81\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_81\ is
  signal \^aresetn_0\ : STD_LOGIC;
begin
  aresetn_0 <= \^aresetn_0\;
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_0\,
      Q => A(0),
      R => \^aresetn_0\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_0\,
      Q => A(10),
      R => \^aresetn_0\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_0\,
      Q => A(11),
      R => \^aresetn_0\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_0\,
      Q => A(12),
      R => \^aresetn_0\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_0\,
      Q => A(13),
      R => \^aresetn_0\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_0\,
      Q => A(14),
      R => \^aresetn_0\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_0\,
      Q => A(15),
      R => \^aresetn_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_0\,
      Q => A(1),
      R => \^aresetn_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_0\,
      Q => A(2),
      R => \^aresetn_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_0\,
      Q => A(3),
      R => \^aresetn_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_0\,
      Q => A(4),
      R => \^aresetn_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_0\,
      Q => A(5),
      R => \^aresetn_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => A(6),
      R => \^aresetn_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => A(7),
      R => \^aresetn_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => A(8),
      R => \^aresetn_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_0\,
      Q => A(9),
      R => \^aresetn_0\
    );
xpm_memory_tdpram_wb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => \^aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_82\ is
  port (
    aclk_0 : out STD_LOGIC;
    aclk_1 : out STD_LOGIC;
    aclk_2 : out STD_LOGIC;
    aclk_3 : out STD_LOGIC;
    aclk_4 : out STD_LOGIC;
    aclk_5 : out STD_LOGIC;
    aclk_6 : out STD_LOGIC;
    aclk_7 : out STD_LOGIC;
    aclk_8 : out STD_LOGIC;
    aclk_9 : out STD_LOGIC;
    aclk_10 : out STD_LOGIC;
    aclk_11 : out STD_LOGIC;
    aclk_12 : out STD_LOGIC;
    aclk_13 : out STD_LOGIC;
    aclk_14 : out STD_LOGIC;
    aclk_15 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    a0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_82\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_82\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_82\ is
  signal a5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \q_reg[0]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg ";
  attribute srl_name : string;
  attribute srl_name of \q_reg[0]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg[0]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_reg[0]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is "soft_lutpair373";
  attribute srl_bus_name of \q_reg[10]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg ";
  attribute srl_name of \q_reg[10]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg[10]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[10]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is "soft_lutpair368";
  attribute srl_bus_name of \q_reg[11]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg ";
  attribute srl_name of \q_reg[11]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg[11]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[11]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is "soft_lutpair368";
  attribute srl_bus_name of \q_reg[12]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg ";
  attribute srl_name of \q_reg[12]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg[12]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[12]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is "soft_lutpair367";
  attribute srl_bus_name of \q_reg[13]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg ";
  attribute srl_name of \q_reg[13]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg[13]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[13]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is "soft_lutpair367";
  attribute srl_bus_name of \q_reg[14]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg ";
  attribute srl_name of \q_reg[14]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg[14]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[14]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is "soft_lutpair366";
  attribute srl_bus_name of \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg ";
  attribute srl_name of \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is "soft_lutpair366";
  attribute srl_bus_name of \q_reg[1]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg ";
  attribute srl_name of \q_reg[1]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg[1]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[1]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is "soft_lutpair373";
  attribute srl_bus_name of \q_reg[2]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg ";
  attribute srl_name of \q_reg[2]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg[2]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[2]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is "soft_lutpair372";
  attribute srl_bus_name of \q_reg[3]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg ";
  attribute srl_name of \q_reg[3]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg[3]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[3]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is "soft_lutpair372";
  attribute srl_bus_name of \q_reg[4]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg ";
  attribute srl_name of \q_reg[4]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg[4]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[4]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is "soft_lutpair371";
  attribute srl_bus_name of \q_reg[5]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg ";
  attribute srl_name of \q_reg[5]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg[5]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[5]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is "soft_lutpair371";
  attribute srl_bus_name of \q_reg[6]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg ";
  attribute srl_name of \q_reg[6]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg[6]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[6]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is "soft_lutpair370";
  attribute srl_bus_name of \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg ";
  attribute srl_name of \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is "soft_lutpair370";
  attribute srl_bus_name of \q_reg[8]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg ";
  attribute srl_name of \q_reg[8]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg[8]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[8]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is "soft_lutpair369";
  attribute srl_bus_name of \q_reg[9]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg ";
  attribute srl_name of \q_reg[9]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_a5_2/q_reg[9]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r ";
  attribute SOFT_HLUTNM of \q_reg[9]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\ : label is "soft_lutpair369";
begin
\q_reg[0]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a5(0),
      Q => aclk_15
    );
\q_reg[0]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(0),
      I1 => a0_sel,
      O => a5(0)
    );
\q_reg[10]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a5(10),
      Q => aclk_5
    );
\q_reg[10]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(10),
      I1 => a0_sel,
      O => a5(10)
    );
\q_reg[11]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a5(11),
      Q => aclk_4
    );
\q_reg[11]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(11),
      I1 => a0_sel,
      O => a5(11)
    );
\q_reg[12]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a5(12),
      Q => aclk_3
    );
\q_reg[12]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(12),
      I1 => a0_sel,
      O => a5(12)
    );
\q_reg[13]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a5(13),
      Q => aclk_2
    );
\q_reg[13]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(13),
      I1 => a0_sel,
      O => a5(13)
    );
\q_reg[14]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a5(14),
      Q => aclk_1
    );
\q_reg[14]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(14),
      I1 => a0_sel,
      O => a5(14)
    );
\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a5(15),
      Q => aclk_0
    );
\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(15),
      I1 => a0_sel,
      O => a5(15)
    );
\q_reg[1]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a5(1),
      Q => aclk_14
    );
\q_reg[1]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(1),
      I1 => a0_sel,
      O => a5(1)
    );
\q_reg[2]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a5(2),
      Q => aclk_13
    );
\q_reg[2]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(2),
      I1 => a0_sel,
      O => a5(2)
    );
\q_reg[3]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a5(3),
      Q => aclk_12
    );
\q_reg[3]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(3),
      I1 => a0_sel,
      O => a5(3)
    );
\q_reg[4]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a5(4),
      Q => aclk_11
    );
\q_reg[4]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(4),
      I1 => a0_sel,
      O => a5(4)
    );
\q_reg[5]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a5(5),
      Q => aclk_10
    );
\q_reg[5]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(5),
      I1 => a0_sel,
      O => a5(5)
    );
\q_reg[6]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a5(6),
      Q => aclk_9
    );
\q_reg[6]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(6),
      I1 => a0_sel,
      O => a5(6)
    );
\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a5(7),
      Q => aclk_8
    );
\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(7),
      I1 => a0_sel,
      O => a5(7)
    );
\q_reg[8]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a5(8),
      Q => aclk_7
    );
\q_reg[8]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(8),
      I1 => a0_sel,
      O => a5(8)
    );
\q_reg[9]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => a5(9),
      Q => aclk_6
    );
\q_reg[9]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(9),
      I1 => a0_sel,
      O => a5(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_83\ is
  port (
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[15]\ : in STD_LOGIC;
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_83\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_83\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_83\ is
  signal \q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of q_reg_gate : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \q_reg_gate__0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \q_reg_gate__1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \q_reg_gate__10\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \q_reg_gate__11\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \q_reg_gate__12\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \q_reg_gate__13\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \q_reg_gate__14\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \q_reg_gate__2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \q_reg_gate__3\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \q_reg_gate__4\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \q_reg_gate__5\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \q_reg_gate__6\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \q_reg_gate__7\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \q_reg_gate__8\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \q_reg_gate__9\ : label is "soft_lutpair379";
begin
\q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\,
      Q => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      R => '0'
    );
q_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
\q_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_84\ is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[15]_0\ : in STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[14]_0\ : in STD_LOGIC;
    \q_reg[13]_0\ : in STD_LOGIC;
    \q_reg[12]_0\ : in STD_LOGIC;
    \q_reg[11]_0\ : in STD_LOGIC;
    \q_reg[10]_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_84\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_84\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_84\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[0]_0\,
      Q => A(0),
      R => \q_reg[15]_0\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_0\,
      Q => A(10),
      R => \q_reg[15]_0\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_0\,
      Q => A(11),
      R => \q_reg[15]_0\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_0\,
      Q => A(12),
      R => \q_reg[15]_0\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_0\,
      Q => A(13),
      R => \q_reg[15]_0\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_0\,
      Q => A(14),
      R => \q_reg[15]_0\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_1\,
      Q => A(15),
      R => \q_reg[15]_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[1]_0\,
      Q => A(1),
      R => \q_reg[15]_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[2]_0\,
      Q => A(2),
      R => \q_reg[15]_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[3]_0\,
      Q => A(3),
      R => \q_reg[15]_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[4]_0\,
      Q => A(4),
      R => \q_reg[15]_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[5]_0\,
      Q => A(5),
      R => \q_reg[15]_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => A(6),
      R => \q_reg[15]_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => A(7),
      R => \q_reg[15]_0\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => A(8),
      R => \q_reg[15]_0\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_0\,
      Q => A(9),
      R => \q_reg[15]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_85\ is
  port (
    q_reg_r_0 : out STD_LOGIC;
    q_reg_r_1 : in STD_LOGIC;
    q_reg_r_2 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_85\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_85\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_85\ is
begin
q_reg_r: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q_reg_r_2,
      Q => q_reg_r_0,
      R => q_reg_r_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_86\ is
  port (
    q_reg_r_0 : out STD_LOGIC;
    q_reg_r_1 : in STD_LOGIC;
    q_reg_r_2 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_86\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_86\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_86\ is
begin
q_reg_r: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q_reg_r_2,
      Q => q_reg_r_0,
      R => q_reg_r_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_87\ is
  port (
    q_reg_r_0 : out STD_LOGIC;
    q_reg_r_1 : in STD_LOGIC;
    q_reg_r_2 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_87\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_87\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_87\ is
begin
q_reg_r: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q_reg_r_2,
      Q => q_reg_r_0,
      R => q_reg_r_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_88\ is
  port (
    q_reg_r_0 : out STD_LOGIC;
    aclk_0 : out STD_LOGIC;
    aclk_1 : out STD_LOGIC;
    aclk_2 : out STD_LOGIC;
    aclk_3 : out STD_LOGIC;
    aclk_4 : out STD_LOGIC;
    aclk_5 : out STD_LOGIC;
    aclk_6 : out STD_LOGIC;
    aclk_7 : out STD_LOGIC;
    aclk_8 : out STD_LOGIC;
    aclk_9 : out STD_LOGIC;
    q_reg_r_1 : in STD_LOGIC;
    q_reg_r_2 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_88\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_88\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_88\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \q_reg[10]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg ";
  attribute srl_name : string;
  attribute srl_name of \q_reg[10]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg[10]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r ";
  attribute srl_bus_name of \q_reg[11]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg ";
  attribute srl_name of \q_reg[11]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg[11]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r ";
  attribute srl_bus_name of \q_reg[12]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg ";
  attribute srl_name of \q_reg[12]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg[12]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r ";
  attribute srl_bus_name of \q_reg[13]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg ";
  attribute srl_name of \q_reg[13]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg[13]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r ";
  attribute srl_bus_name of \q_reg[14]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg ";
  attribute srl_name of \q_reg[14]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg[14]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r ";
  attribute srl_bus_name of \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg ";
  attribute srl_name of \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r ";
  attribute srl_bus_name of \q_reg[6]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg ";
  attribute srl_name of \q_reg[6]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg[6]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r ";
  attribute srl_bus_name of \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg ";
  attribute srl_name of \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r ";
  attribute srl_bus_name of \q_reg[8]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg ";
  attribute srl_name of \q_reg[8]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg[8]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r ";
  attribute srl_bus_name of \q_reg[9]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg ";
  attribute srl_name of \q_reg[9]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y0_3/q_reg[9]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r ";
begin
\q_reg[10]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(4),
      Q => aclk_5
    );
\q_reg[11]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(5),
      Q => aclk_4
    );
\q_reg[12]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(6),
      Q => aclk_3
    );
\q_reg[13]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(7),
      Q => aclk_2
    );
\q_reg[14]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(8),
      Q => aclk_1
    );
\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(9),
      Q => aclk_0
    );
\q_reg[6]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(0),
      Q => aclk_9
    );
\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(1),
      Q => aclk_8
    );
\q_reg[8]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(2),
      Q => aclk_7
    );
\q_reg[9]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(3),
      Q => aclk_6
    );
q_reg_r: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q_reg_r_2,
      Q => q_reg_r_0,
      R => q_reg_r_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_89\ is
  port (
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ : out STD_LOGIC;
    q_reg_r_0 : in STD_LOGIC;
    q_reg_r_1 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_89\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_89\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_89\ is
  signal \q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\ : STD_LOGIC;
  signal q_reg_r_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of q_reg_gate : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \q_reg_gate__0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \q_reg_gate__1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \q_reg_gate__2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \q_reg_gate__3\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \q_reg_gate__4\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \q_reg_gate__5\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \q_reg_gate__6\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \q_reg_gate__7\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \q_reg_gate__8\ : label is "soft_lutpair386";
begin
\q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\,
      Q => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\,
      Q => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\,
      Q => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\,
      Q => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\,
      Q => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\,
      Q => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\,
      Q => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\,
      Q => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\,
      Q => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\,
      Q => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      R => '0'
    );
q_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      I1 => q_reg_r_n_0,
      O => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\
    );
\q_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      I1 => q_reg_r_n_0,
      O => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\
    );
\q_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      I1 => q_reg_r_n_0,
      O => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\
    );
\q_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      I1 => q_reg_r_n_0,
      O => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\
    );
\q_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      I1 => q_reg_r_n_0,
      O => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\
    );
\q_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      I1 => q_reg_r_n_0,
      O => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\
    );
\q_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      I1 => q_reg_r_n_0,
      O => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\
    );
\q_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      I1 => q_reg_r_n_0,
      O => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\
    );
\q_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      I1 => q_reg_r_n_0,
      O => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\
    );
\q_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0\,
      I1 => q_reg_r_n_0,
      O => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\
    );
q_reg_r: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => q_reg_r_1,
      Q => q_reg_r_n_0,
      R => q_reg_r_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_9\ is
  port (
    b53 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[10]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    b50_sel : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_9\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_9\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_9\ is
  signal \^b53\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b53_reg : STD_LOGIC_VECTOR ( 10 to 10 );
begin
  b53(0) <= \^b53\(0);
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^b53\(0),
      Q => b53_reg(10),
      R => \q_reg[10]_0\
    );
\y_out_i_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => b53_reg(10),
      I1 => b50_sel(0),
      O => \^b53\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_90\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    \q_reg[14]_0\ : out STD_LOGIC;
    \q_reg[13]_0\ : out STD_LOGIC;
    \q_reg[12]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_reg[15]_1\ : out STD_LOGIC;
    sel : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[15]_2\ : in STD_LOGIC;
    \q_reg[15]_3\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[14]_1\ : in STD_LOGIC;
    \q_reg[13]_1\ : in STD_LOGIC;
    \q_reg[12]_1\ : in STD_LOGIC;
    \q_reg[11]_0\ : in STD_LOGIC;
    \q_reg[10]_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[8]_1\ : in STD_LOGIC;
    \q_reg[8]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_90\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_90\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_90\ is
  signal \^q_reg[12]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q_reg[13]_0\ : STD_LOGIC;
  signal \^q_reg[14]_0\ : STD_LOGIC;
  signal \^q_reg[15]_0\ : STD_LOGIC;
  signal \^sel\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal y0 : STD_LOGIC_VECTOR ( 11 downto 10 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[7]_i_4\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \q[7]_i_5\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \q[7]_i_6\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \q[7]_i_7\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \q[8]_i_3\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \q[8]_i_4\ : label is "soft_lutpair389";
begin
  \q_reg[12]_0\(4 downto 0) <= \^q_reg[12]_0\(4 downto 0);
  \q_reg[13]_0\ <= \^q_reg[13]_0\;
  \q_reg[14]_0\ <= \^q_reg[14]_0\;
  \q_reg[15]_0\ <= \^q_reg[15]_0\;
  sel(6 downto 0) <= \^sel\(6 downto 0);
\q[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(1),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel\(1)
    );
\q[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(2),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel\(2)
    );
\q[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(3),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel\(3)
    );
\q[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(0),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel\(0)
    );
\q[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5D5F5D555505050"
    )
        port map (
      I0 => \^q_reg[15]_0\,
      I1 => \q_reg[8]_1\,
      I2 => \^sel\(5),
      I3 => \^sel\(4),
      I4 => \q_reg[8]_2\,
      I5 => \^sel\(6),
      O => \q_reg[15]_1\
    );
\q[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => y0(11),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel\(5)
    );
\q[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => y0(10),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel\(4)
    );
\q[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(4),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel\(6)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_0\,
      Q => y0(10),
      R => \q_reg[15]_2\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_0\,
      Q => y0(11),
      R => \q_reg[15]_2\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_1\,
      Q => \^q_reg[12]_0\(4),
      R => \q_reg[15]_2\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_1\,
      Q => \^q_reg[13]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_1\,
      Q => \^q_reg[14]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_3\,
      Q => \^q_reg[15]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => \^q_reg[12]_0\(0),
      R => \q_reg[15]_2\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => \^q_reg[12]_0\(1),
      R => \q_reg[15]_2\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => \^q_reg[12]_0\(2),
      R => \q_reg[15]_2\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_0\,
      Q => \^q_reg[12]_0\(3),
      R => \q_reg[15]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_91\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_91\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_91\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_91\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_92\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_92\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_92\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_92\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_93\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_93\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_93\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_93\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_94\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_94\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_94\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_94\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_95\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_95\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_95\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_95\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_96\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_96\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_96\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_96\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(0),
      Q => q(0),
      R => \q_reg[15]_1\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(10),
      Q => q(10),
      R => \q_reg[15]_1\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(11),
      Q => q(11),
      R => \q_reg[15]_1\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(12),
      Q => q(12),
      R => \q_reg[15]_1\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(13),
      Q => q(13),
      R => \q_reg[15]_1\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(14),
      Q => q(14),
      R => \q_reg[15]_1\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(15),
      Q => \q_reg[15]_0\,
      R => \q_reg[15]_1\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(1),
      Q => q(1),
      R => \q_reg[15]_1\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(2),
      Q => q(2),
      R => \q_reg[15]_1\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(3),
      Q => q(3),
      R => \q_reg[15]_1\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(4),
      Q => q(4),
      R => \q_reg[15]_1\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(5),
      Q => q(5),
      R => \q_reg[15]_1\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(6),
      Q => q(6),
      R => \q_reg[15]_1\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(7),
      Q => q(7),
      R => \q_reg[15]_1\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(8),
      Q => q(8),
      R => \q_reg[15]_1\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => d(9),
      Q => q(9),
      R => \q_reg[15]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_97\ is
  port (
    aclk_0 : out STD_LOGIC;
    aclk_1 : out STD_LOGIC;
    aclk_2 : out STD_LOGIC;
    aclk_3 : out STD_LOGIC;
    aclk_4 : out STD_LOGIC;
    aclk_5 : out STD_LOGIC;
    aclk_6 : out STD_LOGIC;
    aclk_7 : out STD_LOGIC;
    aclk_8 : out STD_LOGIC;
    aclk_9 : out STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_97\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_97\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_97\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \q_reg[10]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg ";
  attribute srl_name : string;
  attribute srl_name of \q_reg[10]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg[10]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r ";
  attribute srl_bus_name of \q_reg[11]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg ";
  attribute srl_name of \q_reg[11]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg[11]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r ";
  attribute srl_bus_name of \q_reg[12]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg ";
  attribute srl_name of \q_reg[12]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg[12]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r ";
  attribute srl_bus_name of \q_reg[13]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg ";
  attribute srl_name of \q_reg[13]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg[13]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r ";
  attribute srl_bus_name of \q_reg[14]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg ";
  attribute srl_name of \q_reg[14]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg[14]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r ";
  attribute srl_bus_name of \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg ";
  attribute srl_name of \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r ";
  attribute srl_bus_name of \q_reg[6]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg ";
  attribute srl_name of \q_reg[6]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg[6]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r ";
  attribute srl_bus_name of \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg ";
  attribute srl_name of \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r ";
  attribute srl_bus_name of \q_reg[8]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg ";
  attribute srl_name of \q_reg[8]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg[8]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r ";
  attribute srl_bus_name of \q_reg[9]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg ";
  attribute srl_name of \q_reg[9]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : label is "\inst/ann_0/systolic_0/reg_y1_2/q_reg[9]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r ";
begin
\q_reg[10]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(4),
      Q => aclk_5
    );
\q_reg[11]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(5),
      Q => aclk_4
    );
\q_reg[12]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(6),
      Q => aclk_3
    );
\q_reg[13]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(7),
      Q => aclk_2
    );
\q_reg[14]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(8),
      Q => aclk_1
    );
\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(9),
      Q => aclk_0
    );
\q_reg[6]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(0),
      Q => aclk_9
    );
\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(1),
      Q => aclk_8
    );
\q_reg[8]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(2),
      Q => aclk_7
    );
\q_reg[9]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => d(3),
      Q => aclk_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_98\ is
  port (
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ : out STD_LOGIC;
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[15]\ : in STD_LOGIC;
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ : in STD_LOGIC;
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_98\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_98\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_98\ is
  signal \q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\ : STD_LOGIC;
  signal \q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of q_reg_gate : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \q_reg_gate__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \q_reg_gate__1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \q_reg_gate__2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \q_reg_gate__3\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \q_reg_gate__4\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \q_reg_gate__5\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \q_reg_gate__6\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \q_reg_gate__7\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \q_reg_gate__8\ : label is "soft_lutpair394";
begin
\q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\,
      Q => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\,
      Q => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\,
      Q => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\,
      Q => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\,
      Q => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\,
      Q => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\,
      Q => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\,
      Q => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\,
      Q => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      R => '0'
    );
\q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\,
      Q => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      R => '0'
    );
q_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\
    );
\q_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\
    );
\q_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\
    );
\q_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\
    );
\q_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\
    );
\q_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\
    );
\q_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\
    );
\q_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\
    );
\q_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\
    );
\q_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0\,
      I1 => \q_reg[15]\,
      O => \q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_register__parameterized0_99\ is
  port (
    \q_reg[15]_0\ : out STD_LOGIC;
    \q_reg[14]_0\ : out STD_LOGIC;
    \q_reg[13]_0\ : out STD_LOGIC;
    \q_reg[12]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_reg[15]_1\ : out STD_LOGIC;
    sel_0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[15]_2\ : in STD_LOGIC;
    \q_reg[15]_3\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[14]_1\ : in STD_LOGIC;
    \q_reg[13]_1\ : in STD_LOGIC;
    \q_reg[12]_1\ : in STD_LOGIC;
    \q_reg[11]_0\ : in STD_LOGIC;
    \q_reg[10]_0\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[8]_1\ : in STD_LOGIC;
    \q_reg[8]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_register__parameterized0_99\ : entity is "register";
end \design_1_axis_ann_0_0_register__parameterized0_99\;

architecture STRUCTURE of \design_1_axis_ann_0_0_register__parameterized0_99\ is
  signal \^q_reg[12]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q_reg[13]_0\ : STD_LOGIC;
  signal \^q_reg[14]_0\ : STD_LOGIC;
  signal \^q_reg[15]_0\ : STD_LOGIC;
  signal \^sel_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal y1 : STD_LOGIC_VECTOR ( 11 downto 10 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[7]_i_4__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \q[7]_i_5__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \q[7]_i_6__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \q[7]_i_7__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \q[8]_i_3__0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \q[8]_i_4__0\ : label is "soft_lutpair397";
begin
  \q_reg[12]_0\(4 downto 0) <= \^q_reg[12]_0\(4 downto 0);
  \q_reg[13]_0\ <= \^q_reg[13]_0\;
  \q_reg[14]_0\ <= \^q_reg[14]_0\;
  \q_reg[15]_0\ <= \^q_reg[15]_0\;
  sel_0(6 downto 0) <= \^sel_0\(6 downto 0);
\q[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(1),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_0\(1)
    );
\q[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(2),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_0\(2)
    );
\q[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(3),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_0\(3)
    );
\q[7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(0),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_0\(0)
    );
\q[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5D5F5D555505050"
    )
        port map (
      I0 => \^q_reg[15]_0\,
      I1 => \q_reg[8]_1\,
      I2 => \^sel_0\(5),
      I3 => \^sel_0\(4),
      I4 => \q_reg[8]_2\,
      I5 => \^sel_0\(6),
      O => \q_reg[15]_1\
    );
\q[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => y1(11),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_0\(5)
    );
\q[8]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => y1(10),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_0\(4)
    );
\q[8]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0E"
    )
        port map (
      I0 => \^q_reg[12]_0\(4),
      I1 => \^q_reg[14]_0\,
      I2 => \^q_reg[15]_0\,
      I3 => \^q_reg[13]_0\,
      O => \^sel_0\(6)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[10]_0\,
      Q => y1(10),
      R => \q_reg[15]_2\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[11]_0\,
      Q => y1(11),
      R => \q_reg[15]_2\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[12]_1\,
      Q => \^q_reg[12]_0\(4),
      R => \q_reg[15]_2\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[13]_1\,
      Q => \^q_reg[13]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[14]_1\,
      Q => \^q_reg[14]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[15]_3\,
      Q => \^q_reg[15]_0\,
      R => \q_reg[15]_2\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[6]_0\,
      Q => \^q_reg[12]_0\(0),
      R => \q_reg[15]_2\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[7]_0\,
      Q => \^q_reg[12]_0\(1),
      R => \q_reg[15]_2\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[8]_0\,
      Q => \^q_reg[12]_0\(2),
      R => \q_reg[15]_2\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \q_reg[9]_0\,
      Q => \^q_reg[12]_0\(3),
      R => \q_reg[15]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of design_1_axis_ann_0_0_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_1_axis_ann_0_0_xpm_cdc_sync_rst : entity is 4;
  attribute INIT : string;
  attribute INIT of design_1_axis_ann_0_0_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_1_axis_ann_0_0_xpm_cdc_sync_rst : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_xpm_cdc_sync_rst : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_axis_ann_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_axis_ann_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_axis_ann_0_0_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_axis_ann_0_0_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_1_axis_ann_0_0_xpm_cdc_sync_rst : entity is "SYNC_RST";
end design_1_axis_ann_0_0_xpm_cdc_sync_rst;

architecture STRUCTURE of design_1_axis_ann_0_0_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_xpm_cdc_sync_rst__2\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_axis_ann_0_0_xpm_cdc_sync_rst__2\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_axis_ann_0_0_xpm_cdc_sync_rst__2\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \design_1_axis_ann_0_0_xpm_cdc_sync_rst__2\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_axis_ann_0_0_xpm_cdc_sync_rst__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_xpm_cdc_sync_rst__2\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axis_ann_0_0_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axis_ann_0_0_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axis_ann_0_0_xpm_cdc_sync_rst__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_axis_ann_0_0_xpm_cdc_sync_rst__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_axis_ann_0_0_xpm_cdc_sync_rst__2\ : entity is "SYNC_RST";
end \design_1_axis_ann_0_0_xpm_cdc_sync_rst__2\;

architecture STRUCTURE of \design_1_axis_ann_0_0_xpm_cdc_sync_rst__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_xpm_counter_updn is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gwdc.wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_xpm_counter_updn : entity is "xpm_counter_updn";
end design_1_axis_ann_0_0_xpm_counter_updn;

architecture STRUCTURE of design_1_axis_ann_0_0_xpm_counter_updn is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_16\ : label is "lutpair1";
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_8\ : label is "lutpair1";
begin
  DI(0) <= \^di\(0);
  Q(0) <= \^q\(0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_0\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[1]_0\(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\gwdc.wr_data_count_i[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \gwdc.wr_data_count_i_reg[7]\(1),
      I2 => \^q\(0),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      O => S(1)
    );
\gwdc.wr_data_count_i[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]_0\(0),
      O => S(0)
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      O => \^di\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_xpm_counter_updn_138 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gwdc.wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_xpm_counter_updn_138 : entity is "xpm_counter_updn";
end design_1_axis_ann_0_0_xpm_counter_updn_138;

architecture STRUCTURE of design_1_axis_ann_0_0_xpm_counter_updn_138 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_16\ : label is "lutpair0";
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_8\ : label is "lutpair0";
begin
  DI(0) <= \^di\(0);
  Q(0) <= \^q\(0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_0\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[1]_0\(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\gwdc.wr_data_count_i[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \gwdc.wr_data_count_i_reg[7]\(1),
      I2 => \^q\(0),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      O => S(1)
    );
\gwdc.wr_data_count_i[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]_0\(0),
      O => S(0)
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      O => \^di\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_xpm_counter_updn__parameterized0\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : out STD_LOGIC;
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clr_full : in STD_LOGIC;
    ram_wr_en_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\ : in STD_LOGIC;
    \count_value_i_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \design_1_axis_ann_0_0_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \design_1_axis_ann_0_0_xpm_counter_updn__parameterized0\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair11";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => count_value_i(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => count_value_i(8),
      R => \count_value_i_reg[8]_0\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_i,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAFFFFBFBF"
    )
        port map (
      I0 => clr_full,
      I1 => ram_wr_en_i,
      I2 => going_full1,
      I3 => \^leaving_empty0\,
      I4 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(7),
      I1 => \^q\(7),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6),
      I3 => \^q\(6),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gwdc.wr_data_count_i_reg[8]\(7),
      I1 => \^q\(7),
      I2 => \gwdc.wr_data_count_i_reg[8]\(6),
      I3 => \^q\(6),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[8]\(3),
      I2 => \gwdc.wr_data_count_i_reg[8]\(5),
      I3 => \^q\(5),
      I4 => \gwdc.wr_data_count_i_reg[8]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[8]\(0),
      I2 => \gwdc.wr_data_count_i_reg[8]\(2),
      I3 => \^q\(2),
      I4 => \gwdc.wr_data_count_i_reg[8]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\gwdc.wr_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[8]\(5),
      I2 => \^q\(6),
      I3 => \gwdc.wr_data_count_i_reg[8]\(6),
      O => \count_value_i_reg[6]_0\(3)
    );
\gwdc.wr_data_count_i[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[8]\(4),
      I2 => \^q\(5),
      I3 => \gwdc.wr_data_count_i_reg[8]\(5),
      O => \count_value_i_reg[6]_0\(2)
    );
\gwdc.wr_data_count_i[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[8]\(3),
      I2 => \^q\(4),
      I3 => \gwdc.wr_data_count_i_reg[8]\(4),
      O => \count_value_i_reg[6]_0\(1)
    );
\gwdc.wr_data_count_i[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[8]\(2),
      I2 => \^q\(3),
      I3 => \gwdc.wr_data_count_i_reg[8]\(3),
      O => \count_value_i_reg[6]_0\(0)
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      I2 => \gwdc.wr_data_count_i_reg[8]\(1),
      O => DI(0)
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[8]\(6),
      I2 => \^q\(7),
      I3 => \gwdc.wr_data_count_i_reg[8]\(7),
      O => \count_value_i_reg[6]_0\(4)
    );
\gwdc.wr_data_count_i[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[8]\(7),
      I2 => count_value_i(8),
      I3 => \gwdc.wr_data_count_i_reg[8]\(8),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_136\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_i : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gwdc.wr_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_136\ : entity is "xpm_counter_updn";
end \design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_136\;

architecture STRUCTURE of \design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_136\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_14_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair15";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[8]_i_1\ : label is 35;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_i,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => ram_wr_en_i,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(7),
      I1 => \^q\(7),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I3 => \^q\(6),
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I5 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]_0\(0),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      I4 => \^q\(2),
      O => \gwdc.wr_data_count_i[7]_i_14_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(5),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(4),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(3),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(2),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      DI(6) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      DI(5) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      DI(4) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      DI(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 3) => S(6 downto 2),
      S(2) => \gwdc.wr_data_count_i[7]_i_14_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\gwdc.wr_data_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(8),
      S(7 downto 1) => B"0000000",
      S(0) => \gwdc.wr_data_count_i_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_139\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : out STD_LOGIC;
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clr_full : in STD_LOGIC;
    ram_wr_en_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\ : in STD_LOGIC;
    \count_value_i_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_139\ : entity is "xpm_counter_updn";
end \design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_139\;

architecture STRUCTURE of \design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_139\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair0";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => count_value_i(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => count_value_i(8),
      R => \count_value_i_reg[8]_0\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_i,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAFFFFBFBF"
    )
        port map (
      I0 => clr_full,
      I1 => ram_wr_en_i,
      I2 => going_full1,
      I3 => \^leaving_empty0\,
      I4 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(7),
      I1 => \^q\(7),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6),
      I3 => \^q\(6),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gwdc.wr_data_count_i_reg[8]\(7),
      I1 => \^q\(7),
      I2 => \gwdc.wr_data_count_i_reg[8]\(6),
      I3 => \^q\(6),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[8]\(3),
      I2 => \gwdc.wr_data_count_i_reg[8]\(5),
      I3 => \^q\(5),
      I4 => \gwdc.wr_data_count_i_reg[8]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[8]\(0),
      I2 => \gwdc.wr_data_count_i_reg[8]\(2),
      I3 => \^q\(2),
      I4 => \gwdc.wr_data_count_i_reg[8]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\gwdc.wr_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[8]\(5),
      I2 => \^q\(6),
      I3 => \gwdc.wr_data_count_i_reg[8]\(6),
      O => \count_value_i_reg[6]_0\(3)
    );
\gwdc.wr_data_count_i[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[8]\(4),
      I2 => \^q\(5),
      I3 => \gwdc.wr_data_count_i_reg[8]\(5),
      O => \count_value_i_reg[6]_0\(2)
    );
\gwdc.wr_data_count_i[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[8]\(3),
      I2 => \^q\(4),
      I3 => \gwdc.wr_data_count_i_reg[8]\(4),
      O => \count_value_i_reg[6]_0\(1)
    );
\gwdc.wr_data_count_i[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[8]\(2),
      I2 => \^q\(3),
      I3 => \gwdc.wr_data_count_i_reg[8]\(3),
      O => \count_value_i_reg[6]_0\(0)
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      I2 => \gwdc.wr_data_count_i_reg[8]\(1),
      O => DI(0)
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[8]\(6),
      I2 => \^q\(7),
      I3 => \gwdc.wr_data_count_i_reg[8]\(7),
      O => \count_value_i_reg[6]_0\(4)
    );
\gwdc.wr_data_count_i[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[8]\(7),
      I2 => count_value_i(8),
      I3 => \gwdc.wr_data_count_i_reg[8]\(8),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_142\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_i : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gwdc.wr_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_142\ : entity is "xpm_counter_updn";
end \design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_142\;

architecture STRUCTURE of \design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_142\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_14_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair4";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[8]_i_1\ : label is 35;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_i,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => ram_wr_en_i,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(7),
      I1 => \^q\(7),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I3 => \^q\(6),
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I5 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]_0\(0),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      I4 => \^q\(2),
      O => \gwdc.wr_data_count_i[7]_i_14_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(5),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(4),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(3),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(2),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      DI(6) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      DI(5) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      DI(4) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      DI(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 3) => S(6 downto 2),
      S(2) => \gwdc.wr_data_count_i[7]_i_14_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\gwdc.wr_data_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(8),
      S(7 downto 1) => B"0000000",
      S(0) => \gwdc.wr_data_count_i_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \design_1_axis_ann_0_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \design_1_axis_ann_0_0_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair14";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_137\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_wr_en_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_137\ : entity is "xpm_counter_updn";
end \design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_137\;

architecture STRUCTURE of \design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_137\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair18";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[1]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_i,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_140\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_140\ : entity is "xpm_counter_updn";
end \design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_140\;

architecture STRUCTURE of \design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_140\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair3";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_143\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_wr_en_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_143\ : entity is "xpm_counter_updn";
end \design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_143\;

architecture STRUCTURE of \design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_143\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair7";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[1]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_i,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_xpm_fifo_reg_bit : entity is "xpm_fifo_reg_bit";
end design_1_axis_ann_0_0_xpm_fifo_reg_bit;

architecture STRUCTURE of design_1_axis_ann_0_0_xpm_fifo_reg_bit is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_xpm_fifo_reg_bit_141 is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_xpm_fifo_reg_bit_141 : entity is "xpm_fifo_reg_bit";
end design_1_axis_ann_0_0_xpm_fifo_reg_bit_141;

architecture STRUCTURE of design_1_axis_ann_0_0_xpm_fifo_reg_bit_141 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_xpm_fifo_rst is
  port (
    ram_wr_en_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[7]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_xpm_fifo_rst : entity is "xpm_fifo_rst";
end design_1_axis_ann_0_0_xpm_fifo_rst;

architecture STRUCTURE of design_1_axis_ann_0_0_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAE"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[1]\(0),
      O => SR(0)
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[7]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => ram_wr_en_i
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_xpm_fifo_rst_144 is
  port (
    ram_wr_en_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[7]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_xpm_fifo_rst_144 : entity is "xpm_fifo_rst";
end design_1_axis_ann_0_0_xpm_fifo_rst_144;

architecture STRUCTURE of design_1_axis_ann_0_0_xpm_fifo_rst_144 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAE"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[1]\(0),
      O => SR(0)
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[7]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => ram_wr_en_i
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 163 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 163 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 163 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 163 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of design_1_axis_ann_0_0_xpm_memory_base : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of design_1_axis_ann_0_0_xpm_memory_base : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of design_1_axis_ann_0_0_xpm_memory_base : entity is 164;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of design_1_axis_ann_0_0_xpm_memory_base : entity is 164;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of design_1_axis_ann_0_0_xpm_memory_base : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of design_1_axis_ann_0_0_xpm_memory_base : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of design_1_axis_ann_0_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of design_1_axis_ann_0_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of design_1_axis_ann_0_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of design_1_axis_ann_0_0_xpm_memory_base : entity is 41984;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of design_1_axis_ann_0_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of design_1_axis_ann_0_0_xpm_memory_base : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of design_1_axis_ann_0_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of design_1_axis_ann_0_0_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of design_1_axis_ann_0_0_xpm_memory_base : entity is 164;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of design_1_axis_ann_0_0_xpm_memory_base : entity is 164;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of design_1_axis_ann_0_0_xpm_memory_base : entity is 164;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of design_1_axis_ann_0_0_xpm_memory_base : entity is 164;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of design_1_axis_ann_0_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of design_1_axis_ann_0_0_xpm_memory_base : entity is 164;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of design_1_axis_ann_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of design_1_axis_ann_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of design_1_axis_ann_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of design_1_axis_ann_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of design_1_axis_ann_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of design_1_axis_ann_0_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of design_1_axis_ann_0_0_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of design_1_axis_ann_0_0_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of design_1_axis_ann_0_0_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of design_1_axis_ann_0_0_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of design_1_axis_ann_0_0_xpm_memory_base : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of design_1_axis_ann_0_0_xpm_memory_base : entity is 164;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of design_1_axis_ann_0_0_xpm_memory_base : entity is 164;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of design_1_axis_ann_0_0_xpm_memory_base : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of design_1_axis_ann_0_0_xpm_memory_base : entity is 164;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of design_1_axis_ann_0_0_xpm_memory_base : entity is 164;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of design_1_axis_ann_0_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of design_1_axis_ann_0_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of design_1_axis_ann_0_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of design_1_axis_ann_0_0_xpm_memory_base : entity is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of design_1_axis_ann_0_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of design_1_axis_ann_0_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_axis_ann_0_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of design_1_axis_ann_0_0_xpm_memory_base : entity is 164;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of design_1_axis_ann_0_0_xpm_memory_base : entity is 164;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of design_1_axis_ann_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of design_1_axis_ann_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of design_1_axis_ann_0_0_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_axis_ann_0_0_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_axis_ann_0_0_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of design_1_axis_ann_0_0_xpm_memory_base : entity is 164;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of design_1_axis_ann_0_0_xpm_memory_base : entity is 164;
end design_1_axis_ann_0_0_xpm_memory_base;

architecture STRUCTURE of design_1_axis_ann_0_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 41984;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "inst/xpm_fifo_axis_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 143;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 143;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 41984;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "inst/xpm_fifo_axis_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 143;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "p0_d20";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 144;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 163;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "p0_d20";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 144;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 163;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 41984;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "inst/xpm_fifo_axis_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 144;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 163;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(163) <= \<const0>\;
  douta(162) <= \<const0>\;
  douta(161) <= \<const0>\;
  douta(160) <= \<const0>\;
  douta(159) <= \<const0>\;
  douta(158) <= \<const0>\;
  douta(157) <= \<const0>\;
  douta(156) <= \<const0>\;
  douta(155) <= \<const0>\;
  douta(154) <= \<const0>\;
  douta(153) <= \<const0>\;
  douta(152) <= \<const0>\;
  douta(151) <= \<const0>\;
  douta(150) <= \<const0>\;
  douta(149) <= \<const0>\;
  douta(148) <= \<const0>\;
  douta(147) <= \<const0>\;
  douta(146) <= \<const0>\;
  douta(145) <= \<const0>\;
  douta(144) <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => addrb(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => addra(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => dina(63 downto 32),
      DINPADINP(3 downto 0) => dina(67 downto 64),
      DINPBDINP(3 downto 0) => dina(71 downto 68),
      DOUTADOUT(31 downto 0) => doutb(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(63 downto 32),
      DOUTPADOUTP(3 downto 0) => doutb(67 downto 64),
      DOUTPBDOUTP(3 downto 0) => doutb(71 downto 68),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => addrb(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => addra(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(103 downto 72),
      DINBDIN(31 downto 0) => dina(135 downto 104),
      DINPADINP(3 downto 0) => dina(139 downto 136),
      DINPBDINP(3 downto 0) => dina(143 downto 140),
      DOUTADOUT(31 downto 0) => doutb(103 downto 72),
      DOUTBDOUT(31 downto 0) => doutb(135 downto 104),
      DOUTPADOUTP(3 downto 0) => doutb(139 downto 136),
      DOUTPBDOUTP(3 downto 0) => doutb(143 downto 140),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_2\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => addrb(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => addra(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINA_UNCONNECTED\(15 downto 0),
      CASDINB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINB_UNCONNECTED\(15 downto 0),
      CASDINPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPA_UNCONNECTED\(1 downto 0),
      CASDINPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPB_UNCONNECTED\(1 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DINADIN(15 downto 0) => dina(159 downto 144),
      DINBDIN(15 downto 4) => B"111111111111",
      DINBDIN(3 downto 0) => dina(163 downto 160),
      DINPADINP(1 downto 0) => B"11",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 0) => doutb(159 downto 144),
      DOUTBDOUT(15 downto 4) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTBDOUT_UNCONNECTED\(15 downto 4),
      DOUTBDOUT(3 downto 0) => doutb(163 downto 160),
      DOUTPADOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => enb,
      ENBWREN => '1',
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_xpm_memory_base__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 163 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 163 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 163 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 163 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 164;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 164;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 41984;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 164;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 164;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 164;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 164;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 164;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 164;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 164;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 164;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 164;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 164;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 164;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 164;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_axis_ann_0_0_xpm_memory_base__2\ : entity is 164;
end \design_1_axis_ann_0_0_xpm_memory_base__2\;

architecture STRUCTURE of \design_1_axis_ann_0_0_xpm_memory_base__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_32\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_33\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_34\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_35\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_2_n_63\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 41984;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "inst/xpm_fifo_axis_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 143;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 143;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 41984;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "inst/xpm_fifo_axis_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 143;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "p0_d20";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 144;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 163;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "p0_d20";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 144;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 163;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 41984;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "inst/xpm_fifo_axis_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 144;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 163;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(163) <= \<const0>\;
  douta(162) <= \<const0>\;
  douta(161) <= \<const0>\;
  douta(160) <= \<const0>\;
  douta(159) <= \<const0>\;
  douta(158) <= \<const0>\;
  douta(157) <= \<const0>\;
  douta(156) <= \<const0>\;
  douta(155) <= \<const0>\;
  douta(154) <= \<const0>\;
  douta(153) <= \<const0>\;
  douta(152) <= \<const0>\;
  douta(151) <= \<const0>\;
  douta(150) <= \<const0>\;
  douta(149) <= \<const0>\;
  douta(148) <= \<const0>\;
  douta(147) <= \<const0>\;
  douta(146) <= \<const0>\;
  douta(145) <= \<const0>\;
  douta(144) <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_47\,
      Q => doutb(144),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_46\,
      Q => doutb(145),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_45\,
      Q => doutb(146),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_44\,
      Q => doutb(147),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_43\,
      Q => doutb(148),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_42\,
      Q => doutb(149),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_41\,
      Q => doutb(150),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_40\,
      Q => doutb(151),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_39\,
      Q => doutb(152),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_38\,
      Q => doutb(153),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_37\,
      Q => doutb(154),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_36\,
      Q => doutb(155),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_35\,
      Q => doutb(156),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_34\,
      Q => doutb(157),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_33\,
      Q => doutb(158),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_32\,
      Q => doutb(159),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_63\,
      Q => doutb(160),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_62\,
      Q => doutb(161),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_61\,
      Q => doutb(162),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_2_n_60\,
      Q => doutb(163),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => addrb(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => addra(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => dina(63 downto 32),
      DINPADINP(3 downto 0) => dina(67 downto 64),
      DINPBDINP(3 downto 0) => dina(71 downto 68),
      DOUTADOUT(31 downto 0) => doutb(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(63 downto 32),
      DOUTPADOUTP(3 downto 0) => doutb(67 downto 64),
      DOUTPBDOUTP(3 downto 0) => doutb(71 downto 68),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => addrb(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => addra(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(103 downto 72),
      DINBDIN(31 downto 0) => dina(135 downto 104),
      DINPADINP(3 downto 0) => dina(139 downto 136),
      DINPBDINP(3 downto 0) => dina(143 downto 140),
      DOUTADOUT(31 downto 0) => doutb(103 downto 72),
      DOUTBDOUT(31 downto 0) => doutb(135 downto 104),
      DOUTPADOUTP(3 downto 0) => doutb(139 downto 136),
      DOUTPBDOUTP(3 downto 0) => doutb(143 downto 140),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_2\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => addrb(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => addra(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINA_UNCONNECTED\(15 downto 0),
      CASDINB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINB_UNCONNECTED\(15 downto 0),
      CASDINPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPA_UNCONNECTED\(1 downto 0),
      CASDINPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPB_UNCONNECTED\(1 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DINADIN(15 downto 0) => dina(159 downto 144),
      DINBDIN(15 downto 4) => B"111111111111",
      DINBDIN(3 downto 0) => dina(163 downto 160),
      DINPADINP(1 downto 0) => B"11",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_32\,
      DOUTADOUT(14) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_33\,
      DOUTADOUT(13) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_34\,
      DOUTADOUT(12) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_35\,
      DOUTADOUT(11) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_36\,
      DOUTADOUT(10) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_37\,
      DOUTADOUT(9) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_38\,
      DOUTADOUT(8) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_39\,
      DOUTADOUT(7) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_40\,
      DOUTADOUT(6) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_41\,
      DOUTADOUT(5) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_42\,
      DOUTADOUT(4) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_43\,
      DOUTADOUT(3) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_44\,
      DOUTADOUT(2) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_45\,
      DOUTADOUT(1) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_46\,
      DOUTADOUT(0) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_47\,
      DOUTBDOUT(15 downto 4) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTBDOUT_UNCONNECTED\(15 downto 4),
      DOUTBDOUT(3) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_60\,
      DOUTBDOUT(2) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_61\,
      DOUTBDOUT(1) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_62\,
      DOUTBDOUT(0) => \gen_wr_a.gen_word_narrow.mem_reg_2_n_63\,
      DOUTPADOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => enb,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 127 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 127 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 127 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 3;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 3;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 8;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 1024;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 8;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 128;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 128;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 128;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 128;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 128;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 3;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 3;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 3;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 3;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 8;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 128;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 128;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 128;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 128;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 128;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ : entity is 128;
end \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_68\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_69\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_70\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_71\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_72\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_73\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_74\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_75\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_76\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_77\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_78\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_79\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_80\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_81\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_82\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_83\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_84\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_85\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_86\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_87\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_88\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_89\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_90\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_91\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_92\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_93\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_94\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_95\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_96\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_97\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_98\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_99\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_68\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_69\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_70\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_71\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_72\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_73\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_74\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_75\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_76\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_77\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_78\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_79\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_80\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_81\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_82\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_83\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_84\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_85\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_86\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_87\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_88\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_89\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_90\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_91\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_92\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_93\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_94\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_95\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_96\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_97\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_98\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_99\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_68\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_69\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_70\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_71\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_72\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_73\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_74\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_75\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_76\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_77\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_78\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_79\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_80\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_81\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_82\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_83\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_84\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_85\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_86\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_87\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_88\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_89\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_90\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_91\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_92\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_93\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_94\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_95\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_96\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_97\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_98\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_99\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 7;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "inst/ann_0/xpm_memory_tdpram_wb/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 31;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 32;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 63;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 7;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 32;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 63;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 1024;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "inst/ann_0/xpm_memory_tdpram_wb/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1";
  attribute RTL_RAM_TYPE of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "RAM_TDP";
  attribute ram_addr_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 7;
  attribute ram_offset of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 32;
  attribute ram_slice_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 63;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 64;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 95;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 7;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 64;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 95;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 1024;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "inst/ann_0/xpm_memory_tdpram_wb/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2";
  attribute RTL_RAM_TYPE of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "RAM_TDP";
  attribute ram_addr_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 0;
  attribute ram_addr_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 7;
  attribute ram_offset of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 64;
  attribute ram_slice_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 95;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2\ : label is "soft_lutpair22";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(127) <= \<const0>\;
  doutb(126) <= \<const0>\;
  doutb(125) <= \<const0>\;
  doutb(124) <= \<const0>\;
  doutb(123) <= \<const0>\;
  doutb(122) <= \<const0>\;
  doutb(121) <= \<const0>\;
  doutb(120) <= \<const0>\;
  doutb(119) <= \<const0>\;
  doutb(118) <= \<const0>\;
  doutb(117) <= \<const0>\;
  doutb(116) <= \<const0>\;
  doutb(115) <= \<const0>\;
  doutb(114) <= \<const0>\;
  doutb(113) <= \<const0>\;
  doutb(112) <= \<const0>\;
  doutb(111) <= \<const0>\;
  doutb(110) <= \<const0>\;
  doutb(109) <= \<const0>\;
  doutb(108) <= \<const0>\;
  doutb(107) <= \<const0>\;
  doutb(106) <= \<const0>\;
  doutb(105) <= \<const0>\;
  doutb(104) <= \<const0>\;
  doutb(103) <= \<const0>\;
  doutb(102) <= \<const0>\;
  doutb(101) <= \<const0>\;
  doutb(100) <= \<const0>\;
  doutb(99) <= \<const0>\;
  doutb(98) <= \<const0>\;
  doutb(97) <= \<const0>\;
  doutb(96) <= \<const0>\;
  doutb(95 downto 0) <= \^doutb\(95 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 8) => B"0000000",
      ADDRARDADDR(7 downto 5) => addra(2 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 8) => B"0000000",
      ADDRBWRADDR(7 downto 5) => addrb(2 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_68\,
      DOUTADOUT(30) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_69\,
      DOUTADOUT(29) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_70\,
      DOUTADOUT(28) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_71\,
      DOUTADOUT(27) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_72\,
      DOUTADOUT(26) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_73\,
      DOUTADOUT(25) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_74\,
      DOUTADOUT(24) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_75\,
      DOUTADOUT(23) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_76\,
      DOUTADOUT(22) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_77\,
      DOUTADOUT(21) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_78\,
      DOUTADOUT(20) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_79\,
      DOUTADOUT(19) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_80\,
      DOUTADOUT(18) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_81\,
      DOUTADOUT(17) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_82\,
      DOUTADOUT(16) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_83\,
      DOUTADOUT(15) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_84\,
      DOUTADOUT(14) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_85\,
      DOUTADOUT(13) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_86\,
      DOUTADOUT(12) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_87\,
      DOUTADOUT(11) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_88\,
      DOUTADOUT(10) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_89\,
      DOUTADOUT(9) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_90\,
      DOUTADOUT(8) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_91\,
      DOUTADOUT(7) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_92\,
      DOUTADOUT(6) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_93\,
      DOUTADOUT(5) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_94\,
      DOUTADOUT(4) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_95\,
      DOUTADOUT(3) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_96\,
      DOUTADOUT(2) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_97\,
      DOUTADOUT(1) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_98\,
      DOUTADOUT(0) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_99\,
      DOUTBDOUT(31 downto 0) => \^doutb\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rsta,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 8) => B"0000000",
      ADDRARDADDR(7 downto 5) => addra(2 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 8) => B"0000000",
      ADDRBWRADDR(7 downto 5) => addrb(2 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(63 downto 32),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_68\,
      DOUTADOUT(30) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_69\,
      DOUTADOUT(29) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_70\,
      DOUTADOUT(28) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_71\,
      DOUTADOUT(27) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_72\,
      DOUTADOUT(26) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_73\,
      DOUTADOUT(25) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_74\,
      DOUTADOUT(24) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_75\,
      DOUTADOUT(23) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_76\,
      DOUTADOUT(22) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_77\,
      DOUTADOUT(21) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_78\,
      DOUTADOUT(20) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_79\,
      DOUTADOUT(19) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_80\,
      DOUTADOUT(18) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_81\,
      DOUTADOUT(17) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_82\,
      DOUTADOUT(16) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_83\,
      DOUTADOUT(15) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_84\,
      DOUTADOUT(14) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_85\,
      DOUTADOUT(13) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_86\,
      DOUTADOUT(12) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_87\,
      DOUTADOUT(11) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_88\,
      DOUTADOUT(10) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_89\,
      DOUTADOUT(9) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_90\,
      DOUTADOUT(8) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_91\,
      DOUTADOUT(7) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_92\,
      DOUTADOUT(6) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_93\,
      DOUTADOUT(5) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_94\,
      DOUTADOUT(4) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_95\,
      DOUTADOUT(3) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_96\,
      DOUTADOUT(2) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_97\,
      DOUTADOUT(1) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_98\,
      DOUTADOUT(0) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_99\,
      DOUTBDOUT(31 downto 0) => \^doutb\(63 downto 32),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rsta,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 8) => B"0000000",
      ADDRARDADDR(7 downto 5) => addra(2 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 8) => B"0000000",
      ADDRBWRADDR(7 downto 5) => addrb(2 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(95 downto 64),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_68\,
      DOUTADOUT(30) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_69\,
      DOUTADOUT(29) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_70\,
      DOUTADOUT(28) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_71\,
      DOUTADOUT(27) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_72\,
      DOUTADOUT(26) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_73\,
      DOUTADOUT(25) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_74\,
      DOUTADOUT(24) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_75\,
      DOUTADOUT(23) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_76\,
      DOUTADOUT(22) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_77\,
      DOUTADOUT(21) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_78\,
      DOUTADOUT(20) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_79\,
      DOUTADOUT(19) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_80\,
      DOUTADOUT(18) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_81\,
      DOUTADOUT(17) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_82\,
      DOUTADOUT(16) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_83\,
      DOUTADOUT(15) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_84\,
      DOUTADOUT(14) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_85\,
      DOUTADOUT(13) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_86\,
      DOUTADOUT(12) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_87\,
      DOUTADOUT(11) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_88\,
      DOUTADOUT(10) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_89\,
      DOUTADOUT(9) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_90\,
      DOUTADOUT(8) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_91\,
      DOUTADOUT(7) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_92\,
      DOUTADOUT(6) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_93\,
      DOUTADOUT(5) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_94\,
      DOUTADOUT(4) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_95\,
      DOUTADOUT(3) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_96\,
      DOUTADOUT(2) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_97\,
      DOUTADOUT(1) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_98\,
      DOUTADOUT(0) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_99\,
      DOUTBDOUT(31 downto 0) => \^doutb\(95 downto 64),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rsta,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => enb,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 127 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 127 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 127 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 8;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 512;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 128;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 128;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 128;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 128;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 128;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 8;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 128;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 128;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 128;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 128;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 128;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ : entity is 128;
end \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\;

architecture STRUCTURE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_68\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_69\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_70\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_71\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_72\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_73\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_74\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_75\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_76\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_77\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_78\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_79\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_80\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_81\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_82\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_83\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_84\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_85\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_86\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_87\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_88\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_89\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_90\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_91\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_92\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_93\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_94\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_95\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_96\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_97\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_98\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_99\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_68\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_69\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_70\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_71\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_72\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_73\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_74\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_75\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_76\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_77\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_78\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_79\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_80\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_81\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_82\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_83\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_84\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_85\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_86\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_87\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_88\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_89\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_90\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_91\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_92\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_93\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_94\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_95\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_96\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_97\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_98\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_99\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_68\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_69\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_70\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_71\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_72\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_73\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_74\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_75\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_76\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_77\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_78\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_79\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_80\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_81\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_82\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_83\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_84\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_85\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_86\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_87\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_88\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_89\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_90\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_91\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_92\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_93\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_94\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_95\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_96\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_97\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_98\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_99\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_68\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_69\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_70\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_71\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_72\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_73\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_74\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_75\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_76\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_77\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_78\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_79\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_80\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_81\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_82\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_83\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_84\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_85\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_86\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_87\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_88\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_89\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_90\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_91\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_92\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_93\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_94\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_95\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_96\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_97\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_98\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_99\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 3;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "inst/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9\ : label is "soft_lutpair95";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 32;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 63;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 3;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 32;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 63;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 512;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "inst/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1";
  attribute RTL_RAM_TYPE of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "RAM_TDP";
  attribute ram_addr_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 3;
  attribute ram_offset of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 32;
  attribute ram_slice_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 63;
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9\ : label is "soft_lutpair85";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 64;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 95;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 3;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 64;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 95;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 512;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "inst/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2";
  attribute RTL_RAM_TYPE of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "RAM_TDP";
  attribute ram_addr_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 0;
  attribute ram_addr_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 3;
  attribute ram_offset of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 64;
  attribute ram_slice_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 95;
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9\ : label is "soft_lutpair75";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is 96;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is 127;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is 3;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is 96;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is 127;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is 512;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is "inst/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3";
  attribute RTL_RAM_TYPE of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is "RAM_TDP";
  attribute ram_addr_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is 0;
  attribute ram_addr_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is 3;
  attribute ram_offset of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is 0;
  attribute ram_slice_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is 96;
  attribute ram_slice_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\ : label is 127;
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2\ : label is "soft_lutpair70";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 6) => B"000000000",
      ADDRARDADDR(5) => addra(0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 7) => B"00000000",
      ADDRBWRADDR(6 downto 5) => addrb(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 26) => B"000000",
      DINADIN(25) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1_n_0\,
      DINADIN(24) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2_n_0\,
      DINADIN(23) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3_n_0\,
      DINADIN(22) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4_n_0\,
      DINADIN(21) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5_n_0\,
      DINADIN(20) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6_n_0\,
      DINADIN(19) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7_n_0\,
      DINADIN(18) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8_n_0\,
      DINADIN(17) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9_n_0\,
      DINADIN(16) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10_n_0\,
      DINADIN(15 downto 10) => B"000000",
      DINADIN(9 downto 0) => dina(9 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_68\,
      DOUTADOUT(30) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_69\,
      DOUTADOUT(29) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_70\,
      DOUTADOUT(28) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_71\,
      DOUTADOUT(27) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_72\,
      DOUTADOUT(26) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_73\,
      DOUTADOUT(25) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_74\,
      DOUTADOUT(24) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_75\,
      DOUTADOUT(23) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_76\,
      DOUTADOUT(22) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_77\,
      DOUTADOUT(21) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_78\,
      DOUTADOUT(20) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_79\,
      DOUTADOUT(19) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_80\,
      DOUTADOUT(18) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_81\,
      DOUTADOUT(17) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_82\,
      DOUTADOUT(16) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_83\,
      DOUTADOUT(15) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_84\,
      DOUTADOUT(14) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_85\,
      DOUTADOUT(13) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_86\,
      DOUTADOUT(12) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_87\,
      DOUTADOUT(11) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_88\,
      DOUTADOUT(10) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_89\,
      DOUTADOUT(9) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_90\,
      DOUTADOUT(8) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_91\,
      DOUTADOUT(7) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_92\,
      DOUTADOUT(6) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_93\,
      DOUTADOUT(5) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_94\,
      DOUTADOUT(4) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_95\,
      DOUTADOUT(3) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_96\,
      DOUTADOUT(2) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_97\,
      DOUTADOUT(1) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_98\,
      DOUTADOUT(0) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_99\,
      DOUTBDOUT(31 downto 0) => doutb(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rsta,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(25),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(16),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(24),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(23),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(22),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(21),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(20),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(19),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(18),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(17),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 6) => B"000000000",
      ADDRARDADDR(5) => addra(0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 7) => B"00000000",
      ADDRBWRADDR(6 downto 5) => addrb(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 26) => B"000000",
      DINADIN(25) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1_n_0\,
      DINADIN(24) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2_n_0\,
      DINADIN(23) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3_n_0\,
      DINADIN(22) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4_n_0\,
      DINADIN(21) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5_n_0\,
      DINADIN(20) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6_n_0\,
      DINADIN(19) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7_n_0\,
      DINADIN(18) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8_n_0\,
      DINADIN(17) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9_n_0\,
      DINADIN(16) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10_n_0\,
      DINADIN(15 downto 10) => B"000000",
      DINADIN(9) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11_n_0\,
      DINADIN(8) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12_n_0\,
      DINADIN(7) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13_n_0\,
      DINADIN(6) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14_n_0\,
      DINADIN(5) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15_n_0\,
      DINADIN(4) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16_n_0\,
      DINADIN(3) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17_n_0\,
      DINADIN(2) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18_n_0\,
      DINADIN(1) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19_n_0\,
      DINADIN(0) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20_n_0\,
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_68\,
      DOUTADOUT(30) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_69\,
      DOUTADOUT(29) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_70\,
      DOUTADOUT(28) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_71\,
      DOUTADOUT(27) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_72\,
      DOUTADOUT(26) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_73\,
      DOUTADOUT(25) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_74\,
      DOUTADOUT(24) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_75\,
      DOUTADOUT(23) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_76\,
      DOUTADOUT(22) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_77\,
      DOUTADOUT(21) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_78\,
      DOUTADOUT(20) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_79\,
      DOUTADOUT(19) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_80\,
      DOUTADOUT(18) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_81\,
      DOUTADOUT(17) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_82\,
      DOUTADOUT(16) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_83\,
      DOUTADOUT(15) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_84\,
      DOUTADOUT(14) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_85\,
      DOUTADOUT(13) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_86\,
      DOUTADOUT(12) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_87\,
      DOUTADOUT(11) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_88\,
      DOUTADOUT(10) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_89\,
      DOUTADOUT(9) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_90\,
      DOUTADOUT(8) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_91\,
      DOUTADOUT(7) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_92\,
      DOUTADOUT(6) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_93\,
      DOUTADOUT(5) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_94\,
      DOUTADOUT(4) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_95\,
      DOUTADOUT(3) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_96\,
      DOUTADOUT(2) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_97\,
      DOUTADOUT(1) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_98\,
      DOUTADOUT(0) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_99\,
      DOUTBDOUT(31 downto 0) => doutb(63 downto 32),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rsta,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(57),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(48),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(41),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(40),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(39),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(38),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(37),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(36),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(35),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(34),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(33),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(56),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(32),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(55),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(54),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(53),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(52),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(51),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(50),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(49),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 6) => B"000000000",
      ADDRARDADDR(5) => addra(0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 7) => B"00000000",
      ADDRBWRADDR(6 downto 5) => addrb(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 26) => B"000000",
      DINADIN(25) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0\,
      DINADIN(24) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0\,
      DINADIN(23) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3_n_0\,
      DINADIN(22) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4_n_0\,
      DINADIN(21) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5_n_0\,
      DINADIN(20) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6_n_0\,
      DINADIN(19) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7_n_0\,
      DINADIN(18) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8_n_0\,
      DINADIN(17) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9_n_0\,
      DINADIN(16) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10_n_0\,
      DINADIN(15 downto 10) => B"000000",
      DINADIN(9) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11_n_0\,
      DINADIN(8) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12_n_0\,
      DINADIN(7) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13_n_0\,
      DINADIN(6) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14_n_0\,
      DINADIN(5) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15_n_0\,
      DINADIN(4) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16_n_0\,
      DINADIN(3) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17_n_0\,
      DINADIN(2) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18_n_0\,
      DINADIN(1) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19_n_0\,
      DINADIN(0) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20_n_0\,
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_68\,
      DOUTADOUT(30) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_69\,
      DOUTADOUT(29) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_70\,
      DOUTADOUT(28) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_71\,
      DOUTADOUT(27) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_72\,
      DOUTADOUT(26) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_73\,
      DOUTADOUT(25) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_74\,
      DOUTADOUT(24) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_75\,
      DOUTADOUT(23) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_76\,
      DOUTADOUT(22) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_77\,
      DOUTADOUT(21) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_78\,
      DOUTADOUT(20) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_79\,
      DOUTADOUT(19) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_80\,
      DOUTADOUT(18) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_81\,
      DOUTADOUT(17) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_82\,
      DOUTADOUT(16) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_83\,
      DOUTADOUT(15) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_84\,
      DOUTADOUT(14) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_85\,
      DOUTADOUT(13) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_86\,
      DOUTADOUT(12) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_87\,
      DOUTADOUT(11) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_88\,
      DOUTADOUT(10) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_89\,
      DOUTADOUT(9) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_90\,
      DOUTADOUT(8) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_91\,
      DOUTADOUT(7) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_92\,
      DOUTADOUT(6) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_93\,
      DOUTADOUT(5) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_94\,
      DOUTADOUT(4) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_95\,
      DOUTADOUT(3) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_96\,
      DOUTADOUT(2) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_97\,
      DOUTADOUT(1) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_98\,
      DOUTADOUT(0) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_99\,
      DOUTBDOUT(31 downto 0) => doutb(95 downto 64),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rsta,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(89),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(80),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(73),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(72),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(71),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(70),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(69),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(68),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(67),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(66),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(65),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(88),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(64),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(87),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(86),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(85),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(84),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(83),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(82),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(81),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 6) => B"000000000",
      ADDRARDADDR(5) => addra(0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 7) => B"00000000",
      ADDRBWRADDR(6 downto 5) => addrb(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000000000000",
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_68\,
      DOUTADOUT(30) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_69\,
      DOUTADOUT(29) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_70\,
      DOUTADOUT(28) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_71\,
      DOUTADOUT(27) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_72\,
      DOUTADOUT(26) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_73\,
      DOUTADOUT(25) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_74\,
      DOUTADOUT(24) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_75\,
      DOUTADOUT(23) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_76\,
      DOUTADOUT(22) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_77\,
      DOUTADOUT(21) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_78\,
      DOUTADOUT(20) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_79\,
      DOUTADOUT(19) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_80\,
      DOUTADOUT(18) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_81\,
      DOUTADOUT(17) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_82\,
      DOUTADOUT(16) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_83\,
      DOUTADOUT(15) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_84\,
      DOUTADOUT(14) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_85\,
      DOUTADOUT(13) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_86\,
      DOUTADOUT(12) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_87\,
      DOUTADOUT(11) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_88\,
      DOUTADOUT(10) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_89\,
      DOUTADOUT(9) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_90\,
      DOUTADOUT(8) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_91\,
      DOUTADOUT(7) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_92\,
      DOUTADOUT(6) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_93\,
      DOUTADOUT(5) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_94\,
      DOUTADOUT(4) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_95\,
      DOUTADOUT(3) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_96\,
      DOUTADOUT(2) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_97\,
      DOUTADOUT(1) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_98\,
      DOUTADOUT(0) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_99\,
      DOUTBDOUT(31 downto 0) => doutb(127 downto 96),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rsta,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => enb,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 127 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 127 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 127 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 2;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 2;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 8;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 512;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 2;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 1;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 1;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 4;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 128;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 128;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 128;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 128;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 128;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 16;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 16;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 2;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 2;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 2;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 2;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 8;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 128;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 128;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 1;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 128;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 128;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 0;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 128;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ : entity is 128;
end \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\;

architecture STRUCTURE of \design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_68\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_69\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_70\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_71\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_72\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_73\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_74\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_75\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_76\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_77\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_78\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_79\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_80\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_81\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_82\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_83\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_84\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_85\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_86\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_87\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_88\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_89\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_90\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_91\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_92\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_93\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_94\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_95\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_96\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_97\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_98\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_99\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_21_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_22_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_23_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_24_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_25_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_26_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_27_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_28_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_29_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_30_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_31_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_32_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_68\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_69\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_70\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_71\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_72\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_73\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_74\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_75\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_76\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_77\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_78\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_79\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_80\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_81\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_82\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_83\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_84\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_85\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_86\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_87\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_88\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_89\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_90\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_91\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_92\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_93\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_94\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_95\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_96\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_97\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_98\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_99\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_21_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_22_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_23_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_24_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_25_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_26_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_27_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_28_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_29_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_30_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_31_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_32_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_33_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_34_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_68\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_69\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_70\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_71\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_72\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_73\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_74\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_75\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_76\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_77\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_78\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_79\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_80\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_81\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_82\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_83\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_84\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_85\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_86\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_87\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_88\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_89\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_90\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_91\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_92\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_93\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_94\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_95\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_96\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_97\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_98\ : STD_LOGIC;
  signal \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_99\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 3;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "inst/ann_0/xpm_memory_tdpram_k/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\ : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_11\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_12\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_13\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_14\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_15\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_16\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9\ : label is "soft_lutpair60";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 32;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 63;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 3;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 32;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 63;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 512;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "inst/ann_0/xpm_memory_tdpram_k/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1";
  attribute RTL_RAM_TYPE of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is "RAM_TDP";
  attribute ram_addr_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 3;
  attribute ram_offset of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 32;
  attribute ram_slice_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\ : label is 63;
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_21\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_22\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_23\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_24\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_25\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_26\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_27\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_28\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_29\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_30\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_31\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_32\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9\ : label is "soft_lutpair44";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 64;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 95;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 3;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 64;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 95;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 512;
  attribute RTL_RAM_NAME of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "inst/ann_0/xpm_memory_tdpram_k/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2";
  attribute RTL_RAM_TYPE of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is "RAM_TDP";
  attribute ram_addr_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 0;
  attribute ram_addr_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 3;
  attribute ram_offset of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 64;
  attribute ram_slice_end of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : label is 95;
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_21\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_22\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_23\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_24\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_25\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_26\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_27\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_28\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_29\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_30\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_31\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_32\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_33\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_34\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9\ : label is "soft_lutpair27";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(127) <= \<const0>\;
  doutb(126) <= \<const0>\;
  doutb(125) <= \<const0>\;
  doutb(124) <= \<const0>\;
  doutb(123) <= \<const0>\;
  doutb(122) <= \<const0>\;
  doutb(121) <= \<const0>\;
  doutb(120) <= \<const0>\;
  doutb(119) <= \<const0>\;
  doutb(118) <= \<const0>\;
  doutb(117) <= \<const0>\;
  doutb(116) <= \<const0>\;
  doutb(115) <= \<const0>\;
  doutb(114) <= \<const0>\;
  doutb(113) <= \<const0>\;
  doutb(112) <= \<const0>\;
  doutb(111) <= \<const0>\;
  doutb(110) <= \<const0>\;
  doutb(109) <= \<const0>\;
  doutb(108) <= \<const0>\;
  doutb(107) <= \<const0>\;
  doutb(106) <= \<const0>\;
  doutb(105) <= \<const0>\;
  doutb(104) <= \<const0>\;
  doutb(103) <= \<const0>\;
  doutb(102) <= \<const0>\;
  doutb(101) <= \<const0>\;
  doutb(100) <= \<const0>\;
  doutb(99) <= \<const0>\;
  doutb(98) <= \<const0>\;
  doutb(97) <= \<const0>\;
  doutb(96) <= \<const0>\;
  doutb(95 downto 0) <= \^doutb\(95 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 7) => B"00000000",
      ADDRARDADDR(6 downto 5) => addra(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 7) => B"00000000",
      ADDRBWRADDR(6 downto 5) => addrb(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1_n_0\,
      DINADIN(30) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2_n_0\,
      DINADIN(29) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3_n_0\,
      DINADIN(28) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4_n_0\,
      DINADIN(27) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5_n_0\,
      DINADIN(26) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6_n_0\,
      DINADIN(25) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7_n_0\,
      DINADIN(24) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8_n_0\,
      DINADIN(23) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9_n_0\,
      DINADIN(22) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10_n_0\,
      DINADIN(21) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_11_n_0\,
      DINADIN(20) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_12_n_0\,
      DINADIN(19) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_13_n_0\,
      DINADIN(18) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_14_n_0\,
      DINADIN(17) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_15_n_0\,
      DINADIN(16) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_16_n_0\,
      DINADIN(15 downto 0) => dina(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_68\,
      DOUTADOUT(30) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_69\,
      DOUTADOUT(29) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_70\,
      DOUTADOUT(28) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_71\,
      DOUTADOUT(27) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_72\,
      DOUTADOUT(26) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_73\,
      DOUTADOUT(25) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_74\,
      DOUTADOUT(24) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_75\,
      DOUTADOUT(23) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_76\,
      DOUTADOUT(22) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_77\,
      DOUTADOUT(21) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_78\,
      DOUTADOUT(20) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_79\,
      DOUTADOUT(19) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_80\,
      DOUTADOUT(18) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_81\,
      DOUTADOUT(17) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_82\,
      DOUTADOUT(16) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_83\,
      DOUTADOUT(15) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_84\,
      DOUTADOUT(14) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_85\,
      DOUTADOUT(13) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_86\,
      DOUTADOUT(12) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_87\,
      DOUTADOUT(11) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_88\,
      DOUTADOUT(10) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_89\,
      DOUTADOUT(9) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_90\,
      DOUTADOUT(8) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_91\,
      DOUTADOUT(7) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_92\,
      DOUTADOUT(6) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_93\,
      DOUTADOUT(5) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_94\,
      DOUTADOUT(4) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_95\,
      DOUTADOUT(3) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_96\,
      DOUTADOUT(2) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_97\,
      DOUTADOUT(1) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_98\,
      DOUTADOUT(0) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_99\,
      DOUTBDOUT(31 downto 0) => \^doutb\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rsta,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(31),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(22),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(21),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_11_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(20),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_12_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(19),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_13_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(18),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_14_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(17),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_15_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(16),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_16_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(30),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(29),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(28),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(27),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(26),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(25),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(24),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(23),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 7) => B"00000000",
      ADDRARDADDR(6 downto 5) => addra(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 7) => B"00000000",
      ADDRBWRADDR(6 downto 5) => addrb(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1_n_0\,
      DINADIN(30) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2_n_0\,
      DINADIN(29) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3_n_0\,
      DINADIN(28) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4_n_0\,
      DINADIN(27) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5_n_0\,
      DINADIN(26) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6_n_0\,
      DINADIN(25) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7_n_0\,
      DINADIN(24) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8_n_0\,
      DINADIN(23) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9_n_0\,
      DINADIN(22) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10_n_0\,
      DINADIN(21) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11_n_0\,
      DINADIN(20) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12_n_0\,
      DINADIN(19) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13_n_0\,
      DINADIN(18) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14_n_0\,
      DINADIN(17) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15_n_0\,
      DINADIN(16) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16_n_0\,
      DINADIN(15) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17_n_0\,
      DINADIN(14) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18_n_0\,
      DINADIN(13) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19_n_0\,
      DINADIN(12) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20_n_0\,
      DINADIN(11) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_21_n_0\,
      DINADIN(10) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_22_n_0\,
      DINADIN(9) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_23_n_0\,
      DINADIN(8) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_24_n_0\,
      DINADIN(7) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_25_n_0\,
      DINADIN(6) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_26_n_0\,
      DINADIN(5) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_27_n_0\,
      DINADIN(4) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_28_n_0\,
      DINADIN(3) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_29_n_0\,
      DINADIN(2) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_30_n_0\,
      DINADIN(1) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_31_n_0\,
      DINADIN(0) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_32_n_0\,
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_68\,
      DOUTADOUT(30) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_69\,
      DOUTADOUT(29) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_70\,
      DOUTADOUT(28) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_71\,
      DOUTADOUT(27) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_72\,
      DOUTADOUT(26) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_73\,
      DOUTADOUT(25) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_74\,
      DOUTADOUT(24) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_75\,
      DOUTADOUT(23) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_76\,
      DOUTADOUT(22) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_77\,
      DOUTADOUT(21) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_78\,
      DOUTADOUT(20) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_79\,
      DOUTADOUT(19) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_80\,
      DOUTADOUT(18) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_81\,
      DOUTADOUT(17) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_82\,
      DOUTADOUT(16) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_83\,
      DOUTADOUT(15) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_84\,
      DOUTADOUT(14) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_85\,
      DOUTADOUT(13) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_86\,
      DOUTADOUT(12) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_87\,
      DOUTADOUT(11) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_88\,
      DOUTADOUT(10) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_89\,
      DOUTADOUT(9) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_90\,
      DOUTADOUT(8) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_91\,
      DOUTADOUT(7) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_92\,
      DOUTADOUT(6) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_93\,
      DOUTADOUT(5) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_94\,
      DOUTADOUT(4) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_95\,
      DOUTADOUT(3) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_96\,
      DOUTADOUT(2) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_97\,
      DOUTADOUT(1) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_98\,
      DOUTADOUT(0) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_99\,
      DOUTBDOUT(31 downto 0) => \^doutb\(63 downto 32),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rsta,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(63),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(54),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(53),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(52),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(51),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(50),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(49),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(48),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(47),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(46),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(45),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(62),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(44),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(43),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_21_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(42),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_22_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(41),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_23_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(40),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_24_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(39),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_25_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(38),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_26_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(37),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_27_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(36),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_28_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(35),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_29_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(61),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(34),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_30_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(33),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_31_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(32),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_32_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(60),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(59),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(58),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(57),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(56),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(55),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 7) => B"00000000",
      ADDRARDADDR(6 downto 5) => addra(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 7) => B"00000000",
      ADDRBWRADDR(6 downto 5) => addrb(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3_n_0\,
      DINADIN(30) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4_n_0\,
      DINADIN(29) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5_n_0\,
      DINADIN(28) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6_n_0\,
      DINADIN(27) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7_n_0\,
      DINADIN(26) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8_n_0\,
      DINADIN(25) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9_n_0\,
      DINADIN(24) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10_n_0\,
      DINADIN(23) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11_n_0\,
      DINADIN(22) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12_n_0\,
      DINADIN(21) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13_n_0\,
      DINADIN(20) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14_n_0\,
      DINADIN(19) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15_n_0\,
      DINADIN(18) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16_n_0\,
      DINADIN(17) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17_n_0\,
      DINADIN(16) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18_n_0\,
      DINADIN(15) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19_n_0\,
      DINADIN(14) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20_n_0\,
      DINADIN(13) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_21_n_0\,
      DINADIN(12) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_22_n_0\,
      DINADIN(11) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_23_n_0\,
      DINADIN(10) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_24_n_0\,
      DINADIN(9) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_25_n_0\,
      DINADIN(8) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_26_n_0\,
      DINADIN(7) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_27_n_0\,
      DINADIN(6) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_28_n_0\,
      DINADIN(5) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_29_n_0\,
      DINADIN(4) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_30_n_0\,
      DINADIN(3) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_31_n_0\,
      DINADIN(2) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_32_n_0\,
      DINADIN(1) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_33_n_0\,
      DINADIN(0) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_34_n_0\,
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_68\,
      DOUTADOUT(30) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_69\,
      DOUTADOUT(29) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_70\,
      DOUTADOUT(28) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_71\,
      DOUTADOUT(27) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_72\,
      DOUTADOUT(26) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_73\,
      DOUTADOUT(25) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_74\,
      DOUTADOUT(24) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_75\,
      DOUTADOUT(23) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_76\,
      DOUTADOUT(22) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_77\,
      DOUTADOUT(21) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_78\,
      DOUTADOUT(20) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_79\,
      DOUTADOUT(19) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_80\,
      DOUTADOUT(18) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_81\,
      DOUTADOUT(17) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_82\,
      DOUTADOUT(16) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_83\,
      DOUTADOUT(15) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_84\,
      DOUTADOUT(14) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_85\,
      DOUTADOUT(13) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_86\,
      DOUTADOUT(12) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_87\,
      DOUTADOUT(11) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_88\,
      DOUTADOUT(10) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_89\,
      DOUTADOUT(9) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_90\,
      DOUTADOUT(8) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_91\,
      DOUTADOUT(7) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_92\,
      DOUTADOUT(6) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_93\,
      DOUTADOUT(5) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_94\,
      DOUTADOUT(4) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_95\,
      DOUTADOUT(3) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_96\,
      DOUTADOUT(2) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_97\,
      DOUTADOUT(1) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_98\,
      DOUTADOUT(0) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_99\,
      DOUTBDOUT(31 downto 0) => \^doutb\(95 downto 64),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0\,
      ENBWREN => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rsta,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(88),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(87),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(86),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(85),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(84),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(83),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(82),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(81),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(80),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(79),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => enb,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(78),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(77),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_21_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(76),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_22_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(75),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_23_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(74),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_24_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(73),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_25_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(72),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_26_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(71),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_27_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(70),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_28_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(69),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_29_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(95),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(68),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_30_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(67),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_31_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(66),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_32_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(65),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_33_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(64),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_34_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(94),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(93),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(92),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(91),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(90),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8_n_0\
    );
\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(89),
      I1 => ena,
      O => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_sigmoid is
  port (
    \q_reg[7]\ : out STD_LOGIC;
    \q_reg[9]\ : out STD_LOGIC;
    dina : out STD_LOGIC_VECTOR ( 9 downto 0 );
    y0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sel : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[9]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_sigmoid : entity is "sigmoid";
end design_1_axis_ann_0_0_sigmoid;

architecture STRUCTURE of design_1_axis_ann_0_0_sigmoid is
  signal \q[0]_i_4_n_0\ : STD_LOGIC;
  signal \q[0]_i_5_n_0\ : STD_LOGIC;
  signal \q[0]_i_6_n_0\ : STD_LOGIC;
  signal \q[0]_i_7_n_0\ : STD_LOGIC;
  signal \q[1]_i_4_n_0\ : STD_LOGIC;
  signal \q[1]_i_5_n_0\ : STD_LOGIC;
  signal \q[1]_i_6_n_0\ : STD_LOGIC;
  signal \q[1]_i_7_n_0\ : STD_LOGIC;
  signal \q[2]_i_4_n_0\ : STD_LOGIC;
  signal \q[2]_i_5_n_0\ : STD_LOGIC;
  signal \q[2]_i_6_n_0\ : STD_LOGIC;
  signal \q[2]_i_7_n_0\ : STD_LOGIC;
  signal \q[3]_i_4_n_0\ : STD_LOGIC;
  signal \q[3]_i_5_n_0\ : STD_LOGIC;
  signal \q[3]_i_6_n_0\ : STD_LOGIC;
  signal \q[3]_i_7_n_0\ : STD_LOGIC;
  signal \q[4]_i_4_n_0\ : STD_LOGIC;
  signal \q[4]_i_5_n_0\ : STD_LOGIC;
  signal \q[4]_i_6_n_0\ : STD_LOGIC;
  signal \q[4]_i_7_n_0\ : STD_LOGIC;
  signal \q[4]_i_8_n_0\ : STD_LOGIC;
  signal \q[5]_i_1_n_0\ : STD_LOGIC;
  signal \q[5]_i_2_n_0\ : STD_LOGIC;
  signal \q[5]_i_3_n_0\ : STD_LOGIC;
  signal \q[6]_i_1_n_0\ : STD_LOGIC;
  signal \q[6]_i_2_n_0\ : STD_LOGIC;
  signal \q[6]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_1_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[8]_i_7_n_0\ : STD_LOGIC;
  signal \q[9]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[4]_i_8\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \q[8]_i_7\ : label is "soft_lutpair64";
begin
\q[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3ED1625B1A8B933C"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[0]_i_4_n_0\
    );
\q[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA99889AAB89CFEF"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[0]_i_5_n_0\
    );
\q[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE5E06E422A82AA8"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[0]_i_6_n_0\
    );
\q[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33625B92EA774838"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[0]_i_7_n_0\
    );
\q[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33B9C9750757E948"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(3),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[1]_i_4_n_0\
    );
\q[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCDDEFFEDDCEA998"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[1]_i_5_n_0\
    );
\q[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BC307CFC0800000"
    )
        port map (
      I0 => sel(0),
      I1 => sel(4),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(5),
      O => \q[1]_i_6_n_0\
    );
\q[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6845374A78150FF5"
    )
        port map (
      I0 => sel(4),
      I1 => sel(3),
      I2 => sel(5),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[1]_i_7_n_0\
    );
\q[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F251CA7359B59B5E"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[2]_i_4_n_0\
    );
\q[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB4F1B1D1"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[2]_i_5_n_0\
    );
\q[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FF150000000000"
    )
        port map (
      I0 => sel(2),
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(5),
      O => \q[2]_i_6_n_0\
    );
\q[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52651AC726535B00"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[2]_i_7_n_0\
    );
\q[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC8A7D9F5531517A"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[3]_i_4_n_0\
    );
\q[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAAAAABF"
    )
        port map (
      I0 => sel(5),
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(4),
      O => \q[3]_i_5_n_0\
    );
\q[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAA8000000000"
    )
        port map (
      I0 => sel(5),
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      I5 => sel(4),
      O => \q[3]_i_6_n_0\
    );
\q[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1750355A6417EC04"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[3]_i_7_n_0\
    );
\q[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"332B47ED218F45A0"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[4]_i_4_n_0\
    );
\q[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => sel(5),
      I1 => sel(1),
      I2 => sel(0),
      I3 => \q[4]_i_8_n_0\,
      I4 => sel(4),
      O => \q[4]_i_5_n_0\
    );
\q[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sel(5),
      I1 => sel(3),
      I2 => sel(2),
      I3 => sel(1),
      I4 => sel(4),
      O => \q[4]_i_6_n_0\
    );
\q[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9880C5D7CA9D8F3F"
    )
        port map (
      I0 => sel(4),
      I1 => sel(0),
      I2 => sel(5),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[4]_i_7_n_0\
    );
\q[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0F8F0E"
    )
        port map (
      I0 => y0(2),
      I1 => y0(5),
      I2 => y0(7),
      I3 => y0(6),
      I4 => y0(3),
      O => \q[4]_i_8_n_0\
    );
\q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[5]_i_2_n_0\,
      I1 => y0(5),
      I2 => y0(6),
      I3 => y0(7),
      I4 => \q[5]_i_3_n_0\,
      I5 => y0(4),
      O => \q[5]_i_1_n_0\
    );
\q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF5FA510F002AA9A"
    )
        port map (
      I0 => sel(4),
      I1 => sel(0),
      I2 => sel(5),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[5]_i_2_n_0\
    );
\q[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF6FC10AB61CD22"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[5]_i_3_n_0\
    );
\q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[6]_i_2_n_0\,
      I1 => y0(5),
      I2 => y0(6),
      I3 => y0(7),
      I4 => \q[6]_i_3_n_0\,
      I5 => y0(4),
      O => \q[6]_i_1_n_0\
    );
\q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98D8D8C9A8A8A8A0"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[6]_i_2_n_0\
    );
\q[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE9998AAAB88AA"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[6]_i_3_n_0\
    );
\q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[7]_i_2_n_0\,
      I1 => y0(5),
      I2 => y0(6),
      I3 => y0(7),
      I4 => \q[7]_i_3_n_0\,
      I5 => y0(4),
      O => \q[7]_i_1_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF55FF5400000000"
    )
        port map (
      I0 => sel(4),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44464442"
    )
        port map (
      I0 => sel(4),
      I1 => sel(3),
      I2 => sel(2),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[7]_i_3_n_0\
    );
\q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80CC00C800CC00C0"
    )
        port map (
      I0 => y0(1),
      I1 => \q[8]_i_7_n_0\,
      I2 => y0(5),
      I3 => y0(7),
      I4 => y0(6),
      I5 => y0(0),
      O => \q_reg[7]\
    );
\q[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF00FFE0FF00FE"
    )
        port map (
      I0 => y0(3),
      I1 => y0(2),
      I2 => y0(5),
      I3 => y0(7),
      I4 => y0(6),
      I5 => y0(1),
      O => \q_reg[9]\
    );
\q[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0E0F0C"
    )
        port map (
      I0 => y0(2),
      I1 => y0(5),
      I2 => y0(7),
      I3 => y0(6),
      I4 => y0(3),
      O => \q[8]_i_7_n_0\
    );
\q[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y0(7),
      O => \q[9]_i_1_n_0\
    );
\q_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[0]_i_2_n_0\,
      I1 => \q_reg[0]_i_3_n_0\,
      O => \q_reg[0]_i_1_n_0\,
      S => y0(7)
    );
\q_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[0]_i_4_n_0\,
      I1 => \q[0]_i_5_n_0\,
      O => \q_reg[0]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[0]_i_6_n_0\,
      I1 => \q[0]_i_7_n_0\,
      O => \q_reg[0]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[1]_i_2_n_0\,
      I1 => \q_reg[1]_i_3_n_0\,
      O => \q_reg[1]_i_1_n_0\,
      S => y0(7)
    );
\q_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[1]_i_4_n_0\,
      I1 => \q[1]_i_5_n_0\,
      O => \q_reg[1]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[1]_i_6_n_0\,
      I1 => \q[1]_i_7_n_0\,
      O => \q_reg[1]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[2]_i_2_n_0\,
      I1 => \q_reg[2]_i_3_n_0\,
      O => \q_reg[2]_i_1_n_0\,
      S => y0(7)
    );
\q_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[2]_i_4_n_0\,
      I1 => \q[2]_i_5_n_0\,
      O => \q_reg[2]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[2]_i_6_n_0\,
      I1 => \q[2]_i_7_n_0\,
      O => \q_reg[2]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[3]_i_2_n_0\,
      I1 => \q_reg[3]_i_3_n_0\,
      O => \q_reg[3]_i_1_n_0\,
      S => y0(7)
    );
\q_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[3]_i_4_n_0\,
      I1 => \q[3]_i_5_n_0\,
      O => \q_reg[3]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[3]_i_6_n_0\,
      I1 => \q[3]_i_7_n_0\,
      O => \q_reg[3]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[4]_i_2_n_0\,
      I1 => \q_reg[4]_i_3_n_0\,
      O => \q_reg[4]_i_1_n_0\,
      S => y0(7)
    );
\q_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[4]_i_4_n_0\,
      I1 => \q[4]_i_5_n_0\,
      O => \q_reg[4]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[4]_i_6_n_0\,
      I1 => \q[4]_i_7_n_0\,
      O => \q_reg[4]_i_3_n_0\,
      S => sel(6)
    );
reg_dout: entity work.\design_1_axis_ann_0_0_register__parameterized0_135\
     port map (
      aclk => aclk,
      dina(9 downto 0) => dina(9 downto 0),
      \q_reg[0]_0\ => \q_reg[0]_i_1_n_0\,
      \q_reg[1]_0\ => \q_reg[1]_i_1_n_0\,
      \q_reg[2]_0\ => \q_reg[2]_i_1_n_0\,
      \q_reg[3]_0\ => \q_reg[3]_i_1_n_0\,
      \q_reg[4]_0\ => \q_reg[4]_i_1_n_0\,
      \q_reg[5]_0\ => \q[5]_i_1_n_0\,
      \q_reg[6]_0\ => \q[6]_i_1_n_0\,
      \q_reg[7]_0\ => \q[7]_i_1_n_0\,
      \q_reg[8]_0\ => \q_reg[8]\,
      \q_reg[9]_0\ => \q_reg[9]_0\,
      \q_reg[9]_1\ => \q[9]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_sigmoid_30 is
  port (
    \q_reg[7]\ : out STD_LOGIC;
    \q_reg[9]\ : out STD_LOGIC;
    dina : out STD_LOGIC_VECTOR ( 9 downto 0 );
    y1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sel : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[9]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_sigmoid_30 : entity is "sigmoid";
end design_1_axis_ann_0_0_sigmoid_30;

architecture STRUCTURE of design_1_axis_ann_0_0_sigmoid_30 is
  signal \q[0]_i_4_n_0\ : STD_LOGIC;
  signal \q[0]_i_5_n_0\ : STD_LOGIC;
  signal \q[0]_i_6_n_0\ : STD_LOGIC;
  signal \q[0]_i_7_n_0\ : STD_LOGIC;
  signal \q[1]_i_4_n_0\ : STD_LOGIC;
  signal \q[1]_i_5_n_0\ : STD_LOGIC;
  signal \q[1]_i_6_n_0\ : STD_LOGIC;
  signal \q[1]_i_7_n_0\ : STD_LOGIC;
  signal \q[2]_i_4_n_0\ : STD_LOGIC;
  signal \q[2]_i_5_n_0\ : STD_LOGIC;
  signal \q[2]_i_6_n_0\ : STD_LOGIC;
  signal \q[2]_i_7_n_0\ : STD_LOGIC;
  signal \q[3]_i_4_n_0\ : STD_LOGIC;
  signal \q[3]_i_5_n_0\ : STD_LOGIC;
  signal \q[3]_i_6_n_0\ : STD_LOGIC;
  signal \q[3]_i_7_n_0\ : STD_LOGIC;
  signal \q[4]_i_4_n_0\ : STD_LOGIC;
  signal \q[4]_i_5_n_0\ : STD_LOGIC;
  signal \q[4]_i_6_n_0\ : STD_LOGIC;
  signal \q[4]_i_7_n_0\ : STD_LOGIC;
  signal \q[4]_i_8_n_0\ : STD_LOGIC;
  signal \q[5]_i_1_n_0\ : STD_LOGIC;
  signal \q[5]_i_2_n_0\ : STD_LOGIC;
  signal \q[5]_i_3_n_0\ : STD_LOGIC;
  signal \q[6]_i_1_n_0\ : STD_LOGIC;
  signal \q[6]_i_2_n_0\ : STD_LOGIC;
  signal \q[6]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_1_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[8]_i_7_n_0\ : STD_LOGIC;
  signal \q[9]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[4]_i_8\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \q[8]_i_7\ : label is "soft_lutpair65";
begin
\q[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3ED1625B1A8B933C"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[0]_i_4_n_0\
    );
\q[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA99889AAB89CFEF"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[0]_i_5_n_0\
    );
\q[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE5E06E422A82AA8"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[0]_i_6_n_0\
    );
\q[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33625B92EA774838"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[0]_i_7_n_0\
    );
\q[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33B9C9750757E948"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(3),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[1]_i_4_n_0\
    );
\q[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCDDEFFEDDCEA998"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[1]_i_5_n_0\
    );
\q[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BC307CFC0800000"
    )
        port map (
      I0 => sel(0),
      I1 => sel(4),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(5),
      O => \q[1]_i_6_n_0\
    );
\q[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6845374A78150FF5"
    )
        port map (
      I0 => sel(4),
      I1 => sel(3),
      I2 => sel(5),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[1]_i_7_n_0\
    );
\q[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F251CA7359B59B5E"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[2]_i_4_n_0\
    );
\q[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB4F1B1D1"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[2]_i_5_n_0\
    );
\q[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FF150000000000"
    )
        port map (
      I0 => sel(2),
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(5),
      O => \q[2]_i_6_n_0\
    );
\q[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52651AC726535B00"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[2]_i_7_n_0\
    );
\q[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC8A7D9F5531517A"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[3]_i_4_n_0\
    );
\q[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAAAAABF"
    )
        port map (
      I0 => sel(5),
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(4),
      O => \q[3]_i_5_n_0\
    );
\q[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAA8000000000"
    )
        port map (
      I0 => sel(5),
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      I5 => sel(4),
      O => \q[3]_i_6_n_0\
    );
\q[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1750355A6417EC04"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[3]_i_7_n_0\
    );
\q[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"332B47ED218F45A0"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[4]_i_4_n_0\
    );
\q[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => sel(5),
      I1 => sel(1),
      I2 => sel(0),
      I3 => \q[4]_i_8_n_0\,
      I4 => sel(4),
      O => \q[4]_i_5_n_0\
    );
\q[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sel(5),
      I1 => sel(3),
      I2 => sel(2),
      I3 => sel(1),
      I4 => sel(4),
      O => \q[4]_i_6_n_0\
    );
\q[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9880C5D7CA9D8F3F"
    )
        port map (
      I0 => sel(4),
      I1 => sel(0),
      I2 => sel(5),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[4]_i_7_n_0\
    );
\q[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0F8F0E"
    )
        port map (
      I0 => y1(2),
      I1 => y1(5),
      I2 => y1(7),
      I3 => y1(6),
      I4 => y1(3),
      O => \q[4]_i_8_n_0\
    );
\q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[5]_i_2_n_0\,
      I1 => y1(5),
      I2 => y1(6),
      I3 => y1(7),
      I4 => \q[5]_i_3_n_0\,
      I5 => y1(4),
      O => \q[5]_i_1_n_0\
    );
\q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF5FA510F002AA9A"
    )
        port map (
      I0 => sel(4),
      I1 => sel(0),
      I2 => sel(5),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[5]_i_2_n_0\
    );
\q[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF6FC10AB61CD22"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[5]_i_3_n_0\
    );
\q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[6]_i_2_n_0\,
      I1 => y1(5),
      I2 => y1(6),
      I3 => y1(7),
      I4 => \q[6]_i_3_n_0\,
      I5 => y1(4),
      O => \q[6]_i_1_n_0\
    );
\q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98D8D8C9A8A8A8A0"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[6]_i_2_n_0\
    );
\q[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE9998AAAB88AA"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[6]_i_3_n_0\
    );
\q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[7]_i_2_n_0\,
      I1 => y1(5),
      I2 => y1(6),
      I3 => y1(7),
      I4 => \q[7]_i_3_n_0\,
      I5 => y1(4),
      O => \q[7]_i_1_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF55FF5400000000"
    )
        port map (
      I0 => sel(4),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44464442"
    )
        port map (
      I0 => sel(4),
      I1 => sel(3),
      I2 => sel(2),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[7]_i_3_n_0\
    );
\q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80CC00C800CC00C0"
    )
        port map (
      I0 => y1(1),
      I1 => \q[8]_i_7_n_0\,
      I2 => y1(5),
      I3 => y1(7),
      I4 => y1(6),
      I5 => y1(0),
      O => \q_reg[7]\
    );
\q[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF00FFE0FF00FE"
    )
        port map (
      I0 => y1(3),
      I1 => y1(2),
      I2 => y1(5),
      I3 => y1(7),
      I4 => y1(6),
      I5 => y1(1),
      O => \q_reg[9]\
    );
\q[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0E0F0C"
    )
        port map (
      I0 => y1(2),
      I1 => y1(5),
      I2 => y1(7),
      I3 => y1(6),
      I4 => y1(3),
      O => \q[8]_i_7_n_0\
    );
\q[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y1(7),
      O => \q[9]_i_1_n_0\
    );
\q_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[0]_i_2_n_0\,
      I1 => \q_reg[0]_i_3_n_0\,
      O => \q_reg[0]_i_1_n_0\,
      S => y1(7)
    );
\q_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[0]_i_4_n_0\,
      I1 => \q[0]_i_5_n_0\,
      O => \q_reg[0]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[0]_i_6_n_0\,
      I1 => \q[0]_i_7_n_0\,
      O => \q_reg[0]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[1]_i_2_n_0\,
      I1 => \q_reg[1]_i_3_n_0\,
      O => \q_reg[1]_i_1_n_0\,
      S => y1(7)
    );
\q_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[1]_i_4_n_0\,
      I1 => \q[1]_i_5_n_0\,
      O => \q_reg[1]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[1]_i_6_n_0\,
      I1 => \q[1]_i_7_n_0\,
      O => \q_reg[1]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[2]_i_2_n_0\,
      I1 => \q_reg[2]_i_3_n_0\,
      O => \q_reg[2]_i_1_n_0\,
      S => y1(7)
    );
\q_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[2]_i_4_n_0\,
      I1 => \q[2]_i_5_n_0\,
      O => \q_reg[2]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[2]_i_6_n_0\,
      I1 => \q[2]_i_7_n_0\,
      O => \q_reg[2]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[3]_i_2_n_0\,
      I1 => \q_reg[3]_i_3_n_0\,
      O => \q_reg[3]_i_1_n_0\,
      S => y1(7)
    );
\q_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[3]_i_4_n_0\,
      I1 => \q[3]_i_5_n_0\,
      O => \q_reg[3]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[3]_i_6_n_0\,
      I1 => \q[3]_i_7_n_0\,
      O => \q_reg[3]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[4]_i_2_n_0\,
      I1 => \q_reg[4]_i_3_n_0\,
      O => \q_reg[4]_i_1_n_0\,
      S => y1(7)
    );
\q_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[4]_i_4_n_0\,
      I1 => \q[4]_i_5_n_0\,
      O => \q_reg[4]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[4]_i_6_n_0\,
      I1 => \q[4]_i_7_n_0\,
      O => \q_reg[4]_i_3_n_0\,
      S => sel(6)
    );
reg_dout: entity work.\design_1_axis_ann_0_0_register__parameterized0_134\
     port map (
      aclk => aclk,
      dina(9 downto 0) => dina(9 downto 0),
      \q_reg[0]_0\ => \q_reg[0]_i_1_n_0\,
      \q_reg[1]_0\ => \q_reg[1]_i_1_n_0\,
      \q_reg[2]_0\ => \q_reg[2]_i_1_n_0\,
      \q_reg[3]_0\ => \q_reg[3]_i_1_n_0\,
      \q_reg[4]_0\ => \q_reg[4]_i_1_n_0\,
      \q_reg[5]_0\ => \q[5]_i_1_n_0\,
      \q_reg[6]_0\ => \q[6]_i_1_n_0\,
      \q_reg[7]_0\ => \q[7]_i_1_n_0\,
      \q_reg[8]_0\ => \q_reg[8]\,
      \q_reg[9]_0\ => \q_reg[9]_0\,
      \q_reg[9]_1\ => \q[9]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_sigmoid_31 is
  port (
    \q_reg[7]\ : out STD_LOGIC;
    \q_reg[9]\ : out STD_LOGIC;
    dina : out STD_LOGIC_VECTOR ( 9 downto 0 );
    y2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sel : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[9]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_sigmoid_31 : entity is "sigmoid";
end design_1_axis_ann_0_0_sigmoid_31;

architecture STRUCTURE of design_1_axis_ann_0_0_sigmoid_31 is
  signal \q[0]_i_4_n_0\ : STD_LOGIC;
  signal \q[0]_i_5_n_0\ : STD_LOGIC;
  signal \q[0]_i_6_n_0\ : STD_LOGIC;
  signal \q[0]_i_7_n_0\ : STD_LOGIC;
  signal \q[1]_i_4_n_0\ : STD_LOGIC;
  signal \q[1]_i_5_n_0\ : STD_LOGIC;
  signal \q[1]_i_6_n_0\ : STD_LOGIC;
  signal \q[1]_i_7_n_0\ : STD_LOGIC;
  signal \q[2]_i_4_n_0\ : STD_LOGIC;
  signal \q[2]_i_5_n_0\ : STD_LOGIC;
  signal \q[2]_i_6_n_0\ : STD_LOGIC;
  signal \q[2]_i_7_n_0\ : STD_LOGIC;
  signal \q[3]_i_4_n_0\ : STD_LOGIC;
  signal \q[3]_i_5_n_0\ : STD_LOGIC;
  signal \q[3]_i_6_n_0\ : STD_LOGIC;
  signal \q[3]_i_7_n_0\ : STD_LOGIC;
  signal \q[4]_i_4_n_0\ : STD_LOGIC;
  signal \q[4]_i_5_n_0\ : STD_LOGIC;
  signal \q[4]_i_6_n_0\ : STD_LOGIC;
  signal \q[4]_i_7_n_0\ : STD_LOGIC;
  signal \q[4]_i_8_n_0\ : STD_LOGIC;
  signal \q[5]_i_1_n_0\ : STD_LOGIC;
  signal \q[5]_i_2_n_0\ : STD_LOGIC;
  signal \q[5]_i_3_n_0\ : STD_LOGIC;
  signal \q[6]_i_1_n_0\ : STD_LOGIC;
  signal \q[6]_i_2_n_0\ : STD_LOGIC;
  signal \q[6]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_1_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[8]_i_7_n_0\ : STD_LOGIC;
  signal \q[9]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[4]_i_8\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \q[8]_i_7\ : label is "soft_lutpair66";
begin
\q[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3ED1625B1A8B933C"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[0]_i_4_n_0\
    );
\q[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA99889AAB89CFEF"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[0]_i_5_n_0\
    );
\q[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE5E06E422A82AA8"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[0]_i_6_n_0\
    );
\q[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33625B92EA774838"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[0]_i_7_n_0\
    );
\q[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33B9C9750757E948"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(3),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[1]_i_4_n_0\
    );
\q[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCDDEFFEDDCEA998"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[1]_i_5_n_0\
    );
\q[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BC307CFC0800000"
    )
        port map (
      I0 => sel(0),
      I1 => sel(4),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(5),
      O => \q[1]_i_6_n_0\
    );
\q[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6845374A78150FF5"
    )
        port map (
      I0 => sel(4),
      I1 => sel(3),
      I2 => sel(5),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[1]_i_7_n_0\
    );
\q[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F251CA7359B59B5E"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[2]_i_4_n_0\
    );
\q[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB4F1B1D1"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[2]_i_5_n_0\
    );
\q[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FF150000000000"
    )
        port map (
      I0 => sel(2),
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(5),
      O => \q[2]_i_6_n_0\
    );
\q[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52651AC726535B00"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[2]_i_7_n_0\
    );
\q[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC8A7D9F5531517A"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[3]_i_4_n_0\
    );
\q[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAAAAABF"
    )
        port map (
      I0 => sel(5),
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(4),
      O => \q[3]_i_5_n_0\
    );
\q[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAA8000000000"
    )
        port map (
      I0 => sel(5),
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      I5 => sel(4),
      O => \q[3]_i_6_n_0\
    );
\q[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1750355A6417EC04"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[3]_i_7_n_0\
    );
\q[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"332B47ED218F45A0"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[4]_i_4_n_0\
    );
\q[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => sel(5),
      I1 => sel(1),
      I2 => sel(0),
      I3 => \q[4]_i_8_n_0\,
      I4 => sel(4),
      O => \q[4]_i_5_n_0\
    );
\q[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sel(5),
      I1 => sel(3),
      I2 => sel(2),
      I3 => sel(1),
      I4 => sel(4),
      O => \q[4]_i_6_n_0\
    );
\q[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9880C5D7CA9D8F3F"
    )
        port map (
      I0 => sel(4),
      I1 => sel(0),
      I2 => sel(5),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[4]_i_7_n_0\
    );
\q[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0F8F0E"
    )
        port map (
      I0 => y2(2),
      I1 => y2(5),
      I2 => y2(7),
      I3 => y2(6),
      I4 => y2(3),
      O => \q[4]_i_8_n_0\
    );
\q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[5]_i_2_n_0\,
      I1 => y2(5),
      I2 => y2(6),
      I3 => y2(7),
      I4 => \q[5]_i_3_n_0\,
      I5 => y2(4),
      O => \q[5]_i_1_n_0\
    );
\q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF5FA510F002AA9A"
    )
        port map (
      I0 => sel(4),
      I1 => sel(0),
      I2 => sel(5),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[5]_i_2_n_0\
    );
\q[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF6FC10AB61CD22"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[5]_i_3_n_0\
    );
\q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[6]_i_2_n_0\,
      I1 => y2(5),
      I2 => y2(6),
      I3 => y2(7),
      I4 => \q[6]_i_3_n_0\,
      I5 => y2(4),
      O => \q[6]_i_1_n_0\
    );
\q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98D8D8C9A8A8A8A0"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[6]_i_2_n_0\
    );
\q[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE9998AAAB88AA"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[6]_i_3_n_0\
    );
\q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[7]_i_2_n_0\,
      I1 => y2(5),
      I2 => y2(6),
      I3 => y2(7),
      I4 => \q[7]_i_3_n_0\,
      I5 => y2(4),
      O => \q[7]_i_1_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF55FF5400000000"
    )
        port map (
      I0 => sel(4),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44464442"
    )
        port map (
      I0 => sel(4),
      I1 => sel(3),
      I2 => sel(2),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[7]_i_3_n_0\
    );
\q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80CC00C800CC00C0"
    )
        port map (
      I0 => y2(1),
      I1 => \q[8]_i_7_n_0\,
      I2 => y2(5),
      I3 => y2(7),
      I4 => y2(6),
      I5 => y2(0),
      O => \q_reg[7]\
    );
\q[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF00FFE0FF00FE"
    )
        port map (
      I0 => y2(3),
      I1 => y2(2),
      I2 => y2(5),
      I3 => y2(7),
      I4 => y2(6),
      I5 => y2(1),
      O => \q_reg[9]\
    );
\q[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0E0F0C"
    )
        port map (
      I0 => y2(2),
      I1 => y2(5),
      I2 => y2(7),
      I3 => y2(6),
      I4 => y2(3),
      O => \q[8]_i_7_n_0\
    );
\q[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y2(7),
      O => \q[9]_i_1_n_0\
    );
\q_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[0]_i_2_n_0\,
      I1 => \q_reg[0]_i_3_n_0\,
      O => \q_reg[0]_i_1_n_0\,
      S => y2(7)
    );
\q_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[0]_i_4_n_0\,
      I1 => \q[0]_i_5_n_0\,
      O => \q_reg[0]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[0]_i_6_n_0\,
      I1 => \q[0]_i_7_n_0\,
      O => \q_reg[0]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[1]_i_2_n_0\,
      I1 => \q_reg[1]_i_3_n_0\,
      O => \q_reg[1]_i_1_n_0\,
      S => y2(7)
    );
\q_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[1]_i_4_n_0\,
      I1 => \q[1]_i_5_n_0\,
      O => \q_reg[1]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[1]_i_6_n_0\,
      I1 => \q[1]_i_7_n_0\,
      O => \q_reg[1]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[2]_i_2_n_0\,
      I1 => \q_reg[2]_i_3_n_0\,
      O => \q_reg[2]_i_1_n_0\,
      S => y2(7)
    );
\q_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[2]_i_4_n_0\,
      I1 => \q[2]_i_5_n_0\,
      O => \q_reg[2]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[2]_i_6_n_0\,
      I1 => \q[2]_i_7_n_0\,
      O => \q_reg[2]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[3]_i_2_n_0\,
      I1 => \q_reg[3]_i_3_n_0\,
      O => \q_reg[3]_i_1_n_0\,
      S => y2(7)
    );
\q_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[3]_i_4_n_0\,
      I1 => \q[3]_i_5_n_0\,
      O => \q_reg[3]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[3]_i_6_n_0\,
      I1 => \q[3]_i_7_n_0\,
      O => \q_reg[3]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[4]_i_2_n_0\,
      I1 => \q_reg[4]_i_3_n_0\,
      O => \q_reg[4]_i_1_n_0\,
      S => y2(7)
    );
\q_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[4]_i_4_n_0\,
      I1 => \q[4]_i_5_n_0\,
      O => \q_reg[4]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[4]_i_6_n_0\,
      I1 => \q[4]_i_7_n_0\,
      O => \q_reg[4]_i_3_n_0\,
      S => sel(6)
    );
reg_dout: entity work.\design_1_axis_ann_0_0_register__parameterized0_133\
     port map (
      aclk => aclk,
      dina(9 downto 0) => dina(9 downto 0),
      \q_reg[0]_0\ => \q_reg[0]_i_1_n_0\,
      \q_reg[1]_0\ => \q_reg[1]_i_1_n_0\,
      \q_reg[2]_0\ => \q_reg[2]_i_1_n_0\,
      \q_reg[3]_0\ => \q_reg[3]_i_1_n_0\,
      \q_reg[4]_0\ => \q_reg[4]_i_1_n_0\,
      \q_reg[5]_0\ => \q[5]_i_1_n_0\,
      \q_reg[6]_0\ => \q[6]_i_1_n_0\,
      \q_reg[7]_0\ => \q[7]_i_1_n_0\,
      \q_reg[8]_0\ => \q_reg[8]\,
      \q_reg[9]_0\ => \q_reg[9]_0\,
      \q_reg[9]_1\ => \q[9]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_sigmoid_32 is
  port (
    \q_reg[7]\ : out STD_LOGIC;
    \q_reg[9]\ : out STD_LOGIC;
    dina : out STD_LOGIC_VECTOR ( 9 downto 0 );
    y3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sel : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[9]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_sigmoid_32 : entity is "sigmoid";
end design_1_axis_ann_0_0_sigmoid_32;

architecture STRUCTURE of design_1_axis_ann_0_0_sigmoid_32 is
  signal \q[0]_i_4_n_0\ : STD_LOGIC;
  signal \q[0]_i_5_n_0\ : STD_LOGIC;
  signal \q[0]_i_6_n_0\ : STD_LOGIC;
  signal \q[0]_i_7_n_0\ : STD_LOGIC;
  signal \q[1]_i_4_n_0\ : STD_LOGIC;
  signal \q[1]_i_5_n_0\ : STD_LOGIC;
  signal \q[1]_i_6_n_0\ : STD_LOGIC;
  signal \q[1]_i_7_n_0\ : STD_LOGIC;
  signal \q[2]_i_4_n_0\ : STD_LOGIC;
  signal \q[2]_i_5_n_0\ : STD_LOGIC;
  signal \q[2]_i_6_n_0\ : STD_LOGIC;
  signal \q[2]_i_7_n_0\ : STD_LOGIC;
  signal \q[3]_i_4_n_0\ : STD_LOGIC;
  signal \q[3]_i_5_n_0\ : STD_LOGIC;
  signal \q[3]_i_6_n_0\ : STD_LOGIC;
  signal \q[3]_i_7_n_0\ : STD_LOGIC;
  signal \q[4]_i_4_n_0\ : STD_LOGIC;
  signal \q[4]_i_5_n_0\ : STD_LOGIC;
  signal \q[4]_i_6_n_0\ : STD_LOGIC;
  signal \q[4]_i_7_n_0\ : STD_LOGIC;
  signal \q[4]_i_8_n_0\ : STD_LOGIC;
  signal \q[5]_i_1_n_0\ : STD_LOGIC;
  signal \q[5]_i_2_n_0\ : STD_LOGIC;
  signal \q[5]_i_3_n_0\ : STD_LOGIC;
  signal \q[6]_i_1_n_0\ : STD_LOGIC;
  signal \q[6]_i_2_n_0\ : STD_LOGIC;
  signal \q[6]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_1_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[8]_i_7_n_0\ : STD_LOGIC;
  signal \q[9]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[4]_i_8\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \q[8]_i_7\ : label is "soft_lutpair67";
begin
\q[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3ED1625B1A8B933C"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[0]_i_4_n_0\
    );
\q[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA99889AAB89CFEF"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[0]_i_5_n_0\
    );
\q[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE5E06E422A82AA8"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[0]_i_6_n_0\
    );
\q[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33625B92EA774838"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[0]_i_7_n_0\
    );
\q[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33B9C9750757E948"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(3),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[1]_i_4_n_0\
    );
\q[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCDDEFFEDDCEA998"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[1]_i_5_n_0\
    );
\q[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BC307CFC0800000"
    )
        port map (
      I0 => sel(0),
      I1 => sel(4),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(5),
      O => \q[1]_i_6_n_0\
    );
\q[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6845374A78150FF5"
    )
        port map (
      I0 => sel(4),
      I1 => sel(3),
      I2 => sel(5),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[1]_i_7_n_0\
    );
\q[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F251CA7359B59B5E"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[2]_i_4_n_0\
    );
\q[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB4F1B1D1"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[2]_i_5_n_0\
    );
\q[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FF150000000000"
    )
        port map (
      I0 => sel(2),
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(5),
      O => \q[2]_i_6_n_0\
    );
\q[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52651AC726535B00"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[2]_i_7_n_0\
    );
\q[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC8A7D9F5531517A"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[3]_i_4_n_0\
    );
\q[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAAAAABF"
    )
        port map (
      I0 => sel(5),
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(4),
      O => \q[3]_i_5_n_0\
    );
\q[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAA8000000000"
    )
        port map (
      I0 => sel(5),
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      I5 => sel(4),
      O => \q[3]_i_6_n_0\
    );
\q[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1750355A6417EC04"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[3]_i_7_n_0\
    );
\q[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"332B47ED218F45A0"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[4]_i_4_n_0\
    );
\q[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => sel(5),
      I1 => sel(1),
      I2 => sel(0),
      I3 => \q[4]_i_8_n_0\,
      I4 => sel(4),
      O => \q[4]_i_5_n_0\
    );
\q[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sel(5),
      I1 => sel(3),
      I2 => sel(2),
      I3 => sel(1),
      I4 => sel(4),
      O => \q[4]_i_6_n_0\
    );
\q[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9880C5D7CA9D8F3F"
    )
        port map (
      I0 => sel(4),
      I1 => sel(0),
      I2 => sel(5),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[4]_i_7_n_0\
    );
\q[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0F8F0E"
    )
        port map (
      I0 => y3(2),
      I1 => y3(5),
      I2 => y3(7),
      I3 => y3(6),
      I4 => y3(3),
      O => \q[4]_i_8_n_0\
    );
\q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[5]_i_2_n_0\,
      I1 => y3(5),
      I2 => y3(6),
      I3 => y3(7),
      I4 => \q[5]_i_3_n_0\,
      I5 => y3(4),
      O => \q[5]_i_1_n_0\
    );
\q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF5FA510F002AA9A"
    )
        port map (
      I0 => sel(4),
      I1 => sel(0),
      I2 => sel(5),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[5]_i_2_n_0\
    );
\q[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF6FC10AB61CD22"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[5]_i_3_n_0\
    );
\q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[6]_i_2_n_0\,
      I1 => y3(5),
      I2 => y3(6),
      I3 => y3(7),
      I4 => \q[6]_i_3_n_0\,
      I5 => y3(4),
      O => \q[6]_i_1_n_0\
    );
\q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98D8D8C9A8A8A8A0"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[6]_i_2_n_0\
    );
\q[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE9998AAAB88AA"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[6]_i_3_n_0\
    );
\q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[7]_i_2_n_0\,
      I1 => y3(5),
      I2 => y3(6),
      I3 => y3(7),
      I4 => \q[7]_i_3_n_0\,
      I5 => y3(4),
      O => \q[7]_i_1_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF55FF5400000000"
    )
        port map (
      I0 => sel(4),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44464442"
    )
        port map (
      I0 => sel(4),
      I1 => sel(3),
      I2 => sel(2),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[7]_i_3_n_0\
    );
\q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80CC00C800CC00C0"
    )
        port map (
      I0 => y3(1),
      I1 => \q[8]_i_7_n_0\,
      I2 => y3(5),
      I3 => y3(7),
      I4 => y3(6),
      I5 => y3(0),
      O => \q_reg[7]\
    );
\q[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF00FFE0FF00FE"
    )
        port map (
      I0 => y3(3),
      I1 => y3(2),
      I2 => y3(5),
      I3 => y3(7),
      I4 => y3(6),
      I5 => y3(1),
      O => \q_reg[9]\
    );
\q[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0E0F0C"
    )
        port map (
      I0 => y3(2),
      I1 => y3(5),
      I2 => y3(7),
      I3 => y3(6),
      I4 => y3(3),
      O => \q[8]_i_7_n_0\
    );
\q[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y3(7),
      O => \q[9]_i_1_n_0\
    );
\q_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[0]_i_2_n_0\,
      I1 => \q_reg[0]_i_3_n_0\,
      O => \q_reg[0]_i_1_n_0\,
      S => y3(7)
    );
\q_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[0]_i_4_n_0\,
      I1 => \q[0]_i_5_n_0\,
      O => \q_reg[0]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[0]_i_6_n_0\,
      I1 => \q[0]_i_7_n_0\,
      O => \q_reg[0]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[1]_i_2_n_0\,
      I1 => \q_reg[1]_i_3_n_0\,
      O => \q_reg[1]_i_1_n_0\,
      S => y3(7)
    );
\q_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[1]_i_4_n_0\,
      I1 => \q[1]_i_5_n_0\,
      O => \q_reg[1]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[1]_i_6_n_0\,
      I1 => \q[1]_i_7_n_0\,
      O => \q_reg[1]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[2]_i_2_n_0\,
      I1 => \q_reg[2]_i_3_n_0\,
      O => \q_reg[2]_i_1_n_0\,
      S => y3(7)
    );
\q_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[2]_i_4_n_0\,
      I1 => \q[2]_i_5_n_0\,
      O => \q_reg[2]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[2]_i_6_n_0\,
      I1 => \q[2]_i_7_n_0\,
      O => \q_reg[2]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[3]_i_2_n_0\,
      I1 => \q_reg[3]_i_3_n_0\,
      O => \q_reg[3]_i_1_n_0\,
      S => y3(7)
    );
\q_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[3]_i_4_n_0\,
      I1 => \q[3]_i_5_n_0\,
      O => \q_reg[3]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[3]_i_6_n_0\,
      I1 => \q[3]_i_7_n_0\,
      O => \q_reg[3]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[4]_i_2_n_0\,
      I1 => \q_reg[4]_i_3_n_0\,
      O => \q_reg[4]_i_1_n_0\,
      S => y3(7)
    );
\q_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[4]_i_4_n_0\,
      I1 => \q[4]_i_5_n_0\,
      O => \q_reg[4]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[4]_i_6_n_0\,
      I1 => \q[4]_i_7_n_0\,
      O => \q_reg[4]_i_3_n_0\,
      S => sel(6)
    );
reg_dout: entity work.\design_1_axis_ann_0_0_register__parameterized0_132\
     port map (
      aclk => aclk,
      dina(9 downto 0) => dina(9 downto 0),
      \q_reg[0]_0\ => \q_reg[0]_i_1_n_0\,
      \q_reg[1]_0\ => \q_reg[1]_i_1_n_0\,
      \q_reg[2]_0\ => \q_reg[2]_i_1_n_0\,
      \q_reg[3]_0\ => \q_reg[3]_i_1_n_0\,
      \q_reg[4]_0\ => \q_reg[4]_i_1_n_0\,
      \q_reg[5]_0\ => \q[5]_i_1_n_0\,
      \q_reg[6]_0\ => \q[6]_i_1_n_0\,
      \q_reg[7]_0\ => \q[7]_i_1_n_0\,
      \q_reg[8]_0\ => \q_reg[8]\,
      \q_reg[9]_0\ => \q_reg[9]_0\,
      \q_reg[9]_1\ => \q[9]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_sigmoid_33 is
  port (
    \q_reg[7]\ : out STD_LOGIC;
    \q_reg[9]\ : out STD_LOGIC;
    dina : out STD_LOGIC_VECTOR ( 9 downto 0 );
    y4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sel : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[9]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_sigmoid_33 : entity is "sigmoid";
end design_1_axis_ann_0_0_sigmoid_33;

architecture STRUCTURE of design_1_axis_ann_0_0_sigmoid_33 is
  signal \q[0]_i_4_n_0\ : STD_LOGIC;
  signal \q[0]_i_5_n_0\ : STD_LOGIC;
  signal \q[0]_i_6_n_0\ : STD_LOGIC;
  signal \q[0]_i_7_n_0\ : STD_LOGIC;
  signal \q[1]_i_4_n_0\ : STD_LOGIC;
  signal \q[1]_i_5_n_0\ : STD_LOGIC;
  signal \q[1]_i_6_n_0\ : STD_LOGIC;
  signal \q[1]_i_7_n_0\ : STD_LOGIC;
  signal \q[2]_i_4_n_0\ : STD_LOGIC;
  signal \q[2]_i_5_n_0\ : STD_LOGIC;
  signal \q[2]_i_6_n_0\ : STD_LOGIC;
  signal \q[2]_i_7_n_0\ : STD_LOGIC;
  signal \q[3]_i_4_n_0\ : STD_LOGIC;
  signal \q[3]_i_5_n_0\ : STD_LOGIC;
  signal \q[3]_i_6_n_0\ : STD_LOGIC;
  signal \q[3]_i_7_n_0\ : STD_LOGIC;
  signal \q[4]_i_4_n_0\ : STD_LOGIC;
  signal \q[4]_i_5_n_0\ : STD_LOGIC;
  signal \q[4]_i_6_n_0\ : STD_LOGIC;
  signal \q[4]_i_7_n_0\ : STD_LOGIC;
  signal \q[4]_i_8_n_0\ : STD_LOGIC;
  signal \q[5]_i_1_n_0\ : STD_LOGIC;
  signal \q[5]_i_2_n_0\ : STD_LOGIC;
  signal \q[5]_i_3_n_0\ : STD_LOGIC;
  signal \q[6]_i_1_n_0\ : STD_LOGIC;
  signal \q[6]_i_2_n_0\ : STD_LOGIC;
  signal \q[6]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_1_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[8]_i_7_n_0\ : STD_LOGIC;
  signal \q[9]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[4]_i_8\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \q[8]_i_7\ : label is "soft_lutpair68";
begin
\q[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3ED1625B1A8B933C"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[0]_i_4_n_0\
    );
\q[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA99889AAB89CFEF"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[0]_i_5_n_0\
    );
\q[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE5E06E422A82AA8"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[0]_i_6_n_0\
    );
\q[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33625B92EA774838"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[0]_i_7_n_0\
    );
\q[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33B9C9750757E948"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(3),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[1]_i_4_n_0\
    );
\q[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCDDEFFEDDCEA998"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[1]_i_5_n_0\
    );
\q[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BC307CFC0800000"
    )
        port map (
      I0 => sel(0),
      I1 => sel(4),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(5),
      O => \q[1]_i_6_n_0\
    );
\q[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6845374A78150FF5"
    )
        port map (
      I0 => sel(4),
      I1 => sel(3),
      I2 => sel(5),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[1]_i_7_n_0\
    );
\q[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F251CA7359B59B5E"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[2]_i_4_n_0\
    );
\q[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB4F1B1D1"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[2]_i_5_n_0\
    );
\q[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FF150000000000"
    )
        port map (
      I0 => sel(2),
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(5),
      O => \q[2]_i_6_n_0\
    );
\q[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52651AC726535B00"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[2]_i_7_n_0\
    );
\q[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC8A7D9F5531517A"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[3]_i_4_n_0\
    );
\q[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAAAAABF"
    )
        port map (
      I0 => sel(5),
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(4),
      O => \q[3]_i_5_n_0\
    );
\q[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAA8000000000"
    )
        port map (
      I0 => sel(5),
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      I5 => sel(4),
      O => \q[3]_i_6_n_0\
    );
\q[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1750355A6417EC04"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[3]_i_7_n_0\
    );
\q[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"332B47ED218F45A0"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[4]_i_4_n_0\
    );
\q[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => sel(5),
      I1 => sel(1),
      I2 => sel(0),
      I3 => \q[4]_i_8_n_0\,
      I4 => sel(4),
      O => \q[4]_i_5_n_0\
    );
\q[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sel(5),
      I1 => sel(3),
      I2 => sel(2),
      I3 => sel(1),
      I4 => sel(4),
      O => \q[4]_i_6_n_0\
    );
\q[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9880C5D7CA9D8F3F"
    )
        port map (
      I0 => sel(4),
      I1 => sel(0),
      I2 => sel(5),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[4]_i_7_n_0\
    );
\q[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0F8F0E"
    )
        port map (
      I0 => y4(2),
      I1 => y4(5),
      I2 => y4(7),
      I3 => y4(6),
      I4 => y4(3),
      O => \q[4]_i_8_n_0\
    );
\q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[5]_i_2_n_0\,
      I1 => y4(5),
      I2 => y4(6),
      I3 => y4(7),
      I4 => \q[5]_i_3_n_0\,
      I5 => y4(4),
      O => \q[5]_i_1_n_0\
    );
\q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF5FA510F002AA9A"
    )
        port map (
      I0 => sel(4),
      I1 => sel(0),
      I2 => sel(5),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[5]_i_2_n_0\
    );
\q[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF6FC10AB61CD22"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[5]_i_3_n_0\
    );
\q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[6]_i_2_n_0\,
      I1 => y4(5),
      I2 => y4(6),
      I3 => y4(7),
      I4 => \q[6]_i_3_n_0\,
      I5 => y4(4),
      O => \q[6]_i_1_n_0\
    );
\q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98D8D8C9A8A8A8A0"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[6]_i_2_n_0\
    );
\q[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE9998AAAB88AA"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[6]_i_3_n_0\
    );
\q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[7]_i_2_n_0\,
      I1 => y4(5),
      I2 => y4(6),
      I3 => y4(7),
      I4 => \q[7]_i_3_n_0\,
      I5 => y4(4),
      O => \q[7]_i_1_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF55FF5400000000"
    )
        port map (
      I0 => sel(4),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44464442"
    )
        port map (
      I0 => sel(4),
      I1 => sel(3),
      I2 => sel(2),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[7]_i_3_n_0\
    );
\q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80CC00C800CC00C0"
    )
        port map (
      I0 => y4(1),
      I1 => \q[8]_i_7_n_0\,
      I2 => y4(5),
      I3 => y4(7),
      I4 => y4(6),
      I5 => y4(0),
      O => \q_reg[7]\
    );
\q[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF00FFE0FF00FE"
    )
        port map (
      I0 => y4(3),
      I1 => y4(2),
      I2 => y4(5),
      I3 => y4(7),
      I4 => y4(6),
      I5 => y4(1),
      O => \q_reg[9]\
    );
\q[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0E0F0C"
    )
        port map (
      I0 => y4(2),
      I1 => y4(5),
      I2 => y4(7),
      I3 => y4(6),
      I4 => y4(3),
      O => \q[8]_i_7_n_0\
    );
\q[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y4(7),
      O => \q[9]_i_1_n_0\
    );
\q_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[0]_i_2_n_0\,
      I1 => \q_reg[0]_i_3_n_0\,
      O => \q_reg[0]_i_1_n_0\,
      S => y4(7)
    );
\q_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[0]_i_4_n_0\,
      I1 => \q[0]_i_5_n_0\,
      O => \q_reg[0]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[0]_i_6_n_0\,
      I1 => \q[0]_i_7_n_0\,
      O => \q_reg[0]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[1]_i_2_n_0\,
      I1 => \q_reg[1]_i_3_n_0\,
      O => \q_reg[1]_i_1_n_0\,
      S => y4(7)
    );
\q_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[1]_i_4_n_0\,
      I1 => \q[1]_i_5_n_0\,
      O => \q_reg[1]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[1]_i_6_n_0\,
      I1 => \q[1]_i_7_n_0\,
      O => \q_reg[1]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[2]_i_2_n_0\,
      I1 => \q_reg[2]_i_3_n_0\,
      O => \q_reg[2]_i_1_n_0\,
      S => y4(7)
    );
\q_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[2]_i_4_n_0\,
      I1 => \q[2]_i_5_n_0\,
      O => \q_reg[2]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[2]_i_6_n_0\,
      I1 => \q[2]_i_7_n_0\,
      O => \q_reg[2]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[3]_i_2_n_0\,
      I1 => \q_reg[3]_i_3_n_0\,
      O => \q_reg[3]_i_1_n_0\,
      S => y4(7)
    );
\q_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[3]_i_4_n_0\,
      I1 => \q[3]_i_5_n_0\,
      O => \q_reg[3]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[3]_i_6_n_0\,
      I1 => \q[3]_i_7_n_0\,
      O => \q_reg[3]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[4]_i_2_n_0\,
      I1 => \q_reg[4]_i_3_n_0\,
      O => \q_reg[4]_i_1_n_0\,
      S => y4(7)
    );
\q_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[4]_i_4_n_0\,
      I1 => \q[4]_i_5_n_0\,
      O => \q_reg[4]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[4]_i_6_n_0\,
      I1 => \q[4]_i_7_n_0\,
      O => \q_reg[4]_i_3_n_0\,
      S => sel(6)
    );
reg_dout: entity work.\design_1_axis_ann_0_0_register__parameterized0_131\
     port map (
      aclk => aclk,
      dina(9 downto 0) => dina(9 downto 0),
      \q_reg[0]_0\ => \q_reg[0]_i_1_n_0\,
      \q_reg[1]_0\ => \q_reg[1]_i_1_n_0\,
      \q_reg[2]_0\ => \q_reg[2]_i_1_n_0\,
      \q_reg[3]_0\ => \q_reg[3]_i_1_n_0\,
      \q_reg[4]_0\ => \q_reg[4]_i_1_n_0\,
      \q_reg[5]_0\ => \q[5]_i_1_n_0\,
      \q_reg[6]_0\ => \q[6]_i_1_n_0\,
      \q_reg[7]_0\ => \q[7]_i_1_n_0\,
      \q_reg[8]_0\ => \q_reg[8]\,
      \q_reg[9]_0\ => \q_reg[9]_0\,
      \q_reg[9]_1\ => \q[9]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_sigmoid_34 is
  port (
    \q_reg[7]\ : out STD_LOGIC;
    \q_reg[9]\ : out STD_LOGIC;
    dina : out STD_LOGIC_VECTOR ( 9 downto 0 );
    y5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sel : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[9]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \q_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_sigmoid_34 : entity is "sigmoid";
end design_1_axis_ann_0_0_sigmoid_34;

architecture STRUCTURE of design_1_axis_ann_0_0_sigmoid_34 is
  signal \q[0]_i_4_n_0\ : STD_LOGIC;
  signal \q[0]_i_5_n_0\ : STD_LOGIC;
  signal \q[0]_i_6_n_0\ : STD_LOGIC;
  signal \q[0]_i_7_n_0\ : STD_LOGIC;
  signal \q[1]_i_4_n_0\ : STD_LOGIC;
  signal \q[1]_i_5_n_0\ : STD_LOGIC;
  signal \q[1]_i_6_n_0\ : STD_LOGIC;
  signal \q[1]_i_7_n_0\ : STD_LOGIC;
  signal \q[2]_i_4_n_0\ : STD_LOGIC;
  signal \q[2]_i_5_n_0\ : STD_LOGIC;
  signal \q[2]_i_6_n_0\ : STD_LOGIC;
  signal \q[2]_i_7_n_0\ : STD_LOGIC;
  signal \q[3]_i_4_n_0\ : STD_LOGIC;
  signal \q[3]_i_5_n_0\ : STD_LOGIC;
  signal \q[3]_i_6_n_0\ : STD_LOGIC;
  signal \q[3]_i_7_n_0\ : STD_LOGIC;
  signal \q[4]_i_4_n_0\ : STD_LOGIC;
  signal \q[4]_i_5_n_0\ : STD_LOGIC;
  signal \q[4]_i_6_n_0\ : STD_LOGIC;
  signal \q[4]_i_7_n_0\ : STD_LOGIC;
  signal \q[4]_i_8_n_0\ : STD_LOGIC;
  signal \q[5]_i_1_n_0\ : STD_LOGIC;
  signal \q[5]_i_2_n_0\ : STD_LOGIC;
  signal \q[5]_i_3_n_0\ : STD_LOGIC;
  signal \q[6]_i_1_n_0\ : STD_LOGIC;
  signal \q[6]_i_2_n_0\ : STD_LOGIC;
  signal \q[6]_i_3_n_0\ : STD_LOGIC;
  signal \q[7]_i_1_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \q[8]_i_7_n_0\ : STD_LOGIC;
  signal \q[9]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_reg[4]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[4]_i_8\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \q[8]_i_7\ : label is "soft_lutpair69";
begin
\q[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3ED1625B1A8B933C"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[0]_i_4_n_0\
    );
\q[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA99889AAB89CFEF"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[0]_i_5_n_0\
    );
\q[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE5E06E422A82AA8"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[0]_i_6_n_0\
    );
\q[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33625B92EA774838"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[0]_i_7_n_0\
    );
\q[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33B9C9750757E948"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(3),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[1]_i_4_n_0\
    );
\q[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCDDEFFEDDCEA998"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[1]_i_5_n_0\
    );
\q[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BC307CFC0800000"
    )
        port map (
      I0 => sel(0),
      I1 => sel(4),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(5),
      O => \q[1]_i_6_n_0\
    );
\q[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6845374A78150FF5"
    )
        port map (
      I0 => sel(4),
      I1 => sel(3),
      I2 => sel(5),
      I3 => sel(0),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[1]_i_7_n_0\
    );
\q[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F251CA7359B59B5E"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[2]_i_4_n_0\
    );
\q[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB4F1B1D1"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[2]_i_5_n_0\
    );
\q[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FF150000000000"
    )
        port map (
      I0 => sel(2),
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(4),
      I4 => sel(3),
      I5 => sel(5),
      O => \q[2]_i_6_n_0\
    );
\q[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52651AC726535B00"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[2]_i_7_n_0\
    );
\q[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC8A7D9F5531517A"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[3]_i_4_n_0\
    );
\q[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAAAAABF"
    )
        port map (
      I0 => sel(5),
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(4),
      O => \q[3]_i_5_n_0\
    );
\q[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAA8000000000"
    )
        port map (
      I0 => sel(5),
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      I5 => sel(4),
      O => \q[3]_i_6_n_0\
    );
\q[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1750355A6417EC04"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[3]_i_7_n_0\
    );
\q[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"332B47ED218F45A0"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[4]_i_4_n_0\
    );
\q[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => sel(5),
      I1 => sel(1),
      I2 => sel(0),
      I3 => \q[4]_i_8_n_0\,
      I4 => sel(4),
      O => \q[4]_i_5_n_0\
    );
\q[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sel(5),
      I1 => sel(3),
      I2 => sel(2),
      I3 => sel(1),
      I4 => sel(4),
      O => \q[4]_i_6_n_0\
    );
\q[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9880C5D7CA9D8F3F"
    )
        port map (
      I0 => sel(4),
      I1 => sel(0),
      I2 => sel(5),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[4]_i_7_n_0\
    );
\q[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0F8F0E"
    )
        port map (
      I0 => y5(2),
      I1 => y5(5),
      I2 => y5(7),
      I3 => y5(6),
      I4 => y5(3),
      O => \q[4]_i_8_n_0\
    );
\q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[5]_i_2_n_0\,
      I1 => y5(5),
      I2 => y5(6),
      I3 => y5(7),
      I4 => \q[5]_i_3_n_0\,
      I5 => y5(4),
      O => \q[5]_i_1_n_0\
    );
\q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF5FA510F002AA9A"
    )
        port map (
      I0 => sel(4),
      I1 => sel(0),
      I2 => sel(5),
      I3 => sel(1),
      I4 => sel(2),
      I5 => sel(3),
      O => \q[5]_i_2_n_0\
    );
\q[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF6FC10AB61CD22"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      I5 => sel(1),
      O => \q[5]_i_3_n_0\
    );
\q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[6]_i_2_n_0\,
      I1 => y5(5),
      I2 => y5(6),
      I3 => y5(7),
      I4 => \q[6]_i_3_n_0\,
      I5 => y5(4),
      O => \q[6]_i_1_n_0\
    );
\q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98D8D8C9A8A8A8A0"
    )
        port map (
      I0 => sel(4),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[6]_i_2_n_0\
    );
\q[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE9998AAAB88AA"
    )
        port map (
      I0 => sel(4),
      I1 => sel(5),
      I2 => sel(0),
      I3 => sel(1),
      I4 => sel(3),
      I5 => sel(2),
      O => \q[6]_i_3_n_0\
    );
\q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF00FC"
    )
        port map (
      I0 => \q[7]_i_2_n_0\,
      I1 => y5(5),
      I2 => y5(6),
      I3 => y5(7),
      I4 => \q[7]_i_3_n_0\,
      I5 => y5(4),
      O => \q[7]_i_1_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF55FF5400000000"
    )
        port map (
      I0 => sel(4),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[7]_i_2_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44464442"
    )
        port map (
      I0 => sel(4),
      I1 => sel(3),
      I2 => sel(2),
      I3 => sel(1),
      I4 => sel(0),
      I5 => sel(5),
      O => \q[7]_i_3_n_0\
    );
\q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80CC00C800CC00C0"
    )
        port map (
      I0 => y5(1),
      I1 => \q[8]_i_7_n_0\,
      I2 => y5(5),
      I3 => y5(7),
      I4 => y5(6),
      I5 => y5(0),
      O => \q_reg[7]\
    );
\q[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF00FFE0FF00FE"
    )
        port map (
      I0 => y5(3),
      I1 => y5(2),
      I2 => y5(5),
      I3 => y5(7),
      I4 => y5(6),
      I5 => y5(1),
      O => \q_reg[9]\
    );
\q[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0E0F0C"
    )
        port map (
      I0 => y5(2),
      I1 => y5(5),
      I2 => y5(7),
      I3 => y5(6),
      I4 => y5(3),
      O => \q[8]_i_7_n_0\
    );
\q[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y5(7),
      O => \q[9]_i_1_n_0\
    );
\q_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[0]_i_2_n_0\,
      I1 => \q_reg[0]_i_3_n_0\,
      O => \q_reg[0]_i_1_n_0\,
      S => y5(7)
    );
\q_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[0]_i_4_n_0\,
      I1 => \q[0]_i_5_n_0\,
      O => \q_reg[0]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[0]_i_6_n_0\,
      I1 => \q[0]_i_7_n_0\,
      O => \q_reg[0]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[1]_i_2_n_0\,
      I1 => \q_reg[1]_i_3_n_0\,
      O => \q_reg[1]_i_1_n_0\,
      S => y5(7)
    );
\q_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[1]_i_4_n_0\,
      I1 => \q[1]_i_5_n_0\,
      O => \q_reg[1]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[1]_i_6_n_0\,
      I1 => \q[1]_i_7_n_0\,
      O => \q_reg[1]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[2]_i_2_n_0\,
      I1 => \q_reg[2]_i_3_n_0\,
      O => \q_reg[2]_i_1_n_0\,
      S => y5(7)
    );
\q_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[2]_i_4_n_0\,
      I1 => \q[2]_i_5_n_0\,
      O => \q_reg[2]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[2]_i_6_n_0\,
      I1 => \q[2]_i_7_n_0\,
      O => \q_reg[2]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[3]_i_2_n_0\,
      I1 => \q_reg[3]_i_3_n_0\,
      O => \q_reg[3]_i_1_n_0\,
      S => y5(7)
    );
\q_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[3]_i_4_n_0\,
      I1 => \q[3]_i_5_n_0\,
      O => \q_reg[3]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[3]_i_6_n_0\,
      I1 => \q[3]_i_7_n_0\,
      O => \q_reg[3]_i_3_n_0\,
      S => sel(6)
    );
\q_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q_reg[4]_i_2_n_0\,
      I1 => \q_reg[4]_i_3_n_0\,
      O => \q_reg[4]_i_1_n_0\,
      S => y5(7)
    );
\q_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[4]_i_4_n_0\,
      I1 => \q[4]_i_5_n_0\,
      O => \q_reg[4]_i_2_n_0\,
      S => sel(6)
    );
\q_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q[4]_i_6_n_0\,
      I1 => \q[4]_i_7_n_0\,
      O => \q_reg[4]_i_3_n_0\,
      S => sel(6)
    );
reg_dout: entity work.\design_1_axis_ann_0_0_register__parameterized0_130\
     port map (
      aclk => aclk,
      dina(9 downto 0) => dina(9 downto 0),
      \q_reg[0]_0\ => \q_reg[0]_i_1_n_0\,
      \q_reg[1]_0\ => \q_reg[1]_i_1_n_0\,
      \q_reg[2]_0\ => \q_reg[2]_i_1_n_0\,
      \q_reg[3]_0\ => \q_reg[3]_i_1_n_0\,
      \q_reg[4]_0\ => \q_reg[4]_i_1_n_0\,
      \q_reg[5]_0\ => \q[5]_i_1_n_0\,
      \q_reg[6]_0\ => \q[6]_i_1_n_0\,
      \q_reg[7]_0\ => \q[7]_i_1_n_0\,
      \q_reg[8]_0\ => \q_reg[8]\,
      \q_reg[9]_0\ => \q_reg[9]_0\,
      \q_reg[9]_1\ => \q[9]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_systolic is
  port (
    aresetn_0 : out STD_LOGIC;
    q_reg_r : out STD_LOGIC;
    \q_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_reg[15]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_reg[15]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cnt_main_reg_reg[5]\ : out STD_LOGIC;
    \cnt_main_reg_reg[5]_0\ : out STD_LOGIC;
    \cnt_main_reg_reg[5]_1\ : out STD_LOGIC;
    \cnt_main_reg_reg[5]_2\ : out STD_LOGIC;
    \q_reg[15]_3\ : out STD_LOGIC;
    sel : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[15]_4\ : out STD_LOGIC;
    sel_0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[15]_5\ : out STD_LOGIC;
    sel_1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[15]_6\ : out STD_LOGIC;
    sel_2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[15]_7\ : out STD_LOGIC;
    \q_reg[15]_8\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sel_3 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[15]_9\ : out STD_LOGIC;
    \q_reg[15]_10\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sel_4 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \cnt_main_reg_reg[0]\ : out STD_LOGIC;
    \cnt_main_reg_reg[0]_0\ : out STD_LOGIC;
    b50_sel : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 35 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q_reg[8]\ : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \q_reg[8]_1\ : in STD_LOGIC;
    \q_reg[8]_2\ : in STD_LOGIC;
    \q_reg[8]_3\ : in STD_LOGIC;
    \q_reg[8]_4\ : in STD_LOGIC;
    \q_reg[8]_5\ : in STD_LOGIC;
    \q_reg[8]_6\ : in STD_LOGIC;
    \q_reg[8]_7\ : in STD_LOGIC;
    \q_reg[8]_8\ : in STD_LOGIC;
    \q_reg[8]_9\ : in STD_LOGIC;
    \q_reg[8]_10\ : in STD_LOGIC;
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\ : in STD_LOGIC_VECTOR ( 95 downto 0 );
    b50 : in STD_LOGIC_VECTOR ( 0 to 0 );
    b40 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    b30 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b20 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b10 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b00 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b51 : in STD_LOGIC_VECTOR ( 0 to 0 );
    b41 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    b31 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b21 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b11 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b01 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b52 : in STD_LOGIC_VECTOR ( 0 to 0 );
    b42 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    b32 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b22 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b12 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b02 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b53 : in STD_LOGIC_VECTOR ( 0 to 0 );
    b43 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    b33 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b23 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b13 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b03 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b54 : in STD_LOGIC_VECTOR ( 0 to 0 );
    b44 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    b34 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b24 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b14 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b04 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b55 : in STD_LOGIC_VECTOR ( 0 to 0 );
    b45 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    b35 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b25 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b15 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b05 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_systolic : entity is "systolic";
end design_1_axis_ann_0_0_systolic;

architecture STRUCTURE of design_1_axis_ann_0_0_systolic is
  signal a0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal a0_sel : STD_LOGIC;
  signal a1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^aresetn_0\ : STD_LOGIC;
  signal \^cnt_main_reg_reg[5]\ : STD_LOGIC;
  signal \^cnt_main_reg_reg[5]_0\ : STD_LOGIC;
  signal \^cnt_main_reg_reg[5]_1\ : STD_LOGIC;
  signal \^cnt_main_reg_reg[5]_2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pe01_n_0 : STD_LOGIC;
  signal pe01_n_1 : STD_LOGIC;
  signal pe01_n_10 : STD_LOGIC;
  signal pe01_n_11 : STD_LOGIC;
  signal pe01_n_12 : STD_LOGIC;
  signal pe01_n_13 : STD_LOGIC;
  signal pe01_n_14 : STD_LOGIC;
  signal pe01_n_15 : STD_LOGIC;
  signal pe01_n_2 : STD_LOGIC;
  signal pe01_n_3 : STD_LOGIC;
  signal pe01_n_4 : STD_LOGIC;
  signal pe01_n_5 : STD_LOGIC;
  signal pe01_n_6 : STD_LOGIC;
  signal pe01_n_7 : STD_LOGIC;
  signal pe01_n_8 : STD_LOGIC;
  signal pe01_n_9 : STD_LOGIC;
  signal pe02_n_0 : STD_LOGIC;
  signal pe02_n_1 : STD_LOGIC;
  signal pe02_n_10 : STD_LOGIC;
  signal pe02_n_11 : STD_LOGIC;
  signal pe02_n_12 : STD_LOGIC;
  signal pe02_n_13 : STD_LOGIC;
  signal pe02_n_14 : STD_LOGIC;
  signal pe02_n_15 : STD_LOGIC;
  signal pe02_n_16 : STD_LOGIC;
  signal pe02_n_17 : STD_LOGIC;
  signal pe02_n_18 : STD_LOGIC;
  signal pe02_n_19 : STD_LOGIC;
  signal pe02_n_2 : STD_LOGIC;
  signal pe02_n_20 : STD_LOGIC;
  signal pe02_n_21 : STD_LOGIC;
  signal pe02_n_22 : STD_LOGIC;
  signal pe02_n_23 : STD_LOGIC;
  signal pe02_n_24 : STD_LOGIC;
  signal pe02_n_25 : STD_LOGIC;
  signal pe02_n_26 : STD_LOGIC;
  signal pe02_n_27 : STD_LOGIC;
  signal pe02_n_28 : STD_LOGIC;
  signal pe02_n_29 : STD_LOGIC;
  signal pe02_n_3 : STD_LOGIC;
  signal pe02_n_30 : STD_LOGIC;
  signal pe02_n_31 : STD_LOGIC;
  signal pe02_n_32 : STD_LOGIC;
  signal pe02_n_33 : STD_LOGIC;
  signal pe02_n_34 : STD_LOGIC;
  signal pe02_n_35 : STD_LOGIC;
  signal pe02_n_36 : STD_LOGIC;
  signal pe02_n_37 : STD_LOGIC;
  signal pe02_n_38 : STD_LOGIC;
  signal pe02_n_39 : STD_LOGIC;
  signal pe02_n_4 : STD_LOGIC;
  signal pe02_n_40 : STD_LOGIC;
  signal pe02_n_41 : STD_LOGIC;
  signal pe02_n_42 : STD_LOGIC;
  signal pe02_n_43 : STD_LOGIC;
  signal pe02_n_44 : STD_LOGIC;
  signal pe02_n_45 : STD_LOGIC;
  signal pe02_n_5 : STD_LOGIC;
  signal pe02_n_6 : STD_LOGIC;
  signal pe02_n_7 : STD_LOGIC;
  signal pe02_n_8 : STD_LOGIC;
  signal pe02_n_9 : STD_LOGIC;
  signal pe03_n_0 : STD_LOGIC;
  signal pe03_n_1 : STD_LOGIC;
  signal pe03_n_10 : STD_LOGIC;
  signal pe03_n_11 : STD_LOGIC;
  signal pe03_n_12 : STD_LOGIC;
  signal pe03_n_13 : STD_LOGIC;
  signal pe03_n_14 : STD_LOGIC;
  signal pe03_n_15 : STD_LOGIC;
  signal pe03_n_16 : STD_LOGIC;
  signal pe03_n_17 : STD_LOGIC;
  signal pe03_n_18 : STD_LOGIC;
  signal pe03_n_19 : STD_LOGIC;
  signal pe03_n_2 : STD_LOGIC;
  signal pe03_n_20 : STD_LOGIC;
  signal pe03_n_21 : STD_LOGIC;
  signal pe03_n_22 : STD_LOGIC;
  signal pe03_n_23 : STD_LOGIC;
  signal pe03_n_24 : STD_LOGIC;
  signal pe03_n_25 : STD_LOGIC;
  signal pe03_n_26 : STD_LOGIC;
  signal pe03_n_27 : STD_LOGIC;
  signal pe03_n_28 : STD_LOGIC;
  signal pe03_n_29 : STD_LOGIC;
  signal pe03_n_3 : STD_LOGIC;
  signal pe03_n_30 : STD_LOGIC;
  signal pe03_n_31 : STD_LOGIC;
  signal pe03_n_32 : STD_LOGIC;
  signal pe03_n_33 : STD_LOGIC;
  signal pe03_n_34 : STD_LOGIC;
  signal pe03_n_35 : STD_LOGIC;
  signal pe03_n_36 : STD_LOGIC;
  signal pe03_n_37 : STD_LOGIC;
  signal pe03_n_38 : STD_LOGIC;
  signal pe03_n_39 : STD_LOGIC;
  signal pe03_n_4 : STD_LOGIC;
  signal pe03_n_40 : STD_LOGIC;
  signal pe03_n_41 : STD_LOGIC;
  signal pe03_n_42 : STD_LOGIC;
  signal pe03_n_43 : STD_LOGIC;
  signal pe03_n_44 : STD_LOGIC;
  signal pe03_n_45 : STD_LOGIC;
  signal pe03_n_5 : STD_LOGIC;
  signal pe03_n_6 : STD_LOGIC;
  signal pe03_n_7 : STD_LOGIC;
  signal pe03_n_8 : STD_LOGIC;
  signal pe03_n_9 : STD_LOGIC;
  signal pe04_n_0 : STD_LOGIC;
  signal pe04_n_1 : STD_LOGIC;
  signal pe04_n_10 : STD_LOGIC;
  signal pe04_n_11 : STD_LOGIC;
  signal pe04_n_12 : STD_LOGIC;
  signal pe04_n_13 : STD_LOGIC;
  signal pe04_n_14 : STD_LOGIC;
  signal pe04_n_15 : STD_LOGIC;
  signal pe04_n_16 : STD_LOGIC;
  signal pe04_n_17 : STD_LOGIC;
  signal pe04_n_18 : STD_LOGIC;
  signal pe04_n_19 : STD_LOGIC;
  signal pe04_n_2 : STD_LOGIC;
  signal pe04_n_20 : STD_LOGIC;
  signal pe04_n_21 : STD_LOGIC;
  signal pe04_n_22 : STD_LOGIC;
  signal pe04_n_23 : STD_LOGIC;
  signal pe04_n_24 : STD_LOGIC;
  signal pe04_n_25 : STD_LOGIC;
  signal pe04_n_26 : STD_LOGIC;
  signal pe04_n_27 : STD_LOGIC;
  signal pe04_n_28 : STD_LOGIC;
  signal pe04_n_29 : STD_LOGIC;
  signal pe04_n_3 : STD_LOGIC;
  signal pe04_n_30 : STD_LOGIC;
  signal pe04_n_31 : STD_LOGIC;
  signal pe04_n_32 : STD_LOGIC;
  signal pe04_n_33 : STD_LOGIC;
  signal pe04_n_34 : STD_LOGIC;
  signal pe04_n_35 : STD_LOGIC;
  signal pe04_n_36 : STD_LOGIC;
  signal pe04_n_37 : STD_LOGIC;
  signal pe04_n_38 : STD_LOGIC;
  signal pe04_n_39 : STD_LOGIC;
  signal pe04_n_4 : STD_LOGIC;
  signal pe04_n_40 : STD_LOGIC;
  signal pe04_n_41 : STD_LOGIC;
  signal pe04_n_42 : STD_LOGIC;
  signal pe04_n_43 : STD_LOGIC;
  signal pe04_n_44 : STD_LOGIC;
  signal pe04_n_45 : STD_LOGIC;
  signal pe04_n_5 : STD_LOGIC;
  signal pe04_n_6 : STD_LOGIC;
  signal pe04_n_7 : STD_LOGIC;
  signal pe04_n_8 : STD_LOGIC;
  signal pe04_n_9 : STD_LOGIC;
  signal pe05_n_0 : STD_LOGIC;
  signal pe05_n_1 : STD_LOGIC;
  signal pe05_n_10 : STD_LOGIC;
  signal pe05_n_11 : STD_LOGIC;
  signal pe05_n_12 : STD_LOGIC;
  signal pe05_n_13 : STD_LOGIC;
  signal pe05_n_14 : STD_LOGIC;
  signal pe05_n_15 : STD_LOGIC;
  signal pe05_n_16 : STD_LOGIC;
  signal pe05_n_2 : STD_LOGIC;
  signal pe05_n_3 : STD_LOGIC;
  signal pe05_n_4 : STD_LOGIC;
  signal pe05_n_5 : STD_LOGIC;
  signal pe05_n_6 : STD_LOGIC;
  signal pe05_n_7 : STD_LOGIC;
  signal pe05_n_8 : STD_LOGIC;
  signal pe05_n_9 : STD_LOGIC;
  signal pe10_n_16 : STD_LOGIC;
  signal pe10_n_17 : STD_LOGIC;
  signal pe10_n_18 : STD_LOGIC;
  signal pe10_n_19 : STD_LOGIC;
  signal pe10_n_20 : STD_LOGIC;
  signal pe10_n_21 : STD_LOGIC;
  signal pe10_n_22 : STD_LOGIC;
  signal pe10_n_23 : STD_LOGIC;
  signal pe10_n_24 : STD_LOGIC;
  signal pe10_n_25 : STD_LOGIC;
  signal pe10_n_26 : STD_LOGIC;
  signal pe10_n_27 : STD_LOGIC;
  signal pe10_n_28 : STD_LOGIC;
  signal pe10_n_29 : STD_LOGIC;
  signal pe10_n_30 : STD_LOGIC;
  signal pe10_n_31 : STD_LOGIC;
  signal pe11_n_0 : STD_LOGIC;
  signal pe11_n_1 : STD_LOGIC;
  signal pe11_n_10 : STD_LOGIC;
  signal pe11_n_11 : STD_LOGIC;
  signal pe11_n_12 : STD_LOGIC;
  signal pe11_n_13 : STD_LOGIC;
  signal pe11_n_14 : STD_LOGIC;
  signal pe11_n_15 : STD_LOGIC;
  signal pe11_n_16 : STD_LOGIC;
  signal pe11_n_17 : STD_LOGIC;
  signal pe11_n_18 : STD_LOGIC;
  signal pe11_n_19 : STD_LOGIC;
  signal pe11_n_2 : STD_LOGIC;
  signal pe11_n_20 : STD_LOGIC;
  signal pe11_n_21 : STD_LOGIC;
  signal pe11_n_22 : STD_LOGIC;
  signal pe11_n_23 : STD_LOGIC;
  signal pe11_n_24 : STD_LOGIC;
  signal pe11_n_25 : STD_LOGIC;
  signal pe11_n_26 : STD_LOGIC;
  signal pe11_n_27 : STD_LOGIC;
  signal pe11_n_28 : STD_LOGIC;
  signal pe11_n_29 : STD_LOGIC;
  signal pe11_n_3 : STD_LOGIC;
  signal pe11_n_30 : STD_LOGIC;
  signal pe11_n_31 : STD_LOGIC;
  signal pe11_n_32 : STD_LOGIC;
  signal pe11_n_33 : STD_LOGIC;
  signal pe11_n_34 : STD_LOGIC;
  signal pe11_n_35 : STD_LOGIC;
  signal pe11_n_36 : STD_LOGIC;
  signal pe11_n_37 : STD_LOGIC;
  signal pe11_n_38 : STD_LOGIC;
  signal pe11_n_39 : STD_LOGIC;
  signal pe11_n_4 : STD_LOGIC;
  signal pe11_n_40 : STD_LOGIC;
  signal pe11_n_41 : STD_LOGIC;
  signal pe11_n_42 : STD_LOGIC;
  signal pe11_n_43 : STD_LOGIC;
  signal pe11_n_44 : STD_LOGIC;
  signal pe11_n_45 : STD_LOGIC;
  signal pe11_n_5 : STD_LOGIC;
  signal pe11_n_6 : STD_LOGIC;
  signal pe11_n_7 : STD_LOGIC;
  signal pe11_n_8 : STD_LOGIC;
  signal pe11_n_9 : STD_LOGIC;
  signal pe12_n_0 : STD_LOGIC;
  signal pe12_n_1 : STD_LOGIC;
  signal pe12_n_10 : STD_LOGIC;
  signal pe12_n_11 : STD_LOGIC;
  signal pe12_n_12 : STD_LOGIC;
  signal pe12_n_13 : STD_LOGIC;
  signal pe12_n_14 : STD_LOGIC;
  signal pe12_n_15 : STD_LOGIC;
  signal pe12_n_16 : STD_LOGIC;
  signal pe12_n_17 : STD_LOGIC;
  signal pe12_n_18 : STD_LOGIC;
  signal pe12_n_19 : STD_LOGIC;
  signal pe12_n_2 : STD_LOGIC;
  signal pe12_n_20 : STD_LOGIC;
  signal pe12_n_21 : STD_LOGIC;
  signal pe12_n_22 : STD_LOGIC;
  signal pe12_n_23 : STD_LOGIC;
  signal pe12_n_24 : STD_LOGIC;
  signal pe12_n_25 : STD_LOGIC;
  signal pe12_n_26 : STD_LOGIC;
  signal pe12_n_27 : STD_LOGIC;
  signal pe12_n_28 : STD_LOGIC;
  signal pe12_n_29 : STD_LOGIC;
  signal pe12_n_3 : STD_LOGIC;
  signal pe12_n_30 : STD_LOGIC;
  signal pe12_n_31 : STD_LOGIC;
  signal pe12_n_32 : STD_LOGIC;
  signal pe12_n_33 : STD_LOGIC;
  signal pe12_n_34 : STD_LOGIC;
  signal pe12_n_35 : STD_LOGIC;
  signal pe12_n_36 : STD_LOGIC;
  signal pe12_n_37 : STD_LOGIC;
  signal pe12_n_38 : STD_LOGIC;
  signal pe12_n_39 : STD_LOGIC;
  signal pe12_n_4 : STD_LOGIC;
  signal pe12_n_40 : STD_LOGIC;
  signal pe12_n_41 : STD_LOGIC;
  signal pe12_n_42 : STD_LOGIC;
  signal pe12_n_43 : STD_LOGIC;
  signal pe12_n_44 : STD_LOGIC;
  signal pe12_n_45 : STD_LOGIC;
  signal pe12_n_5 : STD_LOGIC;
  signal pe12_n_6 : STD_LOGIC;
  signal pe12_n_7 : STD_LOGIC;
  signal pe12_n_8 : STD_LOGIC;
  signal pe12_n_9 : STD_LOGIC;
  signal pe13_n_0 : STD_LOGIC;
  signal pe13_n_1 : STD_LOGIC;
  signal pe13_n_10 : STD_LOGIC;
  signal pe13_n_11 : STD_LOGIC;
  signal pe13_n_12 : STD_LOGIC;
  signal pe13_n_13 : STD_LOGIC;
  signal pe13_n_14 : STD_LOGIC;
  signal pe13_n_15 : STD_LOGIC;
  signal pe13_n_16 : STD_LOGIC;
  signal pe13_n_17 : STD_LOGIC;
  signal pe13_n_18 : STD_LOGIC;
  signal pe13_n_19 : STD_LOGIC;
  signal pe13_n_2 : STD_LOGIC;
  signal pe13_n_20 : STD_LOGIC;
  signal pe13_n_21 : STD_LOGIC;
  signal pe13_n_22 : STD_LOGIC;
  signal pe13_n_23 : STD_LOGIC;
  signal pe13_n_24 : STD_LOGIC;
  signal pe13_n_25 : STD_LOGIC;
  signal pe13_n_26 : STD_LOGIC;
  signal pe13_n_27 : STD_LOGIC;
  signal pe13_n_28 : STD_LOGIC;
  signal pe13_n_29 : STD_LOGIC;
  signal pe13_n_3 : STD_LOGIC;
  signal pe13_n_30 : STD_LOGIC;
  signal pe13_n_31 : STD_LOGIC;
  signal pe13_n_32 : STD_LOGIC;
  signal pe13_n_33 : STD_LOGIC;
  signal pe13_n_34 : STD_LOGIC;
  signal pe13_n_35 : STD_LOGIC;
  signal pe13_n_36 : STD_LOGIC;
  signal pe13_n_37 : STD_LOGIC;
  signal pe13_n_38 : STD_LOGIC;
  signal pe13_n_39 : STD_LOGIC;
  signal pe13_n_4 : STD_LOGIC;
  signal pe13_n_40 : STD_LOGIC;
  signal pe13_n_41 : STD_LOGIC;
  signal pe13_n_42 : STD_LOGIC;
  signal pe13_n_43 : STD_LOGIC;
  signal pe13_n_44 : STD_LOGIC;
  signal pe13_n_45 : STD_LOGIC;
  signal pe13_n_5 : STD_LOGIC;
  signal pe13_n_6 : STD_LOGIC;
  signal pe13_n_7 : STD_LOGIC;
  signal pe13_n_8 : STD_LOGIC;
  signal pe13_n_9 : STD_LOGIC;
  signal pe14_n_0 : STD_LOGIC;
  signal pe14_n_1 : STD_LOGIC;
  signal pe14_n_10 : STD_LOGIC;
  signal pe14_n_11 : STD_LOGIC;
  signal pe14_n_12 : STD_LOGIC;
  signal pe14_n_13 : STD_LOGIC;
  signal pe14_n_14 : STD_LOGIC;
  signal pe14_n_15 : STD_LOGIC;
  signal pe14_n_16 : STD_LOGIC;
  signal pe14_n_17 : STD_LOGIC;
  signal pe14_n_18 : STD_LOGIC;
  signal pe14_n_19 : STD_LOGIC;
  signal pe14_n_2 : STD_LOGIC;
  signal pe14_n_20 : STD_LOGIC;
  signal pe14_n_21 : STD_LOGIC;
  signal pe14_n_22 : STD_LOGIC;
  signal pe14_n_23 : STD_LOGIC;
  signal pe14_n_24 : STD_LOGIC;
  signal pe14_n_25 : STD_LOGIC;
  signal pe14_n_26 : STD_LOGIC;
  signal pe14_n_27 : STD_LOGIC;
  signal pe14_n_28 : STD_LOGIC;
  signal pe14_n_29 : STD_LOGIC;
  signal pe14_n_3 : STD_LOGIC;
  signal pe14_n_30 : STD_LOGIC;
  signal pe14_n_31 : STD_LOGIC;
  signal pe14_n_32 : STD_LOGIC;
  signal pe14_n_33 : STD_LOGIC;
  signal pe14_n_34 : STD_LOGIC;
  signal pe14_n_35 : STD_LOGIC;
  signal pe14_n_36 : STD_LOGIC;
  signal pe14_n_37 : STD_LOGIC;
  signal pe14_n_38 : STD_LOGIC;
  signal pe14_n_39 : STD_LOGIC;
  signal pe14_n_4 : STD_LOGIC;
  signal pe14_n_40 : STD_LOGIC;
  signal pe14_n_41 : STD_LOGIC;
  signal pe14_n_42 : STD_LOGIC;
  signal pe14_n_43 : STD_LOGIC;
  signal pe14_n_44 : STD_LOGIC;
  signal pe14_n_45 : STD_LOGIC;
  signal pe14_n_5 : STD_LOGIC;
  signal pe14_n_6 : STD_LOGIC;
  signal pe14_n_7 : STD_LOGIC;
  signal pe14_n_8 : STD_LOGIC;
  signal pe14_n_9 : STD_LOGIC;
  signal pe15_n_0 : STD_LOGIC;
  signal pe15_n_10 : STD_LOGIC;
  signal pe15_n_11 : STD_LOGIC;
  signal pe15_n_12 : STD_LOGIC;
  signal pe15_n_13 : STD_LOGIC;
  signal pe15_n_14 : STD_LOGIC;
  signal pe15_n_15 : STD_LOGIC;
  signal pe15_n_16 : STD_LOGIC;
  signal pe15_n_17 : STD_LOGIC;
  signal pe15_n_2 : STD_LOGIC;
  signal pe15_n_3 : STD_LOGIC;
  signal pe15_n_4 : STD_LOGIC;
  signal pe15_n_5 : STD_LOGIC;
  signal pe15_n_6 : STD_LOGIC;
  signal pe15_n_7 : STD_LOGIC;
  signal pe15_n_8 : STD_LOGIC;
  signal pe15_n_9 : STD_LOGIC;
  signal pe20_n_0 : STD_LOGIC;
  signal pe20_n_1 : STD_LOGIC;
  signal pe20_n_10 : STD_LOGIC;
  signal pe20_n_11 : STD_LOGIC;
  signal pe20_n_12 : STD_LOGIC;
  signal pe20_n_13 : STD_LOGIC;
  signal pe20_n_14 : STD_LOGIC;
  signal pe20_n_15 : STD_LOGIC;
  signal pe20_n_16 : STD_LOGIC;
  signal pe20_n_17 : STD_LOGIC;
  signal pe20_n_18 : STD_LOGIC;
  signal pe20_n_19 : STD_LOGIC;
  signal pe20_n_2 : STD_LOGIC;
  signal pe20_n_20 : STD_LOGIC;
  signal pe20_n_21 : STD_LOGIC;
  signal pe20_n_22 : STD_LOGIC;
  signal pe20_n_23 : STD_LOGIC;
  signal pe20_n_24 : STD_LOGIC;
  signal pe20_n_25 : STD_LOGIC;
  signal pe20_n_26 : STD_LOGIC;
  signal pe20_n_27 : STD_LOGIC;
  signal pe20_n_28 : STD_LOGIC;
  signal pe20_n_29 : STD_LOGIC;
  signal pe20_n_3 : STD_LOGIC;
  signal pe20_n_30 : STD_LOGIC;
  signal pe20_n_31 : STD_LOGIC;
  signal pe20_n_32 : STD_LOGIC;
  signal pe20_n_33 : STD_LOGIC;
  signal pe20_n_34 : STD_LOGIC;
  signal pe20_n_35 : STD_LOGIC;
  signal pe20_n_36 : STD_LOGIC;
  signal pe20_n_37 : STD_LOGIC;
  signal pe20_n_38 : STD_LOGIC;
  signal pe20_n_39 : STD_LOGIC;
  signal pe20_n_4 : STD_LOGIC;
  signal pe20_n_40 : STD_LOGIC;
  signal pe20_n_41 : STD_LOGIC;
  signal pe20_n_42 : STD_LOGIC;
  signal pe20_n_43 : STD_LOGIC;
  signal pe20_n_44 : STD_LOGIC;
  signal pe20_n_45 : STD_LOGIC;
  signal pe20_n_5 : STD_LOGIC;
  signal pe20_n_6 : STD_LOGIC;
  signal pe20_n_7 : STD_LOGIC;
  signal pe20_n_8 : STD_LOGIC;
  signal pe20_n_9 : STD_LOGIC;
  signal pe21_n_0 : STD_LOGIC;
  signal pe21_n_1 : STD_LOGIC;
  signal pe21_n_10 : STD_LOGIC;
  signal pe21_n_11 : STD_LOGIC;
  signal pe21_n_12 : STD_LOGIC;
  signal pe21_n_13 : STD_LOGIC;
  signal pe21_n_14 : STD_LOGIC;
  signal pe21_n_15 : STD_LOGIC;
  signal pe21_n_16 : STD_LOGIC;
  signal pe21_n_17 : STD_LOGIC;
  signal pe21_n_18 : STD_LOGIC;
  signal pe21_n_19 : STD_LOGIC;
  signal pe21_n_2 : STD_LOGIC;
  signal pe21_n_20 : STD_LOGIC;
  signal pe21_n_21 : STD_LOGIC;
  signal pe21_n_22 : STD_LOGIC;
  signal pe21_n_23 : STD_LOGIC;
  signal pe21_n_24 : STD_LOGIC;
  signal pe21_n_25 : STD_LOGIC;
  signal pe21_n_26 : STD_LOGIC;
  signal pe21_n_27 : STD_LOGIC;
  signal pe21_n_28 : STD_LOGIC;
  signal pe21_n_29 : STD_LOGIC;
  signal pe21_n_3 : STD_LOGIC;
  signal pe21_n_30 : STD_LOGIC;
  signal pe21_n_31 : STD_LOGIC;
  signal pe21_n_32 : STD_LOGIC;
  signal pe21_n_33 : STD_LOGIC;
  signal pe21_n_34 : STD_LOGIC;
  signal pe21_n_35 : STD_LOGIC;
  signal pe21_n_36 : STD_LOGIC;
  signal pe21_n_37 : STD_LOGIC;
  signal pe21_n_38 : STD_LOGIC;
  signal pe21_n_39 : STD_LOGIC;
  signal pe21_n_4 : STD_LOGIC;
  signal pe21_n_40 : STD_LOGIC;
  signal pe21_n_41 : STD_LOGIC;
  signal pe21_n_42 : STD_LOGIC;
  signal pe21_n_43 : STD_LOGIC;
  signal pe21_n_44 : STD_LOGIC;
  signal pe21_n_45 : STD_LOGIC;
  signal pe21_n_5 : STD_LOGIC;
  signal pe21_n_6 : STD_LOGIC;
  signal pe21_n_7 : STD_LOGIC;
  signal pe21_n_8 : STD_LOGIC;
  signal pe21_n_9 : STD_LOGIC;
  signal pe22_n_0 : STD_LOGIC;
  signal pe22_n_1 : STD_LOGIC;
  signal pe22_n_10 : STD_LOGIC;
  signal pe22_n_11 : STD_LOGIC;
  signal pe22_n_12 : STD_LOGIC;
  signal pe22_n_13 : STD_LOGIC;
  signal pe22_n_14 : STD_LOGIC;
  signal pe22_n_15 : STD_LOGIC;
  signal pe22_n_16 : STD_LOGIC;
  signal pe22_n_17 : STD_LOGIC;
  signal pe22_n_18 : STD_LOGIC;
  signal pe22_n_19 : STD_LOGIC;
  signal pe22_n_2 : STD_LOGIC;
  signal pe22_n_20 : STD_LOGIC;
  signal pe22_n_21 : STD_LOGIC;
  signal pe22_n_22 : STD_LOGIC;
  signal pe22_n_23 : STD_LOGIC;
  signal pe22_n_24 : STD_LOGIC;
  signal pe22_n_25 : STD_LOGIC;
  signal pe22_n_26 : STD_LOGIC;
  signal pe22_n_27 : STD_LOGIC;
  signal pe22_n_28 : STD_LOGIC;
  signal pe22_n_29 : STD_LOGIC;
  signal pe22_n_3 : STD_LOGIC;
  signal pe22_n_30 : STD_LOGIC;
  signal pe22_n_31 : STD_LOGIC;
  signal pe22_n_32 : STD_LOGIC;
  signal pe22_n_33 : STD_LOGIC;
  signal pe22_n_34 : STD_LOGIC;
  signal pe22_n_35 : STD_LOGIC;
  signal pe22_n_36 : STD_LOGIC;
  signal pe22_n_37 : STD_LOGIC;
  signal pe22_n_38 : STD_LOGIC;
  signal pe22_n_39 : STD_LOGIC;
  signal pe22_n_4 : STD_LOGIC;
  signal pe22_n_40 : STD_LOGIC;
  signal pe22_n_41 : STD_LOGIC;
  signal pe22_n_42 : STD_LOGIC;
  signal pe22_n_43 : STD_LOGIC;
  signal pe22_n_44 : STD_LOGIC;
  signal pe22_n_45 : STD_LOGIC;
  signal pe22_n_5 : STD_LOGIC;
  signal pe22_n_6 : STD_LOGIC;
  signal pe22_n_7 : STD_LOGIC;
  signal pe22_n_8 : STD_LOGIC;
  signal pe22_n_9 : STD_LOGIC;
  signal pe23_n_0 : STD_LOGIC;
  signal pe23_n_1 : STD_LOGIC;
  signal pe23_n_10 : STD_LOGIC;
  signal pe23_n_11 : STD_LOGIC;
  signal pe23_n_12 : STD_LOGIC;
  signal pe23_n_13 : STD_LOGIC;
  signal pe23_n_14 : STD_LOGIC;
  signal pe23_n_15 : STD_LOGIC;
  signal pe23_n_16 : STD_LOGIC;
  signal pe23_n_17 : STD_LOGIC;
  signal pe23_n_18 : STD_LOGIC;
  signal pe23_n_19 : STD_LOGIC;
  signal pe23_n_2 : STD_LOGIC;
  signal pe23_n_20 : STD_LOGIC;
  signal pe23_n_21 : STD_LOGIC;
  signal pe23_n_22 : STD_LOGIC;
  signal pe23_n_23 : STD_LOGIC;
  signal pe23_n_24 : STD_LOGIC;
  signal pe23_n_25 : STD_LOGIC;
  signal pe23_n_26 : STD_LOGIC;
  signal pe23_n_27 : STD_LOGIC;
  signal pe23_n_28 : STD_LOGIC;
  signal pe23_n_29 : STD_LOGIC;
  signal pe23_n_3 : STD_LOGIC;
  signal pe23_n_30 : STD_LOGIC;
  signal pe23_n_31 : STD_LOGIC;
  signal pe23_n_32 : STD_LOGIC;
  signal pe23_n_33 : STD_LOGIC;
  signal pe23_n_34 : STD_LOGIC;
  signal pe23_n_35 : STD_LOGIC;
  signal pe23_n_36 : STD_LOGIC;
  signal pe23_n_37 : STD_LOGIC;
  signal pe23_n_38 : STD_LOGIC;
  signal pe23_n_39 : STD_LOGIC;
  signal pe23_n_4 : STD_LOGIC;
  signal pe23_n_40 : STD_LOGIC;
  signal pe23_n_41 : STD_LOGIC;
  signal pe23_n_42 : STD_LOGIC;
  signal pe23_n_43 : STD_LOGIC;
  signal pe23_n_44 : STD_LOGIC;
  signal pe23_n_45 : STD_LOGIC;
  signal pe23_n_5 : STD_LOGIC;
  signal pe23_n_6 : STD_LOGIC;
  signal pe23_n_7 : STD_LOGIC;
  signal pe23_n_8 : STD_LOGIC;
  signal pe23_n_9 : STD_LOGIC;
  signal pe24_n_0 : STD_LOGIC;
  signal pe24_n_1 : STD_LOGIC;
  signal pe24_n_10 : STD_LOGIC;
  signal pe24_n_11 : STD_LOGIC;
  signal pe24_n_12 : STD_LOGIC;
  signal pe24_n_13 : STD_LOGIC;
  signal pe24_n_14 : STD_LOGIC;
  signal pe24_n_15 : STD_LOGIC;
  signal pe24_n_16 : STD_LOGIC;
  signal pe24_n_17 : STD_LOGIC;
  signal pe24_n_18 : STD_LOGIC;
  signal pe24_n_19 : STD_LOGIC;
  signal pe24_n_2 : STD_LOGIC;
  signal pe24_n_20 : STD_LOGIC;
  signal pe24_n_21 : STD_LOGIC;
  signal pe24_n_22 : STD_LOGIC;
  signal pe24_n_23 : STD_LOGIC;
  signal pe24_n_24 : STD_LOGIC;
  signal pe24_n_25 : STD_LOGIC;
  signal pe24_n_26 : STD_LOGIC;
  signal pe24_n_27 : STD_LOGIC;
  signal pe24_n_28 : STD_LOGIC;
  signal pe24_n_29 : STD_LOGIC;
  signal pe24_n_3 : STD_LOGIC;
  signal pe24_n_30 : STD_LOGIC;
  signal pe24_n_31 : STD_LOGIC;
  signal pe24_n_32 : STD_LOGIC;
  signal pe24_n_33 : STD_LOGIC;
  signal pe24_n_34 : STD_LOGIC;
  signal pe24_n_35 : STD_LOGIC;
  signal pe24_n_36 : STD_LOGIC;
  signal pe24_n_37 : STD_LOGIC;
  signal pe24_n_38 : STD_LOGIC;
  signal pe24_n_39 : STD_LOGIC;
  signal pe24_n_4 : STD_LOGIC;
  signal pe24_n_40 : STD_LOGIC;
  signal pe24_n_41 : STD_LOGIC;
  signal pe24_n_42 : STD_LOGIC;
  signal pe24_n_43 : STD_LOGIC;
  signal pe24_n_44 : STD_LOGIC;
  signal pe24_n_45 : STD_LOGIC;
  signal pe24_n_5 : STD_LOGIC;
  signal pe24_n_6 : STD_LOGIC;
  signal pe24_n_7 : STD_LOGIC;
  signal pe24_n_8 : STD_LOGIC;
  signal pe24_n_9 : STD_LOGIC;
  signal pe25_n_0 : STD_LOGIC;
  signal pe25_n_10 : STD_LOGIC;
  signal pe25_n_11 : STD_LOGIC;
  signal pe25_n_12 : STD_LOGIC;
  signal pe25_n_13 : STD_LOGIC;
  signal pe25_n_14 : STD_LOGIC;
  signal pe25_n_15 : STD_LOGIC;
  signal pe25_n_16 : STD_LOGIC;
  signal pe25_n_17 : STD_LOGIC;
  signal pe25_n_2 : STD_LOGIC;
  signal pe25_n_3 : STD_LOGIC;
  signal pe25_n_4 : STD_LOGIC;
  signal pe25_n_5 : STD_LOGIC;
  signal pe25_n_6 : STD_LOGIC;
  signal pe25_n_7 : STD_LOGIC;
  signal pe25_n_8 : STD_LOGIC;
  signal pe25_n_9 : STD_LOGIC;
  signal pe30_n_0 : STD_LOGIC;
  signal pe30_n_1 : STD_LOGIC;
  signal pe30_n_10 : STD_LOGIC;
  signal pe30_n_11 : STD_LOGIC;
  signal pe30_n_12 : STD_LOGIC;
  signal pe30_n_13 : STD_LOGIC;
  signal pe30_n_14 : STD_LOGIC;
  signal pe30_n_15 : STD_LOGIC;
  signal pe30_n_16 : STD_LOGIC;
  signal pe30_n_17 : STD_LOGIC;
  signal pe30_n_18 : STD_LOGIC;
  signal pe30_n_19 : STD_LOGIC;
  signal pe30_n_2 : STD_LOGIC;
  signal pe30_n_20 : STD_LOGIC;
  signal pe30_n_21 : STD_LOGIC;
  signal pe30_n_22 : STD_LOGIC;
  signal pe30_n_23 : STD_LOGIC;
  signal pe30_n_24 : STD_LOGIC;
  signal pe30_n_25 : STD_LOGIC;
  signal pe30_n_26 : STD_LOGIC;
  signal pe30_n_27 : STD_LOGIC;
  signal pe30_n_28 : STD_LOGIC;
  signal pe30_n_29 : STD_LOGIC;
  signal pe30_n_3 : STD_LOGIC;
  signal pe30_n_30 : STD_LOGIC;
  signal pe30_n_31 : STD_LOGIC;
  signal pe30_n_32 : STD_LOGIC;
  signal pe30_n_33 : STD_LOGIC;
  signal pe30_n_34 : STD_LOGIC;
  signal pe30_n_35 : STD_LOGIC;
  signal pe30_n_36 : STD_LOGIC;
  signal pe30_n_37 : STD_LOGIC;
  signal pe30_n_38 : STD_LOGIC;
  signal pe30_n_39 : STD_LOGIC;
  signal pe30_n_4 : STD_LOGIC;
  signal pe30_n_40 : STD_LOGIC;
  signal pe30_n_41 : STD_LOGIC;
  signal pe30_n_42 : STD_LOGIC;
  signal pe30_n_43 : STD_LOGIC;
  signal pe30_n_44 : STD_LOGIC;
  signal pe30_n_45 : STD_LOGIC;
  signal pe30_n_5 : STD_LOGIC;
  signal pe30_n_6 : STD_LOGIC;
  signal pe30_n_7 : STD_LOGIC;
  signal pe30_n_8 : STD_LOGIC;
  signal pe30_n_9 : STD_LOGIC;
  signal pe31_n_0 : STD_LOGIC;
  signal pe31_n_1 : STD_LOGIC;
  signal pe31_n_10 : STD_LOGIC;
  signal pe31_n_11 : STD_LOGIC;
  signal pe31_n_12 : STD_LOGIC;
  signal pe31_n_13 : STD_LOGIC;
  signal pe31_n_14 : STD_LOGIC;
  signal pe31_n_15 : STD_LOGIC;
  signal pe31_n_16 : STD_LOGIC;
  signal pe31_n_17 : STD_LOGIC;
  signal pe31_n_18 : STD_LOGIC;
  signal pe31_n_19 : STD_LOGIC;
  signal pe31_n_2 : STD_LOGIC;
  signal pe31_n_20 : STD_LOGIC;
  signal pe31_n_21 : STD_LOGIC;
  signal pe31_n_22 : STD_LOGIC;
  signal pe31_n_23 : STD_LOGIC;
  signal pe31_n_24 : STD_LOGIC;
  signal pe31_n_25 : STD_LOGIC;
  signal pe31_n_26 : STD_LOGIC;
  signal pe31_n_27 : STD_LOGIC;
  signal pe31_n_28 : STD_LOGIC;
  signal pe31_n_29 : STD_LOGIC;
  signal pe31_n_3 : STD_LOGIC;
  signal pe31_n_30 : STD_LOGIC;
  signal pe31_n_31 : STD_LOGIC;
  signal pe31_n_32 : STD_LOGIC;
  signal pe31_n_33 : STD_LOGIC;
  signal pe31_n_34 : STD_LOGIC;
  signal pe31_n_35 : STD_LOGIC;
  signal pe31_n_36 : STD_LOGIC;
  signal pe31_n_37 : STD_LOGIC;
  signal pe31_n_38 : STD_LOGIC;
  signal pe31_n_39 : STD_LOGIC;
  signal pe31_n_4 : STD_LOGIC;
  signal pe31_n_40 : STD_LOGIC;
  signal pe31_n_41 : STD_LOGIC;
  signal pe31_n_42 : STD_LOGIC;
  signal pe31_n_43 : STD_LOGIC;
  signal pe31_n_44 : STD_LOGIC;
  signal pe31_n_45 : STD_LOGIC;
  signal pe31_n_5 : STD_LOGIC;
  signal pe31_n_6 : STD_LOGIC;
  signal pe31_n_7 : STD_LOGIC;
  signal pe31_n_8 : STD_LOGIC;
  signal pe31_n_9 : STD_LOGIC;
  signal pe32_n_0 : STD_LOGIC;
  signal pe32_n_1 : STD_LOGIC;
  signal pe32_n_10 : STD_LOGIC;
  signal pe32_n_11 : STD_LOGIC;
  signal pe32_n_12 : STD_LOGIC;
  signal pe32_n_13 : STD_LOGIC;
  signal pe32_n_14 : STD_LOGIC;
  signal pe32_n_15 : STD_LOGIC;
  signal pe32_n_16 : STD_LOGIC;
  signal pe32_n_17 : STD_LOGIC;
  signal pe32_n_18 : STD_LOGIC;
  signal pe32_n_19 : STD_LOGIC;
  signal pe32_n_2 : STD_LOGIC;
  signal pe32_n_20 : STD_LOGIC;
  signal pe32_n_21 : STD_LOGIC;
  signal pe32_n_22 : STD_LOGIC;
  signal pe32_n_23 : STD_LOGIC;
  signal pe32_n_24 : STD_LOGIC;
  signal pe32_n_25 : STD_LOGIC;
  signal pe32_n_26 : STD_LOGIC;
  signal pe32_n_27 : STD_LOGIC;
  signal pe32_n_28 : STD_LOGIC;
  signal pe32_n_29 : STD_LOGIC;
  signal pe32_n_3 : STD_LOGIC;
  signal pe32_n_30 : STD_LOGIC;
  signal pe32_n_31 : STD_LOGIC;
  signal pe32_n_32 : STD_LOGIC;
  signal pe32_n_33 : STD_LOGIC;
  signal pe32_n_34 : STD_LOGIC;
  signal pe32_n_35 : STD_LOGIC;
  signal pe32_n_36 : STD_LOGIC;
  signal pe32_n_37 : STD_LOGIC;
  signal pe32_n_38 : STD_LOGIC;
  signal pe32_n_39 : STD_LOGIC;
  signal pe32_n_4 : STD_LOGIC;
  signal pe32_n_40 : STD_LOGIC;
  signal pe32_n_41 : STD_LOGIC;
  signal pe32_n_42 : STD_LOGIC;
  signal pe32_n_43 : STD_LOGIC;
  signal pe32_n_44 : STD_LOGIC;
  signal pe32_n_45 : STD_LOGIC;
  signal pe32_n_5 : STD_LOGIC;
  signal pe32_n_6 : STD_LOGIC;
  signal pe32_n_7 : STD_LOGIC;
  signal pe32_n_8 : STD_LOGIC;
  signal pe32_n_9 : STD_LOGIC;
  signal pe33_n_0 : STD_LOGIC;
  signal pe33_n_1 : STD_LOGIC;
  signal pe33_n_10 : STD_LOGIC;
  signal pe33_n_11 : STD_LOGIC;
  signal pe33_n_12 : STD_LOGIC;
  signal pe33_n_13 : STD_LOGIC;
  signal pe33_n_14 : STD_LOGIC;
  signal pe33_n_15 : STD_LOGIC;
  signal pe33_n_16 : STD_LOGIC;
  signal pe33_n_17 : STD_LOGIC;
  signal pe33_n_18 : STD_LOGIC;
  signal pe33_n_19 : STD_LOGIC;
  signal pe33_n_2 : STD_LOGIC;
  signal pe33_n_20 : STD_LOGIC;
  signal pe33_n_21 : STD_LOGIC;
  signal pe33_n_22 : STD_LOGIC;
  signal pe33_n_23 : STD_LOGIC;
  signal pe33_n_24 : STD_LOGIC;
  signal pe33_n_25 : STD_LOGIC;
  signal pe33_n_26 : STD_LOGIC;
  signal pe33_n_27 : STD_LOGIC;
  signal pe33_n_28 : STD_LOGIC;
  signal pe33_n_29 : STD_LOGIC;
  signal pe33_n_3 : STD_LOGIC;
  signal pe33_n_30 : STD_LOGIC;
  signal pe33_n_31 : STD_LOGIC;
  signal pe33_n_32 : STD_LOGIC;
  signal pe33_n_33 : STD_LOGIC;
  signal pe33_n_34 : STD_LOGIC;
  signal pe33_n_35 : STD_LOGIC;
  signal pe33_n_36 : STD_LOGIC;
  signal pe33_n_37 : STD_LOGIC;
  signal pe33_n_38 : STD_LOGIC;
  signal pe33_n_39 : STD_LOGIC;
  signal pe33_n_4 : STD_LOGIC;
  signal pe33_n_40 : STD_LOGIC;
  signal pe33_n_41 : STD_LOGIC;
  signal pe33_n_42 : STD_LOGIC;
  signal pe33_n_43 : STD_LOGIC;
  signal pe33_n_44 : STD_LOGIC;
  signal pe33_n_45 : STD_LOGIC;
  signal pe33_n_5 : STD_LOGIC;
  signal pe33_n_6 : STD_LOGIC;
  signal pe33_n_7 : STD_LOGIC;
  signal pe33_n_8 : STD_LOGIC;
  signal pe33_n_9 : STD_LOGIC;
  signal pe34_n_0 : STD_LOGIC;
  signal pe34_n_1 : STD_LOGIC;
  signal pe34_n_10 : STD_LOGIC;
  signal pe34_n_11 : STD_LOGIC;
  signal pe34_n_12 : STD_LOGIC;
  signal pe34_n_13 : STD_LOGIC;
  signal pe34_n_14 : STD_LOGIC;
  signal pe34_n_15 : STD_LOGIC;
  signal pe34_n_16 : STD_LOGIC;
  signal pe34_n_17 : STD_LOGIC;
  signal pe34_n_18 : STD_LOGIC;
  signal pe34_n_19 : STD_LOGIC;
  signal pe34_n_2 : STD_LOGIC;
  signal pe34_n_20 : STD_LOGIC;
  signal pe34_n_21 : STD_LOGIC;
  signal pe34_n_22 : STD_LOGIC;
  signal pe34_n_23 : STD_LOGIC;
  signal pe34_n_24 : STD_LOGIC;
  signal pe34_n_25 : STD_LOGIC;
  signal pe34_n_26 : STD_LOGIC;
  signal pe34_n_27 : STD_LOGIC;
  signal pe34_n_28 : STD_LOGIC;
  signal pe34_n_29 : STD_LOGIC;
  signal pe34_n_3 : STD_LOGIC;
  signal pe34_n_30 : STD_LOGIC;
  signal pe34_n_31 : STD_LOGIC;
  signal pe34_n_32 : STD_LOGIC;
  signal pe34_n_33 : STD_LOGIC;
  signal pe34_n_34 : STD_LOGIC;
  signal pe34_n_35 : STD_LOGIC;
  signal pe34_n_36 : STD_LOGIC;
  signal pe34_n_37 : STD_LOGIC;
  signal pe34_n_38 : STD_LOGIC;
  signal pe34_n_39 : STD_LOGIC;
  signal pe34_n_4 : STD_LOGIC;
  signal pe34_n_40 : STD_LOGIC;
  signal pe34_n_41 : STD_LOGIC;
  signal pe34_n_42 : STD_LOGIC;
  signal pe34_n_43 : STD_LOGIC;
  signal pe34_n_44 : STD_LOGIC;
  signal pe34_n_45 : STD_LOGIC;
  signal pe34_n_5 : STD_LOGIC;
  signal pe34_n_6 : STD_LOGIC;
  signal pe34_n_7 : STD_LOGIC;
  signal pe34_n_8 : STD_LOGIC;
  signal pe34_n_9 : STD_LOGIC;
  signal pe35_n_0 : STD_LOGIC;
  signal pe35_n_10 : STD_LOGIC;
  signal pe35_n_11 : STD_LOGIC;
  signal pe35_n_12 : STD_LOGIC;
  signal pe35_n_13 : STD_LOGIC;
  signal pe35_n_14 : STD_LOGIC;
  signal pe35_n_15 : STD_LOGIC;
  signal pe35_n_16 : STD_LOGIC;
  signal pe35_n_17 : STD_LOGIC;
  signal pe35_n_2 : STD_LOGIC;
  signal pe35_n_3 : STD_LOGIC;
  signal pe35_n_4 : STD_LOGIC;
  signal pe35_n_5 : STD_LOGIC;
  signal pe35_n_6 : STD_LOGIC;
  signal pe35_n_7 : STD_LOGIC;
  signal pe35_n_8 : STD_LOGIC;
  signal pe35_n_9 : STD_LOGIC;
  signal pe40_n_0 : STD_LOGIC;
  signal pe40_n_1 : STD_LOGIC;
  signal pe40_n_10 : STD_LOGIC;
  signal pe40_n_11 : STD_LOGIC;
  signal pe40_n_12 : STD_LOGIC;
  signal pe40_n_13 : STD_LOGIC;
  signal pe40_n_14 : STD_LOGIC;
  signal pe40_n_15 : STD_LOGIC;
  signal pe40_n_16 : STD_LOGIC;
  signal pe40_n_17 : STD_LOGIC;
  signal pe40_n_18 : STD_LOGIC;
  signal pe40_n_19 : STD_LOGIC;
  signal pe40_n_2 : STD_LOGIC;
  signal pe40_n_20 : STD_LOGIC;
  signal pe40_n_21 : STD_LOGIC;
  signal pe40_n_22 : STD_LOGIC;
  signal pe40_n_23 : STD_LOGIC;
  signal pe40_n_24 : STD_LOGIC;
  signal pe40_n_25 : STD_LOGIC;
  signal pe40_n_26 : STD_LOGIC;
  signal pe40_n_27 : STD_LOGIC;
  signal pe40_n_28 : STD_LOGIC;
  signal pe40_n_29 : STD_LOGIC;
  signal pe40_n_3 : STD_LOGIC;
  signal pe40_n_30 : STD_LOGIC;
  signal pe40_n_31 : STD_LOGIC;
  signal pe40_n_32 : STD_LOGIC;
  signal pe40_n_33 : STD_LOGIC;
  signal pe40_n_34 : STD_LOGIC;
  signal pe40_n_35 : STD_LOGIC;
  signal pe40_n_36 : STD_LOGIC;
  signal pe40_n_37 : STD_LOGIC;
  signal pe40_n_38 : STD_LOGIC;
  signal pe40_n_39 : STD_LOGIC;
  signal pe40_n_4 : STD_LOGIC;
  signal pe40_n_40 : STD_LOGIC;
  signal pe40_n_41 : STD_LOGIC;
  signal pe40_n_42 : STD_LOGIC;
  signal pe40_n_43 : STD_LOGIC;
  signal pe40_n_44 : STD_LOGIC;
  signal pe40_n_45 : STD_LOGIC;
  signal pe40_n_5 : STD_LOGIC;
  signal pe40_n_6 : STD_LOGIC;
  signal pe40_n_7 : STD_LOGIC;
  signal pe40_n_8 : STD_LOGIC;
  signal pe40_n_9 : STD_LOGIC;
  signal pe41_n_0 : STD_LOGIC;
  signal pe41_n_1 : STD_LOGIC;
  signal pe41_n_10 : STD_LOGIC;
  signal pe41_n_11 : STD_LOGIC;
  signal pe41_n_12 : STD_LOGIC;
  signal pe41_n_13 : STD_LOGIC;
  signal pe41_n_14 : STD_LOGIC;
  signal pe41_n_15 : STD_LOGIC;
  signal pe41_n_16 : STD_LOGIC;
  signal pe41_n_17 : STD_LOGIC;
  signal pe41_n_18 : STD_LOGIC;
  signal pe41_n_19 : STD_LOGIC;
  signal pe41_n_2 : STD_LOGIC;
  signal pe41_n_20 : STD_LOGIC;
  signal pe41_n_21 : STD_LOGIC;
  signal pe41_n_22 : STD_LOGIC;
  signal pe41_n_23 : STD_LOGIC;
  signal pe41_n_24 : STD_LOGIC;
  signal pe41_n_25 : STD_LOGIC;
  signal pe41_n_26 : STD_LOGIC;
  signal pe41_n_27 : STD_LOGIC;
  signal pe41_n_28 : STD_LOGIC;
  signal pe41_n_29 : STD_LOGIC;
  signal pe41_n_3 : STD_LOGIC;
  signal pe41_n_30 : STD_LOGIC;
  signal pe41_n_31 : STD_LOGIC;
  signal pe41_n_32 : STD_LOGIC;
  signal pe41_n_33 : STD_LOGIC;
  signal pe41_n_34 : STD_LOGIC;
  signal pe41_n_35 : STD_LOGIC;
  signal pe41_n_36 : STD_LOGIC;
  signal pe41_n_37 : STD_LOGIC;
  signal pe41_n_38 : STD_LOGIC;
  signal pe41_n_39 : STD_LOGIC;
  signal pe41_n_4 : STD_LOGIC;
  signal pe41_n_40 : STD_LOGIC;
  signal pe41_n_41 : STD_LOGIC;
  signal pe41_n_42 : STD_LOGIC;
  signal pe41_n_43 : STD_LOGIC;
  signal pe41_n_44 : STD_LOGIC;
  signal pe41_n_45 : STD_LOGIC;
  signal pe41_n_5 : STD_LOGIC;
  signal pe41_n_6 : STD_LOGIC;
  signal pe41_n_7 : STD_LOGIC;
  signal pe41_n_8 : STD_LOGIC;
  signal pe41_n_9 : STD_LOGIC;
  signal pe42_n_0 : STD_LOGIC;
  signal pe42_n_1 : STD_LOGIC;
  signal pe42_n_10 : STD_LOGIC;
  signal pe42_n_11 : STD_LOGIC;
  signal pe42_n_12 : STD_LOGIC;
  signal pe42_n_13 : STD_LOGIC;
  signal pe42_n_14 : STD_LOGIC;
  signal pe42_n_15 : STD_LOGIC;
  signal pe42_n_16 : STD_LOGIC;
  signal pe42_n_17 : STD_LOGIC;
  signal pe42_n_18 : STD_LOGIC;
  signal pe42_n_19 : STD_LOGIC;
  signal pe42_n_2 : STD_LOGIC;
  signal pe42_n_20 : STD_LOGIC;
  signal pe42_n_21 : STD_LOGIC;
  signal pe42_n_22 : STD_LOGIC;
  signal pe42_n_23 : STD_LOGIC;
  signal pe42_n_24 : STD_LOGIC;
  signal pe42_n_25 : STD_LOGIC;
  signal pe42_n_26 : STD_LOGIC;
  signal pe42_n_27 : STD_LOGIC;
  signal pe42_n_28 : STD_LOGIC;
  signal pe42_n_29 : STD_LOGIC;
  signal pe42_n_3 : STD_LOGIC;
  signal pe42_n_30 : STD_LOGIC;
  signal pe42_n_31 : STD_LOGIC;
  signal pe42_n_32 : STD_LOGIC;
  signal pe42_n_33 : STD_LOGIC;
  signal pe42_n_34 : STD_LOGIC;
  signal pe42_n_35 : STD_LOGIC;
  signal pe42_n_36 : STD_LOGIC;
  signal pe42_n_37 : STD_LOGIC;
  signal pe42_n_38 : STD_LOGIC;
  signal pe42_n_39 : STD_LOGIC;
  signal pe42_n_4 : STD_LOGIC;
  signal pe42_n_40 : STD_LOGIC;
  signal pe42_n_41 : STD_LOGIC;
  signal pe42_n_42 : STD_LOGIC;
  signal pe42_n_43 : STD_LOGIC;
  signal pe42_n_44 : STD_LOGIC;
  signal pe42_n_45 : STD_LOGIC;
  signal pe42_n_5 : STD_LOGIC;
  signal pe42_n_6 : STD_LOGIC;
  signal pe42_n_7 : STD_LOGIC;
  signal pe42_n_8 : STD_LOGIC;
  signal pe42_n_9 : STD_LOGIC;
  signal pe43_n_0 : STD_LOGIC;
  signal pe43_n_1 : STD_LOGIC;
  signal pe43_n_10 : STD_LOGIC;
  signal pe43_n_11 : STD_LOGIC;
  signal pe43_n_12 : STD_LOGIC;
  signal pe43_n_13 : STD_LOGIC;
  signal pe43_n_14 : STD_LOGIC;
  signal pe43_n_15 : STD_LOGIC;
  signal pe43_n_16 : STD_LOGIC;
  signal pe43_n_17 : STD_LOGIC;
  signal pe43_n_18 : STD_LOGIC;
  signal pe43_n_19 : STD_LOGIC;
  signal pe43_n_2 : STD_LOGIC;
  signal pe43_n_20 : STD_LOGIC;
  signal pe43_n_21 : STD_LOGIC;
  signal pe43_n_22 : STD_LOGIC;
  signal pe43_n_23 : STD_LOGIC;
  signal pe43_n_24 : STD_LOGIC;
  signal pe43_n_25 : STD_LOGIC;
  signal pe43_n_26 : STD_LOGIC;
  signal pe43_n_27 : STD_LOGIC;
  signal pe43_n_28 : STD_LOGIC;
  signal pe43_n_29 : STD_LOGIC;
  signal pe43_n_3 : STD_LOGIC;
  signal pe43_n_30 : STD_LOGIC;
  signal pe43_n_31 : STD_LOGIC;
  signal pe43_n_32 : STD_LOGIC;
  signal pe43_n_33 : STD_LOGIC;
  signal pe43_n_34 : STD_LOGIC;
  signal pe43_n_35 : STD_LOGIC;
  signal pe43_n_36 : STD_LOGIC;
  signal pe43_n_37 : STD_LOGIC;
  signal pe43_n_38 : STD_LOGIC;
  signal pe43_n_39 : STD_LOGIC;
  signal pe43_n_4 : STD_LOGIC;
  signal pe43_n_40 : STD_LOGIC;
  signal pe43_n_41 : STD_LOGIC;
  signal pe43_n_42 : STD_LOGIC;
  signal pe43_n_43 : STD_LOGIC;
  signal pe43_n_44 : STD_LOGIC;
  signal pe43_n_45 : STD_LOGIC;
  signal pe43_n_5 : STD_LOGIC;
  signal pe43_n_6 : STD_LOGIC;
  signal pe43_n_7 : STD_LOGIC;
  signal pe43_n_8 : STD_LOGIC;
  signal pe43_n_9 : STD_LOGIC;
  signal pe44_n_0 : STD_LOGIC;
  signal pe44_n_1 : STD_LOGIC;
  signal pe44_n_10 : STD_LOGIC;
  signal pe44_n_11 : STD_LOGIC;
  signal pe44_n_12 : STD_LOGIC;
  signal pe44_n_13 : STD_LOGIC;
  signal pe44_n_14 : STD_LOGIC;
  signal pe44_n_15 : STD_LOGIC;
  signal pe44_n_16 : STD_LOGIC;
  signal pe44_n_17 : STD_LOGIC;
  signal pe44_n_18 : STD_LOGIC;
  signal pe44_n_19 : STD_LOGIC;
  signal pe44_n_2 : STD_LOGIC;
  signal pe44_n_20 : STD_LOGIC;
  signal pe44_n_21 : STD_LOGIC;
  signal pe44_n_22 : STD_LOGIC;
  signal pe44_n_23 : STD_LOGIC;
  signal pe44_n_24 : STD_LOGIC;
  signal pe44_n_25 : STD_LOGIC;
  signal pe44_n_26 : STD_LOGIC;
  signal pe44_n_27 : STD_LOGIC;
  signal pe44_n_28 : STD_LOGIC;
  signal pe44_n_29 : STD_LOGIC;
  signal pe44_n_3 : STD_LOGIC;
  signal pe44_n_30 : STD_LOGIC;
  signal pe44_n_31 : STD_LOGIC;
  signal pe44_n_32 : STD_LOGIC;
  signal pe44_n_33 : STD_LOGIC;
  signal pe44_n_34 : STD_LOGIC;
  signal pe44_n_35 : STD_LOGIC;
  signal pe44_n_36 : STD_LOGIC;
  signal pe44_n_37 : STD_LOGIC;
  signal pe44_n_38 : STD_LOGIC;
  signal pe44_n_39 : STD_LOGIC;
  signal pe44_n_4 : STD_LOGIC;
  signal pe44_n_40 : STD_LOGIC;
  signal pe44_n_41 : STD_LOGIC;
  signal pe44_n_42 : STD_LOGIC;
  signal pe44_n_43 : STD_LOGIC;
  signal pe44_n_44 : STD_LOGIC;
  signal pe44_n_45 : STD_LOGIC;
  signal pe44_n_5 : STD_LOGIC;
  signal pe44_n_6 : STD_LOGIC;
  signal pe44_n_7 : STD_LOGIC;
  signal pe44_n_8 : STD_LOGIC;
  signal pe44_n_9 : STD_LOGIC;
  signal pe45_n_10 : STD_LOGIC;
  signal pe45_n_11 : STD_LOGIC;
  signal pe45_n_12 : STD_LOGIC;
  signal pe45_n_13 : STD_LOGIC;
  signal pe45_n_14 : STD_LOGIC;
  signal pe45_n_15 : STD_LOGIC;
  signal pe45_n_16 : STD_LOGIC;
  signal pe45_n_17 : STD_LOGIC;
  signal pe45_n_2 : STD_LOGIC;
  signal pe45_n_3 : STD_LOGIC;
  signal pe45_n_4 : STD_LOGIC;
  signal pe45_n_5 : STD_LOGIC;
  signal pe45_n_6 : STD_LOGIC;
  signal pe45_n_7 : STD_LOGIC;
  signal pe45_n_8 : STD_LOGIC;
  signal pe45_n_9 : STD_LOGIC;
  signal pe50_n_0 : STD_LOGIC;
  signal pe50_n_1 : STD_LOGIC;
  signal pe50_n_10 : STD_LOGIC;
  signal pe50_n_11 : STD_LOGIC;
  signal pe50_n_12 : STD_LOGIC;
  signal pe50_n_13 : STD_LOGIC;
  signal pe50_n_14 : STD_LOGIC;
  signal pe50_n_15 : STD_LOGIC;
  signal pe50_n_16 : STD_LOGIC;
  signal pe50_n_17 : STD_LOGIC;
  signal pe50_n_18 : STD_LOGIC;
  signal pe50_n_19 : STD_LOGIC;
  signal pe50_n_2 : STD_LOGIC;
  signal pe50_n_20 : STD_LOGIC;
  signal pe50_n_21 : STD_LOGIC;
  signal pe50_n_22 : STD_LOGIC;
  signal pe50_n_23 : STD_LOGIC;
  signal pe50_n_24 : STD_LOGIC;
  signal pe50_n_25 : STD_LOGIC;
  signal pe50_n_26 : STD_LOGIC;
  signal pe50_n_27 : STD_LOGIC;
  signal pe50_n_28 : STD_LOGIC;
  signal pe50_n_29 : STD_LOGIC;
  signal pe50_n_3 : STD_LOGIC;
  signal pe50_n_30 : STD_LOGIC;
  signal pe50_n_31 : STD_LOGIC;
  signal pe50_n_32 : STD_LOGIC;
  signal pe50_n_33 : STD_LOGIC;
  signal pe50_n_34 : STD_LOGIC;
  signal pe50_n_35 : STD_LOGIC;
  signal pe50_n_36 : STD_LOGIC;
  signal pe50_n_37 : STD_LOGIC;
  signal pe50_n_38 : STD_LOGIC;
  signal pe50_n_39 : STD_LOGIC;
  signal pe50_n_4 : STD_LOGIC;
  signal pe50_n_5 : STD_LOGIC;
  signal pe50_n_6 : STD_LOGIC;
  signal pe50_n_7 : STD_LOGIC;
  signal pe50_n_8 : STD_LOGIC;
  signal pe50_n_9 : STD_LOGIC;
  signal pe51_n_0 : STD_LOGIC;
  signal pe51_n_1 : STD_LOGIC;
  signal pe51_n_10 : STD_LOGIC;
  signal pe51_n_11 : STD_LOGIC;
  signal pe51_n_12 : STD_LOGIC;
  signal pe51_n_13 : STD_LOGIC;
  signal pe51_n_14 : STD_LOGIC;
  signal pe51_n_15 : STD_LOGIC;
  signal pe51_n_16 : STD_LOGIC;
  signal pe51_n_17 : STD_LOGIC;
  signal pe51_n_18 : STD_LOGIC;
  signal pe51_n_19 : STD_LOGIC;
  signal pe51_n_2 : STD_LOGIC;
  signal pe51_n_20 : STD_LOGIC;
  signal pe51_n_21 : STD_LOGIC;
  signal pe51_n_22 : STD_LOGIC;
  signal pe51_n_23 : STD_LOGIC;
  signal pe51_n_24 : STD_LOGIC;
  signal pe51_n_25 : STD_LOGIC;
  signal pe51_n_26 : STD_LOGIC;
  signal pe51_n_27 : STD_LOGIC;
  signal pe51_n_28 : STD_LOGIC;
  signal pe51_n_29 : STD_LOGIC;
  signal pe51_n_3 : STD_LOGIC;
  signal pe51_n_30 : STD_LOGIC;
  signal pe51_n_31 : STD_LOGIC;
  signal pe51_n_32 : STD_LOGIC;
  signal pe51_n_33 : STD_LOGIC;
  signal pe51_n_34 : STD_LOGIC;
  signal pe51_n_35 : STD_LOGIC;
  signal pe51_n_36 : STD_LOGIC;
  signal pe51_n_37 : STD_LOGIC;
  signal pe51_n_38 : STD_LOGIC;
  signal pe51_n_39 : STD_LOGIC;
  signal pe51_n_4 : STD_LOGIC;
  signal pe51_n_5 : STD_LOGIC;
  signal pe51_n_6 : STD_LOGIC;
  signal pe51_n_7 : STD_LOGIC;
  signal pe51_n_8 : STD_LOGIC;
  signal pe51_n_9 : STD_LOGIC;
  signal pe52_n_0 : STD_LOGIC;
  signal pe52_n_1 : STD_LOGIC;
  signal pe52_n_10 : STD_LOGIC;
  signal pe52_n_11 : STD_LOGIC;
  signal pe52_n_12 : STD_LOGIC;
  signal pe52_n_13 : STD_LOGIC;
  signal pe52_n_14 : STD_LOGIC;
  signal pe52_n_15 : STD_LOGIC;
  signal pe52_n_16 : STD_LOGIC;
  signal pe52_n_17 : STD_LOGIC;
  signal pe52_n_18 : STD_LOGIC;
  signal pe52_n_19 : STD_LOGIC;
  signal pe52_n_2 : STD_LOGIC;
  signal pe52_n_20 : STD_LOGIC;
  signal pe52_n_21 : STD_LOGIC;
  signal pe52_n_22 : STD_LOGIC;
  signal pe52_n_23 : STD_LOGIC;
  signal pe52_n_24 : STD_LOGIC;
  signal pe52_n_25 : STD_LOGIC;
  signal pe52_n_26 : STD_LOGIC;
  signal pe52_n_27 : STD_LOGIC;
  signal pe52_n_28 : STD_LOGIC;
  signal pe52_n_29 : STD_LOGIC;
  signal pe52_n_3 : STD_LOGIC;
  signal pe52_n_30 : STD_LOGIC;
  signal pe52_n_31 : STD_LOGIC;
  signal pe52_n_32 : STD_LOGIC;
  signal pe52_n_33 : STD_LOGIC;
  signal pe52_n_34 : STD_LOGIC;
  signal pe52_n_35 : STD_LOGIC;
  signal pe52_n_36 : STD_LOGIC;
  signal pe52_n_37 : STD_LOGIC;
  signal pe52_n_38 : STD_LOGIC;
  signal pe52_n_39 : STD_LOGIC;
  signal pe52_n_4 : STD_LOGIC;
  signal pe52_n_5 : STD_LOGIC;
  signal pe52_n_6 : STD_LOGIC;
  signal pe52_n_7 : STD_LOGIC;
  signal pe52_n_8 : STD_LOGIC;
  signal pe52_n_9 : STD_LOGIC;
  signal pe53_n_0 : STD_LOGIC;
  signal pe53_n_1 : STD_LOGIC;
  signal pe53_n_10 : STD_LOGIC;
  signal pe53_n_11 : STD_LOGIC;
  signal pe53_n_12 : STD_LOGIC;
  signal pe53_n_13 : STD_LOGIC;
  signal pe53_n_14 : STD_LOGIC;
  signal pe53_n_15 : STD_LOGIC;
  signal pe53_n_16 : STD_LOGIC;
  signal pe53_n_17 : STD_LOGIC;
  signal pe53_n_18 : STD_LOGIC;
  signal pe53_n_19 : STD_LOGIC;
  signal pe53_n_2 : STD_LOGIC;
  signal pe53_n_20 : STD_LOGIC;
  signal pe53_n_21 : STD_LOGIC;
  signal pe53_n_22 : STD_LOGIC;
  signal pe53_n_23 : STD_LOGIC;
  signal pe53_n_24 : STD_LOGIC;
  signal pe53_n_25 : STD_LOGIC;
  signal pe53_n_26 : STD_LOGIC;
  signal pe53_n_27 : STD_LOGIC;
  signal pe53_n_28 : STD_LOGIC;
  signal pe53_n_29 : STD_LOGIC;
  signal pe53_n_3 : STD_LOGIC;
  signal pe53_n_30 : STD_LOGIC;
  signal pe53_n_31 : STD_LOGIC;
  signal pe53_n_32 : STD_LOGIC;
  signal pe53_n_33 : STD_LOGIC;
  signal pe53_n_34 : STD_LOGIC;
  signal pe53_n_35 : STD_LOGIC;
  signal pe53_n_36 : STD_LOGIC;
  signal pe53_n_37 : STD_LOGIC;
  signal pe53_n_38 : STD_LOGIC;
  signal pe53_n_39 : STD_LOGIC;
  signal pe53_n_4 : STD_LOGIC;
  signal pe53_n_5 : STD_LOGIC;
  signal pe53_n_6 : STD_LOGIC;
  signal pe53_n_7 : STD_LOGIC;
  signal pe53_n_8 : STD_LOGIC;
  signal pe53_n_9 : STD_LOGIC;
  signal pe54_n_0 : STD_LOGIC;
  signal pe54_n_1 : STD_LOGIC;
  signal pe54_n_10 : STD_LOGIC;
  signal pe54_n_11 : STD_LOGIC;
  signal pe54_n_12 : STD_LOGIC;
  signal pe54_n_13 : STD_LOGIC;
  signal pe54_n_14 : STD_LOGIC;
  signal pe54_n_15 : STD_LOGIC;
  signal pe54_n_16 : STD_LOGIC;
  signal pe54_n_17 : STD_LOGIC;
  signal pe54_n_18 : STD_LOGIC;
  signal pe54_n_19 : STD_LOGIC;
  signal pe54_n_2 : STD_LOGIC;
  signal pe54_n_20 : STD_LOGIC;
  signal pe54_n_21 : STD_LOGIC;
  signal pe54_n_22 : STD_LOGIC;
  signal pe54_n_23 : STD_LOGIC;
  signal pe54_n_24 : STD_LOGIC;
  signal pe54_n_25 : STD_LOGIC;
  signal pe54_n_26 : STD_LOGIC;
  signal pe54_n_27 : STD_LOGIC;
  signal pe54_n_28 : STD_LOGIC;
  signal pe54_n_29 : STD_LOGIC;
  signal pe54_n_3 : STD_LOGIC;
  signal pe54_n_30 : STD_LOGIC;
  signal pe54_n_31 : STD_LOGIC;
  signal pe54_n_32 : STD_LOGIC;
  signal pe54_n_33 : STD_LOGIC;
  signal pe54_n_34 : STD_LOGIC;
  signal pe54_n_35 : STD_LOGIC;
  signal pe54_n_36 : STD_LOGIC;
  signal pe54_n_37 : STD_LOGIC;
  signal pe54_n_38 : STD_LOGIC;
  signal pe54_n_39 : STD_LOGIC;
  signal pe54_n_4 : STD_LOGIC;
  signal pe54_n_5 : STD_LOGIC;
  signal pe54_n_6 : STD_LOGIC;
  signal pe54_n_7 : STD_LOGIC;
  signal pe54_n_8 : STD_LOGIC;
  signal pe54_n_9 : STD_LOGIC;
  signal pe55_n_1 : STD_LOGIC;
  signal pe55_n_10 : STD_LOGIC;
  signal pe55_n_2 : STD_LOGIC;
  signal pe55_n_3 : STD_LOGIC;
  signal pe55_n_4 : STD_LOGIC;
  signal pe55_n_5 : STD_LOGIC;
  signal pe55_n_6 : STD_LOGIC;
  signal pe55_n_7 : STD_LOGIC;
  signal pe55_n_8 : STD_LOGIC;
  signal pe55_n_9 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^q_reg_r\ : STD_LOGIC;
  signal reg_a00_n_0 : STD_LOGIC;
  signal reg_a00_n_1 : STD_LOGIC;
  signal reg_a00_n_10 : STD_LOGIC;
  signal reg_a00_n_11 : STD_LOGIC;
  signal reg_a00_n_12 : STD_LOGIC;
  signal reg_a00_n_13 : STD_LOGIC;
  signal reg_a00_n_14 : STD_LOGIC;
  signal reg_a00_n_15 : STD_LOGIC;
  signal reg_a00_n_2 : STD_LOGIC;
  signal reg_a00_n_3 : STD_LOGIC;
  signal reg_a00_n_4 : STD_LOGIC;
  signal reg_a00_n_5 : STD_LOGIC;
  signal reg_a00_n_6 : STD_LOGIC;
  signal reg_a00_n_7 : STD_LOGIC;
  signal reg_a00_n_8 : STD_LOGIC;
  signal reg_a00_n_9 : STD_LOGIC;
  signal reg_a1_0_n_0 : STD_LOGIC;
  signal reg_a1_0_n_1 : STD_LOGIC;
  signal reg_a1_0_n_10 : STD_LOGIC;
  signal reg_a1_0_n_11 : STD_LOGIC;
  signal reg_a1_0_n_12 : STD_LOGIC;
  signal reg_a1_0_n_13 : STD_LOGIC;
  signal reg_a1_0_n_14 : STD_LOGIC;
  signal reg_a1_0_n_15 : STD_LOGIC;
  signal reg_a1_0_n_2 : STD_LOGIC;
  signal reg_a1_0_n_3 : STD_LOGIC;
  signal reg_a1_0_n_4 : STD_LOGIC;
  signal reg_a1_0_n_5 : STD_LOGIC;
  signal reg_a1_0_n_6 : STD_LOGIC;
  signal reg_a1_0_n_7 : STD_LOGIC;
  signal reg_a1_0_n_8 : STD_LOGIC;
  signal reg_a1_0_n_9 : STD_LOGIC;
  signal reg_a1_1_n_0 : STD_LOGIC;
  signal reg_a1_1_n_1 : STD_LOGIC;
  signal reg_a1_1_n_10 : STD_LOGIC;
  signal reg_a1_1_n_11 : STD_LOGIC;
  signal reg_a1_1_n_12 : STD_LOGIC;
  signal reg_a1_1_n_13 : STD_LOGIC;
  signal reg_a1_1_n_14 : STD_LOGIC;
  signal reg_a1_1_n_15 : STD_LOGIC;
  signal reg_a1_1_n_2 : STD_LOGIC;
  signal reg_a1_1_n_3 : STD_LOGIC;
  signal reg_a1_1_n_4 : STD_LOGIC;
  signal reg_a1_1_n_5 : STD_LOGIC;
  signal reg_a1_1_n_6 : STD_LOGIC;
  signal reg_a1_1_n_7 : STD_LOGIC;
  signal reg_a1_1_n_8 : STD_LOGIC;
  signal reg_a1_1_n_9 : STD_LOGIC;
  signal reg_a2_0_n_0 : STD_LOGIC;
  signal reg_a2_0_n_1 : STD_LOGIC;
  signal reg_a2_0_n_10 : STD_LOGIC;
  signal reg_a2_0_n_11 : STD_LOGIC;
  signal reg_a2_0_n_12 : STD_LOGIC;
  signal reg_a2_0_n_13 : STD_LOGIC;
  signal reg_a2_0_n_14 : STD_LOGIC;
  signal reg_a2_0_n_15 : STD_LOGIC;
  signal reg_a2_0_n_2 : STD_LOGIC;
  signal reg_a2_0_n_3 : STD_LOGIC;
  signal reg_a2_0_n_4 : STD_LOGIC;
  signal reg_a2_0_n_5 : STD_LOGIC;
  signal reg_a2_0_n_6 : STD_LOGIC;
  signal reg_a2_0_n_7 : STD_LOGIC;
  signal reg_a2_0_n_8 : STD_LOGIC;
  signal reg_a2_0_n_9 : STD_LOGIC;
  signal reg_a2_1_n_0 : STD_LOGIC;
  signal reg_a2_1_n_1 : STD_LOGIC;
  signal reg_a2_1_n_10 : STD_LOGIC;
  signal reg_a2_1_n_11 : STD_LOGIC;
  signal reg_a2_1_n_12 : STD_LOGIC;
  signal reg_a2_1_n_13 : STD_LOGIC;
  signal reg_a2_1_n_14 : STD_LOGIC;
  signal reg_a2_1_n_15 : STD_LOGIC;
  signal reg_a2_1_n_2 : STD_LOGIC;
  signal reg_a2_1_n_3 : STD_LOGIC;
  signal reg_a2_1_n_4 : STD_LOGIC;
  signal reg_a2_1_n_5 : STD_LOGIC;
  signal reg_a2_1_n_6 : STD_LOGIC;
  signal reg_a2_1_n_7 : STD_LOGIC;
  signal reg_a2_1_n_8 : STD_LOGIC;
  signal reg_a2_1_n_9 : STD_LOGIC;
  signal reg_a3_0_n_0 : STD_LOGIC;
  signal reg_a3_0_n_1 : STD_LOGIC;
  signal reg_a3_0_n_10 : STD_LOGIC;
  signal reg_a3_0_n_11 : STD_LOGIC;
  signal reg_a3_0_n_12 : STD_LOGIC;
  signal reg_a3_0_n_13 : STD_LOGIC;
  signal reg_a3_0_n_14 : STD_LOGIC;
  signal reg_a3_0_n_15 : STD_LOGIC;
  signal reg_a3_0_n_2 : STD_LOGIC;
  signal reg_a3_0_n_3 : STD_LOGIC;
  signal reg_a3_0_n_4 : STD_LOGIC;
  signal reg_a3_0_n_5 : STD_LOGIC;
  signal reg_a3_0_n_6 : STD_LOGIC;
  signal reg_a3_0_n_7 : STD_LOGIC;
  signal reg_a3_0_n_8 : STD_LOGIC;
  signal reg_a3_0_n_9 : STD_LOGIC;
  signal reg_a3_1_n_0 : STD_LOGIC;
  signal reg_a3_1_n_1 : STD_LOGIC;
  signal reg_a3_1_n_10 : STD_LOGIC;
  signal reg_a3_1_n_11 : STD_LOGIC;
  signal reg_a3_1_n_12 : STD_LOGIC;
  signal reg_a3_1_n_13 : STD_LOGIC;
  signal reg_a3_1_n_14 : STD_LOGIC;
  signal reg_a3_1_n_15 : STD_LOGIC;
  signal reg_a3_1_n_2 : STD_LOGIC;
  signal reg_a3_1_n_3 : STD_LOGIC;
  signal reg_a3_1_n_4 : STD_LOGIC;
  signal reg_a3_1_n_5 : STD_LOGIC;
  signal reg_a3_1_n_6 : STD_LOGIC;
  signal reg_a3_1_n_7 : STD_LOGIC;
  signal reg_a3_1_n_8 : STD_LOGIC;
  signal reg_a3_1_n_9 : STD_LOGIC;
  signal reg_a3_2_n_0 : STD_LOGIC;
  signal reg_a3_2_n_1 : STD_LOGIC;
  signal reg_a3_2_n_10 : STD_LOGIC;
  signal reg_a3_2_n_11 : STD_LOGIC;
  signal reg_a3_2_n_12 : STD_LOGIC;
  signal reg_a3_2_n_13 : STD_LOGIC;
  signal reg_a3_2_n_14 : STD_LOGIC;
  signal reg_a3_2_n_15 : STD_LOGIC;
  signal reg_a3_2_n_2 : STD_LOGIC;
  signal reg_a3_2_n_3 : STD_LOGIC;
  signal reg_a3_2_n_4 : STD_LOGIC;
  signal reg_a3_2_n_5 : STD_LOGIC;
  signal reg_a3_2_n_6 : STD_LOGIC;
  signal reg_a3_2_n_7 : STD_LOGIC;
  signal reg_a3_2_n_8 : STD_LOGIC;
  signal reg_a3_2_n_9 : STD_LOGIC;
  signal reg_a4_1_n_0 : STD_LOGIC;
  signal reg_a4_1_n_1 : STD_LOGIC;
  signal reg_a4_1_n_10 : STD_LOGIC;
  signal reg_a4_1_n_11 : STD_LOGIC;
  signal reg_a4_1_n_12 : STD_LOGIC;
  signal reg_a4_1_n_13 : STD_LOGIC;
  signal reg_a4_1_n_14 : STD_LOGIC;
  signal reg_a4_1_n_15 : STD_LOGIC;
  signal reg_a4_1_n_2 : STD_LOGIC;
  signal reg_a4_1_n_3 : STD_LOGIC;
  signal reg_a4_1_n_4 : STD_LOGIC;
  signal reg_a4_1_n_5 : STD_LOGIC;
  signal reg_a4_1_n_6 : STD_LOGIC;
  signal reg_a4_1_n_7 : STD_LOGIC;
  signal reg_a4_1_n_8 : STD_LOGIC;
  signal reg_a4_1_n_9 : STD_LOGIC;
  signal reg_a4_2_n_0 : STD_LOGIC;
  signal reg_a4_2_n_1 : STD_LOGIC;
  signal reg_a4_2_n_10 : STD_LOGIC;
  signal reg_a4_2_n_11 : STD_LOGIC;
  signal reg_a4_2_n_12 : STD_LOGIC;
  signal reg_a4_2_n_13 : STD_LOGIC;
  signal reg_a4_2_n_14 : STD_LOGIC;
  signal reg_a4_2_n_15 : STD_LOGIC;
  signal reg_a4_2_n_2 : STD_LOGIC;
  signal reg_a4_2_n_3 : STD_LOGIC;
  signal reg_a4_2_n_4 : STD_LOGIC;
  signal reg_a4_2_n_5 : STD_LOGIC;
  signal reg_a4_2_n_6 : STD_LOGIC;
  signal reg_a4_2_n_7 : STD_LOGIC;
  signal reg_a4_2_n_8 : STD_LOGIC;
  signal reg_a4_2_n_9 : STD_LOGIC;
  signal reg_a4_3_n_0 : STD_LOGIC;
  signal reg_a4_3_n_1 : STD_LOGIC;
  signal reg_a4_3_n_10 : STD_LOGIC;
  signal reg_a4_3_n_11 : STD_LOGIC;
  signal reg_a4_3_n_12 : STD_LOGIC;
  signal reg_a4_3_n_13 : STD_LOGIC;
  signal reg_a4_3_n_14 : STD_LOGIC;
  signal reg_a4_3_n_15 : STD_LOGIC;
  signal reg_a4_3_n_2 : STD_LOGIC;
  signal reg_a4_3_n_3 : STD_LOGIC;
  signal reg_a4_3_n_4 : STD_LOGIC;
  signal reg_a4_3_n_5 : STD_LOGIC;
  signal reg_a4_3_n_6 : STD_LOGIC;
  signal reg_a4_3_n_7 : STD_LOGIC;
  signal reg_a4_3_n_8 : STD_LOGIC;
  signal reg_a4_3_n_9 : STD_LOGIC;
  signal reg_a5_2_n_0 : STD_LOGIC;
  signal reg_a5_2_n_1 : STD_LOGIC;
  signal reg_a5_2_n_10 : STD_LOGIC;
  signal reg_a5_2_n_11 : STD_LOGIC;
  signal reg_a5_2_n_12 : STD_LOGIC;
  signal reg_a5_2_n_13 : STD_LOGIC;
  signal reg_a5_2_n_14 : STD_LOGIC;
  signal reg_a5_2_n_15 : STD_LOGIC;
  signal reg_a5_2_n_2 : STD_LOGIC;
  signal reg_a5_2_n_3 : STD_LOGIC;
  signal reg_a5_2_n_4 : STD_LOGIC;
  signal reg_a5_2_n_5 : STD_LOGIC;
  signal reg_a5_2_n_6 : STD_LOGIC;
  signal reg_a5_2_n_7 : STD_LOGIC;
  signal reg_a5_2_n_8 : STD_LOGIC;
  signal reg_a5_2_n_9 : STD_LOGIC;
  signal reg_a5_3_n_0 : STD_LOGIC;
  signal reg_a5_3_n_1 : STD_LOGIC;
  signal reg_a5_3_n_10 : STD_LOGIC;
  signal reg_a5_3_n_11 : STD_LOGIC;
  signal reg_a5_3_n_12 : STD_LOGIC;
  signal reg_a5_3_n_13 : STD_LOGIC;
  signal reg_a5_3_n_14 : STD_LOGIC;
  signal reg_a5_3_n_15 : STD_LOGIC;
  signal reg_a5_3_n_2 : STD_LOGIC;
  signal reg_a5_3_n_3 : STD_LOGIC;
  signal reg_a5_3_n_4 : STD_LOGIC;
  signal reg_a5_3_n_5 : STD_LOGIC;
  signal reg_a5_3_n_6 : STD_LOGIC;
  signal reg_a5_3_n_7 : STD_LOGIC;
  signal reg_a5_3_n_8 : STD_LOGIC;
  signal reg_a5_3_n_9 : STD_LOGIC;
  signal reg_a5_4_n_0 : STD_LOGIC;
  signal reg_a5_4_n_1 : STD_LOGIC;
  signal reg_a5_4_n_10 : STD_LOGIC;
  signal reg_a5_4_n_11 : STD_LOGIC;
  signal reg_a5_4_n_12 : STD_LOGIC;
  signal reg_a5_4_n_13 : STD_LOGIC;
  signal reg_a5_4_n_14 : STD_LOGIC;
  signal reg_a5_4_n_15 : STD_LOGIC;
  signal reg_a5_4_n_2 : STD_LOGIC;
  signal reg_a5_4_n_3 : STD_LOGIC;
  signal reg_a5_4_n_4 : STD_LOGIC;
  signal reg_a5_4_n_5 : STD_LOGIC;
  signal reg_a5_4_n_6 : STD_LOGIC;
  signal reg_a5_4_n_7 : STD_LOGIC;
  signal reg_a5_4_n_8 : STD_LOGIC;
  signal reg_a5_4_n_9 : STD_LOGIC;
  signal reg_y0_0_n_0 : STD_LOGIC;
  signal reg_y0_2_n_0 : STD_LOGIC;
  signal reg_y0_3_n_0 : STD_LOGIC;
  signal reg_y0_3_n_1 : STD_LOGIC;
  signal reg_y0_3_n_10 : STD_LOGIC;
  signal reg_y0_3_n_2 : STD_LOGIC;
  signal reg_y0_3_n_3 : STD_LOGIC;
  signal reg_y0_3_n_4 : STD_LOGIC;
  signal reg_y0_3_n_5 : STD_LOGIC;
  signal reg_y0_3_n_6 : STD_LOGIC;
  signal reg_y0_3_n_7 : STD_LOGIC;
  signal reg_y0_3_n_8 : STD_LOGIC;
  signal reg_y0_3_n_9 : STD_LOGIC;
  signal reg_y0_4_n_0 : STD_LOGIC;
  signal reg_y0_4_n_1 : STD_LOGIC;
  signal reg_y0_4_n_2 : STD_LOGIC;
  signal reg_y0_4_n_3 : STD_LOGIC;
  signal reg_y0_4_n_4 : STD_LOGIC;
  signal reg_y0_4_n_5 : STD_LOGIC;
  signal reg_y0_4_n_6 : STD_LOGIC;
  signal reg_y0_4_n_7 : STD_LOGIC;
  signal reg_y0_4_n_8 : STD_LOGIC;
  signal reg_y0_4_n_9 : STD_LOGIC;
  signal reg_y10_n_0 : STD_LOGIC;
  signal reg_y10_n_1 : STD_LOGIC;
  signal reg_y10_n_10 : STD_LOGIC;
  signal reg_y10_n_11 : STD_LOGIC;
  signal reg_y10_n_12 : STD_LOGIC;
  signal reg_y10_n_13 : STD_LOGIC;
  signal reg_y10_n_14 : STD_LOGIC;
  signal reg_y10_n_15 : STD_LOGIC;
  signal reg_y10_n_2 : STD_LOGIC;
  signal reg_y10_n_3 : STD_LOGIC;
  signal reg_y10_n_4 : STD_LOGIC;
  signal reg_y10_n_5 : STD_LOGIC;
  signal reg_y10_n_6 : STD_LOGIC;
  signal reg_y10_n_7 : STD_LOGIC;
  signal reg_y10_n_8 : STD_LOGIC;
  signal reg_y10_n_9 : STD_LOGIC;
  signal reg_y11_n_0 : STD_LOGIC;
  signal reg_y11_n_1 : STD_LOGIC;
  signal reg_y11_n_10 : STD_LOGIC;
  signal reg_y11_n_11 : STD_LOGIC;
  signal reg_y11_n_12 : STD_LOGIC;
  signal reg_y11_n_13 : STD_LOGIC;
  signal reg_y11_n_14 : STD_LOGIC;
  signal reg_y11_n_15 : STD_LOGIC;
  signal reg_y11_n_2 : STD_LOGIC;
  signal reg_y11_n_3 : STD_LOGIC;
  signal reg_y11_n_4 : STD_LOGIC;
  signal reg_y11_n_5 : STD_LOGIC;
  signal reg_y11_n_6 : STD_LOGIC;
  signal reg_y11_n_7 : STD_LOGIC;
  signal reg_y11_n_8 : STD_LOGIC;
  signal reg_y11_n_9 : STD_LOGIC;
  signal reg_y12_n_0 : STD_LOGIC;
  signal reg_y12_n_1 : STD_LOGIC;
  signal reg_y12_n_10 : STD_LOGIC;
  signal reg_y12_n_11 : STD_LOGIC;
  signal reg_y12_n_12 : STD_LOGIC;
  signal reg_y12_n_13 : STD_LOGIC;
  signal reg_y12_n_14 : STD_LOGIC;
  signal reg_y12_n_15 : STD_LOGIC;
  signal reg_y12_n_2 : STD_LOGIC;
  signal reg_y12_n_3 : STD_LOGIC;
  signal reg_y12_n_4 : STD_LOGIC;
  signal reg_y12_n_5 : STD_LOGIC;
  signal reg_y12_n_6 : STD_LOGIC;
  signal reg_y12_n_7 : STD_LOGIC;
  signal reg_y12_n_8 : STD_LOGIC;
  signal reg_y12_n_9 : STD_LOGIC;
  signal reg_y13_n_0 : STD_LOGIC;
  signal reg_y13_n_1 : STD_LOGIC;
  signal reg_y13_n_10 : STD_LOGIC;
  signal reg_y13_n_11 : STD_LOGIC;
  signal reg_y13_n_12 : STD_LOGIC;
  signal reg_y13_n_13 : STD_LOGIC;
  signal reg_y13_n_14 : STD_LOGIC;
  signal reg_y13_n_15 : STD_LOGIC;
  signal reg_y13_n_2 : STD_LOGIC;
  signal reg_y13_n_3 : STD_LOGIC;
  signal reg_y13_n_4 : STD_LOGIC;
  signal reg_y13_n_5 : STD_LOGIC;
  signal reg_y13_n_6 : STD_LOGIC;
  signal reg_y13_n_7 : STD_LOGIC;
  signal reg_y13_n_8 : STD_LOGIC;
  signal reg_y13_n_9 : STD_LOGIC;
  signal reg_y14_n_0 : STD_LOGIC;
  signal reg_y14_n_1 : STD_LOGIC;
  signal reg_y14_n_10 : STD_LOGIC;
  signal reg_y14_n_11 : STD_LOGIC;
  signal reg_y14_n_12 : STD_LOGIC;
  signal reg_y14_n_13 : STD_LOGIC;
  signal reg_y14_n_14 : STD_LOGIC;
  signal reg_y14_n_15 : STD_LOGIC;
  signal reg_y14_n_2 : STD_LOGIC;
  signal reg_y14_n_3 : STD_LOGIC;
  signal reg_y14_n_4 : STD_LOGIC;
  signal reg_y14_n_5 : STD_LOGIC;
  signal reg_y14_n_6 : STD_LOGIC;
  signal reg_y14_n_7 : STD_LOGIC;
  signal reg_y14_n_8 : STD_LOGIC;
  signal reg_y14_n_9 : STD_LOGIC;
  signal reg_y15_n_0 : STD_LOGIC;
  signal reg_y15_n_1 : STD_LOGIC;
  signal reg_y15_n_10 : STD_LOGIC;
  signal reg_y15_n_11 : STD_LOGIC;
  signal reg_y15_n_12 : STD_LOGIC;
  signal reg_y15_n_13 : STD_LOGIC;
  signal reg_y15_n_14 : STD_LOGIC;
  signal reg_y15_n_15 : STD_LOGIC;
  signal reg_y15_n_2 : STD_LOGIC;
  signal reg_y15_n_3 : STD_LOGIC;
  signal reg_y15_n_4 : STD_LOGIC;
  signal reg_y15_n_5 : STD_LOGIC;
  signal reg_y15_n_6 : STD_LOGIC;
  signal reg_y15_n_7 : STD_LOGIC;
  signal reg_y15_n_8 : STD_LOGIC;
  signal reg_y15_n_9 : STD_LOGIC;
  signal reg_y1_2_n_0 : STD_LOGIC;
  signal reg_y1_2_n_1 : STD_LOGIC;
  signal reg_y1_2_n_2 : STD_LOGIC;
  signal reg_y1_2_n_3 : STD_LOGIC;
  signal reg_y1_2_n_4 : STD_LOGIC;
  signal reg_y1_2_n_5 : STD_LOGIC;
  signal reg_y1_2_n_6 : STD_LOGIC;
  signal reg_y1_2_n_7 : STD_LOGIC;
  signal reg_y1_2_n_8 : STD_LOGIC;
  signal reg_y1_2_n_9 : STD_LOGIC;
  signal reg_y1_3_n_0 : STD_LOGIC;
  signal reg_y1_3_n_1 : STD_LOGIC;
  signal reg_y1_3_n_2 : STD_LOGIC;
  signal reg_y1_3_n_3 : STD_LOGIC;
  signal reg_y1_3_n_4 : STD_LOGIC;
  signal reg_y1_3_n_5 : STD_LOGIC;
  signal reg_y1_3_n_6 : STD_LOGIC;
  signal reg_y1_3_n_7 : STD_LOGIC;
  signal reg_y1_3_n_8 : STD_LOGIC;
  signal reg_y1_3_n_9 : STD_LOGIC;
  signal reg_y20_n_0 : STD_LOGIC;
  signal reg_y20_n_1 : STD_LOGIC;
  signal reg_y20_n_10 : STD_LOGIC;
  signal reg_y20_n_11 : STD_LOGIC;
  signal reg_y20_n_12 : STD_LOGIC;
  signal reg_y20_n_13 : STD_LOGIC;
  signal reg_y20_n_14 : STD_LOGIC;
  signal reg_y20_n_15 : STD_LOGIC;
  signal reg_y20_n_2 : STD_LOGIC;
  signal reg_y20_n_3 : STD_LOGIC;
  signal reg_y20_n_4 : STD_LOGIC;
  signal reg_y20_n_5 : STD_LOGIC;
  signal reg_y20_n_6 : STD_LOGIC;
  signal reg_y20_n_7 : STD_LOGIC;
  signal reg_y20_n_8 : STD_LOGIC;
  signal reg_y20_n_9 : STD_LOGIC;
  signal reg_y21_n_0 : STD_LOGIC;
  signal reg_y21_n_1 : STD_LOGIC;
  signal reg_y21_n_10 : STD_LOGIC;
  signal reg_y21_n_11 : STD_LOGIC;
  signal reg_y21_n_12 : STD_LOGIC;
  signal reg_y21_n_13 : STD_LOGIC;
  signal reg_y21_n_14 : STD_LOGIC;
  signal reg_y21_n_15 : STD_LOGIC;
  signal reg_y21_n_2 : STD_LOGIC;
  signal reg_y21_n_3 : STD_LOGIC;
  signal reg_y21_n_4 : STD_LOGIC;
  signal reg_y21_n_5 : STD_LOGIC;
  signal reg_y21_n_6 : STD_LOGIC;
  signal reg_y21_n_7 : STD_LOGIC;
  signal reg_y21_n_8 : STD_LOGIC;
  signal reg_y21_n_9 : STD_LOGIC;
  signal reg_y22_n_0 : STD_LOGIC;
  signal reg_y22_n_1 : STD_LOGIC;
  signal reg_y22_n_10 : STD_LOGIC;
  signal reg_y22_n_11 : STD_LOGIC;
  signal reg_y22_n_12 : STD_LOGIC;
  signal reg_y22_n_13 : STD_LOGIC;
  signal reg_y22_n_14 : STD_LOGIC;
  signal reg_y22_n_15 : STD_LOGIC;
  signal reg_y22_n_2 : STD_LOGIC;
  signal reg_y22_n_3 : STD_LOGIC;
  signal reg_y22_n_4 : STD_LOGIC;
  signal reg_y22_n_5 : STD_LOGIC;
  signal reg_y22_n_6 : STD_LOGIC;
  signal reg_y22_n_7 : STD_LOGIC;
  signal reg_y22_n_8 : STD_LOGIC;
  signal reg_y22_n_9 : STD_LOGIC;
  signal reg_y23_n_0 : STD_LOGIC;
  signal reg_y23_n_1 : STD_LOGIC;
  signal reg_y23_n_10 : STD_LOGIC;
  signal reg_y23_n_11 : STD_LOGIC;
  signal reg_y23_n_12 : STD_LOGIC;
  signal reg_y23_n_13 : STD_LOGIC;
  signal reg_y23_n_14 : STD_LOGIC;
  signal reg_y23_n_15 : STD_LOGIC;
  signal reg_y23_n_2 : STD_LOGIC;
  signal reg_y23_n_3 : STD_LOGIC;
  signal reg_y23_n_4 : STD_LOGIC;
  signal reg_y23_n_5 : STD_LOGIC;
  signal reg_y23_n_6 : STD_LOGIC;
  signal reg_y23_n_7 : STD_LOGIC;
  signal reg_y23_n_8 : STD_LOGIC;
  signal reg_y23_n_9 : STD_LOGIC;
  signal reg_y24_n_0 : STD_LOGIC;
  signal reg_y24_n_1 : STD_LOGIC;
  signal reg_y24_n_10 : STD_LOGIC;
  signal reg_y24_n_11 : STD_LOGIC;
  signal reg_y24_n_12 : STD_LOGIC;
  signal reg_y24_n_13 : STD_LOGIC;
  signal reg_y24_n_14 : STD_LOGIC;
  signal reg_y24_n_15 : STD_LOGIC;
  signal reg_y24_n_2 : STD_LOGIC;
  signal reg_y24_n_3 : STD_LOGIC;
  signal reg_y24_n_4 : STD_LOGIC;
  signal reg_y24_n_5 : STD_LOGIC;
  signal reg_y24_n_6 : STD_LOGIC;
  signal reg_y24_n_7 : STD_LOGIC;
  signal reg_y24_n_8 : STD_LOGIC;
  signal reg_y24_n_9 : STD_LOGIC;
  signal reg_y25_n_0 : STD_LOGIC;
  signal reg_y25_n_1 : STD_LOGIC;
  signal reg_y25_n_10 : STD_LOGIC;
  signal reg_y25_n_11 : STD_LOGIC;
  signal reg_y25_n_12 : STD_LOGIC;
  signal reg_y25_n_13 : STD_LOGIC;
  signal reg_y25_n_14 : STD_LOGIC;
  signal reg_y25_n_15 : STD_LOGIC;
  signal reg_y25_n_2 : STD_LOGIC;
  signal reg_y25_n_3 : STD_LOGIC;
  signal reg_y25_n_4 : STD_LOGIC;
  signal reg_y25_n_5 : STD_LOGIC;
  signal reg_y25_n_6 : STD_LOGIC;
  signal reg_y25_n_7 : STD_LOGIC;
  signal reg_y25_n_8 : STD_LOGIC;
  signal reg_y25_n_9 : STD_LOGIC;
  signal reg_y2_1_n_0 : STD_LOGIC;
  signal reg_y2_1_n_1 : STD_LOGIC;
  signal reg_y2_1_n_2 : STD_LOGIC;
  signal reg_y2_1_n_3 : STD_LOGIC;
  signal reg_y2_1_n_4 : STD_LOGIC;
  signal reg_y2_1_n_5 : STD_LOGIC;
  signal reg_y2_1_n_6 : STD_LOGIC;
  signal reg_y2_1_n_7 : STD_LOGIC;
  signal reg_y2_1_n_8 : STD_LOGIC;
  signal reg_y2_1_n_9 : STD_LOGIC;
  signal reg_y2_2_n_0 : STD_LOGIC;
  signal reg_y2_2_n_1 : STD_LOGIC;
  signal reg_y2_2_n_2 : STD_LOGIC;
  signal reg_y2_2_n_3 : STD_LOGIC;
  signal reg_y2_2_n_4 : STD_LOGIC;
  signal reg_y2_2_n_5 : STD_LOGIC;
  signal reg_y2_2_n_6 : STD_LOGIC;
  signal reg_y2_2_n_7 : STD_LOGIC;
  signal reg_y2_2_n_8 : STD_LOGIC;
  signal reg_y2_2_n_9 : STD_LOGIC;
  signal reg_y30_n_0 : STD_LOGIC;
  signal reg_y30_n_1 : STD_LOGIC;
  signal reg_y30_n_10 : STD_LOGIC;
  signal reg_y30_n_11 : STD_LOGIC;
  signal reg_y30_n_12 : STD_LOGIC;
  signal reg_y30_n_13 : STD_LOGIC;
  signal reg_y30_n_14 : STD_LOGIC;
  signal reg_y30_n_15 : STD_LOGIC;
  signal reg_y30_n_2 : STD_LOGIC;
  signal reg_y30_n_3 : STD_LOGIC;
  signal reg_y30_n_4 : STD_LOGIC;
  signal reg_y30_n_5 : STD_LOGIC;
  signal reg_y30_n_6 : STD_LOGIC;
  signal reg_y30_n_7 : STD_LOGIC;
  signal reg_y30_n_8 : STD_LOGIC;
  signal reg_y30_n_9 : STD_LOGIC;
  signal reg_y31_n_0 : STD_LOGIC;
  signal reg_y31_n_1 : STD_LOGIC;
  signal reg_y31_n_10 : STD_LOGIC;
  signal reg_y31_n_11 : STD_LOGIC;
  signal reg_y31_n_12 : STD_LOGIC;
  signal reg_y31_n_13 : STD_LOGIC;
  signal reg_y31_n_14 : STD_LOGIC;
  signal reg_y31_n_15 : STD_LOGIC;
  signal reg_y31_n_2 : STD_LOGIC;
  signal reg_y31_n_3 : STD_LOGIC;
  signal reg_y31_n_4 : STD_LOGIC;
  signal reg_y31_n_5 : STD_LOGIC;
  signal reg_y31_n_6 : STD_LOGIC;
  signal reg_y31_n_7 : STD_LOGIC;
  signal reg_y31_n_8 : STD_LOGIC;
  signal reg_y31_n_9 : STD_LOGIC;
  signal reg_y32_n_0 : STD_LOGIC;
  signal reg_y32_n_1 : STD_LOGIC;
  signal reg_y32_n_10 : STD_LOGIC;
  signal reg_y32_n_11 : STD_LOGIC;
  signal reg_y32_n_12 : STD_LOGIC;
  signal reg_y32_n_13 : STD_LOGIC;
  signal reg_y32_n_14 : STD_LOGIC;
  signal reg_y32_n_15 : STD_LOGIC;
  signal reg_y32_n_2 : STD_LOGIC;
  signal reg_y32_n_3 : STD_LOGIC;
  signal reg_y32_n_4 : STD_LOGIC;
  signal reg_y32_n_5 : STD_LOGIC;
  signal reg_y32_n_6 : STD_LOGIC;
  signal reg_y32_n_7 : STD_LOGIC;
  signal reg_y32_n_8 : STD_LOGIC;
  signal reg_y32_n_9 : STD_LOGIC;
  signal reg_y33_n_0 : STD_LOGIC;
  signal reg_y33_n_1 : STD_LOGIC;
  signal reg_y33_n_10 : STD_LOGIC;
  signal reg_y33_n_11 : STD_LOGIC;
  signal reg_y33_n_12 : STD_LOGIC;
  signal reg_y33_n_13 : STD_LOGIC;
  signal reg_y33_n_14 : STD_LOGIC;
  signal reg_y33_n_15 : STD_LOGIC;
  signal reg_y33_n_2 : STD_LOGIC;
  signal reg_y33_n_3 : STD_LOGIC;
  signal reg_y33_n_4 : STD_LOGIC;
  signal reg_y33_n_5 : STD_LOGIC;
  signal reg_y33_n_6 : STD_LOGIC;
  signal reg_y33_n_7 : STD_LOGIC;
  signal reg_y33_n_8 : STD_LOGIC;
  signal reg_y33_n_9 : STD_LOGIC;
  signal reg_y34_n_0 : STD_LOGIC;
  signal reg_y34_n_1 : STD_LOGIC;
  signal reg_y34_n_10 : STD_LOGIC;
  signal reg_y34_n_11 : STD_LOGIC;
  signal reg_y34_n_12 : STD_LOGIC;
  signal reg_y34_n_13 : STD_LOGIC;
  signal reg_y34_n_14 : STD_LOGIC;
  signal reg_y34_n_15 : STD_LOGIC;
  signal reg_y34_n_2 : STD_LOGIC;
  signal reg_y34_n_3 : STD_LOGIC;
  signal reg_y34_n_4 : STD_LOGIC;
  signal reg_y34_n_5 : STD_LOGIC;
  signal reg_y34_n_6 : STD_LOGIC;
  signal reg_y34_n_7 : STD_LOGIC;
  signal reg_y34_n_8 : STD_LOGIC;
  signal reg_y34_n_9 : STD_LOGIC;
  signal reg_y35_n_0 : STD_LOGIC;
  signal reg_y35_n_1 : STD_LOGIC;
  signal reg_y35_n_10 : STD_LOGIC;
  signal reg_y35_n_11 : STD_LOGIC;
  signal reg_y35_n_12 : STD_LOGIC;
  signal reg_y35_n_13 : STD_LOGIC;
  signal reg_y35_n_14 : STD_LOGIC;
  signal reg_y35_n_15 : STD_LOGIC;
  signal reg_y35_n_2 : STD_LOGIC;
  signal reg_y35_n_3 : STD_LOGIC;
  signal reg_y35_n_4 : STD_LOGIC;
  signal reg_y35_n_5 : STD_LOGIC;
  signal reg_y35_n_6 : STD_LOGIC;
  signal reg_y35_n_7 : STD_LOGIC;
  signal reg_y35_n_8 : STD_LOGIC;
  signal reg_y35_n_9 : STD_LOGIC;
  signal reg_y3_0_n_0 : STD_LOGIC;
  signal reg_y3_0_n_1 : STD_LOGIC;
  signal reg_y3_0_n_2 : STD_LOGIC;
  signal reg_y3_0_n_3 : STD_LOGIC;
  signal reg_y3_0_n_4 : STD_LOGIC;
  signal reg_y3_0_n_5 : STD_LOGIC;
  signal reg_y3_0_n_6 : STD_LOGIC;
  signal reg_y3_0_n_7 : STD_LOGIC;
  signal reg_y3_0_n_8 : STD_LOGIC;
  signal reg_y3_0_n_9 : STD_LOGIC;
  signal reg_y3_1_n_0 : STD_LOGIC;
  signal reg_y3_1_n_1 : STD_LOGIC;
  signal reg_y3_1_n_2 : STD_LOGIC;
  signal reg_y3_1_n_3 : STD_LOGIC;
  signal reg_y3_1_n_4 : STD_LOGIC;
  signal reg_y3_1_n_5 : STD_LOGIC;
  signal reg_y3_1_n_6 : STD_LOGIC;
  signal reg_y3_1_n_7 : STD_LOGIC;
  signal reg_y3_1_n_8 : STD_LOGIC;
  signal reg_y3_1_n_9 : STD_LOGIC;
  signal reg_y40_n_0 : STD_LOGIC;
  signal reg_y40_n_1 : STD_LOGIC;
  signal reg_y40_n_10 : STD_LOGIC;
  signal reg_y40_n_11 : STD_LOGIC;
  signal reg_y40_n_12 : STD_LOGIC;
  signal reg_y40_n_13 : STD_LOGIC;
  signal reg_y40_n_14 : STD_LOGIC;
  signal reg_y40_n_15 : STD_LOGIC;
  signal reg_y40_n_2 : STD_LOGIC;
  signal reg_y40_n_3 : STD_LOGIC;
  signal reg_y40_n_4 : STD_LOGIC;
  signal reg_y40_n_5 : STD_LOGIC;
  signal reg_y40_n_6 : STD_LOGIC;
  signal reg_y40_n_7 : STD_LOGIC;
  signal reg_y40_n_8 : STD_LOGIC;
  signal reg_y40_n_9 : STD_LOGIC;
  signal reg_y41_n_0 : STD_LOGIC;
  signal reg_y41_n_1 : STD_LOGIC;
  signal reg_y41_n_10 : STD_LOGIC;
  signal reg_y41_n_11 : STD_LOGIC;
  signal reg_y41_n_12 : STD_LOGIC;
  signal reg_y41_n_13 : STD_LOGIC;
  signal reg_y41_n_14 : STD_LOGIC;
  signal reg_y41_n_15 : STD_LOGIC;
  signal reg_y41_n_2 : STD_LOGIC;
  signal reg_y41_n_3 : STD_LOGIC;
  signal reg_y41_n_4 : STD_LOGIC;
  signal reg_y41_n_5 : STD_LOGIC;
  signal reg_y41_n_6 : STD_LOGIC;
  signal reg_y41_n_7 : STD_LOGIC;
  signal reg_y41_n_8 : STD_LOGIC;
  signal reg_y41_n_9 : STD_LOGIC;
  signal reg_y42_n_0 : STD_LOGIC;
  signal reg_y42_n_1 : STD_LOGIC;
  signal reg_y42_n_10 : STD_LOGIC;
  signal reg_y42_n_11 : STD_LOGIC;
  signal reg_y42_n_12 : STD_LOGIC;
  signal reg_y42_n_13 : STD_LOGIC;
  signal reg_y42_n_14 : STD_LOGIC;
  signal reg_y42_n_15 : STD_LOGIC;
  signal reg_y42_n_2 : STD_LOGIC;
  signal reg_y42_n_3 : STD_LOGIC;
  signal reg_y42_n_4 : STD_LOGIC;
  signal reg_y42_n_5 : STD_LOGIC;
  signal reg_y42_n_6 : STD_LOGIC;
  signal reg_y42_n_7 : STD_LOGIC;
  signal reg_y42_n_8 : STD_LOGIC;
  signal reg_y42_n_9 : STD_LOGIC;
  signal reg_y43_n_0 : STD_LOGIC;
  signal reg_y43_n_1 : STD_LOGIC;
  signal reg_y43_n_10 : STD_LOGIC;
  signal reg_y43_n_11 : STD_LOGIC;
  signal reg_y43_n_12 : STD_LOGIC;
  signal reg_y43_n_13 : STD_LOGIC;
  signal reg_y43_n_14 : STD_LOGIC;
  signal reg_y43_n_15 : STD_LOGIC;
  signal reg_y43_n_2 : STD_LOGIC;
  signal reg_y43_n_3 : STD_LOGIC;
  signal reg_y43_n_4 : STD_LOGIC;
  signal reg_y43_n_5 : STD_LOGIC;
  signal reg_y43_n_6 : STD_LOGIC;
  signal reg_y43_n_7 : STD_LOGIC;
  signal reg_y43_n_8 : STD_LOGIC;
  signal reg_y43_n_9 : STD_LOGIC;
  signal reg_y44_n_0 : STD_LOGIC;
  signal reg_y44_n_1 : STD_LOGIC;
  signal reg_y44_n_10 : STD_LOGIC;
  signal reg_y44_n_11 : STD_LOGIC;
  signal reg_y44_n_12 : STD_LOGIC;
  signal reg_y44_n_13 : STD_LOGIC;
  signal reg_y44_n_14 : STD_LOGIC;
  signal reg_y44_n_15 : STD_LOGIC;
  signal reg_y44_n_2 : STD_LOGIC;
  signal reg_y44_n_3 : STD_LOGIC;
  signal reg_y44_n_4 : STD_LOGIC;
  signal reg_y44_n_5 : STD_LOGIC;
  signal reg_y44_n_6 : STD_LOGIC;
  signal reg_y44_n_7 : STD_LOGIC;
  signal reg_y44_n_8 : STD_LOGIC;
  signal reg_y44_n_9 : STD_LOGIC;
  signal reg_y45_n_0 : STD_LOGIC;
  signal reg_y45_n_1 : STD_LOGIC;
  signal reg_y45_n_10 : STD_LOGIC;
  signal reg_y45_n_11 : STD_LOGIC;
  signal reg_y45_n_12 : STD_LOGIC;
  signal reg_y45_n_13 : STD_LOGIC;
  signal reg_y45_n_14 : STD_LOGIC;
  signal reg_y45_n_15 : STD_LOGIC;
  signal reg_y45_n_2 : STD_LOGIC;
  signal reg_y45_n_3 : STD_LOGIC;
  signal reg_y45_n_4 : STD_LOGIC;
  signal reg_y45_n_5 : STD_LOGIC;
  signal reg_y45_n_6 : STD_LOGIC;
  signal reg_y45_n_7 : STD_LOGIC;
  signal reg_y45_n_8 : STD_LOGIC;
  signal reg_y45_n_9 : STD_LOGIC;
  signal reg_y4_0_n_0 : STD_LOGIC;
  signal reg_y4_0_n_1 : STD_LOGIC;
  signal reg_y4_0_n_2 : STD_LOGIC;
  signal reg_y4_0_n_3 : STD_LOGIC;
  signal reg_y4_0_n_4 : STD_LOGIC;
  signal reg_y4_0_n_5 : STD_LOGIC;
  signal reg_y4_0_n_6 : STD_LOGIC;
  signal reg_y4_0_n_7 : STD_LOGIC;
  signal reg_y4_0_n_8 : STD_LOGIC;
  signal reg_y4_0_n_9 : STD_LOGIC;
  signal reg_y50_n_0 : STD_LOGIC;
  signal reg_y54_n_0 : STD_LOGIC;
  signal reg_y54_n_1 : STD_LOGIC;
  signal reg_y54_n_2 : STD_LOGIC;
  signal reg_y54_n_3 : STD_LOGIC;
  signal reg_y54_n_4 : STD_LOGIC;
  signal reg_y54_n_5 : STD_LOGIC;
  signal reg_y54_n_6 : STD_LOGIC;
  signal reg_y54_n_7 : STD_LOGIC;
  signal reg_y54_n_8 : STD_LOGIC;
  signal reg_y54_n_9 : STD_LOGIC;
  signal reg_y55_n_0 : STD_LOGIC;
  signal reg_y55_n_1 : STD_LOGIC;
  signal reg_y55_n_2 : STD_LOGIC;
  signal reg_y55_n_3 : STD_LOGIC;
  signal reg_y55_n_4 : STD_LOGIC;
  signal reg_y55_n_5 : STD_LOGIC;
  signal reg_y55_n_6 : STD_LOGIC;
  signal reg_y55_n_7 : STD_LOGIC;
  signal reg_y55_n_8 : STD_LOGIC;
  signal reg_y55_n_9 : STD_LOGIC;
begin
  aresetn_0 <= \^aresetn_0\;
  \cnt_main_reg_reg[5]\ <= \^cnt_main_reg_reg[5]\;
  \cnt_main_reg_reg[5]_0\ <= \^cnt_main_reg_reg[5]_0\;
  \cnt_main_reg_reg[5]_1\ <= \^cnt_main_reg_reg[5]_1\;
  \cnt_main_reg_reg[5]_2\ <= \^cnt_main_reg_reg[5]_2\;
  q_reg_r <= \^q_reg_r\;
pe00: entity work.design_1_axis_ann_0_0_pe
     port map (
      A(15 downto 0) => a0(15 downto 0),
      CEB2 => pe05_n_16,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]_0\,
      P(15 downto 0) => p_0_in(15 downto 0),
      aclk => aclk,
      b00(9 downto 0) => b00(9 downto 0),
      doutb(5 downto 0) => doutb(5 downto 0),
      \q_reg[15]\ => \^aresetn_0\
    );
pe01: entity work.design_1_axis_ann_0_0_pe_35
     port map (
      A(15 downto 0) => a0(15 downto 0),
      CEB2 => pe05_n_16,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]_0\,
      P(15) => pe01_n_0,
      P(14) => pe01_n_1,
      P(13) => pe01_n_2,
      P(12) => pe01_n_3,
      P(11) => pe01_n_4,
      P(10) => pe01_n_5,
      P(9) => pe01_n_6,
      P(8) => pe01_n_7,
      P(7) => pe01_n_8,
      P(6) => pe01_n_9,
      P(5) => pe01_n_10,
      P(4) => pe01_n_11,
      P(3) => pe01_n_12,
      P(2) => pe01_n_13,
      P(1) => pe01_n_14,
      P(0) => pe01_n_15,
      Q(5 downto 0) => Q(5 downto 0),
      a0_sel => a0_sel,
      aclk => aclk,
      b01(9 downto 0) => b01(9 downto 0),
      doutb(5 downto 0) => doutb(11 downto 6),
      \q_reg[15]\ => \^aresetn_0\,
      \q_reg[15]_0\(15 downto 0) => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(15 downto 0)
    );
pe02: entity work.design_1_axis_ann_0_0_pe_36
     port map (
      A(15) => reg_a00_n_0,
      A(14) => reg_a00_n_1,
      A(13) => reg_a00_n_2,
      A(12) => reg_a00_n_3,
      A(11) => reg_a00_n_4,
      A(10) => reg_a00_n_5,
      A(9) => reg_a00_n_6,
      A(8) => reg_a00_n_7,
      A(7) => reg_a00_n_8,
      A(6) => reg_a00_n_9,
      A(5) => reg_a00_n_10,
      A(4) => reg_a00_n_11,
      A(3) => reg_a00_n_12,
      A(2) => reg_a00_n_13,
      A(1) => reg_a00_n_14,
      A(0) => reg_a00_n_15,
      ACOUT(29) => pe02_n_0,
      ACOUT(28) => pe02_n_1,
      ACOUT(27) => pe02_n_2,
      ACOUT(26) => pe02_n_3,
      ACOUT(25) => pe02_n_4,
      ACOUT(24) => pe02_n_5,
      ACOUT(23) => pe02_n_6,
      ACOUT(22) => pe02_n_7,
      ACOUT(21) => pe02_n_8,
      ACOUT(20) => pe02_n_9,
      ACOUT(19) => pe02_n_10,
      ACOUT(18) => pe02_n_11,
      ACOUT(17) => pe02_n_12,
      ACOUT(16) => pe02_n_13,
      ACOUT(15) => pe02_n_14,
      ACOUT(14) => pe02_n_15,
      ACOUT(13) => pe02_n_16,
      ACOUT(12) => pe02_n_17,
      ACOUT(11) => pe02_n_18,
      ACOUT(10) => pe02_n_19,
      ACOUT(9) => pe02_n_20,
      ACOUT(8) => pe02_n_21,
      ACOUT(7) => pe02_n_22,
      ACOUT(6) => pe02_n_23,
      ACOUT(5) => pe02_n_24,
      ACOUT(4) => pe02_n_25,
      ACOUT(3) => pe02_n_26,
      ACOUT(2) => pe02_n_27,
      ACOUT(1) => pe02_n_28,
      ACOUT(0) => pe02_n_29,
      CEB2 => pe05_n_16,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]_0\,
      P(15) => pe02_n_30,
      P(14) => pe02_n_31,
      P(13) => pe02_n_32,
      P(12) => pe02_n_33,
      P(11) => pe02_n_34,
      P(10) => pe02_n_35,
      P(9) => pe02_n_36,
      P(8) => pe02_n_37,
      P(7) => pe02_n_38,
      P(6) => pe02_n_39,
      P(5) => pe02_n_40,
      P(4) => pe02_n_41,
      P(3) => pe02_n_42,
      P(2) => pe02_n_43,
      P(1) => pe02_n_44,
      P(0) => pe02_n_45,
      aclk => aclk,
      b02(9 downto 0) => b02(9 downto 0),
      doutb(5 downto 0) => doutb(17 downto 12),
      \q_reg[15]\ => \^aresetn_0\
    );
pe03: entity work.design_1_axis_ann_0_0_pe_37
     port map (
      ACOUT(29) => pe03_n_0,
      ACOUT(28) => pe03_n_1,
      ACOUT(27) => pe03_n_2,
      ACOUT(26) => pe03_n_3,
      ACOUT(25) => pe03_n_4,
      ACOUT(24) => pe03_n_5,
      ACOUT(23) => pe03_n_6,
      ACOUT(22) => pe03_n_7,
      ACOUT(21) => pe03_n_8,
      ACOUT(20) => pe03_n_9,
      ACOUT(19) => pe03_n_10,
      ACOUT(18) => pe03_n_11,
      ACOUT(17) => pe03_n_12,
      ACOUT(16) => pe03_n_13,
      ACOUT(15) => pe03_n_14,
      ACOUT(14) => pe03_n_15,
      ACOUT(13) => pe03_n_16,
      ACOUT(12) => pe03_n_17,
      ACOUT(11) => pe03_n_18,
      ACOUT(10) => pe03_n_19,
      ACOUT(9) => pe03_n_20,
      ACOUT(8) => pe03_n_21,
      ACOUT(7) => pe03_n_22,
      ACOUT(6) => pe03_n_23,
      ACOUT(5) => pe03_n_24,
      ACOUT(4) => pe03_n_25,
      ACOUT(3) => pe03_n_26,
      ACOUT(2) => pe03_n_27,
      ACOUT(1) => pe03_n_28,
      ACOUT(0) => pe03_n_29,
      CEB2 => pe05_n_16,
      DSP_ALU_INST(29) => pe02_n_0,
      DSP_ALU_INST(28) => pe02_n_1,
      DSP_ALU_INST(27) => pe02_n_2,
      DSP_ALU_INST(26) => pe02_n_3,
      DSP_ALU_INST(25) => pe02_n_4,
      DSP_ALU_INST(24) => pe02_n_5,
      DSP_ALU_INST(23) => pe02_n_6,
      DSP_ALU_INST(22) => pe02_n_7,
      DSP_ALU_INST(21) => pe02_n_8,
      DSP_ALU_INST(20) => pe02_n_9,
      DSP_ALU_INST(19) => pe02_n_10,
      DSP_ALU_INST(18) => pe02_n_11,
      DSP_ALU_INST(17) => pe02_n_12,
      DSP_ALU_INST(16) => pe02_n_13,
      DSP_ALU_INST(15) => pe02_n_14,
      DSP_ALU_INST(14) => pe02_n_15,
      DSP_ALU_INST(13) => pe02_n_16,
      DSP_ALU_INST(12) => pe02_n_17,
      DSP_ALU_INST(11) => pe02_n_18,
      DSP_ALU_INST(10) => pe02_n_19,
      DSP_ALU_INST(9) => pe02_n_20,
      DSP_ALU_INST(8) => pe02_n_21,
      DSP_ALU_INST(7) => pe02_n_22,
      DSP_ALU_INST(6) => pe02_n_23,
      DSP_ALU_INST(5) => pe02_n_24,
      DSP_ALU_INST(4) => pe02_n_25,
      DSP_ALU_INST(3) => pe02_n_26,
      DSP_ALU_INST(2) => pe02_n_27,
      DSP_ALU_INST(1) => pe02_n_28,
      DSP_ALU_INST(0) => pe02_n_29,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]_0\,
      P(15) => pe03_n_30,
      P(14) => pe03_n_31,
      P(13) => pe03_n_32,
      P(12) => pe03_n_33,
      P(11) => pe03_n_34,
      P(10) => pe03_n_35,
      P(9) => pe03_n_36,
      P(8) => pe03_n_37,
      P(7) => pe03_n_38,
      P(6) => pe03_n_39,
      P(5) => pe03_n_40,
      P(4) => pe03_n_41,
      P(3) => pe03_n_42,
      P(2) => pe03_n_43,
      P(1) => pe03_n_44,
      P(0) => pe03_n_45,
      aclk => aclk,
      b03(9 downto 0) => b03(9 downto 0),
      doutb(5 downto 0) => doutb(23 downto 18),
      \q_reg[15]\ => \^aresetn_0\
    );
pe04: entity work.design_1_axis_ann_0_0_pe_38
     port map (
      ACOUT(29) => pe04_n_0,
      ACOUT(28) => pe04_n_1,
      ACOUT(27) => pe04_n_2,
      ACOUT(26) => pe04_n_3,
      ACOUT(25) => pe04_n_4,
      ACOUT(24) => pe04_n_5,
      ACOUT(23) => pe04_n_6,
      ACOUT(22) => pe04_n_7,
      ACOUT(21) => pe04_n_8,
      ACOUT(20) => pe04_n_9,
      ACOUT(19) => pe04_n_10,
      ACOUT(18) => pe04_n_11,
      ACOUT(17) => pe04_n_12,
      ACOUT(16) => pe04_n_13,
      ACOUT(15) => pe04_n_14,
      ACOUT(14) => pe04_n_15,
      ACOUT(13) => pe04_n_16,
      ACOUT(12) => pe04_n_17,
      ACOUT(11) => pe04_n_18,
      ACOUT(10) => pe04_n_19,
      ACOUT(9) => pe04_n_20,
      ACOUT(8) => pe04_n_21,
      ACOUT(7) => pe04_n_22,
      ACOUT(6) => pe04_n_23,
      ACOUT(5) => pe04_n_24,
      ACOUT(4) => pe04_n_25,
      ACOUT(3) => pe04_n_26,
      ACOUT(2) => pe04_n_27,
      ACOUT(1) => pe04_n_28,
      ACOUT(0) => pe04_n_29,
      CEB2 => pe05_n_16,
      DSP_ALU_INST(29) => pe03_n_0,
      DSP_ALU_INST(28) => pe03_n_1,
      DSP_ALU_INST(27) => pe03_n_2,
      DSP_ALU_INST(26) => pe03_n_3,
      DSP_ALU_INST(25) => pe03_n_4,
      DSP_ALU_INST(24) => pe03_n_5,
      DSP_ALU_INST(23) => pe03_n_6,
      DSP_ALU_INST(22) => pe03_n_7,
      DSP_ALU_INST(21) => pe03_n_8,
      DSP_ALU_INST(20) => pe03_n_9,
      DSP_ALU_INST(19) => pe03_n_10,
      DSP_ALU_INST(18) => pe03_n_11,
      DSP_ALU_INST(17) => pe03_n_12,
      DSP_ALU_INST(16) => pe03_n_13,
      DSP_ALU_INST(15) => pe03_n_14,
      DSP_ALU_INST(14) => pe03_n_15,
      DSP_ALU_INST(13) => pe03_n_16,
      DSP_ALU_INST(12) => pe03_n_17,
      DSP_ALU_INST(11) => pe03_n_18,
      DSP_ALU_INST(10) => pe03_n_19,
      DSP_ALU_INST(9) => pe03_n_20,
      DSP_ALU_INST(8) => pe03_n_21,
      DSP_ALU_INST(7) => pe03_n_22,
      DSP_ALU_INST(6) => pe03_n_23,
      DSP_ALU_INST(5) => pe03_n_24,
      DSP_ALU_INST(4) => pe03_n_25,
      DSP_ALU_INST(3) => pe03_n_26,
      DSP_ALU_INST(2) => pe03_n_27,
      DSP_ALU_INST(1) => pe03_n_28,
      DSP_ALU_INST(0) => pe03_n_29,
      P(15) => pe04_n_30,
      P(14) => pe04_n_31,
      P(13) => pe04_n_32,
      P(12) => pe04_n_33,
      P(11) => pe04_n_34,
      P(10) => pe04_n_35,
      P(9) => pe04_n_36,
      P(8) => pe04_n_37,
      P(7) => pe04_n_38,
      P(6) => pe04_n_39,
      P(5) => pe04_n_40,
      P(4) => pe04_n_41,
      P(3) => pe04_n_42,
      P(2) => pe04_n_43,
      P(1) => pe04_n_44,
      P(0) => pe04_n_45,
      Q(5 downto 0) => Q(5 downto 0),
      aclk => aclk,
      b04(9 downto 0) => b04(9 downto 0),
      \cnt_main_reg_reg[5]\ => \^cnt_main_reg_reg[5]_0\,
      doutb(5 downto 0) => doutb(29 downto 24),
      \q_reg[15]\ => \^aresetn_0\
    );
pe05: entity work.design_1_axis_ann_0_0_pe_39
     port map (
      ACOUT(29) => pe04_n_0,
      ACOUT(28) => pe04_n_1,
      ACOUT(27) => pe04_n_2,
      ACOUT(26) => pe04_n_3,
      ACOUT(25) => pe04_n_4,
      ACOUT(24) => pe04_n_5,
      ACOUT(23) => pe04_n_6,
      ACOUT(22) => pe04_n_7,
      ACOUT(21) => pe04_n_8,
      ACOUT(20) => pe04_n_9,
      ACOUT(19) => pe04_n_10,
      ACOUT(18) => pe04_n_11,
      ACOUT(17) => pe04_n_12,
      ACOUT(16) => pe04_n_13,
      ACOUT(15) => pe04_n_14,
      ACOUT(14) => pe04_n_15,
      ACOUT(13) => pe04_n_16,
      ACOUT(12) => pe04_n_17,
      ACOUT(11) => pe04_n_18,
      ACOUT(10) => pe04_n_19,
      ACOUT(9) => pe04_n_20,
      ACOUT(8) => pe04_n_21,
      ACOUT(7) => pe04_n_22,
      ACOUT(6) => pe04_n_23,
      ACOUT(5) => pe04_n_24,
      ACOUT(4) => pe04_n_25,
      ACOUT(3) => pe04_n_26,
      ACOUT(2) => pe04_n_27,
      ACOUT(1) => pe04_n_28,
      ACOUT(0) => pe04_n_29,
      CEB2 => pe05_n_16,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]_0\,
      P(15) => pe05_n_0,
      P(14) => pe05_n_1,
      P(13) => pe05_n_2,
      P(12) => pe05_n_3,
      P(11) => pe05_n_4,
      P(10) => pe05_n_5,
      P(9) => pe05_n_6,
      P(8) => pe05_n_7,
      P(7) => pe05_n_8,
      P(6) => pe05_n_9,
      P(5) => pe05_n_10,
      P(4) => pe05_n_11,
      P(3) => pe05_n_12,
      P(2) => pe05_n_13,
      P(1) => pe05_n_14,
      P(0) => pe05_n_15,
      Q(5 downto 0) => Q(5 downto 0),
      aclk => aclk,
      b05(9 downto 0) => b05(9 downto 0),
      doutb(5 downto 0) => doutb(35 downto 30),
      \q_reg[15]\ => \^aresetn_0\
    );
pe10: entity work.design_1_axis_ann_0_0_pe_40
     port map (
      A(15 downto 0) => a1(15 downto 0),
      CEB2 => pe15_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]_1\,
      P(15 downto 0) => p_0_in(15 downto 0),
      a0_sel => a0_sel,
      aclk => aclk,
      b10(9 downto 0) => b10(9 downto 0),
      d(15) => pe10_n_16,
      d(14) => pe10_n_17,
      d(13) => pe10_n_18,
      d(12) => pe10_n_19,
      d(11) => pe10_n_20,
      d(10) => pe10_n_21,
      d(9) => pe10_n_22,
      d(8) => pe10_n_23,
      d(7) => pe10_n_24,
      d(6) => pe10_n_25,
      d(5) => pe10_n_26,
      d(4) => pe10_n_27,
      d(3) => pe10_n_28,
      d(2) => pe10_n_29,
      d(1) => pe10_n_30,
      d(0) => pe10_n_31,
      doutb(5 downto 0) => doutb(5 downto 0),
      \q_reg[15]\(15 downto 0) => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(31 downto 16)
    );
pe11: entity work.design_1_axis_ann_0_0_pe_41
     port map (
      A(15) => reg_a1_1_n_0,
      A(14) => reg_a1_1_n_1,
      A(13) => reg_a1_1_n_2,
      A(12) => reg_a1_1_n_3,
      A(11) => reg_a1_1_n_4,
      A(10) => reg_a1_1_n_5,
      A(9) => reg_a1_1_n_6,
      A(8) => reg_a1_1_n_7,
      A(7) => reg_a1_1_n_8,
      A(6) => reg_a1_1_n_9,
      A(5) => reg_a1_1_n_10,
      A(4) => reg_a1_1_n_11,
      A(3) => reg_a1_1_n_12,
      A(2) => reg_a1_1_n_13,
      A(1) => reg_a1_1_n_14,
      A(0) => reg_a1_1_n_15,
      ACOUT(29) => pe11_n_0,
      ACOUT(28) => pe11_n_1,
      ACOUT(27) => pe11_n_2,
      ACOUT(26) => pe11_n_3,
      ACOUT(25) => pe11_n_4,
      ACOUT(24) => pe11_n_5,
      ACOUT(23) => pe11_n_6,
      ACOUT(22) => pe11_n_7,
      ACOUT(21) => pe11_n_8,
      ACOUT(20) => pe11_n_9,
      ACOUT(19) => pe11_n_10,
      ACOUT(18) => pe11_n_11,
      ACOUT(17) => pe11_n_12,
      ACOUT(16) => pe11_n_13,
      ACOUT(15) => pe11_n_14,
      ACOUT(14) => pe11_n_15,
      ACOUT(13) => pe11_n_16,
      ACOUT(12) => pe11_n_17,
      ACOUT(11) => pe11_n_18,
      ACOUT(10) => pe11_n_19,
      ACOUT(9) => pe11_n_20,
      ACOUT(8) => pe11_n_21,
      ACOUT(7) => pe11_n_22,
      ACOUT(6) => pe11_n_23,
      ACOUT(5) => pe11_n_24,
      ACOUT(4) => pe11_n_25,
      ACOUT(3) => pe11_n_26,
      ACOUT(2) => pe11_n_27,
      ACOUT(1) => pe11_n_28,
      ACOUT(0) => pe11_n_29,
      CEB2 => pe15_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]_1\,
      P(15) => pe01_n_0,
      P(14) => pe01_n_1,
      P(13) => pe01_n_2,
      P(12) => pe01_n_3,
      P(11) => pe01_n_4,
      P(10) => pe01_n_5,
      P(9) => pe01_n_6,
      P(8) => pe01_n_7,
      P(7) => pe01_n_8,
      P(6) => pe01_n_9,
      P(5) => pe01_n_10,
      P(4) => pe01_n_11,
      P(3) => pe01_n_12,
      P(2) => pe01_n_13,
      P(1) => pe01_n_14,
      P(0) => pe01_n_15,
      aclk => aclk,
      b11(9 downto 0) => b11(9 downto 0),
      d(15) => pe11_n_30,
      d(14) => pe11_n_31,
      d(13) => pe11_n_32,
      d(12) => pe11_n_33,
      d(11) => pe11_n_34,
      d(10) => pe11_n_35,
      d(9) => pe11_n_36,
      d(8) => pe11_n_37,
      d(7) => pe11_n_38,
      d(6) => pe11_n_39,
      d(5) => pe11_n_40,
      d(4) => pe11_n_41,
      d(3) => pe11_n_42,
      d(2) => pe11_n_43,
      d(1) => pe11_n_44,
      d(0) => pe11_n_45,
      doutb(5 downto 0) => doutb(11 downto 6)
    );
pe12: entity work.design_1_axis_ann_0_0_pe_42
     port map (
      ACOUT(29) => pe12_n_0,
      ACOUT(28) => pe12_n_1,
      ACOUT(27) => pe12_n_2,
      ACOUT(26) => pe12_n_3,
      ACOUT(25) => pe12_n_4,
      ACOUT(24) => pe12_n_5,
      ACOUT(23) => pe12_n_6,
      ACOUT(22) => pe12_n_7,
      ACOUT(21) => pe12_n_8,
      ACOUT(20) => pe12_n_9,
      ACOUT(19) => pe12_n_10,
      ACOUT(18) => pe12_n_11,
      ACOUT(17) => pe12_n_12,
      ACOUT(16) => pe12_n_13,
      ACOUT(15) => pe12_n_14,
      ACOUT(14) => pe12_n_15,
      ACOUT(13) => pe12_n_16,
      ACOUT(12) => pe12_n_17,
      ACOUT(11) => pe12_n_18,
      ACOUT(10) => pe12_n_19,
      ACOUT(9) => pe12_n_20,
      ACOUT(8) => pe12_n_21,
      ACOUT(7) => pe12_n_22,
      ACOUT(6) => pe12_n_23,
      ACOUT(5) => pe12_n_24,
      ACOUT(4) => pe12_n_25,
      ACOUT(3) => pe12_n_26,
      ACOUT(2) => pe12_n_27,
      ACOUT(1) => pe12_n_28,
      ACOUT(0) => pe12_n_29,
      CEB2 => pe15_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe11_n_0,
      DSP_ALU_INST_0(28) => pe11_n_1,
      DSP_ALU_INST_0(27) => pe11_n_2,
      DSP_ALU_INST_0(26) => pe11_n_3,
      DSP_ALU_INST_0(25) => pe11_n_4,
      DSP_ALU_INST_0(24) => pe11_n_5,
      DSP_ALU_INST_0(23) => pe11_n_6,
      DSP_ALU_INST_0(22) => pe11_n_7,
      DSP_ALU_INST_0(21) => pe11_n_8,
      DSP_ALU_INST_0(20) => pe11_n_9,
      DSP_ALU_INST_0(19) => pe11_n_10,
      DSP_ALU_INST_0(18) => pe11_n_11,
      DSP_ALU_INST_0(17) => pe11_n_12,
      DSP_ALU_INST_0(16) => pe11_n_13,
      DSP_ALU_INST_0(15) => pe11_n_14,
      DSP_ALU_INST_0(14) => pe11_n_15,
      DSP_ALU_INST_0(13) => pe11_n_16,
      DSP_ALU_INST_0(12) => pe11_n_17,
      DSP_ALU_INST_0(11) => pe11_n_18,
      DSP_ALU_INST_0(10) => pe11_n_19,
      DSP_ALU_INST_0(9) => pe11_n_20,
      DSP_ALU_INST_0(8) => pe11_n_21,
      DSP_ALU_INST_0(7) => pe11_n_22,
      DSP_ALU_INST_0(6) => pe11_n_23,
      DSP_ALU_INST_0(5) => pe11_n_24,
      DSP_ALU_INST_0(4) => pe11_n_25,
      DSP_ALU_INST_0(3) => pe11_n_26,
      DSP_ALU_INST_0(2) => pe11_n_27,
      DSP_ALU_INST_0(1) => pe11_n_28,
      DSP_ALU_INST_0(0) => pe11_n_29,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]_1\,
      P(15) => pe02_n_30,
      P(14) => pe02_n_31,
      P(13) => pe02_n_32,
      P(12) => pe02_n_33,
      P(11) => pe02_n_34,
      P(10) => pe02_n_35,
      P(9) => pe02_n_36,
      P(8) => pe02_n_37,
      P(7) => pe02_n_38,
      P(6) => pe02_n_39,
      P(5) => pe02_n_40,
      P(4) => pe02_n_41,
      P(3) => pe02_n_42,
      P(2) => pe02_n_43,
      P(1) => pe02_n_44,
      P(0) => pe02_n_45,
      aclk => aclk,
      b12(9 downto 0) => b12(9 downto 0),
      d(15) => pe12_n_30,
      d(14) => pe12_n_31,
      d(13) => pe12_n_32,
      d(12) => pe12_n_33,
      d(11) => pe12_n_34,
      d(10) => pe12_n_35,
      d(9) => pe12_n_36,
      d(8) => pe12_n_37,
      d(7) => pe12_n_38,
      d(6) => pe12_n_39,
      d(5) => pe12_n_40,
      d(4) => pe12_n_41,
      d(3) => pe12_n_42,
      d(2) => pe12_n_43,
      d(1) => pe12_n_44,
      d(0) => pe12_n_45,
      doutb(5 downto 0) => doutb(17 downto 12)
    );
pe13: entity work.design_1_axis_ann_0_0_pe_43
     port map (
      ACOUT(29) => pe13_n_0,
      ACOUT(28) => pe13_n_1,
      ACOUT(27) => pe13_n_2,
      ACOUT(26) => pe13_n_3,
      ACOUT(25) => pe13_n_4,
      ACOUT(24) => pe13_n_5,
      ACOUT(23) => pe13_n_6,
      ACOUT(22) => pe13_n_7,
      ACOUT(21) => pe13_n_8,
      ACOUT(20) => pe13_n_9,
      ACOUT(19) => pe13_n_10,
      ACOUT(18) => pe13_n_11,
      ACOUT(17) => pe13_n_12,
      ACOUT(16) => pe13_n_13,
      ACOUT(15) => pe13_n_14,
      ACOUT(14) => pe13_n_15,
      ACOUT(13) => pe13_n_16,
      ACOUT(12) => pe13_n_17,
      ACOUT(11) => pe13_n_18,
      ACOUT(10) => pe13_n_19,
      ACOUT(9) => pe13_n_20,
      ACOUT(8) => pe13_n_21,
      ACOUT(7) => pe13_n_22,
      ACOUT(6) => pe13_n_23,
      ACOUT(5) => pe13_n_24,
      ACOUT(4) => pe13_n_25,
      ACOUT(3) => pe13_n_26,
      ACOUT(2) => pe13_n_27,
      ACOUT(1) => pe13_n_28,
      ACOUT(0) => pe13_n_29,
      CEB2 => pe15_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe12_n_0,
      DSP_ALU_INST_0(28) => pe12_n_1,
      DSP_ALU_INST_0(27) => pe12_n_2,
      DSP_ALU_INST_0(26) => pe12_n_3,
      DSP_ALU_INST_0(25) => pe12_n_4,
      DSP_ALU_INST_0(24) => pe12_n_5,
      DSP_ALU_INST_0(23) => pe12_n_6,
      DSP_ALU_INST_0(22) => pe12_n_7,
      DSP_ALU_INST_0(21) => pe12_n_8,
      DSP_ALU_INST_0(20) => pe12_n_9,
      DSP_ALU_INST_0(19) => pe12_n_10,
      DSP_ALU_INST_0(18) => pe12_n_11,
      DSP_ALU_INST_0(17) => pe12_n_12,
      DSP_ALU_INST_0(16) => pe12_n_13,
      DSP_ALU_INST_0(15) => pe12_n_14,
      DSP_ALU_INST_0(14) => pe12_n_15,
      DSP_ALU_INST_0(13) => pe12_n_16,
      DSP_ALU_INST_0(12) => pe12_n_17,
      DSP_ALU_INST_0(11) => pe12_n_18,
      DSP_ALU_INST_0(10) => pe12_n_19,
      DSP_ALU_INST_0(9) => pe12_n_20,
      DSP_ALU_INST_0(8) => pe12_n_21,
      DSP_ALU_INST_0(7) => pe12_n_22,
      DSP_ALU_INST_0(6) => pe12_n_23,
      DSP_ALU_INST_0(5) => pe12_n_24,
      DSP_ALU_INST_0(4) => pe12_n_25,
      DSP_ALU_INST_0(3) => pe12_n_26,
      DSP_ALU_INST_0(2) => pe12_n_27,
      DSP_ALU_INST_0(1) => pe12_n_28,
      DSP_ALU_INST_0(0) => pe12_n_29,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]_1\,
      P(15) => pe03_n_30,
      P(14) => pe03_n_31,
      P(13) => pe03_n_32,
      P(12) => pe03_n_33,
      P(11) => pe03_n_34,
      P(10) => pe03_n_35,
      P(9) => pe03_n_36,
      P(8) => pe03_n_37,
      P(7) => pe03_n_38,
      P(6) => pe03_n_39,
      P(5) => pe03_n_40,
      P(4) => pe03_n_41,
      P(3) => pe03_n_42,
      P(2) => pe03_n_43,
      P(1) => pe03_n_44,
      P(0) => pe03_n_45,
      aclk => aclk,
      b13(9 downto 0) => b13(9 downto 0),
      d(15) => pe13_n_30,
      d(14) => pe13_n_31,
      d(13) => pe13_n_32,
      d(12) => pe13_n_33,
      d(11) => pe13_n_34,
      d(10) => pe13_n_35,
      d(9) => pe13_n_36,
      d(8) => pe13_n_37,
      d(7) => pe13_n_38,
      d(6) => pe13_n_39,
      d(5) => pe13_n_40,
      d(4) => pe13_n_41,
      d(3) => pe13_n_42,
      d(2) => pe13_n_43,
      d(1) => pe13_n_44,
      d(0) => pe13_n_45,
      doutb(5 downto 0) => doutb(23 downto 18)
    );
pe14: entity work.design_1_axis_ann_0_0_pe_44
     port map (
      ACOUT(29) => pe14_n_0,
      ACOUT(28) => pe14_n_1,
      ACOUT(27) => pe14_n_2,
      ACOUT(26) => pe14_n_3,
      ACOUT(25) => pe14_n_4,
      ACOUT(24) => pe14_n_5,
      ACOUT(23) => pe14_n_6,
      ACOUT(22) => pe14_n_7,
      ACOUT(21) => pe14_n_8,
      ACOUT(20) => pe14_n_9,
      ACOUT(19) => pe14_n_10,
      ACOUT(18) => pe14_n_11,
      ACOUT(17) => pe14_n_12,
      ACOUT(16) => pe14_n_13,
      ACOUT(15) => pe14_n_14,
      ACOUT(14) => pe14_n_15,
      ACOUT(13) => pe14_n_16,
      ACOUT(12) => pe14_n_17,
      ACOUT(11) => pe14_n_18,
      ACOUT(10) => pe14_n_19,
      ACOUT(9) => pe14_n_20,
      ACOUT(8) => pe14_n_21,
      ACOUT(7) => pe14_n_22,
      ACOUT(6) => pe14_n_23,
      ACOUT(5) => pe14_n_24,
      ACOUT(4) => pe14_n_25,
      ACOUT(3) => pe14_n_26,
      ACOUT(2) => pe14_n_27,
      ACOUT(1) => pe14_n_28,
      ACOUT(0) => pe14_n_29,
      CEB2 => pe15_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe13_n_0,
      DSP_ALU_INST_0(28) => pe13_n_1,
      DSP_ALU_INST_0(27) => pe13_n_2,
      DSP_ALU_INST_0(26) => pe13_n_3,
      DSP_ALU_INST_0(25) => pe13_n_4,
      DSP_ALU_INST_0(24) => pe13_n_5,
      DSP_ALU_INST_0(23) => pe13_n_6,
      DSP_ALU_INST_0(22) => pe13_n_7,
      DSP_ALU_INST_0(21) => pe13_n_8,
      DSP_ALU_INST_0(20) => pe13_n_9,
      DSP_ALU_INST_0(19) => pe13_n_10,
      DSP_ALU_INST_0(18) => pe13_n_11,
      DSP_ALU_INST_0(17) => pe13_n_12,
      DSP_ALU_INST_0(16) => pe13_n_13,
      DSP_ALU_INST_0(15) => pe13_n_14,
      DSP_ALU_INST_0(14) => pe13_n_15,
      DSP_ALU_INST_0(13) => pe13_n_16,
      DSP_ALU_INST_0(12) => pe13_n_17,
      DSP_ALU_INST_0(11) => pe13_n_18,
      DSP_ALU_INST_0(10) => pe13_n_19,
      DSP_ALU_INST_0(9) => pe13_n_20,
      DSP_ALU_INST_0(8) => pe13_n_21,
      DSP_ALU_INST_0(7) => pe13_n_22,
      DSP_ALU_INST_0(6) => pe13_n_23,
      DSP_ALU_INST_0(5) => pe13_n_24,
      DSP_ALU_INST_0(4) => pe13_n_25,
      DSP_ALU_INST_0(3) => pe13_n_26,
      DSP_ALU_INST_0(2) => pe13_n_27,
      DSP_ALU_INST_0(1) => pe13_n_28,
      DSP_ALU_INST_0(0) => pe13_n_29,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]_1\,
      P(15) => pe04_n_30,
      P(14) => pe04_n_31,
      P(13) => pe04_n_32,
      P(12) => pe04_n_33,
      P(11) => pe04_n_34,
      P(10) => pe04_n_35,
      P(9) => pe04_n_36,
      P(8) => pe04_n_37,
      P(7) => pe04_n_38,
      P(6) => pe04_n_39,
      P(5) => pe04_n_40,
      P(4) => pe04_n_41,
      P(3) => pe04_n_42,
      P(2) => pe04_n_43,
      P(1) => pe04_n_44,
      P(0) => pe04_n_45,
      aclk => aclk,
      b14(9 downto 0) => b14(9 downto 0),
      d(15) => pe14_n_30,
      d(14) => pe14_n_31,
      d(13) => pe14_n_32,
      d(12) => pe14_n_33,
      d(11) => pe14_n_34,
      d(10) => pe14_n_35,
      d(9) => pe14_n_36,
      d(8) => pe14_n_37,
      d(7) => pe14_n_38,
      d(6) => pe14_n_39,
      d(5) => pe14_n_40,
      d(4) => pe14_n_41,
      d(3) => pe14_n_42,
      d(2) => pe14_n_43,
      d(1) => pe14_n_44,
      d(0) => pe14_n_45,
      doutb(5 downto 0) => doutb(29 downto 24)
    );
pe15: entity work.design_1_axis_ann_0_0_pe_45
     port map (
      ACOUT(29) => pe14_n_0,
      ACOUT(28) => pe14_n_1,
      ACOUT(27) => pe14_n_2,
      ACOUT(26) => pe14_n_3,
      ACOUT(25) => pe14_n_4,
      ACOUT(24) => pe14_n_5,
      ACOUT(23) => pe14_n_6,
      ACOUT(22) => pe14_n_7,
      ACOUT(21) => pe14_n_8,
      ACOUT(20) => pe14_n_9,
      ACOUT(19) => pe14_n_10,
      ACOUT(18) => pe14_n_11,
      ACOUT(17) => pe14_n_12,
      ACOUT(16) => pe14_n_13,
      ACOUT(15) => pe14_n_14,
      ACOUT(14) => pe14_n_15,
      ACOUT(13) => pe14_n_16,
      ACOUT(12) => pe14_n_17,
      ACOUT(11) => pe14_n_18,
      ACOUT(10) => pe14_n_19,
      ACOUT(9) => pe14_n_20,
      ACOUT(8) => pe14_n_21,
      ACOUT(7) => pe14_n_22,
      ACOUT(6) => pe14_n_23,
      ACOUT(5) => pe14_n_24,
      ACOUT(4) => pe14_n_25,
      ACOUT(3) => pe14_n_26,
      ACOUT(2) => pe14_n_27,
      ACOUT(1) => pe14_n_28,
      ACOUT(0) => pe14_n_29,
      CEB2 => pe15_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      P(15) => pe05_n_0,
      P(14) => pe05_n_1,
      P(13) => pe05_n_2,
      P(12) => pe05_n_3,
      P(11) => pe05_n_4,
      P(10) => pe05_n_5,
      P(9) => pe05_n_6,
      P(8) => pe05_n_7,
      P(7) => pe05_n_8,
      P(6) => pe05_n_9,
      P(5) => pe05_n_10,
      P(4) => pe05_n_11,
      P(3) => pe05_n_12,
      P(2) => pe05_n_13,
      P(1) => pe05_n_14,
      P(0) => pe05_n_15,
      Q(5 downto 0) => Q(5 downto 0),
      aclk => aclk,
      b15(9 downto 0) => b15(9 downto 0),
      \cnt_main_reg_reg[5]\ => \^cnt_main_reg_reg[5]_1\,
      d(15) => pe15_n_2,
      d(14) => pe15_n_3,
      d(13) => pe15_n_4,
      d(12) => pe15_n_5,
      d(11) => pe15_n_6,
      d(10) => pe15_n_7,
      d(9) => pe15_n_8,
      d(8) => pe15_n_9,
      d(7) => pe15_n_10,
      d(6) => pe15_n_11,
      d(5) => pe15_n_12,
      d(4) => pe15_n_13,
      d(3) => pe15_n_14,
      d(2) => pe15_n_15,
      d(1) => pe15_n_16,
      d(0) => pe15_n_17,
      doutb(5 downto 0) => doutb(35 downto 30)
    );
pe20: entity work.design_1_axis_ann_0_0_pe_46
     port map (
      A(15) => reg_a2_1_n_0,
      A(14) => reg_a2_1_n_1,
      A(13) => reg_a2_1_n_2,
      A(12) => reg_a2_1_n_3,
      A(11) => reg_a2_1_n_4,
      A(10) => reg_a2_1_n_5,
      A(9) => reg_a2_1_n_6,
      A(8) => reg_a2_1_n_7,
      A(7) => reg_a2_1_n_8,
      A(6) => reg_a2_1_n_9,
      A(5) => reg_a2_1_n_10,
      A(4) => reg_a2_1_n_11,
      A(3) => reg_a2_1_n_12,
      A(2) => reg_a2_1_n_13,
      A(1) => reg_a2_1_n_14,
      A(0) => reg_a2_1_n_15,
      ACOUT(29) => pe20_n_0,
      ACOUT(28) => pe20_n_1,
      ACOUT(27) => pe20_n_2,
      ACOUT(26) => pe20_n_3,
      ACOUT(25) => pe20_n_4,
      ACOUT(24) => pe20_n_5,
      ACOUT(23) => pe20_n_6,
      ACOUT(22) => pe20_n_7,
      ACOUT(21) => pe20_n_8,
      ACOUT(20) => pe20_n_9,
      ACOUT(19) => pe20_n_10,
      ACOUT(18) => pe20_n_11,
      ACOUT(17) => pe20_n_12,
      ACOUT(16) => pe20_n_13,
      ACOUT(15) => pe20_n_14,
      ACOUT(14) => pe20_n_15,
      ACOUT(13) => pe20_n_16,
      ACOUT(12) => pe20_n_17,
      ACOUT(11) => pe20_n_18,
      ACOUT(10) => pe20_n_19,
      ACOUT(9) => pe20_n_20,
      ACOUT(8) => pe20_n_21,
      ACOUT(7) => pe20_n_22,
      ACOUT(6) => pe20_n_23,
      ACOUT(5) => pe20_n_24,
      ACOUT(4) => pe20_n_25,
      ACOUT(3) => pe20_n_26,
      ACOUT(2) => pe20_n_27,
      ACOUT(1) => pe20_n_28,
      ACOUT(0) => pe20_n_29,
      CEB2 => pe25_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]\,
      aclk => aclk,
      b20(9 downto 0) => b20(9 downto 0),
      d(15) => pe20_n_30,
      d(14) => pe20_n_31,
      d(13) => pe20_n_32,
      d(12) => pe20_n_33,
      d(11) => pe20_n_34,
      d(10) => pe20_n_35,
      d(9) => pe20_n_36,
      d(8) => pe20_n_37,
      d(7) => pe20_n_38,
      d(6) => pe20_n_39,
      d(5) => pe20_n_40,
      d(4) => pe20_n_41,
      d(3) => pe20_n_42,
      d(2) => pe20_n_43,
      d(1) => pe20_n_44,
      d(0) => pe20_n_45,
      doutb(5 downto 0) => doutb(5 downto 0),
      q(14) => reg_y10_n_1,
      q(13) => reg_y10_n_2,
      q(12) => reg_y10_n_3,
      q(11) => reg_y10_n_4,
      q(10) => reg_y10_n_5,
      q(9) => reg_y10_n_6,
      q(8) => reg_y10_n_7,
      q(7) => reg_y10_n_8,
      q(6) => reg_y10_n_9,
      q(5) => reg_y10_n_10,
      q(4) => reg_y10_n_11,
      q(3) => reg_y10_n_12,
      q(2) => reg_y10_n_13,
      q(1) => reg_y10_n_14,
      q(0) => reg_y10_n_15,
      \q_reg[15]\ => reg_y10_n_0
    );
pe21: entity work.design_1_axis_ann_0_0_pe_47
     port map (
      ACOUT(29) => pe21_n_0,
      ACOUT(28) => pe21_n_1,
      ACOUT(27) => pe21_n_2,
      ACOUT(26) => pe21_n_3,
      ACOUT(25) => pe21_n_4,
      ACOUT(24) => pe21_n_5,
      ACOUT(23) => pe21_n_6,
      ACOUT(22) => pe21_n_7,
      ACOUT(21) => pe21_n_8,
      ACOUT(20) => pe21_n_9,
      ACOUT(19) => pe21_n_10,
      ACOUT(18) => pe21_n_11,
      ACOUT(17) => pe21_n_12,
      ACOUT(16) => pe21_n_13,
      ACOUT(15) => pe21_n_14,
      ACOUT(14) => pe21_n_15,
      ACOUT(13) => pe21_n_16,
      ACOUT(12) => pe21_n_17,
      ACOUT(11) => pe21_n_18,
      ACOUT(10) => pe21_n_19,
      ACOUT(9) => pe21_n_20,
      ACOUT(8) => pe21_n_21,
      ACOUT(7) => pe21_n_22,
      ACOUT(6) => pe21_n_23,
      ACOUT(5) => pe21_n_24,
      ACOUT(4) => pe21_n_25,
      ACOUT(3) => pe21_n_26,
      ACOUT(2) => pe21_n_27,
      ACOUT(1) => pe21_n_28,
      ACOUT(0) => pe21_n_29,
      CEB2 => pe25_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe20_n_0,
      DSP_ALU_INST_0(28) => pe20_n_1,
      DSP_ALU_INST_0(27) => pe20_n_2,
      DSP_ALU_INST_0(26) => pe20_n_3,
      DSP_ALU_INST_0(25) => pe20_n_4,
      DSP_ALU_INST_0(24) => pe20_n_5,
      DSP_ALU_INST_0(23) => pe20_n_6,
      DSP_ALU_INST_0(22) => pe20_n_7,
      DSP_ALU_INST_0(21) => pe20_n_8,
      DSP_ALU_INST_0(20) => pe20_n_9,
      DSP_ALU_INST_0(19) => pe20_n_10,
      DSP_ALU_INST_0(18) => pe20_n_11,
      DSP_ALU_INST_0(17) => pe20_n_12,
      DSP_ALU_INST_0(16) => pe20_n_13,
      DSP_ALU_INST_0(15) => pe20_n_14,
      DSP_ALU_INST_0(14) => pe20_n_15,
      DSP_ALU_INST_0(13) => pe20_n_16,
      DSP_ALU_INST_0(12) => pe20_n_17,
      DSP_ALU_INST_0(11) => pe20_n_18,
      DSP_ALU_INST_0(10) => pe20_n_19,
      DSP_ALU_INST_0(9) => pe20_n_20,
      DSP_ALU_INST_0(8) => pe20_n_21,
      DSP_ALU_INST_0(7) => pe20_n_22,
      DSP_ALU_INST_0(6) => pe20_n_23,
      DSP_ALU_INST_0(5) => pe20_n_24,
      DSP_ALU_INST_0(4) => pe20_n_25,
      DSP_ALU_INST_0(3) => pe20_n_26,
      DSP_ALU_INST_0(2) => pe20_n_27,
      DSP_ALU_INST_0(1) => pe20_n_28,
      DSP_ALU_INST_0(0) => pe20_n_29,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]\,
      aclk => aclk,
      b21(9 downto 0) => b21(9 downto 0),
      d(15) => pe21_n_30,
      d(14) => pe21_n_31,
      d(13) => pe21_n_32,
      d(12) => pe21_n_33,
      d(11) => pe21_n_34,
      d(10) => pe21_n_35,
      d(9) => pe21_n_36,
      d(8) => pe21_n_37,
      d(7) => pe21_n_38,
      d(6) => pe21_n_39,
      d(5) => pe21_n_40,
      d(4) => pe21_n_41,
      d(3) => pe21_n_42,
      d(2) => pe21_n_43,
      d(1) => pe21_n_44,
      d(0) => pe21_n_45,
      doutb(5 downto 0) => doutb(11 downto 6),
      q(14) => reg_y11_n_1,
      q(13) => reg_y11_n_2,
      q(12) => reg_y11_n_3,
      q(11) => reg_y11_n_4,
      q(10) => reg_y11_n_5,
      q(9) => reg_y11_n_6,
      q(8) => reg_y11_n_7,
      q(7) => reg_y11_n_8,
      q(6) => reg_y11_n_9,
      q(5) => reg_y11_n_10,
      q(4) => reg_y11_n_11,
      q(3) => reg_y11_n_12,
      q(2) => reg_y11_n_13,
      q(1) => reg_y11_n_14,
      q(0) => reg_y11_n_15,
      \q_reg[15]\ => reg_y11_n_0
    );
pe22: entity work.design_1_axis_ann_0_0_pe_48
     port map (
      ACOUT(29) => pe22_n_0,
      ACOUT(28) => pe22_n_1,
      ACOUT(27) => pe22_n_2,
      ACOUT(26) => pe22_n_3,
      ACOUT(25) => pe22_n_4,
      ACOUT(24) => pe22_n_5,
      ACOUT(23) => pe22_n_6,
      ACOUT(22) => pe22_n_7,
      ACOUT(21) => pe22_n_8,
      ACOUT(20) => pe22_n_9,
      ACOUT(19) => pe22_n_10,
      ACOUT(18) => pe22_n_11,
      ACOUT(17) => pe22_n_12,
      ACOUT(16) => pe22_n_13,
      ACOUT(15) => pe22_n_14,
      ACOUT(14) => pe22_n_15,
      ACOUT(13) => pe22_n_16,
      ACOUT(12) => pe22_n_17,
      ACOUT(11) => pe22_n_18,
      ACOUT(10) => pe22_n_19,
      ACOUT(9) => pe22_n_20,
      ACOUT(8) => pe22_n_21,
      ACOUT(7) => pe22_n_22,
      ACOUT(6) => pe22_n_23,
      ACOUT(5) => pe22_n_24,
      ACOUT(4) => pe22_n_25,
      ACOUT(3) => pe22_n_26,
      ACOUT(2) => pe22_n_27,
      ACOUT(1) => pe22_n_28,
      ACOUT(0) => pe22_n_29,
      CEB2 => pe25_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe21_n_0,
      DSP_ALU_INST_0(28) => pe21_n_1,
      DSP_ALU_INST_0(27) => pe21_n_2,
      DSP_ALU_INST_0(26) => pe21_n_3,
      DSP_ALU_INST_0(25) => pe21_n_4,
      DSP_ALU_INST_0(24) => pe21_n_5,
      DSP_ALU_INST_0(23) => pe21_n_6,
      DSP_ALU_INST_0(22) => pe21_n_7,
      DSP_ALU_INST_0(21) => pe21_n_8,
      DSP_ALU_INST_0(20) => pe21_n_9,
      DSP_ALU_INST_0(19) => pe21_n_10,
      DSP_ALU_INST_0(18) => pe21_n_11,
      DSP_ALU_INST_0(17) => pe21_n_12,
      DSP_ALU_INST_0(16) => pe21_n_13,
      DSP_ALU_INST_0(15) => pe21_n_14,
      DSP_ALU_INST_0(14) => pe21_n_15,
      DSP_ALU_INST_0(13) => pe21_n_16,
      DSP_ALU_INST_0(12) => pe21_n_17,
      DSP_ALU_INST_0(11) => pe21_n_18,
      DSP_ALU_INST_0(10) => pe21_n_19,
      DSP_ALU_INST_0(9) => pe21_n_20,
      DSP_ALU_INST_0(8) => pe21_n_21,
      DSP_ALU_INST_0(7) => pe21_n_22,
      DSP_ALU_INST_0(6) => pe21_n_23,
      DSP_ALU_INST_0(5) => pe21_n_24,
      DSP_ALU_INST_0(4) => pe21_n_25,
      DSP_ALU_INST_0(3) => pe21_n_26,
      DSP_ALU_INST_0(2) => pe21_n_27,
      DSP_ALU_INST_0(1) => pe21_n_28,
      DSP_ALU_INST_0(0) => pe21_n_29,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]\,
      aclk => aclk,
      b22(9 downto 0) => b22(9 downto 0),
      d(15) => pe22_n_30,
      d(14) => pe22_n_31,
      d(13) => pe22_n_32,
      d(12) => pe22_n_33,
      d(11) => pe22_n_34,
      d(10) => pe22_n_35,
      d(9) => pe22_n_36,
      d(8) => pe22_n_37,
      d(7) => pe22_n_38,
      d(6) => pe22_n_39,
      d(5) => pe22_n_40,
      d(4) => pe22_n_41,
      d(3) => pe22_n_42,
      d(2) => pe22_n_43,
      d(1) => pe22_n_44,
      d(0) => pe22_n_45,
      doutb(5 downto 0) => doutb(17 downto 12),
      q(14) => reg_y12_n_1,
      q(13) => reg_y12_n_2,
      q(12) => reg_y12_n_3,
      q(11) => reg_y12_n_4,
      q(10) => reg_y12_n_5,
      q(9) => reg_y12_n_6,
      q(8) => reg_y12_n_7,
      q(7) => reg_y12_n_8,
      q(6) => reg_y12_n_9,
      q(5) => reg_y12_n_10,
      q(4) => reg_y12_n_11,
      q(3) => reg_y12_n_12,
      q(2) => reg_y12_n_13,
      q(1) => reg_y12_n_14,
      q(0) => reg_y12_n_15,
      \q_reg[15]\ => reg_y12_n_0
    );
pe23: entity work.design_1_axis_ann_0_0_pe_49
     port map (
      ACOUT(29) => pe23_n_0,
      ACOUT(28) => pe23_n_1,
      ACOUT(27) => pe23_n_2,
      ACOUT(26) => pe23_n_3,
      ACOUT(25) => pe23_n_4,
      ACOUT(24) => pe23_n_5,
      ACOUT(23) => pe23_n_6,
      ACOUT(22) => pe23_n_7,
      ACOUT(21) => pe23_n_8,
      ACOUT(20) => pe23_n_9,
      ACOUT(19) => pe23_n_10,
      ACOUT(18) => pe23_n_11,
      ACOUT(17) => pe23_n_12,
      ACOUT(16) => pe23_n_13,
      ACOUT(15) => pe23_n_14,
      ACOUT(14) => pe23_n_15,
      ACOUT(13) => pe23_n_16,
      ACOUT(12) => pe23_n_17,
      ACOUT(11) => pe23_n_18,
      ACOUT(10) => pe23_n_19,
      ACOUT(9) => pe23_n_20,
      ACOUT(8) => pe23_n_21,
      ACOUT(7) => pe23_n_22,
      ACOUT(6) => pe23_n_23,
      ACOUT(5) => pe23_n_24,
      ACOUT(4) => pe23_n_25,
      ACOUT(3) => pe23_n_26,
      ACOUT(2) => pe23_n_27,
      ACOUT(1) => pe23_n_28,
      ACOUT(0) => pe23_n_29,
      CEB2 => pe25_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe22_n_0,
      DSP_ALU_INST_0(28) => pe22_n_1,
      DSP_ALU_INST_0(27) => pe22_n_2,
      DSP_ALU_INST_0(26) => pe22_n_3,
      DSP_ALU_INST_0(25) => pe22_n_4,
      DSP_ALU_INST_0(24) => pe22_n_5,
      DSP_ALU_INST_0(23) => pe22_n_6,
      DSP_ALU_INST_0(22) => pe22_n_7,
      DSP_ALU_INST_0(21) => pe22_n_8,
      DSP_ALU_INST_0(20) => pe22_n_9,
      DSP_ALU_INST_0(19) => pe22_n_10,
      DSP_ALU_INST_0(18) => pe22_n_11,
      DSP_ALU_INST_0(17) => pe22_n_12,
      DSP_ALU_INST_0(16) => pe22_n_13,
      DSP_ALU_INST_0(15) => pe22_n_14,
      DSP_ALU_INST_0(14) => pe22_n_15,
      DSP_ALU_INST_0(13) => pe22_n_16,
      DSP_ALU_INST_0(12) => pe22_n_17,
      DSP_ALU_INST_0(11) => pe22_n_18,
      DSP_ALU_INST_0(10) => pe22_n_19,
      DSP_ALU_INST_0(9) => pe22_n_20,
      DSP_ALU_INST_0(8) => pe22_n_21,
      DSP_ALU_INST_0(7) => pe22_n_22,
      DSP_ALU_INST_0(6) => pe22_n_23,
      DSP_ALU_INST_0(5) => pe22_n_24,
      DSP_ALU_INST_0(4) => pe22_n_25,
      DSP_ALU_INST_0(3) => pe22_n_26,
      DSP_ALU_INST_0(2) => pe22_n_27,
      DSP_ALU_INST_0(1) => pe22_n_28,
      DSP_ALU_INST_0(0) => pe22_n_29,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]\,
      aclk => aclk,
      b23(9 downto 0) => b23(9 downto 0),
      d(15) => pe23_n_30,
      d(14) => pe23_n_31,
      d(13) => pe23_n_32,
      d(12) => pe23_n_33,
      d(11) => pe23_n_34,
      d(10) => pe23_n_35,
      d(9) => pe23_n_36,
      d(8) => pe23_n_37,
      d(7) => pe23_n_38,
      d(6) => pe23_n_39,
      d(5) => pe23_n_40,
      d(4) => pe23_n_41,
      d(3) => pe23_n_42,
      d(2) => pe23_n_43,
      d(1) => pe23_n_44,
      d(0) => pe23_n_45,
      doutb(5 downto 0) => doutb(23 downto 18),
      q(14) => reg_y13_n_1,
      q(13) => reg_y13_n_2,
      q(12) => reg_y13_n_3,
      q(11) => reg_y13_n_4,
      q(10) => reg_y13_n_5,
      q(9) => reg_y13_n_6,
      q(8) => reg_y13_n_7,
      q(7) => reg_y13_n_8,
      q(6) => reg_y13_n_9,
      q(5) => reg_y13_n_10,
      q(4) => reg_y13_n_11,
      q(3) => reg_y13_n_12,
      q(2) => reg_y13_n_13,
      q(1) => reg_y13_n_14,
      q(0) => reg_y13_n_15,
      \q_reg[15]\ => reg_y13_n_0
    );
pe24: entity work.design_1_axis_ann_0_0_pe_50
     port map (
      ACOUT(29) => pe24_n_0,
      ACOUT(28) => pe24_n_1,
      ACOUT(27) => pe24_n_2,
      ACOUT(26) => pe24_n_3,
      ACOUT(25) => pe24_n_4,
      ACOUT(24) => pe24_n_5,
      ACOUT(23) => pe24_n_6,
      ACOUT(22) => pe24_n_7,
      ACOUT(21) => pe24_n_8,
      ACOUT(20) => pe24_n_9,
      ACOUT(19) => pe24_n_10,
      ACOUT(18) => pe24_n_11,
      ACOUT(17) => pe24_n_12,
      ACOUT(16) => pe24_n_13,
      ACOUT(15) => pe24_n_14,
      ACOUT(14) => pe24_n_15,
      ACOUT(13) => pe24_n_16,
      ACOUT(12) => pe24_n_17,
      ACOUT(11) => pe24_n_18,
      ACOUT(10) => pe24_n_19,
      ACOUT(9) => pe24_n_20,
      ACOUT(8) => pe24_n_21,
      ACOUT(7) => pe24_n_22,
      ACOUT(6) => pe24_n_23,
      ACOUT(5) => pe24_n_24,
      ACOUT(4) => pe24_n_25,
      ACOUT(3) => pe24_n_26,
      ACOUT(2) => pe24_n_27,
      ACOUT(1) => pe24_n_28,
      ACOUT(0) => pe24_n_29,
      CEB2 => pe25_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe23_n_0,
      DSP_ALU_INST_0(28) => pe23_n_1,
      DSP_ALU_INST_0(27) => pe23_n_2,
      DSP_ALU_INST_0(26) => pe23_n_3,
      DSP_ALU_INST_0(25) => pe23_n_4,
      DSP_ALU_INST_0(24) => pe23_n_5,
      DSP_ALU_INST_0(23) => pe23_n_6,
      DSP_ALU_INST_0(22) => pe23_n_7,
      DSP_ALU_INST_0(21) => pe23_n_8,
      DSP_ALU_INST_0(20) => pe23_n_9,
      DSP_ALU_INST_0(19) => pe23_n_10,
      DSP_ALU_INST_0(18) => pe23_n_11,
      DSP_ALU_INST_0(17) => pe23_n_12,
      DSP_ALU_INST_0(16) => pe23_n_13,
      DSP_ALU_INST_0(15) => pe23_n_14,
      DSP_ALU_INST_0(14) => pe23_n_15,
      DSP_ALU_INST_0(13) => pe23_n_16,
      DSP_ALU_INST_0(12) => pe23_n_17,
      DSP_ALU_INST_0(11) => pe23_n_18,
      DSP_ALU_INST_0(10) => pe23_n_19,
      DSP_ALU_INST_0(9) => pe23_n_20,
      DSP_ALU_INST_0(8) => pe23_n_21,
      DSP_ALU_INST_0(7) => pe23_n_22,
      DSP_ALU_INST_0(6) => pe23_n_23,
      DSP_ALU_INST_0(5) => pe23_n_24,
      DSP_ALU_INST_0(4) => pe23_n_25,
      DSP_ALU_INST_0(3) => pe23_n_26,
      DSP_ALU_INST_0(2) => pe23_n_27,
      DSP_ALU_INST_0(1) => pe23_n_28,
      DSP_ALU_INST_0(0) => pe23_n_29,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]\,
      aclk => aclk,
      b24(9 downto 0) => b24(9 downto 0),
      d(15) => pe24_n_30,
      d(14) => pe24_n_31,
      d(13) => pe24_n_32,
      d(12) => pe24_n_33,
      d(11) => pe24_n_34,
      d(10) => pe24_n_35,
      d(9) => pe24_n_36,
      d(8) => pe24_n_37,
      d(7) => pe24_n_38,
      d(6) => pe24_n_39,
      d(5) => pe24_n_40,
      d(4) => pe24_n_41,
      d(3) => pe24_n_42,
      d(2) => pe24_n_43,
      d(1) => pe24_n_44,
      d(0) => pe24_n_45,
      doutb(5 downto 0) => doutb(29 downto 24),
      q(14) => reg_y14_n_1,
      q(13) => reg_y14_n_2,
      q(12) => reg_y14_n_3,
      q(11) => reg_y14_n_4,
      q(10) => reg_y14_n_5,
      q(9) => reg_y14_n_6,
      q(8) => reg_y14_n_7,
      q(7) => reg_y14_n_8,
      q(6) => reg_y14_n_9,
      q(5) => reg_y14_n_10,
      q(4) => reg_y14_n_11,
      q(3) => reg_y14_n_12,
      q(2) => reg_y14_n_13,
      q(1) => reg_y14_n_14,
      q(0) => reg_y14_n_15,
      \q_reg[15]\ => reg_y14_n_0
    );
pe25: entity work.design_1_axis_ann_0_0_pe_51
     port map (
      ACOUT(29) => pe24_n_0,
      ACOUT(28) => pe24_n_1,
      ACOUT(27) => pe24_n_2,
      ACOUT(26) => pe24_n_3,
      ACOUT(25) => pe24_n_4,
      ACOUT(24) => pe24_n_5,
      ACOUT(23) => pe24_n_6,
      ACOUT(22) => pe24_n_7,
      ACOUT(21) => pe24_n_8,
      ACOUT(20) => pe24_n_9,
      ACOUT(19) => pe24_n_10,
      ACOUT(18) => pe24_n_11,
      ACOUT(17) => pe24_n_12,
      ACOUT(16) => pe24_n_13,
      ACOUT(15) => pe24_n_14,
      ACOUT(14) => pe24_n_15,
      ACOUT(13) => pe24_n_16,
      ACOUT(12) => pe24_n_17,
      ACOUT(11) => pe24_n_18,
      ACOUT(10) => pe24_n_19,
      ACOUT(9) => pe24_n_20,
      ACOUT(8) => pe24_n_21,
      ACOUT(7) => pe24_n_22,
      ACOUT(6) => pe24_n_23,
      ACOUT(5) => pe24_n_24,
      ACOUT(4) => pe24_n_25,
      ACOUT(3) => pe24_n_26,
      ACOUT(2) => pe24_n_27,
      ACOUT(1) => pe24_n_28,
      ACOUT(0) => pe24_n_29,
      CEB2 => pe25_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      Q(5 downto 0) => Q(5 downto 0),
      aclk => aclk,
      b25(9 downto 0) => b25(9 downto 0),
      \cnt_main_reg_reg[5]\ => \^cnt_main_reg_reg[5]\,
      d(15) => pe25_n_2,
      d(14) => pe25_n_3,
      d(13) => pe25_n_4,
      d(12) => pe25_n_5,
      d(11) => pe25_n_6,
      d(10) => pe25_n_7,
      d(9) => pe25_n_8,
      d(8) => pe25_n_9,
      d(7) => pe25_n_10,
      d(6) => pe25_n_11,
      d(5) => pe25_n_12,
      d(4) => pe25_n_13,
      d(3) => pe25_n_14,
      d(2) => pe25_n_15,
      d(1) => pe25_n_16,
      d(0) => pe25_n_17,
      doutb(5 downto 0) => doutb(35 downto 30),
      \^q\(14) => reg_y15_n_1,
      \^q\(13) => reg_y15_n_2,
      \^q\(12) => reg_y15_n_3,
      \^q\(11) => reg_y15_n_4,
      \^q\(10) => reg_y15_n_5,
      \^q\(9) => reg_y15_n_6,
      \^q\(8) => reg_y15_n_7,
      \^q\(7) => reg_y15_n_8,
      \^q\(6) => reg_y15_n_9,
      \^q\(5) => reg_y15_n_10,
      \^q\(4) => reg_y15_n_11,
      \^q\(3) => reg_y15_n_12,
      \^q\(2) => reg_y15_n_13,
      \^q\(1) => reg_y15_n_14,
      \^q\(0) => reg_y15_n_15,
      \q_reg[15]\ => reg_y15_n_0
    );
pe30: entity work.design_1_axis_ann_0_0_pe_52
     port map (
      A(15) => reg_a3_2_n_0,
      A(14) => reg_a3_2_n_1,
      A(13) => reg_a3_2_n_2,
      A(12) => reg_a3_2_n_3,
      A(11) => reg_a3_2_n_4,
      A(10) => reg_a3_2_n_5,
      A(9) => reg_a3_2_n_6,
      A(8) => reg_a3_2_n_7,
      A(7) => reg_a3_2_n_8,
      A(6) => reg_a3_2_n_9,
      A(5) => reg_a3_2_n_10,
      A(4) => reg_a3_2_n_11,
      A(3) => reg_a3_2_n_12,
      A(2) => reg_a3_2_n_13,
      A(1) => reg_a3_2_n_14,
      A(0) => reg_a3_2_n_15,
      ACOUT(29) => pe30_n_0,
      ACOUT(28) => pe30_n_1,
      ACOUT(27) => pe30_n_2,
      ACOUT(26) => pe30_n_3,
      ACOUT(25) => pe30_n_4,
      ACOUT(24) => pe30_n_5,
      ACOUT(23) => pe30_n_6,
      ACOUT(22) => pe30_n_7,
      ACOUT(21) => pe30_n_8,
      ACOUT(20) => pe30_n_9,
      ACOUT(19) => pe30_n_10,
      ACOUT(18) => pe30_n_11,
      ACOUT(17) => pe30_n_12,
      ACOUT(16) => pe30_n_13,
      ACOUT(15) => pe30_n_14,
      ACOUT(14) => pe30_n_15,
      ACOUT(13) => pe30_n_16,
      ACOUT(12) => pe30_n_17,
      ACOUT(11) => pe30_n_18,
      ACOUT(10) => pe30_n_19,
      ACOUT(9) => pe30_n_20,
      ACOUT(8) => pe30_n_21,
      ACOUT(7) => pe30_n_22,
      ACOUT(6) => pe30_n_23,
      ACOUT(5) => pe30_n_24,
      ACOUT(4) => pe30_n_25,
      ACOUT(3) => pe30_n_26,
      ACOUT(2) => pe30_n_27,
      ACOUT(1) => pe30_n_28,
      ACOUT(0) => pe30_n_29,
      CEB2 => pe35_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]_2\,
      aclk => aclk,
      b30(9 downto 0) => b30(9 downto 0),
      d(15) => pe30_n_30,
      d(14) => pe30_n_31,
      d(13) => pe30_n_32,
      d(12) => pe30_n_33,
      d(11) => pe30_n_34,
      d(10) => pe30_n_35,
      d(9) => pe30_n_36,
      d(8) => pe30_n_37,
      d(7) => pe30_n_38,
      d(6) => pe30_n_39,
      d(5) => pe30_n_40,
      d(4) => pe30_n_41,
      d(3) => pe30_n_42,
      d(2) => pe30_n_43,
      d(1) => pe30_n_44,
      d(0) => pe30_n_45,
      doutb(5 downto 0) => doutb(5 downto 0),
      q(14) => reg_y20_n_1,
      q(13) => reg_y20_n_2,
      q(12) => reg_y20_n_3,
      q(11) => reg_y20_n_4,
      q(10) => reg_y20_n_5,
      q(9) => reg_y20_n_6,
      q(8) => reg_y20_n_7,
      q(7) => reg_y20_n_8,
      q(6) => reg_y20_n_9,
      q(5) => reg_y20_n_10,
      q(4) => reg_y20_n_11,
      q(3) => reg_y20_n_12,
      q(2) => reg_y20_n_13,
      q(1) => reg_y20_n_14,
      q(0) => reg_y20_n_15,
      \q_reg[15]\ => reg_y20_n_0
    );
pe31: entity work.design_1_axis_ann_0_0_pe_53
     port map (
      ACOUT(29) => pe31_n_0,
      ACOUT(28) => pe31_n_1,
      ACOUT(27) => pe31_n_2,
      ACOUT(26) => pe31_n_3,
      ACOUT(25) => pe31_n_4,
      ACOUT(24) => pe31_n_5,
      ACOUT(23) => pe31_n_6,
      ACOUT(22) => pe31_n_7,
      ACOUT(21) => pe31_n_8,
      ACOUT(20) => pe31_n_9,
      ACOUT(19) => pe31_n_10,
      ACOUT(18) => pe31_n_11,
      ACOUT(17) => pe31_n_12,
      ACOUT(16) => pe31_n_13,
      ACOUT(15) => pe31_n_14,
      ACOUT(14) => pe31_n_15,
      ACOUT(13) => pe31_n_16,
      ACOUT(12) => pe31_n_17,
      ACOUT(11) => pe31_n_18,
      ACOUT(10) => pe31_n_19,
      ACOUT(9) => pe31_n_20,
      ACOUT(8) => pe31_n_21,
      ACOUT(7) => pe31_n_22,
      ACOUT(6) => pe31_n_23,
      ACOUT(5) => pe31_n_24,
      ACOUT(4) => pe31_n_25,
      ACOUT(3) => pe31_n_26,
      ACOUT(2) => pe31_n_27,
      ACOUT(1) => pe31_n_28,
      ACOUT(0) => pe31_n_29,
      CEB2 => pe35_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe30_n_0,
      DSP_ALU_INST_0(28) => pe30_n_1,
      DSP_ALU_INST_0(27) => pe30_n_2,
      DSP_ALU_INST_0(26) => pe30_n_3,
      DSP_ALU_INST_0(25) => pe30_n_4,
      DSP_ALU_INST_0(24) => pe30_n_5,
      DSP_ALU_INST_0(23) => pe30_n_6,
      DSP_ALU_INST_0(22) => pe30_n_7,
      DSP_ALU_INST_0(21) => pe30_n_8,
      DSP_ALU_INST_0(20) => pe30_n_9,
      DSP_ALU_INST_0(19) => pe30_n_10,
      DSP_ALU_INST_0(18) => pe30_n_11,
      DSP_ALU_INST_0(17) => pe30_n_12,
      DSP_ALU_INST_0(16) => pe30_n_13,
      DSP_ALU_INST_0(15) => pe30_n_14,
      DSP_ALU_INST_0(14) => pe30_n_15,
      DSP_ALU_INST_0(13) => pe30_n_16,
      DSP_ALU_INST_0(12) => pe30_n_17,
      DSP_ALU_INST_0(11) => pe30_n_18,
      DSP_ALU_INST_0(10) => pe30_n_19,
      DSP_ALU_INST_0(9) => pe30_n_20,
      DSP_ALU_INST_0(8) => pe30_n_21,
      DSP_ALU_INST_0(7) => pe30_n_22,
      DSP_ALU_INST_0(6) => pe30_n_23,
      DSP_ALU_INST_0(5) => pe30_n_24,
      DSP_ALU_INST_0(4) => pe30_n_25,
      DSP_ALU_INST_0(3) => pe30_n_26,
      DSP_ALU_INST_0(2) => pe30_n_27,
      DSP_ALU_INST_0(1) => pe30_n_28,
      DSP_ALU_INST_0(0) => pe30_n_29,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]_2\,
      aclk => aclk,
      b31(9 downto 0) => b31(9 downto 0),
      d(15) => pe31_n_30,
      d(14) => pe31_n_31,
      d(13) => pe31_n_32,
      d(12) => pe31_n_33,
      d(11) => pe31_n_34,
      d(10) => pe31_n_35,
      d(9) => pe31_n_36,
      d(8) => pe31_n_37,
      d(7) => pe31_n_38,
      d(6) => pe31_n_39,
      d(5) => pe31_n_40,
      d(4) => pe31_n_41,
      d(3) => pe31_n_42,
      d(2) => pe31_n_43,
      d(1) => pe31_n_44,
      d(0) => pe31_n_45,
      doutb(5 downto 0) => doutb(11 downto 6),
      q(14) => reg_y21_n_1,
      q(13) => reg_y21_n_2,
      q(12) => reg_y21_n_3,
      q(11) => reg_y21_n_4,
      q(10) => reg_y21_n_5,
      q(9) => reg_y21_n_6,
      q(8) => reg_y21_n_7,
      q(7) => reg_y21_n_8,
      q(6) => reg_y21_n_9,
      q(5) => reg_y21_n_10,
      q(4) => reg_y21_n_11,
      q(3) => reg_y21_n_12,
      q(2) => reg_y21_n_13,
      q(1) => reg_y21_n_14,
      q(0) => reg_y21_n_15,
      \q_reg[15]\ => reg_y21_n_0
    );
pe32: entity work.design_1_axis_ann_0_0_pe_54
     port map (
      ACOUT(29) => pe32_n_0,
      ACOUT(28) => pe32_n_1,
      ACOUT(27) => pe32_n_2,
      ACOUT(26) => pe32_n_3,
      ACOUT(25) => pe32_n_4,
      ACOUT(24) => pe32_n_5,
      ACOUT(23) => pe32_n_6,
      ACOUT(22) => pe32_n_7,
      ACOUT(21) => pe32_n_8,
      ACOUT(20) => pe32_n_9,
      ACOUT(19) => pe32_n_10,
      ACOUT(18) => pe32_n_11,
      ACOUT(17) => pe32_n_12,
      ACOUT(16) => pe32_n_13,
      ACOUT(15) => pe32_n_14,
      ACOUT(14) => pe32_n_15,
      ACOUT(13) => pe32_n_16,
      ACOUT(12) => pe32_n_17,
      ACOUT(11) => pe32_n_18,
      ACOUT(10) => pe32_n_19,
      ACOUT(9) => pe32_n_20,
      ACOUT(8) => pe32_n_21,
      ACOUT(7) => pe32_n_22,
      ACOUT(6) => pe32_n_23,
      ACOUT(5) => pe32_n_24,
      ACOUT(4) => pe32_n_25,
      ACOUT(3) => pe32_n_26,
      ACOUT(2) => pe32_n_27,
      ACOUT(1) => pe32_n_28,
      ACOUT(0) => pe32_n_29,
      CEB2 => pe35_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe31_n_0,
      DSP_ALU_INST_0(28) => pe31_n_1,
      DSP_ALU_INST_0(27) => pe31_n_2,
      DSP_ALU_INST_0(26) => pe31_n_3,
      DSP_ALU_INST_0(25) => pe31_n_4,
      DSP_ALU_INST_0(24) => pe31_n_5,
      DSP_ALU_INST_0(23) => pe31_n_6,
      DSP_ALU_INST_0(22) => pe31_n_7,
      DSP_ALU_INST_0(21) => pe31_n_8,
      DSP_ALU_INST_0(20) => pe31_n_9,
      DSP_ALU_INST_0(19) => pe31_n_10,
      DSP_ALU_INST_0(18) => pe31_n_11,
      DSP_ALU_INST_0(17) => pe31_n_12,
      DSP_ALU_INST_0(16) => pe31_n_13,
      DSP_ALU_INST_0(15) => pe31_n_14,
      DSP_ALU_INST_0(14) => pe31_n_15,
      DSP_ALU_INST_0(13) => pe31_n_16,
      DSP_ALU_INST_0(12) => pe31_n_17,
      DSP_ALU_INST_0(11) => pe31_n_18,
      DSP_ALU_INST_0(10) => pe31_n_19,
      DSP_ALU_INST_0(9) => pe31_n_20,
      DSP_ALU_INST_0(8) => pe31_n_21,
      DSP_ALU_INST_0(7) => pe31_n_22,
      DSP_ALU_INST_0(6) => pe31_n_23,
      DSP_ALU_INST_0(5) => pe31_n_24,
      DSP_ALU_INST_0(4) => pe31_n_25,
      DSP_ALU_INST_0(3) => pe31_n_26,
      DSP_ALU_INST_0(2) => pe31_n_27,
      DSP_ALU_INST_0(1) => pe31_n_28,
      DSP_ALU_INST_0(0) => pe31_n_29,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]_2\,
      aclk => aclk,
      b32(9 downto 0) => b32(9 downto 0),
      d(15) => pe32_n_30,
      d(14) => pe32_n_31,
      d(13) => pe32_n_32,
      d(12) => pe32_n_33,
      d(11) => pe32_n_34,
      d(10) => pe32_n_35,
      d(9) => pe32_n_36,
      d(8) => pe32_n_37,
      d(7) => pe32_n_38,
      d(6) => pe32_n_39,
      d(5) => pe32_n_40,
      d(4) => pe32_n_41,
      d(3) => pe32_n_42,
      d(2) => pe32_n_43,
      d(1) => pe32_n_44,
      d(0) => pe32_n_45,
      doutb(5 downto 0) => doutb(17 downto 12),
      q(14) => reg_y22_n_1,
      q(13) => reg_y22_n_2,
      q(12) => reg_y22_n_3,
      q(11) => reg_y22_n_4,
      q(10) => reg_y22_n_5,
      q(9) => reg_y22_n_6,
      q(8) => reg_y22_n_7,
      q(7) => reg_y22_n_8,
      q(6) => reg_y22_n_9,
      q(5) => reg_y22_n_10,
      q(4) => reg_y22_n_11,
      q(3) => reg_y22_n_12,
      q(2) => reg_y22_n_13,
      q(1) => reg_y22_n_14,
      q(0) => reg_y22_n_15,
      \q_reg[15]\ => reg_y22_n_0
    );
pe33: entity work.design_1_axis_ann_0_0_pe_55
     port map (
      ACOUT(29) => pe33_n_0,
      ACOUT(28) => pe33_n_1,
      ACOUT(27) => pe33_n_2,
      ACOUT(26) => pe33_n_3,
      ACOUT(25) => pe33_n_4,
      ACOUT(24) => pe33_n_5,
      ACOUT(23) => pe33_n_6,
      ACOUT(22) => pe33_n_7,
      ACOUT(21) => pe33_n_8,
      ACOUT(20) => pe33_n_9,
      ACOUT(19) => pe33_n_10,
      ACOUT(18) => pe33_n_11,
      ACOUT(17) => pe33_n_12,
      ACOUT(16) => pe33_n_13,
      ACOUT(15) => pe33_n_14,
      ACOUT(14) => pe33_n_15,
      ACOUT(13) => pe33_n_16,
      ACOUT(12) => pe33_n_17,
      ACOUT(11) => pe33_n_18,
      ACOUT(10) => pe33_n_19,
      ACOUT(9) => pe33_n_20,
      ACOUT(8) => pe33_n_21,
      ACOUT(7) => pe33_n_22,
      ACOUT(6) => pe33_n_23,
      ACOUT(5) => pe33_n_24,
      ACOUT(4) => pe33_n_25,
      ACOUT(3) => pe33_n_26,
      ACOUT(2) => pe33_n_27,
      ACOUT(1) => pe33_n_28,
      ACOUT(0) => pe33_n_29,
      CEB2 => pe35_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe32_n_0,
      DSP_ALU_INST_0(28) => pe32_n_1,
      DSP_ALU_INST_0(27) => pe32_n_2,
      DSP_ALU_INST_0(26) => pe32_n_3,
      DSP_ALU_INST_0(25) => pe32_n_4,
      DSP_ALU_INST_0(24) => pe32_n_5,
      DSP_ALU_INST_0(23) => pe32_n_6,
      DSP_ALU_INST_0(22) => pe32_n_7,
      DSP_ALU_INST_0(21) => pe32_n_8,
      DSP_ALU_INST_0(20) => pe32_n_9,
      DSP_ALU_INST_0(19) => pe32_n_10,
      DSP_ALU_INST_0(18) => pe32_n_11,
      DSP_ALU_INST_0(17) => pe32_n_12,
      DSP_ALU_INST_0(16) => pe32_n_13,
      DSP_ALU_INST_0(15) => pe32_n_14,
      DSP_ALU_INST_0(14) => pe32_n_15,
      DSP_ALU_INST_0(13) => pe32_n_16,
      DSP_ALU_INST_0(12) => pe32_n_17,
      DSP_ALU_INST_0(11) => pe32_n_18,
      DSP_ALU_INST_0(10) => pe32_n_19,
      DSP_ALU_INST_0(9) => pe32_n_20,
      DSP_ALU_INST_0(8) => pe32_n_21,
      DSP_ALU_INST_0(7) => pe32_n_22,
      DSP_ALU_INST_0(6) => pe32_n_23,
      DSP_ALU_INST_0(5) => pe32_n_24,
      DSP_ALU_INST_0(4) => pe32_n_25,
      DSP_ALU_INST_0(3) => pe32_n_26,
      DSP_ALU_INST_0(2) => pe32_n_27,
      DSP_ALU_INST_0(1) => pe32_n_28,
      DSP_ALU_INST_0(0) => pe32_n_29,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]_2\,
      aclk => aclk,
      b33(9 downto 0) => b33(9 downto 0),
      d(15) => pe33_n_30,
      d(14) => pe33_n_31,
      d(13) => pe33_n_32,
      d(12) => pe33_n_33,
      d(11) => pe33_n_34,
      d(10) => pe33_n_35,
      d(9) => pe33_n_36,
      d(8) => pe33_n_37,
      d(7) => pe33_n_38,
      d(6) => pe33_n_39,
      d(5) => pe33_n_40,
      d(4) => pe33_n_41,
      d(3) => pe33_n_42,
      d(2) => pe33_n_43,
      d(1) => pe33_n_44,
      d(0) => pe33_n_45,
      doutb(5 downto 0) => doutb(23 downto 18),
      q(14) => reg_y23_n_1,
      q(13) => reg_y23_n_2,
      q(12) => reg_y23_n_3,
      q(11) => reg_y23_n_4,
      q(10) => reg_y23_n_5,
      q(9) => reg_y23_n_6,
      q(8) => reg_y23_n_7,
      q(7) => reg_y23_n_8,
      q(6) => reg_y23_n_9,
      q(5) => reg_y23_n_10,
      q(4) => reg_y23_n_11,
      q(3) => reg_y23_n_12,
      q(2) => reg_y23_n_13,
      q(1) => reg_y23_n_14,
      q(0) => reg_y23_n_15,
      \q_reg[15]\ => reg_y23_n_0
    );
pe34: entity work.design_1_axis_ann_0_0_pe_56
     port map (
      ACOUT(29) => pe34_n_0,
      ACOUT(28) => pe34_n_1,
      ACOUT(27) => pe34_n_2,
      ACOUT(26) => pe34_n_3,
      ACOUT(25) => pe34_n_4,
      ACOUT(24) => pe34_n_5,
      ACOUT(23) => pe34_n_6,
      ACOUT(22) => pe34_n_7,
      ACOUT(21) => pe34_n_8,
      ACOUT(20) => pe34_n_9,
      ACOUT(19) => pe34_n_10,
      ACOUT(18) => pe34_n_11,
      ACOUT(17) => pe34_n_12,
      ACOUT(16) => pe34_n_13,
      ACOUT(15) => pe34_n_14,
      ACOUT(14) => pe34_n_15,
      ACOUT(13) => pe34_n_16,
      ACOUT(12) => pe34_n_17,
      ACOUT(11) => pe34_n_18,
      ACOUT(10) => pe34_n_19,
      ACOUT(9) => pe34_n_20,
      ACOUT(8) => pe34_n_21,
      ACOUT(7) => pe34_n_22,
      ACOUT(6) => pe34_n_23,
      ACOUT(5) => pe34_n_24,
      ACOUT(4) => pe34_n_25,
      ACOUT(3) => pe34_n_26,
      ACOUT(2) => pe34_n_27,
      ACOUT(1) => pe34_n_28,
      ACOUT(0) => pe34_n_29,
      CEB2 => pe35_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe33_n_0,
      DSP_ALU_INST_0(28) => pe33_n_1,
      DSP_ALU_INST_0(27) => pe33_n_2,
      DSP_ALU_INST_0(26) => pe33_n_3,
      DSP_ALU_INST_0(25) => pe33_n_4,
      DSP_ALU_INST_0(24) => pe33_n_5,
      DSP_ALU_INST_0(23) => pe33_n_6,
      DSP_ALU_INST_0(22) => pe33_n_7,
      DSP_ALU_INST_0(21) => pe33_n_8,
      DSP_ALU_INST_0(20) => pe33_n_9,
      DSP_ALU_INST_0(19) => pe33_n_10,
      DSP_ALU_INST_0(18) => pe33_n_11,
      DSP_ALU_INST_0(17) => pe33_n_12,
      DSP_ALU_INST_0(16) => pe33_n_13,
      DSP_ALU_INST_0(15) => pe33_n_14,
      DSP_ALU_INST_0(14) => pe33_n_15,
      DSP_ALU_INST_0(13) => pe33_n_16,
      DSP_ALU_INST_0(12) => pe33_n_17,
      DSP_ALU_INST_0(11) => pe33_n_18,
      DSP_ALU_INST_0(10) => pe33_n_19,
      DSP_ALU_INST_0(9) => pe33_n_20,
      DSP_ALU_INST_0(8) => pe33_n_21,
      DSP_ALU_INST_0(7) => pe33_n_22,
      DSP_ALU_INST_0(6) => pe33_n_23,
      DSP_ALU_INST_0(5) => pe33_n_24,
      DSP_ALU_INST_0(4) => pe33_n_25,
      DSP_ALU_INST_0(3) => pe33_n_26,
      DSP_ALU_INST_0(2) => pe33_n_27,
      DSP_ALU_INST_0(1) => pe33_n_28,
      DSP_ALU_INST_0(0) => pe33_n_29,
      DSP_A_B_DATA_INST => \^cnt_main_reg_reg[5]_2\,
      aclk => aclk,
      b34(9 downto 0) => b34(9 downto 0),
      d(15) => pe34_n_30,
      d(14) => pe34_n_31,
      d(13) => pe34_n_32,
      d(12) => pe34_n_33,
      d(11) => pe34_n_34,
      d(10) => pe34_n_35,
      d(9) => pe34_n_36,
      d(8) => pe34_n_37,
      d(7) => pe34_n_38,
      d(6) => pe34_n_39,
      d(5) => pe34_n_40,
      d(4) => pe34_n_41,
      d(3) => pe34_n_42,
      d(2) => pe34_n_43,
      d(1) => pe34_n_44,
      d(0) => pe34_n_45,
      doutb(5 downto 0) => doutb(29 downto 24),
      q(14) => reg_y24_n_1,
      q(13) => reg_y24_n_2,
      q(12) => reg_y24_n_3,
      q(11) => reg_y24_n_4,
      q(10) => reg_y24_n_5,
      q(9) => reg_y24_n_6,
      q(8) => reg_y24_n_7,
      q(7) => reg_y24_n_8,
      q(6) => reg_y24_n_9,
      q(5) => reg_y24_n_10,
      q(4) => reg_y24_n_11,
      q(3) => reg_y24_n_12,
      q(2) => reg_y24_n_13,
      q(1) => reg_y24_n_14,
      q(0) => reg_y24_n_15,
      \q_reg[15]\ => reg_y24_n_0
    );
pe35: entity work.design_1_axis_ann_0_0_pe_57
     port map (
      ACOUT(29) => pe34_n_0,
      ACOUT(28) => pe34_n_1,
      ACOUT(27) => pe34_n_2,
      ACOUT(26) => pe34_n_3,
      ACOUT(25) => pe34_n_4,
      ACOUT(24) => pe34_n_5,
      ACOUT(23) => pe34_n_6,
      ACOUT(22) => pe34_n_7,
      ACOUT(21) => pe34_n_8,
      ACOUT(20) => pe34_n_9,
      ACOUT(19) => pe34_n_10,
      ACOUT(18) => pe34_n_11,
      ACOUT(17) => pe34_n_12,
      ACOUT(16) => pe34_n_13,
      ACOUT(15) => pe34_n_14,
      ACOUT(14) => pe34_n_15,
      ACOUT(13) => pe34_n_16,
      ACOUT(12) => pe34_n_17,
      ACOUT(11) => pe34_n_18,
      ACOUT(10) => pe34_n_19,
      ACOUT(9) => pe34_n_20,
      ACOUT(8) => pe34_n_21,
      ACOUT(7) => pe34_n_22,
      ACOUT(6) => pe34_n_23,
      ACOUT(5) => pe34_n_24,
      ACOUT(4) => pe34_n_25,
      ACOUT(3) => pe34_n_26,
      ACOUT(2) => pe34_n_27,
      ACOUT(1) => pe34_n_28,
      ACOUT(0) => pe34_n_29,
      CEB2 => pe35_n_0,
      DSP_ALU_INST => \^aresetn_0\,
      Q(5 downto 0) => Q(5 downto 0),
      aclk => aclk,
      b35(9 downto 0) => b35(9 downto 0),
      \cnt_main_reg_reg[5]\ => \^cnt_main_reg_reg[5]_2\,
      d(15) => pe35_n_2,
      d(14) => pe35_n_3,
      d(13) => pe35_n_4,
      d(12) => pe35_n_5,
      d(11) => pe35_n_6,
      d(10) => pe35_n_7,
      d(9) => pe35_n_8,
      d(8) => pe35_n_9,
      d(7) => pe35_n_10,
      d(6) => pe35_n_11,
      d(5) => pe35_n_12,
      d(4) => pe35_n_13,
      d(3) => pe35_n_14,
      d(2) => pe35_n_15,
      d(1) => pe35_n_16,
      d(0) => pe35_n_17,
      doutb(5 downto 0) => doutb(35 downto 30),
      \^q\(14) => reg_y25_n_1,
      \^q\(13) => reg_y25_n_2,
      \^q\(12) => reg_y25_n_3,
      \^q\(11) => reg_y25_n_4,
      \^q\(10) => reg_y25_n_5,
      \^q\(9) => reg_y25_n_6,
      \^q\(8) => reg_y25_n_7,
      \^q\(7) => reg_y25_n_8,
      \^q\(6) => reg_y25_n_9,
      \^q\(5) => reg_y25_n_10,
      \^q\(4) => reg_y25_n_11,
      \^q\(3) => reg_y25_n_12,
      \^q\(2) => reg_y25_n_13,
      \^q\(1) => reg_y25_n_14,
      \^q\(0) => reg_y25_n_15,
      \q_reg[15]\ => reg_y25_n_0
    );
pe40: entity work.design_1_axis_ann_0_0_pe_58
     port map (
      A(15) => reg_a4_3_n_0,
      A(14) => reg_a4_3_n_1,
      A(13) => reg_a4_3_n_2,
      A(12) => reg_a4_3_n_3,
      A(11) => reg_a4_3_n_4,
      A(10) => reg_a4_3_n_5,
      A(9) => reg_a4_3_n_6,
      A(8) => reg_a4_3_n_7,
      A(7) => reg_a4_3_n_8,
      A(6) => reg_a4_3_n_9,
      A(5) => reg_a4_3_n_10,
      A(4) => reg_a4_3_n_11,
      A(3) => reg_a4_3_n_12,
      A(2) => reg_a4_3_n_13,
      A(1) => reg_a4_3_n_14,
      A(0) => reg_a4_3_n_15,
      ACOUT(29) => pe40_n_0,
      ACOUT(28) => pe40_n_1,
      ACOUT(27) => pe40_n_2,
      ACOUT(26) => pe40_n_3,
      ACOUT(25) => pe40_n_4,
      ACOUT(24) => pe40_n_5,
      ACOUT(23) => pe40_n_6,
      ACOUT(22) => pe40_n_7,
      ACOUT(21) => pe40_n_8,
      ACOUT(20) => pe40_n_9,
      ACOUT(19) => pe40_n_10,
      ACOUT(18) => pe40_n_11,
      ACOUT(17) => pe40_n_12,
      ACOUT(16) => pe40_n_13,
      ACOUT(15) => pe40_n_14,
      ACOUT(14) => pe40_n_15,
      ACOUT(13) => pe40_n_16,
      ACOUT(12) => pe40_n_17,
      ACOUT(11) => pe40_n_18,
      ACOUT(10) => pe40_n_19,
      ACOUT(9) => pe40_n_20,
      ACOUT(8) => pe40_n_21,
      ACOUT(7) => pe40_n_22,
      ACOUT(6) => pe40_n_23,
      ACOUT(5) => pe40_n_24,
      ACOUT(4) => pe40_n_25,
      ACOUT(3) => pe40_n_26,
      ACOUT(2) => pe40_n_27,
      ACOUT(1) => pe40_n_28,
      ACOUT(0) => pe40_n_29,
      DSP_ALU_INST => \^aresetn_0\,
      aclk => aclk,
      b40(10 downto 0) => b40(10 downto 0),
      d(15) => pe40_n_30,
      d(14) => pe40_n_31,
      d(13) => pe40_n_32,
      d(12) => pe40_n_33,
      d(11) => pe40_n_34,
      d(10) => pe40_n_35,
      d(9) => pe40_n_36,
      d(8) => pe40_n_37,
      d(7) => pe40_n_38,
      d(6) => pe40_n_39,
      d(5) => pe40_n_40,
      d(4) => pe40_n_41,
      d(3) => pe40_n_42,
      d(2) => pe40_n_43,
      d(1) => pe40_n_44,
      d(0) => pe40_n_45,
      q(14) => reg_y30_n_1,
      q(13) => reg_y30_n_2,
      q(12) => reg_y30_n_3,
      q(11) => reg_y30_n_4,
      q(10) => reg_y30_n_5,
      q(9) => reg_y30_n_6,
      q(8) => reg_y30_n_7,
      q(7) => reg_y30_n_8,
      q(6) => reg_y30_n_9,
      q(5) => reg_y30_n_10,
      q(4) => reg_y30_n_11,
      q(3) => reg_y30_n_12,
      q(2) => reg_y30_n_13,
      q(1) => reg_y30_n_14,
      q(0) => reg_y30_n_15,
      \q_reg[15]\ => reg_y30_n_0
    );
pe41: entity work.design_1_axis_ann_0_0_pe_59
     port map (
      ACOUT(29) => pe41_n_0,
      ACOUT(28) => pe41_n_1,
      ACOUT(27) => pe41_n_2,
      ACOUT(26) => pe41_n_3,
      ACOUT(25) => pe41_n_4,
      ACOUT(24) => pe41_n_5,
      ACOUT(23) => pe41_n_6,
      ACOUT(22) => pe41_n_7,
      ACOUT(21) => pe41_n_8,
      ACOUT(20) => pe41_n_9,
      ACOUT(19) => pe41_n_10,
      ACOUT(18) => pe41_n_11,
      ACOUT(17) => pe41_n_12,
      ACOUT(16) => pe41_n_13,
      ACOUT(15) => pe41_n_14,
      ACOUT(14) => pe41_n_15,
      ACOUT(13) => pe41_n_16,
      ACOUT(12) => pe41_n_17,
      ACOUT(11) => pe41_n_18,
      ACOUT(10) => pe41_n_19,
      ACOUT(9) => pe41_n_20,
      ACOUT(8) => pe41_n_21,
      ACOUT(7) => pe41_n_22,
      ACOUT(6) => pe41_n_23,
      ACOUT(5) => pe41_n_24,
      ACOUT(4) => pe41_n_25,
      ACOUT(3) => pe41_n_26,
      ACOUT(2) => pe41_n_27,
      ACOUT(1) => pe41_n_28,
      ACOUT(0) => pe41_n_29,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe40_n_0,
      DSP_ALU_INST_0(28) => pe40_n_1,
      DSP_ALU_INST_0(27) => pe40_n_2,
      DSP_ALU_INST_0(26) => pe40_n_3,
      DSP_ALU_INST_0(25) => pe40_n_4,
      DSP_ALU_INST_0(24) => pe40_n_5,
      DSP_ALU_INST_0(23) => pe40_n_6,
      DSP_ALU_INST_0(22) => pe40_n_7,
      DSP_ALU_INST_0(21) => pe40_n_8,
      DSP_ALU_INST_0(20) => pe40_n_9,
      DSP_ALU_INST_0(19) => pe40_n_10,
      DSP_ALU_INST_0(18) => pe40_n_11,
      DSP_ALU_INST_0(17) => pe40_n_12,
      DSP_ALU_INST_0(16) => pe40_n_13,
      DSP_ALU_INST_0(15) => pe40_n_14,
      DSP_ALU_INST_0(14) => pe40_n_15,
      DSP_ALU_INST_0(13) => pe40_n_16,
      DSP_ALU_INST_0(12) => pe40_n_17,
      DSP_ALU_INST_0(11) => pe40_n_18,
      DSP_ALU_INST_0(10) => pe40_n_19,
      DSP_ALU_INST_0(9) => pe40_n_20,
      DSP_ALU_INST_0(8) => pe40_n_21,
      DSP_ALU_INST_0(7) => pe40_n_22,
      DSP_ALU_INST_0(6) => pe40_n_23,
      DSP_ALU_INST_0(5) => pe40_n_24,
      DSP_ALU_INST_0(4) => pe40_n_25,
      DSP_ALU_INST_0(3) => pe40_n_26,
      DSP_ALU_INST_0(2) => pe40_n_27,
      DSP_ALU_INST_0(1) => pe40_n_28,
      DSP_ALU_INST_0(0) => pe40_n_29,
      aclk => aclk,
      b41(10 downto 0) => b41(10 downto 0),
      d(15) => pe41_n_30,
      d(14) => pe41_n_31,
      d(13) => pe41_n_32,
      d(12) => pe41_n_33,
      d(11) => pe41_n_34,
      d(10) => pe41_n_35,
      d(9) => pe41_n_36,
      d(8) => pe41_n_37,
      d(7) => pe41_n_38,
      d(6) => pe41_n_39,
      d(5) => pe41_n_40,
      d(4) => pe41_n_41,
      d(3) => pe41_n_42,
      d(2) => pe41_n_43,
      d(1) => pe41_n_44,
      d(0) => pe41_n_45,
      q(14) => reg_y31_n_1,
      q(13) => reg_y31_n_2,
      q(12) => reg_y31_n_3,
      q(11) => reg_y31_n_4,
      q(10) => reg_y31_n_5,
      q(9) => reg_y31_n_6,
      q(8) => reg_y31_n_7,
      q(7) => reg_y31_n_8,
      q(6) => reg_y31_n_9,
      q(5) => reg_y31_n_10,
      q(4) => reg_y31_n_11,
      q(3) => reg_y31_n_12,
      q(2) => reg_y31_n_13,
      q(1) => reg_y31_n_14,
      q(0) => reg_y31_n_15,
      \q_reg[15]\ => reg_y31_n_0
    );
pe42: entity work.design_1_axis_ann_0_0_pe_60
     port map (
      ACOUT(29) => pe42_n_0,
      ACOUT(28) => pe42_n_1,
      ACOUT(27) => pe42_n_2,
      ACOUT(26) => pe42_n_3,
      ACOUT(25) => pe42_n_4,
      ACOUT(24) => pe42_n_5,
      ACOUT(23) => pe42_n_6,
      ACOUT(22) => pe42_n_7,
      ACOUT(21) => pe42_n_8,
      ACOUT(20) => pe42_n_9,
      ACOUT(19) => pe42_n_10,
      ACOUT(18) => pe42_n_11,
      ACOUT(17) => pe42_n_12,
      ACOUT(16) => pe42_n_13,
      ACOUT(15) => pe42_n_14,
      ACOUT(14) => pe42_n_15,
      ACOUT(13) => pe42_n_16,
      ACOUT(12) => pe42_n_17,
      ACOUT(11) => pe42_n_18,
      ACOUT(10) => pe42_n_19,
      ACOUT(9) => pe42_n_20,
      ACOUT(8) => pe42_n_21,
      ACOUT(7) => pe42_n_22,
      ACOUT(6) => pe42_n_23,
      ACOUT(5) => pe42_n_24,
      ACOUT(4) => pe42_n_25,
      ACOUT(3) => pe42_n_26,
      ACOUT(2) => pe42_n_27,
      ACOUT(1) => pe42_n_28,
      ACOUT(0) => pe42_n_29,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe41_n_0,
      DSP_ALU_INST_0(28) => pe41_n_1,
      DSP_ALU_INST_0(27) => pe41_n_2,
      DSP_ALU_INST_0(26) => pe41_n_3,
      DSP_ALU_INST_0(25) => pe41_n_4,
      DSP_ALU_INST_0(24) => pe41_n_5,
      DSP_ALU_INST_0(23) => pe41_n_6,
      DSP_ALU_INST_0(22) => pe41_n_7,
      DSP_ALU_INST_0(21) => pe41_n_8,
      DSP_ALU_INST_0(20) => pe41_n_9,
      DSP_ALU_INST_0(19) => pe41_n_10,
      DSP_ALU_INST_0(18) => pe41_n_11,
      DSP_ALU_INST_0(17) => pe41_n_12,
      DSP_ALU_INST_0(16) => pe41_n_13,
      DSP_ALU_INST_0(15) => pe41_n_14,
      DSP_ALU_INST_0(14) => pe41_n_15,
      DSP_ALU_INST_0(13) => pe41_n_16,
      DSP_ALU_INST_0(12) => pe41_n_17,
      DSP_ALU_INST_0(11) => pe41_n_18,
      DSP_ALU_INST_0(10) => pe41_n_19,
      DSP_ALU_INST_0(9) => pe41_n_20,
      DSP_ALU_INST_0(8) => pe41_n_21,
      DSP_ALU_INST_0(7) => pe41_n_22,
      DSP_ALU_INST_0(6) => pe41_n_23,
      DSP_ALU_INST_0(5) => pe41_n_24,
      DSP_ALU_INST_0(4) => pe41_n_25,
      DSP_ALU_INST_0(3) => pe41_n_26,
      DSP_ALU_INST_0(2) => pe41_n_27,
      DSP_ALU_INST_0(1) => pe41_n_28,
      DSP_ALU_INST_0(0) => pe41_n_29,
      aclk => aclk,
      b42(10 downto 0) => b42(10 downto 0),
      d(15) => pe42_n_30,
      d(14) => pe42_n_31,
      d(13) => pe42_n_32,
      d(12) => pe42_n_33,
      d(11) => pe42_n_34,
      d(10) => pe42_n_35,
      d(9) => pe42_n_36,
      d(8) => pe42_n_37,
      d(7) => pe42_n_38,
      d(6) => pe42_n_39,
      d(5) => pe42_n_40,
      d(4) => pe42_n_41,
      d(3) => pe42_n_42,
      d(2) => pe42_n_43,
      d(1) => pe42_n_44,
      d(0) => pe42_n_45,
      q(14) => reg_y32_n_1,
      q(13) => reg_y32_n_2,
      q(12) => reg_y32_n_3,
      q(11) => reg_y32_n_4,
      q(10) => reg_y32_n_5,
      q(9) => reg_y32_n_6,
      q(8) => reg_y32_n_7,
      q(7) => reg_y32_n_8,
      q(6) => reg_y32_n_9,
      q(5) => reg_y32_n_10,
      q(4) => reg_y32_n_11,
      q(3) => reg_y32_n_12,
      q(2) => reg_y32_n_13,
      q(1) => reg_y32_n_14,
      q(0) => reg_y32_n_15,
      \q_reg[15]\ => reg_y32_n_0
    );
pe43: entity work.design_1_axis_ann_0_0_pe_61
     port map (
      ACOUT(29) => pe43_n_0,
      ACOUT(28) => pe43_n_1,
      ACOUT(27) => pe43_n_2,
      ACOUT(26) => pe43_n_3,
      ACOUT(25) => pe43_n_4,
      ACOUT(24) => pe43_n_5,
      ACOUT(23) => pe43_n_6,
      ACOUT(22) => pe43_n_7,
      ACOUT(21) => pe43_n_8,
      ACOUT(20) => pe43_n_9,
      ACOUT(19) => pe43_n_10,
      ACOUT(18) => pe43_n_11,
      ACOUT(17) => pe43_n_12,
      ACOUT(16) => pe43_n_13,
      ACOUT(15) => pe43_n_14,
      ACOUT(14) => pe43_n_15,
      ACOUT(13) => pe43_n_16,
      ACOUT(12) => pe43_n_17,
      ACOUT(11) => pe43_n_18,
      ACOUT(10) => pe43_n_19,
      ACOUT(9) => pe43_n_20,
      ACOUT(8) => pe43_n_21,
      ACOUT(7) => pe43_n_22,
      ACOUT(6) => pe43_n_23,
      ACOUT(5) => pe43_n_24,
      ACOUT(4) => pe43_n_25,
      ACOUT(3) => pe43_n_26,
      ACOUT(2) => pe43_n_27,
      ACOUT(1) => pe43_n_28,
      ACOUT(0) => pe43_n_29,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe42_n_0,
      DSP_ALU_INST_0(28) => pe42_n_1,
      DSP_ALU_INST_0(27) => pe42_n_2,
      DSP_ALU_INST_0(26) => pe42_n_3,
      DSP_ALU_INST_0(25) => pe42_n_4,
      DSP_ALU_INST_0(24) => pe42_n_5,
      DSP_ALU_INST_0(23) => pe42_n_6,
      DSP_ALU_INST_0(22) => pe42_n_7,
      DSP_ALU_INST_0(21) => pe42_n_8,
      DSP_ALU_INST_0(20) => pe42_n_9,
      DSP_ALU_INST_0(19) => pe42_n_10,
      DSP_ALU_INST_0(18) => pe42_n_11,
      DSP_ALU_INST_0(17) => pe42_n_12,
      DSP_ALU_INST_0(16) => pe42_n_13,
      DSP_ALU_INST_0(15) => pe42_n_14,
      DSP_ALU_INST_0(14) => pe42_n_15,
      DSP_ALU_INST_0(13) => pe42_n_16,
      DSP_ALU_INST_0(12) => pe42_n_17,
      DSP_ALU_INST_0(11) => pe42_n_18,
      DSP_ALU_INST_0(10) => pe42_n_19,
      DSP_ALU_INST_0(9) => pe42_n_20,
      DSP_ALU_INST_0(8) => pe42_n_21,
      DSP_ALU_INST_0(7) => pe42_n_22,
      DSP_ALU_INST_0(6) => pe42_n_23,
      DSP_ALU_INST_0(5) => pe42_n_24,
      DSP_ALU_INST_0(4) => pe42_n_25,
      DSP_ALU_INST_0(3) => pe42_n_26,
      DSP_ALU_INST_0(2) => pe42_n_27,
      DSP_ALU_INST_0(1) => pe42_n_28,
      DSP_ALU_INST_0(0) => pe42_n_29,
      aclk => aclk,
      b43(10 downto 0) => b43(10 downto 0),
      d(15) => pe43_n_30,
      d(14) => pe43_n_31,
      d(13) => pe43_n_32,
      d(12) => pe43_n_33,
      d(11) => pe43_n_34,
      d(10) => pe43_n_35,
      d(9) => pe43_n_36,
      d(8) => pe43_n_37,
      d(7) => pe43_n_38,
      d(6) => pe43_n_39,
      d(5) => pe43_n_40,
      d(4) => pe43_n_41,
      d(3) => pe43_n_42,
      d(2) => pe43_n_43,
      d(1) => pe43_n_44,
      d(0) => pe43_n_45,
      q(14) => reg_y33_n_1,
      q(13) => reg_y33_n_2,
      q(12) => reg_y33_n_3,
      q(11) => reg_y33_n_4,
      q(10) => reg_y33_n_5,
      q(9) => reg_y33_n_6,
      q(8) => reg_y33_n_7,
      q(7) => reg_y33_n_8,
      q(6) => reg_y33_n_9,
      q(5) => reg_y33_n_10,
      q(4) => reg_y33_n_11,
      q(3) => reg_y33_n_12,
      q(2) => reg_y33_n_13,
      q(1) => reg_y33_n_14,
      q(0) => reg_y33_n_15,
      \q_reg[15]\ => reg_y33_n_0
    );
pe44: entity work.design_1_axis_ann_0_0_pe_62
     port map (
      ACOUT(29) => pe44_n_0,
      ACOUT(28) => pe44_n_1,
      ACOUT(27) => pe44_n_2,
      ACOUT(26) => pe44_n_3,
      ACOUT(25) => pe44_n_4,
      ACOUT(24) => pe44_n_5,
      ACOUT(23) => pe44_n_6,
      ACOUT(22) => pe44_n_7,
      ACOUT(21) => pe44_n_8,
      ACOUT(20) => pe44_n_9,
      ACOUT(19) => pe44_n_10,
      ACOUT(18) => pe44_n_11,
      ACOUT(17) => pe44_n_12,
      ACOUT(16) => pe44_n_13,
      ACOUT(15) => pe44_n_14,
      ACOUT(14) => pe44_n_15,
      ACOUT(13) => pe44_n_16,
      ACOUT(12) => pe44_n_17,
      ACOUT(11) => pe44_n_18,
      ACOUT(10) => pe44_n_19,
      ACOUT(9) => pe44_n_20,
      ACOUT(8) => pe44_n_21,
      ACOUT(7) => pe44_n_22,
      ACOUT(6) => pe44_n_23,
      ACOUT(5) => pe44_n_24,
      ACOUT(4) => pe44_n_25,
      ACOUT(3) => pe44_n_26,
      ACOUT(2) => pe44_n_27,
      ACOUT(1) => pe44_n_28,
      ACOUT(0) => pe44_n_29,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe43_n_0,
      DSP_ALU_INST_0(28) => pe43_n_1,
      DSP_ALU_INST_0(27) => pe43_n_2,
      DSP_ALU_INST_0(26) => pe43_n_3,
      DSP_ALU_INST_0(25) => pe43_n_4,
      DSP_ALU_INST_0(24) => pe43_n_5,
      DSP_ALU_INST_0(23) => pe43_n_6,
      DSP_ALU_INST_0(22) => pe43_n_7,
      DSP_ALU_INST_0(21) => pe43_n_8,
      DSP_ALU_INST_0(20) => pe43_n_9,
      DSP_ALU_INST_0(19) => pe43_n_10,
      DSP_ALU_INST_0(18) => pe43_n_11,
      DSP_ALU_INST_0(17) => pe43_n_12,
      DSP_ALU_INST_0(16) => pe43_n_13,
      DSP_ALU_INST_0(15) => pe43_n_14,
      DSP_ALU_INST_0(14) => pe43_n_15,
      DSP_ALU_INST_0(13) => pe43_n_16,
      DSP_ALU_INST_0(12) => pe43_n_17,
      DSP_ALU_INST_0(11) => pe43_n_18,
      DSP_ALU_INST_0(10) => pe43_n_19,
      DSP_ALU_INST_0(9) => pe43_n_20,
      DSP_ALU_INST_0(8) => pe43_n_21,
      DSP_ALU_INST_0(7) => pe43_n_22,
      DSP_ALU_INST_0(6) => pe43_n_23,
      DSP_ALU_INST_0(5) => pe43_n_24,
      DSP_ALU_INST_0(4) => pe43_n_25,
      DSP_ALU_INST_0(3) => pe43_n_26,
      DSP_ALU_INST_0(2) => pe43_n_27,
      DSP_ALU_INST_0(1) => pe43_n_28,
      DSP_ALU_INST_0(0) => pe43_n_29,
      aclk => aclk,
      b44(10 downto 0) => b44(10 downto 0),
      d(15) => pe44_n_30,
      d(14) => pe44_n_31,
      d(13) => pe44_n_32,
      d(12) => pe44_n_33,
      d(11) => pe44_n_34,
      d(10) => pe44_n_35,
      d(9) => pe44_n_36,
      d(8) => pe44_n_37,
      d(7) => pe44_n_38,
      d(6) => pe44_n_39,
      d(5) => pe44_n_40,
      d(4) => pe44_n_41,
      d(3) => pe44_n_42,
      d(2) => pe44_n_43,
      d(1) => pe44_n_44,
      d(0) => pe44_n_45,
      q(14) => reg_y34_n_1,
      q(13) => reg_y34_n_2,
      q(12) => reg_y34_n_3,
      q(11) => reg_y34_n_4,
      q(10) => reg_y34_n_5,
      q(9) => reg_y34_n_6,
      q(8) => reg_y34_n_7,
      q(7) => reg_y34_n_8,
      q(6) => reg_y34_n_9,
      q(5) => reg_y34_n_10,
      q(4) => reg_y34_n_11,
      q(3) => reg_y34_n_12,
      q(2) => reg_y34_n_13,
      q(1) => reg_y34_n_14,
      q(0) => reg_y34_n_15,
      \q_reg[15]\ => reg_y34_n_0
    );
pe45: entity work.design_1_axis_ann_0_0_pe_63
     port map (
      ACOUT(29) => pe44_n_0,
      ACOUT(28) => pe44_n_1,
      ACOUT(27) => pe44_n_2,
      ACOUT(26) => pe44_n_3,
      ACOUT(25) => pe44_n_4,
      ACOUT(24) => pe44_n_5,
      ACOUT(23) => pe44_n_6,
      ACOUT(22) => pe44_n_7,
      ACOUT(21) => pe44_n_8,
      ACOUT(20) => pe44_n_9,
      ACOUT(19) => pe44_n_10,
      ACOUT(18) => pe44_n_11,
      ACOUT(17) => pe44_n_12,
      ACOUT(16) => pe44_n_13,
      ACOUT(15) => pe44_n_14,
      ACOUT(14) => pe44_n_15,
      ACOUT(13) => pe44_n_16,
      ACOUT(12) => pe44_n_17,
      ACOUT(11) => pe44_n_18,
      ACOUT(10) => pe44_n_19,
      ACOUT(9) => pe44_n_20,
      ACOUT(8) => pe44_n_21,
      ACOUT(7) => pe44_n_22,
      ACOUT(6) => pe44_n_23,
      ACOUT(5) => pe44_n_24,
      ACOUT(4) => pe44_n_25,
      ACOUT(3) => pe44_n_26,
      ACOUT(2) => pe44_n_27,
      ACOUT(1) => pe44_n_28,
      ACOUT(0) => pe44_n_29,
      DSP_ALU_INST => \^aresetn_0\,
      Q(5 downto 0) => Q(5 downto 0),
      aclk => aclk,
      b45(10 downto 0) => b45(10 downto 0),
      \cnt_main_reg_reg[0]\ => \cnt_main_reg_reg[0]\,
      \cnt_main_reg_reg[0]_0\ => \cnt_main_reg_reg[0]_0\,
      d(15) => pe45_n_2,
      d(14) => pe45_n_3,
      d(13) => pe45_n_4,
      d(12) => pe45_n_5,
      d(11) => pe45_n_6,
      d(10) => pe45_n_7,
      d(9) => pe45_n_8,
      d(8) => pe45_n_9,
      d(7) => pe45_n_10,
      d(6) => pe45_n_11,
      d(5) => pe45_n_12,
      d(4) => pe45_n_13,
      d(3) => pe45_n_14,
      d(2) => pe45_n_15,
      d(1) => pe45_n_16,
      d(0) => pe45_n_17,
      \^q\(14) => reg_y35_n_1,
      \^q\(13) => reg_y35_n_2,
      \^q\(12) => reg_y35_n_3,
      \^q\(11) => reg_y35_n_4,
      \^q\(10) => reg_y35_n_5,
      \^q\(9) => reg_y35_n_6,
      \^q\(8) => reg_y35_n_7,
      \^q\(7) => reg_y35_n_8,
      \^q\(6) => reg_y35_n_9,
      \^q\(5) => reg_y35_n_10,
      \^q\(4) => reg_y35_n_11,
      \^q\(3) => reg_y35_n_12,
      \^q\(2) => reg_y35_n_13,
      \^q\(1) => reg_y35_n_14,
      \^q\(0) => reg_y35_n_15,
      \q_reg[15]\ => reg_y35_n_0
    );
pe50: entity work.design_1_axis_ann_0_0_pe_64
     port map (
      A(15) => reg_a5_4_n_0,
      A(14) => reg_a5_4_n_1,
      A(13) => reg_a5_4_n_2,
      A(12) => reg_a5_4_n_3,
      A(11) => reg_a5_4_n_4,
      A(10) => reg_a5_4_n_5,
      A(9) => reg_a5_4_n_6,
      A(8) => reg_a5_4_n_7,
      A(7) => reg_a5_4_n_8,
      A(6) => reg_a5_4_n_9,
      A(5) => reg_a5_4_n_10,
      A(4) => reg_a5_4_n_11,
      A(3) => reg_a5_4_n_12,
      A(2) => reg_a5_4_n_13,
      A(1) => reg_a5_4_n_14,
      A(0) => reg_a5_4_n_15,
      ACOUT(29) => pe50_n_0,
      ACOUT(28) => pe50_n_1,
      ACOUT(27) => pe50_n_2,
      ACOUT(26) => pe50_n_3,
      ACOUT(25) => pe50_n_4,
      ACOUT(24) => pe50_n_5,
      ACOUT(23) => pe50_n_6,
      ACOUT(22) => pe50_n_7,
      ACOUT(21) => pe50_n_8,
      ACOUT(20) => pe50_n_9,
      ACOUT(19) => pe50_n_10,
      ACOUT(18) => pe50_n_11,
      ACOUT(17) => pe50_n_12,
      ACOUT(16) => pe50_n_13,
      ACOUT(15) => pe50_n_14,
      ACOUT(14) => pe50_n_15,
      ACOUT(13) => pe50_n_16,
      ACOUT(12) => pe50_n_17,
      ACOUT(11) => pe50_n_18,
      ACOUT(10) => pe50_n_19,
      ACOUT(9) => pe50_n_20,
      ACOUT(8) => pe50_n_21,
      ACOUT(7) => pe50_n_22,
      ACOUT(6) => pe50_n_23,
      ACOUT(5) => pe50_n_24,
      ACOUT(4) => pe50_n_25,
      ACOUT(3) => pe50_n_26,
      ACOUT(2) => pe50_n_27,
      ACOUT(1) => pe50_n_28,
      ACOUT(0) => pe50_n_29,
      DSP_ALU_INST => \^aresetn_0\,
      aclk => aclk,
      b50(0) => b50(0),
      d(9) => pe50_n_30,
      d(8) => pe50_n_31,
      d(7) => pe50_n_32,
      d(6) => pe50_n_33,
      d(5) => pe50_n_34,
      d(4) => pe50_n_35,
      d(3) => pe50_n_36,
      d(2) => pe50_n_37,
      d(1) => pe50_n_38,
      d(0) => pe50_n_39,
      q(14) => reg_y40_n_1,
      q(13) => reg_y40_n_2,
      q(12) => reg_y40_n_3,
      q(11) => reg_y40_n_4,
      q(10) => reg_y40_n_5,
      q(9) => reg_y40_n_6,
      q(8) => reg_y40_n_7,
      q(7) => reg_y40_n_8,
      q(6) => reg_y40_n_9,
      q(5) => reg_y40_n_10,
      q(4) => reg_y40_n_11,
      q(3) => reg_y40_n_12,
      q(2) => reg_y40_n_13,
      q(1) => reg_y40_n_14,
      q(0) => reg_y40_n_15,
      \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_0\ => reg_y40_n_0
    );
pe51: entity work.design_1_axis_ann_0_0_pe_65
     port map (
      ACOUT(29) => pe51_n_0,
      ACOUT(28) => pe51_n_1,
      ACOUT(27) => pe51_n_2,
      ACOUT(26) => pe51_n_3,
      ACOUT(25) => pe51_n_4,
      ACOUT(24) => pe51_n_5,
      ACOUT(23) => pe51_n_6,
      ACOUT(22) => pe51_n_7,
      ACOUT(21) => pe51_n_8,
      ACOUT(20) => pe51_n_9,
      ACOUT(19) => pe51_n_10,
      ACOUT(18) => pe51_n_11,
      ACOUT(17) => pe51_n_12,
      ACOUT(16) => pe51_n_13,
      ACOUT(15) => pe51_n_14,
      ACOUT(14) => pe51_n_15,
      ACOUT(13) => pe51_n_16,
      ACOUT(12) => pe51_n_17,
      ACOUT(11) => pe51_n_18,
      ACOUT(10) => pe51_n_19,
      ACOUT(9) => pe51_n_20,
      ACOUT(8) => pe51_n_21,
      ACOUT(7) => pe51_n_22,
      ACOUT(6) => pe51_n_23,
      ACOUT(5) => pe51_n_24,
      ACOUT(4) => pe51_n_25,
      ACOUT(3) => pe51_n_26,
      ACOUT(2) => pe51_n_27,
      ACOUT(1) => pe51_n_28,
      ACOUT(0) => pe51_n_29,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe50_n_0,
      DSP_ALU_INST_0(28) => pe50_n_1,
      DSP_ALU_INST_0(27) => pe50_n_2,
      DSP_ALU_INST_0(26) => pe50_n_3,
      DSP_ALU_INST_0(25) => pe50_n_4,
      DSP_ALU_INST_0(24) => pe50_n_5,
      DSP_ALU_INST_0(23) => pe50_n_6,
      DSP_ALU_INST_0(22) => pe50_n_7,
      DSP_ALU_INST_0(21) => pe50_n_8,
      DSP_ALU_INST_0(20) => pe50_n_9,
      DSP_ALU_INST_0(19) => pe50_n_10,
      DSP_ALU_INST_0(18) => pe50_n_11,
      DSP_ALU_INST_0(17) => pe50_n_12,
      DSP_ALU_INST_0(16) => pe50_n_13,
      DSP_ALU_INST_0(15) => pe50_n_14,
      DSP_ALU_INST_0(14) => pe50_n_15,
      DSP_ALU_INST_0(13) => pe50_n_16,
      DSP_ALU_INST_0(12) => pe50_n_17,
      DSP_ALU_INST_0(11) => pe50_n_18,
      DSP_ALU_INST_0(10) => pe50_n_19,
      DSP_ALU_INST_0(9) => pe50_n_20,
      DSP_ALU_INST_0(8) => pe50_n_21,
      DSP_ALU_INST_0(7) => pe50_n_22,
      DSP_ALU_INST_0(6) => pe50_n_23,
      DSP_ALU_INST_0(5) => pe50_n_24,
      DSP_ALU_INST_0(4) => pe50_n_25,
      DSP_ALU_INST_0(3) => pe50_n_26,
      DSP_ALU_INST_0(2) => pe50_n_27,
      DSP_ALU_INST_0(1) => pe50_n_28,
      DSP_ALU_INST_0(0) => pe50_n_29,
      aclk => aclk,
      b51(0) => b51(0),
      d(9) => pe51_n_30,
      d(8) => pe51_n_31,
      d(7) => pe51_n_32,
      d(6) => pe51_n_33,
      d(5) => pe51_n_34,
      d(4) => pe51_n_35,
      d(3) => pe51_n_36,
      d(2) => pe51_n_37,
      d(1) => pe51_n_38,
      d(0) => pe51_n_39,
      q(14) => reg_y41_n_1,
      q(13) => reg_y41_n_2,
      q(12) => reg_y41_n_3,
      q(11) => reg_y41_n_4,
      q(10) => reg_y41_n_5,
      q(9) => reg_y41_n_6,
      q(8) => reg_y41_n_7,
      q(7) => reg_y41_n_8,
      q(6) => reg_y41_n_9,
      q(5) => reg_y41_n_10,
      q(4) => reg_y41_n_11,
      q(3) => reg_y41_n_12,
      q(2) => reg_y41_n_13,
      q(1) => reg_y41_n_14,
      q(0) => reg_y41_n_15,
      \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_0\ => reg_y41_n_0
    );
pe52: entity work.design_1_axis_ann_0_0_pe_66
     port map (
      ACOUT(29) => pe52_n_0,
      ACOUT(28) => pe52_n_1,
      ACOUT(27) => pe52_n_2,
      ACOUT(26) => pe52_n_3,
      ACOUT(25) => pe52_n_4,
      ACOUT(24) => pe52_n_5,
      ACOUT(23) => pe52_n_6,
      ACOUT(22) => pe52_n_7,
      ACOUT(21) => pe52_n_8,
      ACOUT(20) => pe52_n_9,
      ACOUT(19) => pe52_n_10,
      ACOUT(18) => pe52_n_11,
      ACOUT(17) => pe52_n_12,
      ACOUT(16) => pe52_n_13,
      ACOUT(15) => pe52_n_14,
      ACOUT(14) => pe52_n_15,
      ACOUT(13) => pe52_n_16,
      ACOUT(12) => pe52_n_17,
      ACOUT(11) => pe52_n_18,
      ACOUT(10) => pe52_n_19,
      ACOUT(9) => pe52_n_20,
      ACOUT(8) => pe52_n_21,
      ACOUT(7) => pe52_n_22,
      ACOUT(6) => pe52_n_23,
      ACOUT(5) => pe52_n_24,
      ACOUT(4) => pe52_n_25,
      ACOUT(3) => pe52_n_26,
      ACOUT(2) => pe52_n_27,
      ACOUT(1) => pe52_n_28,
      ACOUT(0) => pe52_n_29,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe51_n_0,
      DSP_ALU_INST_0(28) => pe51_n_1,
      DSP_ALU_INST_0(27) => pe51_n_2,
      DSP_ALU_INST_0(26) => pe51_n_3,
      DSP_ALU_INST_0(25) => pe51_n_4,
      DSP_ALU_INST_0(24) => pe51_n_5,
      DSP_ALU_INST_0(23) => pe51_n_6,
      DSP_ALU_INST_0(22) => pe51_n_7,
      DSP_ALU_INST_0(21) => pe51_n_8,
      DSP_ALU_INST_0(20) => pe51_n_9,
      DSP_ALU_INST_0(19) => pe51_n_10,
      DSP_ALU_INST_0(18) => pe51_n_11,
      DSP_ALU_INST_0(17) => pe51_n_12,
      DSP_ALU_INST_0(16) => pe51_n_13,
      DSP_ALU_INST_0(15) => pe51_n_14,
      DSP_ALU_INST_0(14) => pe51_n_15,
      DSP_ALU_INST_0(13) => pe51_n_16,
      DSP_ALU_INST_0(12) => pe51_n_17,
      DSP_ALU_INST_0(11) => pe51_n_18,
      DSP_ALU_INST_0(10) => pe51_n_19,
      DSP_ALU_INST_0(9) => pe51_n_20,
      DSP_ALU_INST_0(8) => pe51_n_21,
      DSP_ALU_INST_0(7) => pe51_n_22,
      DSP_ALU_INST_0(6) => pe51_n_23,
      DSP_ALU_INST_0(5) => pe51_n_24,
      DSP_ALU_INST_0(4) => pe51_n_25,
      DSP_ALU_INST_0(3) => pe51_n_26,
      DSP_ALU_INST_0(2) => pe51_n_27,
      DSP_ALU_INST_0(1) => pe51_n_28,
      DSP_ALU_INST_0(0) => pe51_n_29,
      aclk => aclk,
      b52(0) => b52(0),
      d(9) => pe52_n_30,
      d(8) => pe52_n_31,
      d(7) => pe52_n_32,
      d(6) => pe52_n_33,
      d(5) => pe52_n_34,
      d(4) => pe52_n_35,
      d(3) => pe52_n_36,
      d(2) => pe52_n_37,
      d(1) => pe52_n_38,
      d(0) => pe52_n_39,
      q(14) => reg_y42_n_1,
      q(13) => reg_y42_n_2,
      q(12) => reg_y42_n_3,
      q(11) => reg_y42_n_4,
      q(10) => reg_y42_n_5,
      q(9) => reg_y42_n_6,
      q(8) => reg_y42_n_7,
      q(7) => reg_y42_n_8,
      q(6) => reg_y42_n_9,
      q(5) => reg_y42_n_10,
      q(4) => reg_y42_n_11,
      q(3) => reg_y42_n_12,
      q(2) => reg_y42_n_13,
      q(1) => reg_y42_n_14,
      q(0) => reg_y42_n_15,
      \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_0\ => reg_y42_n_0
    );
pe53: entity work.design_1_axis_ann_0_0_pe_67
     port map (
      ACOUT(29) => pe53_n_0,
      ACOUT(28) => pe53_n_1,
      ACOUT(27) => pe53_n_2,
      ACOUT(26) => pe53_n_3,
      ACOUT(25) => pe53_n_4,
      ACOUT(24) => pe53_n_5,
      ACOUT(23) => pe53_n_6,
      ACOUT(22) => pe53_n_7,
      ACOUT(21) => pe53_n_8,
      ACOUT(20) => pe53_n_9,
      ACOUT(19) => pe53_n_10,
      ACOUT(18) => pe53_n_11,
      ACOUT(17) => pe53_n_12,
      ACOUT(16) => pe53_n_13,
      ACOUT(15) => pe53_n_14,
      ACOUT(14) => pe53_n_15,
      ACOUT(13) => pe53_n_16,
      ACOUT(12) => pe53_n_17,
      ACOUT(11) => pe53_n_18,
      ACOUT(10) => pe53_n_19,
      ACOUT(9) => pe53_n_20,
      ACOUT(8) => pe53_n_21,
      ACOUT(7) => pe53_n_22,
      ACOUT(6) => pe53_n_23,
      ACOUT(5) => pe53_n_24,
      ACOUT(4) => pe53_n_25,
      ACOUT(3) => pe53_n_26,
      ACOUT(2) => pe53_n_27,
      ACOUT(1) => pe53_n_28,
      ACOUT(0) => pe53_n_29,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe52_n_0,
      DSP_ALU_INST_0(28) => pe52_n_1,
      DSP_ALU_INST_0(27) => pe52_n_2,
      DSP_ALU_INST_0(26) => pe52_n_3,
      DSP_ALU_INST_0(25) => pe52_n_4,
      DSP_ALU_INST_0(24) => pe52_n_5,
      DSP_ALU_INST_0(23) => pe52_n_6,
      DSP_ALU_INST_0(22) => pe52_n_7,
      DSP_ALU_INST_0(21) => pe52_n_8,
      DSP_ALU_INST_0(20) => pe52_n_9,
      DSP_ALU_INST_0(19) => pe52_n_10,
      DSP_ALU_INST_0(18) => pe52_n_11,
      DSP_ALU_INST_0(17) => pe52_n_12,
      DSP_ALU_INST_0(16) => pe52_n_13,
      DSP_ALU_INST_0(15) => pe52_n_14,
      DSP_ALU_INST_0(14) => pe52_n_15,
      DSP_ALU_INST_0(13) => pe52_n_16,
      DSP_ALU_INST_0(12) => pe52_n_17,
      DSP_ALU_INST_0(11) => pe52_n_18,
      DSP_ALU_INST_0(10) => pe52_n_19,
      DSP_ALU_INST_0(9) => pe52_n_20,
      DSP_ALU_INST_0(8) => pe52_n_21,
      DSP_ALU_INST_0(7) => pe52_n_22,
      DSP_ALU_INST_0(6) => pe52_n_23,
      DSP_ALU_INST_0(5) => pe52_n_24,
      DSP_ALU_INST_0(4) => pe52_n_25,
      DSP_ALU_INST_0(3) => pe52_n_26,
      DSP_ALU_INST_0(2) => pe52_n_27,
      DSP_ALU_INST_0(1) => pe52_n_28,
      DSP_ALU_INST_0(0) => pe52_n_29,
      aclk => aclk,
      b53(0) => b53(0),
      d(9) => pe53_n_30,
      d(8) => pe53_n_31,
      d(7) => pe53_n_32,
      d(6) => pe53_n_33,
      d(5) => pe53_n_34,
      d(4) => pe53_n_35,
      d(3) => pe53_n_36,
      d(2) => pe53_n_37,
      d(1) => pe53_n_38,
      d(0) => pe53_n_39,
      q(14) => reg_y43_n_1,
      q(13) => reg_y43_n_2,
      q(12) => reg_y43_n_3,
      q(11) => reg_y43_n_4,
      q(10) => reg_y43_n_5,
      q(9) => reg_y43_n_6,
      q(8) => reg_y43_n_7,
      q(7) => reg_y43_n_8,
      q(6) => reg_y43_n_9,
      q(5) => reg_y43_n_10,
      q(4) => reg_y43_n_11,
      q(3) => reg_y43_n_12,
      q(2) => reg_y43_n_13,
      q(1) => reg_y43_n_14,
      q(0) => reg_y43_n_15,
      \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_0\ => reg_y43_n_0
    );
pe54: entity work.design_1_axis_ann_0_0_pe_68
     port map (
      ACOUT(29) => pe54_n_0,
      ACOUT(28) => pe54_n_1,
      ACOUT(27) => pe54_n_2,
      ACOUT(26) => pe54_n_3,
      ACOUT(25) => pe54_n_4,
      ACOUT(24) => pe54_n_5,
      ACOUT(23) => pe54_n_6,
      ACOUT(22) => pe54_n_7,
      ACOUT(21) => pe54_n_8,
      ACOUT(20) => pe54_n_9,
      ACOUT(19) => pe54_n_10,
      ACOUT(18) => pe54_n_11,
      ACOUT(17) => pe54_n_12,
      ACOUT(16) => pe54_n_13,
      ACOUT(15) => pe54_n_14,
      ACOUT(14) => pe54_n_15,
      ACOUT(13) => pe54_n_16,
      ACOUT(12) => pe54_n_17,
      ACOUT(11) => pe54_n_18,
      ACOUT(10) => pe54_n_19,
      ACOUT(9) => pe54_n_20,
      ACOUT(8) => pe54_n_21,
      ACOUT(7) => pe54_n_22,
      ACOUT(6) => pe54_n_23,
      ACOUT(5) => pe54_n_24,
      ACOUT(4) => pe54_n_25,
      ACOUT(3) => pe54_n_26,
      ACOUT(2) => pe54_n_27,
      ACOUT(1) => pe54_n_28,
      ACOUT(0) => pe54_n_29,
      DSP_ALU_INST => \^aresetn_0\,
      DSP_ALU_INST_0(29) => pe53_n_0,
      DSP_ALU_INST_0(28) => pe53_n_1,
      DSP_ALU_INST_0(27) => pe53_n_2,
      DSP_ALU_INST_0(26) => pe53_n_3,
      DSP_ALU_INST_0(25) => pe53_n_4,
      DSP_ALU_INST_0(24) => pe53_n_5,
      DSP_ALU_INST_0(23) => pe53_n_6,
      DSP_ALU_INST_0(22) => pe53_n_7,
      DSP_ALU_INST_0(21) => pe53_n_8,
      DSP_ALU_INST_0(20) => pe53_n_9,
      DSP_ALU_INST_0(19) => pe53_n_10,
      DSP_ALU_INST_0(18) => pe53_n_11,
      DSP_ALU_INST_0(17) => pe53_n_12,
      DSP_ALU_INST_0(16) => pe53_n_13,
      DSP_ALU_INST_0(15) => pe53_n_14,
      DSP_ALU_INST_0(14) => pe53_n_15,
      DSP_ALU_INST_0(13) => pe53_n_16,
      DSP_ALU_INST_0(12) => pe53_n_17,
      DSP_ALU_INST_0(11) => pe53_n_18,
      DSP_ALU_INST_0(10) => pe53_n_19,
      DSP_ALU_INST_0(9) => pe53_n_20,
      DSP_ALU_INST_0(8) => pe53_n_21,
      DSP_ALU_INST_0(7) => pe53_n_22,
      DSP_ALU_INST_0(6) => pe53_n_23,
      DSP_ALU_INST_0(5) => pe53_n_24,
      DSP_ALU_INST_0(4) => pe53_n_25,
      DSP_ALU_INST_0(3) => pe53_n_26,
      DSP_ALU_INST_0(2) => pe53_n_27,
      DSP_ALU_INST_0(1) => pe53_n_28,
      DSP_ALU_INST_0(0) => pe53_n_29,
      aclk => aclk,
      b54(0) => b54(0),
      d(9) => pe54_n_30,
      d(8) => pe54_n_31,
      d(7) => pe54_n_32,
      d(6) => pe54_n_33,
      d(5) => pe54_n_34,
      d(4) => pe54_n_35,
      d(3) => pe54_n_36,
      d(2) => pe54_n_37,
      d(1) => pe54_n_38,
      d(0) => pe54_n_39,
      q(14) => reg_y44_n_1,
      q(13) => reg_y44_n_2,
      q(12) => reg_y44_n_3,
      q(11) => reg_y44_n_4,
      q(10) => reg_y44_n_5,
      q(9) => reg_y44_n_6,
      q(8) => reg_y44_n_7,
      q(7) => reg_y44_n_8,
      q(6) => reg_y44_n_9,
      q(5) => reg_y44_n_10,
      q(4) => reg_y44_n_11,
      q(3) => reg_y44_n_12,
      q(2) => reg_y44_n_13,
      q(1) => reg_y44_n_14,
      q(0) => reg_y44_n_15,
      \q_reg[15]\ => reg_y44_n_0
    );
pe55: entity work.design_1_axis_ann_0_0_pe_69
     port map (
      ACOUT(29) => pe54_n_0,
      ACOUT(28) => pe54_n_1,
      ACOUT(27) => pe54_n_2,
      ACOUT(26) => pe54_n_3,
      ACOUT(25) => pe54_n_4,
      ACOUT(24) => pe54_n_5,
      ACOUT(23) => pe54_n_6,
      ACOUT(22) => pe54_n_7,
      ACOUT(21) => pe54_n_8,
      ACOUT(20) => pe54_n_9,
      ACOUT(19) => pe54_n_10,
      ACOUT(18) => pe54_n_11,
      ACOUT(17) => pe54_n_12,
      ACOUT(16) => pe54_n_13,
      ACOUT(15) => pe54_n_14,
      ACOUT(14) => pe54_n_15,
      ACOUT(13) => pe54_n_16,
      ACOUT(12) => pe54_n_17,
      ACOUT(11) => pe54_n_18,
      ACOUT(10) => pe54_n_19,
      ACOUT(9) => pe54_n_20,
      ACOUT(8) => pe54_n_21,
      ACOUT(7) => pe54_n_22,
      ACOUT(6) => pe54_n_23,
      ACOUT(5) => pe54_n_24,
      ACOUT(4) => pe54_n_25,
      ACOUT(3) => pe54_n_26,
      ACOUT(2) => pe54_n_27,
      ACOUT(1) => pe54_n_28,
      ACOUT(0) => pe54_n_29,
      DSP_ALU_INST => \^aresetn_0\,
      Q(5 downto 0) => Q(5 downto 0),
      aclk => aclk,
      b50_sel(0) => b50_sel(0),
      b55(0) => b55(0),
      d(9) => pe55_n_1,
      d(8) => pe55_n_2,
      d(7) => pe55_n_3,
      d(6) => pe55_n_4,
      d(5) => pe55_n_5,
      d(4) => pe55_n_6,
      d(3) => pe55_n_7,
      d(2) => pe55_n_8,
      d(1) => pe55_n_9,
      d(0) => pe55_n_10,
      \^q\(14) => reg_y45_n_1,
      \^q\(13) => reg_y45_n_2,
      \^q\(12) => reg_y45_n_3,
      \^q\(11) => reg_y45_n_4,
      \^q\(10) => reg_y45_n_5,
      \^q\(9) => reg_y45_n_6,
      \^q\(8) => reg_y45_n_7,
      \^q\(7) => reg_y45_n_8,
      \^q\(6) => reg_y45_n_9,
      \^q\(5) => reg_y45_n_10,
      \^q\(4) => reg_y45_n_11,
      \^q\(3) => reg_y45_n_12,
      \^q\(2) => reg_y45_n_13,
      \^q\(1) => reg_y45_n_14,
      \^q\(0) => reg_y45_n_15,
      \q_reg[15]\ => reg_y45_n_0
    );
reg_a00: entity work.\design_1_axis_ann_0_0_register__parameterized0_70\
     port map (
      A(15) => reg_a00_n_0,
      A(14) => reg_a00_n_1,
      A(13) => reg_a00_n_2,
      A(12) => reg_a00_n_3,
      A(11) => reg_a00_n_4,
      A(10) => reg_a00_n_5,
      A(9) => reg_a00_n_6,
      A(8) => reg_a00_n_7,
      A(7) => reg_a00_n_8,
      A(6) => reg_a00_n_9,
      A(5) => reg_a00_n_10,
      A(4) => reg_a00_n_11,
      A(3) => reg_a00_n_12,
      A(2) => reg_a00_n_13,
      A(1) => reg_a00_n_14,
      A(0) => reg_a00_n_15,
      aclk => aclk,
      q(15 downto 0) => \^q\(15 downto 0),
      \q_reg[15]_0\ => \^aresetn_0\
    );
reg_a0_0: entity work.\design_1_axis_ann_0_0_register__parameterized0_71\
     port map (
      A(15 downto 0) => a0(15 downto 0),
      aclk => aclk,
      q(15 downto 0) => \^q\(15 downto 0),
      \q_reg[15]_0\ => \^aresetn_0\
    );
reg_a1_0: entity work.\design_1_axis_ann_0_0_register__parameterized0_72\
     port map (
      A(15 downto 0) => a1(15 downto 0),
      aclk => aclk,
      \q_reg[0]_0\ => reg_a1_0_n_15,
      \q_reg[10]_0\ => reg_a1_0_n_5,
      \q_reg[11]_0\ => reg_a1_0_n_4,
      \q_reg[12]_0\ => reg_a1_0_n_3,
      \q_reg[13]_0\ => reg_a1_0_n_2,
      \q_reg[14]_0\ => reg_a1_0_n_1,
      \q_reg[15]_0\ => reg_a1_0_n_0,
      \q_reg[15]_1\ => \^aresetn_0\,
      \q_reg[1]_0\ => reg_a1_0_n_14,
      \q_reg[2]_0\ => reg_a1_0_n_13,
      \q_reg[3]_0\ => reg_a1_0_n_12,
      \q_reg[4]_0\ => reg_a1_0_n_11,
      \q_reg[5]_0\ => reg_a1_0_n_10,
      \q_reg[6]_0\ => reg_a1_0_n_9,
      \q_reg[7]_0\ => reg_a1_0_n_8,
      \q_reg[8]_0\ => reg_a1_0_n_7,
      \q_reg[9]_0\ => reg_a1_0_n_6
    );
reg_a1_1: entity work.\design_1_axis_ann_0_0_register__parameterized0_73\
     port map (
      A(15) => reg_a1_1_n_0,
      A(14) => reg_a1_1_n_1,
      A(13) => reg_a1_1_n_2,
      A(12) => reg_a1_1_n_3,
      A(11) => reg_a1_1_n_4,
      A(10) => reg_a1_1_n_5,
      A(9) => reg_a1_1_n_6,
      A(8) => reg_a1_1_n_7,
      A(7) => reg_a1_1_n_8,
      A(6) => reg_a1_1_n_9,
      A(5) => reg_a1_1_n_10,
      A(4) => reg_a1_1_n_11,
      A(3) => reg_a1_1_n_12,
      A(2) => reg_a1_1_n_13,
      A(1) => reg_a1_1_n_14,
      A(0) => reg_a1_1_n_15,
      aclk => aclk,
      \q_reg[0]_0\ => reg_a1_0_n_15,
      \q_reg[10]_0\ => reg_a1_0_n_5,
      \q_reg[11]_0\ => reg_a1_0_n_4,
      \q_reg[12]_0\ => reg_a1_0_n_3,
      \q_reg[13]_0\ => reg_a1_0_n_2,
      \q_reg[14]_0\ => reg_a1_0_n_1,
      \q_reg[15]_0\ => \^aresetn_0\,
      \q_reg[15]_1\ => reg_a1_0_n_0,
      \q_reg[1]_0\ => reg_a1_0_n_14,
      \q_reg[2]_0\ => reg_a1_0_n_13,
      \q_reg[3]_0\ => reg_a1_0_n_12,
      \q_reg[4]_0\ => reg_a1_0_n_11,
      \q_reg[5]_0\ => reg_a1_0_n_10,
      \q_reg[6]_0\ => reg_a1_0_n_9,
      \q_reg[7]_0\ => reg_a1_0_n_8,
      \q_reg[8]_0\ => reg_a1_0_n_7,
      \q_reg[9]_0\ => reg_a1_0_n_6
    );
reg_a2_0: entity work.\design_1_axis_ann_0_0_register__parameterized0_74\
     port map (
      a0_sel => a0_sel,
      aclk => aclk,
      \q_reg[0]_0\ => reg_a2_0_n_15,
      \q_reg[10]_0\ => reg_a2_0_n_5,
      \q_reg[11]_0\ => reg_a2_0_n_4,
      \q_reg[12]_0\ => reg_a2_0_n_3,
      \q_reg[13]_0\ => reg_a2_0_n_2,
      \q_reg[14]_0\ => reg_a2_0_n_1,
      \q_reg[15]_0\ => reg_a2_0_n_0,
      \q_reg[15]_1\(15 downto 0) => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(47 downto 32),
      \q_reg[15]_2\ => \^aresetn_0\,
      \q_reg[1]_0\ => reg_a2_0_n_14,
      \q_reg[2]_0\ => reg_a2_0_n_13,
      \q_reg[3]_0\ => reg_a2_0_n_12,
      \q_reg[4]_0\ => reg_a2_0_n_11,
      \q_reg[5]_0\ => reg_a2_0_n_10,
      \q_reg[6]_0\ => reg_a2_0_n_9,
      \q_reg[7]_0\ => reg_a2_0_n_8,
      \q_reg[8]_0\ => reg_a2_0_n_7,
      \q_reg[9]_0\ => reg_a2_0_n_6
    );
reg_a2_1: entity work.\design_1_axis_ann_0_0_register__parameterized0_75\
     port map (
      A(15) => reg_a2_1_n_0,
      A(14) => reg_a2_1_n_1,
      A(13) => reg_a2_1_n_2,
      A(12) => reg_a2_1_n_3,
      A(11) => reg_a2_1_n_4,
      A(10) => reg_a2_1_n_5,
      A(9) => reg_a2_1_n_6,
      A(8) => reg_a2_1_n_7,
      A(7) => reg_a2_1_n_8,
      A(6) => reg_a2_1_n_9,
      A(5) => reg_a2_1_n_10,
      A(4) => reg_a2_1_n_11,
      A(3) => reg_a2_1_n_12,
      A(2) => reg_a2_1_n_13,
      A(1) => reg_a2_1_n_14,
      A(0) => reg_a2_1_n_15,
      aclk => aclk,
      \q_reg[0]_0\ => reg_a2_0_n_15,
      \q_reg[10]_0\ => reg_a2_0_n_5,
      \q_reg[11]_0\ => reg_a2_0_n_4,
      \q_reg[12]_0\ => reg_a2_0_n_3,
      \q_reg[13]_0\ => reg_a2_0_n_2,
      \q_reg[14]_0\ => reg_a2_0_n_1,
      \q_reg[15]_0\ => \^aresetn_0\,
      \q_reg[15]_1\ => reg_a2_0_n_0,
      \q_reg[1]_0\ => reg_a2_0_n_14,
      \q_reg[2]_0\ => reg_a2_0_n_13,
      \q_reg[3]_0\ => reg_a2_0_n_12,
      \q_reg[4]_0\ => reg_a2_0_n_11,
      \q_reg[5]_0\ => reg_a2_0_n_10,
      \q_reg[6]_0\ => reg_a2_0_n_9,
      \q_reg[7]_0\ => reg_a2_0_n_8,
      \q_reg[8]_0\ => reg_a2_0_n_7,
      \q_reg[9]_0\ => reg_a2_0_n_6
    );
reg_a3_0: entity work.\design_1_axis_ann_0_0_register__parameterized0_76\
     port map (
      a0_sel => a0_sel,
      aclk => aclk,
      \q_reg[0]_0\ => reg_a3_0_n_15,
      \q_reg[10]_0\ => reg_a3_0_n_5,
      \q_reg[11]_0\ => reg_a3_0_n_4,
      \q_reg[12]_0\ => reg_a3_0_n_3,
      \q_reg[13]_0\ => reg_a3_0_n_2,
      \q_reg[14]_0\ => reg_a3_0_n_1,
      \q_reg[15]_0\ => reg_a3_0_n_0,
      \q_reg[15]_1\(15 downto 0) => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(63 downto 48),
      \q_reg[15]_2\ => \^aresetn_0\,
      \q_reg[1]_0\ => reg_a3_0_n_14,
      \q_reg[2]_0\ => reg_a3_0_n_13,
      \q_reg[3]_0\ => reg_a3_0_n_12,
      \q_reg[4]_0\ => reg_a3_0_n_11,
      \q_reg[5]_0\ => reg_a3_0_n_10,
      \q_reg[6]_0\ => reg_a3_0_n_9,
      \q_reg[7]_0\ => reg_a3_0_n_8,
      \q_reg[8]_0\ => reg_a3_0_n_7,
      \q_reg[9]_0\ => reg_a3_0_n_6
    );
reg_a3_1: entity work.\design_1_axis_ann_0_0_register__parameterized0_77\
     port map (
      aclk => aclk,
      \q_reg[0]_0\ => reg_a3_1_n_15,
      \q_reg[0]_1\ => reg_a3_0_n_15,
      \q_reg[10]_0\ => reg_a3_1_n_5,
      \q_reg[10]_1\ => reg_a3_0_n_5,
      \q_reg[11]_0\ => reg_a3_1_n_4,
      \q_reg[11]_1\ => reg_a3_0_n_4,
      \q_reg[12]_0\ => reg_a3_1_n_3,
      \q_reg[12]_1\ => reg_a3_0_n_3,
      \q_reg[13]_0\ => reg_a3_1_n_2,
      \q_reg[13]_1\ => reg_a3_0_n_2,
      \q_reg[14]_0\ => reg_a3_1_n_1,
      \q_reg[14]_1\ => reg_a3_0_n_1,
      \q_reg[15]_0\ => reg_a3_1_n_0,
      \q_reg[15]_1\ => \^aresetn_0\,
      \q_reg[15]_2\ => reg_a3_0_n_0,
      \q_reg[1]_0\ => reg_a3_1_n_14,
      \q_reg[1]_1\ => reg_a3_0_n_14,
      \q_reg[2]_0\ => reg_a3_1_n_13,
      \q_reg[2]_1\ => reg_a3_0_n_13,
      \q_reg[3]_0\ => reg_a3_1_n_12,
      \q_reg[3]_1\ => reg_a3_0_n_12,
      \q_reg[4]_0\ => reg_a3_1_n_11,
      \q_reg[4]_1\ => reg_a3_0_n_11,
      \q_reg[5]_0\ => reg_a3_1_n_10,
      \q_reg[5]_1\ => reg_a3_0_n_10,
      \q_reg[6]_0\ => reg_a3_1_n_9,
      \q_reg[6]_1\ => reg_a3_0_n_9,
      \q_reg[7]_0\ => reg_a3_1_n_8,
      \q_reg[7]_1\ => reg_a3_0_n_8,
      \q_reg[8]_0\ => reg_a3_1_n_7,
      \q_reg[8]_1\ => reg_a3_0_n_7,
      \q_reg[9]_0\ => reg_a3_1_n_6,
      \q_reg[9]_1\ => reg_a3_0_n_6
    );
reg_a3_2: entity work.\design_1_axis_ann_0_0_register__parameterized0_78\
     port map (
      A(15) => reg_a3_2_n_0,
      A(14) => reg_a3_2_n_1,
      A(13) => reg_a3_2_n_2,
      A(12) => reg_a3_2_n_3,
      A(11) => reg_a3_2_n_4,
      A(10) => reg_a3_2_n_5,
      A(9) => reg_a3_2_n_6,
      A(8) => reg_a3_2_n_7,
      A(7) => reg_a3_2_n_8,
      A(6) => reg_a3_2_n_9,
      A(5) => reg_a3_2_n_10,
      A(4) => reg_a3_2_n_11,
      A(3) => reg_a3_2_n_12,
      A(2) => reg_a3_2_n_13,
      A(1) => reg_a3_2_n_14,
      A(0) => reg_a3_2_n_15,
      aclk => aclk,
      \q_reg[0]_0\ => reg_a3_1_n_15,
      \q_reg[10]_0\ => reg_a3_1_n_5,
      \q_reg[11]_0\ => reg_a3_1_n_4,
      \q_reg[12]_0\ => reg_a3_1_n_3,
      \q_reg[13]_0\ => reg_a3_1_n_2,
      \q_reg[14]_0\ => reg_a3_1_n_1,
      \q_reg[15]_0\ => \^aresetn_0\,
      \q_reg[15]_1\ => reg_a3_1_n_0,
      \q_reg[1]_0\ => reg_a3_1_n_14,
      \q_reg[2]_0\ => reg_a3_1_n_13,
      \q_reg[3]_0\ => reg_a3_1_n_12,
      \q_reg[4]_0\ => reg_a3_1_n_11,
      \q_reg[5]_0\ => reg_a3_1_n_10,
      \q_reg[6]_0\ => reg_a3_1_n_9,
      \q_reg[7]_0\ => reg_a3_1_n_8,
      \q_reg[8]_0\ => reg_a3_1_n_7,
      \q_reg[9]_0\ => reg_a3_1_n_6
    );
reg_a4_1: entity work.\design_1_axis_ann_0_0_register__parameterized0_79\
     port map (
      a0_sel => a0_sel,
      aclk => aclk,
      aclk_0 => reg_a4_1_n_0,
      aclk_1 => reg_a4_1_n_1,
      aclk_10 => reg_a4_1_n_10,
      aclk_11 => reg_a4_1_n_11,
      aclk_12 => reg_a4_1_n_12,
      aclk_13 => reg_a4_1_n_13,
      aclk_14 => reg_a4_1_n_14,
      aclk_15 => reg_a4_1_n_15,
      aclk_2 => reg_a4_1_n_2,
      aclk_3 => reg_a4_1_n_3,
      aclk_4 => reg_a4_1_n_4,
      aclk_5 => reg_a4_1_n_5,
      aclk_6 => reg_a4_1_n_6,
      aclk_7 => reg_a4_1_n_7,
      aclk_8 => reg_a4_1_n_8,
      aclk_9 => reg_a4_1_n_9,
      \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r\(15 downto 0) => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(79 downto 64)
    );
reg_a4_2: entity work.\design_1_axis_ann_0_0_register__parameterized0_80\
     port map (
      aclk => aclk,
      \q_reg[0]\ => \^q_reg_r\,
      \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_a4_2_n_15,
      \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_a4_1_n_15,
      \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_a4_2_n_5,
      \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_a4_1_n_5,
      \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_a4_2_n_4,
      \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_a4_1_n_4,
      \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_a4_2_n_3,
      \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_a4_1_n_3,
      \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_a4_2_n_2,
      \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_a4_1_n_2,
      \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_a4_2_n_1,
      \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_a4_1_n_1,
      \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_a4_2_n_0,
      \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_a4_1_n_0,
      \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_a4_2_n_14,
      \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_a4_1_n_14,
      \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_a4_2_n_13,
      \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_a4_1_n_13,
      \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_a4_2_n_12,
      \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_a4_1_n_12,
      \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_a4_2_n_11,
      \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_a4_1_n_11,
      \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_a4_2_n_10,
      \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_a4_1_n_10,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_a4_2_n_9,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_a4_1_n_9,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_a4_2_n_8,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_a4_1_n_8,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_a4_2_n_7,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_a4_1_n_7,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_a4_2_n_6,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_a4_1_n_6
    );
reg_a4_3: entity work.\design_1_axis_ann_0_0_register__parameterized0_81\
     port map (
      A(15) => reg_a4_3_n_0,
      A(14) => reg_a4_3_n_1,
      A(13) => reg_a4_3_n_2,
      A(12) => reg_a4_3_n_3,
      A(11) => reg_a4_3_n_4,
      A(10) => reg_a4_3_n_5,
      A(9) => reg_a4_3_n_6,
      A(8) => reg_a4_3_n_7,
      A(7) => reg_a4_3_n_8,
      A(6) => reg_a4_3_n_9,
      A(5) => reg_a4_3_n_10,
      A(4) => reg_a4_3_n_11,
      A(3) => reg_a4_3_n_12,
      A(2) => reg_a4_3_n_13,
      A(1) => reg_a4_3_n_14,
      A(0) => reg_a4_3_n_15,
      aclk => aclk,
      aresetn => aresetn,
      aresetn_0 => \^aresetn_0\,
      \q_reg[0]_0\ => reg_a4_2_n_15,
      \q_reg[10]_0\ => reg_a4_2_n_5,
      \q_reg[11]_0\ => reg_a4_2_n_4,
      \q_reg[12]_0\ => reg_a4_2_n_3,
      \q_reg[13]_0\ => reg_a4_2_n_2,
      \q_reg[14]_0\ => reg_a4_2_n_1,
      \q_reg[15]_0\ => reg_a4_2_n_0,
      \q_reg[1]_0\ => reg_a4_2_n_14,
      \q_reg[2]_0\ => reg_a4_2_n_13,
      \q_reg[3]_0\ => reg_a4_2_n_12,
      \q_reg[4]_0\ => reg_a4_2_n_11,
      \q_reg[5]_0\ => reg_a4_2_n_10,
      \q_reg[6]_0\ => reg_a4_2_n_9,
      \q_reg[7]_0\ => reg_a4_2_n_8,
      \q_reg[8]_0\ => reg_a4_2_n_7,
      \q_reg[9]_0\ => reg_a4_2_n_6
    );
reg_a5_2: entity work.\design_1_axis_ann_0_0_register__parameterized0_82\
     port map (
      a0_sel => a0_sel,
      aclk => aclk,
      aclk_0 => reg_a5_2_n_0,
      aclk_1 => reg_a5_2_n_1,
      aclk_10 => reg_a5_2_n_10,
      aclk_11 => reg_a5_2_n_11,
      aclk_12 => reg_a5_2_n_12,
      aclk_13 => reg_a5_2_n_13,
      aclk_14 => reg_a5_2_n_14,
      aclk_15 => reg_a5_2_n_15,
      aclk_2 => reg_a5_2_n_2,
      aclk_3 => reg_a5_2_n_3,
      aclk_4 => reg_a5_2_n_4,
      aclk_5 => reg_a5_2_n_5,
      aclk_6 => reg_a5_2_n_6,
      aclk_7 => reg_a5_2_n_7,
      aclk_8 => reg_a5_2_n_8,
      aclk_9 => reg_a5_2_n_9,
      \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(15 downto 0) => \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(95 downto 80)
    );
reg_a5_3: entity work.\design_1_axis_ann_0_0_register__parameterized0_83\
     port map (
      aclk => aclk,
      \q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_a5_3_n_15,
      \q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_a5_2_n_15,
      \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_a5_3_n_5,
      \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_a5_2_n_5,
      \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_a5_3_n_4,
      \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_a5_2_n_4,
      \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_a5_3_n_3,
      \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_a5_2_n_3,
      \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_a5_3_n_2,
      \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_a5_2_n_2,
      \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_a5_3_n_1,
      \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_a5_2_n_1,
      \q_reg[15]\ => reg_y0_2_n_0,
      \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_a5_3_n_0,
      \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_a5_2_n_0,
      \q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_a5_3_n_14,
      \q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_a5_2_n_14,
      \q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_a5_3_n_13,
      \q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_a5_2_n_13,
      \q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_a5_3_n_12,
      \q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_a5_2_n_12,
      \q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_a5_3_n_11,
      \q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_a5_2_n_11,
      \q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_a5_3_n_10,
      \q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_a5_2_n_10,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_a5_3_n_9,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_a5_2_n_9,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_a5_3_n_8,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_a5_2_n_8,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_a5_3_n_7,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_a5_2_n_7,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_a5_3_n_6,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_a5_2_n_6
    );
reg_a5_4: entity work.\design_1_axis_ann_0_0_register__parameterized0_84\
     port map (
      A(15) => reg_a5_4_n_0,
      A(14) => reg_a5_4_n_1,
      A(13) => reg_a5_4_n_2,
      A(12) => reg_a5_4_n_3,
      A(11) => reg_a5_4_n_4,
      A(10) => reg_a5_4_n_5,
      A(9) => reg_a5_4_n_6,
      A(8) => reg_a5_4_n_7,
      A(7) => reg_a5_4_n_8,
      A(6) => reg_a5_4_n_9,
      A(5) => reg_a5_4_n_10,
      A(4) => reg_a5_4_n_11,
      A(3) => reg_a5_4_n_12,
      A(2) => reg_a5_4_n_13,
      A(1) => reg_a5_4_n_14,
      A(0) => reg_a5_4_n_15,
      aclk => aclk,
      \q_reg[0]_0\ => reg_a5_3_n_15,
      \q_reg[10]_0\ => reg_a5_3_n_5,
      \q_reg[11]_0\ => reg_a5_3_n_4,
      \q_reg[12]_0\ => reg_a5_3_n_3,
      \q_reg[13]_0\ => reg_a5_3_n_2,
      \q_reg[14]_0\ => reg_a5_3_n_1,
      \q_reg[15]_0\ => \^aresetn_0\,
      \q_reg[15]_1\ => reg_a5_3_n_0,
      \q_reg[1]_0\ => reg_a5_3_n_14,
      \q_reg[2]_0\ => reg_a5_3_n_13,
      \q_reg[3]_0\ => reg_a5_3_n_12,
      \q_reg[4]_0\ => reg_a5_3_n_11,
      \q_reg[5]_0\ => reg_a5_3_n_10,
      \q_reg[6]_0\ => reg_a5_3_n_9,
      \q_reg[7]_0\ => reg_a5_3_n_8,
      \q_reg[8]_0\ => reg_a5_3_n_7,
      \q_reg[9]_0\ => reg_a5_3_n_6
    );
reg_y0_0: entity work.\design_1_axis_ann_0_0_register__parameterized0_85\
     port map (
      aclk => aclk,
      q_reg_r_0 => reg_y0_0_n_0,
      q_reg_r_1 => \^aresetn_0\,
      q_reg_r_2 => reg_y50_n_0
    );
reg_y0_1: entity work.\design_1_axis_ann_0_0_register__parameterized0_86\
     port map (
      aclk => aclk,
      q_reg_r_0 => \^q_reg_r\,
      q_reg_r_1 => \^aresetn_0\,
      q_reg_r_2 => reg_y0_0_n_0
    );
reg_y0_2: entity work.\design_1_axis_ann_0_0_register__parameterized0_87\
     port map (
      aclk => aclk,
      q_reg_r_0 => reg_y0_2_n_0,
      q_reg_r_1 => \^aresetn_0\,
      q_reg_r_2 => \^q_reg_r\
    );
reg_y0_3: entity work.\design_1_axis_ann_0_0_register__parameterized0_88\
     port map (
      aclk => aclk,
      aclk_0 => reg_y0_3_n_1,
      aclk_1 => reg_y0_3_n_2,
      aclk_2 => reg_y0_3_n_3,
      aclk_3 => reg_y0_3_n_4,
      aclk_4 => reg_y0_3_n_5,
      aclk_5 => reg_y0_3_n_6,
      aclk_6 => reg_y0_3_n_7,
      aclk_7 => reg_y0_3_n_8,
      aclk_8 => reg_y0_3_n_9,
      aclk_9 => reg_y0_3_n_10,
      d(9) => pe50_n_30,
      d(8) => pe50_n_31,
      d(7) => pe50_n_32,
      d(6) => pe50_n_33,
      d(5) => pe50_n_34,
      d(4) => pe50_n_35,
      d(3) => pe50_n_36,
      d(2) => pe50_n_37,
      d(1) => pe50_n_38,
      d(0) => pe50_n_39,
      q_reg_r_0 => reg_y0_3_n_0,
      q_reg_r_1 => \^aresetn_0\,
      q_reg_r_2 => reg_y0_2_n_0
    );
reg_y0_4: entity work.\design_1_axis_ann_0_0_register__parameterized0_89\
     port map (
      aclk => aclk,
      \q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ => reg_y0_4_n_5,
      \q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ => reg_y0_3_n_6,
      \q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ => reg_y0_4_n_4,
      \q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ => reg_y0_3_n_5,
      \q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ => reg_y0_4_n_3,
      \q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ => reg_y0_3_n_4,
      \q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ => reg_y0_4_n_2,
      \q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ => reg_y0_3_n_3,
      \q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ => reg_y0_4_n_1,
      \q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ => reg_y0_3_n_2,
      \q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ => reg_y0_4_n_0,
      \q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ => reg_y0_3_n_1,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ => reg_y0_4_n_9,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ => reg_y0_3_n_10,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ => reg_y0_4_n_8,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ => reg_y0_3_n_9,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ => reg_y0_4_n_7,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ => reg_y0_3_n_8,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0\ => reg_y0_4_n_6,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1\ => reg_y0_3_n_7,
      q_reg_r_0 => \^aresetn_0\,
      q_reg_r_1 => reg_y0_3_n_0
    );
reg_y0_5: entity work.\design_1_axis_ann_0_0_register__parameterized0_90\
     port map (
      aclk => aclk,
      \q_reg[10]_0\ => reg_y0_4_n_5,
      \q_reg[11]_0\ => reg_y0_4_n_4,
      \q_reg[12]_0\(4 downto 0) => \q_reg[15]\(4 downto 0),
      \q_reg[12]_1\ => reg_y0_4_n_3,
      \q_reg[13]_0\ => \q_reg[15]\(5),
      \q_reg[13]_1\ => reg_y0_4_n_2,
      \q_reg[14]_0\ => \q_reg[15]\(6),
      \q_reg[14]_1\ => reg_y0_4_n_1,
      \q_reg[15]_0\ => \q_reg[15]\(7),
      \q_reg[15]_1\ => \q_reg[15]_3\,
      \q_reg[15]_2\ => \^aresetn_0\,
      \q_reg[15]_3\ => reg_y0_4_n_0,
      \q_reg[6]_0\ => reg_y0_4_n_9,
      \q_reg[7]_0\ => reg_y0_4_n_8,
      \q_reg[8]_0\ => reg_y0_4_n_7,
      \q_reg[8]_1\ => \q_reg[8]\,
      \q_reg[8]_2\ => \q_reg[8]_0\,
      \q_reg[9]_0\ => reg_y0_4_n_6,
      sel(6 downto 0) => sel(6 downto 0)
    );
reg_y10: entity work.\design_1_axis_ann_0_0_register__parameterized0_91\
     port map (
      aclk => aclk,
      d(15) => pe10_n_16,
      d(14) => pe10_n_17,
      d(13) => pe10_n_18,
      d(12) => pe10_n_19,
      d(11) => pe10_n_20,
      d(10) => pe10_n_21,
      d(9) => pe10_n_22,
      d(8) => pe10_n_23,
      d(7) => pe10_n_24,
      d(6) => pe10_n_25,
      d(5) => pe10_n_26,
      d(4) => pe10_n_27,
      d(3) => pe10_n_28,
      d(2) => pe10_n_29,
      d(1) => pe10_n_30,
      d(0) => pe10_n_31,
      q(14) => reg_y10_n_1,
      q(13) => reg_y10_n_2,
      q(12) => reg_y10_n_3,
      q(11) => reg_y10_n_4,
      q(10) => reg_y10_n_5,
      q(9) => reg_y10_n_6,
      q(8) => reg_y10_n_7,
      q(7) => reg_y10_n_8,
      q(6) => reg_y10_n_9,
      q(5) => reg_y10_n_10,
      q(4) => reg_y10_n_11,
      q(3) => reg_y10_n_12,
      q(2) => reg_y10_n_13,
      q(1) => reg_y10_n_14,
      q(0) => reg_y10_n_15,
      \q_reg[15]_0\ => reg_y10_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y11: entity work.\design_1_axis_ann_0_0_register__parameterized0_92\
     port map (
      aclk => aclk,
      d(15) => pe11_n_30,
      d(14) => pe11_n_31,
      d(13) => pe11_n_32,
      d(12) => pe11_n_33,
      d(11) => pe11_n_34,
      d(10) => pe11_n_35,
      d(9) => pe11_n_36,
      d(8) => pe11_n_37,
      d(7) => pe11_n_38,
      d(6) => pe11_n_39,
      d(5) => pe11_n_40,
      d(4) => pe11_n_41,
      d(3) => pe11_n_42,
      d(2) => pe11_n_43,
      d(1) => pe11_n_44,
      d(0) => pe11_n_45,
      q(14) => reg_y11_n_1,
      q(13) => reg_y11_n_2,
      q(12) => reg_y11_n_3,
      q(11) => reg_y11_n_4,
      q(10) => reg_y11_n_5,
      q(9) => reg_y11_n_6,
      q(8) => reg_y11_n_7,
      q(7) => reg_y11_n_8,
      q(6) => reg_y11_n_9,
      q(5) => reg_y11_n_10,
      q(4) => reg_y11_n_11,
      q(3) => reg_y11_n_12,
      q(2) => reg_y11_n_13,
      q(1) => reg_y11_n_14,
      q(0) => reg_y11_n_15,
      \q_reg[15]_0\ => reg_y11_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y12: entity work.\design_1_axis_ann_0_0_register__parameterized0_93\
     port map (
      aclk => aclk,
      d(15) => pe12_n_30,
      d(14) => pe12_n_31,
      d(13) => pe12_n_32,
      d(12) => pe12_n_33,
      d(11) => pe12_n_34,
      d(10) => pe12_n_35,
      d(9) => pe12_n_36,
      d(8) => pe12_n_37,
      d(7) => pe12_n_38,
      d(6) => pe12_n_39,
      d(5) => pe12_n_40,
      d(4) => pe12_n_41,
      d(3) => pe12_n_42,
      d(2) => pe12_n_43,
      d(1) => pe12_n_44,
      d(0) => pe12_n_45,
      q(14) => reg_y12_n_1,
      q(13) => reg_y12_n_2,
      q(12) => reg_y12_n_3,
      q(11) => reg_y12_n_4,
      q(10) => reg_y12_n_5,
      q(9) => reg_y12_n_6,
      q(8) => reg_y12_n_7,
      q(7) => reg_y12_n_8,
      q(6) => reg_y12_n_9,
      q(5) => reg_y12_n_10,
      q(4) => reg_y12_n_11,
      q(3) => reg_y12_n_12,
      q(2) => reg_y12_n_13,
      q(1) => reg_y12_n_14,
      q(0) => reg_y12_n_15,
      \q_reg[15]_0\ => reg_y12_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y13: entity work.\design_1_axis_ann_0_0_register__parameterized0_94\
     port map (
      aclk => aclk,
      d(15) => pe13_n_30,
      d(14) => pe13_n_31,
      d(13) => pe13_n_32,
      d(12) => pe13_n_33,
      d(11) => pe13_n_34,
      d(10) => pe13_n_35,
      d(9) => pe13_n_36,
      d(8) => pe13_n_37,
      d(7) => pe13_n_38,
      d(6) => pe13_n_39,
      d(5) => pe13_n_40,
      d(4) => pe13_n_41,
      d(3) => pe13_n_42,
      d(2) => pe13_n_43,
      d(1) => pe13_n_44,
      d(0) => pe13_n_45,
      q(14) => reg_y13_n_1,
      q(13) => reg_y13_n_2,
      q(12) => reg_y13_n_3,
      q(11) => reg_y13_n_4,
      q(10) => reg_y13_n_5,
      q(9) => reg_y13_n_6,
      q(8) => reg_y13_n_7,
      q(7) => reg_y13_n_8,
      q(6) => reg_y13_n_9,
      q(5) => reg_y13_n_10,
      q(4) => reg_y13_n_11,
      q(3) => reg_y13_n_12,
      q(2) => reg_y13_n_13,
      q(1) => reg_y13_n_14,
      q(0) => reg_y13_n_15,
      \q_reg[15]_0\ => reg_y13_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y14: entity work.\design_1_axis_ann_0_0_register__parameterized0_95\
     port map (
      aclk => aclk,
      d(15) => pe14_n_30,
      d(14) => pe14_n_31,
      d(13) => pe14_n_32,
      d(12) => pe14_n_33,
      d(11) => pe14_n_34,
      d(10) => pe14_n_35,
      d(9) => pe14_n_36,
      d(8) => pe14_n_37,
      d(7) => pe14_n_38,
      d(6) => pe14_n_39,
      d(5) => pe14_n_40,
      d(4) => pe14_n_41,
      d(3) => pe14_n_42,
      d(2) => pe14_n_43,
      d(1) => pe14_n_44,
      d(0) => pe14_n_45,
      q(14) => reg_y14_n_1,
      q(13) => reg_y14_n_2,
      q(12) => reg_y14_n_3,
      q(11) => reg_y14_n_4,
      q(10) => reg_y14_n_5,
      q(9) => reg_y14_n_6,
      q(8) => reg_y14_n_7,
      q(7) => reg_y14_n_8,
      q(6) => reg_y14_n_9,
      q(5) => reg_y14_n_10,
      q(4) => reg_y14_n_11,
      q(3) => reg_y14_n_12,
      q(2) => reg_y14_n_13,
      q(1) => reg_y14_n_14,
      q(0) => reg_y14_n_15,
      \q_reg[15]_0\ => reg_y14_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y15: entity work.\design_1_axis_ann_0_0_register__parameterized0_96\
     port map (
      aclk => aclk,
      d(15) => pe15_n_2,
      d(14) => pe15_n_3,
      d(13) => pe15_n_4,
      d(12) => pe15_n_5,
      d(11) => pe15_n_6,
      d(10) => pe15_n_7,
      d(9) => pe15_n_8,
      d(8) => pe15_n_9,
      d(7) => pe15_n_10,
      d(6) => pe15_n_11,
      d(5) => pe15_n_12,
      d(4) => pe15_n_13,
      d(3) => pe15_n_14,
      d(2) => pe15_n_15,
      d(1) => pe15_n_16,
      d(0) => pe15_n_17,
      q(14) => reg_y15_n_1,
      q(13) => reg_y15_n_2,
      q(12) => reg_y15_n_3,
      q(11) => reg_y15_n_4,
      q(10) => reg_y15_n_5,
      q(9) => reg_y15_n_6,
      q(8) => reg_y15_n_7,
      q(7) => reg_y15_n_8,
      q(6) => reg_y15_n_9,
      q(5) => reg_y15_n_10,
      q(4) => reg_y15_n_11,
      q(3) => reg_y15_n_12,
      q(2) => reg_y15_n_13,
      q(1) => reg_y15_n_14,
      q(0) => reg_y15_n_15,
      \q_reg[15]_0\ => reg_y15_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y1_2: entity work.\design_1_axis_ann_0_0_register__parameterized0_97\
     port map (
      aclk => aclk,
      aclk_0 => reg_y1_2_n_0,
      aclk_1 => reg_y1_2_n_1,
      aclk_2 => reg_y1_2_n_2,
      aclk_3 => reg_y1_2_n_3,
      aclk_4 => reg_y1_2_n_4,
      aclk_5 => reg_y1_2_n_5,
      aclk_6 => reg_y1_2_n_6,
      aclk_7 => reg_y1_2_n_7,
      aclk_8 => reg_y1_2_n_8,
      aclk_9 => reg_y1_2_n_9,
      d(9) => pe51_n_30,
      d(8) => pe51_n_31,
      d(7) => pe51_n_32,
      d(6) => pe51_n_33,
      d(5) => pe51_n_34,
      d(4) => pe51_n_35,
      d(3) => pe51_n_36,
      d(2) => pe51_n_37,
      d(1) => pe51_n_38,
      d(0) => pe51_n_39
    );
reg_y1_3: entity work.\design_1_axis_ann_0_0_register__parameterized0_98\
     port map (
      aclk => aclk,
      \q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ => reg_y1_3_n_5,
      \q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ => reg_y1_2_n_5,
      \q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ => reg_y1_3_n_4,
      \q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ => reg_y1_2_n_4,
      \q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ => reg_y1_3_n_3,
      \q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ => reg_y1_2_n_3,
      \q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ => reg_y1_3_n_2,
      \q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ => reg_y1_2_n_2,
      \q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ => reg_y1_3_n_1,
      \q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ => reg_y1_2_n_1,
      \q_reg[15]\ => reg_y0_3_n_0,
      \q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ => reg_y1_3_n_0,
      \q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ => reg_y1_2_n_0,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ => reg_y1_3_n_9,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ => reg_y1_2_n_9,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ => reg_y1_3_n_8,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ => reg_y1_2_n_8,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ => reg_y1_3_n_7,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ => reg_y1_2_n_7,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0\ => reg_y1_3_n_6,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1\ => reg_y1_2_n_6
    );
reg_y1_4: entity work.\design_1_axis_ann_0_0_register__parameterized0_99\
     port map (
      aclk => aclk,
      \q_reg[10]_0\ => reg_y1_3_n_5,
      \q_reg[11]_0\ => reg_y1_3_n_4,
      \q_reg[12]_0\(4 downto 0) => \q_reg[15]_0\(4 downto 0),
      \q_reg[12]_1\ => reg_y1_3_n_3,
      \q_reg[13]_0\ => \q_reg[15]_0\(5),
      \q_reg[13]_1\ => reg_y1_3_n_2,
      \q_reg[14]_0\ => \q_reg[15]_0\(6),
      \q_reg[14]_1\ => reg_y1_3_n_1,
      \q_reg[15]_0\ => \q_reg[15]_0\(7),
      \q_reg[15]_1\ => \q_reg[15]_4\,
      \q_reg[15]_2\ => \^aresetn_0\,
      \q_reg[15]_3\ => reg_y1_3_n_0,
      \q_reg[6]_0\ => reg_y1_3_n_9,
      \q_reg[7]_0\ => reg_y1_3_n_8,
      \q_reg[8]_0\ => reg_y1_3_n_7,
      \q_reg[8]_1\ => \q_reg[8]_1\,
      \q_reg[8]_2\ => \q_reg[8]_2\,
      \q_reg[9]_0\ => reg_y1_3_n_6,
      sel_0(6 downto 0) => sel_0(6 downto 0)
    );
reg_y20: entity work.\design_1_axis_ann_0_0_register__parameterized0_100\
     port map (
      aclk => aclk,
      d(15) => pe20_n_30,
      d(14) => pe20_n_31,
      d(13) => pe20_n_32,
      d(12) => pe20_n_33,
      d(11) => pe20_n_34,
      d(10) => pe20_n_35,
      d(9) => pe20_n_36,
      d(8) => pe20_n_37,
      d(7) => pe20_n_38,
      d(6) => pe20_n_39,
      d(5) => pe20_n_40,
      d(4) => pe20_n_41,
      d(3) => pe20_n_42,
      d(2) => pe20_n_43,
      d(1) => pe20_n_44,
      d(0) => pe20_n_45,
      q(14) => reg_y20_n_1,
      q(13) => reg_y20_n_2,
      q(12) => reg_y20_n_3,
      q(11) => reg_y20_n_4,
      q(10) => reg_y20_n_5,
      q(9) => reg_y20_n_6,
      q(8) => reg_y20_n_7,
      q(7) => reg_y20_n_8,
      q(6) => reg_y20_n_9,
      q(5) => reg_y20_n_10,
      q(4) => reg_y20_n_11,
      q(3) => reg_y20_n_12,
      q(2) => reg_y20_n_13,
      q(1) => reg_y20_n_14,
      q(0) => reg_y20_n_15,
      \q_reg[15]_0\ => reg_y20_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y21: entity work.\design_1_axis_ann_0_0_register__parameterized0_101\
     port map (
      aclk => aclk,
      d(15) => pe21_n_30,
      d(14) => pe21_n_31,
      d(13) => pe21_n_32,
      d(12) => pe21_n_33,
      d(11) => pe21_n_34,
      d(10) => pe21_n_35,
      d(9) => pe21_n_36,
      d(8) => pe21_n_37,
      d(7) => pe21_n_38,
      d(6) => pe21_n_39,
      d(5) => pe21_n_40,
      d(4) => pe21_n_41,
      d(3) => pe21_n_42,
      d(2) => pe21_n_43,
      d(1) => pe21_n_44,
      d(0) => pe21_n_45,
      q(14) => reg_y21_n_1,
      q(13) => reg_y21_n_2,
      q(12) => reg_y21_n_3,
      q(11) => reg_y21_n_4,
      q(10) => reg_y21_n_5,
      q(9) => reg_y21_n_6,
      q(8) => reg_y21_n_7,
      q(7) => reg_y21_n_8,
      q(6) => reg_y21_n_9,
      q(5) => reg_y21_n_10,
      q(4) => reg_y21_n_11,
      q(3) => reg_y21_n_12,
      q(2) => reg_y21_n_13,
      q(1) => reg_y21_n_14,
      q(0) => reg_y21_n_15,
      \q_reg[15]_0\ => reg_y21_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y22: entity work.\design_1_axis_ann_0_0_register__parameterized0_102\
     port map (
      aclk => aclk,
      d(15) => pe22_n_30,
      d(14) => pe22_n_31,
      d(13) => pe22_n_32,
      d(12) => pe22_n_33,
      d(11) => pe22_n_34,
      d(10) => pe22_n_35,
      d(9) => pe22_n_36,
      d(8) => pe22_n_37,
      d(7) => pe22_n_38,
      d(6) => pe22_n_39,
      d(5) => pe22_n_40,
      d(4) => pe22_n_41,
      d(3) => pe22_n_42,
      d(2) => pe22_n_43,
      d(1) => pe22_n_44,
      d(0) => pe22_n_45,
      q(14) => reg_y22_n_1,
      q(13) => reg_y22_n_2,
      q(12) => reg_y22_n_3,
      q(11) => reg_y22_n_4,
      q(10) => reg_y22_n_5,
      q(9) => reg_y22_n_6,
      q(8) => reg_y22_n_7,
      q(7) => reg_y22_n_8,
      q(6) => reg_y22_n_9,
      q(5) => reg_y22_n_10,
      q(4) => reg_y22_n_11,
      q(3) => reg_y22_n_12,
      q(2) => reg_y22_n_13,
      q(1) => reg_y22_n_14,
      q(0) => reg_y22_n_15,
      \q_reg[15]_0\ => reg_y22_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y23: entity work.\design_1_axis_ann_0_0_register__parameterized0_103\
     port map (
      aclk => aclk,
      d(15) => pe23_n_30,
      d(14) => pe23_n_31,
      d(13) => pe23_n_32,
      d(12) => pe23_n_33,
      d(11) => pe23_n_34,
      d(10) => pe23_n_35,
      d(9) => pe23_n_36,
      d(8) => pe23_n_37,
      d(7) => pe23_n_38,
      d(6) => pe23_n_39,
      d(5) => pe23_n_40,
      d(4) => pe23_n_41,
      d(3) => pe23_n_42,
      d(2) => pe23_n_43,
      d(1) => pe23_n_44,
      d(0) => pe23_n_45,
      q(14) => reg_y23_n_1,
      q(13) => reg_y23_n_2,
      q(12) => reg_y23_n_3,
      q(11) => reg_y23_n_4,
      q(10) => reg_y23_n_5,
      q(9) => reg_y23_n_6,
      q(8) => reg_y23_n_7,
      q(7) => reg_y23_n_8,
      q(6) => reg_y23_n_9,
      q(5) => reg_y23_n_10,
      q(4) => reg_y23_n_11,
      q(3) => reg_y23_n_12,
      q(2) => reg_y23_n_13,
      q(1) => reg_y23_n_14,
      q(0) => reg_y23_n_15,
      \q_reg[15]_0\ => reg_y23_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y24: entity work.\design_1_axis_ann_0_0_register__parameterized0_104\
     port map (
      aclk => aclk,
      d(15) => pe24_n_30,
      d(14) => pe24_n_31,
      d(13) => pe24_n_32,
      d(12) => pe24_n_33,
      d(11) => pe24_n_34,
      d(10) => pe24_n_35,
      d(9) => pe24_n_36,
      d(8) => pe24_n_37,
      d(7) => pe24_n_38,
      d(6) => pe24_n_39,
      d(5) => pe24_n_40,
      d(4) => pe24_n_41,
      d(3) => pe24_n_42,
      d(2) => pe24_n_43,
      d(1) => pe24_n_44,
      d(0) => pe24_n_45,
      q(14) => reg_y24_n_1,
      q(13) => reg_y24_n_2,
      q(12) => reg_y24_n_3,
      q(11) => reg_y24_n_4,
      q(10) => reg_y24_n_5,
      q(9) => reg_y24_n_6,
      q(8) => reg_y24_n_7,
      q(7) => reg_y24_n_8,
      q(6) => reg_y24_n_9,
      q(5) => reg_y24_n_10,
      q(4) => reg_y24_n_11,
      q(3) => reg_y24_n_12,
      q(2) => reg_y24_n_13,
      q(1) => reg_y24_n_14,
      q(0) => reg_y24_n_15,
      \q_reg[15]_0\ => reg_y24_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y25: entity work.\design_1_axis_ann_0_0_register__parameterized0_105\
     port map (
      aclk => aclk,
      d(15) => pe25_n_2,
      d(14) => pe25_n_3,
      d(13) => pe25_n_4,
      d(12) => pe25_n_5,
      d(11) => pe25_n_6,
      d(10) => pe25_n_7,
      d(9) => pe25_n_8,
      d(8) => pe25_n_9,
      d(7) => pe25_n_10,
      d(6) => pe25_n_11,
      d(5) => pe25_n_12,
      d(4) => pe25_n_13,
      d(3) => pe25_n_14,
      d(2) => pe25_n_15,
      d(1) => pe25_n_16,
      d(0) => pe25_n_17,
      q(14) => reg_y25_n_1,
      q(13) => reg_y25_n_2,
      q(12) => reg_y25_n_3,
      q(11) => reg_y25_n_4,
      q(10) => reg_y25_n_5,
      q(9) => reg_y25_n_6,
      q(8) => reg_y25_n_7,
      q(7) => reg_y25_n_8,
      q(6) => reg_y25_n_9,
      q(5) => reg_y25_n_10,
      q(4) => reg_y25_n_11,
      q(3) => reg_y25_n_12,
      q(2) => reg_y25_n_13,
      q(1) => reg_y25_n_14,
      q(0) => reg_y25_n_15,
      \q_reg[15]_0\ => reg_y25_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y2_1: entity work.\design_1_axis_ann_0_0_register__parameterized0_106\
     port map (
      aclk => aclk,
      aclk_0 => reg_y2_1_n_0,
      aclk_1 => reg_y2_1_n_1,
      aclk_2 => reg_y2_1_n_2,
      aclk_3 => reg_y2_1_n_3,
      aclk_4 => reg_y2_1_n_4,
      aclk_5 => reg_y2_1_n_5,
      aclk_6 => reg_y2_1_n_6,
      aclk_7 => reg_y2_1_n_7,
      aclk_8 => reg_y2_1_n_8,
      aclk_9 => reg_y2_1_n_9,
      d(9) => pe52_n_30,
      d(8) => pe52_n_31,
      d(7) => pe52_n_32,
      d(6) => pe52_n_33,
      d(5) => pe52_n_34,
      d(4) => pe52_n_35,
      d(3) => pe52_n_36,
      d(2) => pe52_n_37,
      d(1) => pe52_n_38,
      d(0) => pe52_n_39
    );
reg_y2_2: entity work.\design_1_axis_ann_0_0_register__parameterized0_107\
     port map (
      aclk => aclk,
      \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_y2_2_n_5,
      \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_y2_1_n_5,
      \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_y2_2_n_4,
      \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_y2_1_n_4,
      \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_y2_2_n_3,
      \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_y2_1_n_3,
      \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_y2_2_n_2,
      \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_y2_1_n_2,
      \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_y2_2_n_1,
      \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_y2_1_n_1,
      \q_reg[15]\ => reg_y0_2_n_0,
      \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_y2_2_n_0,
      \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_y2_1_n_0,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_y2_2_n_9,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_y2_1_n_9,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_y2_2_n_8,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_y2_1_n_8,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_y2_2_n_7,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_y2_1_n_7,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0\ => reg_y2_2_n_6,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1\ => reg_y2_1_n_6
    );
reg_y2_3: entity work.\design_1_axis_ann_0_0_register__parameterized0_108\
     port map (
      aclk => aclk,
      \q_reg[10]_0\ => reg_y2_2_n_5,
      \q_reg[11]_0\ => reg_y2_2_n_4,
      \q_reg[12]_0\(4 downto 0) => \q_reg[15]_1\(4 downto 0),
      \q_reg[12]_1\ => reg_y2_2_n_3,
      \q_reg[13]_0\ => \q_reg[15]_1\(5),
      \q_reg[13]_1\ => reg_y2_2_n_2,
      \q_reg[14]_0\ => \q_reg[15]_1\(6),
      \q_reg[14]_1\ => reg_y2_2_n_1,
      \q_reg[15]_0\ => \q_reg[15]_1\(7),
      \q_reg[15]_1\ => \q_reg[15]_5\,
      \q_reg[15]_2\ => \^aresetn_0\,
      \q_reg[15]_3\ => reg_y2_2_n_0,
      \q_reg[6]_0\ => reg_y2_2_n_9,
      \q_reg[7]_0\ => reg_y2_2_n_8,
      \q_reg[8]_0\ => reg_y2_2_n_7,
      \q_reg[8]_1\ => \q_reg[8]_3\,
      \q_reg[8]_2\ => \q_reg[8]_4\,
      \q_reg[9]_0\ => reg_y2_2_n_6,
      sel_1(6 downto 0) => sel_1(6 downto 0)
    );
reg_y30: entity work.\design_1_axis_ann_0_0_register__parameterized0_109\
     port map (
      aclk => aclk,
      d(15) => pe30_n_30,
      d(14) => pe30_n_31,
      d(13) => pe30_n_32,
      d(12) => pe30_n_33,
      d(11) => pe30_n_34,
      d(10) => pe30_n_35,
      d(9) => pe30_n_36,
      d(8) => pe30_n_37,
      d(7) => pe30_n_38,
      d(6) => pe30_n_39,
      d(5) => pe30_n_40,
      d(4) => pe30_n_41,
      d(3) => pe30_n_42,
      d(2) => pe30_n_43,
      d(1) => pe30_n_44,
      d(0) => pe30_n_45,
      q(14) => reg_y30_n_1,
      q(13) => reg_y30_n_2,
      q(12) => reg_y30_n_3,
      q(11) => reg_y30_n_4,
      q(10) => reg_y30_n_5,
      q(9) => reg_y30_n_6,
      q(8) => reg_y30_n_7,
      q(7) => reg_y30_n_8,
      q(6) => reg_y30_n_9,
      q(5) => reg_y30_n_10,
      q(4) => reg_y30_n_11,
      q(3) => reg_y30_n_12,
      q(2) => reg_y30_n_13,
      q(1) => reg_y30_n_14,
      q(0) => reg_y30_n_15,
      \q_reg[15]_0\ => reg_y30_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y31: entity work.\design_1_axis_ann_0_0_register__parameterized0_110\
     port map (
      aclk => aclk,
      d(15) => pe31_n_30,
      d(14) => pe31_n_31,
      d(13) => pe31_n_32,
      d(12) => pe31_n_33,
      d(11) => pe31_n_34,
      d(10) => pe31_n_35,
      d(9) => pe31_n_36,
      d(8) => pe31_n_37,
      d(7) => pe31_n_38,
      d(6) => pe31_n_39,
      d(5) => pe31_n_40,
      d(4) => pe31_n_41,
      d(3) => pe31_n_42,
      d(2) => pe31_n_43,
      d(1) => pe31_n_44,
      d(0) => pe31_n_45,
      q(14) => reg_y31_n_1,
      q(13) => reg_y31_n_2,
      q(12) => reg_y31_n_3,
      q(11) => reg_y31_n_4,
      q(10) => reg_y31_n_5,
      q(9) => reg_y31_n_6,
      q(8) => reg_y31_n_7,
      q(7) => reg_y31_n_8,
      q(6) => reg_y31_n_9,
      q(5) => reg_y31_n_10,
      q(4) => reg_y31_n_11,
      q(3) => reg_y31_n_12,
      q(2) => reg_y31_n_13,
      q(1) => reg_y31_n_14,
      q(0) => reg_y31_n_15,
      \q_reg[15]_0\ => reg_y31_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y32: entity work.\design_1_axis_ann_0_0_register__parameterized0_111\
     port map (
      aclk => aclk,
      d(15) => pe32_n_30,
      d(14) => pe32_n_31,
      d(13) => pe32_n_32,
      d(12) => pe32_n_33,
      d(11) => pe32_n_34,
      d(10) => pe32_n_35,
      d(9) => pe32_n_36,
      d(8) => pe32_n_37,
      d(7) => pe32_n_38,
      d(6) => pe32_n_39,
      d(5) => pe32_n_40,
      d(4) => pe32_n_41,
      d(3) => pe32_n_42,
      d(2) => pe32_n_43,
      d(1) => pe32_n_44,
      d(0) => pe32_n_45,
      q(14) => reg_y32_n_1,
      q(13) => reg_y32_n_2,
      q(12) => reg_y32_n_3,
      q(11) => reg_y32_n_4,
      q(10) => reg_y32_n_5,
      q(9) => reg_y32_n_6,
      q(8) => reg_y32_n_7,
      q(7) => reg_y32_n_8,
      q(6) => reg_y32_n_9,
      q(5) => reg_y32_n_10,
      q(4) => reg_y32_n_11,
      q(3) => reg_y32_n_12,
      q(2) => reg_y32_n_13,
      q(1) => reg_y32_n_14,
      q(0) => reg_y32_n_15,
      \q_reg[15]_0\ => reg_y32_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y33: entity work.\design_1_axis_ann_0_0_register__parameterized0_112\
     port map (
      aclk => aclk,
      d(15) => pe33_n_30,
      d(14) => pe33_n_31,
      d(13) => pe33_n_32,
      d(12) => pe33_n_33,
      d(11) => pe33_n_34,
      d(10) => pe33_n_35,
      d(9) => pe33_n_36,
      d(8) => pe33_n_37,
      d(7) => pe33_n_38,
      d(6) => pe33_n_39,
      d(5) => pe33_n_40,
      d(4) => pe33_n_41,
      d(3) => pe33_n_42,
      d(2) => pe33_n_43,
      d(1) => pe33_n_44,
      d(0) => pe33_n_45,
      q(14) => reg_y33_n_1,
      q(13) => reg_y33_n_2,
      q(12) => reg_y33_n_3,
      q(11) => reg_y33_n_4,
      q(10) => reg_y33_n_5,
      q(9) => reg_y33_n_6,
      q(8) => reg_y33_n_7,
      q(7) => reg_y33_n_8,
      q(6) => reg_y33_n_9,
      q(5) => reg_y33_n_10,
      q(4) => reg_y33_n_11,
      q(3) => reg_y33_n_12,
      q(2) => reg_y33_n_13,
      q(1) => reg_y33_n_14,
      q(0) => reg_y33_n_15,
      \q_reg[15]_0\ => reg_y33_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y34: entity work.\design_1_axis_ann_0_0_register__parameterized0_113\
     port map (
      aclk => aclk,
      d(15) => pe34_n_30,
      d(14) => pe34_n_31,
      d(13) => pe34_n_32,
      d(12) => pe34_n_33,
      d(11) => pe34_n_34,
      d(10) => pe34_n_35,
      d(9) => pe34_n_36,
      d(8) => pe34_n_37,
      d(7) => pe34_n_38,
      d(6) => pe34_n_39,
      d(5) => pe34_n_40,
      d(4) => pe34_n_41,
      d(3) => pe34_n_42,
      d(2) => pe34_n_43,
      d(1) => pe34_n_44,
      d(0) => pe34_n_45,
      q(14) => reg_y34_n_1,
      q(13) => reg_y34_n_2,
      q(12) => reg_y34_n_3,
      q(11) => reg_y34_n_4,
      q(10) => reg_y34_n_5,
      q(9) => reg_y34_n_6,
      q(8) => reg_y34_n_7,
      q(7) => reg_y34_n_8,
      q(6) => reg_y34_n_9,
      q(5) => reg_y34_n_10,
      q(4) => reg_y34_n_11,
      q(3) => reg_y34_n_12,
      q(2) => reg_y34_n_13,
      q(1) => reg_y34_n_14,
      q(0) => reg_y34_n_15,
      \q_reg[15]_0\ => reg_y34_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y35: entity work.\design_1_axis_ann_0_0_register__parameterized0_114\
     port map (
      aclk => aclk,
      d(15) => pe35_n_2,
      d(14) => pe35_n_3,
      d(13) => pe35_n_4,
      d(12) => pe35_n_5,
      d(11) => pe35_n_6,
      d(10) => pe35_n_7,
      d(9) => pe35_n_8,
      d(8) => pe35_n_9,
      d(7) => pe35_n_10,
      d(6) => pe35_n_11,
      d(5) => pe35_n_12,
      d(4) => pe35_n_13,
      d(3) => pe35_n_14,
      d(2) => pe35_n_15,
      d(1) => pe35_n_16,
      d(0) => pe35_n_17,
      q(14) => reg_y35_n_1,
      q(13) => reg_y35_n_2,
      q(12) => reg_y35_n_3,
      q(11) => reg_y35_n_4,
      q(10) => reg_y35_n_5,
      q(9) => reg_y35_n_6,
      q(8) => reg_y35_n_7,
      q(7) => reg_y35_n_8,
      q(6) => reg_y35_n_9,
      q(5) => reg_y35_n_10,
      q(4) => reg_y35_n_11,
      q(3) => reg_y35_n_12,
      q(2) => reg_y35_n_13,
      q(1) => reg_y35_n_14,
      q(0) => reg_y35_n_15,
      \q_reg[15]_0\ => reg_y35_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y3_0: entity work.\design_1_axis_ann_0_0_register__parameterized0_115\
     port map (
      aclk => aclk,
      aclk_0 => reg_y3_0_n_0,
      aclk_1 => reg_y3_0_n_1,
      aclk_2 => reg_y3_0_n_2,
      aclk_3 => reg_y3_0_n_3,
      aclk_4 => reg_y3_0_n_4,
      aclk_5 => reg_y3_0_n_5,
      aclk_6 => reg_y3_0_n_6,
      aclk_7 => reg_y3_0_n_7,
      aclk_8 => reg_y3_0_n_8,
      aclk_9 => reg_y3_0_n_9,
      d(9) => pe53_n_30,
      d(8) => pe53_n_31,
      d(7) => pe53_n_32,
      d(6) => pe53_n_33,
      d(5) => pe53_n_34,
      d(4) => pe53_n_35,
      d(3) => pe53_n_36,
      d(2) => pe53_n_37,
      d(1) => pe53_n_38,
      d(0) => pe53_n_39
    );
reg_y3_1: entity work.\design_1_axis_ann_0_0_register__parameterized0_116\
     port map (
      aclk => aclk,
      \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_y3_1_n_5,
      \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_y3_0_n_5,
      \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_y3_1_n_4,
      \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_y3_0_n_4,
      \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_y3_1_n_3,
      \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_y3_0_n_3,
      \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_y3_1_n_2,
      \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_y3_0_n_2,
      \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_y3_1_n_1,
      \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_y3_0_n_1,
      \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_y3_1_n_0,
      \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_y3_0_n_0,
      \q_reg[6]\ => \^q_reg_r\,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_y3_1_n_9,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_y3_0_n_9,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_y3_1_n_8,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_y3_0_n_8,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_y3_1_n_7,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_y3_0_n_7,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_y3_1_n_6,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_y3_0_n_6
    );
reg_y3_2: entity work.\design_1_axis_ann_0_0_register__parameterized0_117\
     port map (
      aclk => aclk,
      \q_reg[10]_0\ => reg_y3_1_n_5,
      \q_reg[11]_0\ => reg_y3_1_n_4,
      \q_reg[12]_0\(4 downto 0) => \q_reg[15]_2\(4 downto 0),
      \q_reg[12]_1\ => reg_y3_1_n_3,
      \q_reg[13]_0\ => \q_reg[15]_2\(5),
      \q_reg[13]_1\ => reg_y3_1_n_2,
      \q_reg[14]_0\ => \q_reg[15]_2\(6),
      \q_reg[14]_1\ => reg_y3_1_n_1,
      \q_reg[15]_0\ => \q_reg[15]_2\(7),
      \q_reg[15]_1\ => \q_reg[15]_6\,
      \q_reg[15]_2\ => \^aresetn_0\,
      \q_reg[15]_3\ => reg_y3_1_n_0,
      \q_reg[6]_0\ => reg_y3_1_n_9,
      \q_reg[7]_0\ => reg_y3_1_n_8,
      \q_reg[8]_0\ => reg_y3_1_n_7,
      \q_reg[8]_1\ => \q_reg[8]_5\,
      \q_reg[8]_2\ => \q_reg[8]_6\,
      \q_reg[9]_0\ => reg_y3_1_n_6,
      sel_2(6 downto 0) => sel_2(6 downto 0)
    );
reg_y40: entity work.\design_1_axis_ann_0_0_register__parameterized0_118\
     port map (
      aclk => aclk,
      d(15) => pe40_n_30,
      d(14) => pe40_n_31,
      d(13) => pe40_n_32,
      d(12) => pe40_n_33,
      d(11) => pe40_n_34,
      d(10) => pe40_n_35,
      d(9) => pe40_n_36,
      d(8) => pe40_n_37,
      d(7) => pe40_n_38,
      d(6) => pe40_n_39,
      d(5) => pe40_n_40,
      d(4) => pe40_n_41,
      d(3) => pe40_n_42,
      d(2) => pe40_n_43,
      d(1) => pe40_n_44,
      d(0) => pe40_n_45,
      q(14) => reg_y40_n_1,
      q(13) => reg_y40_n_2,
      q(12) => reg_y40_n_3,
      q(11) => reg_y40_n_4,
      q(10) => reg_y40_n_5,
      q(9) => reg_y40_n_6,
      q(8) => reg_y40_n_7,
      q(7) => reg_y40_n_8,
      q(6) => reg_y40_n_9,
      q(5) => reg_y40_n_10,
      q(4) => reg_y40_n_11,
      q(3) => reg_y40_n_12,
      q(2) => reg_y40_n_13,
      q(1) => reg_y40_n_14,
      q(0) => reg_y40_n_15,
      \q_reg[15]_0\ => reg_y40_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y41: entity work.\design_1_axis_ann_0_0_register__parameterized0_119\
     port map (
      aclk => aclk,
      d(15) => pe41_n_30,
      d(14) => pe41_n_31,
      d(13) => pe41_n_32,
      d(12) => pe41_n_33,
      d(11) => pe41_n_34,
      d(10) => pe41_n_35,
      d(9) => pe41_n_36,
      d(8) => pe41_n_37,
      d(7) => pe41_n_38,
      d(6) => pe41_n_39,
      d(5) => pe41_n_40,
      d(4) => pe41_n_41,
      d(3) => pe41_n_42,
      d(2) => pe41_n_43,
      d(1) => pe41_n_44,
      d(0) => pe41_n_45,
      q(14) => reg_y41_n_1,
      q(13) => reg_y41_n_2,
      q(12) => reg_y41_n_3,
      q(11) => reg_y41_n_4,
      q(10) => reg_y41_n_5,
      q(9) => reg_y41_n_6,
      q(8) => reg_y41_n_7,
      q(7) => reg_y41_n_8,
      q(6) => reg_y41_n_9,
      q(5) => reg_y41_n_10,
      q(4) => reg_y41_n_11,
      q(3) => reg_y41_n_12,
      q(2) => reg_y41_n_13,
      q(1) => reg_y41_n_14,
      q(0) => reg_y41_n_15,
      \q_reg[15]_0\ => reg_y41_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y42: entity work.\design_1_axis_ann_0_0_register__parameterized0_120\
     port map (
      aclk => aclk,
      d(15) => pe42_n_30,
      d(14) => pe42_n_31,
      d(13) => pe42_n_32,
      d(12) => pe42_n_33,
      d(11) => pe42_n_34,
      d(10) => pe42_n_35,
      d(9) => pe42_n_36,
      d(8) => pe42_n_37,
      d(7) => pe42_n_38,
      d(6) => pe42_n_39,
      d(5) => pe42_n_40,
      d(4) => pe42_n_41,
      d(3) => pe42_n_42,
      d(2) => pe42_n_43,
      d(1) => pe42_n_44,
      d(0) => pe42_n_45,
      q(14) => reg_y42_n_1,
      q(13) => reg_y42_n_2,
      q(12) => reg_y42_n_3,
      q(11) => reg_y42_n_4,
      q(10) => reg_y42_n_5,
      q(9) => reg_y42_n_6,
      q(8) => reg_y42_n_7,
      q(7) => reg_y42_n_8,
      q(6) => reg_y42_n_9,
      q(5) => reg_y42_n_10,
      q(4) => reg_y42_n_11,
      q(3) => reg_y42_n_12,
      q(2) => reg_y42_n_13,
      q(1) => reg_y42_n_14,
      q(0) => reg_y42_n_15,
      \q_reg[15]_0\ => reg_y42_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y43: entity work.\design_1_axis_ann_0_0_register__parameterized0_121\
     port map (
      aclk => aclk,
      d(15) => pe43_n_30,
      d(14) => pe43_n_31,
      d(13) => pe43_n_32,
      d(12) => pe43_n_33,
      d(11) => pe43_n_34,
      d(10) => pe43_n_35,
      d(9) => pe43_n_36,
      d(8) => pe43_n_37,
      d(7) => pe43_n_38,
      d(6) => pe43_n_39,
      d(5) => pe43_n_40,
      d(4) => pe43_n_41,
      d(3) => pe43_n_42,
      d(2) => pe43_n_43,
      d(1) => pe43_n_44,
      d(0) => pe43_n_45,
      q(14) => reg_y43_n_1,
      q(13) => reg_y43_n_2,
      q(12) => reg_y43_n_3,
      q(11) => reg_y43_n_4,
      q(10) => reg_y43_n_5,
      q(9) => reg_y43_n_6,
      q(8) => reg_y43_n_7,
      q(7) => reg_y43_n_8,
      q(6) => reg_y43_n_9,
      q(5) => reg_y43_n_10,
      q(4) => reg_y43_n_11,
      q(3) => reg_y43_n_12,
      q(2) => reg_y43_n_13,
      q(1) => reg_y43_n_14,
      q(0) => reg_y43_n_15,
      \q_reg[15]_0\ => reg_y43_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y44: entity work.\design_1_axis_ann_0_0_register__parameterized0_122\
     port map (
      aclk => aclk,
      d(15) => pe44_n_30,
      d(14) => pe44_n_31,
      d(13) => pe44_n_32,
      d(12) => pe44_n_33,
      d(11) => pe44_n_34,
      d(10) => pe44_n_35,
      d(9) => pe44_n_36,
      d(8) => pe44_n_37,
      d(7) => pe44_n_38,
      d(6) => pe44_n_39,
      d(5) => pe44_n_40,
      d(4) => pe44_n_41,
      d(3) => pe44_n_42,
      d(2) => pe44_n_43,
      d(1) => pe44_n_44,
      d(0) => pe44_n_45,
      q(14) => reg_y44_n_1,
      q(13) => reg_y44_n_2,
      q(12) => reg_y44_n_3,
      q(11) => reg_y44_n_4,
      q(10) => reg_y44_n_5,
      q(9) => reg_y44_n_6,
      q(8) => reg_y44_n_7,
      q(7) => reg_y44_n_8,
      q(6) => reg_y44_n_9,
      q(5) => reg_y44_n_10,
      q(4) => reg_y44_n_11,
      q(3) => reg_y44_n_12,
      q(2) => reg_y44_n_13,
      q(1) => reg_y44_n_14,
      q(0) => reg_y44_n_15,
      \q_reg[15]_0\ => reg_y44_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y45: entity work.\design_1_axis_ann_0_0_register__parameterized0_123\
     port map (
      aclk => aclk,
      d(15) => pe45_n_2,
      d(14) => pe45_n_3,
      d(13) => pe45_n_4,
      d(12) => pe45_n_5,
      d(11) => pe45_n_6,
      d(10) => pe45_n_7,
      d(9) => pe45_n_8,
      d(8) => pe45_n_9,
      d(7) => pe45_n_10,
      d(6) => pe45_n_11,
      d(5) => pe45_n_12,
      d(4) => pe45_n_13,
      d(3) => pe45_n_14,
      d(2) => pe45_n_15,
      d(1) => pe45_n_16,
      d(0) => pe45_n_17,
      q(14) => reg_y45_n_1,
      q(13) => reg_y45_n_2,
      q(12) => reg_y45_n_3,
      q(11) => reg_y45_n_4,
      q(10) => reg_y45_n_5,
      q(9) => reg_y45_n_6,
      q(8) => reg_y45_n_7,
      q(7) => reg_y45_n_8,
      q(6) => reg_y45_n_9,
      q(5) => reg_y45_n_10,
      q(4) => reg_y45_n_11,
      q(3) => reg_y45_n_12,
      q(2) => reg_y45_n_13,
      q(1) => reg_y45_n_14,
      q(0) => reg_y45_n_15,
      \q_reg[15]_0\ => reg_y45_n_0,
      \q_reg[15]_1\ => \^aresetn_0\
    );
reg_y4_0: entity work.\design_1_axis_ann_0_0_register__parameterized0_124\
     port map (
      aclk => aclk,
      \q_reg[10]_0\ => reg_y4_0_n_5,
      \q_reg[10]_1\ => reg_y54_n_5,
      \q_reg[11]_0\ => reg_y4_0_n_4,
      \q_reg[11]_1\ => reg_y54_n_4,
      \q_reg[12]_0\ => reg_y4_0_n_3,
      \q_reg[12]_1\ => reg_y54_n_3,
      \q_reg[13]_0\ => reg_y4_0_n_2,
      \q_reg[13]_1\ => reg_y54_n_2,
      \q_reg[14]_0\ => reg_y4_0_n_1,
      \q_reg[14]_1\ => reg_y54_n_1,
      \q_reg[15]_0\ => reg_y4_0_n_0,
      \q_reg[15]_1\ => \^aresetn_0\,
      \q_reg[15]_2\ => reg_y54_n_0,
      \q_reg[6]_0\ => reg_y4_0_n_9,
      \q_reg[6]_1\ => reg_y54_n_9,
      \q_reg[7]_0\ => reg_y4_0_n_8,
      \q_reg[7]_1\ => reg_y54_n_8,
      \q_reg[8]_0\ => reg_y4_0_n_7,
      \q_reg[8]_1\ => reg_y54_n_7,
      \q_reg[9]_0\ => reg_y4_0_n_6,
      \q_reg[9]_1\ => reg_y54_n_6
    );
reg_y4_1: entity work.\design_1_axis_ann_0_0_register__parameterized0_125\
     port map (
      aclk => aclk,
      \q_reg[10]_0\ => reg_y4_0_n_5,
      \q_reg[11]_0\ => reg_y4_0_n_4,
      \q_reg[12]_0\(4 downto 0) => \q_reg[15]_8\(4 downto 0),
      \q_reg[12]_1\ => reg_y4_0_n_3,
      \q_reg[13]_0\ => \q_reg[15]_8\(5),
      \q_reg[13]_1\ => reg_y4_0_n_2,
      \q_reg[14]_0\ => \q_reg[15]_8\(6),
      \q_reg[14]_1\ => reg_y4_0_n_1,
      \q_reg[15]_0\ => \q_reg[15]_7\,
      \q_reg[15]_1\ => \q_reg[15]_8\(7),
      \q_reg[15]_2\ => \^aresetn_0\,
      \q_reg[15]_3\ => reg_y4_0_n_0,
      \q_reg[6]_0\ => reg_y4_0_n_9,
      \q_reg[7]_0\ => reg_y4_0_n_8,
      \q_reg[8]_0\ => \q_reg[8]_7\,
      \q_reg[8]_1\ => \q_reg[8]_8\,
      \q_reg[8]_2\ => reg_y4_0_n_7,
      \q_reg[9]_0\ => reg_y4_0_n_6,
      sel_3(6 downto 0) => sel_3(6 downto 0)
    );
reg_y50: entity work.\design_1_axis_ann_0_0_register__parameterized0_126\
     port map (
      aclk => aclk,
      q_reg_r_0 => reg_y50_n_0,
      q_reg_r_1 => \^aresetn_0\
    );
reg_y54: entity work.\design_1_axis_ann_0_0_register__parameterized0_127\
     port map (
      aclk => aclk,
      d(9) => pe54_n_30,
      d(8) => pe54_n_31,
      d(7) => pe54_n_32,
      d(6) => pe54_n_33,
      d(5) => pe54_n_34,
      d(4) => pe54_n_35,
      d(3) => pe54_n_36,
      d(2) => pe54_n_37,
      d(1) => pe54_n_38,
      d(0) => pe54_n_39,
      \q_reg[10]_0\ => reg_y54_n_5,
      \q_reg[11]_0\ => reg_y54_n_4,
      \q_reg[12]_0\ => reg_y54_n_3,
      \q_reg[13]_0\ => reg_y54_n_2,
      \q_reg[14]_0\ => reg_y54_n_1,
      \q_reg[15]_0\ => reg_y54_n_0,
      \q_reg[15]_1\ => \^aresetn_0\,
      \q_reg[6]_0\ => reg_y54_n_9,
      \q_reg[7]_0\ => reg_y54_n_8,
      \q_reg[8]_0\ => reg_y54_n_7,
      \q_reg[9]_0\ => reg_y54_n_6
    );
reg_y55: entity work.\design_1_axis_ann_0_0_register__parameterized0_128\
     port map (
      aclk => aclk,
      d(9) => pe55_n_1,
      d(8) => pe55_n_2,
      d(7) => pe55_n_3,
      d(6) => pe55_n_4,
      d(5) => pe55_n_5,
      d(4) => pe55_n_6,
      d(3) => pe55_n_7,
      d(2) => pe55_n_8,
      d(1) => pe55_n_9,
      d(0) => pe55_n_10,
      \q_reg[10]_0\ => reg_y55_n_5,
      \q_reg[11]_0\ => reg_y55_n_4,
      \q_reg[12]_0\ => reg_y55_n_3,
      \q_reg[13]_0\ => reg_y55_n_2,
      \q_reg[14]_0\ => reg_y55_n_1,
      \q_reg[15]_0\ => reg_y55_n_0,
      \q_reg[15]_1\ => \^aresetn_0\,
      \q_reg[6]_0\ => reg_y55_n_9,
      \q_reg[7]_0\ => reg_y55_n_8,
      \q_reg[8]_0\ => reg_y55_n_7,
      \q_reg[9]_0\ => reg_y55_n_6
    );
reg_y5_0: entity work.\design_1_axis_ann_0_0_register__parameterized0_129\
     port map (
      aclk => aclk,
      \q_reg[10]_0\ => reg_y55_n_5,
      \q_reg[11]_0\ => reg_y55_n_4,
      \q_reg[12]_0\(4 downto 0) => \q_reg[15]_10\(4 downto 0),
      \q_reg[12]_1\ => reg_y55_n_3,
      \q_reg[13]_0\ => \q_reg[15]_10\(5),
      \q_reg[13]_1\ => reg_y55_n_2,
      \q_reg[14]_0\ => \q_reg[15]_10\(6),
      \q_reg[14]_1\ => reg_y55_n_1,
      \q_reg[15]_0\ => \q_reg[15]_9\,
      \q_reg[15]_1\ => \q_reg[15]_10\(7),
      \q_reg[15]_2\ => reg_y55_n_0,
      \q_reg[6]_0\ => \^aresetn_0\,
      \q_reg[6]_1\ => reg_y55_n_9,
      \q_reg[7]_0\ => reg_y55_n_8,
      \q_reg[8]_0\ => \q_reg[8]_9\,
      \q_reg[8]_1\ => \q_reg[8]_10\,
      \q_reg[8]_2\ => reg_y55_n_7,
      \q_reg[9]_0\ => reg_y55_n_6,
      sel_4(6 downto 0) => sel_4(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 163 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 163 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_axis_ann_0_0_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of design_1_axis_ann_0_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of design_1_axis_ann_0_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_1_axis_ann_0_0_xpm_fifo_base : entity is "";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_axis_ann_0_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of design_1_axis_ann_0_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of design_1_axis_ann_0_0_xpm_fifo_base : entity is "16'b0001000000000100";
  attribute EN_AE : string;
  attribute EN_AE of design_1_axis_ann_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of design_1_axis_ann_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of design_1_axis_ann_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of design_1_axis_ann_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of design_1_axis_ann_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of design_1_axis_ann_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of design_1_axis_ann_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of design_1_axis_ann_0_0_xpm_fifo_base : entity is "warning";
  attribute EN_UF : string;
  attribute EN_UF of design_1_axis_ann_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of design_1_axis_ann_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of design_1_axis_ann_0_0_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of design_1_axis_ann_0_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of design_1_axis_ann_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of design_1_axis_ann_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of design_1_axis_ann_0_0_xpm_fifo_base : entity is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_1_axis_ann_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of design_1_axis_ann_0_0_xpm_fifo_base : entity is 41984;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_1_axis_ann_0_0_xpm_fifo_base : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_1_axis_ann_0_0_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of design_1_axis_ann_0_0_xpm_fifo_base : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_xpm_fifo_base : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of design_1_axis_ann_0_0_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of design_1_axis_ann_0_0_xpm_fifo_base : entity is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of design_1_axis_ann_0_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of design_1_axis_ann_0_0_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of design_1_axis_ann_0_0_xpm_fifo_base : entity is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of design_1_axis_ann_0_0_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_axis_ann_0_0_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_axis_ann_0_0_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_axis_ann_0_0_xpm_fifo_base : entity is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of design_1_axis_ann_0_0_xpm_fifo_base : entity is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of design_1_axis_ann_0_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of design_1_axis_ann_0_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of design_1_axis_ann_0_0_xpm_fifo_base : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_1_axis_ann_0_0_xpm_fifo_base : entity is 164;
  attribute READ_MODE : integer;
  attribute READ_MODE of design_1_axis_ann_0_0_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of design_1_axis_ann_0_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of design_1_axis_ann_0_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of design_1_axis_ann_0_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_axis_ann_0_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of design_1_axis_ann_0_0_xpm_fifo_base : entity is 825241652;
  attribute VERSION : integer;
  attribute VERSION of design_1_axis_ann_0_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_axis_ann_0_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of design_1_axis_ann_0_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_1_axis_ann_0_0_xpm_fifo_base : entity is 164;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_axis_ann_0_0_xpm_fifo_base : entity is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of design_1_axis_ann_0_0_xpm_fifo_base : entity is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of design_1_axis_ann_0_0_xpm_fifo_base : entity is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of design_1_axis_ann_0_0_xpm_fifo_base : entity is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of design_1_axis_ann_0_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of design_1_axis_ann_0_0_xpm_fifo_base : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_axis_ann_0_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of design_1_axis_ann_0_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of design_1_axis_ann_0_0_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_axis_ann_0_0_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of design_1_axis_ann_0_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of design_1_axis_ann_0_0_xpm_fifo_base : entity is 1;
end design_1_axis_ann_0_0_xpm_fifo_base;

architecture STRUCTURE of design_1_axis_ann_0_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg_n_0\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rdp_inst_n_17 : STD_LOGIC;
  signal rdp_inst_n_18 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wrp_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 163 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair20";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair21";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 163;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 41984;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair21";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gen_fwft.empty_fwft_i_reg_n_0\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \gen_fwft.empty_fwft_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3575"
    )
        port map (
      I0 => \gen_fwft.empty_fwft_i_reg_n_0\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.rdpp1_inst\: entity work.design_1_axis_ann_0_0_xpm_counter_updn
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      Q(0) => \gen_fwft.rdpp1_inst_n_0\,
      S(1) => \gen_fwft.rdpp1_inst_n_1\,
      S(0) => \gen_fwft.rdpp1_inst_n_2\,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gwdc.wr_data_count_i_reg[7]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \gwdc.wr_data_count_i_reg[7]_0\(1 downto 0) => wr_pntr_ext(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_18,
      Q => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_17,
      Q => full_n,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.design_1_axis_ann_0_0_xpm_memory_base
     port map (
      addra(7 downto 0) => wr_pntr_ext(7 downto 0),
      addrb(7 downto 0) => rd_pntr_ext(7 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(163 downto 0) => din(163 downto 0),
      dinb(163 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(163 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(163 downto 0),
      doutb(163 downto 0) => dout(163 downto 0),
      ena => '0',
      enb => rdp_inst_n_10,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_i,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(0),
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(1),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(2),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(3),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(4),
      Q => wr_data_count(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(5),
      Q => wr_data_count(5),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(6),
      Q => wr_data_count(6),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(7),
      Q => wr_data_count(7),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(8),
      Q => wr_data_count(8),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\design_1_axis_ann_0_0_xpm_counter_updn__parameterized0\
     port map (
      DI(0) => rdp_inst_n_0,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_10,
      Q(7 downto 0) => rd_pntr_ext(7 downto 0),
      S(0) => rdp_inst_n_9,
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[6]_0\(4) => rdp_inst_n_12,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_13,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_14,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_15,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_16,
      \count_value_i_reg[8]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_17,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => rdp_inst_n_18,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(7) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gwdc.wr_data_count_i_reg[7]\(0) => \gen_fwft.rdpp1_inst_n_0\,
      \gwdc.wr_data_count_i_reg[8]\(8) => wrp_inst_n_1,
      \gwdc.wr_data_count_i_reg[8]\(7 downto 0) => wr_pntr_ext(7 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_i => ram_wr_en_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_axis_ann_0_0_xpm_counter_updn__parameterized1\
     port map (
      Q(7 downto 0) => \count_value_i__0\(7 downto 0),
      \count_value_i_reg[0]_0\ => rdp_inst_n_10,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_axis_ann_0_0_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_136\
     port map (
      D(8 downto 0) => \gwdc.diff_wr_rd_pntr\(8 downto 0),
      DI(1) => rdp_inst_n_0,
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      Q(8) => wrp_inst_n_1,
      Q(7 downto 0) => wr_pntr_ext(7 downto 0),
      S(6) => rdp_inst_n_12,
      S(5) => rdp_inst_n_13,
      S(4) => rdp_inst_n_14,
      S(3) => rdp_inst_n_15,
      S(2) => rdp_inst_n_16,
      S(1) => \gen_fwft.rdpp1_inst_n_1\,
      S(0) => \gen_fwft.rdpp1_inst_n_2\,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_10,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(7 downto 0) => \count_value_i__0\(7 downto 0),
      \gwdc.wr_data_count_i_reg[7]\(0) => \gen_fwft.rdpp1_inst_n_0\,
      \gwdc.wr_data_count_i_reg[7]_0\(5 downto 0) => rd_pntr_ext(6 downto 1),
      \gwdc.wr_data_count_i_reg[8]\(0) => rdp_inst_n_9,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_i => ram_wr_en_i,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_137\
     port map (
      Q(7) => wrpp1_inst_n_0,
      Q(6) => wrpp1_inst_n_1,
      Q(5) => wrpp1_inst_n_2,
      Q(4) => wrpp1_inst_n_3,
      Q(3) => wrpp1_inst_n_4,
      Q(2) => wrpp1_inst_n_5,
      Q(1) => wrpp1_inst_n_6,
      Q(0) => wrpp1_inst_n_7,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      ram_wr_en_i => ram_wr_en_i,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.design_1_axis_ann_0_0_xpm_fifo_rst
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[7]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      ram_empty_i => ram_empty_i,
      ram_wr_en_i => ram_wr_en_i,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_xpm_fifo_base__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 163 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 163 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "16'b0001000000000100";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "warning";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 41984;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 164;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 825241652;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 164;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_axis_ann_0_0_xpm_fifo_base__2\ : entity is 1;
end \design_1_axis_ann_0_0_xpm_fifo_base__2\;

architecture STRUCTURE of \design_1_axis_ann_0_0_xpm_fifo_base__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg_n_0\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rdp_inst_n_17 : STD_LOGIC;
  signal rdp_inst_n_18 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wrp_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 163 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair9";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair10";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 163;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 41984;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 164;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair10";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gen_fwft.empty_fwft_i_reg_n_0\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \gen_fwft.empty_fwft_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3575"
    )
        port map (
      I0 => \gen_fwft.empty_fwft_i_reg_n_0\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.rdpp1_inst\: entity work.design_1_axis_ann_0_0_xpm_counter_updn_138
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      Q(0) => \gen_fwft.rdpp1_inst_n_0\,
      S(1) => \gen_fwft.rdpp1_inst_n_1\,
      S(0) => \gen_fwft.rdpp1_inst_n_2\,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gwdc.wr_data_count_i_reg[7]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \gwdc.wr_data_count_i_reg[7]_0\(1 downto 0) => wr_pntr_ext(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_18,
      Q => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_17,
      Q => full_n,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_axis_ann_0_0_xpm_memory_base__2\
     port map (
      addra(7 downto 0) => wr_pntr_ext(7 downto 0),
      addrb(7 downto 0) => rd_pntr_ext(7 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(163 downto 0) => din(163 downto 0),
      dinb(163 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(163 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(163 downto 0),
      doutb(163 downto 0) => dout(163 downto 0),
      ena => '0',
      enb => rdp_inst_n_10,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_i,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(0),
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(1),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(2),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(3),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(4),
      Q => wr_data_count(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(5),
      Q => wr_data_count(5),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(6),
      Q => wr_data_count(6),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(7),
      Q => wr_data_count(7),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(8),
      Q => wr_data_count(8),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_139\
     port map (
      DI(0) => rdp_inst_n_0,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_10,
      Q(7 downto 0) => rd_pntr_ext(7 downto 0),
      S(0) => rdp_inst_n_9,
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[6]_0\(4) => rdp_inst_n_12,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_13,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_14,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_15,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_16,
      \count_value_i_reg[8]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_17,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => rdp_inst_n_18,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(7) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gwdc.wr_data_count_i_reg[7]\(0) => \gen_fwft.rdpp1_inst_n_0\,
      \gwdc.wr_data_count_i_reg[8]\(8) => wrp_inst_n_1,
      \gwdc.wr_data_count_i_reg[8]\(7 downto 0) => wr_pntr_ext(7 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_i => ram_wr_en_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_140\
     port map (
      Q(7 downto 0) => \count_value_i__0\(7 downto 0),
      \count_value_i_reg[0]_0\ => rdp_inst_n_10,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_axis_ann_0_0_xpm_fifo_reg_bit_141
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_142\
     port map (
      D(8 downto 0) => \gwdc.diff_wr_rd_pntr\(8 downto 0),
      DI(1) => rdp_inst_n_0,
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      Q(8) => wrp_inst_n_1,
      Q(7 downto 0) => wr_pntr_ext(7 downto 0),
      S(6) => rdp_inst_n_12,
      S(5) => rdp_inst_n_13,
      S(4) => rdp_inst_n_14,
      S(3) => rdp_inst_n_15,
      S(2) => rdp_inst_n_16,
      S(1) => \gen_fwft.rdpp1_inst_n_1\,
      S(0) => \gen_fwft.rdpp1_inst_n_2\,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_10,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(7 downto 0) => \count_value_i__0\(7 downto 0),
      \gwdc.wr_data_count_i_reg[7]\(0) => \gen_fwft.rdpp1_inst_n_0\,
      \gwdc.wr_data_count_i_reg[7]_0\(5 downto 0) => rd_pntr_ext(6 downto 1),
      \gwdc.wr_data_count_i_reg[8]\(0) => rdp_inst_n_9,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_i => ram_wr_en_i,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_143\
     port map (
      Q(7) => wrpp1_inst_n_0,
      Q(6) => wrpp1_inst_n_1,
      Q(5) => wrpp1_inst_n_2,
      Q(4) => wrpp1_inst_n_3,
      Q(3) => wrpp1_inst_n_4,
      Q(2) => wrpp1_inst_n_5,
      Q(1) => wrpp1_inst_n_6,
      Q(0) => wrpp1_inst_n_7,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      ram_wr_en_i => ram_wr_en_i,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.design_1_axis_ann_0_0_xpm_fifo_rst_144
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[7]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      ram_empty_i => ram_empty_i,
      ram_wr_en_i => ram_wr_en_i,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_xpm_memory_tdpram is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 127 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 127 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 127 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 3;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 3;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 8;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is "common_clock";
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is "[7:0]";
  attribute ECC_MODE : string;
  attribute ECC_MODE of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is "no_ecc";
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 1024;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 0;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 128;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 128;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 1;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 128;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 128;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is "write_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is "write_first";
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_axis_ann_0_0_xpm_memory_tdpram : entity is "TRUE";
end design_1_axis_ann_0_0_xpm_memory_tdpram;

architecture STRUCTURE of design_1_axis_ann_0_0_xpm_memory_tdpram is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_xpm_memory_base_inst_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 96 );
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 3;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 3;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_BIT_RANGE of xpm_memory_base_inst : label is "[7:0]";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_TYPE of xpm_memory_base_inst : label is "NONE";
  attribute IGNORE_INIT_SYNTH of xpm_memory_base_inst : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of xpm_memory_base_inst : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 95;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 7;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 96;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "0";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 1024;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 8;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 128;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 128;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 128;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 128;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 128;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 16;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 16;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 3;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 3;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 3;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 3;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute RAM_DECOMP of xpm_memory_base_inst : label is "auto";
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 128;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 128;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute USE_MEM_INIT_MMI of xpm_memory_base_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 128;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 128;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_PROTECT of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 128;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 128;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(127) <= \<const0>\;
  doutb(126) <= \<const0>\;
  doutb(125) <= \<const0>\;
  doutb(124) <= \<const0>\;
  doutb(123) <= \<const0>\;
  doutb(122) <= \<const0>\;
  doutb(121) <= \<const0>\;
  doutb(120) <= \<const0>\;
  doutb(119) <= \<const0>\;
  doutb(118) <= \<const0>\;
  doutb(117) <= \<const0>\;
  doutb(116) <= \<const0>\;
  doutb(115) <= \<const0>\;
  doutb(114) <= \<const0>\;
  doutb(113) <= \<const0>\;
  doutb(112) <= \<const0>\;
  doutb(111) <= \<const0>\;
  doutb(110) <= \<const0>\;
  doutb(109) <= \<const0>\;
  doutb(108) <= \<const0>\;
  doutb(107) <= \<const0>\;
  doutb(106) <= \<const0>\;
  doutb(105) <= \<const0>\;
  doutb(104) <= \<const0>\;
  doutb(103) <= \<const0>\;
  doutb(102) <= \<const0>\;
  doutb(101) <= \<const0>\;
  doutb(100) <= \<const0>\;
  doutb(99) <= \<const0>\;
  doutb(98) <= \<const0>\;
  doutb(97) <= \<const0>\;
  doutb(96) <= \<const0>\;
  doutb(95 downto 0) <= \^doutb\(95 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\design_1_axis_ann_0_0_xpm_memory_base__parameterized0\
     port map (
      addra(2 downto 0) => addra(2 downto 0),
      addrb(2 downto 0) => addrb(2 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(127 downto 96) => B"00000000000000000000000000000000",
      dina(95 downto 0) => dina(95 downto 0),
      dinb(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(127 downto 0) => NLW_xpm_memory_base_inst_douta_UNCONNECTED(127 downto 0),
      doutb(127 downto 96) => NLW_xpm_memory_base_inst_doutb_UNCONNECTED(127 downto 96),
      doutb(95 downto 0) => \^doutb\(95 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => '0',
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(15 downto 0) => B"0000000000000000",
      web(15 downto 0) => B"0000000000000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 127 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 127 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 127 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 2;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 2;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 8;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is "common_clock";
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is "[7:0]";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is "no_ecc";
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 512;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 0;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 128;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 128;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 1;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 128;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 128;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is "write_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is "write_first";
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ : entity is "TRUE";
end \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\;

architecture STRUCTURE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 2;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 2;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_BIT_RANGE of xpm_memory_base_inst : label is "[7:0]";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_TYPE of xpm_memory_base_inst : label is "NONE";
  attribute IGNORE_INIT_SYNTH of xpm_memory_base_inst : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of xpm_memory_base_inst : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 127;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 3;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 128;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "0";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 512;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 4;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 128;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 128;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 128;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 128;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 128;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 16;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 16;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 2;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 2;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 2;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 2;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute RAM_DECOMP of xpm_memory_base_inst : label is "auto";
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 128;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 128;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute USE_MEM_INIT_MMI of xpm_memory_base_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 128;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 128;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_PROTECT of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 128;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 128;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\design_1_axis_ann_0_0_xpm_memory_base__parameterized1\
     port map (
      addra(1) => '0',
      addra(0) => addra(0),
      addrb(1 downto 0) => addrb(1 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(127 downto 90) => B"00000000000000000000000000000000000000",
      dina(89 downto 80) => dina(89 downto 80),
      dina(79 downto 74) => B"000000",
      dina(73 downto 64) => dina(73 downto 64),
      dina(63 downto 58) => B"000000",
      dina(57 downto 48) => dina(57 downto 48),
      dina(47 downto 42) => B"000000",
      dina(41 downto 32) => dina(41 downto 32),
      dina(31 downto 26) => B"000000",
      dina(25 downto 16) => dina(25 downto 16),
      dina(15 downto 10) => B"000000",
      dina(9 downto 0) => dina(9 downto 0),
      dinb(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(127 downto 0) => NLW_xpm_memory_base_inst_douta_UNCONNECTED(127 downto 0),
      doutb(127 downto 0) => doutb(127 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => '0',
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(15 downto 0) => B"0000000000000000",
      web(15 downto 0) => B"0000000000000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 127 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 127 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 127 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 2;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 2;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 8;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is "common_clock";
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is "[7:0]";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is "no_ecc";
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 512;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is "xpm_memory_tdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 0;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 128;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 128;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 1;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 128;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 128;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is "write_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is "write_first";
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ : entity is "TRUE";
end \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\;

architecture STRUCTURE of \design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_xpm_memory_base_inst_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 96 );
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 2;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 2;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 8;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_BIT_RANGE of xpm_memory_base_inst : label is "[7:0]";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_TYPE of xpm_memory_base_inst : label is "NONE";
  attribute IGNORE_INIT_SYNTH of xpm_memory_base_inst : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of xpm_memory_base_inst : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 95;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 3;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 96;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "0";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 512;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 2;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 4;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 128;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 128;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 128;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 128;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 128;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 16;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 16;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 2;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 2;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 2;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 2;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 8;
  attribute RAM_DECOMP of xpm_memory_base_inst : label is "auto";
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 128;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 128;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 1;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute USE_MEM_INIT_MMI of xpm_memory_base_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 128;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 128;
  attribute WRITE_MODE_A_integer : integer;
  attribute WRITE_MODE_A_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_PROTECT of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 128;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 128;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(127) <= \<const0>\;
  doutb(126) <= \<const0>\;
  doutb(125) <= \<const0>\;
  doutb(124) <= \<const0>\;
  doutb(123) <= \<const0>\;
  doutb(122) <= \<const0>\;
  doutb(121) <= \<const0>\;
  doutb(120) <= \<const0>\;
  doutb(119) <= \<const0>\;
  doutb(118) <= \<const0>\;
  doutb(117) <= \<const0>\;
  doutb(116) <= \<const0>\;
  doutb(115) <= \<const0>\;
  doutb(114) <= \<const0>\;
  doutb(113) <= \<const0>\;
  doutb(112) <= \<const0>\;
  doutb(111) <= \<const0>\;
  doutb(110) <= \<const0>\;
  doutb(109) <= \<const0>\;
  doutb(108) <= \<const0>\;
  doutb(107) <= \<const0>\;
  doutb(106) <= \<const0>\;
  doutb(105) <= \<const0>\;
  doutb(104) <= \<const0>\;
  doutb(103) <= \<const0>\;
  doutb(102) <= \<const0>\;
  doutb(101) <= \<const0>\;
  doutb(100) <= \<const0>\;
  doutb(99) <= \<const0>\;
  doutb(98) <= \<const0>\;
  doutb(97) <= \<const0>\;
  doutb(96) <= \<const0>\;
  doutb(95 downto 0) <= \^doutb\(95 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1\
     port map (
      addra(1 downto 0) => addra(1 downto 0),
      addrb(1 downto 0) => addrb(1 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(127 downto 96) => B"00000000000000000000000000000000",
      dina(95 downto 0) => dina(95 downto 0),
      dinb(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(127 downto 0) => NLW_xpm_memory_base_inst_douta_UNCONNECTED(127 downto 0),
      doutb(127 downto 96) => NLW_xpm_memory_base_inst_doutb_UNCONNECTED(127 downto 96),
      doutb(95 downto 0) => \^doutb\(95 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => '0',
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(15 downto 0) => B"0000000000000000",
      web(15 downto 0) => B"0000000000000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_ann is
  port (
    p_0_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    a_enb : out STD_LOGIC;
    a_doutb : out STD_LOGIC_VECTOR ( 127 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aresetn : in STD_LOGIC;
    \state_reg_reg[0]\ : in STD_LOGIC;
    \state_reg_reg[0]_0\ : in STD_LOGIC;
    s_axis_tready : in STD_LOGIC;
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    k_dina : in STD_LOGIC_VECTOR ( 95 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_ann : entity is "ann";
end design_1_axis_ann_0_0_ann;

architecture STRUCTURE of design_1_axis_ann_0_0_ann is
  signal \^a_enb\ : STD_LOGIC;
  signal a_wea : STD_LOGIC;
  signal b40_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal b41_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal b42_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal b43_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal b44_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal b45_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal b50_sel : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cnt_main_reg0 : STD_LOGIC;
  signal \cnt_main_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_main_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_main_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal cnt_main_reg_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal d0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal k_doutb : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal k_ena : STD_LOGIC;
  signal k_enb : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reg_b41_n_0 : STD_LOGIC;
  signal reg_b42_n_0 : STD_LOGIC;
  signal reg_b43_n_0 : STD_LOGIC;
  signal reg_b44_n_0 : STD_LOGIC;
  signal reg_b45_n_0 : STD_LOGIC;
  signal reg_b50_n_0 : STD_LOGIC;
  signal reg_b51_n_0 : STD_LOGIC;
  signal reg_b52_n_0 : STD_LOGIC;
  signal reg_b53_n_0 : STD_LOGIC;
  signal reg_b54_n_0 : STD_LOGIC;
  signal reg_b55_n_0 : STD_LOGIC;
  signal reg_sig_01_n_0 : STD_LOGIC;
  signal reg_sig_01_n_1 : STD_LOGIC;
  signal reg_sig_01_n_2 : STD_LOGIC;
  signal reg_sig_01_n_3 : STD_LOGIC;
  signal reg_sig_01_n_4 : STD_LOGIC;
  signal reg_sig_01_n_5 : STD_LOGIC;
  signal reg_sig_01_n_6 : STD_LOGIC;
  signal reg_sig_01_n_7 : STD_LOGIC;
  signal reg_sig_01_n_8 : STD_LOGIC;
  signal reg_sig_01_n_9 : STD_LOGIC;
  signal reg_sig_02_n_0 : STD_LOGIC;
  signal reg_sig_02_n_1 : STD_LOGIC;
  signal reg_sig_02_n_2 : STD_LOGIC;
  signal reg_sig_02_n_3 : STD_LOGIC;
  signal reg_sig_02_n_4 : STD_LOGIC;
  signal reg_sig_02_n_5 : STD_LOGIC;
  signal reg_sig_02_n_6 : STD_LOGIC;
  signal reg_sig_02_n_7 : STD_LOGIC;
  signal reg_sig_02_n_8 : STD_LOGIC;
  signal reg_sig_02_n_9 : STD_LOGIC;
  signal reg_sig_03_n_0 : STD_LOGIC;
  signal reg_sig_03_n_1 : STD_LOGIC;
  signal reg_sig_03_n_10 : STD_LOGIC;
  signal reg_sig_03_n_11 : STD_LOGIC;
  signal reg_sig_03_n_12 : STD_LOGIC;
  signal reg_sig_03_n_13 : STD_LOGIC;
  signal reg_sig_03_n_14 : STD_LOGIC;
  signal reg_sig_03_n_15 : STD_LOGIC;
  signal reg_sig_03_n_16 : STD_LOGIC;
  signal reg_sig_03_n_17 : STD_LOGIC;
  signal reg_sig_03_n_18 : STD_LOGIC;
  signal reg_sig_03_n_19 : STD_LOGIC;
  signal reg_sig_03_n_2 : STD_LOGIC;
  signal reg_sig_03_n_3 : STD_LOGIC;
  signal reg_sig_03_n_30 : STD_LOGIC;
  signal reg_sig_03_n_31 : STD_LOGIC;
  signal reg_sig_03_n_32 : STD_LOGIC;
  signal reg_sig_03_n_33 : STD_LOGIC;
  signal reg_sig_03_n_34 : STD_LOGIC;
  signal reg_sig_03_n_35 : STD_LOGIC;
  signal reg_sig_03_n_36 : STD_LOGIC;
  signal reg_sig_03_n_37 : STD_LOGIC;
  signal reg_sig_03_n_38 : STD_LOGIC;
  signal reg_sig_03_n_39 : STD_LOGIC;
  signal reg_sig_03_n_4 : STD_LOGIC;
  signal reg_sig_03_n_40 : STD_LOGIC;
  signal reg_sig_03_n_41 : STD_LOGIC;
  signal reg_sig_03_n_42 : STD_LOGIC;
  signal reg_sig_03_n_43 : STD_LOGIC;
  signal reg_sig_03_n_44 : STD_LOGIC;
  signal reg_sig_03_n_45 : STD_LOGIC;
  signal reg_sig_03_n_46 : STD_LOGIC;
  signal reg_sig_03_n_47 : STD_LOGIC;
  signal reg_sig_03_n_48 : STD_LOGIC;
  signal reg_sig_03_n_49 : STD_LOGIC;
  signal reg_sig_03_n_5 : STD_LOGIC;
  signal reg_sig_03_n_6 : STD_LOGIC;
  signal reg_sig_03_n_7 : STD_LOGIC;
  signal reg_sig_03_n_8 : STD_LOGIC;
  signal reg_sig_03_n_9 : STD_LOGIC;
  signal reg_sig_11_n_0 : STD_LOGIC;
  signal reg_sig_11_n_1 : STD_LOGIC;
  signal reg_sig_11_n_2 : STD_LOGIC;
  signal reg_sig_11_n_3 : STD_LOGIC;
  signal reg_sig_11_n_4 : STD_LOGIC;
  signal reg_sig_11_n_5 : STD_LOGIC;
  signal reg_sig_11_n_6 : STD_LOGIC;
  signal reg_sig_11_n_7 : STD_LOGIC;
  signal reg_sig_11_n_8 : STD_LOGIC;
  signal reg_sig_11_n_9 : STD_LOGIC;
  signal reg_sig_12_n_0 : STD_LOGIC;
  signal reg_sig_12_n_1 : STD_LOGIC;
  signal reg_sig_12_n_2 : STD_LOGIC;
  signal reg_sig_12_n_3 : STD_LOGIC;
  signal reg_sig_12_n_4 : STD_LOGIC;
  signal reg_sig_12_n_5 : STD_LOGIC;
  signal reg_sig_12_n_6 : STD_LOGIC;
  signal reg_sig_12_n_7 : STD_LOGIC;
  signal reg_sig_12_n_8 : STD_LOGIC;
  signal reg_sig_12_n_9 : STD_LOGIC;
  signal reg_sig_13_n_0 : STD_LOGIC;
  signal reg_sig_13_n_1 : STD_LOGIC;
  signal reg_sig_13_n_10 : STD_LOGIC;
  signal reg_sig_13_n_11 : STD_LOGIC;
  signal reg_sig_13_n_12 : STD_LOGIC;
  signal reg_sig_13_n_13 : STD_LOGIC;
  signal reg_sig_13_n_14 : STD_LOGIC;
  signal reg_sig_13_n_15 : STD_LOGIC;
  signal reg_sig_13_n_16 : STD_LOGIC;
  signal reg_sig_13_n_17 : STD_LOGIC;
  signal reg_sig_13_n_18 : STD_LOGIC;
  signal reg_sig_13_n_19 : STD_LOGIC;
  signal reg_sig_13_n_2 : STD_LOGIC;
  signal reg_sig_13_n_20 : STD_LOGIC;
  signal reg_sig_13_n_21 : STD_LOGIC;
  signal reg_sig_13_n_22 : STD_LOGIC;
  signal reg_sig_13_n_23 : STD_LOGIC;
  signal reg_sig_13_n_24 : STD_LOGIC;
  signal reg_sig_13_n_25 : STD_LOGIC;
  signal reg_sig_13_n_26 : STD_LOGIC;
  signal reg_sig_13_n_27 : STD_LOGIC;
  signal reg_sig_13_n_28 : STD_LOGIC;
  signal reg_sig_13_n_29 : STD_LOGIC;
  signal reg_sig_13_n_3 : STD_LOGIC;
  signal reg_sig_13_n_30 : STD_LOGIC;
  signal reg_sig_13_n_31 : STD_LOGIC;
  signal reg_sig_13_n_32 : STD_LOGIC;
  signal reg_sig_13_n_33 : STD_LOGIC;
  signal reg_sig_13_n_34 : STD_LOGIC;
  signal reg_sig_13_n_35 : STD_LOGIC;
  signal reg_sig_13_n_36 : STD_LOGIC;
  signal reg_sig_13_n_37 : STD_LOGIC;
  signal reg_sig_13_n_38 : STD_LOGIC;
  signal reg_sig_13_n_39 : STD_LOGIC;
  signal reg_sig_13_n_4 : STD_LOGIC;
  signal reg_sig_13_n_40 : STD_LOGIC;
  signal reg_sig_13_n_41 : STD_LOGIC;
  signal reg_sig_13_n_42 : STD_LOGIC;
  signal reg_sig_13_n_43 : STD_LOGIC;
  signal reg_sig_13_n_44 : STD_LOGIC;
  signal reg_sig_13_n_45 : STD_LOGIC;
  signal reg_sig_13_n_46 : STD_LOGIC;
  signal reg_sig_13_n_47 : STD_LOGIC;
  signal reg_sig_13_n_48 : STD_LOGIC;
  signal reg_sig_13_n_49 : STD_LOGIC;
  signal reg_sig_13_n_5 : STD_LOGIC;
  signal reg_sig_13_n_6 : STD_LOGIC;
  signal reg_sig_13_n_7 : STD_LOGIC;
  signal reg_sig_13_n_8 : STD_LOGIC;
  signal reg_sig_13_n_9 : STD_LOGIC;
  signal reg_sig_21_n_0 : STD_LOGIC;
  signal reg_sig_21_n_1 : STD_LOGIC;
  signal reg_sig_21_n_2 : STD_LOGIC;
  signal reg_sig_21_n_3 : STD_LOGIC;
  signal reg_sig_21_n_4 : STD_LOGIC;
  signal reg_sig_21_n_5 : STD_LOGIC;
  signal reg_sig_21_n_6 : STD_LOGIC;
  signal reg_sig_21_n_7 : STD_LOGIC;
  signal reg_sig_21_n_8 : STD_LOGIC;
  signal reg_sig_21_n_9 : STD_LOGIC;
  signal reg_sig_22_n_0 : STD_LOGIC;
  signal reg_sig_22_n_1 : STD_LOGIC;
  signal reg_sig_22_n_2 : STD_LOGIC;
  signal reg_sig_22_n_3 : STD_LOGIC;
  signal reg_sig_22_n_4 : STD_LOGIC;
  signal reg_sig_22_n_5 : STD_LOGIC;
  signal reg_sig_22_n_6 : STD_LOGIC;
  signal reg_sig_22_n_7 : STD_LOGIC;
  signal reg_sig_22_n_8 : STD_LOGIC;
  signal reg_sig_22_n_9 : STD_LOGIC;
  signal reg_sig_23_n_0 : STD_LOGIC;
  signal reg_sig_23_n_1 : STD_LOGIC;
  signal reg_sig_23_n_10 : STD_LOGIC;
  signal reg_sig_23_n_11 : STD_LOGIC;
  signal reg_sig_23_n_12 : STD_LOGIC;
  signal reg_sig_23_n_13 : STD_LOGIC;
  signal reg_sig_23_n_14 : STD_LOGIC;
  signal reg_sig_23_n_15 : STD_LOGIC;
  signal reg_sig_23_n_16 : STD_LOGIC;
  signal reg_sig_23_n_17 : STD_LOGIC;
  signal reg_sig_23_n_18 : STD_LOGIC;
  signal reg_sig_23_n_19 : STD_LOGIC;
  signal reg_sig_23_n_2 : STD_LOGIC;
  signal reg_sig_23_n_20 : STD_LOGIC;
  signal reg_sig_23_n_21 : STD_LOGIC;
  signal reg_sig_23_n_22 : STD_LOGIC;
  signal reg_sig_23_n_23 : STD_LOGIC;
  signal reg_sig_23_n_24 : STD_LOGIC;
  signal reg_sig_23_n_25 : STD_LOGIC;
  signal reg_sig_23_n_26 : STD_LOGIC;
  signal reg_sig_23_n_27 : STD_LOGIC;
  signal reg_sig_23_n_28 : STD_LOGIC;
  signal reg_sig_23_n_29 : STD_LOGIC;
  signal reg_sig_23_n_3 : STD_LOGIC;
  signal reg_sig_23_n_30 : STD_LOGIC;
  signal reg_sig_23_n_31 : STD_LOGIC;
  signal reg_sig_23_n_32 : STD_LOGIC;
  signal reg_sig_23_n_33 : STD_LOGIC;
  signal reg_sig_23_n_34 : STD_LOGIC;
  signal reg_sig_23_n_35 : STD_LOGIC;
  signal reg_sig_23_n_36 : STD_LOGIC;
  signal reg_sig_23_n_37 : STD_LOGIC;
  signal reg_sig_23_n_38 : STD_LOGIC;
  signal reg_sig_23_n_39 : STD_LOGIC;
  signal reg_sig_23_n_4 : STD_LOGIC;
  signal reg_sig_23_n_40 : STD_LOGIC;
  signal reg_sig_23_n_41 : STD_LOGIC;
  signal reg_sig_23_n_42 : STD_LOGIC;
  signal reg_sig_23_n_43 : STD_LOGIC;
  signal reg_sig_23_n_44 : STD_LOGIC;
  signal reg_sig_23_n_45 : STD_LOGIC;
  signal reg_sig_23_n_46 : STD_LOGIC;
  signal reg_sig_23_n_47 : STD_LOGIC;
  signal reg_sig_23_n_48 : STD_LOGIC;
  signal reg_sig_23_n_49 : STD_LOGIC;
  signal reg_sig_23_n_5 : STD_LOGIC;
  signal reg_sig_23_n_6 : STD_LOGIC;
  signal reg_sig_23_n_7 : STD_LOGIC;
  signal reg_sig_23_n_8 : STD_LOGIC;
  signal reg_sig_23_n_9 : STD_LOGIC;
  signal reg_sig_31_n_0 : STD_LOGIC;
  signal reg_sig_31_n_1 : STD_LOGIC;
  signal reg_sig_31_n_2 : STD_LOGIC;
  signal reg_sig_31_n_3 : STD_LOGIC;
  signal reg_sig_31_n_4 : STD_LOGIC;
  signal reg_sig_31_n_5 : STD_LOGIC;
  signal reg_sig_31_n_6 : STD_LOGIC;
  signal reg_sig_31_n_7 : STD_LOGIC;
  signal reg_sig_31_n_8 : STD_LOGIC;
  signal reg_sig_31_n_9 : STD_LOGIC;
  signal reg_sig_32_n_0 : STD_LOGIC;
  signal reg_sig_32_n_1 : STD_LOGIC;
  signal reg_sig_32_n_2 : STD_LOGIC;
  signal reg_sig_32_n_3 : STD_LOGIC;
  signal reg_sig_32_n_4 : STD_LOGIC;
  signal reg_sig_32_n_5 : STD_LOGIC;
  signal reg_sig_32_n_6 : STD_LOGIC;
  signal reg_sig_32_n_7 : STD_LOGIC;
  signal reg_sig_32_n_8 : STD_LOGIC;
  signal reg_sig_32_n_9 : STD_LOGIC;
  signal reg_sig_33_n_0 : STD_LOGIC;
  signal reg_sig_33_n_1 : STD_LOGIC;
  signal reg_sig_33_n_10 : STD_LOGIC;
  signal reg_sig_33_n_11 : STD_LOGIC;
  signal reg_sig_33_n_12 : STD_LOGIC;
  signal reg_sig_33_n_13 : STD_LOGIC;
  signal reg_sig_33_n_14 : STD_LOGIC;
  signal reg_sig_33_n_15 : STD_LOGIC;
  signal reg_sig_33_n_16 : STD_LOGIC;
  signal reg_sig_33_n_17 : STD_LOGIC;
  signal reg_sig_33_n_18 : STD_LOGIC;
  signal reg_sig_33_n_19 : STD_LOGIC;
  signal reg_sig_33_n_2 : STD_LOGIC;
  signal reg_sig_33_n_20 : STD_LOGIC;
  signal reg_sig_33_n_21 : STD_LOGIC;
  signal reg_sig_33_n_22 : STD_LOGIC;
  signal reg_sig_33_n_23 : STD_LOGIC;
  signal reg_sig_33_n_24 : STD_LOGIC;
  signal reg_sig_33_n_25 : STD_LOGIC;
  signal reg_sig_33_n_26 : STD_LOGIC;
  signal reg_sig_33_n_27 : STD_LOGIC;
  signal reg_sig_33_n_28 : STD_LOGIC;
  signal reg_sig_33_n_29 : STD_LOGIC;
  signal reg_sig_33_n_3 : STD_LOGIC;
  signal reg_sig_33_n_30 : STD_LOGIC;
  signal reg_sig_33_n_31 : STD_LOGIC;
  signal reg_sig_33_n_32 : STD_LOGIC;
  signal reg_sig_33_n_33 : STD_LOGIC;
  signal reg_sig_33_n_34 : STD_LOGIC;
  signal reg_sig_33_n_35 : STD_LOGIC;
  signal reg_sig_33_n_36 : STD_LOGIC;
  signal reg_sig_33_n_37 : STD_LOGIC;
  signal reg_sig_33_n_38 : STD_LOGIC;
  signal reg_sig_33_n_39 : STD_LOGIC;
  signal reg_sig_33_n_4 : STD_LOGIC;
  signal reg_sig_33_n_40 : STD_LOGIC;
  signal reg_sig_33_n_41 : STD_LOGIC;
  signal reg_sig_33_n_42 : STD_LOGIC;
  signal reg_sig_33_n_43 : STD_LOGIC;
  signal reg_sig_33_n_44 : STD_LOGIC;
  signal reg_sig_33_n_45 : STD_LOGIC;
  signal reg_sig_33_n_46 : STD_LOGIC;
  signal reg_sig_33_n_47 : STD_LOGIC;
  signal reg_sig_33_n_48 : STD_LOGIC;
  signal reg_sig_33_n_49 : STD_LOGIC;
  signal reg_sig_33_n_5 : STD_LOGIC;
  signal reg_sig_33_n_6 : STD_LOGIC;
  signal reg_sig_33_n_7 : STD_LOGIC;
  signal reg_sig_33_n_8 : STD_LOGIC;
  signal reg_sig_33_n_9 : STD_LOGIC;
  signal reg_sig_41_n_0 : STD_LOGIC;
  signal reg_sig_41_n_1 : STD_LOGIC;
  signal reg_sig_41_n_2 : STD_LOGIC;
  signal reg_sig_41_n_3 : STD_LOGIC;
  signal reg_sig_41_n_4 : STD_LOGIC;
  signal reg_sig_41_n_5 : STD_LOGIC;
  signal reg_sig_41_n_6 : STD_LOGIC;
  signal reg_sig_41_n_7 : STD_LOGIC;
  signal reg_sig_41_n_8 : STD_LOGIC;
  signal reg_sig_41_n_9 : STD_LOGIC;
  signal reg_sig_42_n_0 : STD_LOGIC;
  signal reg_sig_42_n_1 : STD_LOGIC;
  signal reg_sig_42_n_2 : STD_LOGIC;
  signal reg_sig_42_n_3 : STD_LOGIC;
  signal reg_sig_42_n_4 : STD_LOGIC;
  signal reg_sig_42_n_5 : STD_LOGIC;
  signal reg_sig_42_n_6 : STD_LOGIC;
  signal reg_sig_42_n_7 : STD_LOGIC;
  signal reg_sig_42_n_8 : STD_LOGIC;
  signal reg_sig_42_n_9 : STD_LOGIC;
  signal reg_sig_43_n_0 : STD_LOGIC;
  signal reg_sig_43_n_1 : STD_LOGIC;
  signal reg_sig_43_n_10 : STD_LOGIC;
  signal reg_sig_43_n_11 : STD_LOGIC;
  signal reg_sig_43_n_12 : STD_LOGIC;
  signal reg_sig_43_n_13 : STD_LOGIC;
  signal reg_sig_43_n_14 : STD_LOGIC;
  signal reg_sig_43_n_15 : STD_LOGIC;
  signal reg_sig_43_n_16 : STD_LOGIC;
  signal reg_sig_43_n_17 : STD_LOGIC;
  signal reg_sig_43_n_18 : STD_LOGIC;
  signal reg_sig_43_n_19 : STD_LOGIC;
  signal reg_sig_43_n_2 : STD_LOGIC;
  signal reg_sig_43_n_20 : STD_LOGIC;
  signal reg_sig_43_n_21 : STD_LOGIC;
  signal reg_sig_43_n_22 : STD_LOGIC;
  signal reg_sig_43_n_23 : STD_LOGIC;
  signal reg_sig_43_n_24 : STD_LOGIC;
  signal reg_sig_43_n_25 : STD_LOGIC;
  signal reg_sig_43_n_26 : STD_LOGIC;
  signal reg_sig_43_n_27 : STD_LOGIC;
  signal reg_sig_43_n_28 : STD_LOGIC;
  signal reg_sig_43_n_29 : STD_LOGIC;
  signal reg_sig_43_n_3 : STD_LOGIC;
  signal reg_sig_43_n_30 : STD_LOGIC;
  signal reg_sig_43_n_31 : STD_LOGIC;
  signal reg_sig_43_n_32 : STD_LOGIC;
  signal reg_sig_43_n_33 : STD_LOGIC;
  signal reg_sig_43_n_34 : STD_LOGIC;
  signal reg_sig_43_n_35 : STD_LOGIC;
  signal reg_sig_43_n_36 : STD_LOGIC;
  signal reg_sig_43_n_37 : STD_LOGIC;
  signal reg_sig_43_n_38 : STD_LOGIC;
  signal reg_sig_43_n_39 : STD_LOGIC;
  signal reg_sig_43_n_4 : STD_LOGIC;
  signal reg_sig_43_n_40 : STD_LOGIC;
  signal reg_sig_43_n_41 : STD_LOGIC;
  signal reg_sig_43_n_42 : STD_LOGIC;
  signal reg_sig_43_n_43 : STD_LOGIC;
  signal reg_sig_43_n_44 : STD_LOGIC;
  signal reg_sig_43_n_45 : STD_LOGIC;
  signal reg_sig_43_n_46 : STD_LOGIC;
  signal reg_sig_43_n_47 : STD_LOGIC;
  signal reg_sig_43_n_48 : STD_LOGIC;
  signal reg_sig_43_n_49 : STD_LOGIC;
  signal reg_sig_43_n_5 : STD_LOGIC;
  signal reg_sig_43_n_6 : STD_LOGIC;
  signal reg_sig_43_n_7 : STD_LOGIC;
  signal reg_sig_43_n_8 : STD_LOGIC;
  signal reg_sig_43_n_9 : STD_LOGIC;
  signal reg_sig_51_n_0 : STD_LOGIC;
  signal reg_sig_51_n_1 : STD_LOGIC;
  signal reg_sig_51_n_2 : STD_LOGIC;
  signal reg_sig_51_n_3 : STD_LOGIC;
  signal reg_sig_51_n_4 : STD_LOGIC;
  signal reg_sig_51_n_5 : STD_LOGIC;
  signal reg_sig_51_n_6 : STD_LOGIC;
  signal reg_sig_51_n_7 : STD_LOGIC;
  signal reg_sig_51_n_8 : STD_LOGIC;
  signal reg_sig_51_n_9 : STD_LOGIC;
  signal reg_sig_52_n_0 : STD_LOGIC;
  signal reg_sig_52_n_1 : STD_LOGIC;
  signal reg_sig_52_n_2 : STD_LOGIC;
  signal reg_sig_52_n_3 : STD_LOGIC;
  signal reg_sig_52_n_4 : STD_LOGIC;
  signal reg_sig_52_n_5 : STD_LOGIC;
  signal reg_sig_52_n_6 : STD_LOGIC;
  signal reg_sig_52_n_7 : STD_LOGIC;
  signal reg_sig_52_n_8 : STD_LOGIC;
  signal reg_sig_52_n_9 : STD_LOGIC;
  signal reg_sig_53_n_0 : STD_LOGIC;
  signal reg_sig_53_n_1 : STD_LOGIC;
  signal reg_sig_53_n_10 : STD_LOGIC;
  signal reg_sig_53_n_11 : STD_LOGIC;
  signal reg_sig_53_n_12 : STD_LOGIC;
  signal reg_sig_53_n_13 : STD_LOGIC;
  signal reg_sig_53_n_14 : STD_LOGIC;
  signal reg_sig_53_n_15 : STD_LOGIC;
  signal reg_sig_53_n_16 : STD_LOGIC;
  signal reg_sig_53_n_17 : STD_LOGIC;
  signal reg_sig_53_n_18 : STD_LOGIC;
  signal reg_sig_53_n_19 : STD_LOGIC;
  signal reg_sig_53_n_2 : STD_LOGIC;
  signal reg_sig_53_n_20 : STD_LOGIC;
  signal reg_sig_53_n_21 : STD_LOGIC;
  signal reg_sig_53_n_22 : STD_LOGIC;
  signal reg_sig_53_n_23 : STD_LOGIC;
  signal reg_sig_53_n_24 : STD_LOGIC;
  signal reg_sig_53_n_25 : STD_LOGIC;
  signal reg_sig_53_n_26 : STD_LOGIC;
  signal reg_sig_53_n_27 : STD_LOGIC;
  signal reg_sig_53_n_28 : STD_LOGIC;
  signal reg_sig_53_n_29 : STD_LOGIC;
  signal reg_sig_53_n_3 : STD_LOGIC;
  signal reg_sig_53_n_30 : STD_LOGIC;
  signal reg_sig_53_n_31 : STD_LOGIC;
  signal reg_sig_53_n_32 : STD_LOGIC;
  signal reg_sig_53_n_33 : STD_LOGIC;
  signal reg_sig_53_n_34 : STD_LOGIC;
  signal reg_sig_53_n_35 : STD_LOGIC;
  signal reg_sig_53_n_36 : STD_LOGIC;
  signal reg_sig_53_n_37 : STD_LOGIC;
  signal reg_sig_53_n_38 : STD_LOGIC;
  signal reg_sig_53_n_39 : STD_LOGIC;
  signal reg_sig_53_n_4 : STD_LOGIC;
  signal reg_sig_53_n_40 : STD_LOGIC;
  signal reg_sig_53_n_41 : STD_LOGIC;
  signal reg_sig_53_n_42 : STD_LOGIC;
  signal reg_sig_53_n_43 : STD_LOGIC;
  signal reg_sig_53_n_44 : STD_LOGIC;
  signal reg_sig_53_n_45 : STD_LOGIC;
  signal reg_sig_53_n_46 : STD_LOGIC;
  signal reg_sig_53_n_47 : STD_LOGIC;
  signal reg_sig_53_n_48 : STD_LOGIC;
  signal reg_sig_53_n_49 : STD_LOGIC;
  signal reg_sig_53_n_5 : STD_LOGIC;
  signal reg_sig_53_n_6 : STD_LOGIC;
  signal reg_sig_53_n_7 : STD_LOGIC;
  signal reg_sig_53_n_8 : STD_LOGIC;
  signal reg_sig_53_n_9 : STD_LOGIC;
  signal s0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal s1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal s2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal s3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal s4 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal s5 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sel : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sel_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sel_1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sel_2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sel_3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sel_4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sigmoid_0_n_0 : STD_LOGIC;
  signal sigmoid_0_n_1 : STD_LOGIC;
  signal sigmoid_1_n_0 : STD_LOGIC;
  signal sigmoid_1_n_1 : STD_LOGIC;
  signal sigmoid_2_n_0 : STD_LOGIC;
  signal sigmoid_2_n_1 : STD_LOGIC;
  signal sigmoid_3_n_0 : STD_LOGIC;
  signal sigmoid_3_n_1 : STD_LOGIC;
  signal sigmoid_4_n_0 : STD_LOGIC;
  signal sigmoid_4_n_1 : STD_LOGIC;
  signal sigmoid_5_n_0 : STD_LOGIC;
  signal sigmoid_5_n_1 : STD_LOGIC;
  signal \state_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \state_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal systolic_0_n_1 : STD_LOGIC;
  signal systolic_0_n_102 : STD_LOGIC;
  signal systolic_0_n_103 : STD_LOGIC;
  signal systolic_0_n_34 : STD_LOGIC;
  signal systolic_0_n_35 : STD_LOGIC;
  signal systolic_0_n_36 : STD_LOGIC;
  signal systolic_0_n_37 : STD_LOGIC;
  signal systolic_0_n_38 : STD_LOGIC;
  signal systolic_0_n_46 : STD_LOGIC;
  signal systolic_0_n_54 : STD_LOGIC;
  signal systolic_0_n_62 : STD_LOGIC;
  signal systolic_0_n_70 : STD_LOGIC;
  signal systolic_0_n_86 : STD_LOGIC;
  signal wb_doutb : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal wb_ena : STD_LOGIC;
  signal wb_enb : STD_LOGIC;
  signal xpm_memory_tdpram_a_i_2_n_0 : STD_LOGIC;
  signal xpm_memory_tdpram_k_i_3_n_0 : STD_LOGIC;
  signal xpm_memory_tdpram_k_i_4_n_0 : STD_LOGIC;
  signal xpm_memory_tdpram_wb_i_4_n_0 : STD_LOGIC;
  signal xpm_memory_tdpram_wb_i_5_n_0 : STD_LOGIC;
  signal xpm_memory_tdpram_wb_i_6_n_0 : STD_LOGIC;
  signal y0 : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal y1 : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal y2 : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal y3 : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal y4 : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal y5 : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_xpm_memory_tdpram_a_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_a_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_a_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_a_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_a_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_xpm_memory_tdpram_k_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_k_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_k_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_k_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_k_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_xpm_memory_tdpram_k_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal NLW_xpm_memory_tdpram_wb_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_wb_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_wb_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_wb_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_tdpram_wb_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_xpm_memory_tdpram_wb_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 96 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_main_reg[0]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \cnt_main_reg[1]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \cnt_main_reg[2]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \cnt_main_reg[3]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \cnt_main_reg[4]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \cnt_main_reg[5]_i_4\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \state_reg[2]_i_6\ : label is "soft_lutpair424";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_a : label is 2;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_a : label is 2;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_a : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_a : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_a : label is 8;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of xpm_memory_tdpram_a : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of xpm_memory_tdpram_a : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of xpm_memory_tdpram_a : label is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of xpm_memory_tdpram_a : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of xpm_memory_tdpram_a : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of xpm_memory_tdpram_a : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_a : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_a : label is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_a : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_a : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_tdpram_a : label is 512;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_a : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_a : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_tdpram_a : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_a : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_a : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_a : label is 0;
  attribute P_WRITE_MODE_A : integer;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_a : label is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_a : label is 0;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of xpm_memory_tdpram_a : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_a : label is 128;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_a : label is 128;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_tdpram_a : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_tdpram_a : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_a : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_a : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of xpm_memory_tdpram_a : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of xpm_memory_tdpram_a : label is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_memory_tdpram_a : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_a : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_tdpram_a : label is 1;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of xpm_memory_tdpram_a : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_memory_tdpram_a : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_a : label is 128;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_a : label is 128;
  attribute WRITE_MODE_A : string;
  attribute WRITE_MODE_A of xpm_memory_tdpram_a : label is "write_first";
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of xpm_memory_tdpram_a : label is "write_first";
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of xpm_memory_tdpram_a : label is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_tdpram_a : label is "TRUE";
  attribute SOFT_HLUTNM of xpm_memory_tdpram_a_i_1 : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of xpm_memory_tdpram_a_i_3 : label is "soft_lutpair422";
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_k : label is 2;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_k : label is 2;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_k : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_k : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_k : label is 8;
  attribute CASCADE_HEIGHT of xpm_memory_tdpram_k : label is 0;
  attribute CLOCKING_MODE of xpm_memory_tdpram_k : label is 0;
  attribute ECC_BIT_RANGE of xpm_memory_tdpram_k : label is "[7:0]";
  attribute ECC_MODE of xpm_memory_tdpram_k : label is 0;
  attribute ECC_TYPE of xpm_memory_tdpram_k : label is "NONE";
  attribute IGNORE_INIT_SYNTH of xpm_memory_tdpram_k : label is 0;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_k : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_k : label is "0";
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_k : label is "true";
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_k : label is 0;
  attribute MEMORY_SIZE of xpm_memory_tdpram_k : label is 512;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_k : label is 0;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_k : label is 0;
  attribute P_ECC_MODE of xpm_memory_tdpram_k : label is 0;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_k : label is 1;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_k : label is 0;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_k : label is 0;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_k : label is 0;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_k : label is 0;
  attribute RAM_DECOMP of xpm_memory_tdpram_k : label is "auto";
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_k : label is 128;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_k : label is 128;
  attribute READ_LATENCY_A of xpm_memory_tdpram_k : label is 1;
  attribute READ_LATENCY_B of xpm_memory_tdpram_k : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_k : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_k : label is "0";
  attribute RST_MODE_A of xpm_memory_tdpram_k : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_tdpram_k : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_tdpram_k : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_k : label is 0;
  attribute USE_MEM_INIT of xpm_memory_tdpram_k : label is 1;
  attribute USE_MEM_INIT_MMI of xpm_memory_tdpram_k : label is 0;
  attribute WAKEUP_TIME of xpm_memory_tdpram_k : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_k : label is 128;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_k : label is 128;
  attribute WRITE_MODE_A of xpm_memory_tdpram_k : label is "write_first";
  attribute WRITE_MODE_B of xpm_memory_tdpram_k : label is "write_first";
  attribute WRITE_PROTECT of xpm_memory_tdpram_k : label is 1;
  attribute XPM_MODULE of xpm_memory_tdpram_k : label is "TRUE";
  attribute ADDR_WIDTH_A of xpm_memory_tdpram_wb : label is 3;
  attribute ADDR_WIDTH_B of xpm_memory_tdpram_wb : label is 3;
  attribute AUTO_SLEEP_TIME of xpm_memory_tdpram_wb : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_tdpram_wb : label is 8;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_tdpram_wb : label is 8;
  attribute CASCADE_HEIGHT of xpm_memory_tdpram_wb : label is 0;
  attribute CLOCKING_MODE of xpm_memory_tdpram_wb : label is 0;
  attribute ECC_BIT_RANGE of xpm_memory_tdpram_wb : label is "[7:0]";
  attribute ECC_MODE of xpm_memory_tdpram_wb : label is 0;
  attribute ECC_TYPE of xpm_memory_tdpram_wb : label is "NONE";
  attribute IGNORE_INIT_SYNTH of xpm_memory_tdpram_wb : label is 0;
  attribute MEMORY_INIT_FILE of xpm_memory_tdpram_wb : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_tdpram_wb : label is "0";
  attribute MEMORY_OPTIMIZATION of xpm_memory_tdpram_wb : label is "true";
  attribute MEMORY_PRIMITIVE of xpm_memory_tdpram_wb : label is 0;
  attribute MEMORY_SIZE of xpm_memory_tdpram_wb : label is 1024;
  attribute MESSAGE_CONTROL of xpm_memory_tdpram_wb : label is 0;
  attribute P_CLOCKING_MODE of xpm_memory_tdpram_wb : label is 0;
  attribute P_ECC_MODE of xpm_memory_tdpram_wb : label is 0;
  attribute P_MEMORY_OPTIMIZATION of xpm_memory_tdpram_wb : label is 1;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_tdpram_wb : label is 0;
  attribute P_WAKEUP_TIME of xpm_memory_tdpram_wb : label is 0;
  attribute P_WRITE_MODE_A of xpm_memory_tdpram_wb : label is 0;
  attribute P_WRITE_MODE_B of xpm_memory_tdpram_wb : label is 0;
  attribute RAM_DECOMP of xpm_memory_tdpram_wb : label is "auto";
  attribute READ_DATA_WIDTH_A of xpm_memory_tdpram_wb : label is 128;
  attribute READ_DATA_WIDTH_B of xpm_memory_tdpram_wb : label is 128;
  attribute READ_LATENCY_A of xpm_memory_tdpram_wb : label is 1;
  attribute READ_LATENCY_B of xpm_memory_tdpram_wb : label is 1;
  attribute READ_RESET_VALUE_A of xpm_memory_tdpram_wb : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_tdpram_wb : label is "0";
  attribute RST_MODE_A of xpm_memory_tdpram_wb : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_tdpram_wb : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_tdpram_wb : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_tdpram_wb : label is 0;
  attribute USE_MEM_INIT of xpm_memory_tdpram_wb : label is 1;
  attribute USE_MEM_INIT_MMI of xpm_memory_tdpram_wb : label is 0;
  attribute WAKEUP_TIME of xpm_memory_tdpram_wb : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_tdpram_wb : label is 128;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_tdpram_wb : label is 128;
  attribute WRITE_MODE_A of xpm_memory_tdpram_wb : label is "write_first";
  attribute WRITE_MODE_B of xpm_memory_tdpram_wb : label is "write_first";
  attribute WRITE_PROTECT of xpm_memory_tdpram_wb : label is 1;
  attribute XPM_MODULE of xpm_memory_tdpram_wb : label is "TRUE";
  attribute SOFT_HLUTNM of xpm_memory_tdpram_wb_i_2 : label is "soft_lutpair422";
begin
  a_enb <= \^a_enb\;
  p_0_in <= \^p_0_in\;
\cnt_main_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_main_reg_reg(0),
      O => p_0_in_0(0)
    );
\cnt_main_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_main_reg_reg(0),
      I1 => cnt_main_reg_reg(1),
      O => p_0_in_0(1)
    );
\cnt_main_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cnt_main_reg_reg(0),
      I1 => cnt_main_reg_reg(1),
      I2 => cnt_main_reg_reg(2),
      O => p_0_in_0(2)
    );
\cnt_main_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cnt_main_reg_reg(1),
      I1 => cnt_main_reg_reg(0),
      I2 => cnt_main_reg_reg(2),
      I3 => cnt_main_reg_reg(3),
      O => p_0_in_0(3)
    );
\cnt_main_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => cnt_main_reg_reg(2),
      I1 => cnt_main_reg_reg(0),
      I2 => cnt_main_reg_reg(1),
      I3 => cnt_main_reg_reg(3),
      I4 => cnt_main_reg_reg(4),
      O => p_0_in_0(4)
    );
\cnt_main_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700FFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \cnt_main_reg[5]_i_4_n_0\,
      I4 => aresetn,
      O => \cnt_main_reg[5]_i_1_n_0\
    );
\cnt_main_reg[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => cnt_main_reg0,
      O => \cnt_main_reg[5]_i_2_n_0\
    );
\cnt_main_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => cnt_main_reg_reg(3),
      I1 => cnt_main_reg_reg(1),
      I2 => cnt_main_reg_reg(0),
      I3 => cnt_main_reg_reg(2),
      I4 => cnt_main_reg_reg(4),
      I5 => cnt_main_reg_reg(5),
      O => p_0_in_0(5)
    );
\cnt_main_reg[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => cnt_main_reg_reg(5),
      I1 => cnt_main_reg_reg(4),
      I2 => cnt_main_reg_reg(2),
      I3 => cnt_main_reg_reg(3),
      I4 => cnt_main_reg_reg(1),
      O => \cnt_main_reg[5]_i_4_n_0\
    );
\cnt_main_reg[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003FFFFFFFFFFFE"
    )
        port map (
      I0 => cnt_main_reg_reg(0),
      I1 => cnt_main_reg_reg(1),
      I2 => cnt_main_reg_reg(3),
      I3 => cnt_main_reg_reg(2),
      I4 => cnt_main_reg_reg(4),
      I5 => cnt_main_reg_reg(5),
      O => cnt_main_reg0
    );
\cnt_main_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cnt_main_reg[5]_i_2_n_0\,
      D => p_0_in_0(0),
      Q => cnt_main_reg_reg(0),
      R => \cnt_main_reg[5]_i_1_n_0\
    );
\cnt_main_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cnt_main_reg[5]_i_2_n_0\,
      D => p_0_in_0(1),
      Q => cnt_main_reg_reg(1),
      R => \cnt_main_reg[5]_i_1_n_0\
    );
\cnt_main_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cnt_main_reg[5]_i_2_n_0\,
      D => p_0_in_0(2),
      Q => cnt_main_reg_reg(2),
      R => \cnt_main_reg[5]_i_1_n_0\
    );
\cnt_main_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cnt_main_reg[5]_i_2_n_0\,
      D => p_0_in_0(3),
      Q => cnt_main_reg_reg(3),
      R => \cnt_main_reg[5]_i_1_n_0\
    );
\cnt_main_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cnt_main_reg[5]_i_2_n_0\,
      D => p_0_in_0(4),
      Q => cnt_main_reg_reg(4),
      R => \cnt_main_reg[5]_i_1_n_0\
    );
\cnt_main_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cnt_main_reg[5]_i_2_n_0\,
      D => p_0_in_0(5),
      Q => cnt_main_reg_reg(5),
      R => \cnt_main_reg[5]_i_1_n_0\
    );
reg_b40: entity work.\design_1_axis_ann_0_0_register__parameterized0\
     port map (
      aclk => aclk,
      b40(0) => d0(10),
      \q_reg[10]_0\ => systolic_0_n_103,
      \q_reg[10]_1\ => systolic_0_n_102,
      \q_reg[10]_2\ => \^p_0_in\,
      \q_reg[9]_0\(9 downto 0) => b40_reg(9 downto 0),
      \q_reg[9]_1\(9 downto 0) => d0(9 downto 0)
    );
reg_b41: entity work.\design_1_axis_ann_0_0_register__parameterized0_1\
     port map (
      aclk => aclk,
      b41(0) => reg_b41_n_0,
      \q_reg[10]_0\ => systolic_0_n_103,
      \q_reg[10]_1\ => systolic_0_n_102,
      \q_reg[10]_2\ => \^p_0_in\,
      \q_reg[9]_0\(9 downto 0) => b41_reg(9 downto 0),
      \q_reg[9]_1\(9) => reg_sig_13_n_20,
      \q_reg[9]_1\(8) => reg_sig_13_n_21,
      \q_reg[9]_1\(7) => reg_sig_13_n_22,
      \q_reg[9]_1\(6) => reg_sig_13_n_23,
      \q_reg[9]_1\(5) => reg_sig_13_n_24,
      \q_reg[9]_1\(4) => reg_sig_13_n_25,
      \q_reg[9]_1\(3) => reg_sig_13_n_26,
      \q_reg[9]_1\(2) => reg_sig_13_n_27,
      \q_reg[9]_1\(1) => reg_sig_13_n_28,
      \q_reg[9]_1\(0) => reg_sig_13_n_29
    );
reg_b42: entity work.\design_1_axis_ann_0_0_register__parameterized0_2\
     port map (
      aclk => aclk,
      b42(0) => reg_b42_n_0,
      \q_reg[10]_0\ => systolic_0_n_103,
      \q_reg[10]_1\ => systolic_0_n_102,
      \q_reg[10]_2\ => \^p_0_in\,
      \q_reg[9]_0\(9 downto 0) => b42_reg(9 downto 0),
      \q_reg[9]_1\(9) => reg_sig_23_n_20,
      \q_reg[9]_1\(8) => reg_sig_23_n_21,
      \q_reg[9]_1\(7) => reg_sig_23_n_22,
      \q_reg[9]_1\(6) => reg_sig_23_n_23,
      \q_reg[9]_1\(5) => reg_sig_23_n_24,
      \q_reg[9]_1\(4) => reg_sig_23_n_25,
      \q_reg[9]_1\(3) => reg_sig_23_n_26,
      \q_reg[9]_1\(2) => reg_sig_23_n_27,
      \q_reg[9]_1\(1) => reg_sig_23_n_28,
      \q_reg[9]_1\(0) => reg_sig_23_n_29
    );
reg_b43: entity work.\design_1_axis_ann_0_0_register__parameterized0_3\
     port map (
      aclk => aclk,
      b43(0) => reg_b43_n_0,
      \q_reg[10]_0\ => systolic_0_n_103,
      \q_reg[10]_1\ => systolic_0_n_102,
      \q_reg[10]_2\ => \^p_0_in\,
      \q_reg[9]_0\(9 downto 0) => b43_reg(9 downto 0),
      \q_reg[9]_1\(9) => reg_sig_33_n_20,
      \q_reg[9]_1\(8) => reg_sig_33_n_21,
      \q_reg[9]_1\(7) => reg_sig_33_n_22,
      \q_reg[9]_1\(6) => reg_sig_33_n_23,
      \q_reg[9]_1\(5) => reg_sig_33_n_24,
      \q_reg[9]_1\(4) => reg_sig_33_n_25,
      \q_reg[9]_1\(3) => reg_sig_33_n_26,
      \q_reg[9]_1\(2) => reg_sig_33_n_27,
      \q_reg[9]_1\(1) => reg_sig_33_n_28,
      \q_reg[9]_1\(0) => reg_sig_33_n_29
    );
reg_b44: entity work.\design_1_axis_ann_0_0_register__parameterized0_4\
     port map (
      aclk => aclk,
      b44(0) => reg_b44_n_0,
      \q_reg[10]_0\ => systolic_0_n_103,
      \q_reg[10]_1\ => systolic_0_n_102,
      \q_reg[10]_2\ => \^p_0_in\,
      \q_reg[9]_0\(9 downto 0) => b44_reg(9 downto 0),
      \q_reg[9]_1\(9) => reg_sig_43_n_20,
      \q_reg[9]_1\(8) => reg_sig_43_n_21,
      \q_reg[9]_1\(7) => reg_sig_43_n_22,
      \q_reg[9]_1\(6) => reg_sig_43_n_23,
      \q_reg[9]_1\(5) => reg_sig_43_n_24,
      \q_reg[9]_1\(4) => reg_sig_43_n_25,
      \q_reg[9]_1\(3) => reg_sig_43_n_26,
      \q_reg[9]_1\(2) => reg_sig_43_n_27,
      \q_reg[9]_1\(1) => reg_sig_43_n_28,
      \q_reg[9]_1\(0) => reg_sig_43_n_29
    );
reg_b45: entity work.\design_1_axis_ann_0_0_register__parameterized0_5\
     port map (
      aclk => aclk,
      b45(0) => reg_b45_n_0,
      \q_reg[10]_0\ => systolic_0_n_103,
      \q_reg[10]_1\ => systolic_0_n_102,
      \q_reg[10]_2\ => \^p_0_in\,
      \q_reg[9]_0\(9 downto 0) => b45_reg(9 downto 0),
      \q_reg[9]_1\(9) => reg_sig_53_n_20,
      \q_reg[9]_1\(8) => reg_sig_53_n_21,
      \q_reg[9]_1\(7) => reg_sig_53_n_22,
      \q_reg[9]_1\(6) => reg_sig_53_n_23,
      \q_reg[9]_1\(5) => reg_sig_53_n_24,
      \q_reg[9]_1\(4) => reg_sig_53_n_25,
      \q_reg[9]_1\(3) => reg_sig_53_n_26,
      \q_reg[9]_1\(2) => reg_sig_53_n_27,
      \q_reg[9]_1\(1) => reg_sig_53_n_28,
      \q_reg[9]_1\(0) => reg_sig_53_n_29
    );
reg_b50: entity work.\design_1_axis_ann_0_0_register__parameterized0_6\
     port map (
      aclk => aclk,
      b50(0) => reg_b50_n_0,
      b50_sel(0) => b50_sel(0),
      \q_reg[10]_0\ => \^p_0_in\
    );
reg_b51: entity work.\design_1_axis_ann_0_0_register__parameterized0_7\
     port map (
      aclk => aclk,
      b50_sel(0) => b50_sel(0),
      b51(0) => reg_b51_n_0,
      \q_reg[10]_0\ => \^p_0_in\
    );
reg_b52: entity work.\design_1_axis_ann_0_0_register__parameterized0_8\
     port map (
      aclk => aclk,
      b50_sel(0) => b50_sel(0),
      b52(0) => reg_b52_n_0,
      \q_reg[10]_0\ => \^p_0_in\
    );
reg_b53: entity work.\design_1_axis_ann_0_0_register__parameterized0_9\
     port map (
      aclk => aclk,
      b50_sel(0) => b50_sel(0),
      b53(0) => reg_b53_n_0,
      \q_reg[10]_0\ => \^p_0_in\
    );
reg_b54: entity work.\design_1_axis_ann_0_0_register__parameterized0_10\
     port map (
      aclk => aclk,
      b50_sel(0) => b50_sel(0),
      b54(0) => reg_b54_n_0,
      \q_reg[10]_0\ => \^p_0_in\
    );
reg_b55: entity work.\design_1_axis_ann_0_0_register__parameterized0_11\
     port map (
      aclk => aclk,
      b50_sel(0) => b50_sel(0),
      b55(0) => reg_b55_n_0,
      \q_reg[10]_0\ => \^p_0_in\
    );
reg_sig_01: entity work.\design_1_axis_ann_0_0_register__parameterized0_12\
     port map (
      aclk => aclk,
      dina(9 downto 0) => s0(9 downto 0),
      \q_reg[0]\ => reg_sig_01_n_9,
      \q_reg[1]\ => reg_sig_01_n_8,
      \q_reg[2]\ => reg_sig_01_n_7,
      \q_reg[3]\ => reg_sig_01_n_6,
      \q_reg[4]\ => reg_sig_01_n_5,
      \q_reg[5]\ => reg_sig_01_n_4,
      \q_reg[6]\ => reg_sig_01_n_3,
      \q_reg[7]\ => reg_sig_01_n_2,
      \q_reg[8]\ => reg_sig_01_n_1,
      \q_reg[9]\ => reg_sig_01_n_0
    );
reg_sig_02: entity work.\design_1_axis_ann_0_0_register__parameterized0_13\
     port map (
      aclk => aclk,
      \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_02_n_9,
      \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_01_n_9,
      \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_02_n_8,
      \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_01_n_8,
      \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_02_n_7,
      \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_01_n_7,
      \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_02_n_6,
      \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_01_n_6,
      \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_02_n_5,
      \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_01_n_5,
      \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_02_n_4,
      \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_01_n_4,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_02_n_3,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_01_n_3,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_02_n_2,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_01_n_2,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_02_n_1,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_01_n_1,
      \q_reg[9]\ => systolic_0_n_1,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_02_n_0,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_01_n_0
    );
reg_sig_03: entity work.\design_1_axis_ann_0_0_register__parameterized0_14\
     port map (
      DSP_A_B_DATA_INST => systolic_0_n_34,
      DSP_A_B_DATA_INST_0 => systolic_0_n_35,
      DSP_A_B_DATA_INST_1 => systolic_0_n_36,
      DSP_A_B_DATA_INST_2 => systolic_0_n_37,
      aclk => aclk,
      b00(9) => reg_sig_03_n_10,
      b00(8) => reg_sig_03_n_11,
      b00(7) => reg_sig_03_n_12,
      b00(6) => reg_sig_03_n_13,
      b00(5) => reg_sig_03_n_14,
      b00(4) => reg_sig_03_n_15,
      b00(3) => reg_sig_03_n_16,
      b00(2) => reg_sig_03_n_17,
      b00(1) => reg_sig_03_n_18,
      b00(0) => reg_sig_03_n_19,
      b10(9) => reg_sig_03_n_30,
      b10(8) => reg_sig_03_n_31,
      b10(7) => reg_sig_03_n_32,
      b10(6) => reg_sig_03_n_33,
      b10(5) => reg_sig_03_n_34,
      b10(4) => reg_sig_03_n_35,
      b10(3) => reg_sig_03_n_36,
      b10(2) => reg_sig_03_n_37,
      b10(1) => reg_sig_03_n_38,
      b10(0) => reg_sig_03_n_39,
      b20(9) => reg_sig_03_n_0,
      b20(8) => reg_sig_03_n_1,
      b20(7) => reg_sig_03_n_2,
      b20(6) => reg_sig_03_n_3,
      b20(5) => reg_sig_03_n_4,
      b20(4) => reg_sig_03_n_5,
      b20(3) => reg_sig_03_n_6,
      b20(2) => reg_sig_03_n_7,
      b20(1) => reg_sig_03_n_8,
      b20(0) => reg_sig_03_n_9,
      b30(9) => reg_sig_03_n_40,
      b30(8) => reg_sig_03_n_41,
      b30(7) => reg_sig_03_n_42,
      b30(6) => reg_sig_03_n_43,
      b30(5) => reg_sig_03_n_44,
      b30(4) => reg_sig_03_n_45,
      b30(3) => reg_sig_03_n_46,
      b30(2) => reg_sig_03_n_47,
      b30(1) => reg_sig_03_n_48,
      b30(0) => reg_sig_03_n_49,
      b40(9 downto 0) => d0(9 downto 0),
      doutb(9 downto 0) => k_doutb(9 downto 0),
      \q_reg[0]_0\ => \^p_0_in\,
      \q_reg[0]_1\ => reg_sig_02_n_9,
      \q_reg[1]_0\ => reg_sig_02_n_8,
      \q_reg[2]_0\ => reg_sig_02_n_7,
      \q_reg[3]_0\ => reg_sig_02_n_6,
      \q_reg[4]_0\ => reg_sig_02_n_5,
      \q_reg[5]_0\ => reg_sig_02_n_4,
      \q_reg[6]_0\ => reg_sig_02_n_3,
      \q_reg[7]_0\ => reg_sig_02_n_2,
      \q_reg[8]_0\ => reg_sig_02_n_1,
      \q_reg[9]_0\ => reg_sig_02_n_0,
      \q_reg[9]_1\ => systolic_0_n_102,
      \q_reg[9]_2\(9 downto 0) => b40_reg(9 downto 0),
      \q_reg[9]_3\ => systolic_0_n_103
    );
reg_sig_11: entity work.\design_1_axis_ann_0_0_register__parameterized0_15\
     port map (
      aclk => aclk,
      dina(9 downto 0) => s1(9 downto 0),
      \q_reg[0]\ => reg_sig_11_n_9,
      \q_reg[1]\ => reg_sig_11_n_8,
      \q_reg[2]\ => reg_sig_11_n_7,
      \q_reg[3]\ => reg_sig_11_n_6,
      \q_reg[4]\ => reg_sig_11_n_5,
      \q_reg[5]\ => reg_sig_11_n_4,
      \q_reg[6]\ => reg_sig_11_n_3,
      \q_reg[7]\ => reg_sig_11_n_2,
      \q_reg[8]\ => reg_sig_11_n_1,
      \q_reg[9]\ => reg_sig_11_n_0
    );
reg_sig_12: entity work.\design_1_axis_ann_0_0_register__parameterized0_16\
     port map (
      aclk => aclk,
      \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_12_n_9,
      \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_11_n_9,
      \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_12_n_8,
      \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_11_n_8,
      \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_12_n_7,
      \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_11_n_7,
      \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_12_n_6,
      \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_11_n_6,
      \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_12_n_5,
      \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_11_n_5,
      \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_12_n_4,
      \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_11_n_4,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_12_n_3,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_11_n_3,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_12_n_2,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_11_n_2,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_12_n_1,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_11_n_1,
      \q_reg[9]\ => systolic_0_n_1,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_12_n_0,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_11_n_0
    );
reg_sig_13: entity work.\design_1_axis_ann_0_0_register__parameterized0_17\
     port map (
      DSP_A_B_DATA_INST => systolic_0_n_34,
      DSP_A_B_DATA_INST_0 => systolic_0_n_35,
      DSP_A_B_DATA_INST_1 => systolic_0_n_36,
      DSP_A_B_DATA_INST_2 => systolic_0_n_37,
      aclk => aclk,
      b01(9) => reg_sig_13_n_10,
      b01(8) => reg_sig_13_n_11,
      b01(7) => reg_sig_13_n_12,
      b01(6) => reg_sig_13_n_13,
      b01(5) => reg_sig_13_n_14,
      b01(4) => reg_sig_13_n_15,
      b01(3) => reg_sig_13_n_16,
      b01(2) => reg_sig_13_n_17,
      b01(1) => reg_sig_13_n_18,
      b01(0) => reg_sig_13_n_19,
      b11(9) => reg_sig_13_n_30,
      b11(8) => reg_sig_13_n_31,
      b11(7) => reg_sig_13_n_32,
      b11(6) => reg_sig_13_n_33,
      b11(5) => reg_sig_13_n_34,
      b11(4) => reg_sig_13_n_35,
      b11(3) => reg_sig_13_n_36,
      b11(2) => reg_sig_13_n_37,
      b11(1) => reg_sig_13_n_38,
      b11(0) => reg_sig_13_n_39,
      b21(9) => reg_sig_13_n_0,
      b21(8) => reg_sig_13_n_1,
      b21(7) => reg_sig_13_n_2,
      b21(6) => reg_sig_13_n_3,
      b21(5) => reg_sig_13_n_4,
      b21(4) => reg_sig_13_n_5,
      b21(3) => reg_sig_13_n_6,
      b21(2) => reg_sig_13_n_7,
      b21(1) => reg_sig_13_n_8,
      b21(0) => reg_sig_13_n_9,
      b31(9) => reg_sig_13_n_40,
      b31(8) => reg_sig_13_n_41,
      b31(7) => reg_sig_13_n_42,
      b31(6) => reg_sig_13_n_43,
      b31(5) => reg_sig_13_n_44,
      b31(4) => reg_sig_13_n_45,
      b31(3) => reg_sig_13_n_46,
      b31(2) => reg_sig_13_n_47,
      b31(1) => reg_sig_13_n_48,
      b31(0) => reg_sig_13_n_49,
      b41(9) => reg_sig_13_n_20,
      b41(8) => reg_sig_13_n_21,
      b41(7) => reg_sig_13_n_22,
      b41(6) => reg_sig_13_n_23,
      b41(5) => reg_sig_13_n_24,
      b41(4) => reg_sig_13_n_25,
      b41(3) => reg_sig_13_n_26,
      b41(2) => reg_sig_13_n_27,
      b41(1) => reg_sig_13_n_28,
      b41(0) => reg_sig_13_n_29,
      doutb(9 downto 0) => k_doutb(25 downto 16),
      \q_reg[0]_0\ => \^p_0_in\,
      \q_reg[0]_1\ => reg_sig_12_n_9,
      \q_reg[1]_0\ => reg_sig_12_n_8,
      \q_reg[2]_0\ => reg_sig_12_n_7,
      \q_reg[3]_0\ => reg_sig_12_n_6,
      \q_reg[4]_0\ => reg_sig_12_n_5,
      \q_reg[5]_0\ => reg_sig_12_n_4,
      \q_reg[6]_0\ => reg_sig_12_n_3,
      \q_reg[7]_0\ => reg_sig_12_n_2,
      \q_reg[8]_0\ => reg_sig_12_n_1,
      \q_reg[9]_0\ => reg_sig_12_n_0,
      \q_reg[9]_1\ => systolic_0_n_102,
      \q_reg[9]_2\(9 downto 0) => b41_reg(9 downto 0),
      \q_reg[9]_3\ => systolic_0_n_103
    );
reg_sig_21: entity work.\design_1_axis_ann_0_0_register__parameterized0_18\
     port map (
      aclk => aclk,
      dina(9 downto 0) => s2(9 downto 0),
      \q_reg[0]\ => reg_sig_21_n_9,
      \q_reg[1]\ => reg_sig_21_n_8,
      \q_reg[2]\ => reg_sig_21_n_7,
      \q_reg[3]\ => reg_sig_21_n_6,
      \q_reg[4]\ => reg_sig_21_n_5,
      \q_reg[5]\ => reg_sig_21_n_4,
      \q_reg[6]\ => reg_sig_21_n_3,
      \q_reg[7]\ => reg_sig_21_n_2,
      \q_reg[8]\ => reg_sig_21_n_1,
      \q_reg[9]\ => reg_sig_21_n_0
    );
reg_sig_22: entity work.\design_1_axis_ann_0_0_register__parameterized0_19\
     port map (
      aclk => aclk,
      \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_22_n_9,
      \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_21_n_9,
      \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_22_n_8,
      \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_21_n_8,
      \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_22_n_7,
      \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_21_n_7,
      \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_22_n_6,
      \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_21_n_6,
      \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_22_n_5,
      \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_21_n_5,
      \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_22_n_4,
      \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_21_n_4,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_22_n_3,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_21_n_3,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_22_n_2,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_21_n_2,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_22_n_1,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_21_n_1,
      \q_reg[9]\ => systolic_0_n_1,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_22_n_0,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_21_n_0
    );
reg_sig_23: entity work.\design_1_axis_ann_0_0_register__parameterized0_20\
     port map (
      DSP_A_B_DATA_INST => systolic_0_n_34,
      DSP_A_B_DATA_INST_0 => systolic_0_n_35,
      DSP_A_B_DATA_INST_1 => systolic_0_n_36,
      DSP_A_B_DATA_INST_2 => systolic_0_n_37,
      aclk => aclk,
      b02(9) => reg_sig_23_n_10,
      b02(8) => reg_sig_23_n_11,
      b02(7) => reg_sig_23_n_12,
      b02(6) => reg_sig_23_n_13,
      b02(5) => reg_sig_23_n_14,
      b02(4) => reg_sig_23_n_15,
      b02(3) => reg_sig_23_n_16,
      b02(2) => reg_sig_23_n_17,
      b02(1) => reg_sig_23_n_18,
      b02(0) => reg_sig_23_n_19,
      b12(9) => reg_sig_23_n_30,
      b12(8) => reg_sig_23_n_31,
      b12(7) => reg_sig_23_n_32,
      b12(6) => reg_sig_23_n_33,
      b12(5) => reg_sig_23_n_34,
      b12(4) => reg_sig_23_n_35,
      b12(3) => reg_sig_23_n_36,
      b12(2) => reg_sig_23_n_37,
      b12(1) => reg_sig_23_n_38,
      b12(0) => reg_sig_23_n_39,
      b22(9) => reg_sig_23_n_0,
      b22(8) => reg_sig_23_n_1,
      b22(7) => reg_sig_23_n_2,
      b22(6) => reg_sig_23_n_3,
      b22(5) => reg_sig_23_n_4,
      b22(4) => reg_sig_23_n_5,
      b22(3) => reg_sig_23_n_6,
      b22(2) => reg_sig_23_n_7,
      b22(1) => reg_sig_23_n_8,
      b22(0) => reg_sig_23_n_9,
      b32(9) => reg_sig_23_n_40,
      b32(8) => reg_sig_23_n_41,
      b32(7) => reg_sig_23_n_42,
      b32(6) => reg_sig_23_n_43,
      b32(5) => reg_sig_23_n_44,
      b32(4) => reg_sig_23_n_45,
      b32(3) => reg_sig_23_n_46,
      b32(2) => reg_sig_23_n_47,
      b32(1) => reg_sig_23_n_48,
      b32(0) => reg_sig_23_n_49,
      b42(9) => reg_sig_23_n_20,
      b42(8) => reg_sig_23_n_21,
      b42(7) => reg_sig_23_n_22,
      b42(6) => reg_sig_23_n_23,
      b42(5) => reg_sig_23_n_24,
      b42(4) => reg_sig_23_n_25,
      b42(3) => reg_sig_23_n_26,
      b42(2) => reg_sig_23_n_27,
      b42(1) => reg_sig_23_n_28,
      b42(0) => reg_sig_23_n_29,
      doutb(9 downto 0) => k_doutb(41 downto 32),
      \q_reg[0]_0\ => \^p_0_in\,
      \q_reg[0]_1\ => reg_sig_22_n_9,
      \q_reg[1]_0\ => reg_sig_22_n_8,
      \q_reg[2]_0\ => reg_sig_22_n_7,
      \q_reg[3]_0\ => reg_sig_22_n_6,
      \q_reg[4]_0\ => reg_sig_22_n_5,
      \q_reg[5]_0\ => reg_sig_22_n_4,
      \q_reg[6]_0\ => reg_sig_22_n_3,
      \q_reg[7]_0\ => reg_sig_22_n_2,
      \q_reg[8]_0\ => reg_sig_22_n_1,
      \q_reg[9]_0\ => reg_sig_22_n_0,
      \q_reg[9]_1\ => systolic_0_n_102,
      \q_reg[9]_2\(9 downto 0) => b42_reg(9 downto 0),
      \q_reg[9]_3\ => systolic_0_n_103
    );
reg_sig_31: entity work.\design_1_axis_ann_0_0_register__parameterized0_21\
     port map (
      aclk => aclk,
      dina(9 downto 0) => s3(9 downto 0),
      \q_reg[0]\ => reg_sig_31_n_9,
      \q_reg[1]\ => reg_sig_31_n_8,
      \q_reg[2]\ => reg_sig_31_n_7,
      \q_reg[3]\ => reg_sig_31_n_6,
      \q_reg[4]\ => reg_sig_31_n_5,
      \q_reg[5]\ => reg_sig_31_n_4,
      \q_reg[6]\ => reg_sig_31_n_3,
      \q_reg[7]\ => reg_sig_31_n_2,
      \q_reg[8]\ => reg_sig_31_n_1,
      \q_reg[9]\ => reg_sig_31_n_0
    );
reg_sig_32: entity work.\design_1_axis_ann_0_0_register__parameterized0_22\
     port map (
      aclk => aclk,
      \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_32_n_9,
      \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_31_n_9,
      \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_32_n_8,
      \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_31_n_8,
      \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_32_n_7,
      \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_31_n_7,
      \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_32_n_6,
      \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_31_n_6,
      \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_32_n_5,
      \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_31_n_5,
      \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_32_n_4,
      \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_31_n_4,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_32_n_3,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_31_n_3,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_32_n_2,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_31_n_2,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_32_n_1,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_31_n_1,
      \q_reg[9]\ => systolic_0_n_1,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_32_n_0,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_31_n_0
    );
reg_sig_33: entity work.\design_1_axis_ann_0_0_register__parameterized0_23\
     port map (
      DSP_A_B_DATA_INST => systolic_0_n_34,
      DSP_A_B_DATA_INST_0 => systolic_0_n_35,
      DSP_A_B_DATA_INST_1 => systolic_0_n_36,
      DSP_A_B_DATA_INST_2 => systolic_0_n_37,
      aclk => aclk,
      b03(9) => reg_sig_33_n_10,
      b03(8) => reg_sig_33_n_11,
      b03(7) => reg_sig_33_n_12,
      b03(6) => reg_sig_33_n_13,
      b03(5) => reg_sig_33_n_14,
      b03(4) => reg_sig_33_n_15,
      b03(3) => reg_sig_33_n_16,
      b03(2) => reg_sig_33_n_17,
      b03(1) => reg_sig_33_n_18,
      b03(0) => reg_sig_33_n_19,
      b13(9) => reg_sig_33_n_30,
      b13(8) => reg_sig_33_n_31,
      b13(7) => reg_sig_33_n_32,
      b13(6) => reg_sig_33_n_33,
      b13(5) => reg_sig_33_n_34,
      b13(4) => reg_sig_33_n_35,
      b13(3) => reg_sig_33_n_36,
      b13(2) => reg_sig_33_n_37,
      b13(1) => reg_sig_33_n_38,
      b13(0) => reg_sig_33_n_39,
      b23(9) => reg_sig_33_n_0,
      b23(8) => reg_sig_33_n_1,
      b23(7) => reg_sig_33_n_2,
      b23(6) => reg_sig_33_n_3,
      b23(5) => reg_sig_33_n_4,
      b23(4) => reg_sig_33_n_5,
      b23(3) => reg_sig_33_n_6,
      b23(2) => reg_sig_33_n_7,
      b23(1) => reg_sig_33_n_8,
      b23(0) => reg_sig_33_n_9,
      b33(9) => reg_sig_33_n_40,
      b33(8) => reg_sig_33_n_41,
      b33(7) => reg_sig_33_n_42,
      b33(6) => reg_sig_33_n_43,
      b33(5) => reg_sig_33_n_44,
      b33(4) => reg_sig_33_n_45,
      b33(3) => reg_sig_33_n_46,
      b33(2) => reg_sig_33_n_47,
      b33(1) => reg_sig_33_n_48,
      b33(0) => reg_sig_33_n_49,
      b43(9) => reg_sig_33_n_20,
      b43(8) => reg_sig_33_n_21,
      b43(7) => reg_sig_33_n_22,
      b43(6) => reg_sig_33_n_23,
      b43(5) => reg_sig_33_n_24,
      b43(4) => reg_sig_33_n_25,
      b43(3) => reg_sig_33_n_26,
      b43(2) => reg_sig_33_n_27,
      b43(1) => reg_sig_33_n_28,
      b43(0) => reg_sig_33_n_29,
      doutb(9 downto 0) => k_doutb(57 downto 48),
      \q_reg[0]_0\ => \^p_0_in\,
      \q_reg[0]_1\ => reg_sig_32_n_9,
      \q_reg[1]_0\ => reg_sig_32_n_8,
      \q_reg[2]_0\ => reg_sig_32_n_7,
      \q_reg[3]_0\ => reg_sig_32_n_6,
      \q_reg[4]_0\ => reg_sig_32_n_5,
      \q_reg[5]_0\ => reg_sig_32_n_4,
      \q_reg[6]_0\ => reg_sig_32_n_3,
      \q_reg[7]_0\ => reg_sig_32_n_2,
      \q_reg[8]_0\ => reg_sig_32_n_1,
      \q_reg[9]_0\ => reg_sig_32_n_0,
      \q_reg[9]_1\ => systolic_0_n_102,
      \q_reg[9]_2\(9 downto 0) => b43_reg(9 downto 0),
      \q_reg[9]_3\ => systolic_0_n_103
    );
reg_sig_41: entity work.\design_1_axis_ann_0_0_register__parameterized0_24\
     port map (
      aclk => aclk,
      dina(9 downto 0) => s4(9 downto 0),
      \q_reg[0]\ => reg_sig_41_n_9,
      \q_reg[1]\ => reg_sig_41_n_8,
      \q_reg[2]\ => reg_sig_41_n_7,
      \q_reg[3]\ => reg_sig_41_n_6,
      \q_reg[4]\ => reg_sig_41_n_5,
      \q_reg[5]\ => reg_sig_41_n_4,
      \q_reg[6]\ => reg_sig_41_n_3,
      \q_reg[7]\ => reg_sig_41_n_2,
      \q_reg[8]\ => reg_sig_41_n_1,
      \q_reg[9]\ => reg_sig_41_n_0
    );
reg_sig_42: entity work.\design_1_axis_ann_0_0_register__parameterized0_25\
     port map (
      aclk => aclk,
      \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_42_n_9,
      \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_41_n_9,
      \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_42_n_8,
      \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_41_n_8,
      \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_42_n_7,
      \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_41_n_7,
      \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_42_n_6,
      \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_41_n_6,
      \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_42_n_5,
      \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_41_n_5,
      \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_42_n_4,
      \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_41_n_4,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_42_n_3,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_41_n_3,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_42_n_2,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_41_n_2,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_42_n_1,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_41_n_1,
      \q_reg[9]\ => systolic_0_n_1,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_42_n_0,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_41_n_0
    );
reg_sig_43: entity work.\design_1_axis_ann_0_0_register__parameterized0_26\
     port map (
      DSP_A_B_DATA_INST => systolic_0_n_34,
      DSP_A_B_DATA_INST_0 => systolic_0_n_35,
      DSP_A_B_DATA_INST_1 => systolic_0_n_36,
      DSP_A_B_DATA_INST_2 => systolic_0_n_37,
      aclk => aclk,
      b04(9) => reg_sig_43_n_10,
      b04(8) => reg_sig_43_n_11,
      b04(7) => reg_sig_43_n_12,
      b04(6) => reg_sig_43_n_13,
      b04(5) => reg_sig_43_n_14,
      b04(4) => reg_sig_43_n_15,
      b04(3) => reg_sig_43_n_16,
      b04(2) => reg_sig_43_n_17,
      b04(1) => reg_sig_43_n_18,
      b04(0) => reg_sig_43_n_19,
      b14(9) => reg_sig_43_n_30,
      b14(8) => reg_sig_43_n_31,
      b14(7) => reg_sig_43_n_32,
      b14(6) => reg_sig_43_n_33,
      b14(5) => reg_sig_43_n_34,
      b14(4) => reg_sig_43_n_35,
      b14(3) => reg_sig_43_n_36,
      b14(2) => reg_sig_43_n_37,
      b14(1) => reg_sig_43_n_38,
      b14(0) => reg_sig_43_n_39,
      b24(9) => reg_sig_43_n_0,
      b24(8) => reg_sig_43_n_1,
      b24(7) => reg_sig_43_n_2,
      b24(6) => reg_sig_43_n_3,
      b24(5) => reg_sig_43_n_4,
      b24(4) => reg_sig_43_n_5,
      b24(3) => reg_sig_43_n_6,
      b24(2) => reg_sig_43_n_7,
      b24(1) => reg_sig_43_n_8,
      b24(0) => reg_sig_43_n_9,
      b34(9) => reg_sig_43_n_40,
      b34(8) => reg_sig_43_n_41,
      b34(7) => reg_sig_43_n_42,
      b34(6) => reg_sig_43_n_43,
      b34(5) => reg_sig_43_n_44,
      b34(4) => reg_sig_43_n_45,
      b34(3) => reg_sig_43_n_46,
      b34(2) => reg_sig_43_n_47,
      b34(1) => reg_sig_43_n_48,
      b34(0) => reg_sig_43_n_49,
      b44(9) => reg_sig_43_n_20,
      b44(8) => reg_sig_43_n_21,
      b44(7) => reg_sig_43_n_22,
      b44(6) => reg_sig_43_n_23,
      b44(5) => reg_sig_43_n_24,
      b44(4) => reg_sig_43_n_25,
      b44(3) => reg_sig_43_n_26,
      b44(2) => reg_sig_43_n_27,
      b44(1) => reg_sig_43_n_28,
      b44(0) => reg_sig_43_n_29,
      doutb(9 downto 0) => k_doutb(73 downto 64),
      \q_reg[0]_0\ => \^p_0_in\,
      \q_reg[0]_1\ => reg_sig_42_n_9,
      \q_reg[1]_0\ => reg_sig_42_n_8,
      \q_reg[2]_0\ => reg_sig_42_n_7,
      \q_reg[3]_0\ => reg_sig_42_n_6,
      \q_reg[4]_0\ => reg_sig_42_n_5,
      \q_reg[5]_0\ => reg_sig_42_n_4,
      \q_reg[6]_0\ => reg_sig_42_n_3,
      \q_reg[7]_0\ => reg_sig_42_n_2,
      \q_reg[8]_0\ => reg_sig_42_n_1,
      \q_reg[9]_0\ => reg_sig_42_n_0,
      \q_reg[9]_1\ => systolic_0_n_102,
      \q_reg[9]_2\(9 downto 0) => b44_reg(9 downto 0),
      \q_reg[9]_3\ => systolic_0_n_103
    );
reg_sig_51: entity work.\design_1_axis_ann_0_0_register__parameterized0_27\
     port map (
      aclk => aclk,
      dina(9 downto 0) => s5(9 downto 0),
      \q_reg[0]\ => reg_sig_51_n_9,
      \q_reg[1]\ => reg_sig_51_n_8,
      \q_reg[2]\ => reg_sig_51_n_7,
      \q_reg[3]\ => reg_sig_51_n_6,
      \q_reg[4]\ => reg_sig_51_n_5,
      \q_reg[5]\ => reg_sig_51_n_4,
      \q_reg[6]\ => reg_sig_51_n_3,
      \q_reg[7]\ => reg_sig_51_n_2,
      \q_reg[8]\ => reg_sig_51_n_1,
      \q_reg[9]\ => reg_sig_51_n_0
    );
reg_sig_52: entity work.\design_1_axis_ann_0_0_register__parameterized0_28\
     port map (
      aclk => aclk,
      \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_52_n_9,
      \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_51_n_9,
      \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_52_n_8,
      \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_51_n_8,
      \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_52_n_7,
      \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_51_n_7,
      \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_52_n_6,
      \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_51_n_6,
      \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_52_n_5,
      \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_51_n_5,
      \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_52_n_4,
      \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_51_n_4,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_52_n_3,
      \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_51_n_3,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_52_n_2,
      \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_51_n_2,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_52_n_1,
      \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_51_n_1,
      \q_reg[9]\ => systolic_0_n_1,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0\ => reg_sig_52_n_0,
      \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1\ => reg_sig_51_n_0
    );
reg_sig_53: entity work.\design_1_axis_ann_0_0_register__parameterized0_29\
     port map (
      DSP_A_B_DATA_INST => systolic_0_n_34,
      DSP_A_B_DATA_INST_0 => systolic_0_n_35,
      DSP_A_B_DATA_INST_1 => systolic_0_n_36,
      DSP_A_B_DATA_INST_2 => systolic_0_n_37,
      aclk => aclk,
      b05(9) => reg_sig_53_n_10,
      b05(8) => reg_sig_53_n_11,
      b05(7) => reg_sig_53_n_12,
      b05(6) => reg_sig_53_n_13,
      b05(5) => reg_sig_53_n_14,
      b05(4) => reg_sig_53_n_15,
      b05(3) => reg_sig_53_n_16,
      b05(2) => reg_sig_53_n_17,
      b05(1) => reg_sig_53_n_18,
      b05(0) => reg_sig_53_n_19,
      b15(9) => reg_sig_53_n_30,
      b15(8) => reg_sig_53_n_31,
      b15(7) => reg_sig_53_n_32,
      b15(6) => reg_sig_53_n_33,
      b15(5) => reg_sig_53_n_34,
      b15(4) => reg_sig_53_n_35,
      b15(3) => reg_sig_53_n_36,
      b15(2) => reg_sig_53_n_37,
      b15(1) => reg_sig_53_n_38,
      b15(0) => reg_sig_53_n_39,
      b25(9) => reg_sig_53_n_0,
      b25(8) => reg_sig_53_n_1,
      b25(7) => reg_sig_53_n_2,
      b25(6) => reg_sig_53_n_3,
      b25(5) => reg_sig_53_n_4,
      b25(4) => reg_sig_53_n_5,
      b25(3) => reg_sig_53_n_6,
      b25(2) => reg_sig_53_n_7,
      b25(1) => reg_sig_53_n_8,
      b25(0) => reg_sig_53_n_9,
      b35(9) => reg_sig_53_n_40,
      b35(8) => reg_sig_53_n_41,
      b35(7) => reg_sig_53_n_42,
      b35(6) => reg_sig_53_n_43,
      b35(5) => reg_sig_53_n_44,
      b35(4) => reg_sig_53_n_45,
      b35(3) => reg_sig_53_n_46,
      b35(2) => reg_sig_53_n_47,
      b35(1) => reg_sig_53_n_48,
      b35(0) => reg_sig_53_n_49,
      b45(9) => reg_sig_53_n_20,
      b45(8) => reg_sig_53_n_21,
      b45(7) => reg_sig_53_n_22,
      b45(6) => reg_sig_53_n_23,
      b45(5) => reg_sig_53_n_24,
      b45(4) => reg_sig_53_n_25,
      b45(3) => reg_sig_53_n_26,
      b45(2) => reg_sig_53_n_27,
      b45(1) => reg_sig_53_n_28,
      b45(0) => reg_sig_53_n_29,
      doutb(9 downto 0) => k_doutb(89 downto 80),
      \q_reg[0]_0\ => \^p_0_in\,
      \q_reg[0]_1\ => reg_sig_52_n_9,
      \q_reg[1]_0\ => reg_sig_52_n_8,
      \q_reg[2]_0\ => reg_sig_52_n_7,
      \q_reg[3]_0\ => reg_sig_52_n_6,
      \q_reg[4]_0\ => reg_sig_52_n_5,
      \q_reg[5]_0\ => reg_sig_52_n_4,
      \q_reg[6]_0\ => reg_sig_52_n_3,
      \q_reg[7]_0\ => reg_sig_52_n_2,
      \q_reg[8]_0\ => reg_sig_52_n_1,
      \q_reg[9]_0\ => reg_sig_52_n_0,
      \q_reg[9]_1\ => systolic_0_n_102,
      \q_reg[9]_2\(9 downto 0) => b45_reg(9 downto 0),
      \q_reg[9]_3\ => systolic_0_n_103
    );
sigmoid_0: entity work.design_1_axis_ann_0_0_sigmoid
     port map (
      aclk => aclk,
      dina(9 downto 0) => s0(9 downto 0),
      \q_reg[7]\ => sigmoid_0_n_0,
      \q_reg[8]\ => systolic_0_n_38,
      \q_reg[9]\ => sigmoid_0_n_1,
      \q_reg[9]_0\ => \^p_0_in\,
      sel(6 downto 0) => sel_4(6 downto 0),
      y0(7 downto 4) => y0(15 downto 12),
      y0(3 downto 0) => y0(9 downto 6)
    );
sigmoid_1: entity work.design_1_axis_ann_0_0_sigmoid_30
     port map (
      aclk => aclk,
      dina(9 downto 0) => s1(9 downto 0),
      \q_reg[7]\ => sigmoid_1_n_0,
      \q_reg[8]\ => systolic_0_n_46,
      \q_reg[9]\ => sigmoid_1_n_1,
      \q_reg[9]_0\ => \^p_0_in\,
      sel(6 downto 0) => sel_3(6 downto 0),
      y1(7 downto 4) => y1(15 downto 12),
      y1(3 downto 0) => y1(9 downto 6)
    );
sigmoid_2: entity work.design_1_axis_ann_0_0_sigmoid_31
     port map (
      aclk => aclk,
      dina(9 downto 0) => s2(9 downto 0),
      \q_reg[7]\ => sigmoid_2_n_0,
      \q_reg[8]\ => systolic_0_n_54,
      \q_reg[9]\ => sigmoid_2_n_1,
      \q_reg[9]_0\ => \^p_0_in\,
      sel(6 downto 0) => sel_2(6 downto 0),
      y2(7 downto 4) => y2(15 downto 12),
      y2(3 downto 0) => y2(9 downto 6)
    );
sigmoid_3: entity work.design_1_axis_ann_0_0_sigmoid_32
     port map (
      aclk => aclk,
      dina(9 downto 0) => s3(9 downto 0),
      \q_reg[7]\ => sigmoid_3_n_0,
      \q_reg[8]\ => systolic_0_n_62,
      \q_reg[9]\ => sigmoid_3_n_1,
      \q_reg[9]_0\ => \^p_0_in\,
      sel(6 downto 0) => sel_1(6 downto 0),
      y3(7 downto 4) => y3(15 downto 12),
      y3(3 downto 0) => y3(9 downto 6)
    );
sigmoid_4: entity work.design_1_axis_ann_0_0_sigmoid_33
     port map (
      aclk => aclk,
      dina(9 downto 0) => s4(9 downto 0),
      \q_reg[7]\ => sigmoid_4_n_0,
      \q_reg[8]\ => systolic_0_n_70,
      \q_reg[9]\ => sigmoid_4_n_1,
      \q_reg[9]_0\ => \^p_0_in\,
      sel(6 downto 0) => sel_0(6 downto 0),
      y4(7 downto 4) => y4(15 downto 12),
      y4(3 downto 0) => y4(9 downto 6)
    );
sigmoid_5: entity work.design_1_axis_ann_0_0_sigmoid_34
     port map (
      aclk => aclk,
      dina(9 downto 0) => s5(9 downto 0),
      \q_reg[7]\ => sigmoid_5_n_0,
      \q_reg[8]\ => systolic_0_n_86,
      \q_reg[9]\ => sigmoid_5_n_1,
      \q_reg[9]_0\ => \^p_0_in\,
      sel(6 downto 0) => sel(6 downto 0),
      y5(7 downto 4) => y5(15 downto 12),
      y5(3 downto 0) => y5(9 downto 6)
    );
\state_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02C302C0"
    )
        port map (
      I0 => \state_reg[2]_i_3_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \state_reg_reg[0]\,
      I5 => \state_reg_reg[0]_0\,
      O => E(0)
    );
\state_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => cnt_main_reg_reg(2),
      I1 => cnt_main_reg_reg(3),
      I2 => \state_reg[2]_i_6_n_0\,
      I3 => cnt_main_reg_reg(4),
      I4 => cnt_main_reg_reg(5),
      I5 => s_axis_tready,
      O => \state_reg[2]_i_3_n_0\
    );
\state_reg[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cnt_main_reg_reg(1),
      I1 => cnt_main_reg_reg(0),
      O => \state_reg[2]_i_6_n_0\
    );
systolic_0: entity work.design_1_axis_ann_0_0_systolic
     port map (
      Q(5 downto 0) => cnt_main_reg_reg(5 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      aresetn_0 => \^p_0_in\,
      b00(9) => reg_sig_03_n_10,
      b00(8) => reg_sig_03_n_11,
      b00(7) => reg_sig_03_n_12,
      b00(6) => reg_sig_03_n_13,
      b00(5) => reg_sig_03_n_14,
      b00(4) => reg_sig_03_n_15,
      b00(3) => reg_sig_03_n_16,
      b00(2) => reg_sig_03_n_17,
      b00(1) => reg_sig_03_n_18,
      b00(0) => reg_sig_03_n_19,
      b01(9) => reg_sig_13_n_10,
      b01(8) => reg_sig_13_n_11,
      b01(7) => reg_sig_13_n_12,
      b01(6) => reg_sig_13_n_13,
      b01(5) => reg_sig_13_n_14,
      b01(4) => reg_sig_13_n_15,
      b01(3) => reg_sig_13_n_16,
      b01(2) => reg_sig_13_n_17,
      b01(1) => reg_sig_13_n_18,
      b01(0) => reg_sig_13_n_19,
      b02(9) => reg_sig_23_n_10,
      b02(8) => reg_sig_23_n_11,
      b02(7) => reg_sig_23_n_12,
      b02(6) => reg_sig_23_n_13,
      b02(5) => reg_sig_23_n_14,
      b02(4) => reg_sig_23_n_15,
      b02(3) => reg_sig_23_n_16,
      b02(2) => reg_sig_23_n_17,
      b02(1) => reg_sig_23_n_18,
      b02(0) => reg_sig_23_n_19,
      b03(9) => reg_sig_33_n_10,
      b03(8) => reg_sig_33_n_11,
      b03(7) => reg_sig_33_n_12,
      b03(6) => reg_sig_33_n_13,
      b03(5) => reg_sig_33_n_14,
      b03(4) => reg_sig_33_n_15,
      b03(3) => reg_sig_33_n_16,
      b03(2) => reg_sig_33_n_17,
      b03(1) => reg_sig_33_n_18,
      b03(0) => reg_sig_33_n_19,
      b04(9) => reg_sig_43_n_10,
      b04(8) => reg_sig_43_n_11,
      b04(7) => reg_sig_43_n_12,
      b04(6) => reg_sig_43_n_13,
      b04(5) => reg_sig_43_n_14,
      b04(4) => reg_sig_43_n_15,
      b04(3) => reg_sig_43_n_16,
      b04(2) => reg_sig_43_n_17,
      b04(1) => reg_sig_43_n_18,
      b04(0) => reg_sig_43_n_19,
      b05(9) => reg_sig_53_n_10,
      b05(8) => reg_sig_53_n_11,
      b05(7) => reg_sig_53_n_12,
      b05(6) => reg_sig_53_n_13,
      b05(5) => reg_sig_53_n_14,
      b05(4) => reg_sig_53_n_15,
      b05(3) => reg_sig_53_n_16,
      b05(2) => reg_sig_53_n_17,
      b05(1) => reg_sig_53_n_18,
      b05(0) => reg_sig_53_n_19,
      b10(9) => reg_sig_03_n_30,
      b10(8) => reg_sig_03_n_31,
      b10(7) => reg_sig_03_n_32,
      b10(6) => reg_sig_03_n_33,
      b10(5) => reg_sig_03_n_34,
      b10(4) => reg_sig_03_n_35,
      b10(3) => reg_sig_03_n_36,
      b10(2) => reg_sig_03_n_37,
      b10(1) => reg_sig_03_n_38,
      b10(0) => reg_sig_03_n_39,
      b11(9) => reg_sig_13_n_30,
      b11(8) => reg_sig_13_n_31,
      b11(7) => reg_sig_13_n_32,
      b11(6) => reg_sig_13_n_33,
      b11(5) => reg_sig_13_n_34,
      b11(4) => reg_sig_13_n_35,
      b11(3) => reg_sig_13_n_36,
      b11(2) => reg_sig_13_n_37,
      b11(1) => reg_sig_13_n_38,
      b11(0) => reg_sig_13_n_39,
      b12(9) => reg_sig_23_n_30,
      b12(8) => reg_sig_23_n_31,
      b12(7) => reg_sig_23_n_32,
      b12(6) => reg_sig_23_n_33,
      b12(5) => reg_sig_23_n_34,
      b12(4) => reg_sig_23_n_35,
      b12(3) => reg_sig_23_n_36,
      b12(2) => reg_sig_23_n_37,
      b12(1) => reg_sig_23_n_38,
      b12(0) => reg_sig_23_n_39,
      b13(9) => reg_sig_33_n_30,
      b13(8) => reg_sig_33_n_31,
      b13(7) => reg_sig_33_n_32,
      b13(6) => reg_sig_33_n_33,
      b13(5) => reg_sig_33_n_34,
      b13(4) => reg_sig_33_n_35,
      b13(3) => reg_sig_33_n_36,
      b13(2) => reg_sig_33_n_37,
      b13(1) => reg_sig_33_n_38,
      b13(0) => reg_sig_33_n_39,
      b14(9) => reg_sig_43_n_30,
      b14(8) => reg_sig_43_n_31,
      b14(7) => reg_sig_43_n_32,
      b14(6) => reg_sig_43_n_33,
      b14(5) => reg_sig_43_n_34,
      b14(4) => reg_sig_43_n_35,
      b14(3) => reg_sig_43_n_36,
      b14(2) => reg_sig_43_n_37,
      b14(1) => reg_sig_43_n_38,
      b14(0) => reg_sig_43_n_39,
      b15(9) => reg_sig_53_n_30,
      b15(8) => reg_sig_53_n_31,
      b15(7) => reg_sig_53_n_32,
      b15(6) => reg_sig_53_n_33,
      b15(5) => reg_sig_53_n_34,
      b15(4) => reg_sig_53_n_35,
      b15(3) => reg_sig_53_n_36,
      b15(2) => reg_sig_53_n_37,
      b15(1) => reg_sig_53_n_38,
      b15(0) => reg_sig_53_n_39,
      b20(9) => reg_sig_03_n_0,
      b20(8) => reg_sig_03_n_1,
      b20(7) => reg_sig_03_n_2,
      b20(6) => reg_sig_03_n_3,
      b20(5) => reg_sig_03_n_4,
      b20(4) => reg_sig_03_n_5,
      b20(3) => reg_sig_03_n_6,
      b20(2) => reg_sig_03_n_7,
      b20(1) => reg_sig_03_n_8,
      b20(0) => reg_sig_03_n_9,
      b21(9) => reg_sig_13_n_0,
      b21(8) => reg_sig_13_n_1,
      b21(7) => reg_sig_13_n_2,
      b21(6) => reg_sig_13_n_3,
      b21(5) => reg_sig_13_n_4,
      b21(4) => reg_sig_13_n_5,
      b21(3) => reg_sig_13_n_6,
      b21(2) => reg_sig_13_n_7,
      b21(1) => reg_sig_13_n_8,
      b21(0) => reg_sig_13_n_9,
      b22(9) => reg_sig_23_n_0,
      b22(8) => reg_sig_23_n_1,
      b22(7) => reg_sig_23_n_2,
      b22(6) => reg_sig_23_n_3,
      b22(5) => reg_sig_23_n_4,
      b22(4) => reg_sig_23_n_5,
      b22(3) => reg_sig_23_n_6,
      b22(2) => reg_sig_23_n_7,
      b22(1) => reg_sig_23_n_8,
      b22(0) => reg_sig_23_n_9,
      b23(9) => reg_sig_33_n_0,
      b23(8) => reg_sig_33_n_1,
      b23(7) => reg_sig_33_n_2,
      b23(6) => reg_sig_33_n_3,
      b23(5) => reg_sig_33_n_4,
      b23(4) => reg_sig_33_n_5,
      b23(3) => reg_sig_33_n_6,
      b23(2) => reg_sig_33_n_7,
      b23(1) => reg_sig_33_n_8,
      b23(0) => reg_sig_33_n_9,
      b24(9) => reg_sig_43_n_0,
      b24(8) => reg_sig_43_n_1,
      b24(7) => reg_sig_43_n_2,
      b24(6) => reg_sig_43_n_3,
      b24(5) => reg_sig_43_n_4,
      b24(4) => reg_sig_43_n_5,
      b24(3) => reg_sig_43_n_6,
      b24(2) => reg_sig_43_n_7,
      b24(1) => reg_sig_43_n_8,
      b24(0) => reg_sig_43_n_9,
      b25(9) => reg_sig_53_n_0,
      b25(8) => reg_sig_53_n_1,
      b25(7) => reg_sig_53_n_2,
      b25(6) => reg_sig_53_n_3,
      b25(5) => reg_sig_53_n_4,
      b25(4) => reg_sig_53_n_5,
      b25(3) => reg_sig_53_n_6,
      b25(2) => reg_sig_53_n_7,
      b25(1) => reg_sig_53_n_8,
      b25(0) => reg_sig_53_n_9,
      b30(9) => reg_sig_03_n_40,
      b30(8) => reg_sig_03_n_41,
      b30(7) => reg_sig_03_n_42,
      b30(6) => reg_sig_03_n_43,
      b30(5) => reg_sig_03_n_44,
      b30(4) => reg_sig_03_n_45,
      b30(3) => reg_sig_03_n_46,
      b30(2) => reg_sig_03_n_47,
      b30(1) => reg_sig_03_n_48,
      b30(0) => reg_sig_03_n_49,
      b31(9) => reg_sig_13_n_40,
      b31(8) => reg_sig_13_n_41,
      b31(7) => reg_sig_13_n_42,
      b31(6) => reg_sig_13_n_43,
      b31(5) => reg_sig_13_n_44,
      b31(4) => reg_sig_13_n_45,
      b31(3) => reg_sig_13_n_46,
      b31(2) => reg_sig_13_n_47,
      b31(1) => reg_sig_13_n_48,
      b31(0) => reg_sig_13_n_49,
      b32(9) => reg_sig_23_n_40,
      b32(8) => reg_sig_23_n_41,
      b32(7) => reg_sig_23_n_42,
      b32(6) => reg_sig_23_n_43,
      b32(5) => reg_sig_23_n_44,
      b32(4) => reg_sig_23_n_45,
      b32(3) => reg_sig_23_n_46,
      b32(2) => reg_sig_23_n_47,
      b32(1) => reg_sig_23_n_48,
      b32(0) => reg_sig_23_n_49,
      b33(9) => reg_sig_33_n_40,
      b33(8) => reg_sig_33_n_41,
      b33(7) => reg_sig_33_n_42,
      b33(6) => reg_sig_33_n_43,
      b33(5) => reg_sig_33_n_44,
      b33(4) => reg_sig_33_n_45,
      b33(3) => reg_sig_33_n_46,
      b33(2) => reg_sig_33_n_47,
      b33(1) => reg_sig_33_n_48,
      b33(0) => reg_sig_33_n_49,
      b34(9) => reg_sig_43_n_40,
      b34(8) => reg_sig_43_n_41,
      b34(7) => reg_sig_43_n_42,
      b34(6) => reg_sig_43_n_43,
      b34(5) => reg_sig_43_n_44,
      b34(4) => reg_sig_43_n_45,
      b34(3) => reg_sig_43_n_46,
      b34(2) => reg_sig_43_n_47,
      b34(1) => reg_sig_43_n_48,
      b34(0) => reg_sig_43_n_49,
      b35(9) => reg_sig_53_n_40,
      b35(8) => reg_sig_53_n_41,
      b35(7) => reg_sig_53_n_42,
      b35(6) => reg_sig_53_n_43,
      b35(5) => reg_sig_53_n_44,
      b35(4) => reg_sig_53_n_45,
      b35(3) => reg_sig_53_n_46,
      b35(2) => reg_sig_53_n_47,
      b35(1) => reg_sig_53_n_48,
      b35(0) => reg_sig_53_n_49,
      b40(10 downto 0) => d0(10 downto 0),
      b41(10) => reg_b41_n_0,
      b41(9) => reg_sig_13_n_20,
      b41(8) => reg_sig_13_n_21,
      b41(7) => reg_sig_13_n_22,
      b41(6) => reg_sig_13_n_23,
      b41(5) => reg_sig_13_n_24,
      b41(4) => reg_sig_13_n_25,
      b41(3) => reg_sig_13_n_26,
      b41(2) => reg_sig_13_n_27,
      b41(1) => reg_sig_13_n_28,
      b41(0) => reg_sig_13_n_29,
      b42(10) => reg_b42_n_0,
      b42(9) => reg_sig_23_n_20,
      b42(8) => reg_sig_23_n_21,
      b42(7) => reg_sig_23_n_22,
      b42(6) => reg_sig_23_n_23,
      b42(5) => reg_sig_23_n_24,
      b42(4) => reg_sig_23_n_25,
      b42(3) => reg_sig_23_n_26,
      b42(2) => reg_sig_23_n_27,
      b42(1) => reg_sig_23_n_28,
      b42(0) => reg_sig_23_n_29,
      b43(10) => reg_b43_n_0,
      b43(9) => reg_sig_33_n_20,
      b43(8) => reg_sig_33_n_21,
      b43(7) => reg_sig_33_n_22,
      b43(6) => reg_sig_33_n_23,
      b43(5) => reg_sig_33_n_24,
      b43(4) => reg_sig_33_n_25,
      b43(3) => reg_sig_33_n_26,
      b43(2) => reg_sig_33_n_27,
      b43(1) => reg_sig_33_n_28,
      b43(0) => reg_sig_33_n_29,
      b44(10) => reg_b44_n_0,
      b44(9) => reg_sig_43_n_20,
      b44(8) => reg_sig_43_n_21,
      b44(7) => reg_sig_43_n_22,
      b44(6) => reg_sig_43_n_23,
      b44(5) => reg_sig_43_n_24,
      b44(4) => reg_sig_43_n_25,
      b44(3) => reg_sig_43_n_26,
      b44(2) => reg_sig_43_n_27,
      b44(1) => reg_sig_43_n_28,
      b44(0) => reg_sig_43_n_29,
      b45(10) => reg_b45_n_0,
      b45(9) => reg_sig_53_n_20,
      b45(8) => reg_sig_53_n_21,
      b45(7) => reg_sig_53_n_22,
      b45(6) => reg_sig_53_n_23,
      b45(5) => reg_sig_53_n_24,
      b45(4) => reg_sig_53_n_25,
      b45(3) => reg_sig_53_n_26,
      b45(2) => reg_sig_53_n_27,
      b45(1) => reg_sig_53_n_28,
      b45(0) => reg_sig_53_n_29,
      b50(0) => reg_b50_n_0,
      b50_sel(0) => b50_sel(0),
      b51(0) => reg_b51_n_0,
      b52(0) => reg_b52_n_0,
      b53(0) => reg_b53_n_0,
      b54(0) => reg_b54_n_0,
      b55(0) => reg_b55_n_0,
      \cnt_main_reg_reg[0]\ => systolic_0_n_102,
      \cnt_main_reg_reg[0]_0\ => systolic_0_n_103,
      \cnt_main_reg_reg[5]\ => systolic_0_n_34,
      \cnt_main_reg_reg[5]_0\ => systolic_0_n_35,
      \cnt_main_reg_reg[5]_1\ => systolic_0_n_36,
      \cnt_main_reg_reg[5]_2\ => systolic_0_n_37,
      doutb(35 downto 30) => k_doutb(95 downto 90),
      doutb(29 downto 24) => k_doutb(79 downto 74),
      doutb(23 downto 18) => k_doutb(63 downto 58),
      doutb(17 downto 12) => k_doutb(47 downto 42),
      doutb(11 downto 6) => k_doutb(31 downto 26),
      doutb(5 downto 0) => k_doutb(15 downto 10),
      \q_reg[15]\(7 downto 4) => y0(15 downto 12),
      \q_reg[15]\(3 downto 0) => y0(9 downto 6),
      \q_reg[15]_0\(7 downto 4) => y1(15 downto 12),
      \q_reg[15]_0\(3 downto 0) => y1(9 downto 6),
      \q_reg[15]_1\(7 downto 4) => y2(15 downto 12),
      \q_reg[15]_1\(3 downto 0) => y2(9 downto 6),
      \q_reg[15]_10\(7 downto 4) => y5(15 downto 12),
      \q_reg[15]_10\(3 downto 0) => y5(9 downto 6),
      \q_reg[15]_2\(7 downto 4) => y3(15 downto 12),
      \q_reg[15]_2\(3 downto 0) => y3(9 downto 6),
      \q_reg[15]_3\ => systolic_0_n_38,
      \q_reg[15]_4\ => systolic_0_n_46,
      \q_reg[15]_5\ => systolic_0_n_54,
      \q_reg[15]_6\ => systolic_0_n_62,
      \q_reg[15]_7\ => systolic_0_n_70,
      \q_reg[15]_8\(7 downto 4) => y4(15 downto 12),
      \q_reg[15]_8\(3 downto 0) => y4(9 downto 6),
      \q_reg[15]_9\ => systolic_0_n_86,
      \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r\(95 downto 0) => wb_doutb(95 downto 0),
      \q_reg[8]\ => sigmoid_0_n_0,
      \q_reg[8]_0\ => sigmoid_0_n_1,
      \q_reg[8]_1\ => sigmoid_1_n_0,
      \q_reg[8]_10\ => sigmoid_5_n_1,
      \q_reg[8]_2\ => sigmoid_1_n_1,
      \q_reg[8]_3\ => sigmoid_2_n_0,
      \q_reg[8]_4\ => sigmoid_2_n_1,
      \q_reg[8]_5\ => sigmoid_3_n_0,
      \q_reg[8]_6\ => sigmoid_3_n_1,
      \q_reg[8]_7\ => sigmoid_4_n_0,
      \q_reg[8]_8\ => sigmoid_4_n_1,
      \q_reg[8]_9\ => sigmoid_5_n_0,
      q_reg_r => systolic_0_n_1,
      sel(6 downto 0) => sel_4(6 downto 0),
      sel_0(6 downto 0) => sel_3(6 downto 0),
      sel_1(6 downto 0) => sel_2(6 downto 0),
      sel_2(6 downto 0) => sel_1(6 downto 0),
      sel_3(6 downto 0) => sel_0(6 downto 0),
      sel_4(6 downto 0) => sel(6 downto 0)
    );
xpm_memory_tdpram_a: entity work.\design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0\
     port map (
      addra(1) => '0',
      addra(0) => xpm_memory_tdpram_a_i_2_n_0,
      addrb(1 downto 0) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\(1 downto 0),
      clka => aclk,
      clkb => '0',
      dbiterra => NLW_xpm_memory_tdpram_a_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_a_dbiterrb_UNCONNECTED,
      dina(127 downto 90) => B"00000000000000000000000000000000000000",
      dina(89 downto 80) => s5(9 downto 0),
      dina(79 downto 74) => B"000000",
      dina(73 downto 64) => s4(9 downto 0),
      dina(63 downto 58) => B"000000",
      dina(57 downto 48) => s3(9 downto 0),
      dina(47 downto 42) => B"000000",
      dina(41 downto 32) => s2(9 downto 0),
      dina(31 downto 26) => B"000000",
      dina(25 downto 16) => s1(9 downto 0),
      dina(15 downto 10) => B"000000",
      dina(9 downto 0) => s0(9 downto 0),
      dinb(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(127 downto 0) => NLW_xpm_memory_tdpram_a_douta_UNCONNECTED(127 downto 0),
      doutb(127 downto 0) => a_doutb(127 downto 0),
      ena => a_wea,
      enb => \^a_enb\,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => \^p_0_in\,
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_a_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_a_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(15 downto 0) => B"0000000000000000",
      web(15 downto 0) => B"0000000000000000"
    );
xpm_memory_tdpram_a_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => cnt_main_reg_reg(5),
      I1 => cnt_main_reg_reg(1),
      I2 => cnt_main_reg_reg(2),
      I3 => cnt_main_reg_reg(3),
      I4 => cnt_main_reg_reg(4),
      O => a_wea
    );
xpm_memory_tdpram_a_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => cnt_main_reg_reg(0),
      I1 => cnt_main_reg_reg(5),
      I2 => cnt_main_reg_reg(3),
      I3 => cnt_main_reg_reg(4),
      I4 => cnt_main_reg_reg(1),
      I5 => cnt_main_reg_reg(2),
      O => xpm_memory_tdpram_a_i_2_n_0
    );
xpm_memory_tdpram_a_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \^a_enb\
    );
xpm_memory_tdpram_k: entity work.\design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1\
     port map (
      addra(1 downto 0) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\(1 downto 0),
      addrb(1) => xpm_memory_tdpram_k_i_3_n_0,
      addrb(0) => xpm_memory_tdpram_k_i_4_n_0,
      clka => aclk,
      clkb => '0',
      dbiterra => NLW_xpm_memory_tdpram_k_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_k_dbiterrb_UNCONNECTED,
      dina(127 downto 96) => B"00000000000000000000000000000000",
      dina(95 downto 0) => k_dina(95 downto 0),
      dinb(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(127 downto 0) => NLW_xpm_memory_tdpram_k_douta_UNCONNECTED(127 downto 0),
      doutb(127 downto 96) => NLW_xpm_memory_tdpram_k_doutb_UNCONNECTED(127 downto 96),
      doutb(95 downto 0) => k_doutb(95 downto 0),
      ena => k_ena,
      enb => k_enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => \^p_0_in\,
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_k_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_k_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(15 downto 0) => B"0000000000000000",
      web(15 downto 0) => B"0000000000000000"
    );
xpm_memory_tdpram_k_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => k_ena
    );
xpm_memory_tdpram_k_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010100"
    )
        port map (
      I0 => cnt_main_reg_reg(3),
      I1 => cnt_main_reg_reg(5),
      I2 => cnt_main_reg_reg(4),
      I3 => cnt_main_reg_reg(2),
      I4 => cnt_main_reg_reg(0),
      I5 => cnt_main_reg_reg(1),
      O => k_enb
    );
xpm_memory_tdpram_k_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000024"
    )
        port map (
      I0 => cnt_main_reg_reg(1),
      I1 => cnt_main_reg_reg(2),
      I2 => cnt_main_reg_reg(0),
      I3 => cnt_main_reg_reg(4),
      I4 => cnt_main_reg_reg(3),
      I5 => cnt_main_reg_reg(5),
      O => xpm_memory_tdpram_k_i_3_n_0
    );
xpm_memory_tdpram_k_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000014"
    )
        port map (
      I0 => cnt_main_reg_reg(0),
      I1 => cnt_main_reg_reg(1),
      I2 => cnt_main_reg_reg(2),
      I3 => cnt_main_reg_reg(4),
      I4 => cnt_main_reg_reg(3),
      I5 => cnt_main_reg_reg(5),
      O => xpm_memory_tdpram_k_i_4_n_0
    );
xpm_memory_tdpram_wb: entity work.design_1_axis_ann_0_0_xpm_memory_tdpram
     port map (
      addra(2 downto 0) => \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\(2 downto 0),
      addrb(2) => xpm_memory_tdpram_wb_i_4_n_0,
      addrb(1) => xpm_memory_tdpram_wb_i_5_n_0,
      addrb(0) => xpm_memory_tdpram_wb_i_6_n_0,
      clka => aclk,
      clkb => '0',
      dbiterra => NLW_xpm_memory_tdpram_wb_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_tdpram_wb_dbiterrb_UNCONNECTED,
      dina(127 downto 96) => B"00000000000000000000000000000000",
      dina(95 downto 0) => k_dina(95 downto 0),
      dinb(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(127 downto 0) => NLW_xpm_memory_tdpram_wb_douta_UNCONNECTED(127 downto 0),
      doutb(127 downto 96) => NLW_xpm_memory_tdpram_wb_doutb_UNCONNECTED(127 downto 96),
      doutb(95 downto 0) => wb_doutb(95 downto 0),
      ena => wb_ena,
      enb => wb_enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => \^p_0_in\,
      rstb => '0',
      sbiterra => NLW_xpm_memory_tdpram_wb_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_tdpram_wb_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(15 downto 0) => B"0000000000000000",
      web(15 downto 0) => B"0000000000000000"
    );
xpm_memory_tdpram_wb_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => wb_ena
    );
xpm_memory_tdpram_wb_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000140000EA"
    )
        port map (
      I0 => cnt_main_reg_reg(2),
      I1 => cnt_main_reg_reg(0),
      I2 => cnt_main_reg_reg(1),
      I3 => cnt_main_reg_reg(3),
      I4 => cnt_main_reg_reg(4),
      I5 => cnt_main_reg_reg(5),
      O => wb_enb
    );
xpm_memory_tdpram_wb_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006000080"
    )
        port map (
      I0 => cnt_main_reg_reg(0),
      I1 => cnt_main_reg_reg(1),
      I2 => cnt_main_reg_reg(2),
      I3 => cnt_main_reg_reg(3),
      I4 => cnt_main_reg_reg(4),
      I5 => cnt_main_reg_reg(5),
      O => xpm_memory_tdpram_wb_i_4_n_0
    );
xpm_memory_tdpram_wb_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000028"
    )
        port map (
      I0 => cnt_main_reg_reg(2),
      I1 => cnt_main_reg_reg(0),
      I2 => cnt_main_reg_reg(1),
      I3 => cnt_main_reg_reg(4),
      I4 => cnt_main_reg_reg(3),
      I5 => cnt_main_reg_reg(5),
      O => xpm_memory_tdpram_wb_i_5_n_0
    );
xpm_memory_tdpram_wb_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400300"
    )
        port map (
      I0 => cnt_main_reg_reg(1),
      I1 => cnt_main_reg_reg(0),
      I2 => cnt_main_reg_reg(3),
      I3 => cnt_main_reg_reg(2),
      I4 => cnt_main_reg_reg(4),
      I5 => cnt_main_reg_reg(5),
      O => xpm_memory_tdpram_wb_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_xpm_fifo_axis is
  port (
    s_aresetn : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_axis : out STD_LOGIC;
    wr_data_count_axis : out STD_LOGIC_VECTOR ( 8 downto 0 );
    almost_full_axis : out STD_LOGIC;
    prog_empty_axis : out STD_LOGIC;
    rd_data_count_axis : out STD_LOGIC_VECTOR ( 0 to 0 );
    almost_empty_axis : out STD_LOGIC;
    injectsbiterr_axis : in STD_LOGIC;
    injectdbiterr_axis : in STD_LOGIC;
    sbiterr_axis : out STD_LOGIC;
    dbiterr_axis : out STD_LOGIC
  );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 164;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 164;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 2;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of design_1_axis_ann_0_0_xpm_fifo_axis : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of design_1_axis_ann_0_0_xpm_fifo_axis : entity is "no_ecc";
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of design_1_axis_ann_0_0_xpm_fifo_axis : entity is "16'b0000000000000100";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of design_1_axis_ann_0_0_xpm_fifo_axis : entity is "16'b0001000000000100";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of design_1_axis_ann_0_0_xpm_fifo_axis : entity is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of design_1_axis_ann_0_0_xpm_fifo_axis : entity is "1'b0";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of design_1_axis_ann_0_0_xpm_fifo_axis : entity is "1'b1";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of design_1_axis_ann_0_0_xpm_fifo_axis : entity is "warning";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 256;
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of design_1_axis_ann_0_0_xpm_fifo_axis : entity is "auto";
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 8;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_xpm_fifo_axis : entity is "xpm_fifo_axis";
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of design_1_axis_ann_0_0_xpm_fifo_axis : entity is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of design_1_axis_ann_0_0_xpm_fifo_axis : entity is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 0;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 128;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 128;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 162;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 161;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 160;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 144;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 3933;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 163;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 1;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_1_axis_ann_0_0_xpm_fifo_axis : entity is "0004";
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 825241652;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_axis_ann_0_0_xpm_fifo_axis : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_axis_ann_0_0_xpm_fifo_axis : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of design_1_axis_ann_0_0_xpm_fifo_axis : entity is "true";
end design_1_axis_ann_0_0_xpm_fifo_axis;

architecture STRUCTURE of design_1_axis_ann_0_0_xpm_fifo_axis is
  signal \<const0>\ : STD_LOGIC;
  signal \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal rst_axis : STD_LOGIC;
  signal xpm_fifo_base_inst_i_1_n_0 : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "TRUE";
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001000000000100";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_SIM_ASSERT_ERR of xpm_fifo_base_inst : label is "warning";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 41984;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 164;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES_integer : integer;
  attribute USE_ADV_FEATURES_integer of xpm_fifo_base_inst : label is 825241652;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 164;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty_axis <= \<const0>\;
  almost_full_axis <= \<const0>\;
  dbiterr_axis <= \<const0>\;
  m_axis_tvalid <= \^m_axis_tvalid\;
  prog_empty_axis <= \<const0>\;
  prog_full_axis <= \<const0>\;
  rd_data_count_axis(0) <= \<const0>\;
  sbiterr_axis <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst\: entity work.design_1_axis_ann_0_0_xpm_cdc_sync_rst
     port map (
      dest_clk => s_aclk,
      dest_rst => rst_axis,
      src_rst => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
xpm_fifo_base_inst: entity work.design_1_axis_ann_0_0_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => \^m_axis_tvalid\,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(163) => s_axis_tlast,
      din(162) => s_axis_tuser(0),
      din(161) => s_axis_tdest(0),
      din(160) => s_axis_tid(0),
      din(159 downto 144) => s_axis_tkeep(15 downto 0),
      din(143 downto 128) => s_axis_tstrb(15 downto 0),
      din(127 downto 0) => s_axis_tdata(127 downto 0),
      dout(163) => m_axis_tlast,
      dout(162) => m_axis_tuser(0),
      dout(161) => m_axis_tdest(0),
      dout(160) => m_axis_tid(0),
      dout(159 downto 144) => m_axis_tkeep(15 downto 0),
      dout(143 downto 128) => m_axis_tstrb(15 downto 0),
      dout(127 downto 0) => m_axis_tdata(127 downto 0),
      empty => NLW_xpm_fifo_base_inst_empty_UNCONNECTED,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => s_axis_tready,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(0),
      rd_en => xpm_fifo_base_inst_i_1_n_0,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst_axis,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => s_aclk,
      wr_data_count(8 downto 0) => wr_data_count_axis(8 downto 0),
      wr_en => s_axis_tvalid,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
xpm_fifo_base_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      O => xpm_fifo_base_inst_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ is
  port (
    s_aresetn : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_axis : out STD_LOGIC;
    wr_data_count_axis : out STD_LOGIC_VECTOR ( 8 downto 0 );
    almost_full_axis : out STD_LOGIC;
    prog_empty_axis : out STD_LOGIC;
    rd_data_count_axis : out STD_LOGIC_VECTOR ( 0 to 0 );
    almost_empty_axis : out STD_LOGIC;
    injectsbiterr_axis : in STD_LOGIC;
    injectdbiterr_axis : in STD_LOGIC;
    sbiterr_axis : out STD_LOGIC;
    dbiterr_axis : out STD_LOGIC
  );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 164;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 164;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 2;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "16'b0000000000000100";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "16'b0001000000000100";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "1'b0";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "1'b1";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "warning";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 256;
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "auto";
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 8;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "xpm_fifo_axis";
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 0;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 128;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 128;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 162;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 161;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 160;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 144;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 3933;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 163;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 1;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "0004";
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 825241652;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "true";
end \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\;

architecture STRUCTURE of \design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal rst_axis : STD_LOGIC;
  signal xpm_fifo_base_inst_i_1_n_0 : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "TRUE";
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001000000000100";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_SIM_ASSERT_ERR of xpm_fifo_base_inst : label is "warning";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 41984;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 164;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES_integer : integer;
  attribute USE_ADV_FEATURES_integer of xpm_fifo_base_inst : label is 825241652;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 164;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty_axis <= \<const0>\;
  almost_full_axis <= \<const0>\;
  dbiterr_axis <= \<const0>\;
  m_axis_tvalid <= \^m_axis_tvalid\;
  prog_empty_axis <= \<const0>\;
  prog_full_axis <= \<const0>\;
  rd_data_count_axis(0) <= \<const0>\;
  sbiterr_axis <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst\: entity work.\design_1_axis_ann_0_0_xpm_cdc_sync_rst__2\
     port map (
      dest_clk => s_aclk,
      dest_rst => rst_axis,
      src_rst => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
xpm_fifo_base_inst: entity work.\design_1_axis_ann_0_0_xpm_fifo_base__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => \^m_axis_tvalid\,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(163) => s_axis_tlast,
      din(162) => s_axis_tuser(0),
      din(161) => s_axis_tdest(0),
      din(160) => s_axis_tid(0),
      din(159 downto 144) => s_axis_tkeep(15 downto 0),
      din(143 downto 128) => s_axis_tstrb(15 downto 0),
      din(127 downto 0) => s_axis_tdata(127 downto 0),
      dout(163) => m_axis_tlast,
      dout(162) => m_axis_tuser(0),
      dout(161) => m_axis_tdest(0),
      dout(160) => m_axis_tid(0),
      dout(159 downto 144) => m_axis_tkeep(15 downto 0),
      dout(143 downto 128) => m_axis_tstrb(15 downto 0),
      dout(127 downto 0) => m_axis_tdata(127 downto 0),
      empty => NLW_xpm_fifo_base_inst_empty_UNCONNECTED,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => s_axis_tready,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(0),
      rd_en => xpm_fifo_base_inst_i_1_n_0,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst_axis,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => s_aclk,
      wr_data_count(8 downto 0) => wr_data_count_axis(8 downto 0),
      wr_en => s_axis_tvalid,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
xpm_fifo_base_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      O => xpm_fifo_base_inst_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0_axis_ann is
  port (
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_ann_0_0_axis_ann : entity is "axis_ann";
end design_1_axis_ann_0_0_axis_ann;

architecture STRUCTURE of design_1_axis_ann_0_0_axis_ann is
  signal cnt_word_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cnt_word_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cnt_word_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal mm2s_data : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal mm2s_data_count : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal mm2s_ready_reg : STD_LOGIC;
  signal mm2s_ready_reg_i_1_n_0 : STD_LOGIC;
  signal mm2s_ready_reg_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal s2mm_data : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s2mm_last_reg : STD_LOGIC;
  signal s2mm_ready : STD_LOGIC;
  signal s2mm_valid : STD_LOGIC;
  signal s2mm_valid_reg : STD_LOGIC;
  signal state_next : STD_LOGIC;
  signal state_next1_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \state_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \state_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal NLW_xpm_fifo_axis_0_almost_empty_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_axis_0_almost_full_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_axis_0_dbiterr_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_axis_0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_axis_0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_axis_0_prog_empty_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_axis_0_prog_full_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_axis_0_sbiterr_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_axis_0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_axis_0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_axis_0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_xpm_fifo_axis_0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_xpm_fifo_axis_0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_axis_0_rd_data_count_axis_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_axis_1_almost_empty_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_axis_1_almost_full_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_axis_1_dbiterr_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_axis_1_prog_empty_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_axis_1_prog_full_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_axis_1_sbiterr_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_axis_1_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_axis_1_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_axis_1_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_xpm_fifo_axis_1_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_xpm_fifo_axis_1_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_axis_1_rd_data_count_axis_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_axis_1_wr_data_count_axis_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \state_reg[1]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \state_reg[2]_i_2\ : label is "soft_lutpair425";
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of xpm_fifo_axis_0 : label is 164;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of xpm_fifo_axis_0 : label is 164;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of xpm_fifo_axis_0 : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of xpm_fifo_axis_0 : label is 2;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of xpm_fifo_axis_0 : label is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of xpm_fifo_axis_0 : label is 0;
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of xpm_fifo_axis_0 : label is "16'b0000000000000100";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of xpm_fifo_axis_0 : label is "16'b0001000000000100";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of xpm_fifo_axis_0 : label is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of xpm_fifo_axis_0 : label is "1'b0";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of xpm_fifo_axis_0 : label is "1'b1";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of xpm_fifo_axis_0 : label is "warning";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of xpm_fifo_axis_0 : label is 256;
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_axis_0 : label is 0;
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of xpm_fifo_axis_0 : label is 8;
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of xpm_fifo_axis_0 : label is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of xpm_fifo_axis_0 : label is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_axis_0 : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_axis_0 : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of xpm_fifo_axis_0 : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_fifo_axis_0 : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_axis_0 : label is 0;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of xpm_fifo_axis_0 : label is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_axis_0 : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_axis_0 : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_axis_0 : label is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of xpm_fifo_axis_0 : label is 128;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of xpm_fifo_axis_0 : label is 128;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of xpm_fifo_axis_0 : label is 162;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of xpm_fifo_axis_0 : label is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of xpm_fifo_axis_0 : label is 161;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of xpm_fifo_axis_0 : label is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of xpm_fifo_axis_0 : label is 160;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of xpm_fifo_axis_0 : label is 144;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of xpm_fifo_axis_0 : label is 3933;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of xpm_fifo_axis_0 : label is 163;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of xpm_fifo_axis_0 : label is 1;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of xpm_fifo_axis_0 : label is 4;
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of xpm_fifo_axis_0 : label is 825241652;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_axis_0 : label is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_axis_0 : label is "TRUE";
  attribute AXIS_DATA_WIDTH of xpm_fifo_axis_1 : label is 164;
  attribute AXIS_FINAL_DATA_WIDTH of xpm_fifo_axis_1 : label is 164;
  attribute CASCADE_HEIGHT of xpm_fifo_axis_1 : label is 0;
  attribute CDC_SYNC_STAGES of xpm_fifo_axis_1 : label is 2;
  attribute CLOCKING_MODE of xpm_fifo_axis_1 : label is 0;
  attribute ECC_MODE of xpm_fifo_axis_1 : label is 0;
  attribute EN_ADV_FEATURE_AXIS of xpm_fifo_axis_1 : label is "16'b0000000000000100";
  attribute EN_ADV_FEATURE_AXIS_INT of xpm_fifo_axis_1 : label is "16'b0001000000000100";
  attribute EN_ALMOST_EMPTY_INT of xpm_fifo_axis_1 : label is "1'b0";
  attribute EN_ALMOST_FULL_INT of xpm_fifo_axis_1 : label is "1'b0";
  attribute EN_DATA_VALID_INT of xpm_fifo_axis_1 : label is "1'b1";
  attribute EN_SIM_ASSERT_ERR of xpm_fifo_axis_1 : label is "warning";
  attribute FIFO_DEPTH of xpm_fifo_axis_1 : label is 256;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_axis_1 : label is 0;
  attribute LOG_DEPTH_AXIS of xpm_fifo_axis_1 : label is 8;
  attribute PACKET_FIFO of xpm_fifo_axis_1 : label is "false";
  attribute PKT_SIZE_LT8 of xpm_fifo_axis_1 : label is "1'b0";
  attribute PROG_EMPTY_THRESH of xpm_fifo_axis_1 : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_axis_1 : label is 10;
  attribute P_COMMON_CLOCK of xpm_fifo_axis_1 : label is 1;
  attribute P_ECC_MODE of xpm_fifo_axis_1 : label is 0;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_axis_1 : label is 0;
  attribute P_PKT_MODE of xpm_fifo_axis_1 : label is 0;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_axis_1 : label is 1;
  attribute RELATED_CLOCKS of xpm_fifo_axis_1 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_axis_1 : label is 0;
  attribute TDATA_OFFSET of xpm_fifo_axis_1 : label is 128;
  attribute TDATA_WIDTH of xpm_fifo_axis_1 : label is 128;
  attribute TDEST_OFFSET of xpm_fifo_axis_1 : label is 162;
  attribute TDEST_WIDTH of xpm_fifo_axis_1 : label is 1;
  attribute TID_OFFSET of xpm_fifo_axis_1 : label is 161;
  attribute TID_WIDTH of xpm_fifo_axis_1 : label is 1;
  attribute TKEEP_OFFSET of xpm_fifo_axis_1 : label is 160;
  attribute TSTRB_OFFSET of xpm_fifo_axis_1 : label is 144;
  attribute TUSER_MAX_WIDTH of xpm_fifo_axis_1 : label is 3933;
  attribute TUSER_OFFSET of xpm_fifo_axis_1 : label is 163;
  attribute TUSER_WIDTH of xpm_fifo_axis_1 : label is 1;
  attribute USE_ADV_FEATURES of xpm_fifo_axis_1 : label is 4;
  attribute USE_ADV_FEATURES_INT of xpm_fifo_axis_1 : label is 825241652;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_axis_1 : label is 9;
  attribute XPM_MODULE of xpm_fifo_axis_1 : label is "TRUE";
begin
ann_0: entity work.design_1_axis_ann_0_0_ann
     port map (
      E(0) => state_next,
      Q(2 downto 0) => state_reg(2 downto 0),
      a_doutb(127 downto 0) => s2mm_data(127 downto 0),
      a_enb => s2mm_valid,
      aclk => aclk,
      aresetn => aresetn,
      \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2\(2 downto 0) => cnt_word_reg(2 downto 0),
      k_dina(95 downto 0) => mm2s_data(95 downto 0),
      p_0_in => p_0_in,
      s_axis_tready => s2mm_ready,
      \state_reg_reg[0]\ => \state_reg[2]_i_4_n_0\,
      \state_reg_reg[0]_0\ => \state_reg[2]_i_5_n_0\
    );
\cnt_word_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033003333331333"
    )
        port map (
      I0 => cnt_word_reg(1),
      I1 => cnt_word_reg(0),
      I2 => cnt_word_reg(2),
      I3 => state_reg(0),
      I4 => state_reg(2),
      I5 => state_reg(1),
      O => cnt_word_next(0)
    );
\cnt_word_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"140410143C3C3C3C"
    )
        port map (
      I0 => state_reg(1),
      I1 => cnt_word_reg(0),
      I2 => cnt_word_reg(1),
      I3 => state_reg(2),
      I4 => cnt_word_reg(2),
      I5 => state_reg(0),
      O => cnt_word_next(1)
    );
\cnt_word_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => state_reg(2),
      I1 => state_reg(1),
      I2 => state_reg(0),
      O => \cnt_word_reg[2]_i_1_n_0\
    );
\cnt_word_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"054500AA0FFF0000"
    )
        port map (
      I0 => cnt_word_reg(0),
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      I4 => cnt_word_reg(2),
      I5 => cnt_word_reg(1),
      O => cnt_word_next(2)
    );
\cnt_word_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cnt_word_reg[2]_i_1_n_0\,
      D => cnt_word_next(0),
      Q => cnt_word_reg(0),
      R => p_0_in
    );
\cnt_word_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cnt_word_reg[2]_i_1_n_0\,
      D => cnt_word_next(1),
      Q => cnt_word_reg(1),
      R => p_0_in
    );
\cnt_word_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \cnt_word_reg[2]_i_1_n_0\,
      D => cnt_word_next(2),
      Q => cnt_word_reg(2),
      R => p_0_in
    );
mm2s_ready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF555500AB0000"
    )
        port map (
      I0 => mm2s_ready_reg_i_2_n_0,
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      I4 => \state_reg[2]_i_4_n_0\,
      I5 => mm2s_ready_reg,
      O => mm2s_ready_reg_i_1_n_0
    );
mm2s_ready_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => cnt_word_reg(0),
      I1 => cnt_word_reg(1),
      I2 => cnt_word_reg(2),
      I3 => state_reg(1),
      I4 => state_reg(0),
      I5 => state_reg(2),
      O => mm2s_ready_reg_i_2_n_0
    );
mm2s_ready_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => mm2s_ready_reg_i_1_n_0,
      Q => mm2s_ready_reg,
      R => p_0_in
    );
reg_s2mm_last: entity work.design_1_axis_ann_0_0_register
     port map (
      Q(2 downto 0) => state_reg(2 downto 0),
      aclk => aclk,
      p_0_in => p_0_in,
      \q_reg[0]_0\(1 downto 0) => cnt_word_reg(1 downto 0),
      s_axis_tlast => s2mm_last_reg
    );
reg_s2mm_valid: entity work.design_1_axis_ann_0_0_register_0
     port map (
      a_enb => s2mm_valid,
      aclk => aclk,
      p_0_in => p_0_in,
      s_axis_tvalid => s2mm_valid_reg
    );
\state_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => cnt_word_reg(0),
      I1 => state_reg(1),
      I2 => state_reg(0),
      O => state_next1_in(0)
    );
\state_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A30"
    )
        port map (
      I0 => cnt_word_reg(1),
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      O => state_next1_in(1)
    );
\state_reg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4E4"
    )
        port map (
      I0 => state_reg(0),
      I1 => state_reg(2),
      I2 => state_reg(1),
      I3 => cnt_word_reg(2),
      O => state_next1_in(2)
    );
\state_reg[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mm2s_data_count(6),
      I1 => mm2s_data_count(7),
      I2 => mm2s_data_count(4),
      I3 => mm2s_data_count(5),
      I4 => \state_reg[2]_i_7_n_0\,
      O => \state_reg[2]_i_4_n_0\
    );
\state_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000822C00000"
    )
        port map (
      I0 => state_reg(0),
      I1 => cnt_word_reg(0),
      I2 => state_reg(1),
      I3 => cnt_word_reg(2),
      I4 => cnt_word_reg(1),
      I5 => state_reg(2),
      O => \state_reg[2]_i_5_n_0\
    );
\state_reg[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA80"
    )
        port map (
      I0 => mm2s_data_count(3),
      I1 => mm2s_data_count(1),
      I2 => mm2s_data_count(0),
      I3 => mm2s_data_count(2),
      I4 => mm2s_data_count(8),
      O => \state_reg[2]_i_7_n_0\
    );
\state_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => state_next,
      D => state_next1_in(0),
      Q => state_reg(0),
      R => p_0_in
    );
\state_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => state_next,
      D => state_next1_in(1),
      Q => state_reg(1),
      R => p_0_in
    );
\state_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => state_next,
      D => state_next1_in(2),
      Q => state_reg(2),
      R => p_0_in
    );
xpm_fifo_axis_0: entity work.\design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1\
     port map (
      almost_empty_axis => NLW_xpm_fifo_axis_0_almost_empty_axis_UNCONNECTED,
      almost_full_axis => NLW_xpm_fifo_axis_0_almost_full_axis_UNCONNECTED,
      dbiterr_axis => NLW_xpm_fifo_axis_0_dbiterr_axis_UNCONNECTED,
      injectdbiterr_axis => '0',
      injectsbiterr_axis => '0',
      m_aclk => aclk,
      m_axis_tdata(127 downto 0) => mm2s_data(127 downto 0),
      m_axis_tdest(0) => NLW_xpm_fifo_axis_0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_xpm_fifo_axis_0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(15 downto 0) => NLW_xpm_fifo_axis_0_m_axis_tkeep_UNCONNECTED(15 downto 0),
      m_axis_tlast => NLW_xpm_fifo_axis_0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => mm2s_ready_reg,
      m_axis_tstrb(15 downto 0) => NLW_xpm_fifo_axis_0_m_axis_tstrb_UNCONNECTED(15 downto 0),
      m_axis_tuser(0) => NLW_xpm_fifo_axis_0_m_axis_tuser_UNCONNECTED(0),
      m_axis_tvalid => NLW_xpm_fifo_axis_0_m_axis_tvalid_UNCONNECTED,
      prog_empty_axis => NLW_xpm_fifo_axis_0_prog_empty_axis_UNCONNECTED,
      prog_full_axis => NLW_xpm_fifo_axis_0_prog_full_axis_UNCONNECTED,
      rd_data_count_axis(0) => NLW_xpm_fifo_axis_0_rd_data_count_axis_UNCONNECTED(0),
      s_aclk => aclk,
      s_aresetn => aresetn,
      s_axis_tdata(127 downto 0) => s_axis_tdata(127 downto 0),
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(15 downto 0) => B"1111111111111111",
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tstrb(15 downto 0) => B"1111111111111111",
      s_axis_tuser(0) => '0',
      s_axis_tvalid => s_axis_tvalid,
      sbiterr_axis => NLW_xpm_fifo_axis_0_sbiterr_axis_UNCONNECTED,
      wr_data_count_axis(8 downto 0) => mm2s_data_count(8 downto 0)
    );
xpm_fifo_axis_1: entity work.design_1_axis_ann_0_0_xpm_fifo_axis
     port map (
      almost_empty_axis => NLW_xpm_fifo_axis_1_almost_empty_axis_UNCONNECTED,
      almost_full_axis => NLW_xpm_fifo_axis_1_almost_full_axis_UNCONNECTED,
      dbiterr_axis => NLW_xpm_fifo_axis_1_dbiterr_axis_UNCONNECTED,
      injectdbiterr_axis => '0',
      injectsbiterr_axis => '0',
      m_aclk => aclk,
      m_axis_tdata(127 downto 0) => m_axis_tdata(127 downto 0),
      m_axis_tdest(0) => NLW_xpm_fifo_axis_1_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_xpm_fifo_axis_1_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(15 downto 0) => NLW_xpm_fifo_axis_1_m_axis_tkeep_UNCONNECTED(15 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(15 downto 0) => NLW_xpm_fifo_axis_1_m_axis_tstrb_UNCONNECTED(15 downto 0),
      m_axis_tuser(0) => NLW_xpm_fifo_axis_1_m_axis_tuser_UNCONNECTED(0),
      m_axis_tvalid => m_axis_tvalid,
      prog_empty_axis => NLW_xpm_fifo_axis_1_prog_empty_axis_UNCONNECTED,
      prog_full_axis => NLW_xpm_fifo_axis_1_prog_full_axis_UNCONNECTED,
      rd_data_count_axis(0) => NLW_xpm_fifo_axis_1_rd_data_count_axis_UNCONNECTED(0),
      s_aclk => aclk,
      s_aresetn => aresetn,
      s_axis_tdata(127 downto 0) => s2mm_data(127 downto 0),
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(15 downto 0) => B"1111111111111111",
      s_axis_tlast => s2mm_last_reg,
      s_axis_tready => s2mm_ready,
      s_axis_tstrb(15 downto 0) => B"1111111111111111",
      s_axis_tuser(0) => '0',
      s_axis_tvalid => s2mm_valid_reg,
      sbiterr_axis => NLW_xpm_fifo_axis_1_sbiterr_axis_UNCONNECTED,
      wr_data_count_axis(8 downto 0) => NLW_xpm_fifo_axis_1_wr_data_count_axis_UNCONNECTED(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_ann_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_axis_ann_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_axis_ann_0_0 : entity is "design_1_axis_ann_0_0,axis_ann,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_axis_ann_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_axis_ann_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_axis_ann_0_0 : entity is "axis_ann,Vivado 2024.1";
end design_1_axis_ann_0_0;

architecture STRUCTURE of design_1_axis_ann_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axis:s_axis, ASSOCIATED_RESET aresetn, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute X_INTERFACE_PARAMETER of m_axis_tlast : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute X_INTERFACE_INFO of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis TLAST";
  attribute X_INTERFACE_PARAMETER of s_axis_tlast : signal is "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 s_axis TREADY";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis TVALID";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute X_INTERFACE_INFO of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis TDATA";
begin
inst: entity work.design_1_axis_ann_0_0_axis_ann
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_tdata(127 downto 0) => m_axis_tdata(127 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_tdata(127 downto 0) => s_axis_tdata(127 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
