\hypertarget{structSYSCFG__RegDef__t}{}\doxysection{SYSCFG\+\_\+\+Reg\+Def\+\_\+t Struct Reference}
\label{structSYSCFG__RegDef__t}\index{SYSCFG\_RegDef\_t@{SYSCFG\_RegDef\_t}}


SYSCFG peripheral register definition structure.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__RegDef__t_a7582e1db947986b5e25423072485ac19}{MEMRMP}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__RegDef__t_a4238ec696c591dc263bb91a89874017d}{PMC}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__RegDef__t_a12400c8ff53b0edee46f70cf32530653}{EXTICR}} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__RegDef__t_a5a3a2f2bffca1e5ee74a196b4fa3a847}{RESERVED1}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__RegDef__t_a1bc0d4a1faab0e9028e9dc1830698193}{CMPCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__RegDef__t_a7d7b1ed7f057e1df9769429250fd9236}{RESERVED2}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__RegDef__t_a38ed7e8d6d14814d536d5b3e8a292845}{CFGR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SYSCFG peripheral register definition structure. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structSYSCFG__RegDef__t_a38ed7e8d6d14814d536d5b3e8a292845}\label{structSYSCFG__RegDef__t_a38ed7e8d6d14814d536d5b3e8a292845}} 
\index{SYSCFG\_RegDef\_t@{SYSCFG\_RegDef\_t}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!SYSCFG\_RegDef\_t@{SYSCFG\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t SYSCFG\+\_\+\+Reg\+Def\+\_\+t\+::\+CFGR}

SYSCFG configuration register (Offset\+: 0x2C) \mbox{\Hypertarget{structSYSCFG__RegDef__t_a1bc0d4a1faab0e9028e9dc1830698193}\label{structSYSCFG__RegDef__t_a1bc0d4a1faab0e9028e9dc1830698193}} 
\index{SYSCFG\_RegDef\_t@{SYSCFG\_RegDef\_t}!CMPCR@{CMPCR}}
\index{CMPCR@{CMPCR}!SYSCFG\_RegDef\_t@{SYSCFG\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{CMPCR}{CMPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t SYSCFG\+\_\+\+Reg\+Def\+\_\+t\+::\+CMPCR}

SYSCFG Compensation cell control register (Offset\+: 0x20) \mbox{\Hypertarget{structSYSCFG__RegDef__t_a12400c8ff53b0edee46f70cf32530653}\label{structSYSCFG__RegDef__t_a12400c8ff53b0edee46f70cf32530653}} 
\index{SYSCFG\_RegDef\_t@{SYSCFG\_RegDef\_t}!EXTICR@{EXTICR}}
\index{EXTICR@{EXTICR}!SYSCFG\_RegDef\_t@{SYSCFG\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{EXTICR}{EXTICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t SYSCFG\+\_\+\+Reg\+Def\+\_\+t\+::\+EXTICR\mbox{[}4\mbox{]}}

SYSCFG external interrupt configuration registers (Offset\+: 0x08 -\/ 0x14) \mbox{\Hypertarget{structSYSCFG__RegDef__t_a7582e1db947986b5e25423072485ac19}\label{structSYSCFG__RegDef__t_a7582e1db947986b5e25423072485ac19}} 
\index{SYSCFG\_RegDef\_t@{SYSCFG\_RegDef\_t}!MEMRMP@{MEMRMP}}
\index{MEMRMP@{MEMRMP}!SYSCFG\_RegDef\_t@{SYSCFG\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{MEMRMP}{MEMRMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t SYSCFG\+\_\+\+Reg\+Def\+\_\+t\+::\+MEMRMP}

SYSCFG memory remap register (Offset\+: 0x00) \mbox{\Hypertarget{structSYSCFG__RegDef__t_a4238ec696c591dc263bb91a89874017d}\label{structSYSCFG__RegDef__t_a4238ec696c591dc263bb91a89874017d}} 
\index{SYSCFG\_RegDef\_t@{SYSCFG\_RegDef\_t}!PMC@{PMC}}
\index{PMC@{PMC}!SYSCFG\_RegDef\_t@{SYSCFG\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{PMC}{PMC}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t SYSCFG\+\_\+\+Reg\+Def\+\_\+t\+::\+PMC}

SYSCFG peripheral mode configuration register (Offset\+: 0x04) \mbox{\Hypertarget{structSYSCFG__RegDef__t_a5a3a2f2bffca1e5ee74a196b4fa3a847}\label{structSYSCFG__RegDef__t_a5a3a2f2bffca1e5ee74a196b4fa3a847}} 
\index{SYSCFG\_RegDef\_t@{SYSCFG\_RegDef\_t}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SYSCFG\_RegDef\_t@{SYSCFG\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t SYSCFG\+\_\+\+Reg\+Def\+\_\+t\+::\+RESERVED1\mbox{[}2\mbox{]}}

Reserved bits (Offset\+: 0x18 -\/ 0x1F) \mbox{\Hypertarget{structSYSCFG__RegDef__t_a7d7b1ed7f057e1df9769429250fd9236}\label{structSYSCFG__RegDef__t_a7d7b1ed7f057e1df9769429250fd9236}} 
\index{SYSCFG\_RegDef\_t@{SYSCFG\_RegDef\_t}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!SYSCFG\_RegDef\_t@{SYSCFG\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t SYSCFG\+\_\+\+Reg\+Def\+\_\+t\+::\+RESERVED2\mbox{[}2\mbox{]}}

Reserved bits (Offset\+: 0x24 -\/ 0x2B) 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
drivers/\+Inc/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
