{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 10:45:26 2019 " "Info: Processing started: Wed Mar 13 10:45:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp_r_alu -c exp_r_alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp_r_alu -c exp_r_alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "count " "Info: Assuming node \"count\" is an undefined clock" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 440 -1024 -856 456 "count" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "count" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCAN_CLK " "Info: Assuming node \"SCAN_CLK\" is an undefined clock" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 -128 40 48 "SCAN_CLK" "" } { 24 40 97 40 "SCAN_CLK" "" } { 48 120 177 64 "SCAN_CLK" "" } { 680 72 129 696 "SCAN_CLK" "" } { 816 272 339 832 "SCAN_CLK" "" } { 40 408 465 56 "SCAN_CLK" "" } { 448 -784 -712 464 "SCAN_CLK" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCAN_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lddr4 " "Info: Assuming node \"lddr4\" is an undefined clock" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 672 -56 112 688 "lddr4" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lddr4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lddr5 " "Info: Assuming node \"lddr5\" is an undefined clock" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 72 -40 128 88 "lddr5" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lddr5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lddr1 " "Info: Assuming node \"lddr1\" is an undefined clock" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 808 160 328 824 "lddr1" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lddr1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lddr2 " "Info: Assuming node \"lddr2\" is an undefined clock" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 280 448 48 "lddr2" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lddr2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 24 448 512 72 "inst11" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst24 " "Info: Detected gated clock \"inst24\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 48 160 224 96 "inst24" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst5 " "Info: Detected gated clock \"inst5\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 664 120 184 712 "inst5" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "count register register 74161:inst12\|f74161:sub\|87 74161:inst12\|f74161:sub\|110 360.1 MHz Internal " "Info: Clock \"count\" Internal fmax is restricted to 360.1 MHz between source register \"74161:inst12\|f74161:sub\|87\" and destination register \"74161:inst12\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.237 ns + Longest register register " "Info: + Longest register to register delay is 1.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst12\|f74161:sub\|87 1 REG LCFF_X24_Y3_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y3_N13; Fanout = 5; REG Node = '74161:inst12\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst12|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.651 ns) 1.129 ns 74161:inst12\|f74161:sub\|110~0 2 COMB LCCOMB_X24_Y3_N0 1 " "Info: 2: + IC(0.478 ns) + CELL(0.651 ns) = 1.129 ns; Loc. = LCCOMB_X24_Y3_N0; Fanout = 1; COMB Node = '74161:inst12\|f74161:sub\|110~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { 74161:inst12|f74161:sub|87 74161:inst12|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.237 ns 74161:inst12\|f74161:sub\|110 3 REG LCFF_X24_Y3_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.237 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 3; REG Node = '74161:inst12\|f74161:sub\|110'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst12|f74161:sub|110~0 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 61.36 % ) " "Info: Total cell delay = 0.759 ns ( 61.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.478 ns ( 38.64 % ) " "Info: Total interconnect delay = 0.478 ns ( 38.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { 74161:inst12|f74161:sub|87 74161:inst12|f74161:sub|110~0 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.237 ns" { 74161:inst12|f74161:sub|87 {} 74161:inst12|f74161:sub|110~0 {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.478ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count destination 6.193 ns + Shortest register " "Info: + Shortest clock path from clock \"count\" to destination register is 6.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns count 1 CLK PIN_47 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_47; Fanout = 1; CLK Node = 'count'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 440 -1024 -856 456 "count" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.833 ns) + CELL(0.202 ns) 3.989 ns inst17 2 COMB LCCOMB_X27_Y7_N14 1 " "Info: 2: + IC(2.833 ns) + CELL(0.202 ns) = 3.989 ns; Loc. = LCCOMB_X27_Y7_N14; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { count inst17 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.000 ns) 4.677 ns inst17~clkctrl 3 COMB CLKCTRL_G7 4 " "Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 4.677 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 6.193 ns 74161:inst12\|f74161:sub\|110 4 REG LCFF_X24_Y3_N1 3 " "Info: 4: + IC(0.850 ns) + CELL(0.666 ns) = 6.193 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 3; REG Node = '74161:inst12\|f74161:sub\|110'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns ( 29.42 % ) " "Info: Total cell delay = 1.822 ns ( 29.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.371 ns ( 70.58 % ) " "Info: Total interconnect delay = 4.371 ns ( 70.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.193 ns" { count inst17 inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.193 ns" { count {} count~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.000ns 2.833ns 0.688ns 0.850ns } { 0.000ns 0.954ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count source 6.193 ns - Longest register " "Info: - Longest clock path from clock \"count\" to source register is 6.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns count 1 CLK PIN_47 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_47; Fanout = 1; CLK Node = 'count'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 440 -1024 -856 456 "count" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.833 ns) + CELL(0.202 ns) 3.989 ns inst17 2 COMB LCCOMB_X27_Y7_N14 1 " "Info: 2: + IC(2.833 ns) + CELL(0.202 ns) = 3.989 ns; Loc. = LCCOMB_X27_Y7_N14; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { count inst17 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.000 ns) 4.677 ns inst17~clkctrl 3 COMB CLKCTRL_G7 4 " "Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 4.677 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 6.193 ns 74161:inst12\|f74161:sub\|87 4 REG LCFF_X24_Y3_N13 5 " "Info: 4: + IC(0.850 ns) + CELL(0.666 ns) = 6.193 ns; Loc. = LCFF_X24_Y3_N13; Fanout = 5; REG Node = '74161:inst12\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { inst17~clkctrl 74161:inst12|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns ( 29.42 % ) " "Info: Total cell delay = 1.822 ns ( 29.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.371 ns ( 70.58 % ) " "Info: Total interconnect delay = 4.371 ns ( 70.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.193 ns" { count inst17 inst17~clkctrl 74161:inst12|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.193 ns" { count {} count~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|87 {} } { 0.000ns 0.000ns 2.833ns 0.688ns 0.850ns } { 0.000ns 0.954ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.193 ns" { count inst17 inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.193 ns" { count {} count~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.000ns 2.833ns 0.688ns 0.850ns } { 0.000ns 0.954ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.193 ns" { count inst17 inst17~clkctrl 74161:inst12|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.193 ns" { count {} count~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|87 {} } { 0.000ns 0.000ns 2.833ns 0.688ns 0.850ns } { 0.000ns 0.954ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { 74161:inst12|f74161:sub|87 74161:inst12|f74161:sub|110~0 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.237 ns" { 74161:inst12|f74161:sub|87 {} 74161:inst12|f74161:sub|110~0 {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.478ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.193 ns" { count inst17 inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.193 ns" { count {} count~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.000ns 2.833ns 0.688ns 0.850ns } { 0.000ns 0.954ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.193 ns" { count inst17 inst17~clkctrl 74161:inst12|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.193 ns" { count {} count~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|87 {} } { 0.000ns 0.000ns 2.833ns 0.688ns 0.850ns } { 0.000ns 0.954ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { 74161:inst12|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SCAN_CLK register register 74161:inst12\|f74161:sub\|87 74161:inst12\|f74161:sub\|110 340.02 MHz Internal " "Info: Clock \"SCAN_CLK\" Internal fmax is restricted to 340.02 MHz between source register \"74161:inst12\|f74161:sub\|87\" and destination register \"74161:inst12\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.237 ns + Longest register register " "Info: + Longest register to register delay is 1.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst12\|f74161:sub\|87 1 REG LCFF_X24_Y3_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y3_N13; Fanout = 5; REG Node = '74161:inst12\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst12|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.651 ns) 1.129 ns 74161:inst12\|f74161:sub\|110~0 2 COMB LCCOMB_X24_Y3_N0 1 " "Info: 2: + IC(0.478 ns) + CELL(0.651 ns) = 1.129 ns; Loc. = LCCOMB_X24_Y3_N0; Fanout = 1; COMB Node = '74161:inst12\|f74161:sub\|110~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { 74161:inst12|f74161:sub|87 74161:inst12|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.237 ns 74161:inst12\|f74161:sub\|110 3 REG LCFF_X24_Y3_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.237 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 3; REG Node = '74161:inst12\|f74161:sub\|110'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst12|f74161:sub|110~0 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 61.36 % ) " "Info: Total cell delay = 0.759 ns ( 61.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.478 ns ( 38.64 % ) " "Info: Total interconnect delay = 0.478 ns ( 38.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { 74161:inst12|f74161:sub|87 74161:inst12|f74161:sub|110~0 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.237 ns" { 74161:inst12|f74161:sub|87 {} 74161:inst12|f74161:sub|110~0 {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.478ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCAN_CLK destination 4.307 ns + Shortest register " "Info: + Shortest clock path from clock \"SCAN_CLK\" to destination register is 4.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns SCAN_CLK 1 CLK PIN_91 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 5; CLK Node = 'SCAN_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCAN_CLK } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 -128 40 48 "SCAN_CLK" "" } { 24 40 97 40 "SCAN_CLK" "" } { 48 120 177 64 "SCAN_CLK" "" } { 680 72 129 696 "SCAN_CLK" "" } { 816 272 339 832 "SCAN_CLK" "" } { 40 408 465 56 "SCAN_CLK" "" } { 448 -784 -712 464 "SCAN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.370 ns) 2.103 ns inst17 2 COMB LCCOMB_X27_Y7_N14 1 " "Info: 2: + IC(0.623 ns) + CELL(0.370 ns) = 2.103 ns; Loc. = LCCOMB_X27_Y7_N14; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { SCAN_CLK inst17 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.000 ns) 2.791 ns inst17~clkctrl 3 COMB CLKCTRL_G7 4 " "Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 2.791 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 4.307 ns 74161:inst12\|f74161:sub\|110 4 REG LCFF_X24_Y3_N1 3 " "Info: 4: + IC(0.850 ns) + CELL(0.666 ns) = 4.307 ns; Loc. = LCFF_X24_Y3_N1; Fanout = 3; REG Node = '74161:inst12\|f74161:sub\|110'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.146 ns ( 49.83 % ) " "Info: Total cell delay = 2.146 ns ( 49.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.161 ns ( 50.17 % ) " "Info: Total interconnect delay = 2.161 ns ( 50.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { SCAN_CLK inst17 inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.307 ns" { SCAN_CLK {} SCAN_CLK~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.000ns 0.623ns 0.688ns 0.850ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCAN_CLK source 4.307 ns - Longest register " "Info: - Longest clock path from clock \"SCAN_CLK\" to source register is 4.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns SCAN_CLK 1 CLK PIN_91 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 5; CLK Node = 'SCAN_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCAN_CLK } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 -128 40 48 "SCAN_CLK" "" } { 24 40 97 40 "SCAN_CLK" "" } { 48 120 177 64 "SCAN_CLK" "" } { 680 72 129 696 "SCAN_CLK" "" } { 816 272 339 832 "SCAN_CLK" "" } { 40 408 465 56 "SCAN_CLK" "" } { 448 -784 -712 464 "SCAN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.370 ns) 2.103 ns inst17 2 COMB LCCOMB_X27_Y7_N14 1 " "Info: 2: + IC(0.623 ns) + CELL(0.370 ns) = 2.103 ns; Loc. = LCCOMB_X27_Y7_N14; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { SCAN_CLK inst17 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.000 ns) 2.791 ns inst17~clkctrl 3 COMB CLKCTRL_G7 4 " "Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 2.791 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 432 -712 -648 480 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 4.307 ns 74161:inst12\|f74161:sub\|87 4 REG LCFF_X24_Y3_N13 5 " "Info: 4: + IC(0.850 ns) + CELL(0.666 ns) = 4.307 ns; Loc. = LCFF_X24_Y3_N13; Fanout = 5; REG Node = '74161:inst12\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { inst17~clkctrl 74161:inst12|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.146 ns ( 49.83 % ) " "Info: Total cell delay = 2.146 ns ( 49.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.161 ns ( 50.17 % ) " "Info: Total interconnect delay = 2.161 ns ( 50.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { SCAN_CLK inst17 inst17~clkctrl 74161:inst12|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.307 ns" { SCAN_CLK {} SCAN_CLK~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|87 {} } { 0.000ns 0.000ns 0.623ns 0.688ns 0.850ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { SCAN_CLK inst17 inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.307 ns" { SCAN_CLK {} SCAN_CLK~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.000ns 0.623ns 0.688ns 0.850ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { SCAN_CLK inst17 inst17~clkctrl 74161:inst12|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.307 ns" { SCAN_CLK {} SCAN_CLK~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|87 {} } { 0.000ns 0.000ns 0.623ns 0.688ns 0.850ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { 74161:inst12|f74161:sub|87 74161:inst12|f74161:sub|110~0 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.237 ns" { 74161:inst12|f74161:sub|87 {} 74161:inst12|f74161:sub|110~0 {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.478ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { SCAN_CLK inst17 inst17~clkctrl 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.307 ns" { SCAN_CLK {} SCAN_CLK~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.000ns 0.623ns 0.688ns 0.850ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { SCAN_CLK inst17 inst17~clkctrl 74161:inst12|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.307 ns" { SCAN_CLK {} SCAN_CLK~combout {} inst17 {} inst17~clkctrl {} 74161:inst12|f74161:sub|87 {} } { 0.000ns 0.000ns 0.623ns 0.688ns 0.850ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { 74161:inst12|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "lddr4 " "Info: No valid register-to-register data paths exist for clock \"lddr4\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "lddr5 " "Info: No valid register-to-register data paths exist for clock \"lddr5\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "lddr1 " "Info: No valid register-to-register data paths exist for clock \"lddr1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "lddr2 " "Info: No valid register-to-register data paths exist for clock \"lddr2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74374:inst8\|18 D5 SCAN_CLK 4.135 ns register " "Info: tsu for register \"74374:inst8\|18\" (data pin = \"D5\", clock pin = \"SCAN_CLK\") is 4.135 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.480 ns + Longest pin register " "Info: + Longest pin to register delay is 8.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D5 1 PIN PIN_122 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_122; Fanout = 1; PIN Node = 'D5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 64 1440 1616 80 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns D5~0 2 COMB IOC_X19_Y14_N2 5 " "Info: 2: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = IOC_X19_Y14_N2; Fanout = 5; COMB Node = 'D5~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { D5 D5~0 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 64 1440 1616 80 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.076 ns) + CELL(0.460 ns) 8.480 ns 74374:inst8\|18 3 REG LCFF_X26_Y3_N17 1 " "Info: 3: + IC(7.076 ns) + CELL(0.460 ns) = 8.480 ns; Loc. = LCFF_X26_Y3_N17; Fanout = 1; REG Node = '74374:inst8\|18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.536 ns" { D5~0 74374:inst8|18 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 616 256 320 696 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.404 ns ( 16.56 % ) " "Info: Total cell delay = 1.404 ns ( 16.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.076 ns ( 83.44 % ) " "Info: Total interconnect delay = 7.076 ns ( 83.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.480 ns" { D5 D5~0 74374:inst8|18 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.480 ns" { D5 {} D5~0 {} 74374:inst8|18 {} } { 0.000ns 0.000ns 7.076ns } { 0.000ns 0.944ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74374.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 616 256 320 696 "18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCAN_CLK destination 4.305 ns - Shortest register " "Info: - Shortest clock path from clock \"SCAN_CLK\" to destination register is 4.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns SCAN_CLK 1 CLK PIN_91 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 5; CLK Node = 'SCAN_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCAN_CLK } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 32 -128 40 48 "SCAN_CLK" "" } { 24 40 97 40 "SCAN_CLK" "" } { 48 120 177 64 "SCAN_CLK" "" } { 680 72 129 696 "SCAN_CLK" "" } { 816 272 339 832 "SCAN_CLK" "" } { 40 408 465 56 "SCAN_CLK" "" } { 448 -784 -712 464 "SCAN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.366 ns) 2.100 ns inst24 2 COMB LCCOMB_X27_Y7_N30 1 " "Info: 2: + IC(0.624 ns) + CELL(0.366 ns) = 2.100 ns; Loc. = LCCOMB_X27_Y7_N30; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { SCAN_CLK inst24 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 48 160 224 96 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.000 ns) 2.788 ns inst24~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 2.788 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst24~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 48 160 224 96 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 4.305 ns 74374:inst8\|18 4 REG LCFF_X26_Y3_N17 1 " "Info: 4: + IC(0.851 ns) + CELL(0.666 ns) = 4.305 ns; Loc. = LCFF_X26_Y3_N17; Fanout = 1; REG Node = '74374:inst8\|18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { inst24~clkctrl 74374:inst8|18 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 616 256 320 696 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.142 ns ( 49.76 % ) " "Info: Total cell delay = 2.142 ns ( 49.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.163 ns ( 50.24 % ) " "Info: Total interconnect delay = 2.163 ns ( 50.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.305 ns" { SCAN_CLK inst24 inst24~clkctrl 74374:inst8|18 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.305 ns" { SCAN_CLK {} SCAN_CLK~combout {} inst24 {} inst24~clkctrl {} 74374:inst8|18 {} } { 0.000ns 0.000ns 0.624ns 0.688ns 0.851ns } { 0.000ns 1.110ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.480 ns" { D5 D5~0 74374:inst8|18 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.480 ns" { D5 {} D5~0 {} 74374:inst8|18 {} } { 0.000ns 0.000ns 7.076ns } { 0.000ns 0.944ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.305 ns" { SCAN_CLK inst24 inst24~clkctrl 74374:inst8|18 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.305 ns" { SCAN_CLK {} SCAN_CLK~combout {} inst24 {} inst24~clkctrl {} 74374:inst8|18 {} } { 0.000ns 0.000ns 0.624ns 0.688ns 0.851ns } { 0.000ns 1.110ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "lddr1 D2 74273:inst4\|15 24.237 ns register " "Info: tco from clock \"lddr1\" to destination pin \"D2\" through register \"74273:inst4\|15\" is 24.237 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lddr1 source 7.712 ns + Longest register " "Info: + Longest clock path from clock \"lddr1\" to source register is 7.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns lddr1 1 CLK PIN_64 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 1; CLK Node = 'lddr1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lddr1 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 808 160 328 824 "lddr1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.555 ns) + CELL(0.206 ns) 3.705 ns inst6 2 COMB LCCOMB_X27_Y7_N28 1 " "Info: 2: + IC(2.555 ns) + CELL(0.206 ns) = 3.705 ns; Loc. = LCCOMB_X27_Y7_N28; Fanout = 1; COMB Node = 'inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { lddr1 inst6 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.513 ns) + CELL(0.000 ns) 6.218 ns inst6~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.513 ns) + CELL(0.000 ns) = 6.218 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst6~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 7.712 ns 74273:inst4\|15 4 REG LCFF_X24_Y7_N9 2 " "Info: 4: + IC(0.828 ns) + CELL(0.666 ns) = 7.712 ns; Loc. = LCFF_X24_Y7_N9; Fanout = 2; REG Node = '74273:inst4\|15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { inst6~clkctrl 74273:inst4|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 23.55 % ) " "Info: Total cell delay = 1.816 ns ( 23.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.896 ns ( 76.45 % ) " "Info: Total interconnect delay = 5.896 ns ( 76.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { lddr1 inst6 inst6~clkctrl 74273:inst4|15 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { lddr1 {} lddr1~combout {} inst6 {} inst6~clkctrl {} 74273:inst4|15 {} } { 0.000ns 0.000ns 2.555ns 2.513ns 0.828ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.221 ns + Longest register pin " "Info: + Longest register to pin delay is 16.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst4\|15 1 REG LCFF_X24_Y7_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N9; Fanout = 2; REG Node = '74273:inst4\|15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst4|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.615 ns) 1.788 ns 74181:inst2\|46~0 2 COMB LCCOMB_X24_Y6_N26 3 " "Info: 2: + IC(1.173 ns) + CELL(0.615 ns) = 1.788 ns; Loc. = LCCOMB_X24_Y6_N26; Fanout = 3; COMB Node = '74181:inst2\|46~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { 74273:inst4|15 74181:inst2|46~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.258 ns) + CELL(0.616 ns) 4.662 ns 74181:inst2\|78~0 3 COMB LCCOMB_X20_Y1_N28 3 " "Info: 3: + IC(2.258 ns) + CELL(0.616 ns) = 4.662 ns; Loc. = LCCOMB_X20_Y1_N28; Fanout = 3; COMB Node = '74181:inst2\|78~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { 74181:inst2|46~0 74181:inst2|78~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.624 ns) 5.669 ns 74181:inst2\|78~1 4 COMB LCCOMB_X20_Y1_N14 1 " "Info: 4: + IC(0.383 ns) + CELL(0.624 ns) = 5.669 ns; Loc. = LCCOMB_X20_Y1_N14; Fanout = 1; COMB Node = '74181:inst2\|78~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { 74181:inst2|78~0 74181:inst2|78~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 6.409 ns 74181:inst2\|78~2 5 COMB LCCOMB_X20_Y1_N0 3 " "Info: 5: + IC(0.370 ns) + CELL(0.370 ns) = 6.409 ns; Loc. = LCCOMB_X20_Y1_N0; Fanout = 3; COMB Node = '74181:inst2\|78~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { 74181:inst2|78~1 74181:inst2|78~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.837 ns) + CELL(0.366 ns) 8.612 ns 74181:inst1\|75~1 6 COMB LCCOMB_X26_Y3_N8 2 " "Info: 6: + IC(1.837 ns) + CELL(0.366 ns) = 8.612 ns; Loc. = LCCOMB_X26_Y3_N8; Fanout = 2; COMB Node = '74181:inst1\|75~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.203 ns" { 74181:inst2|78~2 74181:inst1|75~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.206 ns) 9.864 ns 74181:inst1\|82 7 COMB LCCOMB_X24_Y3_N4 1 " "Info: 7: + IC(1.046 ns) + CELL(0.206 ns) = 9.864 ns; Loc. = LCCOMB_X24_Y3_N4; Fanout = 1; COMB Node = '74181:inst1\|82'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { 74181:inst1|75~1 74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.589 ns) 10.820 ns 74244:inst\|10~2 8 COMB LCCOMB_X24_Y3_N30 1 " "Info: 8: + IC(0.367 ns) + CELL(0.589 ns) = 10.820 ns; Loc. = LCCOMB_X24_Y3_N30; Fanout = 1; COMB Node = '74244:inst\|10~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { 74181:inst1|82 74244:inst|10~2 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.165 ns) + CELL(3.236 ns) 16.221 ns D2 9 PIN PIN_113 0 " "Info: 9: + IC(2.165 ns) + CELL(3.236 ns) = 16.221 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'D2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.401 ns" { 74244:inst|10~2 D2 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 16 1392 1568 32 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.622 ns ( 40.82 % ) " "Info: Total cell delay = 6.622 ns ( 40.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.599 ns ( 59.18 % ) " "Info: Total interconnect delay = 9.599 ns ( 59.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.221 ns" { 74273:inst4|15 74181:inst2|46~0 74181:inst2|78~0 74181:inst2|78~1 74181:inst2|78~2 74181:inst1|75~1 74181:inst1|82 74244:inst|10~2 D2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "16.221 ns" { 74273:inst4|15 {} 74181:inst2|46~0 {} 74181:inst2|78~0 {} 74181:inst2|78~1 {} 74181:inst2|78~2 {} 74181:inst1|75~1 {} 74181:inst1|82 {} 74244:inst|10~2 {} D2 {} } { 0.000ns 1.173ns 2.258ns 0.383ns 0.370ns 1.837ns 1.046ns 0.367ns 2.165ns } { 0.000ns 0.615ns 0.616ns 0.624ns 0.370ns 0.366ns 0.206ns 0.589ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { lddr1 inst6 inst6~clkctrl 74273:inst4|15 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { lddr1 {} lddr1~combout {} inst6 {} inst6~clkctrl {} 74273:inst4|15 {} } { 0.000ns 0.000ns 2.555ns 2.513ns 0.828ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.221 ns" { 74273:inst4|15 74181:inst2|46~0 74181:inst2|78~0 74181:inst2|78~1 74181:inst2|78~2 74181:inst1|75~1 74181:inst1|82 74244:inst|10~2 D2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "16.221 ns" { 74273:inst4|15 {} 74181:inst2|46~0 {} 74181:inst2|78~0 {} 74181:inst2|78~1 {} 74181:inst2|78~2 {} 74181:inst1|75~1 {} 74181:inst1|82 {} 74244:inst|10~2 {} D2 {} } { 0.000ns 1.173ns 2.258ns 0.383ns 0.370ns 1.837ns 1.046ns 0.367ns 2.165ns } { 0.000ns 0.615ns 0.616ns 0.624ns 0.370ns 0.366ns 0.206ns 0.589ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S2 D2 23.655 ns Longest " "Info: Longest tpd from source pin \"S2\" to destination pin \"D2\" is 23.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns S2 1 PIN PIN_52 8 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_52; Fanout = 8; PIN Node = 'S2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 824 560 728 840 "S2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.662 ns) + CELL(0.616 ns) 9.222 ns 74181:inst2\|46~0 2 COMB LCCOMB_X24_Y6_N26 3 " "Info: 2: + IC(7.662 ns) + CELL(0.616 ns) = 9.222 ns; Loc. = LCCOMB_X24_Y6_N26; Fanout = 3; COMB Node = '74181:inst2\|46~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.278 ns" { S2 74181:inst2|46~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.258 ns) + CELL(0.616 ns) 12.096 ns 74181:inst2\|78~0 3 COMB LCCOMB_X20_Y1_N28 3 " "Info: 3: + IC(2.258 ns) + CELL(0.616 ns) = 12.096 ns; Loc. = LCCOMB_X20_Y1_N28; Fanout = 3; COMB Node = '74181:inst2\|78~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { 74181:inst2|46~0 74181:inst2|78~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.624 ns) 13.103 ns 74181:inst2\|78~1 4 COMB LCCOMB_X20_Y1_N14 1 " "Info: 4: + IC(0.383 ns) + CELL(0.624 ns) = 13.103 ns; Loc. = LCCOMB_X20_Y1_N14; Fanout = 1; COMB Node = '74181:inst2\|78~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { 74181:inst2|78~0 74181:inst2|78~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 13.843 ns 74181:inst2\|78~2 5 COMB LCCOMB_X20_Y1_N0 3 " "Info: 5: + IC(0.370 ns) + CELL(0.370 ns) = 13.843 ns; Loc. = LCCOMB_X20_Y1_N0; Fanout = 3; COMB Node = '74181:inst2\|78~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { 74181:inst2|78~1 74181:inst2|78~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.837 ns) + CELL(0.366 ns) 16.046 ns 74181:inst1\|75~1 6 COMB LCCOMB_X26_Y3_N8 2 " "Info: 6: + IC(1.837 ns) + CELL(0.366 ns) = 16.046 ns; Loc. = LCCOMB_X26_Y3_N8; Fanout = 2; COMB Node = '74181:inst1\|75~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.203 ns" { 74181:inst2|78~2 74181:inst1|75~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.206 ns) 17.298 ns 74181:inst1\|82 7 COMB LCCOMB_X24_Y3_N4 1 " "Info: 7: + IC(1.046 ns) + CELL(0.206 ns) = 17.298 ns; Loc. = LCCOMB_X24_Y3_N4; Fanout = 1; COMB Node = '74181:inst1\|82'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { 74181:inst1|75~1 74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.589 ns) 18.254 ns 74244:inst\|10~2 8 COMB LCCOMB_X24_Y3_N30 1 " "Info: 8: + IC(0.367 ns) + CELL(0.589 ns) = 18.254 ns; Loc. = LCCOMB_X24_Y3_N30; Fanout = 1; COMB Node = '74244:inst\|10~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { 74181:inst1|82 74244:inst|10~2 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.165 ns) + CELL(3.236 ns) 23.655 ns D2 9 PIN PIN_113 0 " "Info: 9: + IC(2.165 ns) + CELL(3.236 ns) = 23.655 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'D2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.401 ns" { 74244:inst|10~2 D2 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 16 1392 1568 32 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.567 ns ( 31.99 % ) " "Info: Total cell delay = 7.567 ns ( 31.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.088 ns ( 68.01 % ) " "Info: Total interconnect delay = 16.088 ns ( 68.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "23.655 ns" { S2 74181:inst2|46~0 74181:inst2|78~0 74181:inst2|78~1 74181:inst2|78~2 74181:inst1|75~1 74181:inst1|82 74244:inst|10~2 D2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "23.655 ns" { S2 {} S2~combout {} 74181:inst2|46~0 {} 74181:inst2|78~0 {} 74181:inst2|78~1 {} 74181:inst2|78~2 {} 74181:inst1|75~1 {} 74181:inst1|82 {} 74244:inst|10~2 {} D2 {} } { 0.000ns 0.000ns 7.662ns 2.258ns 0.383ns 0.370ns 1.837ns 1.046ns 0.367ns 2.165ns } { 0.000ns 0.944ns 0.616ns 0.616ns 0.624ns 0.370ns 0.366ns 0.206ns 0.589ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74273:inst4\|19 D0 lddr1 0.573 ns register " "Info: th for register \"74273:inst4\|19\" (data pin = \"D0\", clock pin = \"lddr1\") is 0.573 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lddr1 destination 7.712 ns + Longest register " "Info: + Longest clock path from clock \"lddr1\" to destination register is 7.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns lddr1 1 CLK PIN_64 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 1; CLK Node = 'lddr1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lddr1 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 808 160 328 824 "lddr1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.555 ns) + CELL(0.206 ns) 3.705 ns inst6 2 COMB LCCOMB_X27_Y7_N28 1 " "Info: 2: + IC(2.555 ns) + CELL(0.206 ns) = 3.705 ns; Loc. = LCCOMB_X27_Y7_N28; Fanout = 1; COMB Node = 'inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { lddr1 inst6 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.513 ns) + CELL(0.000 ns) 6.218 ns inst6~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.513 ns) + CELL(0.000 ns) = 6.218 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst6~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 7.712 ns 74273:inst4\|19 4 REG LCFF_X24_Y7_N19 2 " "Info: 4: + IC(0.828 ns) + CELL(0.666 ns) = 7.712 ns; Loc. = LCFF_X24_Y7_N19; Fanout = 2; REG Node = '74273:inst4\|19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { inst6~clkctrl 74273:inst4|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 23.55 % ) " "Info: Total cell delay = 1.816 ns ( 23.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.896 ns ( 76.45 % ) " "Info: Total interconnect delay = 5.896 ns ( 76.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { lddr1 inst6 inst6~clkctrl 74273:inst4|19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { lddr1 {} lddr1~combout {} inst6 {} inst6~clkctrl {} 74273:inst4|19 {} } { 0.000ns 0.000ns 2.555ns 2.513ns 0.828ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.445 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D0 1 PIN PIN_86 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_86; Fanout = 1; PIN Node = 'D0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { -16 1360 1536 0 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns D0~0 2 COMB IOC_X28_Y6_N1 5 " "Info: 2: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = IOC_X28_Y6_N1; Fanout = 5; COMB Node = 'D0~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { D0 D0~0 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/exp_r_alu/exp_r_alu.bdf" { { -16 1360 1536 0 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.040 ns) + CELL(0.460 ns) 7.445 ns 74273:inst4\|19 3 REG LCFF_X24_Y7_N19 2 " "Info: 3: + IC(6.040 ns) + CELL(0.460 ns) = 7.445 ns; Loc. = LCFF_X24_Y7_N19; Fanout = 2; REG Node = '74273:inst4\|19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { D0~0 74273:inst4|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 18.87 % ) " "Info: Total cell delay = 1.405 ns ( 18.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.040 ns ( 81.13 % ) " "Info: Total interconnect delay = 6.040 ns ( 81.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.445 ns" { D0 D0~0 74273:inst4|19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.445 ns" { D0 {} D0~0 {} 74273:inst4|19 {} } { 0.000ns 0.000ns 6.040ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.712 ns" { lddr1 inst6 inst6~clkctrl 74273:inst4|19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.712 ns" { lddr1 {} lddr1~combout {} inst6 {} inst6~clkctrl {} 74273:inst4|19 {} } { 0.000ns 0.000ns 2.555ns 2.513ns 0.828ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.445 ns" { D0 D0~0 74273:inst4|19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.445 ns" { D0 {} D0~0 {} 74273:inst4|19 {} } { 0.000ns 0.000ns 6.040ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 10:45:29 2019 " "Info: Processing ended: Wed Mar 13 10:45:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
