/* Xtensa configuration-specific ISA information.

   Customer ID=14128; Build=0x7a38c; Copyright (c) 2003-2018 Tensilica Inc.

   Permission is hereby granted, free of charge, to any person obtaining
   a copy of this software and associated documentation files (the
   "Software"), to deal in the Software without restriction, including
   without limitation the rights to use, copy, modify, merge, publish,
   distribute, sublicense, and/or sell copies of the Software, and to
   permit persons to whom the Software is furnished to do so, subject to
   the following conditions:

   The above copyright notice and this permission notice shall be included
   in all copies or substantial portions of the Software.

   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
   MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
   IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
   CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
   TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
   SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.  */

#include "ansidecl.h"
#include <xtensa-isa.h>
#include "xtensa-isa-internal.h"


/* Sysregs.  */

static xtensa_sysreg_internal sysregs[] = {
  { "LBEG", 0, 0 },
  { "LEND", 1, 0 },
  { "LCOUNT", 2, 0 },
  { "BR", 4, 0 },
  { "MMID", 89, 0 },
  { "DDR", 104, 0 },
  { "CONFIGID0", 176, 0 },
  { "CONFIGID1", 208, 0 },
  { "INTERRUPT", 226, 0 },
  { "INTCLEAR", 227, 0 },
  { "CCOUNT", 234, 0 },
  { "PRID", 235, 0 },
  { "ICOUNT", 236, 0 },
  { "CCOMPARE0", 240, 0 },
  { "VECBASE", 231, 0 },
  { "EPC1", 177, 0 },
  { "EPC2", 178, 0 },
  { "EXCSAVE1", 209, 0 },
  { "EXCSAVE2", 210, 0 },
  { "EPS2", 194, 0 },
  { "EXCCAUSE", 232, 0 },
  { "DEPC", 192, 0 },
  { "EXCVADDR", 238, 0 },
  { "WINDOWBASE", 72, 0 },
  { "WINDOWSTART", 73, 0 },
  { "MECR", 110, 0 },
  { "MEPC", 106, 0 },
  { "MEPS", 107, 0 },
  { "MESAVE", 108, 0 },
  { "MEVADDR", 111, 0 },
  { "MESR", 109, 0 },
  { "MEMCTL", 97, 0 },
  { "SAR", 3, 0 },
  { "PS", 230, 0 },
  { "MISC0", 244, 0 },
  { "MISC1", 245, 0 },
  { "INTENABLE", 228, 0 },
  { "DBREAKA0", 144, 0 },
  { "DBREAKC0", 160, 0 },
  { "DBREAKA1", 145, 0 },
  { "DBREAKC1", 161, 0 },
  { "IBREAKA0", 128, 0 },
  { "IBREAKA1", 129, 0 },
  { "IBREAKENABLE", 96, 0 },
  { "ICOUNTLEVEL", 237, 0 },
  { "DEBUGCAUSE", 233, 0 },
  { "CACHEADRDIS", 98, 0 },
  { "MPUENB", 90, 0 },
  { "CPENABLE", 224, 0 },
  { "ATOMCTL", 99, 0 },
  { "ERACCESS", 95, 0 },
  { "CBEGIN", 246, 1 },
  { "CEND", 247, 1 },
  { "FCR", 232, 1 },
  { "FSR", 233, 1 },
  { "bbx_ur0", -1, 1 },
  { "bbx_ur_opreg", 0, 1 },
  { "bbx_ur_treg", 1, 1 }
};

#define NUM_SYSREGS 58
#define MAX_SPECIAL_REG 245
#define MAX_USER_REG 247


/* Processor states.  */

static xtensa_state_internal states[] = {
  { "LCOUNT", 32, 0 },
  { "PC", 32, 0 },
  { "ICOUNT", 32, 0 },
  { "DDR", 32, 0 },
  { "INTERRUPT", 17, 0 },
  { "CCOUNT", 32, 0 },
  { "XTSYNC", 1, 0 },
  { "VECBASE", 23, 0 },
  { "EPC1", 32, 0 },
  { "EPC2", 32, 0 },
  { "EXCSAVE1", 32, 0 },
  { "EXCSAVE2", 32, 0 },
  { "EPS2", 15, 0 },
  { "EXCCAUSE", 6, 0 },
  { "PSINTLEVEL", 4, 0 },
  { "PSUM", 1, 0 },
  { "PSWOE", 1, 0 },
  { "PSRING", 2, 0 },
  { "PSEXCM", 1, 0 },
  { "DEPC", 32, 0 },
  { "EXCVADDR", 32, 0 },
  { "WindowBase", 3, 0 },
  { "WindowStart", 8, 0 },
  { "PSCALLINC", 2, 0 },
  { "PSOWB", 4, 0 },
  { "MECR", 7, XTENSA_STATE_IS_SHARED_OR },
  { "MEPC", 32, 0 },
  { "MEPS", 15, 0 },
  { "MESAVE", 32, 0 },
  { "MEVADDR", 32, 0 },
  { "MESRErrEnab", 1, 0 },
  { "MESRErrTest", 1, 0 },
  { "MESRMemE", 1, 0 },
  { "MESRDME", 1, 0 },
  { "MESRMemType", 4, 0 },
  { "MESRAccType", 2, 0 },
  { "MESRErrType", 2, 0 },
  { "MESRWay", 1, 0 },
  { "MESRDataExc", 1, 0 },
  { "MESRInstExc", 1, 0 },
  { "MESRRCE", 1, 0 },
  { "MESRDLCE", 1, 0 },
  { "MESRILCE", 1, 0 },
  { "LBEG", 32, 0 },
  { "LEND", 32, 0 },
  { "MEMCTL", 24, 0 },
  { "SAR", 6, 0 },
  { "MISC0", 32, 0 },
  { "MISC1", 32, 0 },
  { "MPUNUMENTRIES", 6, 0 },
  { "InOCDMode", 1, 0 },
  { "INTENABLE", 17, 0 },
  { "DBREAKA0", 32, 0 },
  { "DBREAKC0", 8, 0 },
  { "DBREAKA1", 32, 0 },
  { "DBREAKC1", 8, 0 },
  { "IBREAKA0", 32, 0 },
  { "IBREAKA1", 32, 0 },
  { "IBREAKENABLE", 2, 0 },
  { "ICOUNTLEVEL", 4, 0 },
  { "DEBUGCAUSE", 6, 0 },
  { "DBNUM", 4, 0 },
  { "CCOMPARE0", 32, 0 },
  { "CACHEADRDIS", 8, 0 },
  { "MPUENB", 32, 0 },
  { "CPENABLE", 3, 0 },
  { "ATOMCTL", 9, 0 },
  { "ERI_RAW_INTERLOCK", 1, 0 },
  { "ERACCESS", 16, 0 },
  { "CBEGIN", 32, 0 },
  { "CEND", 32, 0 },
  { "RoundMode", 2, 0 },
  { "InvalidEnable", 1, 0 },
  { "DivZeroEnable", 1, 0 },
  { "OverflowEnable", 1, 0 },
  { "UnderflowEnable", 1, 0 },
  { "InexactEnable", 1, 0 },
  { "InvalidFlag", 1, XTENSA_STATE_IS_SHARED_OR },
  { "DivZeroFlag", 1, XTENSA_STATE_IS_SHARED_OR },
  { "OverflowFlag", 1, XTENSA_STATE_IS_SHARED_OR },
  { "UnderflowFlag", 1, XTENSA_STATE_IS_SHARED_OR },
  { "InexactFlag", 1, XTENSA_STATE_IS_SHARED_OR },
  { "FPreserved20", 20, 0 },
  { "FPreserved20a", 20, 0 },
  { "FPreserved5", 5, 0 },
  { "FPreserved7", 7, 0 },
  { "BBX_STATE0", 128, 0 },
  { "BBX_OPBR0", 4, 0 },
  { "BBX_OPBR1", 4, 0 },
  { "BBX_OPBW0", 4, 0 },
  { "BBX_TBR0", 2, 0 },
  { "BBX_TBR1", 2, 0 },
  { "BBX_TBW0", 2, 0 }
};

#define NUM_STATES 93

enum xtensa_state_id {
  STATE_LCOUNT,
  STATE_PC,
  STATE_ICOUNT,
  STATE_DDR,
  STATE_INTERRUPT,
  STATE_CCOUNT,
  STATE_XTSYNC,
  STATE_VECBASE,
  STATE_EPC1,
  STATE_EPC2,
  STATE_EXCSAVE1,
  STATE_EXCSAVE2,
  STATE_EPS2,
  STATE_EXCCAUSE,
  STATE_PSINTLEVEL,
  STATE_PSUM,
  STATE_PSWOE,
  STATE_PSRING,
  STATE_PSEXCM,
  STATE_DEPC,
  STATE_EXCVADDR,
  STATE_WindowBase,
  STATE_WindowStart,
  STATE_PSCALLINC,
  STATE_PSOWB,
  STATE_MECR,
  STATE_MEPC,
  STATE_MEPS,
  STATE_MESAVE,
  STATE_MEVADDR,
  STATE_MESRErrEnab,
  STATE_MESRErrTest,
  STATE_MESRMemE,
  STATE_MESRDME,
  STATE_MESRMemType,
  STATE_MESRAccType,
  STATE_MESRErrType,
  STATE_MESRWay,
  STATE_MESRDataExc,
  STATE_MESRInstExc,
  STATE_MESRRCE,
  STATE_MESRDLCE,
  STATE_MESRILCE,
  STATE_LBEG,
  STATE_LEND,
  STATE_MEMCTL,
  STATE_SAR,
  STATE_MISC0,
  STATE_MISC1,
  STATE_MPUNUMENTRIES,
  STATE_InOCDMode,
  STATE_INTENABLE,
  STATE_DBREAKA0,
  STATE_DBREAKC0,
  STATE_DBREAKA1,
  STATE_DBREAKC1,
  STATE_IBREAKA0,
  STATE_IBREAKA1,
  STATE_IBREAKENABLE,
  STATE_ICOUNTLEVEL,
  STATE_DEBUGCAUSE,
  STATE_DBNUM,
  STATE_CCOMPARE0,
  STATE_CACHEADRDIS,
  STATE_MPUENB,
  STATE_CPENABLE,
  STATE_ATOMCTL,
  STATE_ERI_RAW_INTERLOCK,
  STATE_ERACCESS,
  STATE_CBEGIN,
  STATE_CEND,
  STATE_RoundMode,
  STATE_InvalidEnable,
  STATE_DivZeroEnable,
  STATE_OverflowEnable,
  STATE_UnderflowEnable,
  STATE_InexactEnable,
  STATE_InvalidFlag,
  STATE_DivZeroFlag,
  STATE_OverflowFlag,
  STATE_UnderflowFlag,
  STATE_InexactFlag,
  STATE_FPreserved20,
  STATE_FPreserved20a,
  STATE_FPreserved5,
  STATE_FPreserved7,
  STATE_BBX_STATE0,
  STATE_BBX_OPBR0,
  STATE_BBX_OPBR1,
  STATE_BBX_OPBW0,
  STATE_BBX_TBR0,
  STATE_BBX_TBR1,
  STATE_BBX_TBW0
};


/* Field definitions.  */

static unsigned
Field_t_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_s_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_s_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_r_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_op2_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  return tie_t;
}

static void
Field_op2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_op1_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
  return tie_t;
}

static void
Field_op1_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
}

static unsigned
Field_op0_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_op0_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_n_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_n_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_m_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_m_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_sr_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_sr_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_thi3_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_thi3_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_st_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_st_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_inst_23_16_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 8) >> 24);
  return tie_t;
}

static void
Field_fld_inst_23_16_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0000) | (tie_t << 16);
}

static unsigned
Field_fld_inst_3_0_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_inst_3_0_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_inst_23_22_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 8) >> 30);
  return tie_t;
}

static void
Field_fld_inst_23_22_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00000) | (tie_t << 22);
}

static unsigned
Field_fld_inst_19_16_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
  return tie_t;
}

static void
Field_fld_inst_19_16_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
}

static unsigned
Field_fld_inst_7_0_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_inst_7_0_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_op0_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_op0_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_t_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_r_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_r_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_op0_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_op0_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_z_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
  return tie_t;
}

static void
Field_z_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
}

static unsigned
Field_i_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_i_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_s_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_s_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 13) | ((insn[0] << 3) >> 19);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 19) >> 19;
  insn[0] = (insn[0] & ~0x1fff0000) | (tie_t << 16);
}

static unsigned
Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 17) | ((insn[0] << 3) >> 15);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 15) >> 15;
  insn[0] = (insn[0] & ~0x1ffff000) | (tie_t << 12);
}

static unsigned
Field_fld_f0_s0_ldstalu_28_17_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 3) >> 20);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_28_17_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0x1ffe0000) | (tie_t << 17);
}

static unsigned
Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 11) | ((insn[0] << 3) >> 21);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0x1ffc0000) | (tie_t << 18);
}

static unsigned
Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f0_s0_ldstalu_28_4_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 25) | ((insn[0] << 3) >> 7);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_28_4_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 7) >> 7;
  insn[0] = (insn[0] & ~0x1ffffff0) | (tie_t << 4);
}

static unsigned
Field_fld_f0_s0_ldstalu_28_9_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 20) | ((insn[0] << 3) >> 12);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_28_9_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 12) >> 12;
  insn[0] = (insn[0] & ~0x1ffffe00) | (tie_t << 9);
}

static unsigned
Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f0_s0_ldstalu_28_13_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 16) | ((insn[0] << 3) >> 16);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_28_13_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 16) >> 16;
  insn[0] = (insn[0] & ~0x1fffe000) | (tie_t << 13);
}

static unsigned
Field_fld_f0_s0_ldstalu_28_8_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 21) | ((insn[0] << 3) >> 11);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_28_8_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 11) >> 11;
  insn[0] = (insn[0] & ~0x1fffff00) | (tie_t << 8);
}

static unsigned
Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_fld_f0_s0_ldstalu_11_4_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_11_4_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_f0_s0_ldstalu_11_9_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_11_9_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f0_s0_ldstalu_3_3_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_3_3_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 14) | ((insn[0] << 3) >> 18);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 18) >> 18;
  insn[0] = (insn[0] & ~0x1fff8000) | (tie_t << 15);
}

static unsigned
Field_fld_f0_s0_ldstalu_7_6_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_7_6_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 3) >> 17);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 17) >> 17;
  insn[0] = (insn[0] & ~0x1fffc000) | (tie_t << 14);
}

static unsigned
Field_fld_f0_s0_ldstalu_14_14_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_14_14_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_f0_s0_ldstalu_11_2_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 20) >> 22);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_11_2_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0xffc) | (tie_t << 2);
}

static unsigned
Field_fld_f0_s0_ldstalu_11_0_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 20) >> 20);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_11_0_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0xfff) | (tie_t << 0);
}

static unsigned
Field_fld_f0_s0_ldstalu_9_8_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_9_8_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_fld_f0_s0_ldstalu_28_10_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 19) | ((insn[0] << 3) >> 13);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_28_10_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 13) >> 13;
  insn[0] = (insn[0] & ~0x1ffffc00) | (tie_t << 10);
}

static unsigned
Field_fld_f0_s0_ldstalu_4_4_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_4_4_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
}

static unsigned
Field_fld_f0_s0_ldstalu_14_10_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_14_10_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_f0_s0_ldstalu_9_4_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 22) >> 26);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_9_4_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f0) | (tie_t << 4);
}

static unsigned
Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 3) >> 23);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x1ff00000) | (tie_t << 20);
}

static unsigned
Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_f0_s0_ldstalu_11_10_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_11_10_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 14) >> 26);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f000) | (tie_t << 12);
}

static unsigned
Field_fld_f0_s1_ldpk_5_5_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 26) >> 31);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_5_5_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x20) | (tie_t << 5);
}

static unsigned
Field_fld_f0_s1_ldpk_17_0_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 18) | ((insn[0] << 14) >> 14);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_17_0_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 14) >> 14;
  insn[0] = (insn[0] & ~0x3ffff) | (tie_t << 0);
}

static unsigned
Field_fld_f0_s1_ldpk_17_13_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 14) >> 27);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_17_13_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e000) | (tie_t << 13);
}

static unsigned
Field_fld_f0_s1_ldpk_9_7_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 22) >> 29);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_9_7_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x380) | (tie_t << 7);
}

static unsigned
Field_fld_f0_s1_ldpk_5_3_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 26) >> 29);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_5_3_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38) | (tie_t << 3);
}

static unsigned
Field_fld_f0_s1_ldpk_7_7_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_7_7_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_f0_s1_ldpk_9_9_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_9_9_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
}

static unsigned
Field_fld_f0_s1_ldpk_7_3_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 24) >> 27);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_7_3_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf8) | (tie_t << 3);
}

static unsigned
Field_fld_f0_s1_ldpk_7_4_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_7_4_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 14) >> 22);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x3ff00) | (tie_t << 8);
}

static unsigned
Field_fld_f0_s1_ldpk_10_8_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_10_8_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_f0_s1_ldpk_7_0_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_7_0_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f0_s1_ldpk_17_10_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 14) >> 24);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_17_10_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x3fc00) | (tie_t << 10);
}

static unsigned
Field_fld_f0_s2_mul_18_0_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 19) | ((insn[0] << 13) >> 13);
  return tie_t;
}

static void
Field_fld_f0_s2_mul_18_0_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 13) >> 13;
  insn[0] = (insn[0] & ~0x7ffff) | (tie_t << 0);
}

static unsigned
Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 13) >> 27);
  return tie_t;
}

static void
Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c000) | (tie_t << 14);
}

static unsigned
Field_fld_f0_s2_mul_3_1_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
  return tie_t;
}

static void
Field_fld_f0_s2_mul_3_1_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
}

static unsigned
Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f0_s2_mul_11_6_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 20) >> 26);
  return tie_t;
}

static void
Field_fld_f0_s2_mul_11_6_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc0) | (tie_t << 6);
}

static unsigned
Field_fld_f0_s2_mul_7_0_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f0_s2_mul_7_0_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f0_s2_mul_3_3_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_f0_s2_mul_3_3_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_f0_s2_mul_18_11_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 13) >> 24);
  return tie_t;
}

static void
Field_fld_f0_s2_mul_18_11_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x7f800) | (tie_t << 11);
}

static unsigned
Field_fld_f0_s2_mul_7_7_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f0_s2_mul_7_7_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f0_s2_mul_11_4_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_f0_s2_mul_11_4_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_f0_s2_mul_7_6_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_f0_s2_mul_7_6_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_f0_s2_mul_11_11_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_fld_f0_s2_mul_11_11_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 10) >> 26);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f0000) | (tie_t << 16);
}

static unsigned
Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f0_s3_alu_21_15_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 10) >> 25);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_21_15_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x3f8000) | (tie_t << 15);
}

static unsigned
Field_fld_f0_s3_alu_21_0_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 22) | ((insn[0] << 10) >> 10);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_21_0_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 10) >> 10;
  insn[0] = (insn[0] & ~0x3fffff) | (tie_t << 0);
}

static unsigned
Field_fld_f0_s3_alu_21_17_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 10) >> 27);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_21_17_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0000) | (tie_t << 17);
}

static unsigned
Field_fld_f0_s3_alu_11_11_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_11_11_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f0_s3_alu_21_11_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 11) | ((insn[0] << 10) >> 21);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_21_11_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0x3ff800) | (tie_t << 11);
}

static unsigned
Field_fld_f0_s3_alu_7_4_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_7_4_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 10) >> 29);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x380000) | (tie_t << 19);
}

static unsigned
Field_fld_f0_s3_alu_15_11_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 16) >> 27);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_15_11_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf800) | (tie_t << 11);
}

static unsigned
Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f0_s3_alu_11_0_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 20) >> 20);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_11_0_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0xfff) | (tie_t << 0);
}

static unsigned
Field_fld_f0_s3_alu_15_12_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_15_12_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_f0_s3_alu_11_4_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_11_4_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_f0_s3_alu_15_8_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_15_8_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_fld_f0_s3_alu_3_1_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_3_1_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
}

static unsigned
Field_fld_f0_s3_alu_15_14_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_15_14_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
}

static unsigned
Field_fld_f0_s3_alu_21_4_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 18) | ((insn[0] << 10) >> 14);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_21_4_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 14) >> 14;
  insn[0] = (insn[0] & ~0x3ffff0) | (tie_t << 4);
}

static unsigned
Field_fld_f0_s3_alu_9_0_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 22) >> 22);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_9_0_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x3ff) | (tie_t << 0);
}

static unsigned
Field_fld_f0_s3_alu_9_4_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 22) >> 26);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_9_4_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f0) | (tie_t << 4);
}

static unsigned
Field_fld_f0_s3_alu_9_5_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_9_5_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_f0_s3_alu_9_9_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_9_9_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
}

static unsigned
Field_fld_f0_s3_alu_9_8_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_9_8_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 10) >> 22);
  return tie_t;
}

static void
Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x3ff000) | (tie_t << 12);
}

static unsigned
Field_fld_f1_s0_st_21_16_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 10) >> 26);
  return tie_t;
}

static void
Field_fld_f1_s0_st_21_16_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f0000) | (tie_t << 16);
}

static unsigned
Field_fld_f1_s0_st_3_0_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f1_s0_st_3_0_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f1_s0_st_21_0_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 22) | ((insn[0] << 10) >> 10);
  return tie_t;
}

static void
Field_fld_f1_s0_st_21_0_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 10) >> 10;
  insn[0] = (insn[0] & ~0x3fffff) | (tie_t << 0);
}

static unsigned
Field_fld_f1_s0_st_21_4_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 18) | ((insn[0] << 10) >> 14);
  return tie_t;
}

static void
Field_fld_f1_s0_st_21_4_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 14) >> 14;
  insn[0] = (insn[0] & ~0x3ffff0) | (tie_t << 4);
}

static unsigned
Field_fld_f1_s0_st_21_9_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 13) | ((insn[0] << 10) >> 19);
  return tie_t;
}

static void
Field_fld_f1_s0_st_21_9_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 19) >> 19;
  insn[0] = (insn[0] & ~0x3ffe00) | (tie_t << 9);
}

static unsigned
Field_fld_f1_s0_st_7_4_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f1_s0_st_7_4_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f1_s0_st_21_13_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 10) >> 23);
  return tie_t;
}

static void
Field_fld_f1_s0_st_21_13_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x3fe000) | (tie_t << 13);
}

static unsigned
Field_fld_f1_s0_st_21_8_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 14) | ((insn[0] << 10) >> 18);
  return tie_t;
}

static void
Field_fld_f1_s0_st_21_8_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 18) >> 18;
  insn[0] = (insn[0] & ~0x3fff00) | (tie_t << 8);
}

static unsigned
Field_fld_f1_s0_st_21_15_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 10) >> 25);
  return tie_t;
}

static void
Field_fld_f1_s0_st_21_15_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x3f8000) | (tie_t << 15);
}

static unsigned
Field_fld_f1_s0_st_11_10_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_fld_f1_s0_st_11_10_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_fld_f1_s0_st_11_8_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_f1_s0_st_11_8_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f1_s0_st_21_14_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 10) >> 24);
  return tie_t;
}

static void
Field_fld_f1_s0_st_21_14_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x3fc000) | (tie_t << 14);
}

static unsigned
Field_fld_f1_s0_st_21_17_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 10) >> 27);
  return tie_t;
}

static void
Field_fld_f1_s0_st_21_17_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0000) | (tie_t << 17);
}

static unsigned
Field_fld_f1_s1_base_14_12_Slot_f1_s1_base_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_f1_s1_base_14_12_Slot_f1_s1_base_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_f1_s1_base_14_0_Slot_f1_s1_base_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 17) >> 17);
  return tie_t;
}

static void
Field_fld_f1_s1_base_14_0_Slot_f1_s1_base_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 17) >> 17;
  insn[0] = (insn[0] & ~0x7fff) | (tie_t << 0);
}

static unsigned
Field_fld_f1_s1_base_14_10_Slot_f1_s1_base_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_f1_s1_base_14_10_Slot_f1_s1_base_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_f1_s1_base_3_0_Slot_f1_s1_base_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f1_s1_base_3_0_Slot_f1_s1_base_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f1_s2_walumul_18_0_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 19) | ((insn[0] << 13) >> 13);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_18_0_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 13) >> 13;
  insn[0] = (insn[0] & ~0x7ffff) | (tie_t << 0);
}

static unsigned
Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 13) >> 30);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x60000) | (tie_t << 17);
}

static unsigned
Field_fld_f1_s2_walumul_14_10_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_14_10_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f1_s2_walumul_14_9_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 17) >> 26);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_14_9_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x7e00) | (tie_t << 9);
}

static unsigned
Field_fld_f1_s2_walumul_18_15_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 13) >> 28);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_18_15_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x78000) | (tie_t << 15);
}

static unsigned
Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_f1_s2_walumul_14_8_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 17) >> 25);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_14_8_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f00) | (tie_t << 8);
}

static unsigned
Field_fld_f1_s2_walumul_14_6_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 17) >> 23);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_14_6_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x7fc0) | (tie_t << 6);
}

static unsigned
Field_fld_f1_s2_walumul_11_8_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_11_8_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f1_s2_walumul_18_10_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 13) >> 23);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_18_10_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x7fc00) | (tie_t << 10);
}

static unsigned
Field_fld_f1_s2_walumul_7_4_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_7_4_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f1_s2_walumul_5_0_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 26) >> 26);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_5_0_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f) | (tie_t << 0);
}

static unsigned
Field_fld_f1_s2_walumul_7_0_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_7_0_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f1_s2_walumul_7_7_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_7_7_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f1_s2_walumul_14_11_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 17) >> 28);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_14_11_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x7800) | (tie_t << 11);
}

static unsigned
Field_fld_f1_s2_walumul_14_4_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 11) | ((insn[0] << 17) >> 21);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_14_4_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0x7ff0) | (tie_t << 4);
}

static unsigned
Field_fld_f1_s2_walumul_11_7_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 20) >> 27);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_11_7_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf80) | (tie_t << 7);
}

static unsigned
Field_fld_f1_s3_alu_14_0_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 17) >> 17);
  return tie_t;
}

static void
Field_fld_f1_s3_alu_14_0_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 17) >> 17;
  insn[0] = (insn[0] & ~0x7fff) | (tie_t << 0);
}

static unsigned
Field_fld_f1_s3_alu_14_12_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_f1_s3_alu_14_12_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_f1_s3_alu_5_5_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 26) >> 31);
  return tie_t;
}

static void
Field_fld_f1_s3_alu_5_5_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x20) | (tie_t << 5);
}

static unsigned
Field_fld_f1_s3_alu_14_9_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 17) >> 26);
  return tie_t;
}

static void
Field_fld_f1_s3_alu_14_9_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x7e00) | (tie_t << 9);
}

static unsigned
Field_fld_f1_s3_alu_5_3_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 26) >> 29);
  return tie_t;
}

static void
Field_fld_f1_s3_alu_5_3_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38) | (tie_t << 3);
}

static unsigned
Field_fld_f1_s3_alu_14_11_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 17) >> 28);
  return tie_t;
}

static void
Field_fld_f1_s3_alu_14_11_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x7800) | (tie_t << 11);
}

static unsigned
Field_fld_f1_s3_alu_5_4_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_f1_s3_alu_5_4_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_f1_s4_move_13_0_Slot_f1_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 14) | ((insn[0] << 18) >> 18);
  return tie_t;
}

static void
Field_fld_f1_s4_move_13_0_Slot_f1_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 18) >> 18;
  insn[0] = (insn[0] & ~0x3fff) | (tie_t << 0);
}

static unsigned
Field_fld_f1_s4_move_13_12_Slot_f1_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_f1_s4_move_13_12_Slot_f1_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_f1_s4_move_3_3_Slot_f1_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_f1_s4_move_3_3_Slot_f1_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_f1_s4_move_3_0_Slot_f1_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f1_s4_move_3_0_Slot_f1_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 12) >> 24);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff000) | (tie_t << 12);
}

static unsigned
Field_fld_f2_s0_ldst_19_16_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_19_16_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
}

static unsigned
Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f2_s0_ldst_19_0_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 20) | ((insn[0] << 12) >> 12);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_19_0_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 12) >> 12;
  insn[0] = (insn[0] & ~0xfffff) | (tie_t << 0);
}

static unsigned
Field_fld_f2_s0_ldst_19_4_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 16) | ((insn[0] << 12) >> 16);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_19_4_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 16) >> 16;
  insn[0] = (insn[0] & ~0xffff0) | (tie_t << 4);
}

static unsigned
Field_fld_f2_s0_ldst_7_5_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_7_5_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_f2_s0_ldst_7_4_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_7_4_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f2_s0_ldst_19_8_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 12) >> 20);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_19_8_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0xfff00) | (tie_t << 8);
}

static unsigned
Field_fld_f2_s0_ldst_3_3_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_3_3_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_f2_s0_ldst_19_14_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_19_14_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
}

static unsigned
Field_fld_f2_s0_ldst_19_17_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 12) >> 29);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_19_17_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0000) | (tie_t << 17);
}

static unsigned
Field_fld_f2_s0_ldst_7_7_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_7_7_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f2_s0_ldst_19_13_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 12) >> 25);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_19_13_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0xfe000) | (tie_t << 13);
}

static unsigned
Field_fld_f2_s0_ldst_9_9_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_9_9_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
}

static unsigned
Field_fld_f2_s0_ldst_19_11_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 12) >> 23);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_19_11_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0xff800) | (tie_t << 11);
}

static unsigned
Field_fld_f2_s0_ldst_3_2_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_3_2_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
}

static unsigned
Field_fld_f2_s0_ldst_13_11_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 18) >> 29);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_13_11_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x3800) | (tie_t << 11);
}

static unsigned
Field_fld_f2_s0_ldst_9_8_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_9_8_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_f2_s0_ldst_6_3_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 25) >> 28);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_6_3_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x78) | (tie_t << 3);
}

static unsigned
Field_fld_f2_s0_ldst_19_10_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 12) >> 22);
  return tie_t;
}

static void
Field_fld_f2_s0_ldst_19_10_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0xffc00) | (tie_t << 10);
}

static unsigned
Field_fld_f2_s1_ld_15_0_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 16) | ((insn[0] << 16) >> 16);
  return tie_t;
}

static void
Field_fld_f2_s1_ld_15_0_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 16) >> 16;
  insn[0] = (insn[0] & ~0xffff) | (tie_t << 0);
}

static unsigned
Field_fld_f2_s1_ld_15_13_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 16) >> 29);
  return tie_t;
}

static void
Field_fld_f2_s1_ld_15_13_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe000) | (tie_t << 13);
}

static unsigned
Field_fld_f2_s1_ld_11_8_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_f2_s1_ld_11_8_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f2_s1_ld_5_3_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 26) >> 29);
  return tie_t;
}

static void
Field_fld_f2_s1_ld_5_3_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38) | (tie_t << 3);
}

static unsigned
Field_fld_f2_s1_ld_5_4_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_f2_s1_ld_5_4_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_f2_s1_ld_15_8_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  return tie_t;
}

static void
Field_fld_f2_s1_ld_15_8_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_fld_f2_s1_ld_3_3_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_f2_s1_ld_3_3_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_f2_s1_ld_5_0_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 26) >> 26);
  return tie_t;
}

static void
Field_fld_f2_s1_ld_5_0_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f) | (tie_t << 0);
}

static unsigned
Field_fld_f2_s1_ld_15_12_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_f2_s1_ld_15_12_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_f2_s1_ld_7_3_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 24) >> 27);
  return tie_t;
}

static void
Field_fld_f2_s1_ld_7_3_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf8) | (tie_t << 3);
}

static unsigned
Field_fld_f2_s1_ld_15_14_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
  return tie_t;
}

static void
Field_fld_f2_s1_ld_15_14_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
}

static unsigned
Field_fld_f2_s1_ld_11_4_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_f2_s1_ld_11_4_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_f2_s1_ld_7_4_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f2_s1_ld_7_4_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f2_s1_ld_7_5_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_f2_s1_ld_7_5_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_f2_s1_ld_7_0_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f2_s1_ld_7_0_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f2_s2_walumul_17_0_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 18) | ((insn[0] << 14) >> 14);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_17_0_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 14) >> 14;
  insn[0] = (insn[0] & ~0x3ffff) | (tie_t << 0);
}

static unsigned
Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 14) >> 27);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e000) | (tie_t << 13);
}

static unsigned
Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 21) >> 27);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c0) | (tie_t << 6);
}

static unsigned
Field_fld_f2_s2_walumul_10_5_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 21) >> 26);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_10_5_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x7e0) | (tie_t << 5);
}

static unsigned
Field_fld_f2_s2_walumul_10_10_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 21) >> 31);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_10_10_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x400) | (tie_t << 10);
}

static unsigned
Field_fld_f2_s2_walumul_2_2_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 29) >> 31);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_2_2_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4) | (tie_t << 2);
}

static unsigned
Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_f2_s2_walumul_10_4_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 21) >> 25);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_10_4_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f0) | (tie_t << 4);
}

static unsigned
Field_fld_f2_s2_walumul_10_2_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 21) >> 23);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_10_2_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x7fc) | (tie_t << 2);
}

static unsigned
Field_fld_f2_s2_walumul_17_10_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 14) >> 24);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_17_10_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x3fc00) | (tie_t << 10);
}

static unsigned
Field_fld_f2_s2_walumul_7_6_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_7_6_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_f2_s2_walumul_2_0_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_2_0_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_f2_s2_walumul_17_11_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 14) >> 25);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_17_11_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x3f800) | (tie_t << 11);
}

static unsigned
Field_fld_f2_s2_walumul_7_4_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_7_4_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f2_s2_walumul_1_0_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_1_0_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_f2_s2_walumul_3_0_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_3_0_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_f2_s2_walumul_10_7_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 21) >> 28);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_10_7_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x780) | (tie_t << 7);
}

static unsigned
Field_fld_f2_s2_walumul_10_0_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 11) | ((insn[0] << 21) >> 21);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_10_0_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0x7ff) | (tie_t << 0);
}

static unsigned
Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 10) >> 26);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f0000) | (tie_t << 16);
}

static unsigned
Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f2_s3_alu_11_7_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 20) >> 27);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_11_7_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf80) | (tie_t << 7);
}

static unsigned
Field_fld_f2_s3_alu_21_0_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 22) | ((insn[0] << 10) >> 10);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_21_0_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 10) >> 10;
  insn[0] = (insn[0] & ~0x3fffff) | (tie_t << 0);
}

static unsigned
Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f2_s3_alu_11_11_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_11_11_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_f2_s3_alu_21_11_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 11) | ((insn[0] << 10) >> 21);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_21_11_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0x3ff800) | (tie_t << 11);
}

static unsigned
Field_fld_f2_s3_alu_7_4_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_7_4_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 10) >> 29);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x380000) | (tie_t << 19);
}

static unsigned
Field_fld_f2_s3_alu_15_11_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 16) >> 27);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_15_11_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf800) | (tie_t << 11);
}

static unsigned
Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f2_s3_alu_11_0_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 20) >> 20);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_11_0_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0xfff) | (tie_t << 0);
}

static unsigned
Field_fld_f2_s3_alu_15_12_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_15_12_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_f2_s3_alu_11_4_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_11_4_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_f2_s3_alu_15_8_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_15_8_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_fld_f2_s3_alu_21_18_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 10) >> 28);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_21_18_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0000) | (tie_t << 18);
}

static unsigned
Field_fld_f2_s4_move_12_0_Slot_f2_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 13) | ((insn[0] << 19) >> 19);
  return tie_t;
}

static void
Field_fld_f2_s4_move_12_0_Slot_f2_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 19) >> 19;
  insn[0] = (insn[0] & ~0x1fff) | (tie_t << 0);
}

static unsigned
Field_fld_f2_s4_move_12_11_Slot_f2_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 19) >> 30);
  return tie_t;
}

static void
Field_fld_f2_s4_move_12_11_Slot_f2_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x1800) | (tie_t << 11);
}

static unsigned
Field_fld_f2_s4_move_12_8_Slot_f2_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_f2_s4_move_12_8_Slot_f2_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_f2_s4_move_12_12_Slot_f2_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_fld_f2_s4_move_12_12_Slot_f2_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 12) >> 24);
  return tie_t;
}

static void
Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff000) | (tie_t << 12);
}

static unsigned
Field_fld_f3_s0_st_19_16_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
  return tie_t;
}

static void
Field_fld_f3_s0_st_19_16_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
}

static unsigned
Field_fld_f3_s0_st_3_0_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f3_s0_st_3_0_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f3_s0_st_19_0_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 20) | ((insn[0] << 12) >> 12);
  return tie_t;
}

static void
Field_fld_f3_s0_st_19_0_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 12) >> 12;
  insn[0] = (insn[0] & ~0xfffff) | (tie_t << 0);
}

static unsigned
Field_fld_f3_s0_st_19_4_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 16) | ((insn[0] << 12) >> 16);
  return tie_t;
}

static void
Field_fld_f3_s0_st_19_4_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 16) >> 16;
  insn[0] = (insn[0] & ~0xffff0) | (tie_t << 4);
}

static unsigned
Field_fld_f3_s0_st_19_9_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 11) | ((insn[0] << 12) >> 21);
  return tie_t;
}

static void
Field_fld_f3_s0_st_19_9_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0xffe00) | (tie_t << 9);
}

static unsigned
Field_fld_f3_s0_st_7_4_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f3_s0_st_7_4_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f3_s0_st_19_8_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 12) >> 20);
  return tie_t;
}

static void
Field_fld_f3_s0_st_19_8_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0xfff00) | (tie_t << 8);
}

static unsigned
Field_fld_f3_s0_st_7_7_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f3_s0_st_7_7_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f3_s0_st_19_14_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  return tie_t;
}

static void
Field_fld_f3_s0_st_19_14_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
}

static unsigned
Field_fld_f3_s0_st_11_10_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_fld_f3_s0_st_11_10_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_fld_f3_s0_st_11_8_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_f3_s0_st_11_8_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f3_s0_st_11_4_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_f3_s0_st_11_4_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_f3_s0_st_11_2_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 20) >> 22);
  return tie_t;
}

static void
Field_fld_f3_s0_st_11_2_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0xffc) | (tie_t << 2);
}

static unsigned
Field_fld_f3_s0_st_11_0_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 20) >> 20);
  return tie_t;
}

static void
Field_fld_f3_s0_st_11_0_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0xfff) | (tie_t << 0);
}

static unsigned
Field_fld_f3_s1_ld_14_0_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 17) >> 17);
  return tie_t;
}

static void
Field_fld_f3_s1_ld_14_0_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 17) >> 17;
  insn[0] = (insn[0] & ~0x7fff) | (tie_t << 0);
}

static unsigned
Field_fld_f3_s1_ld_14_11_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 17) >> 28);
  return tie_t;
}

static void
Field_fld_f3_s1_ld_14_11_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x7800) | (tie_t << 11);
}

static unsigned
Field_fld_f3_s1_ld_3_0_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f3_s1_ld_3_0_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f3_s1_ld_1_0_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_f3_s1_ld_1_0_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_f3_s1_ld_14_12_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_f3_s1_ld_14_12_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_f3_s1_ld_7_7_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f3_s1_ld_7_7_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f3_s1_ld_7_6_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_f3_s1_ld_7_6_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_f3_s2_alumul_19_0_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 20) | ((insn[0] << 12) >> 12);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_19_0_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 12) >> 12;
  insn[0] = (insn[0] & ~0xfffff) | (tie_t << 0);
}

static unsigned
Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 12) >> 25);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0xfe000) | (tie_t << 13);
}

static unsigned
Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 21) >> 27);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c0) | (tie_t << 6);
}

static unsigned
Field_fld_f3_s2_alumul_10_5_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 21) >> 26);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_10_5_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x7e0) | (tie_t << 5);
}

static unsigned
Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 12) >> 24);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff000) | (tie_t << 12);
}

static unsigned
Field_fld_f3_s2_alumul_7_3_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 24) >> 27);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_7_3_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf8) | (tie_t << 3);
}

static unsigned
Field_fld_f3_s2_alumul_10_10_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 21) >> 31);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_10_10_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x400) | (tie_t << 10);
}

static unsigned
Field_fld_f3_s2_alumul_2_2_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 29) >> 31);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_2_2_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4) | (tie_t << 2);
}

static unsigned
Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_f3_s2_alumul_10_4_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 21) >> 25);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_10_4_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f0) | (tie_t << 4);
}

static unsigned
Field_fld_f3_s2_alumul_10_2_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 21) >> 23);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_10_2_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x7fc) | (tie_t << 2);
}

static unsigned
Field_fld_f3_s2_alumul_19_10_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 12) >> 22);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_19_10_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0xffc00) | (tie_t << 10);
}

static unsigned
Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_f3_s2_alumul_2_0_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_2_0_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_f3_s2_alumul_1_0_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_1_0_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_f3_s2_alumul_7_4_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_7_4_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f3_s2_alumul_3_3_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_3_3_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_f3_s2_alumul_19_17_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 12) >> 29);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_19_17_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0000) | (tie_t << 17);
}

static unsigned
Field_fld_f3_s2_alumul_15_15_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_15_15_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
}

static unsigned
Field_fld_f3_s2_alumul_19_16_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_19_16_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
}

static unsigned
Field_fld_f3_s2_alumul_10_7_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 21) >> 28);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_10_7_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x780) | (tie_t << 7);
}

static unsigned
Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 11) >> 27);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f0000) | (tie_t << 16);
}

static unsigned
Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f3_s3_alu_11_7_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 20) >> 27);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_11_7_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf80) | (tie_t << 7);
}

static unsigned
Field_fld_f3_s3_alu_20_0_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 21) | ((insn[0] << 11) >> 11);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_20_0_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 11) >> 11;
  insn[0] = (insn[0] & ~0x1fffff) | (tie_t << 0);
}

static unsigned
Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f3_s3_alu_11_11_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_11_11_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_f3_s3_alu_20_11_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 11) >> 22);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_20_11_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x1ff800) | (tie_t << 11);
}

static unsigned
Field_fld_f3_s3_alu_7_4_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_7_4_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 11) >> 30);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x180000) | (tie_t << 19);
}

static unsigned
Field_fld_f3_s3_alu_15_11_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 16) >> 27);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_15_11_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf800) | (tie_t << 11);
}

static unsigned
Field_fld_f3_s3_alu_7_0_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_7_0_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f3_s3_alu_11_0_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 20) >> 20);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_11_0_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0xfff) | (tie_t << 0);
}

static unsigned
Field_fld_f3_s3_alu_15_12_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_15_12_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_f3_s3_alu_11_4_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_11_4_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_f3_s3_alu_15_8_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_15_8_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_fld_f3_s3_alu_20_18_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 11) >> 29);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_20_18_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c0000) | (tie_t << 18);
}

static unsigned
Field_fld_f3_s3_alu_4_4_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_4_4_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
}

static unsigned
Field_fld_f3_s3_alu_20_17_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 11) >> 28);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_20_17_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x1e0000) | (tie_t << 17);
}

static unsigned
Field_fld_f3_s3_alu_4_3_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 27) >> 30);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_4_3_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18) | (tie_t << 3);
}

static unsigned
Field_fld_f3_s3_alu_11_5_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 20) >> 25);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_11_5_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0xfe0) | (tie_t << 5);
}

static unsigned
Field_fld_f3_s4_move_13_0_Slot_f3_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 14) | ((insn[0] << 18) >> 18);
  return tie_t;
}

static void
Field_fld_f3_s4_move_13_0_Slot_f3_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 18) >> 18;
  insn[0] = (insn[0] & ~0x3fff) | (tie_t << 0);
}

static unsigned
Field_fld_f3_s4_move_13_11_Slot_f3_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 18) >> 29);
  return tie_t;
}

static void
Field_fld_f3_s4_move_13_11_Slot_f3_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x3800) | (tie_t << 11);
}

static unsigned
Field_fld_f3_s4_move_13_12_Slot_f3_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_f3_s4_move_13_12_Slot_f3_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_f3_s4_move_13_8_Slot_f3_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 18) >> 26);
  return tie_t;
}

static void
Field_fld_f3_s4_move_13_8_Slot_f3_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f00) | (tie_t << 8);
}

static unsigned
Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 11) | ((insn[0] << 9) >> 21);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0x7ff000) | (tie_t << 12);
}

static unsigned
Field_fld_f4_s0_ldst_22_16_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 9) >> 25);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_22_16_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f0000) | (tie_t << 16);
}

static unsigned
Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f4_s0_ldst_22_0_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 23) | ((insn[0] << 9) >> 9);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_22_0_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 9) >> 9;
  insn[0] = (insn[0] & ~0x7fffff) | (tie_t << 0);
}

static unsigned
Field_fld_f4_s0_ldst_22_4_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 19) | ((insn[0] << 9) >> 13);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_22_4_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 13) >> 13;
  insn[0] = (insn[0] & ~0x7ffff0) | (tie_t << 4);
}

static unsigned
Field_fld_f4_s0_ldst_7_1_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 24) >> 25);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_7_1_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0xfe) | (tie_t << 1);
}

static unsigned
Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f4_s0_ldst_22_13_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 9) >> 22);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_22_13_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x7fe000) | (tie_t << 13);
}

static unsigned
Field_fld_f4_s0_ldst_22_8_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 9) >> 17);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_22_8_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 17) >> 17;
  insn[0] = (insn[0] & ~0x7fff00) | (tie_t << 8);
}

static unsigned
Field_fld_f4_s0_ldst_3_3_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_3_3_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 9) >> 24);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x7f8000) | (tie_t << 15);
}

static unsigned
Field_fld_f4_s0_ldst_7_6_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_7_6_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 9) >> 23);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x7fc000) | (tie_t << 14);
}

static unsigned
Field_fld_f4_s0_ldst_22_17_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 9) >> 26);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_22_17_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x7e0000) | (tie_t << 17);
}

static unsigned
Field_fld_f4_s0_ldst_14_14_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_14_14_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_f4_s0_ldst_11_8_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_11_8_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f4_s0_ldst_11_4_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_11_4_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_f4_s0_ldst_11_2_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 20) >> 22);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_11_2_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0xffc) | (tie_t << 2);
}

static unsigned
Field_fld_f4_s0_ldst_11_0_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 20) >> 20);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_11_0_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0xfff) | (tie_t << 0);
}

static unsigned
Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 13) >> 25);
  return tie_t;
}

static void
Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f000) | (tie_t << 12);
}

static unsigned
Field_fld_f4_s1_ldpkdiv_7_7_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f4_s1_ldpkdiv_7_7_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f4_s1_ldpkdiv_18_0_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 19) | ((insn[0] << 13) >> 13);
  return tie_t;
}

static void
Field_fld_f4_s1_ldpkdiv_18_0_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 13) >> 13;
  insn[0] = (insn[0] & ~0x7ffff) | (tie_t << 0);
}

static unsigned
Field_fld_f4_s1_ldpkdiv_18_13_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 13) >> 26);
  return tie_t;
}

static void
Field_fld_f4_s1_ldpkdiv_18_13_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x7e000) | (tie_t << 13);
}

static unsigned
Field_fld_f4_s1_ldpkdiv_9_5_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_f4_s1_ldpkdiv_9_5_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_f4_s1_ldpkdiv_3_3_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_f4_s1_ldpkdiv_3_3_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_f4_s1_ldpkdiv_7_5_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_f4_s1_ldpkdiv_7_5_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_f4_s1_ldpkdiv_9_9_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_fld_f4_s1_ldpkdiv_9_9_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
}

static unsigned
Field_fld_f4_s1_ldpkdiv_7_3_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 24) >> 27);
  return tie_t;
}

static void
Field_fld_f4_s1_ldpkdiv_7_3_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf8) | (tie_t << 3);
}

static unsigned
Field_fld_f4_s1_ldpkdiv_7_4_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f4_s1_ldpkdiv_7_4_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f4_s1_ldpkdiv_7_6_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_f4_s1_ldpkdiv_7_6_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_f4_s1_ldpkdiv_7_0_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f4_s1_ldpkdiv_7_0_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f4_s2_mul_20_0_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 21) | ((insn[0] << 11) >> 11);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_20_0_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 11) >> 11;
  insn[0] = (insn[0] & ~0x1fffff) | (tie_t << 0);
}

static unsigned
Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 11) >> 30);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x180000) | (tie_t << 19);
}

static unsigned
Field_fld_f4_s2_mul_13_8_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 18) >> 26);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_13_8_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f00) | (tie_t << 8);
}

static unsigned
Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
}

static unsigned
Field_fld_f4_s2_mul_20_17_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 11) >> 28);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_20_17_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x1e0000) | (tie_t << 17);
}

static unsigned
Field_fld_f4_s2_mul_3_0_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_3_0_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 15) >> 23);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x1ff00) | (tie_t << 8);
}

static unsigned
Field_fld_f4_s2_mul_16_2_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 15) >> 17);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_16_2_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 17) >> 17;
  insn[0] = (insn[0] & ~0x1fffc) | (tie_t << 2);
}

static unsigned
Field_fld_f4_s2_mul_16_11_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 15) >> 26);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_16_11_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x1f800) | (tie_t << 11);
}

static unsigned
Field_fld_f4_s2_mul_3_3_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_3_3_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_f4_s2_mul_16_4_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 13) | ((insn[0] << 15) >> 19);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_16_4_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 19) >> 19;
  insn[0] = (insn[0] & ~0x1fff0) | (tie_t << 4);
}

static unsigned
Field_fld_f4_s2_mul_16_7_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 15) >> 22);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_16_7_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x1ff80) | (tie_t << 7);
}

static unsigned
Field_fld_f4_s2_mul_7_7_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_7_7_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f4_s3_alu_21_0_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 22) | ((insn[0] << 10) >> 10);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_21_0_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 10) >> 10;
  insn[0] = (insn[0] & ~0x3fffff) | (tie_t << 0);
}

static unsigned
Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 10) >> 29);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x380000) | (tie_t << 19);
}

static unsigned
Field_fld_f4_s3_alu_11_9_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_11_9_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f4_s3_alu_21_18_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 10) >> 28);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_21_18_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0000) | (tie_t << 18);
}

static unsigned
Field_fld_f4_s3_alu_21_11_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 11) | ((insn[0] << 10) >> 21);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_21_11_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0x3ff800) | (tie_t << 11);
}

static unsigned
Field_fld_f4_s3_alu_7_4_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_7_4_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f4_s3_alu_15_11_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 16) >> 27);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_15_11_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf800) | (tie_t << 11);
}

static unsigned
Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f4_s3_alu_11_0_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 20) >> 20);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_11_0_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0xfff) | (tie_t << 0);
}

static unsigned
Field_fld_f4_s3_alu_15_12_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_15_12_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 10) >> 26);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f0000) | (tie_t << 16);
}

static unsigned
Field_fld_f4_s3_alu_11_4_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_11_4_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f4_s3_alu_15_8_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_15_8_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_fld_f4_s3_alu_6_0_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 25) >> 25);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_6_0_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f) | (tie_t << 0);
}

static unsigned
Field_fld_f4_s3_alu_11_11_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_11_11_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_f4_s3_alu_12_8_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_12_8_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_f4_s3_alu_12_11_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 19) >> 30);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_12_11_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x1800) | (tie_t << 11);
}

static unsigned
Field_fld_f4_s3_alu_21_17_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 10) >> 27);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_21_17_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0000) | (tie_t << 17);
}

static unsigned
Field_fld_f4_s3_alu_12_7_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 19) >> 26);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_12_7_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x1f80) | (tie_t << 7);
}

static unsigned
Field_fld_f4_s3_alu_7_7_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_7_7_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f4_s3_alu_12_4_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 19) >> 23);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_12_4_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x1ff0) | (tie_t << 4);
}

static unsigned
Field_fld_f4_s3_alu_21_13_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 10) >> 23);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_21_13_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x3fe000) | (tie_t << 13);
}

static unsigned
Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 13) >> 25);
  return tie_t;
}

static void
Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f000) | (tie_t << 12);
}

static unsigned
Field_fld_f6_s0_st_3_0_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f6_s0_st_3_0_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f6_s0_st_18_0_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 19) | ((insn[0] << 13) >> 13);
  return tie_t;
}

static void
Field_fld_f6_s0_st_18_0_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 13) >> 13;
  insn[0] = (insn[0] & ~0x7ffff) | (tie_t << 0);
}

static unsigned
Field_fld_f6_s0_st_18_4_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 13) >> 17);
  return tie_t;
}

static void
Field_fld_f6_s0_st_18_4_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 17) >> 17;
  insn[0] = (insn[0] & ~0x7fff0) | (tie_t << 4);
}

static unsigned
Field_fld_f6_s0_st_7_1_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 24) >> 25);
  return tie_t;
}

static void
Field_fld_f6_s0_st_7_1_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0xfe) | (tie_t << 1);
}

static unsigned
Field_fld_f6_s0_st_7_4_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f6_s0_st_7_4_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f6_s0_st_18_13_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 13) >> 26);
  return tie_t;
}

static void
Field_fld_f6_s0_st_18_13_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x7e000) | (tie_t << 13);
}

static unsigned
Field_fld_f6_s0_st_18_8_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 11) | ((insn[0] << 13) >> 21);
  return tie_t;
}

static void
Field_fld_f6_s0_st_18_8_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0x7ff00) | (tie_t << 8);
}

static unsigned
Field_fld_f6_s0_st_18_16_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_f6_s0_st_18_16_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_f6_s0_st_18_15_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 13) >> 28);
  return tie_t;
}

static void
Field_fld_f6_s0_st_18_15_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x78000) | (tie_t << 15);
}

static unsigned
Field_fld_f6_s0_st_6_4_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_f6_s0_st_6_4_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_f6_s0_st_18_14_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 13) >> 27);
  return tie_t;
}

static void
Field_fld_f6_s0_st_18_14_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c000) | (tie_t << 14);
}

static unsigned
Field_fld_f6_s0_st_7_7_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f6_s0_st_7_7_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 15) >> 27);
  return tie_t;
}

static void
Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f000) | (tie_t << 12);
}

static unsigned
Field_fld_f6_s1_ldpk_16_0_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 17) | ((insn[0] << 15) >> 15);
  return tie_t;
}

static void
Field_fld_f6_s1_ldpk_16_0_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 15) >> 15;
  insn[0] = (insn[0] & ~0x1ffff) | (tie_t << 0);
}

static unsigned
Field_fld_f6_s1_ldpk_7_2_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 24) >> 26);
  return tie_t;
}

static void
Field_fld_f6_s1_ldpk_7_2_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc) | (tie_t << 2);
}

static unsigned
Field_fld_f6_s1_ldpk_7_7_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f6_s1_ldpk_7_7_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f6_s1_ldpk_16_14_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 15) >> 29);
  return tie_t;
}

static void
Field_fld_f6_s1_ldpk_16_14_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c000) | (tie_t << 14);
}

static unsigned
Field_fld_f6_s1_ldpk_11_8_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_f6_s1_ldpk_11_8_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f6_s1_ldpk_11_4_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_f6_s1_ldpk_11_4_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_f6_s1_ldpk_7_4_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f6_s1_ldpk_7_4_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f6_s1_ldpk_7_5_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_f6_s1_ldpk_7_5_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_f6_s1_ldpk_2_0_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_f6_s1_ldpk_2_0_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_f6_s1_ldpk_16_13_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 15) >> 28);
  return tie_t;
}

static void
Field_fld_f6_s1_ldpk_16_13_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x1e000) | (tie_t << 13);
}

static unsigned
Field_fld_f6_s1_ldpk_2_2_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 29) >> 31);
  return tie_t;
}

static void
Field_fld_f6_s1_ldpk_2_2_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4) | (tie_t << 2);
}

static unsigned
Field_fld_f6_s2_mul_16_0_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 17) | ((insn[0] << 15) >> 15);
  return tie_t;
}

static void
Field_fld_f6_s2_mul_16_0_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 15) >> 15;
  insn[0] = (insn[0] & ~0x1ffff) | (tie_t << 0);
}

static unsigned
Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 15) >> 29);
  return tie_t;
}

static void
Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c000) | (tie_t << 14);
}

static unsigned
Field_fld_f6_s2_mul_3_1_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
  return tie_t;
}

static void
Field_fld_f6_s2_mul_3_1_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
}

static unsigned
Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f6_s2_mul_11_6_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 20) >> 26);
  return tie_t;
}

static void
Field_fld_f6_s2_mul_11_6_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc0) | (tie_t << 6);
}

static unsigned
Field_fld_f6_s2_mul_7_0_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f6_s2_mul_7_0_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f6_s2_mul_3_3_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_f6_s2_mul_3_3_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_f6_s2_mul_7_7_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f6_s2_mul_7_7_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f6_s2_mul_11_10_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_fld_f6_s2_mul_11_10_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_fld_f6_s2_mul_7_5_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_f6_s2_mul_7_5_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_f6_s2_mul_7_6_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_f6_s2_mul_7_6_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_f6_s3_alufirfft_21_0_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 22) | ((insn[0] << 10) >> 10);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_21_0_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 10) >> 10;
  insn[0] = (insn[0] & ~0x3fffff) | (tie_t << 0);
}

static unsigned
Field_fld_f6_s3_alufirfft_21_20_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 10) >> 30);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_21_20_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300000) | (tie_t << 20);
}

static unsigned
Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_f6_s3_alufirfft_7_4_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_7_4_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 10) >> 29);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x380000) | (tie_t << 19);
}

static unsigned
Field_fld_f6_s3_alufirfft_21_10_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 10) >> 20);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_21_10_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0x3ffc00) | (tie_t << 10);
}

static unsigned
Field_fld_f6_s3_alufirfft_21_12_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 10) >> 22);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_21_12_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x3ff000) | (tie_t << 12);
}

static unsigned
Field_fld_f6_s3_alufirfft_7_7_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_7_7_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f6_s3_alufirfft_21_11_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 11) | ((insn[0] << 10) >> 21);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_21_11_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0x3ff800) | (tie_t << 11);
}

static unsigned
Field_fld_f6_s3_alufirfft_21_8_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 14) | ((insn[0] << 10) >> 18);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_21_8_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 18) >> 18;
  insn[0] = (insn[0] & ~0x3fff00) | (tie_t << 8);
}

static unsigned
Field_fld_f6_s3_alufirfft_21_17_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 10) >> 27);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_21_17_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0000) | (tie_t << 17);
}

static unsigned
Field_fld_f6_s3_alufirfft_10_9_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 21) >> 30);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_10_9_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x600) | (tie_t << 9);
}

static unsigned
Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
}

static unsigned
Field_fld_f6_s3_alufirfft_21_9_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 13) | ((insn[0] << 10) >> 19);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_21_9_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 19) >> 19;
  insn[0] = (insn[0] & ~0x3ffe00) | (tie_t << 9);
}

static unsigned
Field_fld_f6_s3_alufirfft_10_8_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_10_8_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_f6_s3_alufirfft_21_18_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 10) >> 28);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_21_18_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0000) | (tie_t << 18);
}

static unsigned
Field_fld_f6_s3_alufirfft_8_7_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 23) >> 30);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_8_7_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x180) | (tie_t << 7);
}

static unsigned
Field_fld_f6_s3_alufirfft_15_13_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 16) >> 29);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_15_13_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe000) | (tie_t << 13);
}

static unsigned
Field_fld_f6_s3_alufirfft_3_3_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_3_3_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_f6_s3_alufirfft_16_13_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 15) >> 28);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_16_13_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x1e000) | (tie_t << 13);
}

static unsigned
Field_fld_f6_s3_alufirfft_11_11_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_11_11_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_f6_s3_alufirfft_11_9_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_11_9_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_fld_f6_s4_move_12_0_Slot_f6_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 13) | ((insn[0] << 19) >> 19);
  return tie_t;
}

static void
Field_fld_f6_s4_move_12_0_Slot_f6_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 19) >> 19;
  insn[0] = (insn[0] & ~0x1fff) | (tie_t << 0);
}

static unsigned
Field_fld_f6_s4_move_12_11_Slot_f6_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 19) >> 30);
  return tie_t;
}

static void
Field_fld_f6_s4_move_12_11_Slot_f6_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x1800) | (tie_t << 11);
}

static unsigned
Field_fld_f6_s4_move_12_12_Slot_f6_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_fld_f6_s4_move_12_12_Slot_f6_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 11) | ((insn[0] << 9) >> 21);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0x7ff000) | (tie_t << 12);
}

static unsigned
Field_fld_f11_s0_ldstalu_22_16_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 9) >> 25);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_22_16_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f0000) | (tie_t << 16);
}

static unsigned
Field_fld_f11_s0_ldstalu_22_17_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 9) >> 26);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_22_17_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x7e0000) | (tie_t << 17);
}

static unsigned
Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 9) >> 27);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c0000) | (tie_t << 18);
}

static unsigned
Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f11_s0_ldstalu_22_0_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 23) | ((insn[0] << 9) >> 9);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_22_0_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 9) >> 9;
  insn[0] = (insn[0] & ~0x7fffff) | (tie_t << 0);
}

static unsigned
Field_fld_f11_s0_ldstalu_22_4_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 19) | ((insn[0] << 9) >> 13);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_22_4_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 13) >> 13;
  insn[0] = (insn[0] & ~0x7ffff0) | (tie_t << 4);
}

static unsigned
Field_fld_f11_s0_ldstalu_7_1_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 24) >> 25);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_7_1_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0xfe) | (tie_t << 1);
}

static unsigned
Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 9) >> 22);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x7fe000) | (tie_t << 13);
}

static unsigned
Field_fld_f11_s0_ldstalu_22_8_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 9) >> 17);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_22_8_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 17) >> 17;
  insn[0] = (insn[0] & ~0x7fff00) | (tie_t << 8);
}

static unsigned
Field_fld_f11_s0_ldstalu_3_3_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_3_3_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 9) >> 24);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x7f8000) | (tie_t << 15);
}

static unsigned
Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 9) >> 23);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x7fc000) | (tie_t << 14);
}

static unsigned
Field_fld_f11_s0_ldstalu_14_14_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_14_14_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_f11_s0_ldstalu_11_8_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_11_8_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f11_s0_ldstalu_11_4_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_11_4_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_f11_s0_ldstalu_11_2_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 20) >> 22);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_11_2_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0xffc) | (tie_t << 2);
}

static unsigned
Field_fld_f11_s0_ldstalu_11_0_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 20) >> 20);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_11_0_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0xfff) | (tie_t << 0);
}

static unsigned
Field_fld_f11_s0_ldstalu_11_9_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_11_9_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_fld_f11_s0_ldstalu_5_4_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_5_4_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_f11_s0_ldstalu_22_10_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 13) | ((insn[0] << 9) >> 19);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_22_10_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 19) >> 19;
  insn[0] = (insn[0] & ~0x7ffc00) | (tie_t << 10);
}

static unsigned
Field_fld_f11_s0_ldstalu_14_12_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_14_12_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_f11_s0_ldstalu_14_9_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 17) >> 26);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_14_9_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x7e00) | (tie_t << 9);
}

static unsigned
Field_fld_f11_s0_ldstalu_12_12_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_12_12_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_f11_s0_ldstalu_7_0_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f11_s0_ldstalu_7_0_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 14) >> 26);
  return tie_t;
}

static void
Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f000) | (tie_t << 12);
}

static unsigned
Field_fld_f11_s1_ldpk_5_5_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 26) >> 31);
  return tie_t;
}

static void
Field_fld_f11_s1_ldpk_5_5_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x20) | (tie_t << 5);
}

static unsigned
Field_fld_f11_s1_ldpk_17_0_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 18) | ((insn[0] << 14) >> 14);
  return tie_t;
}

static void
Field_fld_f11_s1_ldpk_17_0_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 14) >> 14;
  insn[0] = (insn[0] & ~0x3ffff) | (tie_t << 0);
}

static unsigned
Field_fld_f11_s1_ldpk_17_13_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 14) >> 27);
  return tie_t;
}

static void
Field_fld_f11_s1_ldpk_17_13_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e000) | (tie_t << 13);
}

static unsigned
Field_fld_f11_s1_ldpk_5_0_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 26) >> 26);
  return tie_t;
}

static void
Field_fld_f11_s1_ldpk_5_0_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f) | (tie_t << 0);
}

static unsigned
Field_fld_f11_s1_ldpk_5_3_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 26) >> 29);
  return tie_t;
}

static void
Field_fld_f11_s1_ldpk_5_3_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38) | (tie_t << 3);
}

static unsigned
Field_fld_f11_s1_ldpk_10_8_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_f11_s1_ldpk_10_8_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_f11_s1_ldpk_5_4_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_f11_s1_ldpk_5_4_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_f11_s1_ldpk_10_9_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 21) >> 30);
  return tie_t;
}

static void
Field_fld_f11_s1_ldpk_10_9_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x600) | (tie_t << 9);
}

static unsigned
Field_fld_f11_s1_ldpk_7_4_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f11_s1_ldpk_7_4_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f11_s1_ldpk_17_16_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 14) >> 30);
  return tie_t;
}

static void
Field_fld_f11_s1_ldpk_17_16_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30000) | (tie_t << 16);
}

static unsigned
Field_fld_f11_s1_ldpk_7_0_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f11_s1_ldpk_7_0_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f11_s1_ldpk_17_8_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 14) >> 22);
  return tie_t;
}

static void
Field_fld_f11_s1_ldpk_17_8_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x3ff00) | (tie_t << 8);
}

static unsigned
Field_fld_f11_s1_ldpk_17_4_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 14) | ((insn[0] << 14) >> 18);
  return tie_t;
}

static void
Field_fld_f11_s1_ldpk_17_4_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 18) >> 18;
  insn[0] = (insn[0] & ~0x3fff0) | (tie_t << 4);
}

static unsigned
Field_fld_f11_s1_ldpk_3_0_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f11_s1_ldpk_3_0_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 13) >> 25);
  return tie_t;
}

static void
Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f000) | (tie_t << 12);
}

static unsigned
Field_fld_f9_s0_ldstalu_18_0_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 19) | ((insn[0] << 13) >> 13);
  return tie_t;
}

static void
Field_fld_f9_s0_ldstalu_18_0_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 13) >> 13;
  insn[0] = (insn[0] & ~0x7ffff) | (tie_t << 0);
}

static unsigned
Field_fld_f9_s0_ldstalu_18_15_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 13) >> 28);
  return tie_t;
}

static void
Field_fld_f9_s0_ldstalu_18_15_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x78000) | (tie_t << 15);
}

static unsigned
Field_fld_f9_s0_ldstalu_7_4_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f9_s0_ldstalu_7_4_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f9_s0_ldstalu_18_14_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 13) >> 27);
  return tie_t;
}

static void
Field_fld_f9_s0_ldstalu_18_14_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c000) | (tie_t << 14);
}

static unsigned
Field_fld_f9_s0_ldstalu_11_4_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_f9_s0_ldstalu_11_4_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_f9_s1_none_0_0_Slot_f9_s1_none_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_fld_f9_s1_none_0_0_Slot_f9_s1_none_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
}

static unsigned
Field_fld_f9_s2_none_0_0_Slot_f9_s2_none_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_fld_f9_s2_none_0_0_Slot_f9_s2_none_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
}

static unsigned
Field_fld_f9_s3_alu_19_18_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 12) >> 30);
  return tie_t;
}

static void
Field_fld_f9_s3_alu_19_18_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0000) | (tie_t << 18);
}

static unsigned
Field_fld_f9_s3_alu_10_8_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_f9_s3_alu_10_8_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_f9_s3_alu_3_1_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
  return tie_t;
}

static void
Field_fld_f9_s3_alu_3_1_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
}

static unsigned
Field_fld_f9_s3_alu_7_1_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 24) >> 25);
  return tie_t;
}

static void
Field_fld_f9_s3_alu_7_1_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0xfe) | (tie_t << 1);
}

static unsigned
Field_fld_f9_s3_alu_19_0_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 20) | ((insn[0] << 12) >> 12);
  return tie_t;
}

static void
Field_fld_f9_s3_alu_19_0_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 12) >> 12;
  insn[0] = (insn[0] & ~0xfffff) | (tie_t << 0);
}

static unsigned
Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 12) >> 31);
  return tie_t;
}

static void
Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80000) | (tie_t << 19);
}

static unsigned
Field_fld_f9_s3_alu_7_5_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_f9_s3_alu_7_5_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f9_s3_alu_19_15_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 12) >> 27);
  return tie_t;
}

static void
Field_fld_f9_s3_alu_19_15_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf8000) | (tie_t << 15);
}

static unsigned
Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f9_s3_alu_15_15_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
  return tie_t;
}

static void
Field_fld_f9_s3_alu_15_15_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
}

static unsigned
Field_fld_f9_s3_alu_11_0_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 20) >> 20);
  return tie_t;
}

static void
Field_fld_f9_s3_alu_11_0_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0xfff) | (tie_t << 0);
}

static unsigned
Field_fld_f9_s3_alu_10_1_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 21) >> 22);
  return tie_t;
}

static void
Field_fld_f9_s3_alu_10_1_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x7fe) | (tie_t << 1);
}

static unsigned
Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
  return tie_t;
}

static void
Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
}

static unsigned
Field_fld_f9_s3_alu_7_7_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f9_s3_alu_7_7_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 11) >> 23);
  return tie_t;
}

static void
Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x1ff000) | (tie_t << 12);
}

static unsigned
Field_fld_f10_s0_ldstalu_20_16_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 11) >> 27);
  return tie_t;
}

static void
Field_fld_f10_s0_ldstalu_20_16_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f0000) | (tie_t << 16);
}

static unsigned
Field_fld_f10_s0_ldstalu_20_0_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 21) | ((insn[0] << 11) >> 11);
  return tie_t;
}

static void
Field_fld_f10_s0_ldstalu_20_0_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 11) >> 11;
  insn[0] = (insn[0] & ~0x1fffff) | (tie_t << 0);
}

static unsigned
Field_fld_f10_s0_ldstalu_20_14_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 11) >> 25);
  return tie_t;
}

static void
Field_fld_f10_s0_ldstalu_20_14_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x1fc000) | (tie_t << 14);
}

static unsigned
Field_fld_f10_s0_ldstalu_3_0_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f10_s0_ldstalu_3_0_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 11) >> 26);
  return tie_t;
}

static void
Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x1f8000) | (tie_t << 15);
}

static unsigned
Field_fld_f10_s0_ldstalu_11_8_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_f10_s0_ldstalu_11_8_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f10_s0_ldstalu_7_4_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f10_s0_ldstalu_7_4_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f10_s0_ldstalu_11_4_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_f10_s0_ldstalu_11_4_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_f10_s0_ldstalu_9_5_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_f10_s0_ldstalu_9_5_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_f10_s0_ldstalu_4_0_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_f10_s0_ldstalu_4_0_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_fld_f10_s0_ldstalu_4_3_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 27) >> 30);
  return tie_t;
}

static void
Field_fld_f10_s0_ldstalu_4_3_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18) | (tie_t << 3);
}

static unsigned
Field_fld_f10_s0_ldstalu_20_13_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 11) >> 24);
  return tie_t;
}

static void
Field_fld_f10_s0_ldstalu_20_13_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x1fe000) | (tie_t << 13);
}

static unsigned
Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 11) >> 28);
  return tie_t;
}

static void
Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x1e0000) | (tie_t << 17);
}

static unsigned
Field_fld_f10_s0_ldstalu_9_8_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_f10_s0_ldstalu_9_8_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_f10_s0_ldstalu_14_12_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_f10_s0_ldstalu_14_12_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_f10_s1_none_0_0_Slot_f10_s1_none_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_fld_f10_s1_none_0_0_Slot_f10_s1_none_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
}

static unsigned
Field_fld_f10_s2_mul_18_0_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 19) | ((insn[0] << 13) >> 13);
  return tie_t;
}

static void
Field_fld_f10_s2_mul_18_0_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 13) >> 13;
  insn[0] = (insn[0] & ~0x7ffff) | (tie_t << 0);
}

static unsigned
Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 13) >> 30);
  return tie_t;
}

static void
Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x60000) | (tie_t << 17);
}

static unsigned
Field_fld_f10_s2_mul_14_11_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 17) >> 28);
  return tie_t;
}

static void
Field_fld_f10_s2_mul_14_11_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x7800) | (tie_t << 11);
}

static unsigned
Field_fld_f10_s2_mul_7_7_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f10_s2_mul_7_7_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f10_s2_mul_14_10_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_f10_s2_mul_14_10_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_f10_s2_mul_14_8_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 17) >> 25);
  return tie_t;
}

static void
Field_fld_f10_s2_mul_14_8_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f00) | (tie_t << 8);
}

static unsigned
Field_fld_f10_s2_mul_18_15_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 13) >> 28);
  return tie_t;
}

static void
Field_fld_f10_s2_mul_18_15_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x78000) | (tie_t << 15);
}

static unsigned
Field_fld_f10_s2_mul_11_10_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_fld_f10_s2_mul_11_10_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_fld_f10_s2_mul_7_0_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f10_s2_mul_7_0_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f10_s2_mul_14_6_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 17) >> 23);
  return tie_t;
}

static void
Field_fld_f10_s2_mul_14_6_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x7fc0) | (tie_t << 6);
}

static unsigned
Field_fld_f10_s2_mul_14_4_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 11) | ((insn[0] << 17) >> 21);
  return tie_t;
}

static void
Field_fld_f10_s2_mul_14_4_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0x7ff0) | (tie_t << 4);
}

static unsigned
Field_fld_f12_s0_st_18_0_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 19) | ((insn[0] << 13) >> 13);
  return tie_t;
}

static void
Field_fld_f12_s0_st_18_0_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 13) >> 13;
  insn[0] = (insn[0] & ~0x7ffff) | (tie_t << 0);
}

static unsigned
Field_fld_f12_s0_st_18_16_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_f12_s0_st_18_16_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_f12_s0_st_18_12_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 13) >> 25);
  return tie_t;
}

static void
Field_fld_f12_s0_st_18_12_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f000) | (tie_t << 12);
}

static unsigned
Field_fld_f12_s0_st_7_4_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f12_s0_st_7_4_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f12_s0_st_18_13_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 13) >> 26);
  return tie_t;
}

static void
Field_fld_f12_s0_st_18_13_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x7e000) | (tie_t << 13);
}

static unsigned
Field_fld_f12_s1_ld_18_0_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 19) | ((insn[0] << 13) >> 13);
  return tie_t;
}

static void
Field_fld_f12_s1_ld_18_0_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 13) >> 13;
  insn[0] = (insn[0] & ~0x7ffff) | (tie_t << 0);
}

static unsigned
Field_fld_f12_s1_ld_18_16_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_f12_s1_ld_18_16_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 13) >> 25);
  return tie_t;
}

static void
Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f000) | (tie_t << 12);
}

static unsigned
Field_fld_f12_s1_ld_7_4_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f12_s1_ld_7_4_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f12_s1_ld_7_6_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_f12_s1_ld_7_6_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_f12_s1_ld_7_5_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_f12_s1_ld_7_5_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_f12_s1_ld_2_0_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_f12_s1_ld_2_0_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_f12_s2_mul_17_0_Slot_f12_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 18) | ((insn[0] << 14) >> 14);
  return tie_t;
}

static void
Field_fld_f12_s2_mul_17_0_Slot_f12_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 14) >> 14;
  insn[0] = (insn[0] & ~0x3ffff) | (tie_t << 0);
}

static unsigned
Field_fld_f12_s2_mul_17_14_Slot_f12_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 14) >> 28);
  return tie_t;
}

static void
Field_fld_f12_s2_mul_17_14_Slot_f12_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c000) | (tie_t << 14);
}

static unsigned
Field_fld_f12_s2_mul_3_0_Slot_f12_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f12_s2_mul_3_0_Slot_f12_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f12_s2_mul_3_3_Slot_f12_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_f12_s2_mul_3_3_Slot_f12_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_f12_s3_alufirfft_22_0_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 23) | ((insn[0] << 9) >> 9);
  return tie_t;
}

static void
Field_fld_f12_s3_alufirfft_22_0_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 9) >> 9;
  insn[0] = (insn[0] & ~0x7fffff) | (tie_t << 0);
}

static unsigned
Field_fld_f12_s3_alufirfft_22_19_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 9) >> 28);
  return tie_t;
}

static void
Field_fld_f12_s3_alufirfft_22_19_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x780000) | (tie_t << 19);
}

static unsigned
Field_fld_f12_s3_alufirfft_22_20_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  return tie_t;
}

static void
Field_fld_f12_s3_alufirfft_22_20_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_fld_f12_s3_alufirfft_22_17_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 9) >> 26);
  return tie_t;
}

static void
Field_fld_f12_s3_alufirfft_22_17_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x7e0000) | (tie_t << 17);
}

static unsigned
Field_fld_f12_s4_move_5_0_Slot_f12_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 26) >> 26);
  return tie_t;
}

static void
Field_fld_f12_s4_move_5_0_Slot_f12_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f) | (tie_t << 0);
}

static unsigned
Field_fld_f100_s3_22_0_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 23) | ((insn[0] << 9) >> 9);
  return tie_t;
}

static void
Field_fld_f100_s3_22_0_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 9) >> 9;
  insn[0] = (insn[0] & ~0x7fffff) | (tie_t << 0);
}

static unsigned
Field_fld_f100_s3_22_15_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 9) >> 24);
  return tie_t;
}

static void
Field_fld_f100_s3_22_15_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x7f8000) | (tie_t << 15);
}

static unsigned
Field_fld_f100_s3_3_2_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_fld_f100_s3_3_2_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
}

static unsigned
Field_fld_f100_s3_0_0_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_fld_f100_s3_0_0_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
}

static unsigned
Field_fld_f100_s3_3_0_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f100_s3_3_0_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f100_s3_22_19_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 9) >> 28);
  return tie_t;
}

static void
Field_fld_f100_s3_22_19_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x780000) | (tie_t << 19);
}

static unsigned
Field_fld_f100_s3_22_14_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 9) >> 23);
  return tie_t;
}

static void
Field_fld_f100_s3_22_14_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x7fc000) | (tie_t << 14);
}

static unsigned
Field_fld_f100_s3_9_4_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 22) >> 26);
  return tie_t;
}

static void
Field_fld_f100_s3_9_4_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f0) | (tie_t << 4);
}

static unsigned
Field_fld_f100_s3_22_18_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 9) >> 27);
  return tie_t;
}

static void
Field_fld_f100_s3_22_18_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c0000) | (tie_t << 18);
}

static unsigned
Field_fld_f100_s3_14_14_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_fld_f100_s3_14_14_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_f100_s3_9_8_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_f100_s3_9_8_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_f100_s3_3_1_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
  return tie_t;
}

static void
Field_fld_f100_s3_3_1_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
}

static unsigned
Field_fld_f100_s3_7_4_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f100_s3_7_4_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f100_s3_13_10_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_fld_f100_s3_13_10_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
}

static unsigned
Field_fld_f100_s3_22_10_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 13) | ((insn[0] << 9) >> 19);
  return tie_t;
}

static void
Field_fld_f100_s3_22_10_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 19) >> 19;
  insn[0] = (insn[0] & ~0x7ffc00) | (tie_t << 10);
}

static unsigned
Field_fld_f100_s3_17_15_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_f100_s3_17_15_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_f100_s3_7_7_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f100_s3_7_7_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f100_s3_22_8_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 9) >> 17);
  return tie_t;
}

static void
Field_fld_f100_s3_22_8_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 17) >> 17;
  insn[0] = (insn[0] & ~0x7fff00) | (tie_t << 8);
}

static unsigned
Field_fld_f100_s3_9_0_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 22) >> 22);
  return tie_t;
}

static void
Field_fld_f100_s3_9_0_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x3ff) | (tie_t << 0);
}

static unsigned
Field_fld_f100_s3_22_4_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 19) | ((insn[0] << 9) >> 13);
  return tie_t;
}

static void
Field_fld_f100_s3_22_4_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 13) >> 13;
  insn[0] = (insn[0] & ~0x7ffff0) | (tie_t << 4);
}

static unsigned
Field_fld_f100_s3_9_9_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_fld_f100_s3_9_9_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
}

static unsigned
Field_fld_f100_s2_21_0_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 22) | ((insn[0] << 10) >> 10);
  return tie_t;
}

static void
Field_fld_f100_s2_21_0_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 10) >> 10;
  insn[0] = (insn[0] & ~0x3fffff) | (tie_t << 0);
}

static unsigned
Field_fld_f100_s2_21_14_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 10) >> 24);
  return tie_t;
}

static void
Field_fld_f100_s2_21_14_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x3fc000) | (tie_t << 14);
}

static unsigned
Field_fld_f100_s2_3_0_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f100_s2_3_0_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f100_s2_11_6_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 20) >> 26);
  return tie_t;
}

static void
Field_fld_f100_s2_11_6_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc0) | (tie_t << 6);
}

static unsigned
Field_fld_f100_s2_3_3_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_f100_s2_3_3_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_f100_s2_21_18_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 10) >> 28);
  return tie_t;
}

static void
Field_fld_f100_s2_21_18_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0000) | (tie_t << 18);
}

static unsigned
Field_fld_f100_s2_14_14_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_fld_f100_s2_14_14_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_f100_s2_11_0_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 20) >> 20);
  return tie_t;
}

static void
Field_fld_f100_s2_11_0_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0xfff) | (tie_t << 0);
}

static unsigned
Field_fld_f100_s2_21_8_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 14) | ((insn[0] << 10) >> 18);
  return tie_t;
}

static void
Field_fld_f100_s2_21_8_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 18) >> 18;
  insn[0] = (insn[0] & ~0x3fff00) | (tie_t << 8);
}

static unsigned
Field_fld_f100_s2_21_12_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 10) >> 22);
  return tie_t;
}

static void
Field_fld_f100_s2_21_12_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x3ff000) | (tie_t << 12);
}

static unsigned
Field_fld_f100_s2_21_15_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 10) >> 25);
  return tie_t;
}

static void
Field_fld_f100_s2_21_15_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x3f8000) | (tie_t << 15);
}

static unsigned
Field_fld_f100_s2_9_5_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_f100_s2_9_5_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_f100_s2_11_10_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_fld_f100_s2_11_10_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_fld_f100_s2_4_0_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_f100_s2_4_0_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_fld_f100_s2_9_6_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 22) >> 28);
  return tie_t;
}

static void
Field_fld_f100_s2_9_6_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0) | (tie_t << 6);
}

static unsigned
Field_fld_f100_s2_14_10_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_f100_s2_14_10_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_f100_s2_14_13_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 17) >> 30);
  return tie_t;
}

static void
Field_fld_f100_s2_14_13_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x6000) | (tie_t << 13);
}

static unsigned
Field_fld_f100_s2_14_5_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 17) >> 22);
  return tie_t;
}

static void
Field_fld_f100_s2_14_5_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x7fe0) | (tie_t << 5);
}

static unsigned
Field_fld_f100_s1_19_12_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 12) >> 24);
  return tie_t;
}

static void
Field_fld_f100_s1_19_12_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff000) | (tie_t << 12);
}

static unsigned
Field_fld_f100_s1_7_7_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f100_s1_7_7_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f100_s1_19_0_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 20) | ((insn[0] << 12) >> 12);
  return tie_t;
}

static void
Field_fld_f100_s1_19_0_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 12) >> 12;
  insn[0] = (insn[0] & ~0xfffff) | (tie_t << 0);
}

static unsigned
Field_fld_f100_s1_19_13_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 12) >> 25);
  return tie_t;
}

static void
Field_fld_f100_s1_19_13_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0xfe000) | (tie_t << 13);
}

static unsigned
Field_fld_f100_s1_7_4_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f100_s1_7_4_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f100_s1_7_5_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_f100_s1_7_5_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_f100_s1_2_0_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_f100_s1_2_0_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_f100_s1_7_0_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f100_s1_7_0_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f100_s1_19_16_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
  return tie_t;
}

static void
Field_fld_f100_s1_19_16_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
}

static unsigned
Field_fld_f100_s1_19_15_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 12) >> 27);
  return tie_t;
}

static void
Field_fld_f100_s1_19_15_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf8000) | (tie_t << 15);
}

static unsigned
Field_fld_f100_s1_12_12_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_fld_f100_s1_12_12_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_f100_s0_28_16_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 13) | ((insn[0] << 3) >> 19);
  return tie_t;
}

static void
Field_fld_f100_s0_28_16_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 19) >> 19;
  insn[0] = (insn[0] & ~0x1fff0000) | (tie_t << 16);
}

static unsigned
Field_fld_f100_s0_28_12_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 17) | ((insn[0] << 3) >> 15);
  return tie_t;
}

static void
Field_fld_f100_s0_28_12_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 15) >> 15;
  insn[0] = (insn[0] & ~0x1ffff000) | (tie_t << 12);
}

static unsigned
Field_fld_f100_s0_28_17_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 3) >> 20);
  return tie_t;
}

static void
Field_fld_f100_s0_28_17_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0x1ffe0000) | (tie_t << 17);
}

static unsigned
Field_fld_f100_s0_28_18_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 11) | ((insn[0] << 3) >> 21);
  return tie_t;
}

static void
Field_fld_f100_s0_28_18_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0x1ffc0000) | (tie_t << 18);
}

static unsigned
Field_fld_f100_s0_3_0_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f100_s0_3_0_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f100_s0_28_4_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 25) | ((insn[0] << 3) >> 7);
  return tie_t;
}

static void
Field_fld_f100_s0_28_4_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 7) >> 7;
  insn[0] = (insn[0] & ~0x1ffffff0) | (tie_t << 4);
}

static unsigned
Field_fld_f100_s0_28_9_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 20) | ((insn[0] << 3) >> 12);
  return tie_t;
}

static void
Field_fld_f100_s0_28_9_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 12) >> 12;
  insn[0] = (insn[0] & ~0x1ffffe00) | (tie_t << 9);
}

static unsigned
Field_fld_f100_s0_7_4_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f100_s0_7_4_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f100_s0_28_13_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 16) | ((insn[0] << 3) >> 16);
  return tie_t;
}

static void
Field_fld_f100_s0_28_13_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 16) >> 16;
  insn[0] = (insn[0] & ~0x1fffe000) | (tie_t << 13);
}

static unsigned
Field_fld_f100_s0_28_8_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 21) | ((insn[0] << 3) >> 11);
  return tie_t;
}

static void
Field_fld_f100_s0_28_8_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 11) >> 11;
  insn[0] = (insn[0] & ~0x1fffff00) | (tie_t << 8);
}

static unsigned
Field_fld_f100_s0_28_27_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  return tie_t;
}

static void
Field_fld_f100_s0_28_27_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_fld_f100_s0_11_4_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_f100_s0_11_4_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_f100_s0_11_9_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  return tie_t;
}

static void
Field_fld_f100_s0_11_9_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_fld_f100_s0_11_8_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_f100_s0_11_8_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f100_s0_28_15_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 14) | ((insn[0] << 3) >> 18);
  return tie_t;
}

static void
Field_fld_f100_s0_28_15_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 18) >> 18;
  insn[0] = (insn[0] & ~0x1fff8000) | (tie_t << 15);
}

static unsigned
Field_fld_f100_s0_11_10_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_fld_f100_s0_11_10_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_fld_f100_s0_28_14_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 3) >> 17);
  return tie_t;
}

static void
Field_fld_f100_s0_28_14_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 17) >> 17;
  insn[0] = (insn[0] & ~0x1fffc000) | (tie_t << 14);
}

static unsigned
Field_fld_f100_s0_14_14_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_fld_f100_s0_14_14_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_f100_s0_6_4_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_f100_s0_6_4_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_f100_s0_12_12_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_fld_f100_s0_12_12_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_f110_s3_18_0_Slot_f110_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 19) | ((insn[0] << 13) >> 13);
  return tie_t;
}

static void
Field_fld_f110_s3_18_0_Slot_f110_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 13) >> 13;
  insn[0] = (insn[0] & ~0x7ffff) | (tie_t << 0);
}

static unsigned
Field_fld_f110_s3_18_15_Slot_f110_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 13) >> 28);
  return tie_t;
}

static void
Field_fld_f110_s3_18_15_Slot_f110_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x78000) | (tie_t << 15);
}

static unsigned
Field_fld_f110_s3_8_8_Slot_f110_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  return tie_t;
}

static void
Field_fld_f110_s3_8_8_Slot_f110_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_fld_f110_s3_18_8_Slot_f110_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 11) | ((insn[0] << 13) >> 21);
  return tie_t;
}

static void
Field_fld_f110_s3_18_8_Slot_f110_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0x7ff00) | (tie_t << 8);
}

static unsigned
Field_fld_f110_s3_3_0_Slot_f110_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f110_s3_3_0_Slot_f110_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f110_s2_22_0_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 23) | ((insn[0] << 9) >> 9);
  return tie_t;
}

static void
Field_fld_f110_s2_22_0_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 9) >> 9;
  insn[0] = (insn[0] & ~0x7fffff) | (tie_t << 0);
}

static unsigned
Field_fld_f110_s2_22_15_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 9) >> 24);
  return tie_t;
}

static void
Field_fld_f110_s2_22_15_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x7f8000) | (tie_t << 15);
}

static unsigned
Field_fld_f110_s2_9_8_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_f110_s2_9_8_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_f110_s2_4_4_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_f110_s2_4_4_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
}

static unsigned
Field_fld_f110_s2_22_20_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  return tie_t;
}

static void
Field_fld_f110_s2_22_20_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_fld_f110_s2_17_15_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_f110_s2_17_15_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_f110_s2_4_0_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_f110_s2_4_0_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_fld_f110_s2_17_11_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 14) >> 25);
  return tie_t;
}

static void
Field_fld_f110_s2_17_11_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x3f800) | (tie_t << 11);
}

static unsigned
Field_fld_f110_s2_17_4_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 14) | ((insn[0] << 14) >> 18);
  return tie_t;
}

static void
Field_fld_f110_s2_17_4_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 18) >> 18;
  insn[0] = (insn[0] & ~0x3fff0) | (tie_t << 4);
}

static unsigned
Field_fld_f110_s2_17_8_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 14) >> 22);
  return tie_t;
}

static void
Field_fld_f110_s2_17_8_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x3ff00) | (tie_t << 8);
}

static unsigned
Field_fld_f110_s2_3_0_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f110_s2_3_0_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f110_s2_22_18_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 9) >> 27);
  return tie_t;
}

static void
Field_fld_f110_s2_22_18_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c0000) | (tie_t << 18);
}

static unsigned
Field_fld_f110_s2_9_5_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_f110_s2_9_5_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_f110_s2_22_8_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 9) >> 17);
  return tie_t;
}

static void
Field_fld_f110_s2_22_8_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 17) >> 17;
  insn[0] = (insn[0] & ~0x7fff00) | (tie_t << 8);
}

static unsigned
Field_fld_f110_s2_9_4_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 22) >> 26);
  return tie_t;
}

static void
Field_fld_f110_s2_9_4_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f0) | (tie_t << 4);
}

static unsigned
Field_fld_f110_s2_14_10_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_f110_s2_14_10_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_f110_s2_17_10_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 14) >> 24);
  return tie_t;
}

static void
Field_fld_f110_s2_17_10_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x3fc00) | (tie_t << 10);
}

static unsigned
Field_fld_f110_s2_9_0_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 22) >> 22);
  return tie_t;
}

static void
Field_fld_f110_s2_9_0_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x3ff) | (tie_t << 0);
}

static unsigned
Field_fld_f110_s2_22_19_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 9) >> 28);
  return tie_t;
}

static void
Field_fld_f110_s2_22_19_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x780000) | (tie_t << 19);
}

static unsigned
Field_fld_f110_s2_4_3_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 27) >> 30);
  return tie_t;
}

static void
Field_fld_f110_s2_4_3_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18) | (tie_t << 3);
}

static unsigned
Field_fld_f110_s2_9_9_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_fld_f110_s2_9_9_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
}

static unsigned
Field_fld_f110_s2_14_5_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 17) >> 22);
  return tie_t;
}

static void
Field_fld_f110_s2_14_5_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x7fe0) | (tie_t << 5);
}

static unsigned
Field_fld_f110_s1_18_14_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 13) >> 27);
  return tie_t;
}

static void
Field_fld_f110_s1_18_14_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c000) | (tie_t << 14);
}

static unsigned
Field_fld_f110_s1_12_12_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_fld_f110_s1_12_12_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_f110_s1_7_7_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f110_s1_7_7_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_f110_s1_18_12_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 13) >> 25);
  return tie_t;
}

static void
Field_fld_f110_s1_18_12_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f000) | (tie_t << 12);
}

static unsigned
Field_fld_f110_s1_18_0_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 19) | ((insn[0] << 13) >> 13);
  return tie_t;
}

static void
Field_fld_f110_s1_18_0_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 13) >> 13;
  insn[0] = (insn[0] & ~0x7ffff) | (tie_t << 0);
}

static unsigned
Field_fld_f110_s1_7_4_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f110_s1_7_4_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f110_s1_18_18_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 13) >> 31);
  return tie_t;
}

static void
Field_fld_f110_s1_18_18_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x40000) | (tie_t << 18);
}

static unsigned
Field_fld_f110_s1_11_9_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  return tie_t;
}

static void
Field_fld_f110_s1_11_9_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_fld_f110_s0_28_16_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 13) | ((insn[0] << 3) >> 19);
  return tie_t;
}

static void
Field_fld_f110_s0_28_16_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 19) >> 19;
  insn[0] = (insn[0] & ~0x1fff0000) | (tie_t << 16);
}

static unsigned
Field_fld_f110_s0_28_12_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 17) | ((insn[0] << 3) >> 15);
  return tie_t;
}

static void
Field_fld_f110_s0_28_12_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 15) >> 15;
  insn[0] = (insn[0] & ~0x1ffff000) | (tie_t << 12);
}

static unsigned
Field_fld_f110_s0_28_17_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 3) >> 20);
  return tie_t;
}

static void
Field_fld_f110_s0_28_17_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0x1ffe0000) | (tie_t << 17);
}

static unsigned
Field_fld_f110_s0_28_18_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 11) | ((insn[0] << 3) >> 21);
  return tie_t;
}

static void
Field_fld_f110_s0_28_18_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0x1ffc0000) | (tie_t << 18);
}

static unsigned
Field_fld_f110_s0_3_0_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f110_s0_3_0_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f110_s0_28_4_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 25) | ((insn[0] << 3) >> 7);
  return tie_t;
}

static void
Field_fld_f110_s0_28_4_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 7) >> 7;
  insn[0] = (insn[0] & ~0x1ffffff0) | (tie_t << 4);
}

static unsigned
Field_fld_f110_s0_28_5_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 24) | ((insn[0] << 3) >> 8);
  return tie_t;
}

static void
Field_fld_f110_s0_28_5_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 8) >> 8;
  insn[0] = (insn[0] & ~0x1fffffe0) | (tie_t << 5);
}

static unsigned
Field_fld_f110_s0_7_4_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_f110_s0_7_4_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f110_s0_28_13_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 16) | ((insn[0] << 3) >> 16);
  return tie_t;
}

static void
Field_fld_f110_s0_28_13_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 16) >> 16;
  insn[0] = (insn[0] & ~0x1fffe000) | (tie_t << 13);
}

static unsigned
Field_fld_f110_s0_28_8_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 21) | ((insn[0] << 3) >> 11);
  return tie_t;
}

static void
Field_fld_f110_s0_28_8_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 11) >> 11;
  insn[0] = (insn[0] & ~0x1fffff00) | (tie_t << 8);
}

static unsigned
Field_fld_f110_s0_28_27_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  return tie_t;
}

static void
Field_fld_f110_s0_28_27_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_fld_f110_s0_11_4_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_f110_s0_11_4_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_f110_s0_11_9_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  return tie_t;
}

static void
Field_fld_f110_s0_11_9_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_fld_f110_s0_11_8_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_f110_s0_11_8_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f110_s0_28_21_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 3) >> 24);
  return tie_t;
}

static void
Field_fld_f110_s0_28_21_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x1fe00000) | (tie_t << 21);
}

static unsigned
Field_t_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_t_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f1_s1_base_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f1_s1_base_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_t_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f1_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f1_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_t_Slot_f2_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f2_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_t_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_t_Slot_f3_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f3_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_t_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f6_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f6_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_t_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_t_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_t_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 18) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_t_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x2000) | (tie_t << 13);
}

static unsigned
Field_t_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_bbi4_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_bbi4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_bbi_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_bbi_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_bbi_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 23) >> 27);
  return tie_t;
}

static void
Field_bbi_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f0) | (tie_t << 4);
}

static unsigned
Field_bbi_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 23) >> 27);
  return tie_t;
}

static void
Field_bbi_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f0) | (tie_t << 4);
}

static unsigned
Field_bbi_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 23) >> 27);
  return tie_t;
}

static void
Field_bbi_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f0) | (tie_t << 4);
}

static unsigned
Field_imm12_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 8) >> 20);
  return tie_t;
}

static void
Field_imm12_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0xfff000) | (tie_t << 12);
}

static unsigned
Field_imm8_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 8) >> 24);
  return tie_t;
}

static void
Field_imm8_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0000) | (tie_t << 16);
}

static unsigned
Field_imm8_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  return tie_t;
}

static void
Field_imm8_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_imm8_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  return tie_t;
}

static void
Field_imm8_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_imm8_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  return tie_t;
}

static void
Field_imm8_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_imm8_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  return tie_t;
}

static void
Field_imm8_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_imm8_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  return tie_t;
}

static void
Field_imm8_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_imm8_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  return tie_t;
}

static void
Field_imm8_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_imm8_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  return tie_t;
}

static void
Field_imm8_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_imm8_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  return tie_t;
}

static void
Field_imm8_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_imm8_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  return tie_t;
}

static void
Field_imm8_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_imm8_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  return tie_t;
}

static void
Field_imm8_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_imm8_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  return tie_t;
}

static void
Field_imm8_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_s_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_s_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_s_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f1_s1_base_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f1_s1_base_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 14) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_s_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0x30000) | (tie_t << 16);
}

static unsigned
Field_s_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f12_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f12_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_s_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_s_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_imm12b_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 8) | ((insn[0] << 8) >> 24);
  return tie_t;
}

static void
Field_imm12b_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0000) | (tie_t << 16);
  tie_t = (val << 20) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_imm12b_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_imm12b_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 20) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_imm12b_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_imm12b_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 20) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_imm12b_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_imm12b_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 20) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_imm12b_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_imm12b_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 20) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_imm12b_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_imm12b_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 20) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_imm12b_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_imm12b_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 20) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
}

static unsigned
Field_imm16_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 16) | ((insn[0] << 8) >> 16);
  return tie_t;
}

static void
Field_imm16_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 16) >> 16;
  insn[0] = (insn[0] & ~0xffff00) | (tie_t << 8);
}

static unsigned
Field_offset_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 18) | ((insn[0] << 8) >> 14);
  return tie_t;
}

static void
Field_offset_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 14) >> 14;
  insn[0] = (insn[0] & ~0xffffc0) | (tie_t << 6);
}

static unsigned
Field_offset_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 18) | ((insn[0] << 14) >> 14);
  return tie_t;
}

static void
Field_offset_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 14) >> 14;
  insn[0] = (insn[0] & ~0x3ffff) | (tie_t << 0);
}

static unsigned
Field_offset_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 18) | ((insn[0] << 14) >> 14);
  return tie_t;
}

static void
Field_offset_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 14) >> 14;
  insn[0] = (insn[0] & ~0x3ffff) | (tie_t << 0);
}

static unsigned
Field_offset_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 18) | ((insn[0] << 14) >> 14);
  return tie_t;
}

static void
Field_offset_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 14) >> 14;
  insn[0] = (insn[0] & ~0x3ffff) | (tie_t << 0);
}

static unsigned
Field_offset_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 18) | ((insn[0] << 14) >> 14);
  return tie_t;
}

static void
Field_offset_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 14) >> 14;
  insn[0] = (insn[0] & ~0x3ffff) | (tie_t << 0);
}

static unsigned
Field_op2_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 15) >> 28);
  return tie_t;
}

static void
Field_op2_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x1e000) | (tie_t << 13);
}

static unsigned
Field_op2_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 15) >> 28);
  return tie_t;
}

static void
Field_op2_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x1e000) | (tie_t << 13);
}

static unsigned
Field_op2_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 15) >> 28);
  return tie_t;
}

static void
Field_op2_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x1e000) | (tie_t << 13);
}

static unsigned
Field_op2_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 15) >> 28);
  return tie_t;
}

static void
Field_op2_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x1e000) | (tie_t << 13);
}

static unsigned
Field_r_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_r_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_r_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_r_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f1_s1_base_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f1_s1_base_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_r_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_r_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_r_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_r_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_r_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_r_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_disp_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_r_disp_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_r_3_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
  return tie_t;
}

static void
Field_r_3_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
}

static unsigned
Field_sa4_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 11) >> 31);
  return tie_t;
}

static void
Field_sa4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x100000) | (tie_t << 20);
}

static unsigned
Field_sae4_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
  return tie_t;
}

static void
Field_sae4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
}

static unsigned
Field_sae_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_sae_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
}

static unsigned
Field_sae_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sae_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sae_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sae_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sae_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sae_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sae_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sae_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sal_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 11) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_sal_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100000) | (tie_t << 20);
}

static unsigned
Field_sal_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_sal_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sal_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_sal_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sal_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_sal_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sal_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_sal_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sal_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_sal_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sal_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_sal_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sal_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_sal_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sal_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_sal_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sal_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_sal_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sal_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_sal_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sal_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_sal_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_sal_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_sal_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sargt_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 11) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_sargt_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100000) | (tie_t << 20);
}

static unsigned
Field_sargt_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sargt_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sargt_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sargt_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sargt_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sargt_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sargt_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sargt_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sargt_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sargt_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sargt_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sargt_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sargt_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sargt_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sargt_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sargt_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sargt_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sargt_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sargt_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sargt_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sargt_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sargt_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sargt_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sargt_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_sas4_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_sas4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
}

static unsigned
Field_sas_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_sas_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
}

static unsigned
Field_sas_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sas_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_sas_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sas_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_sas_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_sas_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_sas_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sas_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_sas_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_sas_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_sas_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_sas_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_sas_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_sas_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_sas_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_sas_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_sas_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_sas_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_imm4_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_mn_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_mn_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_i_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_i_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_imm6lo_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm6lo_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_imm6lo_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm6lo_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_imm6hi_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_imm6hi_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_imm6hi_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_imm6hi_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_imm7lo_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm7lo_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_imm7lo_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm7lo_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_imm7hi_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_imm7hi_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_imm7hi_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_imm7hi_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_z_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
  return tie_t;
}

static void
Field_z_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
}

static unsigned
Field_imm6_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm6_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_imm7_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm7_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_imm7_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 20) >> 26);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_imm7_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 25) >> 26;
  insn[0] = (insn[0] & ~0xfc0) | (tie_t << 6);
}

static unsigned
Field_imm7_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_imm7_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_imm7_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_imm7_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 25) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_imm7_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_imm7_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 25) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_imm7_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_imm7_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 25) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_imm7_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 20) >> 26);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_imm7_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 25) >> 26;
  insn[0] = (insn[0] & ~0xfc0) | (tie_t << 6);
}

static unsigned
Field_imm7_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_imm7_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
  tie_t = (val << 25) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_imm7_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_imm7_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 25) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_imm7_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_imm7_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 25) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_t2_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_t2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_s2_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  return tie_t;
}

static void
Field_s2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_r2_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 16) >> 29);
  return tie_t;
}

static void
Field_r2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe000) | (tie_t << 13);
}

static unsigned
Field_t4_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_t4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_s4_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_s4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_r4_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
  return tie_t;
}

static void
Field_r4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
}

static unsigned
Field_t8_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_t8_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_s8_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_s8_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_r8_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
  return tie_t;
}

static void
Field_r8_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
}

static unsigned
Field_xt_wbr15_imm_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 8) >> 17);
  return tie_t;
}

static void
Field_xt_wbr15_imm_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 17) >> 17;
  insn[0] = (insn[0] & ~0xfffe00) | (tie_t << 9);
}

static unsigned
Field_xt_wbr15_imm_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 5) >> 17);
  return tie_t;
}

static void
Field_xt_wbr15_imm_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 17) >> 17;
  insn[0] = (insn[0] & ~0x7fff000) | (tie_t << 12);
}

static unsigned
Field_xt_wbr15_imm_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 5) >> 17);
  return tie_t;
}

static void
Field_xt_wbr15_imm_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 17) >> 17;
  insn[0] = (insn[0] & ~0x7fff000) | (tie_t << 12);
}

static unsigned
Field_xt_wbr15_imm_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 5) >> 17);
  return tie_t;
}

static void
Field_xt_wbr15_imm_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 17) >> 17;
  insn[0] = (insn[0] & ~0x7fff000) | (tie_t << 12);
}

static unsigned
Field_xt_wbr18_imm_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 18) | ((insn[0] << 8) >> 14);
  return tie_t;
}

static void
Field_xt_wbr18_imm_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 14) >> 14;
  insn[0] = (insn[0] & ~0xffffc0) | (tie_t << 6);
}

static unsigned
Field_fld_f0_s0_ldstalu_7_0_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f0_s0_ldstalu_7_0_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 18) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x2000) | (tie_t << 13);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 22) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x380) | (tie_t << 7);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 25) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x60) | (tie_t << 5);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 22) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x380) | (tie_t << 7);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 25) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x60) | (tie_t << 5);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 15) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x18000) | (tie_t << 15);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 15) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x18000) | (tie_t << 15);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 15) >> 27);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 26) >> 27;
  insn[0] = (insn[0] & ~0x1f000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 20) >> 26);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 22) >> 26);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 15) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x18000) | (tie_t << 15);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 15) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x18000) | (tie_t << 15);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 15) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x18000) | (tie_t << 15);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 26) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 22) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x380) | (tie_t << 7);
  tie_t = (val << 26) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 22) >> 26);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 26) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
  tie_t = (val << 26) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 26) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
  tie_t = (val << 26) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 22) >> 26);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 26) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 22) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x380) | (tie_t << 7);
  tie_t = (val << 26) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 22) >> 26);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 26) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
  tie_t = (val << 26) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 26) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
  tie_t = (val << 26) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 22) >> 26);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x8_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x8_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x8_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x8_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm6x8_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm6x8_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_intlv_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_intlv_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_bbe_sem_ld_st_intlv_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_intlv_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_bbe_sem_ld_st_intlv_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_intlv_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_bbe_sem_ld_st_intlv_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_intlv_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_bbe_sem_ld_st_uul_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uul_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uul_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uul_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uul_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uul_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uul_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uul_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uul_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uul_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uul_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uul_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uul_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uul_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uul_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uul_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uul_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uul_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_uul_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 10) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uul_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300000) | (tie_t << 20);
}

static unsigned
Field_fld_bbe_sem_ld_st_uul_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uul_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uus_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uus_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uus_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uus_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uus_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uus_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uus_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uus_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uus_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uus_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uus_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uus_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uus_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uus_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uus_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 10) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uus_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300000) | (tie_t << 20);
}

static unsigned
Field_fld_bbe_sem_ld_st_uusm_1_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uusm_1_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uusm_1_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uusm_1_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uusm_1_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uusm_1_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_uusm_1_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_uusm_1_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_valignr_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_valignr_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_ld_st_valignr_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_valignr_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_ld_st_valignr_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_valignr_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_ld_st_valignr_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_valignr_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbr_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbr_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbr_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbr_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbr_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbr_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbr_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbr_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbr_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbr_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbr_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbr_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbr_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbr_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbr_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbr_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbr_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbr_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbr_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbr_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbr_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbr_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbre_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbre_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbre_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbre_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbre_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbre_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbre_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbre_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbre_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbre_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbre_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbre_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbre_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbre_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbre_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbre_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbre_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbre_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbre_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbre_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_vbre_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vbre_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vr_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vr_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vrul_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vrul_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vrul_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vrul_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vrul_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vrul_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vrul_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vrul_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vrul_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vrul_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vrul_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vrul_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vrul_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vrul_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vrul_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vrul_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_vrul_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vrul_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_ld_st_vrul_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_vrul_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_mov_vr_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vr_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_mov_vr_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vr_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_mov_vr_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vr_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_mov_vr_Slot_f3_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vr_Slot_f3_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_mov_vr_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vr_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_mov_vr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_mov_vr_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vr_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_mov_vr_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vr_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_mov_vr_Slot_f6_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vr_Slot_f6_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_mov_vr_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vr_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_mov_vr_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vr_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_mov_vr_Slot_f12_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vr_Slot_f12_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbr_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbr_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbr_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbr_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbr_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbr_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbr_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbr_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbr_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbr_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbr_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbr_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbr_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbr_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbr_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbr_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbr_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbr_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbr_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbr_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbr_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbr_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbt_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbt_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbt_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbt_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbt_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbt_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbt_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbt_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbt_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbt_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbt_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbt_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbt_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbt_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbt_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbt_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbt_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbt_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbt_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbt_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbt_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbt_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbt_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbt_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vbt_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vbt_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vr_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vr_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vs_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vs_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vs_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vs_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vs_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vs_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vs_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vs_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vs_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vs_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vs_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vs_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vs_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vs_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vs_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vs_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vs_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vs_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vs_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vs_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vs_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vs_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vs_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vs_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vs_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vs_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vs_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vs_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vs_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vs_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vs_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vs_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vt_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vt_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vt_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vt_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vt_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vt_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vt_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vt_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vt_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vt_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vt_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vt_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vt_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vt_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vt_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vt_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vt_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vt_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vt_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vt_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vt_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vt_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vt_Slot_f9_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vt_Slot_f9_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vt_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vt_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vt_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vt_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vt_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vt_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vt_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vt_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vt_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vt_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_i_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_i_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_i_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_i_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_i_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_i_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_i_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_i_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_i_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_i_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_i_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_i_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_i_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_i_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_i_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_i_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_i_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_i_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_i_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_i_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_i_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_i_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_i_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_i_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_i_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 30) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_i_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x2) | (tie_t << 1);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 14) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x30000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ic_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vr_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vt_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
}

static unsigned
Field_fld_f0_s1_ldpk_11_11_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_11_11_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_f0_s1_ldpk_17_11_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 14) >> 25);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_17_11_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x3f800) | (tie_t << 11);
}

static unsigned
Field_fld_f0_s1_ldpk_3_0_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_3_0_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f0_s1_ldpk_3_1_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_3_1_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
}

static unsigned
Field_fld_f0_s1_ldpk_5_0_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 26) >> 26);
  return tie_t;
}

static void
Field_fld_f0_s1_ldpk_5_0_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_ld_st_arr_s1_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_arr_s1_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_arr_s1_Slot_f1_s1_base_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_arr_s1_Slot_f1_s1_base_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_arr_s1_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_arr_s1_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_arr_s1_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_arr_s1_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_arr_s1_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_arr_s1_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_arr_s1_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_arr_s1_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_ld_st_arr_s1_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_arr_s1_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_mov_i_imm_movint_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_i_imm_movint_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
  tie_t = (val << 25) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_mov_i_imm_movint_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_i_imm_movint_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
  tie_t = (val << 25) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_mov_i_imm_movint_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 25) >> 25);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_i_imm_movint_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_mov_i_imm_movint_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 25) >> 25);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_i_imm_movint_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_mov_i_imm_movint_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_i_imm_movint_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
  tie_t = (val << 25) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_mov_immmovvi_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_immmovvi_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
  tie_t = (val << 26) >> 31;
  insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_mov_immmovvi_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_immmovvi_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_mov_immmovvi_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 26) >> 26);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_immmovvi_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_mov_immmovvi_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 26) >> 26);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_immmovvi_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_mov_immmovvi_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_immmovvi_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_mov_sr_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_sr_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_mov_sr_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_sr_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_mov_sr_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_sr_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_mov_sr_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_sr_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_mov_sr_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_sr_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_mov_sr_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_sr_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_mov_sr_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_sr_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_mov_sr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_sr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_mov_sr_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_sr_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_mov_vt_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vt_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_mov_vt_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vt_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_mov_vt_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vt_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_mov_vt_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vt_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_mov_vt_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vt_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_mov_vt_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vt_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_mov_vt_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vt_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_mov_vt_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vt_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_mov_vt_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vt_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_mov_vt_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vt_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_mov_vt_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vt_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_mov_vt_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vt_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_immn_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_immn_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_immn_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_immn_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_immn_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_immn_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_immn_2_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_immn_2_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_immn_2_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_immn_2_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_immn_2_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_immn_2_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 26) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38) | (tie_t << 3);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 26) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38) | (tie_t << 3);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_arr_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_arr_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_arr_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_arr_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_arr_Slot_f1_s1_base_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_arr_Slot_f1_s1_base_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_arr_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_arr_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_arr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_arr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_arr_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_arr_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_iselvsni_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_iselvsni_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_iselvsni_Slot_f1_s1_base_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_iselvsni_Slot_f1_s1_base_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_iselvsni_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 26) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_iselvsni_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x20) | (tie_t << 5);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f1_s1_base_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f1_s1_base_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 27) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18) | (tie_t << 3);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f1_s1_base_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f1_s1_base_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f1_s1_base_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f1_s1_base_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ss_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ss_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ss_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ss_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ss_Slot_f1_s1_base_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ss_Slot_f1_s1_base_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ss_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 26) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ss_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38) | (tie_t << 3);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ss_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ss_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ss_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ss_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ss_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ss_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_st_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_st_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_st_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_st_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_st_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_st_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_st_Slot_f1_s1_base_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 22) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_st_Slot_f1_s1_base_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x380) | (tie_t << 7);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_st_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_st_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_st_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_st_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_st_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_st_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_st_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 27) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_st_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c) | (tie_t << 2);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_st_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_st_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_st_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_st_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_st_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_st_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_st_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_st_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_st_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_st_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_st_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_st_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_art_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_art_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_art_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_art_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_art_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_art_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_art_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_art_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_vt_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_vt_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_vt_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_vt_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_vt_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_vt_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_vt_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_vt_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_vt_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_vt_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_vt_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_vt_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_vt_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_vt_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_vt_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_vt_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_vt_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_vt_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 23) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x180) | (tie_t << 7);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 27) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18) | (tie_t << 3);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 27) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18) | (tie_t << 3);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 27) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18) | (tie_t << 3);
}

static unsigned
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 12) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_pack_wvr_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0000) | (tie_t << 18);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 23) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x180) | (tie_t << 7);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 27) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18) | (tie_t << 3);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 27) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18) | (tie_t << 3);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 27) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18) | (tie_t << 3);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 12) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0000) | (tie_t << 18);
}

static unsigned
Field_fld_f0_s2_mul_18_13_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 13) >> 26);
  return tie_t;
}

static void
Field_fld_f0_s2_mul_18_13_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x7e000) | (tie_t << 13);
}

static unsigned
Field_fld_f0_s2_mul_18_15_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 13) >> 28);
  return tie_t;
}

static void
Field_fld_f0_s2_mul_18_15_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x78000) | (tie_t << 15);
}

static unsigned
Field_fld_f0_s2_mul_18_4_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 13) >> 17);
  return tie_t;
}

static void
Field_fld_f0_s2_mul_18_4_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 17) >> 17;
  insn[0] = (insn[0] & ~0x7fff0) | (tie_t << 4);
}

static unsigned
Field_fld_f0_s2_mul_18_7_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 13) >> 20);
  return tie_t;
}

static void
Field_fld_f0_s2_mul_18_7_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0x7ff80) | (tie_t << 7);
}

static unsigned
Field_fld_saimm5_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_fld_saimm5_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_saimm5_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_saimm5_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_saimm5_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 21) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_saimm5_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0x600) | (tie_t << 9);
}

static unsigned
Field_fld_saimm5_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 19) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_saimm5_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0x1800) | (tie_t << 11);
}

static unsigned
Field_fld_saimm5_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_saimm5_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_saimm5_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 19) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_saimm5_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0x1800) | (tie_t << 11);
}

static unsigned
Field_fld_saimm5_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_saimm5_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_saimm5_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 13) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_saimm5_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0x60000) | (tie_t << 17);
}

static unsigned
Field_fld_saimm5_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_saimm5_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_saimm5_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_fld_saimm5_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_saimm5_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_saimm5_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_saimm5_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_saimm5_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_saimm5_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 30) >> 31);
  return tie_t;
}

static void
Field_fld_saimm5_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x2) | (tie_t << 1);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_bbe_sem_multiply_dspr_code_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_dspr_code_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_bbe_sem_multiply_dspr_code_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_dspr_code_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_multiply_dspr_code_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_dspr_code_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_multiply_idx16_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_idx16_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_multiply_idx16_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_idx16_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_multiply_idx16_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_idx16_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_idx2_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_idx2_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_multiply_idx2_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_idx2_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_idx8_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_idx8_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_multiply_idx8_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_idx8_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_multiply_idx8_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_idx8_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_mvt_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_mvt_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_multiply_mvt_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_mvt_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
}

static unsigned
Field_fld_bbe_sem_multiply_mvt_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_mvt_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_multiply_mvt_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 14) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_mvt_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x20000) | (tie_t << 17);
}

static unsigned
Field_fld_bbe_sem_multiply_mvt_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_mvt_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_multiply_sr_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_sr_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_multiply_sr_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_sr_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_multiply_sr_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_sr_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_sr_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_sr_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_sr_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_sr_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_sr_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_sr_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_multiply_sr_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_sr_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_multiply_sr_Slot_f12_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_sr_Slot_f12_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_multiply_sr_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_sr_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_multiply_sr_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_sr_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_vbr_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vbr_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_multiply_vbr_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vbr_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_multiply_vbr_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vbr_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_vbr_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vbr_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_vbr_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vbr_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_vbr_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vbr_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_bbe_sem_multiply_vbr_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vbr_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_bbe_sem_multiply_vr_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vr_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_vr_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vr_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_vr_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vr_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_multiply_vr_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vr_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_multiply_vr_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vr_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_multiply_vr_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vr_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_vr_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vr_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_vr_Slot_f12_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vr_Slot_f12_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_vr_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vr_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_vr_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vr_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_bbe_sem_multiply_vs_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vs_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_multiply_vs_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vs_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_multiply_vs_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vs_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_multiply_vs_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vs_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_multiply_vs_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vs_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_multiply_vs_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vs_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_multiply_vs_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vs_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_multiply_vs_Slot_f12_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vs_Slot_f12_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_multiply_vs_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vs_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_multiply_vs_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vs_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
}

static unsigned
Field_fld_bbe_sem_multiply_wvrm2_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvrm2_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_multiply_wvrm2_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvrm2_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_multiply_wvrm2_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvrm2_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
}

static unsigned
Field_fld_bbe_sem_multiply_wvrm2_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvrm2_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
}

static unsigned
Field_fld_bbe_sem_multiply_wvrm2_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvrm2_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_multiply_wvrm2_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvrm2_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_multiply_wvrm2_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvrm2_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_multiply_wvt_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvt_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_multiply_wvt_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 15) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvt_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18000) | (tie_t << 15);
}

static unsigned
Field_fld_bbe_sem_multiply_wvt_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 19) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvt_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x1800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_multiply_wvt_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 19) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvt_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x1800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_multiply_wvt_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 13) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvt_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x60000) | (tie_t << 17);
}

static unsigned
Field_fld_bbe_sem_multiply_wvt_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvt_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_multiply_wvt_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 15) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvt_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18000) | (tie_t << 15);
}

static unsigned
Field_fld_bbe_sem_multiply_wvt_Slot_f12_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvt_Slot_f12_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_multiply_wvt_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvt_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_multiply_wvt_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 12) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvt_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0000) | (tie_t << 18);
}

static unsigned
Field_fld_bbe_sem_squeeze_st_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_squeeze_st_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_squeeze_vbr_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_squeeze_vbr_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_st_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_st_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_st_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_st_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_alu_st_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_st_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_vec_alu_st_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_st_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_st_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_st_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_alu_st_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_st_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_st_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_st_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_alu_st_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 15) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_st_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c000) | (tie_t << 14);
}

static unsigned
Field_fld_bbe_sem_vec_alu_st_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_st_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_alu_st_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_st_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_alu_st_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_st_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_st_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_st_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ars_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ars_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ars_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ars_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ars_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ars_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ars_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ars_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ars_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ars_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ars_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ars_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ars_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ars_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 25) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 21) >> 25);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 25) >> 25);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 25) >> 25);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
  tie_t = (val << 25) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 25) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 25) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 26) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 22) >> 26);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 26) >> 26);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 26) >> 26);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
  tie_t = (val << 26) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 26) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 26) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 15) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18000) | (tie_t << 15);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 19) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x1800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 19) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x1800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 13) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x60000) | (tie_t << 17);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 15) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18000) | (tie_t << 15);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_f0_s3_alu_11_7_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 20) >> 27);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_11_7_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf80) | (tie_t << 7);
}

static unsigned
Field_fld_f0_s3_alu_15_13_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 16) >> 29);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_15_13_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe000) | (tie_t << 13);
}

static unsigned
Field_fld_f0_s3_alu_7_6_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_7_6_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_f0_s3_alu_7_7_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f0_s3_alu_7_7_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_bbe_sem_invllr_llr_sel_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_invllr_llr_sel_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_invllr_mod_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 29) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_invllr_mod_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4) | (tie_t << 2);
}

static unsigned
Field_fld_bbe_sem_invllr_neg_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_invllr_neg_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_bbe_sem_invllr_vr_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_invllr_vr_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_invllr_vs_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_invllr_vs_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_invllr_vt_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_invllr_vt_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_opsel_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_opsel_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_opsel_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_opsel_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_opsel_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 14) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_opsel_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_alu_opsel_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_opsel_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_poly_sa_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_poly_sa_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_poly_sa_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_poly_sa_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_poly_sa_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_poly_sa_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_poly_sa_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_poly_sa_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_alu_poly_sl_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 21) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_poly_sl_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x400) | (tie_t << 10);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_alu_poly_sl_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_poly_sl_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_fld_bbe_sem_vec_alu_poly_sl_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_poly_sl_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_fld_bbe_sem_vec_alu_poly_sl_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 13) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_poly_sl_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x60000) | (tie_t << 17);
}

static unsigned
Field_fld_bbe_sem_vec_alu_sel_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_sel_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_sel_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_sel_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_fastrecip_rsqrt_sr_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_fastrecip_rsqrt_sr_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_fastrecip_rsqrt_sr_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_fastrecip_rsqrt_sr_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_fastrecip_rsqrt_sr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_fastrecip_rsqrt_sr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_fastrecip_rsqrt_st_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_fastrecip_rsqrt_st_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_fastrecip_rsqrt_st_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_fastrecip_rsqrt_st_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_fastrecip_rsqrt_st_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_fastrecip_rsqrt_st_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_radd_rminmax_vbr_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_radd_rminmax_vbr_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_radd_rminmax_vbr_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_radd_rminmax_vbr_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_radd_rminmax_vbr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_radd_rminmax_vbr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_radd_rminmax_vbt_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_radd_rminmax_vbt_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_radd_rminmax_vbt_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_radd_rminmax_vbt_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_radd_rminmax_vbt_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_radd_rminmax_vbt_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_radd_rminmax_vbt_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_radd_rminmax_vbt_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_radd_rminmax_vr_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_radd_rminmax_vr_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_radd_rminmax_vr_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_radd_rminmax_vr_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_radd_rminmax_vr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_radd_rminmax_vr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_radd_rminmax_vr_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_radd_rminmax_vr_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_radd_rminmax_vt_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_radd_rminmax_vt_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_radd_rminmax_vt_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_radd_rminmax_vt_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_radd_rminmax_vt_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_radd_rminmax_vt_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_radd_rminmax_vt_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_radd_rminmax_vt_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_isel_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_isel_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_isel_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_isel_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_isel_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_isel_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_isel_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_isel_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_isel_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_isel_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_isel_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 13) >> 27);
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_isel_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
  tie_t = (val << 25) >> 27;
  insn[0] = (insn[0] & ~0x7c000) | (tie_t << 14);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
  tie_t = (val << 26) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 14) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x30000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 14) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x30000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
  tie_t = (val << 26) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 26) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
  tie_t = (val << 26) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_selodd_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_selodd_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_selodd_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_selodd_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_selodd_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_selodd_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_selodd_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_selodd_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vs_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vs_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vs_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vs_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vs_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vs_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vs_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vs_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vs_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vs_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vs_Slot_f9_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vs_Slot_f9_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vs_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vs_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vs_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vs_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f1_s0_st_7_0_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f1_s0_st_7_0_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f1_s1_base_3_2_Slot_f1_s1_base_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_fld_f1_s1_base_3_2_Slot_f1_s1_base_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
}

static unsigned
Field_fld_f1_s1_base_3_3_Slot_f1_s1_base_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_f1_s1_base_3_3_Slot_f1_s1_base_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
}

static unsigned
Field_fld_f1_s2_walumul_11_10_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_11_10_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_fld_f1_s2_walumul_14_14_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_14_14_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_f1_s2_walumul_18_16_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_f1_s2_walumul_18_16_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_saimm6_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_saimm6_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_fld_saimm6_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_saimm6_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_saimm6_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_saimm6_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_saimm6_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_saimm6_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_fld_saimm6_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 20) >> 26);
  return tie_t;
}

static void
Field_fld_saimm6_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_adv_rsqrt_reciplu_vt_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_adv_rsqrt_reciplu_vt_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_adv_rsqrt_reciplu_vu_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_adv_rsqrt_reciplu_vu_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_adv_rsqrt_reciplu_wvr_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_adv_rsqrt_reciplu_wvr_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_adv_rsqrt_reciplu_wvt_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 15) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_adv_rsqrt_reciplu_wvt_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18000) | (tie_t << 15);
}

static unsigned
Field_fld_bbe_sem_multiply_vbt_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vbt_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_multiply_vbt_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vbt_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_wvr_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvr_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_multiply_wvr_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvr_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_multiply_wvr_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvr_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_multiply_wvr_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvr_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_multiply_wvr_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvr_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_multiply_wvr_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 21) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvr_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x400) | (tie_t << 10);
}

static unsigned
Field_fld_bbe_sem_multiply_wvsm2_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvsm2_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_multiply_wvsm2_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvsm2_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
}

static unsigned
Field_fld_bbe_sem_multiply_wvsm2_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvsm2_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
}

static unsigned
Field_fld_bbe_sem_multiply_wvsm2_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvsm2_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_multiply_wvsm2_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 25) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_wvsm2_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x60) | (tie_t << 5);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_i_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 22) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_i_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_i_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_i_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_i_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_i_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_i_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 21) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_i_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x400) | (tie_t << 10);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_ic_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_ic_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_ic_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 27) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_ic_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c) | (tie_t << 2);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_ic_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 27) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_ic_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c) | (tie_t << 2);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_ic_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_ic_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_isel_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 17) >> 25);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_isel_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_isel_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 21) >> 25);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_isel_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_isel_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 21) >> 25);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_isel_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_ishfl_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 20) >> 26);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_ishfl_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_ishfl_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 24) >> 26);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_ishfl_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc) | (tie_t << 2);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_ishfl_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 24) >> 26);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_ishfl_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc) | (tie_t << 2);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_ishfl_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 20) >> 26);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_ishfl_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_wvsm1_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_wvsm1_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_wvsm1_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_wvsm1_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
}

static unsigned
Field_fld_bbe_sem_wvec_redux_sel_alu_wvsm1_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_redux_sel_alu_wvsm1_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_vr_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_vr_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_vr_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_vr_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_vr_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_vr_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_vr_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_vr_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 15) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18000) | (tie_t << 15);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 19) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x1800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 19) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x1800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f10_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 15) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f10_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18000) | (tie_t << 15);
}

static unsigned
Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vbool_alu_ltr_vbu_Slot_f1_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vbool_alu_ltr_vbu_Slot_f1_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_vec_s2_select_arr_Slot_f1_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_s2_select_arr_Slot_f1_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_s2_select_i_Slot_f1_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_s2_select_i_Slot_f1_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_s2_select_i_Slot_f2_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_s2_select_i_Slot_f2_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_s2_select_i_Slot_f3_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_s2_select_i_Slot_f3_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_s2_select_i_Slot_f6_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_s2_select_i_Slot_f6_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_s2_select_ic_Slot_f1_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_s2_select_ic_Slot_f1_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_s2_select_ic_Slot_f2_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_s2_select_ic_Slot_f2_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_s2_select_ic_Slot_f3_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_s2_select_ic_Slot_f3_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_s2_select_ic_Slot_f6_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_s2_select_ic_Slot_f6_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_s2_select_vr_Slot_f1_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_s2_select_vr_Slot_f1_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_s2_select_vr_Slot_f2_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_s2_select_vr_Slot_f2_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_s2_select_vr_Slot_f3_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_s2_select_vr_Slot_f3_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_vec_s2_select_vr_Slot_f6_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_s2_select_vr_Slot_f6_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f2_s1_ld_15_11_Slot_f2_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 16) >> 27);
  return tie_t;
}

static void
Field_fld_f2_s1_ld_15_11_Slot_f2_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf800) | (tie_t << 11);
}

static unsigned
Field_fld_f2_s2_walumul_17_12_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 14) >> 26);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_17_12_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f000) | (tie_t << 12);
}

static unsigned
Field_fld_f2_s2_walumul_17_4_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 14) | ((insn[0] << 14) >> 18);
  return tie_t;
}

static void
Field_fld_f2_s2_walumul_17_4_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 18) >> 18;
  insn[0] = (insn[0] & ~0x3fff0) | (tie_t << 4);
}

static unsigned
Field_fld_f2_s3_alu_11_6_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 20) >> 26);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_11_6_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc0) | (tie_t << 6);
}

static unsigned
Field_fld_f2_s3_alu_21_13_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 10) >> 23);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_21_13_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x3fe000) | (tie_t << 13);
}

static unsigned
Field_fld_f2_s3_alu_7_6_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_7_6_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_f2_s3_alu_7_7_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_f2_s3_alu_7_7_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_bbe_sem_mov_i_in_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_i_in_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_mov_i_out_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_i_out_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_mov_vs_Slot_f2_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_mov_vs_Slot_f2_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_f2_s4_move_12_4_Slot_f2_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 19) >> 23);
  return tie_t;
}

static void
Field_fld_f2_s4_move_12_4_Slot_f2_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x1ff0) | (tie_t << 4);
}

static unsigned
Field_fld_f3_s0_st_19_15_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 12) >> 27);
  return tie_t;
}

static void
Field_fld_f3_s0_st_19_15_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf8000) | (tie_t << 15);
}

static unsigned
Field_fld_f3_s0_st_7_0_Slot_f3_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f3_s0_st_7_0_Slot_f3_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f3_s1_ld_7_5_Slot_f3_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_f3_s1_ld_7_5_Slot_f3_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_f3_s2_alumul_19_14_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_19_14_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
}

static unsigned
Field_fld_f3_s2_alumul_19_15_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 12) >> 27);
  return tie_t;
}

static void
Field_fld_f3_s2_alumul_19_15_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf8000) | (tie_t << 15);
}

static unsigned
Field_fld_bbe_sem_multiply_vt_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vt_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_vt_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_vt_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_sdmap_intlv_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_sdmap_intlv_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_bbe_sem_sdmap_negate_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_sdmap_negate_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_sdmap_phase_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 18) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_sdmap_phase_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x2000) | (tie_t << 13);
}

static unsigned
Field_fld_bbe_sem_sdmap_vr_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_sdmap_vr_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_sdmap_vs_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_sdmap_vs_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_sdmap_vt_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_sdmap_vt_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_alu_scaleid1_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_scaleid1_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_bbe_sem_vec_alu_scaleid1_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 13) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_scaleid1_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x40000) | (tie_t << 18);
}

static unsigned
Field_fld_f3_s3_alu_20_12_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 11) >> 23);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_20_12_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x1ff000) | (tie_t << 12);
}

static unsigned
Field_fld_f3_s3_alu_20_4_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 17) | ((insn[0] << 11) >> 15);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_20_4_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 15) >> 15;
  insn[0] = (insn[0] & ~0x1ffff0) | (tie_t << 4);
}

static unsigned
Field_fld_f3_s3_alu_7_6_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_f3_s3_alu_7_6_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_f3_s4_move_3_0_Slot_f3_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f3_s4_move_3_0_Slot_f3_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_s2_select_i_imm4_Slot_f3_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_s2_select_i_imm4_Slot_f3_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_s2_select_i_imm5_Slot_f3_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_s2_select_i_imm5_Slot_f3_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_s2_select_vbt_Slot_f3_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_s2_select_vbt_Slot_f3_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_f4_s0_ldst_7_0_Slot_f4_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f4_s0_ldst_7_0_Slot_f4_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f4_s1_ldpkdiv_18_8_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 11) | ((insn[0] << 13) >> 21);
  return tie_t;
}

static void
Field_fld_f4_s1_ldpkdiv_18_8_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0x7ff00) | (tie_t << 8);
}

static unsigned
Field_fld_f4_s1_ldpkdiv_3_0_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f4_s1_ldpkdiv_3_0_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f4_s1_ldpkdiv_3_2_Slot_f4_s1_ldpkdiv_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_fld_f4_s1_ldpkdiv_3_2_Slot_f4_s1_ldpkdiv_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
}

static unsigned
Field_fld_f4_s2_mul_11_11_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_11_11_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_f4_s2_mul_16_12_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 15) >> 27);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_16_12_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f000) | (tie_t << 12);
}

static unsigned
Field_fld_f4_s2_mul_16_13_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 15) >> 28);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_16_13_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x1e000) | (tie_t << 13);
}

static unsigned
Field_fld_f4_s2_mul_16_9_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 15) >> 24);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_16_9_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x1fe00) | (tie_t << 9);
}

static unsigned
Field_fld_f4_s2_mul_20_18_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 11) >> 29);
  return tie_t;
}

static void
Field_fld_f4_s2_mul_20_18_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c0000) | (tie_t << 18);
}

static unsigned
Field_fld_bbe_sem_multiply_sre1_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 18) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_sre1_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x3800) | (tie_t << 11);
}

static unsigned
Field_fld_bbe_sem_multiply_sse1_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_sse1_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_multiply_st_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 15) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_multiply_st_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c000) | (tie_t << 14);
}

static unsigned
Field_fld_bbe_selmaxidx_arr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_selmaxidx_arr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_selmaxidx_itlv_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_selmaxidx_itlv_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_selmaxidx_vbr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_selmaxidx_vbr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_f4_s3_alu_11_7_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 20) >> 27);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_11_7_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf80) | (tie_t << 7);
}

static unsigned
Field_fld_f4_s3_alu_15_0_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 16) | ((insn[0] << 16) >> 16);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_15_0_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 16) >> 16;
  insn[0] = (insn[0] & ~0xffff) | (tie_t << 0);
}

static unsigned
Field_fld_f4_s3_alu_15_13_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 16) >> 29);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_15_13_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe000) | (tie_t << 13);
}

static unsigned
Field_fld_f4_s3_alu_15_14_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_15_14_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
}

static unsigned
Field_fld_f4_s3_alu_15_4_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 16) >> 20);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_15_4_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0xfff0) | (tie_t << 4);
}

static unsigned
Field_fld_f4_s3_alu_15_5_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 11) | ((insn[0] << 16) >> 21);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_15_5_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0xffe0) | (tie_t << 5);
}

static unsigned
Field_fld_f4_s3_alu_15_9_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 16) >> 25);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_15_9_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0xfe00) | (tie_t << 9);
}

static unsigned
Field_fld_f4_s3_alu_21_12_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 10) >> 22);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_21_12_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x3ff000) | (tie_t << 12);
}

static unsigned
Field_fld_f4_s3_alu_21_14_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 10) >> 24);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_21_14_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x3fc000) | (tie_t << 14);
}

static unsigned
Field_fld_f4_s3_alu_21_4_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 18) | ((insn[0] << 10) >> 14);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_21_4_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 14) >> 14;
  insn[0] = (insn[0] & ~0x3ffff0) | (tie_t << 4);
}

static unsigned
Field_fld_f4_s3_alu_21_8_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 14) | ((insn[0] << 10) >> 18);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_21_8_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 18) >> 18;
  insn[0] = (insn[0] & ~0x3fff00) | (tie_t << 8);
}

static unsigned
Field_fld_f4_s3_alu_7_6_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_f4_s3_alu_7_6_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_fld_bbe_sem_divide_vr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_divide_vr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_divide_vs_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_divide_vs_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_divide_vt_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_divide_vt_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_divide_wvr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_divide_wvr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_dualpeak_arr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_dualpeak_arr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_dualpeak_sa_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_dualpeak_sa_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_dualpeak_vbr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_dualpeak_vbr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_dualpeak_vbt_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_dualpeak_vbt_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_dualpeak_vr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_dualpeak_vr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_bbe_sem_dualpeak_vs_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_dualpeak_vs_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_dualpeak_wvr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 23) >> 30);
  return tie_t;
}

static void
Field_fld_bbe_sem_dualpeak_wvr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x180) | (tie_t << 7);
}

static unsigned
Field_fld_f6_s0_st_7_0_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f6_s0_st_7_0_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f6_s1_ldpk_16_8_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 15) >> 23);
  return tie_t;
}

static void
Field_fld_f6_s1_ldpk_16_8_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x1ff00) | (tie_t << 8);
}

static unsigned
Field_fld_f6_s2_mul_16_13_Slot_f6_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 15) >> 28);
  return tie_t;
}

static void
Field_fld_f6_s2_mul_16_13_Slot_f6_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x1e000) | (tie_t << 13);
}

static unsigned
Field_fld_f6_s3_alufirfft_21_16_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 10) >> 26);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_21_16_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f0000) | (tie_t << 16);
}

static unsigned
Field_fld_f6_s3_alufirfft_7_0_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f6_s3_alufirfft_7_0_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vu_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vu_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_alu_vu_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_alu_vu_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_slct_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_slct_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_slct_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_slct_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_slct_h_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_slct_h_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_slct_h_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_slct_h_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vu_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vu_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_bbe_sem_vec_shift_select_vu_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_vec_shift_select_vu_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f6_s4_move_12_8_Slot_f6_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_f6_s4_move_12_8_Slot_f6_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_f6_s4_move_3_0_Slot_f6_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_f6_s4_move_3_0_Slot_f6_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_f11_s1_ldpk_11_11_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_fld_f11_s1_ldpk_11_11_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_f12_s0_st_7_0_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f12_s0_st_7_0_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_bbe_sem_ld_st_arr_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_arr_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_bbe_sem_ld_st_arr_Slot_f12_s1_ld_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_bbe_sem_ld_st_arr_Slot_f12_s1_ld_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_f12_s3_alufirfft_22_16_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 9) >> 25);
  return tie_t;
}

static void
Field_fld_f12_s3_alufirfft_22_16_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f0000) | (tie_t << 16);
}

static unsigned
Field_fld_f12_s3_alufirfft_7_0_Slot_f12_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 24) >> 24);
  return tie_t;
}

static void
Field_fld_f12_s3_alufirfft_7_0_Slot_f12_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff) | (tie_t << 0);
}

static unsigned
Field_fld_f12_s4_move_5_4_Slot_f12_s4_move_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_f12_s4_move_5_4_Slot_f12_s4_move_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_offset_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offset_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_offset_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offset_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_offset_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offset_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_offset_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offset_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_offset_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offset_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_offset_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offset_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_offset_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offset_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_offset_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offset_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_offset_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offset_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_offset_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offset_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_offset_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offset_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_ars_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_ars_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_loadstoresemantic_ars_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_ars_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_loadstoresemantic_ars_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_ars_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_loadstoresemantic_ars_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_ars_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_loadstoresemantic_ars_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_ars_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_loadstoresemantic_ars_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_ars_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_loadstoresemantic_ars_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_ars_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_loadstoresemantic_ars_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_ars_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_loadstoresemantic_ars_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_ars_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_loadstoresemantic_ars_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_ars_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_loadstoresemantic_ars_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_ars_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_loadstoresemantic_z24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_z24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_loadstoresemantic_z24_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_z24_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_loadstoresemantic_z24_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_z24_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_loadstoresemantic_z24_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_z24_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_loadstoresemantic_z24_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_z24_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_loadstoresemantic_z24_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_z24_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_loadstoresemantic_z24_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_z24_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_loadstoresemantic_z24_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_z24_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_loadstoresemantic_z24_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_z24_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_loadstoresemantic_offsetn_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offsetn_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_offsetn_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offsetn_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_offsetn_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offsetn_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_offsetn_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offsetn_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_offsetn_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offsetn_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_offsetn_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offsetn_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_offsetn_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_offsetn_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_loadstoresemantic_x24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_x24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_loadstoresemantic_x24_Slot_f1_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_x24_Slot_f1_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_loadstoresemantic_x24_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_x24_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_loadstoresemantic_x24_Slot_f6_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_x24_Slot_f6_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_loadstoresemantic_x24_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_x24_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_loadstoresemantic_x24_Slot_f12_s0_st_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_x24_Slot_f12_s0_st_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_loadstoresemantic_x24_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_loadstoresemantic_x24_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_alusem_y24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alusem_y24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_alusem_y24_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 21) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_radar_alusem_y24_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x600) | (tie_t << 9);
}

static unsigned
Field_fld_radar_alusem_y24_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_radar_alusem_y24_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_fld_radar_alusem_y24_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alusem_y24_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_alusem_y24_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
  return tie_t;
}

static void
Field_fld_radar_alusem_y24_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_radar_alusem_y24_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alusem_y24_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_alusem_y24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alusem_y24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_alupredsem_y24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alupredsem_y24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_alupredsem_y24_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_radar_alupredsem_y24_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_fld_radar_alupredsem_y24_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alupredsem_y24_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_alupredsem_y24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alupredsem_y24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_alusem_x24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alusem_x24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_fld_radar_alusem_x24_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_alusem_x24_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_fld_radar_alusem_x24_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_alusem_x24_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_fld_radar_alusem_x24_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alusem_x24_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_fld_radar_alusem_x24_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_fld_radar_alusem_x24_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_alusem_x24_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alusem_x24_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_fld_radar_alusem_x24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alusem_x24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_fld_radar_alusem_z24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alusem_z24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_alusem_z24_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_radar_alusem_z24_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_radar_alusem_z24_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_radar_alusem_z24_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_alusem_z24_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alusem_z24_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_alusem_z24_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alusem_z24_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_alusem_z24_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alusem_z24_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_alusem_z24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alusem_z24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_alupredsem_vb16_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_alupredsem_vb16_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_alupredsem_vb16_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_alupredsem_vb16_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_alupredsem_vb16_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_alupredsem_vb16_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_alupredsem_vb16_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_alupredsem_vb16_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_alupredsem_x24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alupredsem_x24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_fld_radar_alupredsem_x24_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_alupredsem_x24_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_fld_radar_alupredsem_x24_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alupredsem_x24_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_fld_radar_alupredsem_x24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alupredsem_x24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_fld_radar_alupredsem_z24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alupredsem_z24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_alupredsem_z24_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_radar_alupredsem_z24_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_alupredsem_z24_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alupredsem_z24_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_alupredsem_z24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_alupredsem_z24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_redopssem_x24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_redopssem_x24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_redopssem_x24_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 21) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_radar_redopssem_x24_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x600) | (tie_t << 9);
}

static unsigned
Field_fld_radar_redopssem_x24_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_redopssem_x24_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_redopssem_x24_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
  return tie_t;
}

static void
Field_fld_radar_redopssem_x24_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_radar_redopssem_x24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_redopssem_x24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_redopssem_z24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_redopssem_z24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_redopssem_z24_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_radar_redopssem_z24_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_radar_redopssem_z24_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_redopssem_z24_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_redopssem_z24_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_redopssem_z24_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_redopssem_z24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_redopssem_z24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_redopssem_vb16_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_redopssem_vb16_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_redopssem_vb16_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  return tie_t;
}

static void
Field_fld_radar_redopssem_vb16_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_redopssem_vb16_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_radar_redopssem_vb16_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_radar_redopssem_vb16_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_redopssem_vb16_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_redopssem_vb16_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_redopssem_vb16_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_alusem_vs16_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_radar_alusem_vs16_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_alusem_vs16_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_radar_alusem_vs16_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_radar_alusem_vs16_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_radar_alusem_vs16_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
}

static unsigned
Field_fld_radar_alusem_vs16_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 19) >> 29);
  return tie_t;
}

static void
Field_fld_radar_alusem_vs16_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_alusem_vs16_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_radar_alusem_vs16_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_fld_radar_alusem_vs16_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_radar_alusem_vs16_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_alusem_vs16_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_radar_alusem_vs16_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_movesemantic_x16_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_x16_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_movesemantic_x16_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_x16_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_fld_radar_movesemantic_x16_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_x16_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movesemantic_x16_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_x16_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_movesemantic_x16_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_x16_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movesemantic_x16_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_x16_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_movesemantic_x16_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_x16_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movesemantic_x24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_x24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_movesemantic_x24_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_x24_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_radar_movesemantic_x24_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_x24_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_movesemantic_x24_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_x24_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_movesemantic_x24_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 21) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_x24_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x600) | (tie_t << 9);
}

static unsigned
Field_fld_radar_movesemantic_x24_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_x24_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_radar_movesemantic_x24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_x24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_movesemantic_z16_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_z16_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movesemantic_z16_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 21) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_z16_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x400) | (tie_t << 10);
}

static unsigned
Field_fld_radar_movesemantic_z16_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_z16_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
}

static unsigned
Field_fld_radar_movesemantic_z16_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 15) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_z16_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x1e000) | (tie_t << 13);
}

static unsigned
Field_fld_radar_movesemantic_z16_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 14) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_z16_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0x30000) | (tie_t << 16);
}

static unsigned
Field_fld_radar_movesemantic_z16_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_z16_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_movesemantic_z16_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_z16_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movewidesemantic_x24_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_x24_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_movewidesemantic_x24_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 19) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_x24_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x1800) | (tie_t << 11);
}

static unsigned
Field_fld_radar_movewidesemantic_x24_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_x24_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_radar_movewidesemantic_x24_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 13) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_x24_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x60000) | (tie_t << 17);
}

static unsigned
Field_fld_radar_movewidesemantic_x24_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_x24_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_movewidesemantic_x24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_x24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_movewidesemantic_z40_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_z40_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_radar_movewidesemantic_z40_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_z40_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_radar_movewidesemantic_z40_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_z40_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
}

static unsigned
Field_fld_radar_movewidesemantic_z40_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_z40_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movewidesemantic_z40_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_z40_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_movewidesemantic_z40_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 12) >> 30);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_z40_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0000) | (tie_t << 18);
}

static unsigned
Field_fld_radar_movewidesemantic_x40_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_x40_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_radar_movewidesemantic_x40_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_x40_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_radar_movewidesemantic_x40_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_x40_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_radar_movewidesemantic_x40_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_x40_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
}

static unsigned
Field_fld_radar_movewidesemantic_x40_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_x40_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movewidesemantic_x40_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_x40_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movewidesemantic_x40_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_x40_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_fld_radar_movewidesemantic_x40_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_x40_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_fld_radar_movewidesemantic_x40_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 12) >> 30);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_x40_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0000) | (tie_t << 18);
}

static unsigned
Field_fld_radar_movewidesemantic_z24_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_z24_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
}

static unsigned
Field_fld_radar_movewidesemantic_z24_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_z24_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_movewidesemantic_z24_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 19) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_z24_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x1800) | (tie_t << 11);
}

static unsigned
Field_fld_radar_movewidesemantic_z24_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_z24_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_radar_movewidesemantic_z24_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 13) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_z24_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x60000) | (tie_t << 17);
}

static unsigned
Field_fld_radar_movewidesemantic_z24_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 28) >> 31);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_z24_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8) | (tie_t << 3);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_movewidesemantic_z24_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_z24_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_radar_movewidesemantic_z24_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_z24_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_movewidesemantic_z24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_z24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_movewidesemantic_vb16_Slot_f0_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_vb16_Slot_f0_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_movewidesemantic_vb16_Slot_f0_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_vb16_Slot_f0_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movewidesemantic_vb16_Slot_f2_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_vb16_Slot_f2_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_radar_movewidesemantic_vb16_Slot_f3_s2_alumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_vb16_Slot_f3_s2_alumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_radar_movewidesemantic_vb16_Slot_f4_s2_mul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_vb16_Slot_f4_s2_mul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_radar_movewidesemantic_vb16_Slot_f6_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_vb16_Slot_f6_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_radar_movewidesemantic_vb16_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_vb16_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_radar_movewidesemantic_vb16_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_vb16_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_movewidesemantic_vb16_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movewidesemantic_vb16_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_movesemantic_ival_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_ival_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_movesemantic_ival_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_ival_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movesemantic_ival_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_ival_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movesemantic_ival_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_ival_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_radar_movesemantic_ival_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_ival_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_radar_movesemantic_ival_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_ival_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
}

static unsigned
Field_fld_radar_movesemantic_ival_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_ival_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_movesemantic_ars_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_ars_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movesemantic_ars_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_ars_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_fld_radar_movesemantic_ars_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_ars_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movesemantic_ars_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_ars_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movesemantic_ars_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_ars_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movesemantic_ars_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_ars_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movesemantic_ars_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_ars_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movesemantic_z24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_z24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_movesemantic_z24_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_z24_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_movesemantic_z24_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 14) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_z24_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x30000) | (tie_t << 16);
}

static unsigned
Field_fld_radar_movesemantic_z24_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 14) >> 27);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_z24_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e000) | (tie_t << 13);
}

static unsigned
Field_fld_radar_movesemantic_z24_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_z24_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_radar_movesemantic_z24_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_z24_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_movesemantic_z24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_z24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_movesemantic_vb16_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_vb16_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_movesemantic_vb16_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 15) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_vb16_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c000) | (tie_t << 14);
}

static unsigned
Field_fld_radar_movesemantic_vb16_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_vb16_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_radar_movesemantic_vb16_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 21) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_vb16_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700) | (tie_t << 8);
}

static unsigned
Field_fld_radar_movesemantic_vb16_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_vb16_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_movesemantic_vb16_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_vb16_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_movesemantic_vb16_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_vb16_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_movesemantic_arr_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_arr_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movesemantic_arr_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_arr_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movesemantic_arr_Slot_f3_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_arr_Slot_f3_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movesemantic_arr_Slot_f4_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_arr_Slot_f4_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movesemantic_arr_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_arr_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_movesemantic_arr_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_movesemantic_arr_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_shiftsemantic_svalu_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_svalu_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_shiftsemantic_svalu_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_svalu_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_fld_radar_shiftsemantic_svalu_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_svalu_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_shiftsemantic_svalu_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_svalu_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_fld_radar_shiftsemantic_sval_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_sval_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 26) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_shiftsemantic_sval_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_sval_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
  tie_t = (val << 26) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_shiftsemantic_sval_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 13) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_sval_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 31;
  insn[0] = (insn[0] & ~0x40000) | (tie_t << 18);
}

static unsigned
Field_fld_radar_shiftsemantic_sval_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 13) >> 31);
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_sval_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
  tie_t = (val << 26) >> 31;
  insn[0] = (insn[0] & ~0x40000) | (tie_t << 18);
}

static unsigned
Field_fld_radar_shiftsemantic_x24_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_x24_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_shiftsemantic_x24_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 21) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_x24_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x600) | (tie_t << 9);
}

static unsigned
Field_fld_radar_shiftsemantic_x24_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_x24_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_radar_shiftsemantic_x24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_x24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_shiftsemantic_z24_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_z24_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_radar_shiftsemantic_z24_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_z24_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_radar_shiftsemantic_z24_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_z24_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_shiftsemantic_z24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_z24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_shiftsemantic_vb16_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_vb16_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_shiftsemantic_vb16_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_vb16_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_shiftsemantic_vs16_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_vs16_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_shiftsemantic_vs16_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_vs16_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_radar_shiftsemantic_vs16_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_vs16_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_radar_shiftsemantic_vs16_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 29) >> 29);
  return tie_t;
}

static void
Field_fld_radar_shiftsemantic_vs16_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7) | (tie_t << 0);
}

static unsigned
Field_fld_radar_miscsemanticls_offset_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemanticls_offset_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_miscsemanticls_offset_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemanticls_offset_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_miscsemanticls_offset_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemanticls_offset_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_miscsemanticls_offset_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemanticls_offset_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_miscsemantic_z24_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_fld_radar_miscsemantic_z24_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_radar_miscsemantic_z24_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemantic_z24_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_fld_radar_miscsemantic_z24_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_miscsemantic_z24_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_miscsemantic_ars_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemantic_ars_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_miscsemantic_ars_Slot_f11_s1_ldpk_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemantic_ars_Slot_f11_s1_ldpk_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_miscsemantic_ars_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemantic_ars_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_miscsemanticls_ars_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemanticls_ars_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_miscsemanticls_ars_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemanticls_ars_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_miscsemanticls_ars_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemanticls_ars_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_miscsemanticls_ars_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemanticls_ars_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_miscsemanticls_arr_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemanticls_arr_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_miscsemanticls_arr_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemanticls_arr_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_miscsemanticls_arr_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemanticls_arr_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_miscsemanticls_arr_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemanticls_arr_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_miscsemanticls_art_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemanticls_art_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_miscsemanticls_art_Slot_f2_s0_ldst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemanticls_art_Slot_f2_s0_ldst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_miscsemanticls_art_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemanticls_art_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_miscsemanticls_art_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_miscsemanticls_art_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_logicalsemantic_y24_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_logicalsemantic_y24_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_logicalsemantic_y24_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_radar_logicalsemantic_y24_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_fld_radar_logicalsemantic_y24_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
  return tie_t;
}

static void
Field_fld_radar_logicalsemantic_y24_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_radar_logicalsemantic_y24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_logicalsemantic_y24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_logicalsemantic_x24_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_radar_logicalsemantic_x24_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_logicalsemantic_x24_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_logicalsemantic_x24_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_fld_radar_logicalsemantic_x24_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_fld_radar_logicalsemantic_x24_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_logicalsemantic_x24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_radar_logicalsemantic_x24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_fld_radar_logicalsemantic_z24_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_fld_radar_logicalsemantic_z24_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_radar_logicalsemantic_z24_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_fld_radar_logicalsemantic_z24_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_logicalsemantic_z24_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_logicalsemantic_z24_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_logicalsemantic_z24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_logicalsemantic_z24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_selectsemantic_sval_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 23) >> 28);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_sval_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x1e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_selectsemantic_sval_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_sval_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_fld_radar_selectsemantic_sval_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 23) >> 28);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_sval_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x1e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_selectsemantic_svalc_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_svalc_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_selectsemantic_svalc_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_svalc_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
}

static unsigned
Field_fld_radar_selectsemantic_svalc_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_svalc_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_selectsemantic_vb16_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_vb16_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_selectsemantic_vb16_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_vb16_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_selectsemantic_y24_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_y24_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_selectsemantic_y24_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_y24_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
}

static unsigned
Field_fld_radar_selectsemantic_y24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_y24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_selectsemantic_x24_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_x24_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_selectsemantic_x24_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 31) >> 31);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_x24_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1) | (tie_t << 0);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_selectsemantic_x24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_x24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_fld_radar_selectsemantic_z24_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 13) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_z24_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x70000) | (tie_t << 16);
}

static unsigned
Field_fld_radar_selectsemantic_z24_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_z24_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_selectsemantic_z24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_z24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_selectsemantic_vs16_Slot_f0_s3_alu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_vs16_Slot_f0_s3_alu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_selectsemantic_vs16_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 28) >> 29);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_vs16_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe) | (tie_t << 1);
}

static unsigned
Field_fld_radar_selectsemantic_vs16_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_fld_radar_selectsemantic_vs16_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_comparesem_y24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_comparesem_y24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_comparesem_y24_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 20) >> 27);
  return tie_t;
}

static void
Field_fld_radar_comparesem_y24_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf80) | (tie_t << 7);
}

static unsigned
Field_fld_radar_comparesem_y24_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 21) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_radar_comparesem_y24_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x600) | (tie_t << 9);
}

static unsigned
Field_fld_radar_comparesem_y24_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_fld_radar_comparesem_y24_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_fld_radar_comparesem_y24_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_comparesem_y24_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_comparesem_y24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_comparesem_y24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_comparesem_x24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_radar_comparesem_x24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_fld_radar_comparesem_x24_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 15) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_radar_comparesem_x24_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x18000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_comparesem_x24_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_comparesem_x24_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_fld_radar_comparesem_x24_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_comparesem_x24_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_fld_radar_comparesem_x24_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_radar_comparesem_x24_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_fld_radar_comparesem_x24_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 27) >> 27);
  return tie_t;
}

static void
Field_fld_radar_comparesem_x24_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f) | (tie_t << 0);
}

static unsigned
Field_fld_radar_comparesem_vbz16_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_fld_radar_comparesem_vbz16_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_comparesem_vbz16_Slot_f1_s2_walumul_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_radar_comparesem_vbz16_Slot_f1_s2_walumul_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_comparesem_vbz16_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 13) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_fld_radar_comparesem_vbz16_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x60000) | (tie_t << 17);
}

static unsigned
Field_fld_radar_comparesem_vbz16_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_comparesem_vbz16_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_comparesem_vbz16_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_comparesem_vbz16_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_comparesem_vbz16_Slot_f110_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_comparesem_vbz16_Slot_f110_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_comparesem_vb16_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_radar_comparesem_vb16_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_comparesem_vb16_Slot_f6_s3_alufirfft_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_radar_comparesem_vb16_Slot_f6_s3_alufirfft_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
}

static unsigned
Field_fld_radar_comparesem_vb16_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_radar_comparesem_vb16_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_comparesem_vb16_Slot_f100_s2_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 19) >> 29);
  return tie_t;
}

static void
Field_fld_radar_comparesem_vb16_Slot_f100_s2_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_lookup_oneonly_z24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_lookup_oneonly_z24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_lookup_oneonly_z24_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_lookup_oneonly_z24_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_lookup_oneonly_mode_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 12) >> 30);
  return tie_t;
}

static void
Field_fld_radar_lookup_oneonly_mode_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0000) | (tie_t << 18);
}

static unsigned
Field_fld_radar_lookup_oneonly_mode_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 17) >> 30);
  return tie_t;
}

static void
Field_fld_radar_lookup_oneonly_mode_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x6000) | (tie_t << 13);
}

static unsigned
Field_fld_radar_lookup_oneonly_offset_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_radar_lookup_oneonly_offset_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_lookup_oneonly_offset_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_oneonly_offset_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_lookup_oneonly_ars_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_oneonly_ars_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_lookup_oneonly_ars_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_oneonly_ars_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_lookup_oneonly_z16_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_oneonly_z16_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_lookup_oneonly_z16_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_oneonly_z16_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_lookup_oneonly_x24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_lookup_oneonly_x24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_lookup_oneonly_x24_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_lookup_oneonly_x24_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_lookup_oneonly_vb16_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_radar_lookup_oneonly_vb16_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_lookup_oneonly_vb16_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_fld_radar_lookup_oneonly_vb16_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_lookup_oneonly_x16_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_oneonly_x16_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_lookup_oneonly_x16_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_oneonly_x16_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_lookup_banked_z24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_z24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_lookup_banked_z24_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 17) >> 27);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_z24_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00) | (tie_t << 10);
}

static unsigned
Field_fld_radar_lookup_banked_z24_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_z24_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_lookup_banked_z24_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_z24_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_lookup_banked_z24_Slot_f110_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 23) >> 27);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_z24_Slot_f110_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_lookup_banked_z24_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 23) >> 27);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_z24_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_lookup_banked_mode_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 12) >> 30);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_mode_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0000) | (tie_t << 18);
}

static unsigned
Field_fld_radar_lookup_banked_mode_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 15) >> 30);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_mode_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_lookup_banked_mode_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 17) >> 30);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_mode_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x6000) | (tie_t << 13);
}

static unsigned
Field_fld_radar_lookup_banked_mode_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 14) >> 30);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_mode_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30000) | (tie_t << 16);
}

static unsigned
Field_fld_radar_lookup_banked_mode_Slot_f110_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 17) >> 30);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_mode_Slot_f110_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x6000) | (tie_t << 13);
}

static unsigned
Field_fld_radar_lookup_banked_mode_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 14) >> 30);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_mode_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30000) | (tie_t << 16);
}

static unsigned
Field_fld_radar_lookup_banked_mode_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 11) >> 30);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_mode_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x180000) | (tie_t << 19);
}

static unsigned
Field_fld_radar_lookup_banked_offset_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_offset_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_lookup_banked_offset_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_offset_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_lookup_banked_offset_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_offset_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_lookup_banked_offset_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 16) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_offset_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0xe000) | (tie_t << 13);
}

static unsigned
Field_fld_radar_lookup_banked_offset_Slot_f110_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 19) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_offset_Slot_f110_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x1e00) | (tie_t << 9);
}

static unsigned
Field_fld_radar_lookup_banked_offset_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_offset_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_lookup_banked_offset_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 13) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_offset_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x78000) | (tie_t << 15);
}

static unsigned
Field_fld_radar_lookup_banked_ars_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_ars_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_lookup_banked_ars_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_ars_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_lookup_banked_ars_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_ars_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_lookup_banked_ars_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_ars_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_lookup_banked_ars_Slot_f110_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_ars_Slot_f110_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_lookup_banked_ars_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_ars_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_lookup_banked_ars_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_ars_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_lookup_banked_z16_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_z16_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_lookup_banked_z16_Slot_f10_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_z16_Slot_f10_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_lookup_banked_z16_Slot_f100_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_z16_Slot_f100_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_lookup_banked_z16_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_z16_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_lookup_banked_z16_Slot_f110_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_z16_Slot_f110_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_lookup_banked_z16_Slot_f110_s1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_z16_Slot_f110_s1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_lookup_banked_x24_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 22) >> 27);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_x24_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e0) | (tie_t << 5);
}

static unsigned
Field_fld_radar_lookup_banked_x24_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 19) >> 27);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_x24_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_lookup_banked_x24_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 23) >> 27);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_x24_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_lookup_banked_vb16_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_vb16_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_lookup_banked_vb16_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_vb16_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_fld_radar_lookup_banked_vb16_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 17) >> 29);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_vb16_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000) | (tie_t << 12);
}

static unsigned
Field_fld_radar_lookup_banked_x16_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_x16_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_lookup_banked_x16_Slot_f100_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_x16_Slot_f100_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_lookup_banked_x16_Slot_f110_s0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_radar_lookup_banked_x16_Slot_f110_s0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_setgetbt_semantic_valout_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_setgetbt_semantic_valout_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_setgetbt_semantic_valout_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_radar_setgetbt_semantic_valout_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_setgetbt_semantic_valout_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_setgetbt_semantic_valout_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_setgetbt_semantic_valout_Slot_f110_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_setgetbt_semantic_valout_Slot_f110_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_setgetbt_semantic_val_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_setgetbt_semantic_val_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_setgetbt_semantic_val_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_setgetbt_semantic_val_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_setgetbt_semantic_val_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_setgetbt_semantic_val_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_setgetbt_semantic_val_Slot_f110_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_fld_radar_setgetbt_semantic_val_Slot_f110_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_fld_radar_setgetbt_semantic_writeok_Slot_f0_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_setgetbt_semantic_writeok_Slot_f0_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_setgetbt_semantic_writeok_Slot_f11_s0_ldstalu_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_fld_radar_setgetbt_semantic_writeok_Slot_f11_s0_ldstalu_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_fld_radar_setgetbt_semantic_writeok_Slot_f100_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_setgetbt_semantic_writeok_Slot_f100_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_fld_radar_setgetbt_semantic_writeok_Slot_f110_s3_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_fld_radar_setgetbt_semantic_writeok_Slot_f110_s3_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static void
Implicit_Field_set (xtensa_insnbuf insn ATTRIBUTE_UNUSED,
		    uint32 val ATTRIBUTE_UNUSED)
{
  /* Do nothing.  */
}

static unsigned
Implicit_Field_ar0_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 0;
}

static unsigned
Implicit_Field_ar4_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 4;
}

static unsigned
Implicit_Field_ar8_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 8;
}

static unsigned
Implicit_Field_ar12_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 12;
}

static unsigned
Implicit_Field_bt16_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 0;
}

static unsigned
Implicit_Field_bs16_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 0;
}

static unsigned
Implicit_Field_br16_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 0;
}

static unsigned
Implicit_Field_brall_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 0;
}

enum xtensa_field_id {
  FIELD_t,
  FIELD_bbi4,
  FIELD_bbi,
  FIELD_imm12,
  FIELD_imm8,
  FIELD_s,
  FIELD_imm12b,
  FIELD_imm16,
  FIELD_m,
  FIELD_n,
  FIELD_offset,
  FIELD_op0,
  FIELD_op1,
  FIELD_op2,
  FIELD_r,
  FIELD_r_disp,
  FIELD_r_3,
  FIELD_sa4,
  FIELD_sae4,
  FIELD_sae,
  FIELD_sal,
  FIELD_sargt,
  FIELD_sas4,
  FIELD_sas,
  FIELD_sr,
  FIELD_st,
  FIELD_thi3,
  FIELD_imm4,
  FIELD_mn,
  FIELD_i,
  FIELD_imm6lo,
  FIELD_imm6hi,
  FIELD_imm7lo,
  FIELD_imm7hi,
  FIELD_z,
  FIELD_imm6,
  FIELD_imm7,
  FIELD_t2,
  FIELD_s2,
  FIELD_r2,
  FIELD_t4,
  FIELD_s4,
  FIELD_r4,
  FIELD_t8,
  FIELD_s8,
  FIELD_r8,
  FIELD_xt_wbr15_imm,
  FIELD_xt_wbr18_imm,
  FIELD_fld_F0_S0_LdStALU_11_0,
  FIELD_fld_F0_S0_LdStALU_11_2,
  FIELD_fld_F0_S0_LdStALU_11_4,
  FIELD_fld_F0_S0_LdStALU_11_8,
  FIELD_fld_F0_S0_LdStALU_11_9,
  FIELD_fld_F0_S0_LdStALU_14_14,
  FIELD_fld_F0_S0_LdStALU_28_12,
  FIELD_fld_F0_S0_LdStALU_28_13,
  FIELD_fld_F0_S0_LdStALU_28_14,
  FIELD_fld_F0_S0_LdStALU_28_15,
  FIELD_fld_F0_S0_LdStALU_28_16,
  FIELD_fld_F0_S0_LdStALU_28_17,
  FIELD_fld_F0_S0_LdStALU_28_18,
  FIELD_fld_F0_S0_LdStALU_28_27,
  FIELD_fld_F0_S0_LdStALU_28_4,
  FIELD_fld_F0_S0_LdStALU_28_8,
  FIELD_fld_F0_S0_LdStALU_28_9,
  FIELD_fld_F0_S0_LdStALU_3_0,
  FIELD_fld_F0_S0_LdStALU_3_3,
  FIELD_fld_F0_S0_LdStALU_7_0,
  FIELD_fld_F0_S0_LdStALU_7_4,
  FIELD_fld_F0_S0_LdStALU_7_6,
  FIELD_fld_bbe_sem_ld_st_i_bimm4,
  FIELD_fld_bbe_sem_ld_st_i_bimm4bn,
  FIELD_fld_bbe_sem_ld_st_i_bimm4bn_2,
  FIELD_fld_bbe_sem_ld_st_i_bimm4x2,
  FIELD_fld_bbe_sem_ld_st_i_bimm4x4,
  FIELD_fld_bbe_sem_ld_st_i_bimm6,
  FIELD_fld_bbe_sem_ld_st_i_bimm6bn,
  FIELD_fld_bbe_sem_ld_st_i_bimm6bn_2,
  FIELD_fld_bbe_sem_ld_st_i_bimm6x2,
  FIELD_fld_bbe_sem_ld_st_i_bimm6x4,
  FIELD_fld_bbe_sem_ld_st_i_bimm6x8,
  FIELD_fld_bbe_sem_ld_st_i_bimm8,
  FIELD_fld_bbe_sem_ld_st_intlv,
  FIELD_fld_bbe_sem_ld_st_uul,
  FIELD_fld_bbe_sem_ld_st_uus,
  FIELD_fld_bbe_sem_ld_st_uusM_1,
  FIELD_fld_bbe_sem_ld_st_valignr,
  FIELD_fld_bbe_sem_ld_st_vbr,
  FIELD_fld_bbe_sem_ld_st_vbre,
  FIELD_fld_bbe_sem_ld_st_vr,
  FIELD_fld_bbe_sem_ld_st_vrul,
  FIELD_fld_bbe_sem_mov_vr,
  FIELD_fld_bbe_sem_vec_alu_vbr,
  FIELD_fld_bbe_sem_vec_alu_vbt,
  FIELD_fld_bbe_sem_vec_alu_vr,
  FIELD_fld_bbe_sem_vec_alu_vs,
  FIELD_fld_bbe_sem_vec_alu_vt,
  FIELD_fld_bbe_sem_vec_shift_select_i,
  FIELD_fld_bbe_sem_vec_shift_select_ic,
  FIELD_fld_bbe_sem_vec_shift_select_vr,
  FIELD_fld_bbe_sem_vec_shift_select_vt,
  FIELD_fld_F0_S1_LdPk_10_8,
  FIELD_fld_F0_S1_LdPk_11_11,
  FIELD_fld_F0_S1_LdPk_17_0,
  FIELD_fld_F0_S1_LdPk_17_11,
  FIELD_fld_F0_S1_LdPk_17_12,
  FIELD_fld_F0_S1_LdPk_17_13,
  FIELD_fld_F0_S1_LdPk_17_8,
  FIELD_fld_F0_S1_LdPk_3_0,
  FIELD_fld_F0_S1_LdPk_3_1,
  FIELD_fld_F0_S1_LdPk_5_0,
  FIELD_fld_F0_S1_LdPk_5_3,
  FIELD_fld_F0_S1_LdPk_5_4,
  FIELD_fld_F0_S1_LdPk_5_5,
  FIELD_fld_F0_S1_LdPk_7_0,
  FIELD_fld_F0_S1_LdPk_7_3,
  FIELD_fld_F0_S1_LdPk_7_4,
  FIELD_fld_F0_S1_LdPk_7_7,
  FIELD_fld_F0_S1_LdPk_9_7,
  FIELD_fld_F0_S1_LdPk_9_9,
  FIELD_fld_bbe_sem_ld_st_arr_S1,
  FIELD_fld_bbe_sem_mov_i_IMM_movint,
  FIELD_fld_bbe_sem_mov_immmovvi,
  FIELD_fld_bbe_sem_mov_sr,
  FIELD_fld_bbe_sem_mov_vt,
  FIELD_fld_bbe_sem_vbool_alu_ltr_immn,
  FIELD_fld_bbe_sem_vbool_alu_ltr_immn_2,
  FIELD_fld_bbe_sem_vbool_alu_ltr_vbr,
  FIELD_fld_bbe_sem_vbool_alu_ltr_vbs,
  FIELD_fld_bbe_sem_vbool_alu_ltr_vbt,
  FIELD_fld_bbe_sem_vec_shift_select_arr,
  FIELD_fld_bbe_sem_vec_shift_select_iselvsni,
  FIELD_fld_bbe_sem_vec_shift_select_ishflvsni,
  FIELD_fld_bbe_sem_vec_shift_select_sr,
  FIELD_fld_bbe_sem_vec_shift_select_sr2,
  FIELD_fld_bbe_sem_vec_shift_select_ss,
  FIELD_fld_bbe_sem_vec_shift_select_st,
  FIELD_fld_bbe_sem_wvec_pack_art,
  FIELD_fld_bbe_sem_wvec_pack_vt,
  FIELD_fld_bbe_sem_wvec_pack_wvr,
  FIELD_fld_bbe_sem_wvec_shift_packv_sr,
  FIELD_fld_bbe_sem_wvec_shift_packv_st,
  FIELD_fld_bbe_sem_wvec_shift_packv_vt,
  FIELD_fld_bbe_sem_wvec_shift_packv_wvr,
  FIELD_fld_F0_S2_Mul_11_4,
  FIELD_fld_F0_S2_Mul_11_6,
  FIELD_fld_F0_S2_Mul_18_0,
  FIELD_fld_F0_S2_Mul_18_11,
  FIELD_fld_F0_S2_Mul_18_13,
  FIELD_fld_F0_S2_Mul_18_14,
  FIELD_fld_F0_S2_Mul_18_15,
  FIELD_fld_F0_S2_Mul_18_4,
  FIELD_fld_F0_S2_Mul_18_7,
  FIELD_fld_F0_S2_Mul_3_0,
  FIELD_fld_F0_S2_Mul_3_1,
  FIELD_fld_F0_S2_Mul_3_3,
  FIELD_fld_F0_S2_Mul_7_0,
  FIELD_fld_F0_S2_Mul_7_6,
  FIELD_fld_F0_S2_Mul_7_7,
  FIELD_fld_saimm5,
  FIELD_fld_bbe_sem_multiply_dspr_code,
  FIELD_fld_bbe_sem_multiply_idx16,
  FIELD_fld_bbe_sem_multiply_idx2,
  FIELD_fld_bbe_sem_multiply_idx8,
  FIELD_fld_bbe_sem_multiply_mvt,
  FIELD_fld_bbe_sem_multiply_sr,
  FIELD_fld_bbe_sem_multiply_vbr,
  FIELD_fld_bbe_sem_multiply_vr,
  FIELD_fld_bbe_sem_multiply_vs,
  FIELD_fld_bbe_sem_multiply_wvrM2,
  FIELD_fld_bbe_sem_multiply_wvt,
  FIELD_fld_bbe_sem_squeeze_st,
  FIELD_fld_bbe_sem_squeeze_vbr,
  FIELD_fld_bbe_sem_vec_alu_st,
  FIELD_fld_bbe_sem_vec_shift_select_ars,
  FIELD_fld_bbe_sem_wvec_redux_sel_alu_arr,
  FIELD_fld_bbe_sem_wvec_redux_sel_alu_i_IMM_movint,
  FIELD_fld_bbe_sem_wvec_redux_sel_alu_immmovvi,
  FIELD_fld_bbe_sem_wvec_redux_sel_alu_vr,
  FIELD_fld_bbe_sem_wvec_redux_sel_alu_vs,
  FIELD_fld_bbe_sem_wvec_redux_sel_alu_wvt,
  FIELD_fld_F0_S3_ALU_11_0,
  FIELD_fld_F0_S3_ALU_11_11,
  FIELD_fld_F0_S3_ALU_11_4,
  FIELD_fld_F0_S3_ALU_11_7,
  FIELD_fld_F0_S3_ALU_11_8,
  FIELD_fld_F0_S3_ALU_15_11,
  FIELD_fld_F0_S3_ALU_15_12,
  FIELD_fld_F0_S3_ALU_15_13,
  FIELD_fld_F0_S3_ALU_15_14,
  FIELD_fld_F0_S3_ALU_15_8,
  FIELD_fld_F0_S3_ALU_21_0,
  FIELD_fld_F0_S3_ALU_21_11,
  FIELD_fld_F0_S3_ALU_21_15,
  FIELD_fld_F0_S3_ALU_21_16,
  FIELD_fld_F0_S3_ALU_21_17,
  FIELD_fld_F0_S3_ALU_21_19,
  FIELD_fld_F0_S3_ALU_3_0,
  FIELD_fld_F0_S3_ALU_7_0,
  FIELD_fld_F0_S3_ALU_7_4,
  FIELD_fld_F0_S3_ALU_7_6,
  FIELD_fld_F0_S3_ALU_7_7,
  FIELD_fld_bbe_sem_invllr_llr_sel,
  FIELD_fld_bbe_sem_invllr_mod,
  FIELD_fld_bbe_sem_invllr_neg,
  FIELD_fld_bbe_sem_invllr_vr,
  FIELD_fld_bbe_sem_invllr_vs,
  FIELD_fld_bbe_sem_invllr_vt,
  FIELD_fld_bbe_sem_vec_alu_opsel,
  FIELD_fld_bbe_sem_vec_alu_poly_sa,
  FIELD_fld_bbe_sem_vec_alu_poly_sl,
  FIELD_fld_bbe_sem_vec_alu_sel,
  FIELD_fld_bbe_sem_vec_fastrecip_rsqrt_sr,
  FIELD_fld_bbe_sem_vec_fastrecip_rsqrt_st,
  FIELD_fld_bbe_sem_vec_fastrecip_rsqrt_vr,
  FIELD_fld_bbe_sem_vec_fastrecip_rsqrt_vt,
  FIELD_fld_bbe_sem_vec_radd_rminmax_vbr,
  FIELD_fld_bbe_sem_vec_radd_rminmax_vbt,
  FIELD_fld_bbe_sem_vec_radd_rminmax_vr,
  FIELD_fld_bbe_sem_vec_radd_rminmax_vt,
  FIELD_fld_bbe_sem_vec_shift_select_isel,
  FIELD_fld_bbe_sem_vec_shift_select_ishfl,
  FIELD_fld_bbe_sem_vec_shift_select_selodd,
  FIELD_fld_bbe_sem_vec_shift_select_vs,
  FIELD_fld_F1_S0_St_11_10,
  FIELD_fld_F1_S0_St_11_8,
  FIELD_fld_F1_S0_St_21_0,
  FIELD_fld_F1_S0_St_21_12,
  FIELD_fld_F1_S0_St_21_13,
  FIELD_fld_F1_S0_St_21_14,
  FIELD_fld_F1_S0_St_21_15,
  FIELD_fld_F1_S0_St_21_16,
  FIELD_fld_F1_S0_St_21_17,
  FIELD_fld_F1_S0_St_21_4,
  FIELD_fld_F1_S0_St_21_8,
  FIELD_fld_F1_S0_St_21_9,
  FIELD_fld_F1_S0_St_3_0,
  FIELD_fld_F1_S0_St_7_0,
  FIELD_fld_F1_S0_St_7_4,
  FIELD_fld_F1_S1_Base_14_0,
  FIELD_fld_F1_S1_Base_14_10,
  FIELD_fld_F1_S1_Base_14_12,
  FIELD_fld_F1_S1_Base_3_0,
  FIELD_fld_F1_S1_Base_3_2,
  FIELD_fld_F1_S1_Base_3_3,
  FIELD_fld_F1_S2_WALUMul_11_10,
  FIELD_fld_F1_S2_WALUMul_11_8,
  FIELD_fld_F1_S2_WALUMul_14_10,
  FIELD_fld_F1_S2_WALUMul_14_11,
  FIELD_fld_F1_S2_WALUMul_14_12,
  FIELD_fld_F1_S2_WALUMul_14_14,
  FIELD_fld_F1_S2_WALUMul_14_4,
  FIELD_fld_F1_S2_WALUMul_14_6,
  FIELD_fld_F1_S2_WALUMul_14_8,
  FIELD_fld_F1_S2_WALUMul_14_9,
  FIELD_fld_F1_S2_WALUMul_18_0,
  FIELD_fld_F1_S2_WALUMul_18_10,
  FIELD_fld_F1_S2_WALUMul_18_15,
  FIELD_fld_F1_S2_WALUMul_18_16,
  FIELD_fld_F1_S2_WALUMul_18_17,
  FIELD_fld_F1_S2_WALUMul_3_0,
  FIELD_fld_F1_S2_WALUMul_5_0,
  FIELD_fld_F1_S2_WALUMul_7_0,
  FIELD_fld_F1_S2_WALUMul_7_4,
  FIELD_fld_F1_S2_WALUMul_7_7,
  FIELD_fld_saimm6,
  FIELD_fld_bbe_sem_adv_rsqrt_reciplu_vt,
  FIELD_fld_bbe_sem_adv_rsqrt_reciplu_vu,
  FIELD_fld_bbe_sem_adv_rsqrt_reciplu_wvr,
  FIELD_fld_bbe_sem_adv_rsqrt_reciplu_wvt,
  FIELD_fld_bbe_sem_multiply_vbt,
  FIELD_fld_bbe_sem_multiply_wvr,
  FIELD_fld_bbe_sem_multiply_wvsM2,
  FIELD_fld_bbe_sem_wvec_redux_sel_alu_i,
  FIELD_fld_bbe_sem_wvec_redux_sel_alu_ic,
  FIELD_fld_bbe_sem_wvec_redux_sel_alu_isel,
  FIELD_fld_bbe_sem_wvec_redux_sel_alu_ishfl,
  FIELD_fld_bbe_sem_wvec_redux_sel_alu_wvr,
  FIELD_fld_bbe_sem_wvec_redux_sel_alu_wvsM1,
  FIELD_fld_bbe_sem_wvec_shift_packv_vr,
  FIELD_fld_bbe_sem_wvec_shift_packv_wvt,
  FIELD_fld_F1_S3_ALU_14_0,
  FIELD_fld_F1_S3_ALU_14_11,
  FIELD_fld_F1_S3_ALU_14_12,
  FIELD_fld_F1_S3_ALU_14_9,
  FIELD_fld_F1_S3_ALU_5_3,
  FIELD_fld_F1_S3_ALU_5_4,
  FIELD_fld_F1_S3_ALU_5_5,
  FIELD_fld_bbe_sem_vbool_alu_ltr_vbu,
  FIELD_fld_F1_S4_Move_13_0,
  FIELD_fld_F1_S4_Move_13_12,
  FIELD_fld_F1_S4_Move_3_0,
  FIELD_fld_F1_S4_Move_3_3,
  FIELD_fld_bbe_sem_vec_s2_select_arr,
  FIELD_fld_bbe_sem_vec_s2_select_i,
  FIELD_fld_bbe_sem_vec_s2_select_ic,
  FIELD_fld_bbe_sem_vec_s2_select_vr,
  FIELD_fld_F2_S0_LdSt_19_0,
  FIELD_fld_F2_S0_LdSt_19_12,
  FIELD_fld_F2_S0_LdSt_19_14,
  FIELD_fld_F2_S0_LdSt_19_16,
  FIELD_fld_F2_S0_LdSt_19_17,
  FIELD_fld_F2_S0_LdSt_19_4,
  FIELD_fld_F2_S0_LdSt_19_8,
  FIELD_fld_F2_S0_LdSt_3_0,
  FIELD_fld_F2_S0_LdSt_3_3,
  FIELD_fld_F2_S0_LdSt_7_4,
  FIELD_fld_F2_S0_LdSt_7_5,
  FIELD_fld_F2_S0_LdSt_7_7,
  FIELD_fld_F2_S1_Ld_11_4,
  FIELD_fld_F2_S1_Ld_11_8,
  FIELD_fld_F2_S1_Ld_15_0,
  FIELD_fld_F2_S1_Ld_15_11,
  FIELD_fld_F2_S1_Ld_15_12,
  FIELD_fld_F2_S1_Ld_15_13,
  FIELD_fld_F2_S1_Ld_15_14,
  FIELD_fld_F2_S1_Ld_15_8,
  FIELD_fld_F2_S1_Ld_3_3,
  FIELD_fld_F2_S1_Ld_5_0,
  FIELD_fld_F2_S1_Ld_5_3,
  FIELD_fld_F2_S1_Ld_5_4,
  FIELD_fld_F2_S1_Ld_7_0,
  FIELD_fld_F2_S1_Ld_7_3,
  FIELD_fld_F2_S1_Ld_7_4,
  FIELD_fld_F2_S1_Ld_7_5,
  FIELD_fld_F2_S2_WALUMul_10_0,
  FIELD_fld_F2_S2_WALUMul_10_10,
  FIELD_fld_F2_S2_WALUMul_10_2,
  FIELD_fld_F2_S2_WALUMul_10_4,
  FIELD_fld_F2_S2_WALUMul_10_5,
  FIELD_fld_F2_S2_WALUMul_10_6,
  FIELD_fld_F2_S2_WALUMul_10_7,
  FIELD_fld_F2_S2_WALUMul_10_8,
  FIELD_fld_F2_S2_WALUMul_17_0,
  FIELD_fld_F2_S2_WALUMul_17_10,
  FIELD_fld_F2_S2_WALUMul_17_11,
  FIELD_fld_F2_S2_WALUMul_17_12,
  FIELD_fld_F2_S2_WALUMul_17_13,
  FIELD_fld_F2_S2_WALUMul_17_4,
  FIELD_fld_F2_S2_WALUMul_1_0,
  FIELD_fld_F2_S2_WALUMul_2_0,
  FIELD_fld_F2_S2_WALUMul_2_2,
  FIELD_fld_F2_S2_WALUMul_3_0,
  FIELD_fld_F2_S2_WALUMul_3_3,
  FIELD_fld_F2_S2_WALUMul_7_4,
  FIELD_fld_F2_S2_WALUMul_7_6,
  FIELD_fld_F2_S3_ALU_11_0,
  FIELD_fld_F2_S3_ALU_11_11,
  FIELD_fld_F2_S3_ALU_11_4,
  FIELD_fld_F2_S3_ALU_11_6,
  FIELD_fld_F2_S3_ALU_11_7,
  FIELD_fld_F2_S3_ALU_11_8,
  FIELD_fld_F2_S3_ALU_15_11,
  FIELD_fld_F2_S3_ALU_15_12,
  FIELD_fld_F2_S3_ALU_15_8,
  FIELD_fld_F2_S3_ALU_21_0,
  FIELD_fld_F2_S3_ALU_21_11,
  FIELD_fld_F2_S3_ALU_21_13,
  FIELD_fld_F2_S3_ALU_21_16,
  FIELD_fld_F2_S3_ALU_21_18,
  FIELD_fld_F2_S3_ALU_21_19,
  FIELD_fld_F2_S3_ALU_3_0,
  FIELD_fld_F2_S3_ALU_7_0,
  FIELD_fld_F2_S3_ALU_7_4,
  FIELD_fld_F2_S3_ALU_7_6,
  FIELD_fld_F2_S3_ALU_7_7,
  FIELD_fld_bbe_sem_mov_i_in,
  FIELD_fld_bbe_sem_mov_i_out,
  FIELD_fld_bbe_sem_mov_vs,
  FIELD_fld_F2_S4_Move_12_0,
  FIELD_fld_F2_S4_Move_12_11,
  FIELD_fld_F2_S4_Move_12_12,
  FIELD_fld_F2_S4_Move_12_4,
  FIELD_fld_F2_S4_Move_12_8,
  FIELD_fld_F3_S0_St_11_0,
  FIELD_fld_F3_S0_St_11_10,
  FIELD_fld_F3_S0_St_11_2,
  FIELD_fld_F3_S0_St_11_4,
  FIELD_fld_F3_S0_St_11_8,
  FIELD_fld_F3_S0_St_19_0,
  FIELD_fld_F3_S0_St_19_12,
  FIELD_fld_F3_S0_St_19_14,
  FIELD_fld_F3_S0_St_19_15,
  FIELD_fld_F3_S0_St_19_16,
  FIELD_fld_F3_S0_St_19_4,
  FIELD_fld_F3_S0_St_19_8,
  FIELD_fld_F3_S0_St_19_9,
  FIELD_fld_F3_S0_St_3_0,
  FIELD_fld_F3_S0_St_7_0,
  FIELD_fld_F3_S0_St_7_4,
  FIELD_fld_F3_S0_St_7_7,
  FIELD_fld_F3_S1_Ld_14_0,
  FIELD_fld_F3_S1_Ld_14_11,
  FIELD_fld_F3_S1_Ld_14_12,
  FIELD_fld_F3_S1_Ld_1_0,
  FIELD_fld_F3_S1_Ld_3_0,
  FIELD_fld_F3_S1_Ld_7_5,
  FIELD_fld_F3_S1_Ld_7_6,
  FIELD_fld_F3_S1_Ld_7_7,
  FIELD_fld_F3_S2_ALUMul_10_10,
  FIELD_fld_F3_S2_ALUMul_10_2,
  FIELD_fld_F3_S2_ALUMul_10_4,
  FIELD_fld_F3_S2_ALUMul_10_5,
  FIELD_fld_F3_S2_ALUMul_10_6,
  FIELD_fld_F3_S2_ALUMul_10_7,
  FIELD_fld_F3_S2_ALUMul_10_8,
  FIELD_fld_F3_S2_ALUMul_15_15,
  FIELD_fld_F3_S2_ALUMul_19_0,
  FIELD_fld_F3_S2_ALUMul_19_10,
  FIELD_fld_F3_S2_ALUMul_19_12,
  FIELD_fld_F3_S2_ALUMul_19_13,
  FIELD_fld_F3_S2_ALUMul_19_14,
  FIELD_fld_F3_S2_ALUMul_19_15,
  FIELD_fld_F3_S2_ALUMul_19_16,
  FIELD_fld_F3_S2_ALUMul_19_17,
  FIELD_fld_F3_S2_ALUMul_1_0,
  FIELD_fld_F3_S2_ALUMul_2_0,
  FIELD_fld_F3_S2_ALUMul_2_2,
  FIELD_fld_F3_S2_ALUMul_3_0,
  FIELD_fld_F3_S2_ALUMul_3_3,
  FIELD_fld_F3_S2_ALUMul_7_3,
  FIELD_fld_F3_S2_ALUMul_7_4,
  FIELD_fld_F3_S2_ALUMul_7_6,
  FIELD_fld_bbe_sem_multiply_vt,
  FIELD_fld_bbe_sem_sdmap_intlv,
  FIELD_fld_bbe_sem_sdmap_negate,
  FIELD_fld_bbe_sem_sdmap_phase,
  FIELD_fld_bbe_sem_sdmap_vr,
  FIELD_fld_bbe_sem_sdmap_vs,
  FIELD_fld_bbe_sem_sdmap_vt,
  FIELD_fld_bbe_sem_vec_alu_scaleid1,
  FIELD_fld_F3_S3_ALU_11_0,
  FIELD_fld_F3_S3_ALU_11_11,
  FIELD_fld_F3_S3_ALU_11_4,
  FIELD_fld_F3_S3_ALU_11_7,
  FIELD_fld_F3_S3_ALU_11_8,
  FIELD_fld_F3_S3_ALU_15_11,
  FIELD_fld_F3_S3_ALU_15_12,
  FIELD_fld_F3_S3_ALU_15_8,
  FIELD_fld_F3_S3_ALU_20_0,
  FIELD_fld_F3_S3_ALU_20_11,
  FIELD_fld_F3_S3_ALU_20_12,
  FIELD_fld_F3_S3_ALU_20_16,
  FIELD_fld_F3_S3_ALU_20_18,
  FIELD_fld_F3_S3_ALU_20_19,
  FIELD_fld_F3_S3_ALU_20_4,
  FIELD_fld_F3_S3_ALU_3_0,
  FIELD_fld_F3_S3_ALU_7_0,
  FIELD_fld_F3_S3_ALU_7_4,
  FIELD_fld_F3_S3_ALU_7_6,
  FIELD_fld_F3_S4_Move_13_0,
  FIELD_fld_F3_S4_Move_13_11,
  FIELD_fld_F3_S4_Move_13_12,
  FIELD_fld_F3_S4_Move_13_8,
  FIELD_fld_F3_S4_Move_3_0,
  FIELD_fld_bbe_sem_vec_s2_select_i_imm4,
  FIELD_fld_bbe_sem_vec_s2_select_i_imm5,
  FIELD_fld_bbe_sem_vec_s2_select_vbt,
  FIELD_fld_F4_S0_LdSt_11_0,
  FIELD_fld_F4_S0_LdSt_11_2,
  FIELD_fld_F4_S0_LdSt_11_4,
  FIELD_fld_F4_S0_LdSt_11_8,
  FIELD_fld_F4_S0_LdSt_14_14,
  FIELD_fld_F4_S0_LdSt_22_0,
  FIELD_fld_F4_S0_LdSt_22_12,
  FIELD_fld_F4_S0_LdSt_22_13,
  FIELD_fld_F4_S0_LdSt_22_14,
  FIELD_fld_F4_S0_LdSt_22_15,
  FIELD_fld_F4_S0_LdSt_22_16,
  FIELD_fld_F4_S0_LdSt_22_17,
  FIELD_fld_F4_S0_LdSt_22_4,
  FIELD_fld_F4_S0_LdSt_22_8,
  FIELD_fld_F4_S0_LdSt_3_0,
  FIELD_fld_F4_S0_LdSt_3_3,
  FIELD_fld_F4_S0_LdSt_7_0,
  FIELD_fld_F4_S0_LdSt_7_1,
  FIELD_fld_F4_S0_LdSt_7_4,
  FIELD_fld_F4_S0_LdSt_7_6,
  FIELD_fld_F4_S1_LdPkDiv_18_0,
  FIELD_fld_F4_S1_LdPkDiv_18_12,
  FIELD_fld_F4_S1_LdPkDiv_18_13,
  FIELD_fld_F4_S1_LdPkDiv_18_8,
  FIELD_fld_F4_S1_LdPkDiv_3_0,
  FIELD_fld_F4_S1_LdPkDiv_3_2,
  FIELD_fld_F4_S1_LdPkDiv_3_3,
  FIELD_fld_F4_S1_LdPkDiv_7_0,
  FIELD_fld_F4_S1_LdPkDiv_7_3,
  FIELD_fld_F4_S1_LdPkDiv_7_4,
  FIELD_fld_F4_S1_LdPkDiv_7_5,
  FIELD_fld_F4_S1_LdPkDiv_7_6,
  FIELD_fld_F4_S1_LdPkDiv_7_7,
  FIELD_fld_F4_S1_LdPkDiv_9_5,
  FIELD_fld_F4_S1_LdPkDiv_9_9,
  FIELD_fld_F4_S2_Mul_11_11,
  FIELD_fld_F4_S2_Mul_13_8,
  FIELD_fld_F4_S2_Mul_16_11,
  FIELD_fld_F4_S2_Mul_16_12,
  FIELD_fld_F4_S2_Mul_16_13,
  FIELD_fld_F4_S2_Mul_16_2,
  FIELD_fld_F4_S2_Mul_16_4,
  FIELD_fld_F4_S2_Mul_16_8,
  FIELD_fld_F4_S2_Mul_16_9,
  FIELD_fld_F4_S2_Mul_20_0,
  FIELD_fld_F4_S2_Mul_20_17,
  FIELD_fld_F4_S2_Mul_20_18,
  FIELD_fld_F4_S2_Mul_20_19,
  FIELD_fld_F4_S2_Mul_3_0,
  FIELD_fld_F4_S2_Mul_3_2,
  FIELD_fld_F4_S2_Mul_3_3,
  FIELD_fld_bbe_sem_multiply_srE1,
  FIELD_fld_bbe_sem_multiply_ssE1,
  FIELD_fld_bbe_sem_multiply_st,
  FIELD_fld_BBE_SELMAXIDX_arr,
  FIELD_fld_BBE_SELMAXIDX_itlv,
  FIELD_fld_BBE_SELMAXIDX_vbr,
  FIELD_fld_F4_S3_ALU_11_0,
  FIELD_fld_F4_S3_ALU_11_11,
  FIELD_fld_F4_S3_ALU_11_4,
  FIELD_fld_F4_S3_ALU_11_7,
  FIELD_fld_F4_S3_ALU_11_8,
  FIELD_fld_F4_S3_ALU_11_9,
  FIELD_fld_F4_S3_ALU_15_0,
  FIELD_fld_F4_S3_ALU_15_11,
  FIELD_fld_F4_S3_ALU_15_12,
  FIELD_fld_F4_S3_ALU_15_13,
  FIELD_fld_F4_S3_ALU_15_14,
  FIELD_fld_F4_S3_ALU_15_4,
  FIELD_fld_F4_S3_ALU_15_5,
  FIELD_fld_F4_S3_ALU_15_8,
  FIELD_fld_F4_S3_ALU_15_9,
  FIELD_fld_F4_S3_ALU_21_0,
  FIELD_fld_F4_S3_ALU_21_11,
  FIELD_fld_F4_S3_ALU_21_12,
  FIELD_fld_F4_S3_ALU_21_14,
  FIELD_fld_F4_S3_ALU_21_16,
  FIELD_fld_F4_S3_ALU_21_17,
  FIELD_fld_F4_S3_ALU_21_18,
  FIELD_fld_F4_S3_ALU_21_19,
  FIELD_fld_F4_S3_ALU_21_4,
  FIELD_fld_F4_S3_ALU_21_8,
  FIELD_fld_F4_S3_ALU_3_0,
  FIELD_fld_F4_S3_ALU_6_0,
  FIELD_fld_F4_S3_ALU_7_0,
  FIELD_fld_F4_S3_ALU_7_4,
  FIELD_fld_F4_S3_ALU_7_6,
  FIELD_fld_F4_S3_ALU_7_7,
  FIELD_fld_bbe_sem_divide_vr,
  FIELD_fld_bbe_sem_divide_vs,
  FIELD_fld_bbe_sem_divide_vt,
  FIELD_fld_bbe_sem_divide_wvr,
  FIELD_fld_bbe_sem_dualpeak_arr,
  FIELD_fld_bbe_sem_dualpeak_sa,
  FIELD_fld_bbe_sem_dualpeak_vbr,
  FIELD_fld_bbe_sem_dualpeak_vbt,
  FIELD_fld_bbe_sem_dualpeak_vr,
  FIELD_fld_bbe_sem_dualpeak_vs,
  FIELD_fld_bbe_sem_dualpeak_wvr,
  FIELD_fld_F6_S0_St_18_0,
  FIELD_fld_F6_S0_St_18_12,
  FIELD_fld_F6_S0_St_18_13,
  FIELD_fld_F6_S0_St_18_14,
  FIELD_fld_F6_S0_St_18_15,
  FIELD_fld_F6_S0_St_18_16,
  FIELD_fld_F6_S0_St_18_4,
  FIELD_fld_F6_S0_St_18_8,
  FIELD_fld_F6_S0_St_3_0,
  FIELD_fld_F6_S0_St_6_4,
  FIELD_fld_F6_S0_St_7_0,
  FIELD_fld_F6_S0_St_7_1,
  FIELD_fld_F6_S0_St_7_4,
  FIELD_fld_F6_S0_St_7_7,
  FIELD_fld_F6_S1_LdPk_11_4,
  FIELD_fld_F6_S1_LdPk_11_8,
  FIELD_fld_F6_S1_LdPk_16_0,
  FIELD_fld_F6_S1_LdPk_16_12,
  FIELD_fld_F6_S1_LdPk_16_14,
  FIELD_fld_F6_S1_LdPk_16_8,
  FIELD_fld_F6_S1_LdPk_2_0,
  FIELD_fld_F6_S1_LdPk_7_2,
  FIELD_fld_F6_S1_LdPk_7_4,
  FIELD_fld_F6_S1_LdPk_7_5,
  FIELD_fld_F6_S1_LdPk_7_7,
  FIELD_fld_F6_S2_Mul_11_10,
  FIELD_fld_F6_S2_Mul_11_6,
  FIELD_fld_F6_S2_Mul_16_0,
  FIELD_fld_F6_S2_Mul_16_13,
  FIELD_fld_F6_S2_Mul_16_14,
  FIELD_fld_F6_S2_Mul_3_0,
  FIELD_fld_F6_S2_Mul_3_1,
  FIELD_fld_F6_S2_Mul_3_3,
  FIELD_fld_F6_S2_Mul_7_0,
  FIELD_fld_F6_S2_Mul_7_5,
  FIELD_fld_F6_S2_Mul_7_6,
  FIELD_fld_F6_S2_Mul_7_7,
  FIELD_fld_F6_S3_ALUFIRFFT_15_12,
  FIELD_fld_F6_S3_ALUFIRFFT_21_0,
  FIELD_fld_F6_S3_ALUFIRFFT_21_10,
  FIELD_fld_F6_S3_ALUFIRFFT_21_11,
  FIELD_fld_F6_S3_ALUFIRFFT_21_12,
  FIELD_fld_F6_S3_ALUFIRFFT_21_16,
  FIELD_fld_F6_S3_ALUFIRFFT_21_17,
  FIELD_fld_F6_S3_ALUFIRFFT_21_19,
  FIELD_fld_F6_S3_ALUFIRFFT_21_20,
  FIELD_fld_F6_S3_ALUFIRFFT_21_8,
  FIELD_fld_F6_S3_ALUFIRFFT_7_0,
  FIELD_fld_F6_S3_ALUFIRFFT_7_4,
  FIELD_fld_F6_S3_ALUFIRFFT_7_7,
  FIELD_fld_bbe_sem_vec_alu_vu,
  FIELD_fld_bbe_sem_vec_shift_select_slct,
  FIELD_fld_bbe_sem_vec_shift_select_slct_h,
  FIELD_fld_bbe_sem_vec_shift_select_vu,
  FIELD_fld_F6_S4_Move_12_0,
  FIELD_fld_F6_S4_Move_12_11,
  FIELD_fld_F6_S4_Move_12_12,
  FIELD_fld_F6_S4_Move_12_8,
  FIELD_fld_F6_S4_Move_3_0,
  FIELD_fld_F11_S0_LdStALU_11_0,
  FIELD_fld_F11_S0_LdStALU_11_2,
  FIELD_fld_F11_S0_LdStALU_11_4,
  FIELD_fld_F11_S0_LdStALU_11_8,
  FIELD_fld_F11_S0_LdStALU_14_14,
  FIELD_fld_F11_S0_LdStALU_22_0,
  FIELD_fld_F11_S0_LdStALU_22_12,
  FIELD_fld_F11_S0_LdStALU_22_13,
  FIELD_fld_F11_S0_LdStALU_22_14,
  FIELD_fld_F11_S0_LdStALU_22_15,
  FIELD_fld_F11_S0_LdStALU_22_16,
  FIELD_fld_F11_S0_LdStALU_22_17,
  FIELD_fld_F11_S0_LdStALU_22_18,
  FIELD_fld_F11_S0_LdStALU_22_4,
  FIELD_fld_F11_S0_LdStALU_22_8,
  FIELD_fld_F11_S0_LdStALU_3_0,
  FIELD_fld_F11_S0_LdStALU_3_3,
  FIELD_fld_F11_S0_LdStALU_7_0,
  FIELD_fld_F11_S0_LdStALU_7_1,
  FIELD_fld_F11_S0_LdStALU_7_4,
  FIELD_fld_F11_S0_LdStALU_7_6,
  FIELD_fld_F11_S1_LdPk_10_8,
  FIELD_fld_F11_S1_LdPk_10_9,
  FIELD_fld_F11_S1_LdPk_11_11,
  FIELD_fld_F11_S1_LdPk_17_0,
  FIELD_fld_F11_S1_LdPk_17_12,
  FIELD_fld_F11_S1_LdPk_17_13,
  FIELD_fld_F11_S1_LdPk_17_16,
  FIELD_fld_F11_S1_LdPk_17_8,
  FIELD_fld_F11_S1_LdPk_5_0,
  FIELD_fld_F11_S1_LdPk_5_3,
  FIELD_fld_F11_S1_LdPk_5_4,
  FIELD_fld_F11_S1_LdPk_5_5,
  FIELD_fld_F11_S1_LdPk_7_0,
  FIELD_fld_F11_S1_LdPk_7_4,
  FIELD_fld_F9_S0_LdStALU_11_4,
  FIELD_fld_F9_S0_LdStALU_18_0,
  FIELD_fld_F9_S0_LdStALU_18_12,
  FIELD_fld_F9_S0_LdStALU_18_14,
  FIELD_fld_F9_S0_LdStALU_18_15,
  FIELD_fld_F9_S0_LdStALU_7_4,
  FIELD_fld_F9_S1_None_0_0,
  FIELD_fld_F9_S2_None_0_0,
  FIELD_fld_F9_S3_ALU_10_1,
  FIELD_fld_F9_S3_ALU_10_8,
  FIELD_fld_F9_S3_ALU_11_0,
  FIELD_fld_F9_S3_ALU_11_8,
  FIELD_fld_F9_S3_ALU_15_15,
  FIELD_fld_F9_S3_ALU_19_0,
  FIELD_fld_F9_S3_ALU_19_15,
  FIELD_fld_F9_S3_ALU_19_16,
  FIELD_fld_F9_S3_ALU_19_18,
  FIELD_fld_F9_S3_ALU_19_19,
  FIELD_fld_F9_S3_ALU_3_0,
  FIELD_fld_F9_S3_ALU_3_1,
  FIELD_fld_F9_S3_ALU_7_0,
  FIELD_fld_F9_S3_ALU_7_1,
  FIELD_fld_F9_S3_ALU_7_5,
  FIELD_fld_F9_S3_ALU_7_7,
  FIELD_fld_F10_S0_LdStALU_11_4,
  FIELD_fld_F10_S0_LdStALU_11_8,
  FIELD_fld_F10_S0_LdStALU_20_0,
  FIELD_fld_F10_S0_LdStALU_20_12,
  FIELD_fld_F10_S0_LdStALU_20_14,
  FIELD_fld_F10_S0_LdStALU_20_15,
  FIELD_fld_F10_S0_LdStALU_20_16,
  FIELD_fld_F10_S0_LdStALU_3_0,
  FIELD_fld_F10_S0_LdStALU_7_4,
  FIELD_fld_F10_S1_None_0_0,
  FIELD_fld_F10_S2_Mul_11_10,
  FIELD_fld_F10_S2_Mul_14_10,
  FIELD_fld_F10_S2_Mul_14_11,
  FIELD_fld_F10_S2_Mul_14_12,
  FIELD_fld_F10_S2_Mul_14_4,
  FIELD_fld_F10_S2_Mul_14_6,
  FIELD_fld_F10_S2_Mul_14_8,
  FIELD_fld_F10_S2_Mul_18_0,
  FIELD_fld_F10_S2_Mul_18_15,
  FIELD_fld_F10_S2_Mul_18_17,
  FIELD_fld_F10_S2_Mul_3_0,
  FIELD_fld_F10_S2_Mul_7_0,
  FIELD_fld_F10_S2_Mul_7_7,
  FIELD_fld_F12_S0_St_18_0,
  FIELD_fld_F12_S0_St_18_12,
  FIELD_fld_F12_S0_St_18_16,
  FIELD_fld_F12_S0_St_7_0,
  FIELD_fld_F12_S0_St_7_4,
  FIELD_fld_bbe_sem_ld_st_arr,
  FIELD_fld_F12_S1_Ld_18_0,
  FIELD_fld_F12_S1_Ld_18_12,
  FIELD_fld_F12_S1_Ld_18_16,
  FIELD_fld_F12_S1_Ld_2_0,
  FIELD_fld_F12_S1_Ld_7_4,
  FIELD_fld_F12_S1_Ld_7_5,
  FIELD_fld_F12_S1_Ld_7_6,
  FIELD_fld_F12_S2_Mul_17_0,
  FIELD_fld_F12_S2_Mul_17_14,
  FIELD_fld_F12_S2_Mul_3_0,
  FIELD_fld_F12_S2_Mul_3_3,
  FIELD_fld_F12_S3_ALUFIRFFT_22_0,
  FIELD_fld_F12_S3_ALUFIRFFT_22_16,
  FIELD_fld_F12_S3_ALUFIRFFT_22_17,
  FIELD_fld_F12_S3_ALUFIRFFT_22_19,
  FIELD_fld_F12_S3_ALUFIRFFT_22_20,
  FIELD_fld_F12_S3_ALUFIRFFT_7_0,
  FIELD_fld_F12_S4_Move_5_0,
  FIELD_fld_F12_S4_Move_5_4,
  FIELD_fld_Inst_19_16,
  FIELD_fld_Inst_23_16,
  FIELD_fld_Inst_23_22,
  FIELD_fld_Inst_3_0,
  FIELD_fld_Inst_7_0,
  FIELD_fld_F110_S0_11_4,
  FIELD_fld_F100_S0_11_4,
  FIELD_fld_F110_S0_7_4,
  FIELD_fld_F100_S0_7_4,
  FIELD_fld_F110_S0_11_9,
  FIELD_fld_F110_S0_28_27,
  FIELD_fld_F100_S0_11_9,
  FIELD_fld_F100_S0_28_27,
  FIELD_fld_F110_S0_11_8,
  FIELD_fld_F100_S0_11_8,
  FIELD_fld_F110_S0_3_0,
  FIELD_fld_F100_S0_3_0,
  FIELD_fld_F110_S0_28_12,
  FIELD_fld_F110_S1_12_12,
  FIELD_fld_F100_S0_28_12,
  FIELD_fld_F100_S1_19_12,
  FIELD_fld_F110_S0_28_16,
  FIELD_fld_F100_S0_28_16,
  FIELD_fld_F110_S0_28_17,
  FIELD_fld_F110_S0_28_18,
  FIELD_fld_F110_S1_18_0,
  FIELD_fld_F110_S2_22_0,
  FIELD_fld_F110_S3_18_0,
  FIELD_fld_F100_S1_19_0,
  FIELD_fld_F100_S2_21_0,
  FIELD_fld_F110_S0_28_13,
  FIELD_fld_F110_S1_7_7,
  FIELD_fld_F110_S1_18_14,
  FIELD_fld_F100_S0_28_13,
  FIELD_fld_F100_S1_19_13,
  FIELD_fld_F110_S0_28_4,
  FIELD_fld_F100_S0_28_4,
  FIELD_fld_F110_S0_28_5,
  FIELD_fld_F100_S0_28_9,
  FIELD_fld_F110_S0_28_8,
  FIELD_fld_F100_S0_28_8,
  FIELD_fld_F100_S0_14_14,
  FIELD_fld_F100_S0_28_14,
  FIELD_fld_F100_S0_11_10,
  FIELD_fld_F100_S1_7_4,
  FIELD_fld_F100_S0_28_17,
  FIELD_fld_F110_S1_18_12,
  FIELD_fld_F100_S1_7_7,
  FIELD_fld_F100_S0_28_15,
  FIELD_fld_F110_S2_3_0,
  FIELD_fld_F100_S2_3_3,
  FIELD_fld_F110_S2_4_0,
  FIELD_fld_F100_S2_3_0,
  FIELD_fld_F100_S2_14_14,
  FIELD_fld_F110_S2_4_4,
  FIELD_fld_F100_S2_21_14,
  FIELD_fld_F110_S2_17_15,
  FIELD_fld_F110_S2_22_20,
  FIELD_fld_F110_S2_17_11,
  FIELD_fld_F110_S2_17_4,
  FIELD_fld_F100_S1_2_0,
  FIELD_fld_F110_S2_17_8,
  FIELD_fld_F100_S1_7_5,
  FIELD_fld_F100_S3_3_2,
  FIELD_fld_F100_S3_22_15,
  FIELD_fld_F100_S3_22_19,
  FIELD_fld_F100_S1_7_0,
  FIELD_fld_F100_S2_11_0,
  FIELD_fld_F100_S3_0_0,
  FIELD_fld_F100_S2_11_6,
  FIELD_fld_F100_S2_21_12,
  FIELD_fld_F100_S2_21_8,
  FIELD_fld_F100_S1_19_16,
  FIELD_fld_radar_LoadStoresemantic_offset,
  FIELD_fld_radar_LoadStoresemantic_ars,
  FIELD_fld_radar_LoadStoresemantic_z24,
  FIELD_fld_radar_LoadStoresemantic_offsetn,
  FIELD_fld_radar_LoadStoresemantic_x24,
  FIELD_fld_F12_S0_St_18_13,
  FIELD_fld_F6_S1_LdPk_16_13,
  FIELD_fld_F2_S0_LdSt_19_13,
  FIELD_fld_F0_S0_LdStALU_9_8,
  FIELD_fld_radar_ALUsem_y24,
  FIELD_fld_F100_S2_21_15,
  FIELD_fld_radar_ALUPredsem_y24,
  FIELD_fld_F100_S2_21_18,
  FIELD_fld_radar_ALUsem_x24,
  FIELD_fld_radar_ALUsem_z24,
  FIELD_fld_F100_S3_3_1,
  FIELD_fld_F10_S0_LdStALU_9_5,
  FIELD_fld_radar_ALUPredsem_vb16,
  FIELD_fld_radar_ALUPredsem_x24,
  FIELD_fld_radar_ALUPredsem_z24,
  FIELD_fld_F110_S2_9_5,
  FIELD_fld_F100_S2_9_5,
  FIELD_fld_F11_S0_LdStALU_5_4,
  FIELD_fld_F11_S0_LdStALU_11_9,
  FIELD_fld_radar_RedOpssem_x24,
  FIELD_fld_radar_RedOpssem_z24,
  FIELD_fld_F10_S0_LdStALU_4_0,
  FIELD_fld_radar_RedOpssem_vb16,
  FIELD_fld_F10_S0_LdStALU_4_3,
  FIELD_fld_radar_ALUsem_vs16,
  FIELD_fld_F110_S2_22_8,
  FIELD_fld_F100_S3_13_10,
  FIELD_fld_F10_S0_LdStALU_20_13,
  FIELD_fld_F11_S0_LdStALU_22_10,
  FIELD_fld_F6_S3_ALUFIRFFT_21_9,
  FIELD_fld_F100_S3_7_4,
  FIELD_fld_F6_S3_ALUFIRFFT_3_0,
  FIELD_fld_F6_S3_ALUFIRFFT_15_14,
  FIELD_fld_F0_S0_LdStALU_4_0,
  FIELD_fld_radar_MOVEsemantic_x16,
  FIELD_fld_F4_S3_ALU_12_8,
  FIELD_fld_F100_S3_3_0,
  FIELD_fld_radar_MOVEsemantic_x24,
  FIELD_fld_radar_MOVEsemantic_z16,
  FIELD_fld_F100_S3_22_14,
  FIELD_fld_F3_S3_ALU_20_17,
  FIELD_fld_F2_S0_LdSt_19_11,
  FIELD_fld_F0_S0_LdStALU_28_10,
  FIELD_fld_F100_S3_14_14,
  FIELD_fld_F6_S3_ALUFIRFFT_21_18,
  FIELD_fld_F2_S0_LdSt_3_2,
  FIELD_fld_F2_S0_LdSt_13_11,
  FIELD_fld_F0_S0_LdStALU_4_4,
  FIELD_fld_F0_S0_LdStALU_14_10,
  FIELD_fld_radar_MOVEWidesemantic_x24,
  FIELD_fld_radar_MOVEWidesemantic_z40,
  FIELD_fld_F110_S2_17_10,
  FIELD_fld_F100_S2_4_0,
  FIELD_fld_F100_S2_11_10,
  FIELD_fld_radar_MOVEWidesemantic_x40,
  FIELD_fld_radar_MOVEWidesemantic_z24,
  FIELD_fld_F4_S2_Mul_16_7,
  FIELD_fld_F0_S1_LdPk_17_10,
  FIELD_fld_radar_MOVEWidesemantic_vb16,
  FIELD_fld_F110_S2_9_0,
  FIELD_fld_F100_S2_9_6,
  FIELD_fld_F6_S1_LdPk_2_2,
  FIELD_fld_F4_S2_Mul_7_7,
  FIELD_fld_F0_S2_Mul_11_11,
  FIELD_fld_radar_MOVEsemantic_ival,
  FIELD_fld_F4_S3_ALU_12_7,
  FIELD_fld_F3_S3_ALU_4_3,
  FIELD_fld_F2_S0_LdSt_6_3,
  FIELD_fld_F2_S0_LdSt_9_8,
  FIELD_fld_radar_MOVEsemantic_ars,
  FIELD_fld_radar_MOVEsemantic_z24,
  FIELD_fld_F6_S3_ALUFIRFFT_10_8,
  FIELD_fld_F4_S3_ALU_12_4,
  FIELD_fld_radar_MOVEsemantic_vb16,
  FIELD_fld_F110_S2_9_4,
  FIELD_fld_F100_S3_9_4,
  FIELD_fld_F6_S3_ALUFIRFFT_6_4,
  FIELD_fld_F6_S3_ALUFIRFFT_10_9,
  FIELD_fld_F4_S3_ALU_12_11,
  FIELD_fld_F3_S3_ALU_4_4,
  FIELD_fld_F2_S0_LdSt_9_9,
  FIELD_fld_F0_S0_LdStALU_9_4,
  FIELD_fld_radar_MOVEsemantic_arr,
  FIELD_fld_F100_S3_22_10,
  FIELD_fld_F6_S3_ALUFIRFFT_8_7,
  FIELD_fld_F4_S3_ALU_21_13,
  FIELD_fld_F3_S3_ALU_11_5,
  FIELD_fld_F2_S0_LdSt_19_10,
  FIELD_fld_radar_SHIFTsemantic_svalU,
  FIELD_fld_F110_S2_22_15,
  FIELD_fld_F110_S2_22_18,
  FIELD_fld_F100_S3_22_18,
  FIELD_fld_radar_SHIFTsemantic_sval,
  FIELD_fld_radar_SHIFTsemantic_x24,
  FIELD_fld_radar_SHIFTsemantic_z24,
  FIELD_fld_F100_S3_17_15,
  FIELD_fld_F0_S3_ALU_3_1,
  FIELD_fld_radar_SHIFTsemantic_vb16,
  FIELD_fld_F110_S2_22_19,
  FIELD_fld_radar_SHIFTsemantic_vs16,
  FIELD_fld_F110_S2_4_3,
  FIELD_fld_F100_S3_7_7,
  FIELD_fld_F6_S3_ALUFIRFFT_3_3,
  FIELD_fld_F6_S3_ALUFIRFFT_8_8,
  FIELD_fld_F100_S3_22_0,
  FIELD_fld_F11_S1_LdPk_17_4,
  FIELD_fld_F0_S3_ALU_21_4,
  FIELD_fld_radar_MISCsemanticLS_offset,
  FIELD_fld_radar_MISCsemantic_z24,
  FIELD_fld_F100_S3_9_0,
  FIELD_fld_F11_S1_LdPk_3_0,
  FIELD_fld_F0_S3_ALU_9_0,
  FIELD_fld_F0_S3_ALU_9_4,
  FIELD_fld_radar_MISCsemantic_ars,
  FIELD_fld_F100_S3_22_4,
  FIELD_fld_radar_MISCsemanticLS_ars,
  FIELD_fld_radar_MISCsemanticLS_arr,
  FIELD_fld_radar_MISCsemanticLS_art,
  FIELD_fld_radar_LOGICALsemantic_y24,
  FIELD_fld_radar_LOGICALsemantic_x24,
  FIELD_fld_radar_LOGICALsemantic_z24,
  FIELD_fld_radar_SELECTsemantic_sval,
  FIELD_fld_F0_S3_ALU_9_9,
  FIELD_fld_F110_S2_9_9,
  FIELD_fld_F100_S3_9_9,
  FIELD_fld_radar_SELECTsemantic_svalc,
  FIELD_fld_F0_S3_ALU_9_8,
  FIELD_fld_radar_SELECTsemantic_vb16,
  FIELD_fld_F110_S2_9_8,
  FIELD_fld_F100_S3_9_8,
  FIELD_fld_F0_S3_ALU_9_5,
  FIELD_fld_radar_SELECTsemantic_y24,
  FIELD_fld_radar_SELECTsemantic_x24,
  FIELD_fld_radar_SELECTsemantic_z24,
  FIELD_fld_radar_SELECTsemantic_vs16,
  FIELD_fld_radar_COMPAREsem_y24,
  FIELD_fld_radar_COMPAREsem_x24,
  FIELD_fld_radar_COMPAREsem_vbz16,
  FIELD_fld_F110_S2_14_10,
  FIELD_fld_F100_S2_14_10,
  FIELD_fld_F11_S0_LdStALU_14_12,
  FIELD_fld_F6_S3_ALUFIRFFT_11_11,
  FIELD_fld_F6_S3_ALUFIRFFT_16_13,
  FIELD_fld_F100_S2_14_13,
  FIELD_fld_F6_S3_ALUFIRFFT_15_13,
  FIELD_fld_F110_S2_14_5,
  FIELD_fld_F100_S2_14_5,
  FIELD_fld_F11_S0_LdStALU_14_9,
  FIELD_fld_F6_S3_ALUFIRFFT_11_9,
  FIELD_fld_F1_S2_WALUMul_11_7,
  FIELD_fld_radar_COMPAREsem_vb16,
  FIELD_fld_radar_LOOKUP_oneOnly_z24,
  FIELD_fld_radar_LOOKUP_oneOnly_mode,
  FIELD_fld_radar_LOOKUP_oneOnly_offset,
  FIELD_fld_radar_LOOKUP_oneOnly_ars,
  FIELD_fld_radar_LOOKUP_oneOnly_z16,
  FIELD_fld_radar_LOOKUP_oneOnly_x24,
  FIELD_fld_radar_LOOKUP_oneOnly_vb16,
  FIELD_fld_radar_LOOKUP_oneOnly_x16,
  FIELD_fld_F11_S0_LdStALU_12_12,
  FIELD_fld_radar_LOOKUP_banked_z24,
  FIELD_fld_F110_S1_11_9,
  FIELD_fld_F110_S1_18_18,
  FIELD_fld_F110_S3_18_15,
  FIELD_fld_F100_S0_6_4,
  FIELD_fld_F100_S1_19_15,
  FIELD_fld_F10_S0_LdStALU_9_8,
  FIELD_fld_F10_S0_LdStALU_20_17,
  FIELD_fld_F0_S0_LdStALU_9_5,
  FIELD_fld_radar_LOOKUP_banked_mode,
  FIELD_fld_radar_LOOKUP_banked_offset,
  FIELD_fld_radar_LOOKUP_banked_ars,
  FIELD_fld_radar_LOOKUP_banked_z16,
  FIELD_fld_F110_S1_7_4,
  FIELD_fld_F110_S3_8_8,
  FIELD_fld_F100_S1_12_12,
  FIELD_fld_F10_S0_LdStALU_14_12,
  FIELD_fld_F0_S0_LdStALU_14_12,
  FIELD_fld_radar_LOOKUP_banked_x24,
  FIELD_fld_F110_S0_28_21,
  FIELD_fld_F100_S0_28_18,
  FIELD_fld_F0_S0_LdStALU_11_10,
  FIELD_fld_F0_S0_LdStALU_28_20,
  FIELD_fld_radar_LOOKUP_banked_vb16,
  FIELD_fld_radar_LOOKUP_banked_x16,
  FIELD_fld_F100_S0_12_12,
  FIELD_fld_F0_S0_LdStALU_7_5,
  FIELD_fld_radar_SETGETBT_semantic_valOut,
  FIELD_fld_F110_S3_3_0,
  FIELD_fld_radar_SETGETBT_semantic_val,
  FIELD_fld_radar_SETGETBT_semantic_writeOK,
  FIELD_fld_F110_S3_18_8,
  FIELD_fld_F100_S3_22_8,
  FIELD__ar0,
  FIELD__ar4,
  FIELD__ar8,
  FIELD__ar12,
  FIELD__bt16,
  FIELD__bs16,
  FIELD__br16,
  FIELD__brall
};


/* Functional units.  */

static xtensa_funcUnit_internal funcUnits[] = {
  {"XT_LOADSTORE_UNIT", 2}
};

enum xtensa_funcUnit_id {
  FUNCUNIT_XT_LOADSTORE_UNIT
};


/* Register files.  */

enum xtensa_regfile_id {
  REGFILE_AR,
  REGFILE_BR,
  REGFILE_vec,
  REGFILE_vbool,
  REGFILE_vsa,
  REGFILE_valign,
  REGFILE_wvec,
  REGFILE_FR,
  REGFILE_lvec,
  REGFILE_BR2,
  REGFILE_BR4,
  REGFILE_BR8,
  REGFILE_BR16
};

static xtensa_regfile_internal regfiles[] = {
  { "AR", "a", REGFILE_AR, 32, 32 },
  { "BR", "b", REGFILE_BR, 1, 16 },
  { "vec", "v", REGFILE_vec, 256, 16 },
  { "vbool", "vb", REGFILE_vbool, 16, 8 },
  { "vsa", "s", REGFILE_vsa, 112, 8 },
  { "valign", "u", REGFILE_valign, 256, 4 },
  { "wvec", "wv", REGFILE_wvec, 640, 4 },
  { "FR", "f", REGFILE_FR, 32, 16 },
  { "lvec", "lvec", REGFILE_lvec, 384, 32 },
  { "BR2", "b", REGFILE_BR, 2, 8 },
  { "BR4", "b", REGFILE_BR, 4, 4 },
  { "BR8", "b", REGFILE_BR, 8, 2 },
  { "BR16", "b", REGFILE_BR, 16, 1 }
};


/* Interfaces.  */

static xtensa_interface_internal interfaces[] = {
  { "ERI_RD_Out", 14, 0, 0, 'o' },
  { "ERI_RD_In", 32, 0, 1, 'i' },
  { "ERI_RD_Rdy", 1, 0, 0, 'i' },
  { "ERI_WR_Out", 46, 0, 2, 'o' },
  { "ERI_WR_In", 1, 0, 3, 'i' },
  { "RLU0_Out", 34, 0, 4, 'o' },
  { "RLU0_In", 384, 0, 5, 'i' },
  { "RLU0_Rdy", 1, 0, 4, 'i' },
  { "RLU1_Out", 34, 0, 6, 'o' },
  { "RLU1_In", 384, 0, 7, 'i' },
  { "RLU1_Rdy", 1, 0, 6, 'i' },
  { "WLU0_Out", 434, 0, 8, 'o' },
  { "WLU0_In", 1, 0, 9, 'i' },
  { "WLU0_Rdy", 1, 0, 8, 'i' },
  { "CRLU32_Out", 45, 0, 10, 'o' },
  { "CRLU32_In", 32, 0, 11, 'i' },
  { "CRLU32_Rdy", 1, 0, 10, 'i' },
  { "BBX_QIN128_Empty", 1, 0, 12, 'i' },
  { "BBX_QIN128", 128, XTENSA_INTERFACE_HAS_SIDE_EFFECT, 12, 'i' },
  { "BBX_QIN128_NOTRDY", 1, 0, 12, 'i' },
  { "BBX_QIN128_KILL", 1, 0, 12, 'o' },
  { "BBX_QOUT32_Full", 1, 0, 13, 'i' },
  { "BBX_QOUT32", 32, XTENSA_INTERFACE_HAS_SIDE_EFFECT, 13, 'o' },
  { "BBX_QOUT32_NOTRDY", 1, 0, 13, 'i' },
  { "BBX_QOUT32_KILL", 1, 0, 13, 'o' }
};

enum xtensa_interface_id {
  INTERFACE_ERI_RD_Out,
  INTERFACE_ERI_RD_In,
  INTERFACE_ERI_RD_Rdy,
  INTERFACE_ERI_WR_Out,
  INTERFACE_ERI_WR_In,
  INTERFACE_RLU0_Out,
  INTERFACE_RLU0_In,
  INTERFACE_RLU0_Rdy,
  INTERFACE_RLU1_Out,
  INTERFACE_RLU1_In,
  INTERFACE_RLU1_Rdy,
  INTERFACE_WLU0_Out,
  INTERFACE_WLU0_In,
  INTERFACE_WLU0_Rdy,
  INTERFACE_CRLU32_Out,
  INTERFACE_CRLU32_In,
  INTERFACE_CRLU32_Rdy,
  INTERFACE_BBX_QIN128_Empty,
  INTERFACE_BBX_QIN128,
  INTERFACE_BBX_QIN128_NOTRDY,
  INTERFACE_BBX_QIN128_KILL,
  INTERFACE_BBX_QOUT32_Full,
  INTERFACE_BBX_QOUT32,
  INTERFACE_BBX_QOUT32_NOTRDY,
  INTERFACE_BBX_QOUT32_KILL
};


/* Constant tables.  */

/* constant table ai4c */
static const unsigned CONST_TBL_ai4c_0[] = {
  0xffffffff,
  0x1,
  0x2,
  0x3,
  0x4,
  0x5,
  0x6,
  0x7,
  0x8,
  0x9,
  0xa,
  0xb,
  0xc,
  0xd,
  0xe,
  0xf,
  0
};

/* constant table b4c */
static const unsigned CONST_TBL_b4c_0[] = {
  0xffffffff,
  0x1,
  0x2,
  0x3,
  0x4,
  0x5,
  0x6,
  0x7,
  0x8,
  0xa,
  0xc,
  0x10,
  0x20,
  0x40,
  0x80,
  0x100,
  0
};

/* constant table b4cu */
static const unsigned CONST_TBL_b4cu_0[] = {
  0x8000,
  0x10000,
  0x2,
  0x3,
  0x4,
  0x5,
  0x6,
  0x7,
  0x8,
  0xa,
  0xc,
  0x10,
  0x20,
  0x40,
  0x80,
  0x100,
  0
};

/* constant table imm1_2N_tab */
static const unsigned CONST_TBL_imm1_2N_tab_0[] = {
  0x1 & 0x1f,
  0x2 & 0x1f,
  0x4 & 0x1f,
  0x8 & 0x1f,
  0x10 & 0x1f,
  0,
  0,
  0,
  0
};

/* constant table xd_seli_table0 */
static const unsigned CONST_TBL_xd_seli_table0_0[] = {
  0xcc520c41,
  0xe629062,
  0x50731483,
  0x928398a4,
  0x16a4a0e6,
  0x9ac5a928,
  0x6939460f,
  0x2728c1ee,
  0xe5183dcd,
  0xa307b9ac,
  0x1ee6b16a,
  0x14831040,
  0x56939461,
  0x9ec49860,
  0xe0d51c81,
  0x22e5a0a2,
  0x29062080,
  0x6b16a4a1,
  0xad2728c2,
  0xef37ace3,
  0x4e620c20,
  0x90729041,
  0xd2831462,
  0x12829020,
  0x96a39862,
  0x92818820,
  0x9ac398a4,
  0xe4288600,
  0xf4aca708,
  0xa8490a00,
  0xea598e21,
  0xaa498a20,
  0x8628c020,
  0x96ace128,
  0xa48c020,
  0x8e69c862,
  0x8a49c820,
  0xa3018820,
  0xb385a928,
  0xa3018820,
  0xab4398a4,
  0xab418820,
  0x69394600,
  0x2728c020,
  0xe5180820,
  0xa3018820,
  0x60418820,
  0xa418820,
  0x8a418820,
  0x8a418820,
  0x9ac5a928,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0
};

/* constant table xd_seli_table1 */
static const unsigned CONST_TBL_xd_seli_table1_0[] = {
  0xd62d4941,
  0xe6b16a4a,
  0xf7358b52,
  0x7b9ac5a,
  0x28c1ee6b,
  0x49ca307b,
  0xbd6717b5,
  0xace2f6ad,
  0x9c5ed5a4,
  0x8bdab49c,
  0x6ad2728c,
  0x8b525073,
  0x9bd6717b,
  0x40fb78ac,
  0x517f99b4,
  0x6183babd,
  0x62080e6,
  0x16a4a1ee,
  0x2728c2f6,
  0x37ace3fe,
  0x283dac52,
  0x38c1cd5a,
  0x4945ee62,
  0x8ad2306b,
  0xabda727b,
  0x89ca305a,
  0xcbdab47b,
  0x6a968498,
  0xeeb78cda,
  0xcd2b08b1,
  0xddaf29b9,
  0xcdab28b9,
  0x6ad0a49c,
  0xeef1acde,
  0xcce128ad,
  0xede96abd,
  0xcde928bd,
  0x4398a49c,
  0xc7b9acde,
  0x85a9289c,
  0xc7b9acbd,
  0xc5a928bd,
  0xbd6717b5,
  0xace2f6ad,
  0x9c5ed5a4,
  0x8bdab49c,
  0x7b569394,
  0x6ad2728c,
  0x5a4e5181,
  0x49ca3039,
  0xcdeb387b,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0
};

/* constant table xd_seli_table2 */
static const unsigned CONST_TBL_xd_seli_table2_0[] = {
  0x83dc & 0xffff,
  0x8c1e & 0xffff,
  0x9460 & 0xffff,
  0x9ca3 & 0xffff,
  0xad27 & 0xffff,
  0xbdab & 0xffff,
  0xf779 & 0xffff,
  0xef37 & 0xffff,
  0xe6f5 & 0xffff,
  0xdeb3 & 0xffff,
  0xce2f & 0xffff,
  0xf735 & 0xffff,
  0xff77 & 0xffff,
  0x6a8e & 0xffff,
  0x72d0 & 0xffff,
  0x7b12 & 0xffff,
  0xe629 & 0xffff,
  0xee6b & 0xffff,
  0xf6ad & 0xffff,
  0xfeef & 0xffff,
  0xb567 & 0xffff,
  0xbda9 & 0xffff,
  0xc5eb & 0xffff,
  0xef33 & 0xffff,
  0xffb7 & 0xffff,
  0xdeb3 & 0xffff,
  0xffbb & 0xffff,
  0xb9ec & 0xffff,
  0xfbfc & 0xffff,
  0xf3b8 & 0xffff,
  0xfbfa & 0xffff,
  0xfbba & 0xffff,
  0xbd8e & 0xffff,
  0xff9e & 0xffff,
  0xef1a & 0xffff,
  0xff9e & 0xffff,
  0xff9a & 0xffff,
  0xbdab & 0xffff,
  0xffbb & 0xffff,
  0xdeb3 & 0xffff,
  0xffbb & 0xffff,
  0xffbb & 0xffff,
  0xf779 & 0xffff,
  0xef37 & 0xffff,
  0xe6f5 & 0xffff,
  0xdeb3 & 0xffff,
  0xd671 & 0xffff,
  0xce2f & 0xffff,
  0xc5ed & 0xffff,
  0xbdab & 0xffff,
  0xffbb & 0xffff,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0
};

/* constant table xd_shfli_table0 */
static const unsigned CONST_TBL_xd_shfli_table0_0[] = {
  0x32103210,
  0x76547654,
  0xba98ba98,
  0xfedcfedc,
  0x67452301,
  0x54761032,
  0x32107654,
  0xfedcba98,
  0x33221100,
  0xbbaa9988,
  0x32321010,
  0xbaba9898,
  0x32103210,
  0xba98ba98,
  0x66442200,
  0x77553311,
  0x54541010,
  0x76763232,
  0x32103210,
  0x76547654,
  0x89abcdef,
  0x98badcfe,
  0xba98fedc,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0
};

/* constant table xd_shfli_table1 */
static const unsigned CONST_TBL_xd_shfli_table1_0[] = {
  0x32103210,
  0x76547654,
  0xba98ba98,
  0xfedcfedc,
  0xefcdab89,
  0xdcfe98ba,
  0xba98fedc,
  0x76543210,
  0x77665544,
  0xffeeddcc,
  0x76765454,
  0xfefedcdc,
  0x76547654,
  0xfedcfedc,
  0xeeccaa88,
  0xffddbb99,
  0xdcdc9898,
  0xfefebaba,
  0xba98ba98,
  0xfedcfedc,
  0x1234567,
  0x10325476,
  0x32107654,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0
};

/* constant table xd_seli_table_wide0 */
static const unsigned CONST_TBL_xd_seli_table_wide0_0[] = {
  0xcc520c41,
  0xe629062,
  0x6939460f,
  0x2728c1ee,
  0x14831040,
  0x56939461,
  0xe4288600,
  0xf4aca708,
  0
};

/* constant table xd_seli_table_wide1 */
static const unsigned CONST_TBL_xd_seli_table_wide1_0[] = {
  0xd62d4941,
  0xe6b16a4a,
  0xbd6717b5,
  0xace2f6ad,
  0x8b525073,
  0x9bd6717b,
  0x6a968498,
  0xeeb78cda,
  0
};

/* constant table xd_seli_table_wide2 */
static const unsigned CONST_TBL_xd_seli_table_wide2_0[] = {
  0x83dc & 0xffff,
  0x8c1e & 0xffff,
  0xf779 & 0xffff,
  0xef37 & 0xffff,
  0xf735 & 0xffff,
  0xff77 & 0xffff,
  0xb9ec & 0xffff,
  0xfbfc & 0xffff,
  0
};

/* constant table xd_shfli_table_wide0 */
static const unsigned CONST_TBL_xd_shfli_table_wide0_0[] = {
  0xba987654,
  0xfedcba98,
  0xeca86420,
  0xdc985410,
  0
};

/* constant table xd_shfli_table_wide1 */
static const unsigned CONST_TBL_xd_shfli_table_wide1_0[] = {
  0x3210fedc,
  0x76543210,
  0xfdb97531,
  0xfeba7632,
  0
};

/* constant table RECIP_Data8 */
static const unsigned CONST_TBL_RECIP_Data8_0[] = {
  0xff & 0xff,
  0xfd & 0xff,
  0xfb & 0xff,
  0xf9 & 0xff,
  0xf7 & 0xff,
  0xf5 & 0xff,
  0xf4 & 0xff,
  0xf2 & 0xff,
  0xf0 & 0xff,
  0xee & 0xff,
  0xed & 0xff,
  0xeb & 0xff,
  0xe9 & 0xff,
  0xe8 & 0xff,
  0xe6 & 0xff,
  0xe4 & 0xff,
  0xe3 & 0xff,
  0xe1 & 0xff,
  0xe0 & 0xff,
  0xde & 0xff,
  0xdd & 0xff,
  0xdb & 0xff,
  0xda & 0xff,
  0xd8 & 0xff,
  0xd7 & 0xff,
  0xd5 & 0xff,
  0xd4 & 0xff,
  0xd3 & 0xff,
  0xd1 & 0xff,
  0xd0 & 0xff,
  0xcf & 0xff,
  0xcd & 0xff,
  0xcc & 0xff,
  0xcb & 0xff,
  0xca & 0xff,
  0xc8 & 0xff,
  0xc7 & 0xff,
  0xc6 & 0xff,
  0xc5 & 0xff,
  0xc4 & 0xff,
  0xc2 & 0xff,
  0xc1 & 0xff,
  0xc0 & 0xff,
  0xbf & 0xff,
  0xbe & 0xff,
  0xbd & 0xff,
  0xbc & 0xff,
  0xbb & 0xff,
  0xba & 0xff,
  0xb9 & 0xff,
  0xb8 & 0xff,
  0xb7 & 0xff,
  0xb6 & 0xff,
  0xb5 & 0xff,
  0xb4 & 0xff,
  0xb3 & 0xff,
  0xb2 & 0xff,
  0xb1 & 0xff,
  0xb0 & 0xff,
  0xaf & 0xff,
  0xae & 0xff,
  0xad & 0xff,
  0xac & 0xff,
  0xab & 0xff,
  0xaa & 0xff,
  0xa9 & 0xff,
  0xa8 & 0xff,
  0xa8 & 0xff,
  0xa7 & 0xff,
  0xa6 & 0xff,
  0xa5 & 0xff,
  0xa4 & 0xff,
  0xa3 & 0xff,
  0xa3 & 0xff,
  0xa2 & 0xff,
  0xa1 & 0xff,
  0xa0 & 0xff,
  0x9f & 0xff,
  0x9f & 0xff,
  0x9e & 0xff,
  0x9d & 0xff,
  0x9c & 0xff,
  0x9c & 0xff,
  0x9b & 0xff,
  0x9a & 0xff,
  0x99 & 0xff,
  0x99 & 0xff,
  0x98 & 0xff,
  0x97 & 0xff,
  0x97 & 0xff,
  0x96 & 0xff,
  0x95 & 0xff,
  0x95 & 0xff,
  0x94 & 0xff,
  0x93 & 0xff,
  0x93 & 0xff,
  0x92 & 0xff,
  0x91 & 0xff,
  0x91 & 0xff,
  0x90 & 0xff,
  0x8f & 0xff,
  0x8f & 0xff,
  0x8e & 0xff,
  0x8e & 0xff,
  0x8d & 0xff,
  0x8c & 0xff,
  0x8c & 0xff,
  0x8b & 0xff,
  0x8b & 0xff,
  0x8a & 0xff,
  0x89 & 0xff,
  0x89 & 0xff,
  0x88 & 0xff,
  0x88 & 0xff,
  0x87 & 0xff,
  0x87 & 0xff,
  0x86 & 0xff,
  0x85 & 0xff,
  0x85 & 0xff,
  0x84 & 0xff,
  0x84 & 0xff,
  0x83 & 0xff,
  0x83 & 0xff,
  0x82 & 0xff,
  0x82 & 0xff,
  0x81 & 0xff,
  0x81 & 0xff,
  0x81 & 0xff,
  0
};

/* constant table RSQRT_Data8 */
static const unsigned CONST_TBL_RSQRT_Data8_0[] = {
  0xb4 & 0xff,
  0xb3 & 0xff,
  0xb2 & 0xff,
  0xb0 & 0xff,
  0xaf & 0xff,
  0xae & 0xff,
  0xac & 0xff,
  0xab & 0xff,
  0xaa & 0xff,
  0xa9 & 0xff,
  0xa8 & 0xff,
  0xa7 & 0xff,
  0xa6 & 0xff,
  0xa5 & 0xff,
  0xa3 & 0xff,
  0xa2 & 0xff,
  0xa1 & 0xff,
  0xa0 & 0xff,
  0x9f & 0xff,
  0x9e & 0xff,
  0x9e & 0xff,
  0x9d & 0xff,
  0x9c & 0xff,
  0x9b & 0xff,
  0x9a & 0xff,
  0x99 & 0xff,
  0x98 & 0xff,
  0x97 & 0xff,
  0x97 & 0xff,
  0x96 & 0xff,
  0x95 & 0xff,
  0x94 & 0xff,
  0x93 & 0xff,
  0x93 & 0xff,
  0x92 & 0xff,
  0x91 & 0xff,
  0x90 & 0xff,
  0x90 & 0xff,
  0x8f & 0xff,
  0x8e & 0xff,
  0x8e & 0xff,
  0x8d & 0xff,
  0x8c & 0xff,
  0x8c & 0xff,
  0x8b & 0xff,
  0x8a & 0xff,
  0x8a & 0xff,
  0x89 & 0xff,
  0x89 & 0xff,
  0x88 & 0xff,
  0x87 & 0xff,
  0x87 & 0xff,
  0x86 & 0xff,
  0x86 & 0xff,
  0x85 & 0xff,
  0x84 & 0xff,
  0x84 & 0xff,
  0x83 & 0xff,
  0x83 & 0xff,
  0x82 & 0xff,
  0x82 & 0xff,
  0x81 & 0xff,
  0x81 & 0xff,
  0x80 & 0xff,
  0xff & 0xff,
  0xfd & 0xff,
  0xfb & 0xff,
  0xf9 & 0xff,
  0xf7 & 0xff,
  0xf6 & 0xff,
  0xf4 & 0xff,
  0xf2 & 0xff,
  0xf1 & 0xff,
  0xef & 0xff,
  0xed & 0xff,
  0xec & 0xff,
  0xea & 0xff,
  0xe9 & 0xff,
  0xe7 & 0xff,
  0xe6 & 0xff,
  0xe4 & 0xff,
  0xe3 & 0xff,
  0xe1 & 0xff,
  0xe0 & 0xff,
  0xdf & 0xff,
  0xdd & 0xff,
  0xdc & 0xff,
  0xdb & 0xff,
  0xda & 0xff,
  0xd8 & 0xff,
  0xd7 & 0xff,
  0xd6 & 0xff,
  0xd5 & 0xff,
  0xd4 & 0xff,
  0xd3 & 0xff,
  0xd2 & 0xff,
  0xd0 & 0xff,
  0xcf & 0xff,
  0xce & 0xff,
  0xcd & 0xff,
  0xcc & 0xff,
  0xcb & 0xff,
  0xca & 0xff,
  0xc9 & 0xff,
  0xc8 & 0xff,
  0xc7 & 0xff,
  0xc6 & 0xff,
  0xc6 & 0xff,
  0xc5 & 0xff,
  0xc4 & 0xff,
  0xc3 & 0xff,
  0xc2 & 0xff,
  0xc1 & 0xff,
  0xc0 & 0xff,
  0xbf & 0xff,
  0xbf & 0xff,
  0xbe & 0xff,
  0xbd & 0xff,
  0xbc & 0xff,
  0xbb & 0xff,
  0xbb & 0xff,
  0xba & 0xff,
  0xb9 & 0xff,
  0xb8 & 0xff,
  0xb8 & 0xff,
  0xb7 & 0xff,
  0xb6 & 0xff,
  0xb5 & 0xff,
  0
};

/* constant table RECIP_Data10_2 */
static const unsigned CONST_TBL_RECIP_Data10_2_0[] = {
  0x3fc & 0x3ff,
  0x3f4 & 0x3ff,
  0x3ec & 0x3ff,
  0x3e5 & 0x3ff,
  0x3dd & 0x3ff,
  0x3d6 & 0x3ff,
  0x3cf & 0x3ff,
  0x3c7 & 0x3ff,
  0x3c0 & 0x3ff,
  0x3b9 & 0x3ff,
  0x3b2 & 0x3ff,
  0x3ac & 0x3ff,
  0x3a5 & 0x3ff,
  0x39e & 0x3ff,
  0x398 & 0x3ff,
  0x391 & 0x3ff,
  0x38b & 0x3ff,
  0x385 & 0x3ff,
  0x37f & 0x3ff,
  0x378 & 0x3ff,
  0x373 & 0x3ff,
  0x36c & 0x3ff,
  0x367 & 0x3ff,
  0x361 & 0x3ff,
  0x35c & 0x3ff,
  0x356 & 0x3ff,
  0x350 & 0x3ff,
  0x34b & 0x3ff,
  0x345 & 0x3ff,
  0x340 & 0x3ff,
  0x33b & 0x3ff,
  0x335 & 0x3ff,
  0x330 & 0x3ff,
  0x32c & 0x3ff,
  0x327 & 0x3ff,
  0x322 & 0x3ff,
  0x31c & 0x3ff,
  0x318 & 0x3ff,
  0x314 & 0x3ff,
  0x30e & 0x3ff,
  0x30a & 0x3ff,
  0x306 & 0x3ff,
  0x300 & 0x3ff,
  0x2fc & 0x3ff,
  0x2f8 & 0x3ff,
  0x2f4 & 0x3ff,
  0x2f0 & 0x3ff,
  0x2ea & 0x3ff,
  0x2e6 & 0x3ff,
  0x2e2 & 0x3ff,
  0x2de & 0x3ff,
  0x2da & 0x3ff,
  0x2d6 & 0x3ff,
  0x2d2 & 0x3ff,
  0x2ce & 0x3ff,
  0x2ca & 0x3ff,
  0x2c6 & 0x3ff,
  0x2c2 & 0x3ff,
  0x2be & 0x3ff,
  0x2ba & 0x3ff,
  0x2b8 & 0x3ff,
  0x2b4 & 0x3ff,
  0x2b0 & 0x3ff,
  0x2ac & 0x3ff,
  0x2a8 & 0x3ff,
  0x2a6 & 0x3ff,
  0x2a2 & 0x3ff,
  0x29e & 0x3ff,
  0x29c & 0x3ff,
  0x298 & 0x3ff,
  0x294 & 0x3ff,
  0x290 & 0x3ff,
  0x28e & 0x3ff,
  0x28a & 0x3ff,
  0x288 & 0x3ff,
  0x284 & 0x3ff,
  0x280 & 0x3ff,
  0x27e & 0x3ff,
  0x27a & 0x3ff,
  0x278 & 0x3ff,
  0x274 & 0x3ff,
  0x272 & 0x3ff,
  0x26e & 0x3ff,
  0x26c & 0x3ff,
  0x268 & 0x3ff,
  0x266 & 0x3ff,
  0x264 & 0x3ff,
  0x260 & 0x3ff,
  0x25e & 0x3ff,
  0x25a & 0x3ff,
  0x258 & 0x3ff,
  0x254 & 0x3ff,
  0x252 & 0x3ff,
  0x250 & 0x3ff,
  0x24c & 0x3ff,
  0x24a & 0x3ff,
  0x248 & 0x3ff,
  0x246 & 0x3ff,
  0x242 & 0x3ff,
  0x240 & 0x3ff,
  0x23e & 0x3ff,
  0x23c & 0x3ff,
  0x238 & 0x3ff,
  0x236 & 0x3ff,
  0x234 & 0x3ff,
  0x232 & 0x3ff,
  0x230 & 0x3ff,
  0x22c & 0x3ff,
  0x22a & 0x3ff,
  0x228 & 0x3ff,
  0x226 & 0x3ff,
  0x224 & 0x3ff,
  0x220 & 0x3ff,
  0x21e & 0x3ff,
  0x21c & 0x3ff,
  0x21a & 0x3ff,
  0x218 & 0x3ff,
  0x216 & 0x3ff,
  0x214 & 0x3ff,
  0x212 & 0x3ff,
  0x210 & 0x3ff,
  0x20e & 0x3ff,
  0x20c & 0x3ff,
  0x208 & 0x3ff,
  0x208 & 0x3ff,
  0x204 & 0x3ff,
  0x204 & 0x3ff,
  0x201 & 0x3ff,
  0
};

/* constant table RSQRT_10b_256 */
static const unsigned CONST_TBL_RSQRT_10b_256_0[] = {
  0x1a5 & 0x3ff,
  0x1a0 & 0x3ff,
  0x19a & 0x3ff,
  0x195 & 0x3ff,
  0x18f & 0x3ff,
  0x18a & 0x3ff,
  0x185 & 0x3ff,
  0x180 & 0x3ff,
  0x17a & 0x3ff,
  0x175 & 0x3ff,
  0x170 & 0x3ff,
  0x16b & 0x3ff,
  0x166 & 0x3ff,
  0x161 & 0x3ff,
  0x15d & 0x3ff,
  0x158 & 0x3ff,
  0x153 & 0x3ff,
  0x14e & 0x3ff,
  0x14a & 0x3ff,
  0x145 & 0x3ff,
  0x140 & 0x3ff,
  0x13c & 0x3ff,
  0x138 & 0x3ff,
  0x133 & 0x3ff,
  0x12f & 0x3ff,
  0x12a & 0x3ff,
  0x126 & 0x3ff,
  0x122 & 0x3ff,
  0x11e & 0x3ff,
  0x11a & 0x3ff,
  0x115 & 0x3ff,
  0x111 & 0x3ff,
  0x10d & 0x3ff,
  0x109 & 0x3ff,
  0x105 & 0x3ff,
  0x101 & 0x3ff,
  0xfd & 0x3ff,
  0xfa & 0x3ff,
  0xf6 & 0x3ff,
  0xf2 & 0x3ff,
  0xee & 0x3ff,
  0xea & 0x3ff,
  0xe7 & 0x3ff,
  0xe3 & 0x3ff,
  0xdf & 0x3ff,
  0xdc & 0x3ff,
  0xd8 & 0x3ff,
  0xd5 & 0x3ff,
  0xd1 & 0x3ff,
  0xce & 0x3ff,
  0xca & 0x3ff,
  0xc7 & 0x3ff,
  0xc3 & 0x3ff,
  0xc0 & 0x3ff,
  0xbd & 0x3ff,
  0xb9 & 0x3ff,
  0xb6 & 0x3ff,
  0xb3 & 0x3ff,
  0xb0 & 0x3ff,
  0xad & 0x3ff,
  0xa9 & 0x3ff,
  0xa6 & 0x3ff,
  0xa3 & 0x3ff,
  0xa0 & 0x3ff,
  0x9d & 0x3ff,
  0x9a & 0x3ff,
  0x97 & 0x3ff,
  0x94 & 0x3ff,
  0x91 & 0x3ff,
  0x8e & 0x3ff,
  0x8b & 0x3ff,
  0x88 & 0x3ff,
  0x85 & 0x3ff,
  0x82 & 0x3ff,
  0x7f & 0x3ff,
  0x7d & 0x3ff,
  0x7a & 0x3ff,
  0x77 & 0x3ff,
  0x74 & 0x3ff,
  0x71 & 0x3ff,
  0x6f & 0x3ff,
  0x6c & 0x3ff,
  0x69 & 0x3ff,
  0x67 & 0x3ff,
  0x64 & 0x3ff,
  0x61 & 0x3ff,
  0x5f & 0x3ff,
  0x5c & 0x3ff,
  0x5a & 0x3ff,
  0x57 & 0x3ff,
  0x54 & 0x3ff,
  0x52 & 0x3ff,
  0x4f & 0x3ff,
  0x4d & 0x3ff,
  0x4a & 0x3ff,
  0x48 & 0x3ff,
  0x45 & 0x3ff,
  0x43 & 0x3ff,
  0x41 & 0x3ff,
  0x3e & 0x3ff,
  0x3c & 0x3ff,
  0x3a & 0x3ff,
  0x37 & 0x3ff,
  0x35 & 0x3ff,
  0x33 & 0x3ff,
  0x30 & 0x3ff,
  0x2e & 0x3ff,
  0x2c & 0x3ff,
  0x29 & 0x3ff,
  0x27 & 0x3ff,
  0x25 & 0x3ff,
  0x23 & 0x3ff,
  0x20 & 0x3ff,
  0x1e & 0x3ff,
  0x1c & 0x3ff,
  0x1a & 0x3ff,
  0x18 & 0x3ff,
  0x16 & 0x3ff,
  0x14 & 0x3ff,
  0x11 & 0x3ff,
  0xf & 0x3ff,
  0xd & 0x3ff,
  0xb & 0x3ff,
  0x9 & 0x3ff,
  0x7 & 0x3ff,
  0x5 & 0x3ff,
  0x3 & 0x3ff,
  0x1 & 0x3ff,
  0x3fc & 0x3ff,
  0x3f4 & 0x3ff,
  0x3ec & 0x3ff,
  0x3e5 & 0x3ff,
  0x3dd & 0x3ff,
  0x3d5 & 0x3ff,
  0x3ce & 0x3ff,
  0x3c7 & 0x3ff,
  0x3bf & 0x3ff,
  0x3b8 & 0x3ff,
  0x3b1 & 0x3ff,
  0x3aa & 0x3ff,
  0x3a3 & 0x3ff,
  0x39c & 0x3ff,
  0x395 & 0x3ff,
  0x38e & 0x3ff,
  0x388 & 0x3ff,
  0x381 & 0x3ff,
  0x37a & 0x3ff,
  0x374 & 0x3ff,
  0x36d & 0x3ff,
  0x367 & 0x3ff,
  0x361 & 0x3ff,
  0x35a & 0x3ff,
  0x354 & 0x3ff,
  0x34e & 0x3ff,
  0x348 & 0x3ff,
  0x342 & 0x3ff,
  0x33c & 0x3ff,
  0x336 & 0x3ff,
  0x330 & 0x3ff,
  0x32b & 0x3ff,
  0x325 & 0x3ff,
  0x31f & 0x3ff,
  0x31a & 0x3ff,
  0x314 & 0x3ff,
  0x30f & 0x3ff,
  0x309 & 0x3ff,
  0x304 & 0x3ff,
  0x2fe & 0x3ff,
  0x2f9 & 0x3ff,
  0x2f4 & 0x3ff,
  0x2ee & 0x3ff,
  0x2e9 & 0x3ff,
  0x2e4 & 0x3ff,
  0x2df & 0x3ff,
  0x2da & 0x3ff,
  0x2d5 & 0x3ff,
  0x2d0 & 0x3ff,
  0x2cb & 0x3ff,
  0x2c6 & 0x3ff,
  0x2c1 & 0x3ff,
  0x2bd & 0x3ff,
  0x2b8 & 0x3ff,
  0x2b3 & 0x3ff,
  0x2ae & 0x3ff,
  0x2aa & 0x3ff,
  0x2a5 & 0x3ff,
  0x2a1 & 0x3ff,
  0x29c & 0x3ff,
  0x298 & 0x3ff,
  0x293 & 0x3ff,
  0x28f & 0x3ff,
  0x28a & 0x3ff,
  0x286 & 0x3ff,
  0x282 & 0x3ff,
  0x27d & 0x3ff,
  0x279 & 0x3ff,
  0x275 & 0x3ff,
  0x271 & 0x3ff,
  0x26d & 0x3ff,
  0x268 & 0x3ff,
  0x264 & 0x3ff,
  0x260 & 0x3ff,
  0x25c & 0x3ff,
  0x258 & 0x3ff,
  0x254 & 0x3ff,
  0x250 & 0x3ff,
  0x24c & 0x3ff,
  0x249 & 0x3ff,
  0x245 & 0x3ff,
  0x241 & 0x3ff,
  0x23d & 0x3ff,
  0x239 & 0x3ff,
  0x235 & 0x3ff,
  0x232 & 0x3ff,
  0x22e & 0x3ff,
  0x22a & 0x3ff,
  0x227 & 0x3ff,
  0x223 & 0x3ff,
  0x220 & 0x3ff,
  0x21c & 0x3ff,
  0x218 & 0x3ff,
  0x215 & 0x3ff,
  0x211 & 0x3ff,
  0x20e & 0x3ff,
  0x20a & 0x3ff,
  0x207 & 0x3ff,
  0x204 & 0x3ff,
  0x200 & 0x3ff,
  0x1fd & 0x3ff,
  0x1f9 & 0x3ff,
  0x1f6 & 0x3ff,
  0x1f3 & 0x3ff,
  0x1f0 & 0x3ff,
  0x1ec & 0x3ff,
  0x1e9 & 0x3ff,
  0x1e6 & 0x3ff,
  0x1e3 & 0x3ff,
  0x1df & 0x3ff,
  0x1dc & 0x3ff,
  0x1d9 & 0x3ff,
  0x1d6 & 0x3ff,
  0x1d3 & 0x3ff,
  0x1d0 & 0x3ff,
  0x1cd & 0x3ff,
  0x1ca & 0x3ff,
  0x1c7 & 0x3ff,
  0x1c4 & 0x3ff,
  0x1c1 & 0x3ff,
  0x1be & 0x3ff,
  0x1bb & 0x3ff,
  0x1b8 & 0x3ff,
  0x1b5 & 0x3ff,
  0x1b2 & 0x3ff,
  0x1af & 0x3ff,
  0x1ac & 0x3ff,
  0x1aa & 0x3ff,
  0
};

/* constant table RECIP_10b_256 */
static const unsigned CONST_TBL_RECIP_10b_256_0[] = {
  0x3fc & 0x3ff,
  0x3f4 & 0x3ff,
  0x3ec & 0x3ff,
  0x3e4 & 0x3ff,
  0x3dd & 0x3ff,
  0x3d5 & 0x3ff,
  0x3cd & 0x3ff,
  0x3c6 & 0x3ff,
  0x3be & 0x3ff,
  0x3b7 & 0x3ff,
  0x3af & 0x3ff,
  0x3a8 & 0x3ff,
  0x3a1 & 0x3ff,
  0x399 & 0x3ff,
  0x392 & 0x3ff,
  0x38b & 0x3ff,
  0x384 & 0x3ff,
  0x37d & 0x3ff,
  0x376 & 0x3ff,
  0x36f & 0x3ff,
  0x368 & 0x3ff,
  0x361 & 0x3ff,
  0x35b & 0x3ff,
  0x354 & 0x3ff,
  0x34d & 0x3ff,
  0x346 & 0x3ff,
  0x340 & 0x3ff,
  0x339 & 0x3ff,
  0x333 & 0x3ff,
  0x32c & 0x3ff,
  0x326 & 0x3ff,
  0x320 & 0x3ff,
  0x319 & 0x3ff,
  0x313 & 0x3ff,
  0x30d & 0x3ff,
  0x307 & 0x3ff,
  0x300 & 0x3ff,
  0x2fa & 0x3ff,
  0x2f4 & 0x3ff,
  0x2ee & 0x3ff,
  0x2e8 & 0x3ff,
  0x2e2 & 0x3ff,
  0x2dc & 0x3ff,
  0x2d7 & 0x3ff,
  0x2d1 & 0x3ff,
  0x2cb & 0x3ff,
  0x2c5 & 0x3ff,
  0x2bf & 0x3ff,
  0x2ba & 0x3ff,
  0x2b4 & 0x3ff,
  0x2af & 0x3ff,
  0x2a9 & 0x3ff,
  0x2a3 & 0x3ff,
  0x29e & 0x3ff,
  0x299 & 0x3ff,
  0x293 & 0x3ff,
  0x28e & 0x3ff,
  0x288 & 0x3ff,
  0x283 & 0x3ff,
  0x27e & 0x3ff,
  0x279 & 0x3ff,
  0x273 & 0x3ff,
  0x26e & 0x3ff,
  0x269 & 0x3ff,
  0x264 & 0x3ff,
  0x25f & 0x3ff,
  0x25a & 0x3ff,
  0x255 & 0x3ff,
  0x250 & 0x3ff,
  0x24b & 0x3ff,
  0x246 & 0x3ff,
  0x241 & 0x3ff,
  0x23c & 0x3ff,
  0x237 & 0x3ff,
  0x232 & 0x3ff,
  0x22e & 0x3ff,
  0x229 & 0x3ff,
  0x224 & 0x3ff,
  0x21f & 0x3ff,
  0x21b & 0x3ff,
  0x216 & 0x3ff,
  0x211 & 0x3ff,
  0x20d & 0x3ff,
  0x208 & 0x3ff,
  0x204 & 0x3ff,
  0x1ff & 0x3ff,
  0x1fb & 0x3ff,
  0x1f6 & 0x3ff,
  0x1f2 & 0x3ff,
  0x1ed & 0x3ff,
  0x1e9 & 0x3ff,
  0x1e5 & 0x3ff,
  0x1e0 & 0x3ff,
  0x1dc & 0x3ff,
  0x1d8 & 0x3ff,
  0x1d4 & 0x3ff,
  0x1cf & 0x3ff,
  0x1cb & 0x3ff,
  0x1c7 & 0x3ff,
  0x1c3 & 0x3ff,
  0x1bf & 0x3ff,
  0x1bb & 0x3ff,
  0x1b6 & 0x3ff,
  0x1b2 & 0x3ff,
  0x1ae & 0x3ff,
  0x1aa & 0x3ff,
  0x1a6 & 0x3ff,
  0x1a2 & 0x3ff,
  0x19e & 0x3ff,
  0x19a & 0x3ff,
  0x197 & 0x3ff,
  0x193 & 0x3ff,
  0x18f & 0x3ff,
  0x18b & 0x3ff,
  0x187 & 0x3ff,
  0x183 & 0x3ff,
  0x17f & 0x3ff,
  0x17c & 0x3ff,
  0x178 & 0x3ff,
  0x174 & 0x3ff,
  0x171 & 0x3ff,
  0x16d & 0x3ff,
  0x169 & 0x3ff,
  0x166 & 0x3ff,
  0x162 & 0x3ff,
  0x15e & 0x3ff,
  0x15b & 0x3ff,
  0x157 & 0x3ff,
  0x154 & 0x3ff,
  0x150 & 0x3ff,
  0x14d & 0x3ff,
  0x149 & 0x3ff,
  0x146 & 0x3ff,
  0x142 & 0x3ff,
  0x13f & 0x3ff,
  0x13b & 0x3ff,
  0x138 & 0x3ff,
  0x134 & 0x3ff,
  0x131 & 0x3ff,
  0x12e & 0x3ff,
  0x12a & 0x3ff,
  0x127 & 0x3ff,
  0x124 & 0x3ff,
  0x120 & 0x3ff,
  0x11d & 0x3ff,
  0x11a & 0x3ff,
  0x117 & 0x3ff,
  0x113 & 0x3ff,
  0x110 & 0x3ff,
  0x10d & 0x3ff,
  0x10a & 0x3ff,
  0x107 & 0x3ff,
  0x103 & 0x3ff,
  0x100 & 0x3ff,
  0xfd & 0x3ff,
  0xfa & 0x3ff,
  0xf7 & 0x3ff,
  0xf4 & 0x3ff,
  0xf1 & 0x3ff,
  0xee & 0x3ff,
  0xeb & 0x3ff,
  0xe8 & 0x3ff,
  0xe5 & 0x3ff,
  0xe2 & 0x3ff,
  0xdf & 0x3ff,
  0xdc & 0x3ff,
  0xd9 & 0x3ff,
  0xd6 & 0x3ff,
  0xd3 & 0x3ff,
  0xd0 & 0x3ff,
  0xcd & 0x3ff,
  0xca & 0x3ff,
  0xc8 & 0x3ff,
  0xc5 & 0x3ff,
  0xc2 & 0x3ff,
  0xbf & 0x3ff,
  0xbc & 0x3ff,
  0xb9 & 0x3ff,
  0xb7 & 0x3ff,
  0xb4 & 0x3ff,
  0xb1 & 0x3ff,
  0xae & 0x3ff,
  0xac & 0x3ff,
  0xa9 & 0x3ff,
  0xa6 & 0x3ff,
  0xa4 & 0x3ff,
  0xa1 & 0x3ff,
  0x9e & 0x3ff,
  0x9c & 0x3ff,
  0x99 & 0x3ff,
  0x96 & 0x3ff,
  0x94 & 0x3ff,
  0x91 & 0x3ff,
  0x8e & 0x3ff,
  0x8c & 0x3ff,
  0x89 & 0x3ff,
  0x87 & 0x3ff,
  0x84 & 0x3ff,
  0x82 & 0x3ff,
  0x7f & 0x3ff,
  0x7c & 0x3ff,
  0x7a & 0x3ff,
  0x77 & 0x3ff,
  0x75 & 0x3ff,
  0x73 & 0x3ff,
  0x70 & 0x3ff,
  0x6e & 0x3ff,
  0x6b & 0x3ff,
  0x69 & 0x3ff,
  0x66 & 0x3ff,
  0x64 & 0x3ff,
  0x61 & 0x3ff,
  0x5f & 0x3ff,
  0x5d & 0x3ff,
  0x5a & 0x3ff,
  0x58 & 0x3ff,
  0x56 & 0x3ff,
  0x53 & 0x3ff,
  0x51 & 0x3ff,
  0x4f & 0x3ff,
  0x4c & 0x3ff,
  0x4a & 0x3ff,
  0x48 & 0x3ff,
  0x45 & 0x3ff,
  0x43 & 0x3ff,
  0x41 & 0x3ff,
  0x3f & 0x3ff,
  0x3c & 0x3ff,
  0x3a & 0x3ff,
  0x38 & 0x3ff,
  0x36 & 0x3ff,
  0x33 & 0x3ff,
  0x31 & 0x3ff,
  0x2f & 0x3ff,
  0x2d & 0x3ff,
  0x2b & 0x3ff,
  0x29 & 0x3ff,
  0x26 & 0x3ff,
  0x24 & 0x3ff,
  0x22 & 0x3ff,
  0x20 & 0x3ff,
  0x1e & 0x3ff,
  0x1c & 0x3ff,
  0x1a & 0x3ff,
  0x18 & 0x3ff,
  0x15 & 0x3ff,
  0x13 & 0x3ff,
  0x11 & 0x3ff,
  0xf & 0x3ff,
  0xd & 0x3ff,
  0xb & 0x3ff,
  0x9 & 0x3ff,
  0x7 & 0x3ff,
  0x5 & 0x3ff,
  0x3 & 0x3ff,
  0x1 & 0x3ff,
  0
};


/* Instruction operands.  */

static int
OperandSem_opnd_sem_soffsetx4_decode (uint32 *valp)
{
  unsigned soffsetx4_out_0;
  unsigned soffsetx4_in_0;
  soffsetx4_in_0 = *valp & 0x3ffff;
  soffsetx4_out_0 = 0x4 + ((((int) soffsetx4_in_0 << 14) >> 14) << 2);
  *valp = soffsetx4_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_soffsetx4_encode (uint32 *valp)
{
  unsigned soffsetx4_in_0;
  unsigned soffsetx4_out_0;
  soffsetx4_out_0 = *valp;
  soffsetx4_in_0 = ((soffsetx4_out_0 - 0x4) >> 2) & 0x3ffff;
  *valp = soffsetx4_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_immr_decode (uint32 *valp)
{
  unsigned immr_out_0;
  unsigned immr_in_0;
  immr_in_0 = *valp & 0xf;
  immr_out_0 = immr_in_0;
  *valp = immr_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_immr_encode (uint32 *valp)
{
  unsigned immr_in_0;
  unsigned immr_out_0;
  immr_out_0 = *valp;
  immr_in_0 = (immr_out_0 & 0xf);
  *valp = immr_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_uimm12x8_decode (uint32 *valp)
{
  unsigned uimm12x8_out_0;
  unsigned uimm12x8_in_0;
  uimm12x8_in_0 = *valp & 0xfff;
  uimm12x8_out_0 = uimm12x8_in_0 << 3;
  *valp = uimm12x8_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_uimm12x8_encode (uint32 *valp)
{
  unsigned uimm12x8_in_0;
  unsigned uimm12x8_out_0;
  uimm12x8_out_0 = *valp;
  uimm12x8_in_0 = ((uimm12x8_out_0 >> 3) & 0xfff);
  *valp = uimm12x8_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_simm4_decode (uint32 *valp)
{
  unsigned simm4_out_0;
  unsigned simm4_in_0;
  simm4_in_0 = *valp & 0xf;
  simm4_out_0 = ((int) simm4_in_0 << 28) >> 28;
  *valp = simm4_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_simm4_encode (uint32 *valp)
{
  unsigned simm4_in_0;
  unsigned simm4_out_0;
  simm4_out_0 = *valp;
  simm4_in_0 = (simm4_out_0 & 0xf);
  *valp = simm4_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_AR_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
OperandSem_opnd_sem_AR_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 32);
  return error;
}

static int
OperandSem_opnd_sem_AR_0_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
OperandSem_opnd_sem_AR_0_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 32);
  return error;
}

static int
OperandSem_opnd_sem_AR_4_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
OperandSem_opnd_sem_AR_4_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 32);
  return error;
}

static int
OperandSem_opnd_sem_AR_8_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
OperandSem_opnd_sem_AR_8_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 32);
  return error;
}

static int
OperandSem_opnd_sem_AR_12_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
OperandSem_opnd_sem_AR_12_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 32);
  return error;
}

static int
OperandSem_opnd_sem_AR_entry_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
OperandSem_opnd_sem_AR_entry_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 32);
  return error;
}

static int
OperandSem_opnd_sem_immrx4_decode (uint32 *valp)
{
  unsigned immrx4_out_0;
  unsigned immrx4_in_0;
  immrx4_in_0 = *valp & 0xf;
  immrx4_out_0 = (((0xfffffff) << 4) | immrx4_in_0) << 2;
  *valp = immrx4_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_immrx4_encode (uint32 *valp)
{
  unsigned immrx4_in_0;
  unsigned immrx4_out_0;
  immrx4_out_0 = *valp;
  immrx4_in_0 = ((immrx4_out_0 >> 2) & 0xf);
  *valp = immrx4_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_lsi4x4_decode (uint32 *valp)
{
  unsigned lsi4x4_out_0;
  unsigned lsi4x4_in_0;
  lsi4x4_in_0 = *valp & 0xf;
  lsi4x4_out_0 = lsi4x4_in_0 << 2;
  *valp = lsi4x4_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_lsi4x4_encode (uint32 *valp)
{
  unsigned lsi4x4_in_0;
  unsigned lsi4x4_out_0;
  lsi4x4_out_0 = *valp;
  lsi4x4_in_0 = ((lsi4x4_out_0 >> 2) & 0xf);
  *valp = lsi4x4_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_simm7_decode (uint32 *valp)
{
  unsigned simm7_out_0;
  unsigned simm7_in_0;
  simm7_in_0 = *valp & 0x7f;
  simm7_out_0 = ((((-((((simm7_in_0 >> 6) & 1)) & (((simm7_in_0 >> 5) & 1)))) & 0x1ffffff)) << 7) | simm7_in_0;
  *valp = simm7_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_simm7_encode (uint32 *valp)
{
  unsigned simm7_in_0;
  unsigned simm7_out_0;
  simm7_out_0 = *valp;
  simm7_in_0 = (simm7_out_0 & 0x7f);
  *valp = simm7_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_uimm6_decode (uint32 *valp)
{
  unsigned uimm6_out_0;
  unsigned uimm6_in_0;
  uimm6_in_0 = *valp & 0x3f;
  uimm6_out_0 = 0x4 + (((0) << 6) | uimm6_in_0);
  *valp = uimm6_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_uimm6_encode (uint32 *valp)
{
  unsigned uimm6_in_0;
  unsigned uimm6_out_0;
  uimm6_out_0 = *valp;
  uimm6_in_0 = (uimm6_out_0 - 0x4) & 0x3f;
  *valp = uimm6_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_ai4const_decode (uint32 *valp)
{
  unsigned ai4const_out_0;
  unsigned ai4const_in_0;
  ai4const_in_0 = *valp & 0xf;
  ai4const_out_0 = CONST_TBL_ai4c_0[ai4const_in_0 & 0xf];
  *valp = ai4const_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_ai4const_encode (uint32 *valp)
{
  unsigned ai4const_in_0;
  unsigned ai4const_out_0;
  ai4const_out_0 = *valp;
  switch (ai4const_out_0)
    {
    case 0xffffffff: ai4const_in_0 = 0; break;
    case 0x1: ai4const_in_0 = 0x1; break;
    case 0x2: ai4const_in_0 = 0x2; break;
    case 0x3: ai4const_in_0 = 0x3; break;
    case 0x4: ai4const_in_0 = 0x4; break;
    case 0x5: ai4const_in_0 = 0x5; break;
    case 0x6: ai4const_in_0 = 0x6; break;
    case 0x7: ai4const_in_0 = 0x7; break;
    case 0x8: ai4const_in_0 = 0x8; break;
    case 0x9: ai4const_in_0 = 0x9; break;
    case 0xa: ai4const_in_0 = 0xa; break;
    case 0xb: ai4const_in_0 = 0xb; break;
    case 0xc: ai4const_in_0 = 0xc; break;
    case 0xd: ai4const_in_0 = 0xd; break;
    case 0xe: ai4const_in_0 = 0xe; break;
    default: ai4const_in_0 = 0xf; break;
    }
  *valp = ai4const_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_b4const_decode (uint32 *valp)
{
  unsigned b4const_out_0;
  unsigned b4const_in_0;
  b4const_in_0 = *valp & 0xf;
  b4const_out_0 = CONST_TBL_b4c_0[b4const_in_0 & 0xf];
  *valp = b4const_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_b4const_encode (uint32 *valp)
{
  unsigned b4const_in_0;
  unsigned b4const_out_0;
  b4const_out_0 = *valp;
  switch (b4const_out_0)
    {
    case 0xffffffff: b4const_in_0 = 0; break;
    case 0x1: b4const_in_0 = 0x1; break;
    case 0x2: b4const_in_0 = 0x2; break;
    case 0x3: b4const_in_0 = 0x3; break;
    case 0x4: b4const_in_0 = 0x4; break;
    case 0x5: b4const_in_0 = 0x5; break;
    case 0x6: b4const_in_0 = 0x6; break;
    case 0x7: b4const_in_0 = 0x7; break;
    case 0x8: b4const_in_0 = 0x8; break;
    case 0xa: b4const_in_0 = 0x9; break;
    case 0xc: b4const_in_0 = 0xa; break;
    case 0x10: b4const_in_0 = 0xb; break;
    case 0x20: b4const_in_0 = 0xc; break;
    case 0x40: b4const_in_0 = 0xd; break;
    case 0x80: b4const_in_0 = 0xe; break;
    default: b4const_in_0 = 0xf; break;
    }
  *valp = b4const_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_b4constu_decode (uint32 *valp)
{
  unsigned b4constu_out_0;
  unsigned b4constu_in_0;
  b4constu_in_0 = *valp & 0xf;
  b4constu_out_0 = CONST_TBL_b4cu_0[b4constu_in_0 & 0xf];
  *valp = b4constu_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_b4constu_encode (uint32 *valp)
{
  unsigned b4constu_in_0;
  unsigned b4constu_out_0;
  b4constu_out_0 = *valp;
  switch (b4constu_out_0)
    {
    case 0x8000: b4constu_in_0 = 0; break;
    case 0x10000: b4constu_in_0 = 0x1; break;
    case 0x2: b4constu_in_0 = 0x2; break;
    case 0x3: b4constu_in_0 = 0x3; break;
    case 0x4: b4constu_in_0 = 0x4; break;
    case 0x5: b4constu_in_0 = 0x5; break;
    case 0x6: b4constu_in_0 = 0x6; break;
    case 0x7: b4constu_in_0 = 0x7; break;
    case 0x8: b4constu_in_0 = 0x8; break;
    case 0xa: b4constu_in_0 = 0x9; break;
    case 0xc: b4constu_in_0 = 0xa; break;
    case 0x10: b4constu_in_0 = 0xb; break;
    case 0x20: b4constu_in_0 = 0xc; break;
    case 0x40: b4constu_in_0 = 0xd; break;
    case 0x80: b4constu_in_0 = 0xe; break;
    default: b4constu_in_0 = 0xf; break;
    }
  *valp = b4constu_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_immt_decode (uint32 *valp)
{
  unsigned immt_out_0;
  unsigned immt_in_0;
  immt_in_0 = *valp & 0xf;
  immt_out_0 = immt_in_0;
  *valp = immt_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_immt_encode (uint32 *valp)
{
  unsigned immt_in_0;
  unsigned immt_out_0;
  immt_out_0 = *valp;
  immt_in_0 = immt_out_0 & 0xf;
  *valp = immt_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_uimm8_decode (uint32 *valp)
{
  unsigned uimm8_out_0;
  unsigned uimm8_in_0;
  uimm8_in_0 = *valp & 0xff;
  uimm8_out_0 = uimm8_in_0;
  *valp = uimm8_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_uimm8_encode (uint32 *valp)
{
  unsigned uimm8_in_0;
  unsigned uimm8_out_0;
  uimm8_out_0 = *valp;
  uimm8_in_0 = (uimm8_out_0 & 0xff);
  *valp = uimm8_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_uimm8x2_decode (uint32 *valp)
{
  unsigned uimm8x2_out_0;
  unsigned uimm8x2_in_0;
  uimm8x2_in_0 = *valp & 0xff;
  uimm8x2_out_0 = uimm8x2_in_0 << 1;
  *valp = uimm8x2_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_uimm8x2_encode (uint32 *valp)
{
  unsigned uimm8x2_in_0;
  unsigned uimm8x2_out_0;
  uimm8x2_out_0 = *valp;
  uimm8x2_in_0 = ((uimm8x2_out_0 >> 1) & 0xff);
  *valp = uimm8x2_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_uimm8x4_decode (uint32 *valp)
{
  unsigned uimm8x4_out_0;
  unsigned uimm8x4_in_0;
  uimm8x4_in_0 = *valp & 0xff;
  uimm8x4_out_0 = uimm8x4_in_0 << 2;
  *valp = uimm8x4_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_uimm8x4_encode (uint32 *valp)
{
  unsigned uimm8x4_in_0;
  unsigned uimm8x4_out_0;
  uimm8x4_out_0 = *valp;
  uimm8x4_in_0 = ((uimm8x4_out_0 >> 2) & 0xff);
  *valp = uimm8x4_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_uimm4x16_decode (uint32 *valp)
{
  unsigned uimm4x16_out_0;
  unsigned uimm4x16_in_0;
  uimm4x16_in_0 = *valp & 0xf;
  uimm4x16_out_0 = uimm4x16_in_0 << 4;
  *valp = uimm4x16_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_uimm4x16_encode (uint32 *valp)
{
  unsigned uimm4x16_in_0;
  unsigned uimm4x16_out_0;
  uimm4x16_out_0 = *valp;
  uimm4x16_in_0 = ((uimm4x16_out_0 >> 4) & 0xf);
  *valp = uimm4x16_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_uimmrx4_decode (uint32 *valp)
{
  unsigned uimmrx4_out_0;
  unsigned uimmrx4_in_0;
  uimmrx4_in_0 = *valp & 0xf;
  uimmrx4_out_0 = uimmrx4_in_0 << 2;
  *valp = uimmrx4_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_uimmrx4_encode (uint32 *valp)
{
  unsigned uimmrx4_in_0;
  unsigned uimmrx4_out_0;
  uimmrx4_out_0 = *valp;
  uimmrx4_in_0 = ((uimmrx4_out_0 >> 2) & 0xf);
  *valp = uimmrx4_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_simm8_decode (uint32 *valp)
{
  unsigned simm8_out_0;
  unsigned simm8_in_0;
  simm8_in_0 = *valp & 0xff;
  simm8_out_0 = ((int) simm8_in_0 << 24) >> 24;
  *valp = simm8_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_simm8_encode (uint32 *valp)
{
  unsigned simm8_in_0;
  unsigned simm8_out_0;
  simm8_out_0 = *valp;
  simm8_in_0 = (simm8_out_0 & 0xff);
  *valp = simm8_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_simm8x256_decode (uint32 *valp)
{
  unsigned simm8x256_out_0;
  unsigned simm8x256_in_0;
  simm8x256_in_0 = *valp & 0xff;
  simm8x256_out_0 = (((int) simm8x256_in_0 << 24) >> 24) << 8;
  *valp = simm8x256_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_simm8x256_encode (uint32 *valp)
{
  unsigned simm8x256_in_0;
  unsigned simm8x256_out_0;
  simm8x256_out_0 = *valp;
  simm8x256_in_0 = ((simm8x256_out_0 >> 8) & 0xff);
  *valp = simm8x256_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_simm12b_decode (uint32 *valp)
{
  unsigned simm12b_out_0;
  unsigned simm12b_in_0;
  simm12b_in_0 = *valp & 0xfff;
  simm12b_out_0 = ((int) simm12b_in_0 << 20) >> 20;
  *valp = simm12b_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_simm12b_encode (uint32 *valp)
{
  unsigned simm12b_in_0;
  unsigned simm12b_out_0;
  simm12b_out_0 = *valp;
  simm12b_in_0 = (simm12b_out_0 & 0xfff);
  *valp = simm12b_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_msalp32_decode (uint32 *valp)
{
  unsigned msalp32_out_0;
  unsigned msalp32_in_0;
  msalp32_in_0 = *valp & 0x1f;
  msalp32_out_0 = 0x20 - msalp32_in_0;
  *valp = msalp32_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_msalp32_encode (uint32 *valp)
{
  unsigned msalp32_in_0;
  unsigned msalp32_out_0;
  msalp32_out_0 = *valp;
  msalp32_in_0 = (0x20 - msalp32_out_0) & 0x1f;
  *valp = msalp32_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_op2p1_decode (uint32 *valp)
{
  unsigned op2p1_out_0;
  unsigned op2p1_in_0;
  op2p1_in_0 = *valp & 0xf;
  op2p1_out_0 = op2p1_in_0 + 0x1;
  *valp = op2p1_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_op2p1_encode (uint32 *valp)
{
  unsigned op2p1_in_0;
  unsigned op2p1_out_0;
  op2p1_out_0 = *valp;
  op2p1_in_0 = (op2p1_out_0 - 0x1) & 0xf;
  *valp = op2p1_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_label8_decode (uint32 *valp)
{
  unsigned label8_out_0;
  unsigned label8_in_0;
  label8_in_0 = *valp & 0xff;
  label8_out_0 = 0x4 + (((int) label8_in_0 << 24) >> 24);
  *valp = label8_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_label8_encode (uint32 *valp)
{
  unsigned label8_in_0;
  unsigned label8_out_0;
  label8_out_0 = *valp;
  label8_in_0 = (label8_out_0 - 0x4) & 0xff;
  *valp = label8_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_ulabel8_decode (uint32 *valp)
{
  unsigned ulabel8_out_0;
  unsigned ulabel8_in_0;
  ulabel8_in_0 = *valp & 0xff;
  ulabel8_out_0 = 0x4 + (((0) << 8) | ulabel8_in_0);
  *valp = ulabel8_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_ulabel8_encode (uint32 *valp)
{
  unsigned ulabel8_in_0;
  unsigned ulabel8_out_0;
  ulabel8_out_0 = *valp;
  ulabel8_in_0 = (ulabel8_out_0 - 0x4) & 0xff;
  *valp = ulabel8_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_label12_decode (uint32 *valp)
{
  unsigned label12_out_0;
  unsigned label12_in_0;
  label12_in_0 = *valp & 0xfff;
  label12_out_0 = 0x4 + (((int) label12_in_0 << 20) >> 20);
  *valp = label12_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_label12_encode (uint32 *valp)
{
  unsigned label12_in_0;
  unsigned label12_out_0;
  label12_out_0 = *valp;
  label12_in_0 = (label12_out_0 - 0x4) & 0xfff;
  *valp = label12_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_soffset_decode (uint32 *valp)
{
  unsigned soffset_out_0;
  unsigned soffset_in_0;
  soffset_in_0 = *valp & 0x3ffff;
  soffset_out_0 = 0x4 + (((int) soffset_in_0 << 14) >> 14);
  *valp = soffset_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_soffset_encode (uint32 *valp)
{
  unsigned soffset_in_0;
  unsigned soffset_out_0;
  soffset_out_0 = *valp;
  soffset_in_0 = (soffset_out_0 - 0x4) & 0x3ffff;
  *valp = soffset_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_uimm16x4_decode (uint32 *valp)
{
  unsigned uimm16x4_out_0;
  unsigned uimm16x4_in_0;
  uimm16x4_in_0 = *valp & 0xffff;
  uimm16x4_out_0 = (((0xffff) << 16) | uimm16x4_in_0) << 2;
  *valp = uimm16x4_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_uimm16x4_encode (uint32 *valp)
{
  unsigned uimm16x4_in_0;
  unsigned uimm16x4_out_0;
  uimm16x4_out_0 = *valp;
  uimm16x4_in_0 = (uimm16x4_out_0 >> 2) & 0xffff;
  *valp = uimm16x4_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_bbi_decode (uint32 *valp)
{
  unsigned bbi_out_0;
  unsigned bbi_in_0;
  bbi_in_0 = *valp & 0x1f;
  bbi_out_0 = (0 << 5) | bbi_in_0;
  *valp = bbi_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_bbi_encode (uint32 *valp)
{
  unsigned bbi_in_0;
  unsigned bbi_out_0;
  bbi_out_0 = *valp;
  bbi_in_0 = (bbi_out_0 & 0x1f);
  *valp = bbi_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_imm16_decode (uint32 *valp)
{
  unsigned imm16_out_0;
  unsigned imm16_in_0;
  imm16_in_0 = *valp & 0xffff;
  imm16_out_0 = (0 << 16) | imm16_in_0;
  *valp = imm16_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_imm16_encode (uint32 *valp)
{
  unsigned imm16_in_0;
  unsigned imm16_out_0;
  imm16_out_0 = *valp;
  imm16_in_0 = (imm16_out_0 & 0xffff);
  *valp = imm16_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_s_decode (uint32 *valp)
{
  unsigned s_out_0;
  unsigned s_in_0;
  s_in_0 = *valp & 0xf;
  s_out_0 = (0 << 4) | s_in_0;
  *valp = s_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_s_encode (uint32 *valp)
{
  unsigned s_in_0;
  unsigned s_out_0;
  s_out_0 = *valp;
  s_in_0 = (s_out_0 & 0xf);
  *valp = s_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_imms_decode (uint32 *valp)
{
  unsigned imms_out_0;
  unsigned imms_in_0;
  imms_in_0 = *valp & 0xf;
  imms_out_0 = imms_in_0;
  *valp = imms_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_imms_encode (uint32 *valp)
{
  unsigned imms_in_0;
  unsigned imms_out_0;
  imms_out_0 = *valp;
  imms_in_0 = imms_out_0 & 0xf;
  *valp = imms_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_BR_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
OperandSem_opnd_sem_BR_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 16);
  return error;
}

static int
OperandSem_opnd_sem_BR2_decode (uint32 *valp)
{
  *valp = *valp << 1;
  return 0;
}

static int
OperandSem_opnd_sem_BR2_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 16) || ((*valp & 1) != 0);
  *valp = *valp >> 1;
  return error;
}

static int
OperandSem_opnd_sem_BR4_decode (uint32 *valp)
{
  *valp = *valp << 2;
  return 0;
}

static int
OperandSem_opnd_sem_BR4_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 16) || ((*valp & 3) != 0);
  *valp = *valp >> 2;
  return error;
}

static int
OperandSem_opnd_sem_BR8_decode (uint32 *valp)
{
  *valp = *valp << 3;
  return 0;
}

static int
OperandSem_opnd_sem_BR8_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 16) || ((*valp & 7) != 0);
  *valp = *valp >> 3;
  return error;
}

static int
OperandSem_opnd_sem_BR16_decode (uint32 *valp)
{
  *valp = *valp << 4;
  return 0;
}

static int
OperandSem_opnd_sem_BR16_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 16) || ((*valp & 15) != 0);
  *valp = *valp >> 4;
  return error;
}

static int
OperandSem_opnd_sem_tp7_decode (uint32 *valp)
{
  unsigned tp7_out_0;
  unsigned tp7_in_0;
  tp7_in_0 = *valp & 0xf;
  tp7_out_0 = tp7_in_0 + 0x7;
  *valp = tp7_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_tp7_encode (uint32 *valp)
{
  unsigned tp7_in_0;
  unsigned tp7_out_0;
  tp7_out_0 = *valp;
  tp7_in_0 = (tp7_out_0 - 0x7) & 0xf;
  *valp = tp7_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_xt_wbr15_label_decode (uint32 *valp)
{
  unsigned xt_wbr15_label_out_0;
  unsigned xt_wbr15_label_in_0;
  xt_wbr15_label_in_0 = *valp & 0x7fff;
  xt_wbr15_label_out_0 = 0x4 + (((int) xt_wbr15_label_in_0 << 17) >> 17);
  *valp = xt_wbr15_label_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_xt_wbr15_label_encode (uint32 *valp)
{
  unsigned xt_wbr15_label_in_0;
  unsigned xt_wbr15_label_out_0;
  xt_wbr15_label_out_0 = *valp;
  xt_wbr15_label_in_0 = (xt_wbr15_label_out_0 - 0x4) & 0x7fff;
  *valp = xt_wbr15_label_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_xt_wbr18_label_decode (uint32 *valp)
{
  unsigned xt_wbr18_label_out_0;
  unsigned xt_wbr18_label_in_0;
  xt_wbr18_label_in_0 = *valp & 0x3ffff;
  xt_wbr18_label_out_0 = 0x4 + (((int) xt_wbr18_label_in_0 << 14) >> 14);
  *valp = xt_wbr18_label_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_xt_wbr18_label_encode (uint32 *valp)
{
  unsigned xt_wbr18_label_in_0;
  unsigned xt_wbr18_label_out_0;
  xt_wbr18_label_out_0 = *valp;
  xt_wbr18_label_in_0 = (xt_wbr18_label_out_0 - 0x4) & 0x3ffff;
  *valp = xt_wbr18_label_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_vec_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
OperandSem_opnd_sem_vec_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 16);
  return error;
}

static int
OperandSem_opnd_sem_wvec_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
OperandSem_opnd_sem_wvec_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 4);
  return error;
}

static int
OperandSem_opnd_sem_vbool_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
OperandSem_opnd_sem_vbool_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 8);
  return error;
}

static int
OperandSem_opnd_sem_saimm5_decode (uint32 *valp)
{
  unsigned saimm5_out_0;
  unsigned saimm5_in_0;
  saimm5_in_0 = *valp & 0xf;
  saimm5_out_0 = (0 << 4) | saimm5_in_0;
  *valp = saimm5_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_saimm5_encode (uint32 *valp)
{
  unsigned saimm5_in_0;
  unsigned saimm5_out_0;
  saimm5_out_0 = *valp;
  saimm5_in_0 = (saimm5_out_0 & 0xf);
  *valp = saimm5_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_sdmap_phase_decode (uint32 *valp)
{
  unsigned opnd_bbe_sem_sdmap_phase_out_0;
  unsigned opnd_bbe_sem_sdmap_phase_in_0;
  opnd_bbe_sem_sdmap_phase_in_0 = *valp & 0x1;
  opnd_bbe_sem_sdmap_phase_out_0 = (0 << 1) | opnd_bbe_sem_sdmap_phase_in_0;
  *valp = opnd_bbe_sem_sdmap_phase_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_sdmap_phase_encode (uint32 *valp)
{
  unsigned opnd_bbe_sem_sdmap_phase_in_0;
  unsigned opnd_bbe_sem_sdmap_phase_out_0;
  opnd_bbe_sem_sdmap_phase_out_0 = *valp;
  opnd_bbe_sem_sdmap_phase_in_0 = (((opnd_bbe_sem_sdmap_phase_out_0 >> 0) & 1)) & 0x1;
  *valp = opnd_bbe_sem_sdmap_phase_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_saimm4_decode (uint32 *valp)
{
  unsigned saimm4_out_0;
  unsigned saimm4_in_0;
  saimm4_in_0 = *valp & 0x7;
  saimm4_out_0 = (0 << 3) | saimm4_in_0;
  *valp = saimm4_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_saimm4_encode (uint32 *valp)
{
  unsigned saimm4_in_0;
  unsigned saimm4_out_0;
  saimm4_out_0 = *valp;
  saimm4_in_0 = (saimm4_out_0 & 0x7);
  *valp = saimm4_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_vbool_alu_ltr_immn_decode (uint32 *valp)
{
  unsigned opnd_bbe_sem_vbool_alu_ltr_immn_out_0;
  unsigned opnd_bbe_sem_vbool_alu_ltr_immn_in_0;
  opnd_bbe_sem_vbool_alu_ltr_immn_in_0 = *valp & 0x1f;
  opnd_bbe_sem_vbool_alu_ltr_immn_out_0 = (0 << 5) | opnd_bbe_sem_vbool_alu_ltr_immn_in_0;
  *valp = opnd_bbe_sem_vbool_alu_ltr_immn_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_vbool_alu_ltr_immn_encode (uint32 *valp)
{
  unsigned opnd_bbe_sem_vbool_alu_ltr_immn_in_0;
  unsigned opnd_bbe_sem_vbool_alu_ltr_immn_out_0;
  opnd_bbe_sem_vbool_alu_ltr_immn_out_0 = *valp;
  opnd_bbe_sem_vbool_alu_ltr_immn_in_0 = (opnd_bbe_sem_vbool_alu_ltr_immn_out_0 & 0x1f);
  *valp = opnd_bbe_sem_vbool_alu_ltr_immn_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4x4_decode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm4x4_out_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm4x4_in_0;
  opnd_bbe_sem_ld_st_i_bimm4x4_in_0 = *valp & 0xf;
  opnd_bbe_sem_ld_st_i_bimm4x4_out_0 = ((((-(( ( ((((opnd_bbe_sem_ld_st_i_bimm4x4_in_0 >> 1) & 0x7)) | 0xfffffff8)) == 0xffffffff))) & 0xfffffff) << 4) | opnd_bbe_sem_ld_st_i_bimm4x4_in_0) << 2;
  *valp = opnd_bbe_sem_ld_st_i_bimm4x4_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4x4_encode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm4x4_in_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm4x4_out_0;
  opnd_bbe_sem_ld_st_i_bimm4x4_out_0 = *valp;
  opnd_bbe_sem_ld_st_i_bimm4x4_in_0 = ((opnd_bbe_sem_ld_st_i_bimm4x4_out_0 >> 2) & 0xf);
  *valp = opnd_bbe_sem_ld_st_i_bimm4x4_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_valign_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
OperandSem_opnd_sem_valign_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 4);
  return error;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6_decode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm6_out_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm6_in_0;
  opnd_bbe_sem_ld_st_i_bimm6_in_0 = *valp & 0x3f;
  opnd_bbe_sem_ld_st_i_bimm6_out_0 = ((((-(( ( ((((opnd_bbe_sem_ld_st_i_bimm6_in_0 >> 1) & 0x1f)) | 0xffffffe0)) == 0xffffffff))) & 0x3ffffff) << 6) | opnd_bbe_sem_ld_st_i_bimm6_in_0) << 5;
  *valp = opnd_bbe_sem_ld_st_i_bimm6_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6_encode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm6_in_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm6_out_0;
  opnd_bbe_sem_ld_st_i_bimm6_out_0 = *valp;
  opnd_bbe_sem_ld_st_i_bimm6_in_0 = ((opnd_bbe_sem_ld_st_i_bimm6_out_0 >> 5) & 0x3f);
  *valp = opnd_bbe_sem_ld_st_i_bimm6_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4_decode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm4_out_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm4_in_0;
  opnd_bbe_sem_ld_st_i_bimm4_in_0 = *valp & 0xf;
  opnd_bbe_sem_ld_st_i_bimm4_out_0 = ((((-(( ( ((((opnd_bbe_sem_ld_st_i_bimm4_in_0 >> 1) & 0x7)) | 0xfffffff8)) == 0xffffffff))) & 0xfffffff) << 4) | opnd_bbe_sem_ld_st_i_bimm4_in_0) << 5;
  *valp = opnd_bbe_sem_ld_st_i_bimm4_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4_encode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm4_in_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm4_out_0;
  opnd_bbe_sem_ld_st_i_bimm4_out_0 = *valp;
  opnd_bbe_sem_ld_st_i_bimm4_in_0 = ((opnd_bbe_sem_ld_st_i_bimm4_out_0 >> 5) & 0xf);
  *valp = opnd_bbe_sem_ld_st_i_bimm4_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6bn_2_decode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm6bn_2_out_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm6bn_2_in_0;
  opnd_bbe_sem_ld_st_i_bimm6bn_2_in_0 = *valp & 0x3f;
  opnd_bbe_sem_ld_st_i_bimm6bn_2_out_0 = (((-(( ( ((((opnd_bbe_sem_ld_st_i_bimm6bn_2_in_0 >> 1) & 0x1f)) | 0xffffffe0)) == 0xffffffff))) & 0x3ffffff) << 6) | opnd_bbe_sem_ld_st_i_bimm6bn_2_in_0;
  *valp = opnd_bbe_sem_ld_st_i_bimm6bn_2_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6bn_2_encode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm6bn_2_in_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm6bn_2_out_0;
  opnd_bbe_sem_ld_st_i_bimm6bn_2_out_0 = *valp;
  opnd_bbe_sem_ld_st_i_bimm6bn_2_in_0 = (opnd_bbe_sem_ld_st_i_bimm6bn_2_out_0 & 0x3f);
  *valp = opnd_bbe_sem_ld_st_i_bimm6bn_2_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4bn_2_decode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm4bn_2_out_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm4bn_2_in_0;
  opnd_bbe_sem_ld_st_i_bimm4bn_2_in_0 = *valp & 0xf;
  opnd_bbe_sem_ld_st_i_bimm4bn_2_out_0 = (((-(( ( ((((opnd_bbe_sem_ld_st_i_bimm4bn_2_in_0 >> 1) & 0x7)) | 0xfffffff8)) == 0xffffffff))) & 0xfffffff) << 4) | opnd_bbe_sem_ld_st_i_bimm4bn_2_in_0;
  *valp = opnd_bbe_sem_ld_st_i_bimm4bn_2_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4bn_2_encode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm4bn_2_in_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm4bn_2_out_0;
  opnd_bbe_sem_ld_st_i_bimm4bn_2_out_0 = *valp;
  opnd_bbe_sem_ld_st_i_bimm4bn_2_in_0 = (opnd_bbe_sem_ld_st_i_bimm4bn_2_out_0 & 0xf);
  *valp = opnd_bbe_sem_ld_st_i_bimm4bn_2_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6bn_decode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm6bn_out_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm6bn_in_0;
  opnd_bbe_sem_ld_st_i_bimm6bn_in_0 = *valp & 0x3f;
  opnd_bbe_sem_ld_st_i_bimm6bn_out_0 = ((((-(( ( ((((opnd_bbe_sem_ld_st_i_bimm6bn_in_0 >> 1) & 0x1f)) | 0xffffffe0)) == 0xffffffff))) & 0x3ffffff) << 6) | opnd_bbe_sem_ld_st_i_bimm6bn_in_0) << 1;
  *valp = opnd_bbe_sem_ld_st_i_bimm6bn_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6bn_encode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm6bn_in_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm6bn_out_0;
  opnd_bbe_sem_ld_st_i_bimm6bn_out_0 = *valp;
  opnd_bbe_sem_ld_st_i_bimm6bn_in_0 = ((opnd_bbe_sem_ld_st_i_bimm6bn_out_0 >> 1) & 0x3f);
  *valp = opnd_bbe_sem_ld_st_i_bimm6bn_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4bn_decode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm4bn_out_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm4bn_in_0;
  opnd_bbe_sem_ld_st_i_bimm4bn_in_0 = *valp & 0xf;
  opnd_bbe_sem_ld_st_i_bimm4bn_out_0 = ((((-(( ( ((((opnd_bbe_sem_ld_st_i_bimm4bn_in_0 >> 1) & 0x7)) | 0xfffffff8)) == 0xffffffff))) & 0xfffffff) << 4) | opnd_bbe_sem_ld_st_i_bimm4bn_in_0) << 1;
  *valp = opnd_bbe_sem_ld_st_i_bimm4bn_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4bn_encode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm4bn_in_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm4bn_out_0;
  opnd_bbe_sem_ld_st_i_bimm4bn_out_0 = *valp;
  opnd_bbe_sem_ld_st_i_bimm4bn_in_0 = ((opnd_bbe_sem_ld_st_i_bimm4bn_out_0 >> 1) & 0xf);
  *valp = opnd_bbe_sem_ld_st_i_bimm4bn_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6x4_decode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm6x4_out_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm6x4_in_0;
  opnd_bbe_sem_ld_st_i_bimm6x4_in_0 = *valp & 0x3f;
  opnd_bbe_sem_ld_st_i_bimm6x4_out_0 = ((((-(( ( ((((opnd_bbe_sem_ld_st_i_bimm6x4_in_0 >> 1) & 0x1f)) | 0xffffffe0)) == 0xffffffff))) & 0x3ffffff) << 6) | opnd_bbe_sem_ld_st_i_bimm6x4_in_0) << 2;
  *valp = opnd_bbe_sem_ld_st_i_bimm6x4_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6x4_encode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm6x4_in_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm6x4_out_0;
  opnd_bbe_sem_ld_st_i_bimm6x4_out_0 = *valp;
  opnd_bbe_sem_ld_st_i_bimm6x4_in_0 = ((opnd_bbe_sem_ld_st_i_bimm6x4_out_0 >> 2) & 0x3f);
  *valp = opnd_bbe_sem_ld_st_i_bimm6x4_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6x8_decode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm6x8_out_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm6x8_in_0;
  opnd_bbe_sem_ld_st_i_bimm6x8_in_0 = *valp & 0x3f;
  opnd_bbe_sem_ld_st_i_bimm6x8_out_0 = ((((-(( ( ((((opnd_bbe_sem_ld_st_i_bimm6x8_in_0 >> 1) & 0x1f)) | 0xffffffe0)) == 0xffffffff))) & 0x3ffffff) << 6) | opnd_bbe_sem_ld_st_i_bimm6x8_in_0) << 3;
  *valp = opnd_bbe_sem_ld_st_i_bimm6x8_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6x8_encode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm6x8_in_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm6x8_out_0;
  opnd_bbe_sem_ld_st_i_bimm6x8_out_0 = *valp;
  opnd_bbe_sem_ld_st_i_bimm6x8_in_0 = ((opnd_bbe_sem_ld_st_i_bimm6x8_out_0 >> 3) & 0x3f);
  *valp = opnd_bbe_sem_ld_st_i_bimm6x8_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm8_decode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm8_out_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm8_in_0;
  opnd_bbe_sem_ld_st_i_bimm8_in_0 = *valp & 0xff;
  opnd_bbe_sem_ld_st_i_bimm8_out_0 = ((((-(( ( ((((opnd_bbe_sem_ld_st_i_bimm8_in_0 >> 1) & 0x7f)) | 0xffffff80)) == 0xffffffff))) & 0xffffff) << 8) | opnd_bbe_sem_ld_st_i_bimm8_in_0) << 5;
  *valp = opnd_bbe_sem_ld_st_i_bimm8_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm8_encode (uint32 *valp)
{
  unsigned opnd_bbe_sem_ld_st_i_bimm8_in_0;
  unsigned opnd_bbe_sem_ld_st_i_bimm8_out_0;
  opnd_bbe_sem_ld_st_i_bimm8_out_0 = *valp;
  opnd_bbe_sem_ld_st_i_bimm8_in_0 = ((opnd_bbe_sem_ld_st_i_bimm8_out_0 >> 5) & 0xff);
  *valp = opnd_bbe_sem_ld_st_i_bimm8_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_vsa_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
OperandSem_opnd_sem_vsa_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 8);
  return error;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_mov_i_IMM_movint_decode (uint32 *valp)
{
  unsigned opnd_bbe_sem_mov_i_IMM_movint_out_0;
  unsigned opnd_bbe_sem_mov_i_IMM_movint_in_0;
  opnd_bbe_sem_mov_i_IMM_movint_in_0 = *valp & 0x7f;
  opnd_bbe_sem_mov_i_IMM_movint_out_0 = (((-(( ( ((((opnd_bbe_sem_mov_i_IMM_movint_in_0 >> 5) & 0x3)) | 0xfffffffc)) == 0xffffffff))) & 0x1ffffff) << 7) | opnd_bbe_sem_mov_i_IMM_movint_in_0;
  *valp = opnd_bbe_sem_mov_i_IMM_movint_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_mov_i_IMM_movint_encode (uint32 *valp)
{
  unsigned opnd_bbe_sem_mov_i_IMM_movint_in_0;
  unsigned opnd_bbe_sem_mov_i_IMM_movint_out_0;
  opnd_bbe_sem_mov_i_IMM_movint_out_0 = *valp;
  opnd_bbe_sem_mov_i_IMM_movint_in_0 = (opnd_bbe_sem_mov_i_IMM_movint_out_0 & 0x7f);
  *valp = opnd_bbe_sem_mov_i_IMM_movint_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_mov_immmovvi_decode (uint32 *valp)
{
  unsigned opnd_bbe_sem_mov_immmovvi_out_0;
  unsigned opnd_bbe_sem_mov_immmovvi_in_0;
  opnd_bbe_sem_mov_immmovvi_in_0 = *valp & 0x3f;
  opnd_bbe_sem_mov_immmovvi_out_0 = (((-(( ( (((opnd_bbe_sem_mov_immmovvi_in_0 & 0x3f)) | 0xffffffc0)) == 0xffffffff))) & 0x3ffffff) << 6) | opnd_bbe_sem_mov_immmovvi_in_0;
  *valp = opnd_bbe_sem_mov_immmovvi_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_mov_immmovvi_encode (uint32 *valp)
{
  unsigned opnd_bbe_sem_mov_immmovvi_in_0;
  unsigned opnd_bbe_sem_mov_immmovvi_out_0;
  opnd_bbe_sem_mov_immmovvi_out_0 = *valp;
  opnd_bbe_sem_mov_immmovvi_in_0 = (opnd_bbe_sem_mov_immmovvi_out_0 & 0x3f);
  *valp = opnd_bbe_sem_mov_immmovvi_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_vec_alu_opsel_decode (uint32 *valp)
{
  unsigned opnd_bbe_sem_vec_alu_opsel_out_0;
  unsigned opnd_bbe_sem_vec_alu_opsel_in_0;
  opnd_bbe_sem_vec_alu_opsel_in_0 = *valp & 0x3;
  opnd_bbe_sem_vec_alu_opsel_out_0 = (0 << 2) | opnd_bbe_sem_vec_alu_opsel_in_0;
  *valp = opnd_bbe_sem_vec_alu_opsel_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_vec_alu_opsel_encode (uint32 *valp)
{
  unsigned opnd_bbe_sem_vec_alu_opsel_in_0;
  unsigned opnd_bbe_sem_vec_alu_opsel_out_0;
  opnd_bbe_sem_vec_alu_opsel_out_0 = *valp;
  opnd_bbe_sem_vec_alu_opsel_in_0 = (opnd_bbe_sem_vec_alu_opsel_out_0 & 0x3);
  *valp = opnd_bbe_sem_vec_alu_opsel_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_vec_alu_poly_sl_decode (uint32 *valp)
{
  unsigned opnd_bbe_sem_vec_alu_poly_sl_out_0;
  unsigned opnd_bbe_sem_vec_alu_poly_sl_in_0;
  opnd_bbe_sem_vec_alu_poly_sl_in_0 = *valp & 0x3;
  opnd_bbe_sem_vec_alu_poly_sl_out_0 = (0x3 << 2) | opnd_bbe_sem_vec_alu_poly_sl_in_0;
  *valp = opnd_bbe_sem_vec_alu_poly_sl_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_vec_alu_poly_sl_encode (uint32 *valp)
{
  unsigned opnd_bbe_sem_vec_alu_poly_sl_in_0;
  unsigned opnd_bbe_sem_vec_alu_poly_sl_out_0;
  opnd_bbe_sem_vec_alu_poly_sl_out_0 = *valp;
  opnd_bbe_sem_vec_alu_poly_sl_in_0 = (opnd_bbe_sem_vec_alu_poly_sl_out_0 & 0x3);
  *valp = opnd_bbe_sem_vec_alu_poly_sl_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_wvec_redux_sel_alu_isel_decode (uint32 *valp)
{
  unsigned opnd_bbe_sem_wvec_redux_sel_alu_isel_out_0;
  unsigned opnd_bbe_sem_wvec_redux_sel_alu_isel_in_0;
  opnd_bbe_sem_wvec_redux_sel_alu_isel_in_0 = *valp & 0x7f;
  opnd_bbe_sem_wvec_redux_sel_alu_isel_out_0 = (0 << 7) | opnd_bbe_sem_wvec_redux_sel_alu_isel_in_0;
  *valp = opnd_bbe_sem_wvec_redux_sel_alu_isel_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_bbe_sem_wvec_redux_sel_alu_isel_encode (uint32 *valp)
{
  unsigned opnd_bbe_sem_wvec_redux_sel_alu_isel_in_0;
  unsigned opnd_bbe_sem_wvec_redux_sel_alu_isel_out_0;
  opnd_bbe_sem_wvec_redux_sel_alu_isel_out_0 = *valp;
  opnd_bbe_sem_wvec_redux_sel_alu_isel_in_0 = (opnd_bbe_sem_wvec_redux_sel_alu_isel_out_0 & 0x7f);
  *valp = opnd_bbe_sem_wvec_redux_sel_alu_isel_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_saimm6_decode (uint32 *valp)
{
  unsigned saimm6_out_0;
  unsigned saimm6_in_0;
  saimm6_in_0 = *valp & 0x3f;
  saimm6_out_0 = (0 << 6) | saimm6_in_0;
  *valp = saimm6_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_saimm6_encode (uint32 *valp)
{
  unsigned saimm6_in_0;
  unsigned saimm6_out_0;
  saimm6_out_0 = *valp;
  saimm6_in_0 = (saimm6_out_0 & 0x3f);
  *valp = saimm6_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_FR_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
OperandSem_opnd_sem_FR_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 16);
  return error;
}

static int
OperandSem_opnd_sem_imm_t_decode (uint32 *valp)
{
  unsigned imm_t_out_0;
  unsigned imm_t_in_0;
  imm_t_in_0 = *valp & 0xf;
  imm_t_out_0 = (0 << 4) | imm_t_in_0;
  *valp = imm_t_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_imm_t_encode (uint32 *valp)
{
  unsigned imm_t_in_0;
  unsigned imm_t_out_0;
  imm_t_out_0 = *valp;
  imm_t_in_0 = (imm_t_out_0 & 0xf);
  *valp = imm_t_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_imm8x4_decode (uint32 *valp)
{
  unsigned imm8x4_out_0;
  unsigned imm8x4_in_0;
  imm8x4_in_0 = *valp & 0xff;
  imm8x4_out_0 = (0 << 10) | (imm8x4_in_0 << 2) | 0;
  *valp = imm8x4_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_imm8x4_encode (uint32 *valp)
{
  unsigned imm8x4_in_0;
  unsigned imm8x4_out_0;
  imm8x4_out_0 = *valp;
  imm8x4_in_0 = ((imm8x4_out_0 >> 2) & 0xff);
  *valp = imm8x4_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_imm8x8_decode (uint32 *valp)
{
  unsigned imm8x8_out_0;
  unsigned imm8x8_in_0;
  imm8x8_in_0 = *valp & 0xff;
  imm8x8_out_0 = (0 << 11) | (imm8x8_in_0 << 3) | 0;
  *valp = imm8x8_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_imm8x8_encode (uint32 *valp)
{
  unsigned imm8x8_in_0;
  unsigned imm8x8_out_0;
  imm8x8_out_0 = *valp;
  imm8x8_in_0 = ((imm8x8_out_0 >> 3) & 0xff);
  *valp = imm8x8_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_radar_LoadStoresemantic_offset_decode (uint32 *valp)
{
  unsigned opnd_radar_LoadStoresemantic_offset_out_0;
  unsigned opnd_radar_LoadStoresemantic_offset_in_0;
  opnd_radar_LoadStoresemantic_offset_in_0 = *valp & 0xf;
  opnd_radar_LoadStoresemantic_offset_out_0 = ((((-(( ( ((((opnd_radar_LoadStoresemantic_offset_in_0 >> 2) & 0x3)) | 0xfffffffc)) == 0xffffffff))) & 0xfffffff) << 4) | opnd_radar_LoadStoresemantic_offset_in_0) << 6;
  *valp = opnd_radar_LoadStoresemantic_offset_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_radar_LoadStoresemantic_offset_encode (uint32 *valp)
{
  unsigned opnd_radar_LoadStoresemantic_offset_in_0;
  unsigned opnd_radar_LoadStoresemantic_offset_out_0;
  opnd_radar_LoadStoresemantic_offset_out_0 = *valp;
  opnd_radar_LoadStoresemantic_offset_in_0 = ((opnd_radar_LoadStoresemantic_offset_out_0 >> 6) & 0xf);
  *valp = opnd_radar_LoadStoresemantic_offset_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_lvec_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
OperandSem_opnd_sem_lvec_encode (uint32 *valp)
{
  int error;
  error = (*valp >= 32);
  return error;
}

static int
OperandSem_opnd_sem_opnd_radar_LoadStoresemantic_offsetn_decode (uint32 *valp)
{
  unsigned opnd_radar_LoadStoresemantic_offsetn_out_0;
  unsigned opnd_radar_LoadStoresemantic_offsetn_in_0;
  opnd_radar_LoadStoresemantic_offsetn_in_0 = *valp & 0xf;
  opnd_radar_LoadStoresemantic_offsetn_out_0 = (((int) opnd_radar_LoadStoresemantic_offsetn_in_0 << 28) >> 28) << 4;
  *valp = opnd_radar_LoadStoresemantic_offsetn_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_radar_LoadStoresemantic_offsetn_encode (uint32 *valp)
{
  unsigned opnd_radar_LoadStoresemantic_offsetn_in_0;
  unsigned opnd_radar_LoadStoresemantic_offsetn_out_0;
  opnd_radar_LoadStoresemantic_offsetn_out_0 = *valp;
  opnd_radar_LoadStoresemantic_offsetn_in_0 = ((opnd_radar_LoadStoresemantic_offsetn_out_0 >> 4) & 0xf);
  *valp = opnd_radar_LoadStoresemantic_offsetn_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_radar_MOVEsemantic_ival_decode (uint32 *valp)
{
  unsigned opnd_radar_MOVEsemantic_ival_out_0;
  unsigned opnd_radar_MOVEsemantic_ival_in_0;
  opnd_radar_MOVEsemantic_ival_in_0 = *valp & 0x7;
  opnd_radar_MOVEsemantic_ival_out_0 = (0 << 3) | opnd_radar_MOVEsemantic_ival_in_0;
  *valp = opnd_radar_MOVEsemantic_ival_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_radar_MOVEsemantic_ival_encode (uint32 *valp)
{
  unsigned opnd_radar_MOVEsemantic_ival_in_0;
  unsigned opnd_radar_MOVEsemantic_ival_out_0;
  opnd_radar_MOVEsemantic_ival_out_0 = *valp;
  opnd_radar_MOVEsemantic_ival_in_0 = (opnd_radar_MOVEsemantic_ival_out_0 & 0x7);
  *valp = opnd_radar_MOVEsemantic_ival_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_radar_SHIFTsemantic_svalU_decode (uint32 *valp)
{
  unsigned opnd_radar_SHIFTsemantic_svalU_out_0;
  unsigned opnd_radar_SHIFTsemantic_svalU_in_0;
  opnd_radar_SHIFTsemantic_svalU_in_0 = *valp & 0x1f;
  opnd_radar_SHIFTsemantic_svalU_out_0 = (0 << 5) | opnd_radar_SHIFTsemantic_svalU_in_0;
  *valp = opnd_radar_SHIFTsemantic_svalU_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_radar_SHIFTsemantic_svalU_encode (uint32 *valp)
{
  unsigned opnd_radar_SHIFTsemantic_svalU_in_0;
  unsigned opnd_radar_SHIFTsemantic_svalU_out_0;
  opnd_radar_SHIFTsemantic_svalU_out_0 = *valp;
  opnd_radar_SHIFTsemantic_svalU_in_0 = (opnd_radar_SHIFTsemantic_svalU_out_0 & 0x1f);
  *valp = opnd_radar_SHIFTsemantic_svalU_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_radar_SHIFTsemantic_sval_decode (uint32 *valp)
{
  unsigned opnd_radar_SHIFTsemantic_sval_out_0;
  unsigned opnd_radar_SHIFTsemantic_sval_in_0;
  opnd_radar_SHIFTsemantic_sval_in_0 = *valp & 0x3f;
  opnd_radar_SHIFTsemantic_sval_out_0 = ((int) opnd_radar_SHIFTsemantic_sval_in_0 << 26) >> 26;
  *valp = opnd_radar_SHIFTsemantic_sval_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_radar_SHIFTsemantic_sval_encode (uint32 *valp)
{
  unsigned opnd_radar_SHIFTsemantic_sval_in_0;
  unsigned opnd_radar_SHIFTsemantic_sval_out_0;
  opnd_radar_SHIFTsemantic_sval_out_0 = *valp;
  opnd_radar_SHIFTsemantic_sval_in_0 = (opnd_radar_SHIFTsemantic_sval_out_0 & 0x3f);
  *valp = opnd_radar_SHIFTsemantic_sval_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_radar_SELECTsemantic_sval_decode (uint32 *valp)
{
  unsigned opnd_radar_SELECTsemantic_sval_out_0;
  unsigned opnd_radar_SELECTsemantic_sval_in_0;
  opnd_radar_SELECTsemantic_sval_in_0 = *valp & 0xf;
  opnd_radar_SELECTsemantic_sval_out_0 = (0 << 4) | opnd_radar_SELECTsemantic_sval_in_0;
  *valp = opnd_radar_SELECTsemantic_sval_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_radar_SELECTsemantic_sval_encode (uint32 *valp)
{
  unsigned opnd_radar_SELECTsemantic_sval_in_0;
  unsigned opnd_radar_SELECTsemantic_sval_out_0;
  opnd_radar_SELECTsemantic_sval_out_0 = *valp;
  opnd_radar_SELECTsemantic_sval_in_0 = (opnd_radar_SELECTsemantic_sval_out_0 & 0xf);
  *valp = opnd_radar_SELECTsemantic_sval_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_radar_LOOKUP_oneOnly_mode_decode (uint32 *valp)
{
  unsigned opnd_radar_LOOKUP_oneOnly_mode_out_0;
  unsigned opnd_radar_LOOKUP_oneOnly_mode_in_0;
  opnd_radar_LOOKUP_oneOnly_mode_in_0 = *valp & 0x3;
  opnd_radar_LOOKUP_oneOnly_mode_out_0 = (0 << 2) | opnd_radar_LOOKUP_oneOnly_mode_in_0;
  *valp = opnd_radar_LOOKUP_oneOnly_mode_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_radar_LOOKUP_oneOnly_mode_encode (uint32 *valp)
{
  unsigned opnd_radar_LOOKUP_oneOnly_mode_in_0;
  unsigned opnd_radar_LOOKUP_oneOnly_mode_out_0;
  opnd_radar_LOOKUP_oneOnly_mode_out_0 = *valp;
  opnd_radar_LOOKUP_oneOnly_mode_in_0 = (opnd_radar_LOOKUP_oneOnly_mode_out_0 & 0x3);
  *valp = opnd_radar_LOOKUP_oneOnly_mode_in_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_radar_LOOKUP_oneOnly_offset_decode (uint32 *valp)
{
  unsigned opnd_radar_LOOKUP_oneOnly_offset_out_0;
  unsigned opnd_radar_LOOKUP_oneOnly_offset_in_0;
  opnd_radar_LOOKUP_oneOnly_offset_in_0 = *valp & 0xf;
  opnd_radar_LOOKUP_oneOnly_offset_out_0 = ((int) opnd_radar_LOOKUP_oneOnly_offset_in_0 << 28) >> 28;
  *valp = opnd_radar_LOOKUP_oneOnly_offset_out_0;
  return 0;
}

static int
OperandSem_opnd_sem_opnd_radar_LOOKUP_oneOnly_offset_encode (uint32 *valp)
{
  unsigned opnd_radar_LOOKUP_oneOnly_offset_in_0;
  unsigned opnd_radar_LOOKUP_oneOnly_offset_out_0;
  opnd_radar_LOOKUP_oneOnly_offset_out_0 = *valp;
  opnd_radar_LOOKUP_oneOnly_offset_in_0 = (opnd_radar_LOOKUP_oneOnly_offset_out_0 & 0xf);
  *valp = opnd_radar_LOOKUP_oneOnly_offset_in_0;
  return 0;
}

static int
Operand_soffsetx4_ator (uint32 *valp, uint32 pc)
{
  *valp -= (pc & ~0x3);
  return 0;
}

static int
Operand_soffsetx4_rtoa (uint32 *valp, uint32 pc)
{
  *valp += (pc & ~0x3);
  return 0;
}

static int
Operand_uimm6_ator (uint32 *valp, uint32 pc)
{
  *valp -= pc;
  return 0;
}

static int
Operand_uimm6_rtoa (uint32 *valp, uint32 pc)
{
  *valp += pc;
  return 0;
}

static int
Operand_label8_ator (uint32 *valp, uint32 pc)
{
  *valp -= pc;
  return 0;
}

static int
Operand_label8_rtoa (uint32 *valp, uint32 pc)
{
  *valp += pc;
  return 0;
}

static int
Operand_ulabel8_ator (uint32 *valp, uint32 pc)
{
  *valp -= pc;
  return 0;
}

static int
Operand_ulabel8_rtoa (uint32 *valp, uint32 pc)
{
  *valp += pc;
  return 0;
}

static int
Operand_label12_ator (uint32 *valp, uint32 pc)
{
  *valp -= pc;
  return 0;
}

static int
Operand_label12_rtoa (uint32 *valp, uint32 pc)
{
  *valp += pc;
  return 0;
}

static int
Operand_soffset_ator (uint32 *valp, uint32 pc)
{
  *valp -= pc;
  return 0;
}

static int
Operand_soffset_rtoa (uint32 *valp, uint32 pc)
{
  *valp += pc;
  return 0;
}

static int
Operand_uimm16x4_ator (uint32 *valp, uint32 pc)
{
  *valp -= ((pc + 3) & ~0x3);
  return 0;
}

static int
Operand_uimm16x4_rtoa (uint32 *valp, uint32 pc)
{
  *valp += ((pc + 3) & ~0x3);
  return 0;
}

static int
Operand_xt_wbr15_label_ator (uint32 *valp, uint32 pc)
{
  *valp -= pc;
  return 0;
}

static int
Operand_xt_wbr15_label_rtoa (uint32 *valp, uint32 pc)
{
  *valp += pc;
  return 0;
}

static int
Operand_xt_wbr18_label_ator (uint32 *valp, uint32 pc)
{
  *valp -= pc;
  return 0;
}

static int
Operand_xt_wbr18_label_rtoa (uint32 *valp, uint32 pc)
{
  *valp += pc;
  return 0;
}

static xtensa_operand_internal operands[] = {
  { "soffsetx4", FIELD_offset, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    OperandSem_opnd_sem_soffsetx4_encode, OperandSem_opnd_sem_soffsetx4_decode,
    Operand_soffsetx4_ator, Operand_soffsetx4_rtoa },
  { "immr", FIELD_r, -1, 0,
    0,
    OperandSem_opnd_sem_immr_encode, OperandSem_opnd_sem_immr_decode,
    0, 0 },
  { "uimm12x8", FIELD_imm12, -1, 0,
    0,
    OperandSem_opnd_sem_uimm12x8_encode, OperandSem_opnd_sem_uimm12x8_decode,
    0, 0 },
  { "simm4", FIELD_mn, -1, 0,
    0,
    OperandSem_opnd_sem_simm4_encode, OperandSem_opnd_sem_simm4_decode,
    0, 0 },
  { "arr", FIELD_r, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "ars", FIELD_s, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "*ars_invisible", FIELD_s, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "art", FIELD_t, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "ar0", FIELD__ar0, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
    OperandSem_opnd_sem_AR_0_encode, OperandSem_opnd_sem_AR_0_decode,
    0, 0 },
  { "ar4", FIELD__ar4, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
    OperandSem_opnd_sem_AR_4_encode, OperandSem_opnd_sem_AR_4_decode,
    0, 0 },
  { "ar8", FIELD__ar8, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
    OperandSem_opnd_sem_AR_8_encode, OperandSem_opnd_sem_AR_8_decode,
    0, 0 },
  { "ar12", FIELD__ar12, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
    OperandSem_opnd_sem_AR_12_encode, OperandSem_opnd_sem_AR_12_decode,
    0, 0 },
  { "ars_entry", FIELD_s, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_entry_encode, OperandSem_opnd_sem_AR_entry_decode,
    0, 0 },
  { "immrx4", FIELD_r, -1, 0,
    0,
    OperandSem_opnd_sem_immrx4_encode, OperandSem_opnd_sem_immrx4_decode,
    0, 0 },
  { "lsi4x4", FIELD_r, -1, 0,
    0,
    OperandSem_opnd_sem_lsi4x4_encode, OperandSem_opnd_sem_lsi4x4_decode,
    0, 0 },
  { "simm7", FIELD_imm7, -1, 0,
    0,
    OperandSem_opnd_sem_simm7_encode, OperandSem_opnd_sem_simm7_decode,
    0, 0 },
  { "uimm6", FIELD_imm6, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    OperandSem_opnd_sem_uimm6_encode, OperandSem_opnd_sem_uimm6_decode,
    Operand_uimm6_ator, Operand_uimm6_rtoa },
  { "ai4const", FIELD_t, -1, 0,
    0,
    OperandSem_opnd_sem_ai4const_encode, OperandSem_opnd_sem_ai4const_decode,
    0, 0 },
  { "b4const", FIELD_r, -1, 0,
    0,
    OperandSem_opnd_sem_b4const_encode, OperandSem_opnd_sem_b4const_decode,
    0, 0 },
  { "b4constu", FIELD_r, -1, 0,
    0,
    OperandSem_opnd_sem_b4constu_encode, OperandSem_opnd_sem_b4constu_decode,
    0, 0 },
  { "immt", FIELD_t, -1, 0,
    0,
    OperandSem_opnd_sem_immt_encode, OperandSem_opnd_sem_immt_decode,
    0, 0 },
  { "uimm8", FIELD_imm8, -1, 0,
    0,
    OperandSem_opnd_sem_uimm8_encode, OperandSem_opnd_sem_uimm8_decode,
    0, 0 },
  { "uimm8x2", FIELD_imm8, -1, 0,
    0,
    OperandSem_opnd_sem_uimm8x2_encode, OperandSem_opnd_sem_uimm8x2_decode,
    0, 0 },
  { "uimm8x4", FIELD_imm8, -1, 0,
    0,
    OperandSem_opnd_sem_uimm8x4_encode, OperandSem_opnd_sem_uimm8x4_decode,
    0, 0 },
  { "uimm4x16", FIELD_op2, -1, 0,
    0,
    OperandSem_opnd_sem_uimm4x16_encode, OperandSem_opnd_sem_uimm4x16_decode,
    0, 0 },
  { "uimmrx4", FIELD_r, -1, 0,
    0,
    OperandSem_opnd_sem_uimmrx4_encode, OperandSem_opnd_sem_uimmrx4_decode,
    0, 0 },
  { "simm8", FIELD_imm8, -1, 0,
    0,
    OperandSem_opnd_sem_simm8_encode, OperandSem_opnd_sem_simm8_decode,
    0, 0 },
  { "simm8x256", FIELD_imm8, -1, 0,
    0,
    OperandSem_opnd_sem_simm8x256_encode, OperandSem_opnd_sem_simm8x256_decode,
    0, 0 },
  { "simm12b", FIELD_imm12b, -1, 0,
    0,
    OperandSem_opnd_sem_simm12b_encode, OperandSem_opnd_sem_simm12b_decode,
    0, 0 },
  { "msalp32", FIELD_sal, -1, 0,
    0,
    OperandSem_opnd_sem_msalp32_encode, OperandSem_opnd_sem_msalp32_decode,
    0, 0 },
  { "op2p1", FIELD_op2, -1, 0,
    0,
    OperandSem_opnd_sem_op2p1_encode, OperandSem_opnd_sem_op2p1_decode,
    0, 0 },
  { "label8", FIELD_imm8, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    OperandSem_opnd_sem_label8_encode, OperandSem_opnd_sem_label8_decode,
    Operand_label8_ator, Operand_label8_rtoa },
  { "ulabel8", FIELD_imm8, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    OperandSem_opnd_sem_ulabel8_encode, OperandSem_opnd_sem_ulabel8_decode,
    Operand_ulabel8_ator, Operand_ulabel8_rtoa },
  { "label12", FIELD_imm12, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    OperandSem_opnd_sem_label12_encode, OperandSem_opnd_sem_label12_decode,
    Operand_label12_ator, Operand_label12_rtoa },
  { "soffset", FIELD_offset, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    OperandSem_opnd_sem_soffset_encode, OperandSem_opnd_sem_soffset_decode,
    Operand_soffset_ator, Operand_soffset_rtoa },
  { "uimm16x4", FIELD_imm16, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    OperandSem_opnd_sem_uimm16x4_encode, OperandSem_opnd_sem_uimm16x4_decode,
    Operand_uimm16x4_ator, Operand_uimm16x4_rtoa },
  { "bbi", FIELD_bbi, -1, 0,
    0,
    OperandSem_opnd_sem_bbi_encode, OperandSem_opnd_sem_bbi_decode,
    0, 0 },
  { "imm16", FIELD_imm16, -1, 0,
    0,
    OperandSem_opnd_sem_imm16_encode, OperandSem_opnd_sem_imm16_decode,
    0, 0 },
  { "sae", FIELD_sae, -1, 0,
    0,
    OperandSem_opnd_sem_bbi_encode, OperandSem_opnd_sem_bbi_decode,
    0, 0 },
  { "sas", FIELD_sas, -1, 0,
    0,
    OperandSem_opnd_sem_bbi_encode, OperandSem_opnd_sem_bbi_decode,
    0, 0 },
  { "sargt", FIELD_sargt, -1, 0,
    0,
    OperandSem_opnd_sem_bbi_encode, OperandSem_opnd_sem_bbi_decode,
    0, 0 },
  { "s", FIELD_s, -1, 0,
    0,
    OperandSem_opnd_sem_s_encode, OperandSem_opnd_sem_s_decode,
    0, 0 },
  { "imms", FIELD_s, -1, 0,
    0,
    OperandSem_opnd_sem_imms_encode, OperandSem_opnd_sem_imms_decode,
    0, 0 },
  { "imms1", FIELD_s, -1, 0,
    0,
    OperandSem_opnd_sem_imms_encode, OperandSem_opnd_sem_imms_decode,
    0, 0 },
  { "bt", FIELD_t, REGFILE_BR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_BR_encode, OperandSem_opnd_sem_BR_decode,
    0, 0 },
  { "bs", FIELD_s, REGFILE_BR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_BR_encode, OperandSem_opnd_sem_BR_decode,
    0, 0 },
  { "br", FIELD_r, REGFILE_BR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_BR_encode, OperandSem_opnd_sem_BR_decode,
    0, 0 },
  { "bt2", FIELD_t2, REGFILE_BR, 2,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_BR2_encode, OperandSem_opnd_sem_BR2_decode,
    0, 0 },
  { "bs2", FIELD_s2, REGFILE_BR, 2,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_BR2_encode, OperandSem_opnd_sem_BR2_decode,
    0, 0 },
  { "br2", FIELD_r2, REGFILE_BR, 2,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_BR2_encode, OperandSem_opnd_sem_BR2_decode,
    0, 0 },
  { "bt4", FIELD_t4, REGFILE_BR, 4,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_BR4_encode, OperandSem_opnd_sem_BR4_decode,
    0, 0 },
  { "bs4", FIELD_s4, REGFILE_BR, 4,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_BR4_encode, OperandSem_opnd_sem_BR4_decode,
    0, 0 },
  { "br4", FIELD_r4, REGFILE_BR, 4,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_BR4_encode, OperandSem_opnd_sem_BR4_decode,
    0, 0 },
  { "bt8", FIELD_t8, REGFILE_BR, 8,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_BR8_encode, OperandSem_opnd_sem_BR8_decode,
    0, 0 },
  { "bs8", FIELD_s8, REGFILE_BR, 8,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_BR8_encode, OperandSem_opnd_sem_BR8_decode,
    0, 0 },
  { "br8", FIELD_r8, REGFILE_BR, 8,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_BR8_encode, OperandSem_opnd_sem_BR8_decode,
    0, 0 },
  { "bt16", FIELD__bt16, REGFILE_BR, 16,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_BR16_encode, OperandSem_opnd_sem_BR16_decode,
    0, 0 },
  { "bs16", FIELD__bs16, REGFILE_BR, 16,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_BR16_encode, OperandSem_opnd_sem_BR16_decode,
    0, 0 },
  { "br16", FIELD__br16, REGFILE_BR, 16,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_BR16_encode, OperandSem_opnd_sem_BR16_decode,
    0, 0 },
  { "brall", FIELD__brall, REGFILE_BR, 16,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
    OperandSem_opnd_sem_BR16_encode, OperandSem_opnd_sem_BR16_decode,
    0, 0 },
  { "tp7", FIELD_t, -1, 0,
    0,
    OperandSem_opnd_sem_tp7_encode, OperandSem_opnd_sem_tp7_decode,
    0, 0 },
  { "xt_wbr15_label", FIELD_xt_wbr15_imm, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    OperandSem_opnd_sem_xt_wbr15_label_encode, OperandSem_opnd_sem_xt_wbr15_label_decode,
    Operand_xt_wbr15_label_ator, Operand_xt_wbr15_label_rtoa },
  { "xt_wbr18_label", FIELD_xt_wbr18_imm, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    OperandSem_opnd_sem_xt_wbr18_label_encode, OperandSem_opnd_sem_xt_wbr18_label_decode,
    Operand_xt_wbr18_label_ator, Operand_xt_wbr18_label_rtoa },
  { "opnd_bbe_sem_vec_alu_vr", FIELD_fld_bbe_sem_vec_alu_vr, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_alu_vt", FIELD_fld_bbe_sem_vec_alu_vt, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_multiply_wvr", FIELD_fld_bbe_sem_multiply_wvr, REGFILE_wvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_wvec_encode, OperandSem_opnd_sem_wvec_decode,
    0, 0 },
  { "opnd_bbe_sem_multiply_wvt", FIELD_fld_bbe_sem_multiply_wvt, REGFILE_wvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_wvec_encode, OperandSem_opnd_sem_wvec_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_alu_vs", FIELD_fld_bbe_sem_vec_alu_vs, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_alu_vbr", FIELD_fld_bbe_sem_vec_alu_vbr, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_bbe_sem_multiply_wvsM2", FIELD_fld_bbe_sem_multiply_wvsM2, REGFILE_wvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_wvec_encode, OperandSem_opnd_sem_wvec_decode,
    0, 0 },
  { "opnd_bbe_sem_multiply_vr", FIELD_fld_bbe_sem_multiply_vr, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_multiply_vs", FIELD_fld_bbe_sem_multiply_vs, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_vbool_alu_ltr_vbr", FIELD_fld_bbe_sem_vbool_alu_ltr_vbr, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_bbe_sem_vbool_alu_ltr_vbs", FIELD_fld_bbe_sem_vbool_alu_ltr_vbs, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_bbe_sem_vbool_alu_ltr_vbt", FIELD_fld_bbe_sem_vbool_alu_ltr_vbt, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_redux_sel_alu_wvr", FIELD_fld_bbe_sem_wvec_redux_sel_alu_wvr, REGFILE_wvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_wvec_encode, OperandSem_opnd_sem_wvec_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_redux_sel_alu_wvsM1", FIELD_fld_bbe_sem_wvec_redux_sel_alu_wvsM1, REGFILE_wvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_wvec_encode, OperandSem_opnd_sem_wvec_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_redux_sel_alu_wvt", FIELD_fld_bbe_sem_wvec_redux_sel_alu_wvt, REGFILE_wvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_wvec_encode, OperandSem_opnd_sem_wvec_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_alu_vbt", FIELD_fld_bbe_sem_vec_alu_vbt, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_bbe_sem_multiply_idx16", FIELD_fld_bbe_sem_multiply_idx16, -1, 0,
    0,
    OperandSem_opnd_sem_saimm5_encode, OperandSem_opnd_sem_saimm5_decode,
    0, 0 },
  { "opnd_bbe_sem_multiply_vt", FIELD_fld_bbe_sem_multiply_vt, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_multiply_dspr_code", FIELD_fld_bbe_sem_multiply_dspr_code, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_sdmap_phase_encode, OperandSem_opnd_sem_opnd_bbe_sem_sdmap_phase_decode,
    0, 0 },
  { "opnd_bbe_sem_multiply_idx8", FIELD_fld_bbe_sem_multiply_idx8, -1, 0,
    0,
    OperandSem_opnd_sem_saimm4_encode, OperandSem_opnd_sem_saimm4_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_pack_wvr", FIELD_fld_bbe_sem_wvec_pack_wvr, REGFILE_wvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_wvec_encode, OperandSem_opnd_sem_wvec_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_pack_vt", FIELD_fld_bbe_sem_wvec_pack_vt, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_shift_select_slct", FIELD_fld_bbe_sem_vec_shift_select_slct, -1, 0,
    0,
    OperandSem_opnd_sem_saimm4_encode, OperandSem_opnd_sem_saimm4_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_shift_select_vr", FIELD_fld_bbe_sem_vec_shift_select_vr, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_shift_select_vs", FIELD_fld_bbe_sem_vec_shift_select_vs, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_shift_select_vu", FIELD_fld_bbe_sem_vec_shift_select_vu, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_shift_select_vt", FIELD_fld_bbe_sem_vec_shift_select_vt, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_shift_select_slct_h", FIELD_fld_bbe_sem_vec_shift_select_slct_h, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_sdmap_phase_encode, OperandSem_opnd_sem_opnd_bbe_sem_sdmap_phase_decode,
    0, 0 },
  { "opnd_bbe_sem_multiply_vbt", FIELD_fld_bbe_sem_multiply_vbt, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_bbe_sem_vbool_alu_ltr_vbu", FIELD_fld_bbe_sem_vbool_alu_ltr_vbu, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_s2_select_arr", FIELD_fld_bbe_sem_vec_s2_select_arr, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_s2_select_vr", FIELD_fld_bbe_sem_vec_s2_select_vr, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_s2_select_i_imm4", FIELD_fld_bbe_sem_vec_s2_select_i_imm4, -1, 0,
    0,
    OperandSem_opnd_sem_saimm5_encode, OperandSem_opnd_sem_saimm5_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_s2_select_vbt", FIELD_fld_bbe_sem_vec_s2_select_vbt, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_s2_select_i_imm5", FIELD_fld_bbe_sem_vec_s2_select_i_imm5, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_vbool_alu_ltr_immn_encode, OperandSem_opnd_sem_opnd_bbe_sem_vbool_alu_ltr_immn_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_s2_select_i", FIELD_fld_bbe_sem_vec_s2_select_i, -1, 0,
    0,
    OperandSem_opnd_sem_saimm5_encode, OperandSem_opnd_sem_saimm5_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_s2_select_ic", FIELD_fld_bbe_sem_vec_s2_select_ic, -1, 0,
    0,
    OperandSem_opnd_sem_saimm4_encode, OperandSem_opnd_sem_saimm4_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_i_bimm4x4", FIELD_fld_bbe_sem_ld_st_i_bimm4x4, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4x4_encode, OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4x4_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_arr", FIELD_fld_bbe_sem_ld_st_arr, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_uul", FIELD_fld_bbe_sem_ld_st_uul, REGFILE_valign, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_valign_encode, OperandSem_opnd_sem_valign_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_i_bimm6", FIELD_fld_bbe_sem_ld_st_i_bimm6, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6_encode, OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_i_bimm4", FIELD_fld_bbe_sem_ld_st_i_bimm4, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4_encode, OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_vrul", FIELD_fld_bbe_sem_ld_st_vrul, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_i_bimm6bn_2", FIELD_fld_bbe_sem_ld_st_i_bimm6bn_2, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6bn_2_encode, OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6bn_2_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_vbr", FIELD_fld_bbe_sem_ld_st_vbr, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_i_bimm4bn_2", FIELD_fld_bbe_sem_ld_st_i_bimm4bn_2, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4bn_2_encode, OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4bn_2_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_i_bimm6bn", FIELD_fld_bbe_sem_ld_st_i_bimm6bn, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6bn_encode, OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6bn_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_i_bimm4bn", FIELD_fld_bbe_sem_ld_st_i_bimm4bn, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4bn_encode, OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4bn_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_i_bimm6x4", FIELD_fld_bbe_sem_ld_st_i_bimm6x4, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6x4_encode, OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6x4_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_vr", FIELD_fld_bbe_sem_ld_st_vr, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_i_bimm6x2", FIELD_fld_bbe_sem_ld_st_i_bimm6x2, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6bn_encode, OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6bn_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_i_bimm4x2", FIELD_fld_bbe_sem_ld_st_i_bimm4x2, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4bn_encode, OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm4bn_decode,
    0, 0 },
  { "opnd_bbe_sem_vbool_alu_ltr_immn_2", FIELD_fld_bbe_sem_vbool_alu_ltr_immn_2, -1, 0,
    0,
    OperandSem_opnd_sem_saimm5_encode, OperandSem_opnd_sem_saimm5_decode,
    0, 0 },
  { "opnd_bbe_sem_vbool_alu_ltr_immn", FIELD_fld_bbe_sem_vbool_alu_ltr_immn, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_vbool_alu_ltr_immn_encode, OperandSem_opnd_sem_opnd_bbe_sem_vbool_alu_ltr_immn_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_i_bimm6x8", FIELD_fld_bbe_sem_ld_st_i_bimm6x8, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6x8_encode, OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm6x8_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_i_bimm8", FIELD_fld_bbe_sem_ld_st_i_bimm8, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm8_encode, OperandSem_opnd_sem_opnd_bbe_sem_ld_st_i_bimm8_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_vbre", FIELD_fld_bbe_sem_ld_st_vbre, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_bbe_sem_multiply_sr", FIELD_fld_bbe_sem_multiply_sr, REGFILE_vsa, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vsa_encode, OperandSem_opnd_sem_vsa_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_valignr", FIELD_fld_bbe_sem_ld_st_valignr, REGFILE_valign, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_valign_encode, OperandSem_opnd_sem_valign_decode,
    0, 0 },
  { "opnd_bbe_sem_mov_vr", FIELD_fld_bbe_sem_mov_vr, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_pack_art", FIELD_fld_bbe_sem_wvec_pack_art, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "opnd_bbe_sem_multiply_vbr", FIELD_fld_bbe_sem_multiply_vbr, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_bbe_sem_mov_vt", FIELD_fld_bbe_sem_mov_vt, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_redux_sel_alu_arr", FIELD_fld_bbe_sem_wvec_redux_sel_alu_arr, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "opnd_bbe_sem_mov_i_IMM_movint", FIELD_fld_bbe_sem_mov_i_IMM_movint, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_mov_i_IMM_movint_encode, OperandSem_opnd_sem_opnd_bbe_sem_mov_i_IMM_movint_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_redux_sel_alu_i_IMM_movint", FIELD_fld_bbe_sem_wvec_redux_sel_alu_i_IMM_movint, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_mov_i_IMM_movint_encode, OperandSem_opnd_sem_opnd_bbe_sem_mov_i_IMM_movint_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_redux_sel_alu_vr", FIELD_fld_bbe_sem_wvec_redux_sel_alu_vr, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_redux_sel_alu_vs", FIELD_fld_bbe_sem_wvec_redux_sel_alu_vs, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_mov_immmovvi", FIELD_fld_bbe_sem_mov_immmovvi, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_mov_immmovvi_encode, OperandSem_opnd_sem_opnd_bbe_sem_mov_immmovvi_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_shift_select_ars", FIELD_fld_bbe_sem_vec_shift_select_ars, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_shift_select_st", FIELD_fld_bbe_sem_vec_shift_select_st, REGFILE_vsa, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vsa_encode, OperandSem_opnd_sem_vsa_decode,
    0, 0 },
  { "saimm5", FIELD_fld_saimm5, -1, 0,
    0,
    OperandSem_opnd_sem_saimm5_encode, OperandSem_opnd_sem_saimm5_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_alu_st", FIELD_fld_bbe_sem_vec_alu_st, REGFILE_vsa, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vsa_encode, OperandSem_opnd_sem_vsa_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_shift_select_sr", FIELD_fld_bbe_sem_vec_shift_select_sr, REGFILE_vsa, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vsa_encode, OperandSem_opnd_sem_vsa_decode,
    0, 0 },
  { "opnd_bbe_sem_mov_sr", FIELD_fld_bbe_sem_mov_sr, REGFILE_vsa, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vsa_encode, OperandSem_opnd_sem_vsa_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_redux_sel_alu_immmovvi", FIELD_fld_bbe_sem_wvec_redux_sel_alu_immmovvi, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_mov_immmovvi_encode, OperandSem_opnd_sem_opnd_bbe_sem_mov_immmovvi_decode,
    0, 0 },
  { "opnd_bbe_sem_multiply_wvrM2", FIELD_fld_bbe_sem_multiply_wvrM2, REGFILE_wvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_wvec_encode, OperandSem_opnd_sem_wvec_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_shift_packv_wvr", FIELD_fld_bbe_sem_wvec_shift_packv_wvr, REGFILE_wvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_wvec_encode, OperandSem_opnd_sem_wvec_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_shift_packv_st", FIELD_fld_bbe_sem_wvec_shift_packv_st, REGFILE_vsa, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vsa_encode, OperandSem_opnd_sem_vsa_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_shift_packv_vt", FIELD_fld_bbe_sem_wvec_shift_packv_vt, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_shift_packv_sr", FIELD_fld_bbe_sem_wvec_shift_packv_sr, REGFILE_vsa, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vsa_encode, OperandSem_opnd_sem_vsa_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_alu_poly_sa", FIELD_fld_bbe_sem_vec_alu_poly_sa, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_vec_alu_opsel_encode, OperandSem_opnd_sem_opnd_bbe_sem_vec_alu_opsel_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_alu_poly_sl", FIELD_fld_bbe_sem_vec_alu_poly_sl, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_vec_alu_poly_sl_encode, OperandSem_opnd_sem_opnd_bbe_sem_vec_alu_poly_sl_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_radd_rminmax_vr", FIELD_fld_bbe_sem_vec_radd_rminmax_vr, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_radd_rminmax_vt", FIELD_fld_bbe_sem_vec_radd_rminmax_vt, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_radd_rminmax_vbr", FIELD_fld_bbe_sem_vec_radd_rminmax_vbr, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_radd_rminmax_vbt", FIELD_fld_bbe_sem_vec_radd_rminmax_vbt, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_shift_select_i", FIELD_fld_bbe_sem_vec_shift_select_i, -1, 0,
    0,
    OperandSem_opnd_sem_saimm5_encode, OperandSem_opnd_sem_saimm5_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_shift_select_ic", FIELD_fld_bbe_sem_vec_shift_select_ic, -1, 0,
    0,
    OperandSem_opnd_sem_saimm4_encode, OperandSem_opnd_sem_saimm4_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_redux_sel_alu_i", FIELD_fld_bbe_sem_wvec_redux_sel_alu_i, -1, 0,
    0,
    OperandSem_opnd_sem_saimm5_encode, OperandSem_opnd_sem_saimm5_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_redux_sel_alu_ic", FIELD_fld_bbe_sem_wvec_redux_sel_alu_ic, -1, 0,
    0,
    OperandSem_opnd_sem_saimm4_encode, OperandSem_opnd_sem_saimm4_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_uus", FIELD_fld_bbe_sem_ld_st_uus, REGFILE_valign, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_valign_encode, OperandSem_opnd_sem_valign_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_shift_select_isel", FIELD_fld_bbe_sem_vec_shift_select_isel, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_wvec_redux_sel_alu_isel_encode, OperandSem_opnd_sem_opnd_bbe_sem_wvec_redux_sel_alu_isel_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_redux_sel_alu_isel", FIELD_fld_bbe_sem_wvec_redux_sel_alu_isel, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_bbe_sem_wvec_redux_sel_alu_isel_encode, OperandSem_opnd_sem_opnd_bbe_sem_wvec_redux_sel_alu_isel_decode,
    0, 0 },
  { "opnd_bbe_sem_vec_shift_select_ishfl", FIELD_fld_bbe_sem_vec_shift_select_ishfl, -1, 0,
    0,
    OperandSem_opnd_sem_saimm6_encode, OperandSem_opnd_sem_saimm6_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_redux_sel_alu_ishfl", FIELD_fld_bbe_sem_wvec_redux_sel_alu_ishfl, -1, 0,
    0,
    OperandSem_opnd_sem_saimm6_encode, OperandSem_opnd_sem_saimm6_decode,
    0, 0 },
  { "opnd_bbe_sem_wvec_shift_packv_wvt", FIELD_fld_bbe_sem_wvec_shift_packv_wvt, REGFILE_wvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_wvec_encode, OperandSem_opnd_sem_wvec_decode,
    0, 0 },
  { "saimm6", FIELD_fld_saimm6, -1, 0,
    0,
    OperandSem_opnd_sem_saimm6_encode, OperandSem_opnd_sem_saimm6_decode,
    0, 0 },
  { "opnd_bbe_sem_squeeze_vbr", FIELD_fld_bbe_sem_squeeze_vbr, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_bbe_sem_squeeze_st", FIELD_fld_bbe_sem_squeeze_st, REGFILE_vsa, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vsa_encode, OperandSem_opnd_sem_vsa_decode,
    0, 0 },
  { "opnd_bbe_sem_ld_st_arr_S1", FIELD_fld_bbe_sem_ld_st_arr_S1, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "frr", FIELD_r, REGFILE_FR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_FR_encode, OperandSem_opnd_sem_FR_decode,
    0, 0 },
  { "frs", FIELD_s, REGFILE_FR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_FR_encode, OperandSem_opnd_sem_FR_decode,
    0, 0 },
  { "frt", FIELD_t, REGFILE_FR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_FR_encode, OperandSem_opnd_sem_FR_decode,
    0, 0 },
  { "imm_t", FIELD_t, -1, 0,
    0,
    OperandSem_opnd_sem_imm_t_encode, OperandSem_opnd_sem_imm_t_decode,
    0, 0 },
  { "imm_s", FIELD_s, -1, 0,
    0,
    OperandSem_opnd_sem_imm_t_encode, OperandSem_opnd_sem_imm_t_decode,
    0, 0 },
  { "imm8x4", FIELD_imm8, -1, 0,
    0,
    OperandSem_opnd_sem_imm8x4_encode, OperandSem_opnd_sem_imm8x4_decode,
    0, 0 },
  { "imm8x8", FIELD_imm8, -1, 0,
    0,
    OperandSem_opnd_sem_imm8x8_encode, OperandSem_opnd_sem_imm8x8_decode,
    0, 0 },
  { "opnd_radar_LoadStoresemantic_offset", FIELD_fld_radar_LoadStoresemantic_offset, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_radar_LoadStoresemantic_offset_encode, OperandSem_opnd_sem_opnd_radar_LoadStoresemantic_offset_decode,
    0, 0 },
  { "opnd_radar_LoadStoresemantic_ars", FIELD_fld_radar_LoadStoresemantic_ars, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "opnd_radar_LoadStoresemantic_z24", FIELD_fld_radar_LoadStoresemantic_z24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_LoadStoresemantic_offsetn", FIELD_fld_radar_LoadStoresemantic_offsetn, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_radar_LoadStoresemantic_offsetn_encode, OperandSem_opnd_sem_opnd_radar_LoadStoresemantic_offsetn_decode,
    0, 0 },
  { "opnd_radar_LoadStoresemantic_x24", FIELD_fld_radar_LoadStoresemantic_x24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_ALUsem_y24", FIELD_fld_radar_ALUsem_y24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_ALUPredsem_y24", FIELD_fld_radar_ALUPredsem_y24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_ALUsem_x24", FIELD_fld_radar_ALUsem_x24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_ALUsem_z24", FIELD_fld_radar_ALUsem_z24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_ALUPredsem_vb16", FIELD_fld_radar_ALUPredsem_vb16, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_radar_ALUPredsem_x24", FIELD_fld_radar_ALUPredsem_x24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_ALUPredsem_z24", FIELD_fld_radar_ALUPredsem_z24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_RedOpssem_x24", FIELD_fld_radar_RedOpssem_x24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_RedOpssem_z24", FIELD_fld_radar_RedOpssem_z24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_RedOpssem_vb16", FIELD_fld_radar_RedOpssem_vb16, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_radar_ALUsem_vs16", FIELD_fld_radar_ALUsem_vs16, REGFILE_vsa, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vsa_encode, OperandSem_opnd_sem_vsa_decode,
    0, 0 },
  { "opnd_radar_MOVEsemantic_x16", FIELD_fld_radar_MOVEsemantic_x16, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_radar_MOVEsemantic_x24", FIELD_fld_radar_MOVEsemantic_x24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_MOVEsemantic_z16", FIELD_fld_radar_MOVEsemantic_z16, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_radar_MOVEWidesemantic_x24", FIELD_fld_radar_MOVEWidesemantic_x24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_MOVEWidesemantic_z40", FIELD_fld_radar_MOVEWidesemantic_z40, REGFILE_wvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_wvec_encode, OperandSem_opnd_sem_wvec_decode,
    0, 0 },
  { "opnd_radar_MOVEWidesemantic_x40", FIELD_fld_radar_MOVEWidesemantic_x40, REGFILE_wvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_wvec_encode, OperandSem_opnd_sem_wvec_decode,
    0, 0 },
  { "opnd_radar_MOVEWidesemantic_z24", FIELD_fld_radar_MOVEWidesemantic_z24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_MOVEWidesemantic_vb16", FIELD_fld_radar_MOVEWidesemantic_vb16, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_radar_MOVEsemantic_ival", FIELD_fld_radar_MOVEsemantic_ival, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_radar_MOVEsemantic_ival_encode, OperandSem_opnd_sem_opnd_radar_MOVEsemantic_ival_decode,
    0, 0 },
  { "opnd_radar_MOVEsemantic_ars", FIELD_fld_radar_MOVEsemantic_ars, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "opnd_radar_MOVEsemantic_z24", FIELD_fld_radar_MOVEsemantic_z24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_MOVEsemantic_vb16", FIELD_fld_radar_MOVEsemantic_vb16, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_radar_MOVEsemantic_arr", FIELD_fld_radar_MOVEsemantic_arr, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "opnd_radar_SHIFTsemantic_svalU", FIELD_fld_radar_SHIFTsemantic_svalU, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_radar_SHIFTsemantic_svalU_encode, OperandSem_opnd_sem_opnd_radar_SHIFTsemantic_svalU_decode,
    0, 0 },
  { "opnd_radar_SHIFTsemantic_sval", FIELD_fld_radar_SHIFTsemantic_sval, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_radar_SHIFTsemantic_sval_encode, OperandSem_opnd_sem_opnd_radar_SHIFTsemantic_sval_decode,
    0, 0 },
  { "opnd_radar_SHIFTsemantic_x24", FIELD_fld_radar_SHIFTsemantic_x24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_SHIFTsemantic_z24", FIELD_fld_radar_SHIFTsemantic_z24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_SHIFTsemantic_vb16", FIELD_fld_radar_SHIFTsemantic_vb16, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_radar_SHIFTsemantic_vs16", FIELD_fld_radar_SHIFTsemantic_vs16, REGFILE_vsa, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vsa_encode, OperandSem_opnd_sem_vsa_decode,
    0, 0 },
  { "opnd_radar_MISCsemanticLS_offset", FIELD_fld_radar_MISCsemanticLS_offset, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_radar_LoadStoresemantic_offsetn_encode, OperandSem_opnd_sem_opnd_radar_LoadStoresemantic_offsetn_decode,
    0, 0 },
  { "opnd_radar_MISCsemantic_z24", FIELD_fld_radar_MISCsemantic_z24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_MISCsemantic_ars", FIELD_fld_radar_MISCsemantic_ars, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "opnd_radar_MISCsemanticLS_ars", FIELD_fld_radar_MISCsemanticLS_ars, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "opnd_radar_MISCsemanticLS_arr", FIELD_fld_radar_MISCsemanticLS_arr, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "opnd_radar_MISCsemanticLS_art", FIELD_fld_radar_MISCsemanticLS_art, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "opnd_radar_LOGICALsemantic_y24", FIELD_fld_radar_LOGICALsemantic_y24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_LOGICALsemantic_x24", FIELD_fld_radar_LOGICALsemantic_x24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_LOGICALsemantic_z24", FIELD_fld_radar_LOGICALsemantic_z24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_SELECTsemantic_sval", FIELD_fld_radar_SELECTsemantic_sval, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_radar_SELECTsemantic_sval_encode, OperandSem_opnd_sem_opnd_radar_SELECTsemantic_sval_decode,
    0, 0 },
  { "opnd_radar_SELECTsemantic_svalc", FIELD_fld_radar_SELECTsemantic_svalc, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_radar_MOVEsemantic_ival_encode, OperandSem_opnd_sem_opnd_radar_MOVEsemantic_ival_decode,
    0, 0 },
  { "opnd_radar_SELECTsemantic_vb16", FIELD_fld_radar_SELECTsemantic_vb16, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_radar_SELECTsemantic_y24", FIELD_fld_radar_SELECTsemantic_y24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_SELECTsemantic_x24", FIELD_fld_radar_SELECTsemantic_x24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_SELECTsemantic_z24", FIELD_fld_radar_SELECTsemantic_z24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_SELECTsemantic_vs16", FIELD_fld_radar_SELECTsemantic_vs16, REGFILE_vsa, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vsa_encode, OperandSem_opnd_sem_vsa_decode,
    0, 0 },
  { "opnd_radar_COMPAREsem_y24", FIELD_fld_radar_COMPAREsem_y24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_COMPAREsem_x24", FIELD_fld_radar_COMPAREsem_x24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_COMPAREsem_vbz16", FIELD_fld_radar_COMPAREsem_vbz16, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_radar_COMPAREsem_vb16", FIELD_fld_radar_COMPAREsem_vb16, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_radar_LOOKUP_oneOnly_z24", FIELD_fld_radar_LOOKUP_oneOnly_z24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_LOOKUP_oneOnly_mode", FIELD_fld_radar_LOOKUP_oneOnly_mode, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_radar_LOOKUP_oneOnly_mode_encode, OperandSem_opnd_sem_opnd_radar_LOOKUP_oneOnly_mode_decode,
    0, 0 },
  { "opnd_radar_LOOKUP_oneOnly_offset", FIELD_fld_radar_LOOKUP_oneOnly_offset, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_radar_LOOKUP_oneOnly_offset_encode, OperandSem_opnd_sem_opnd_radar_LOOKUP_oneOnly_offset_decode,
    0, 0 },
  { "opnd_radar_LOOKUP_oneOnly_ars", FIELD_fld_radar_LOOKUP_oneOnly_ars, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "opnd_radar_LOOKUP_oneOnly_z16", FIELD_fld_radar_LOOKUP_oneOnly_z16, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_radar_LOOKUP_oneOnly_x24", FIELD_fld_radar_LOOKUP_oneOnly_x24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_LOOKUP_oneOnly_vb16", FIELD_fld_radar_LOOKUP_oneOnly_vb16, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_radar_LOOKUP_oneOnly_x16", FIELD_fld_radar_LOOKUP_oneOnly_x16, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_radar_LOOKUP_banked_z24", FIELD_fld_radar_LOOKUP_banked_z24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_LOOKUP_banked_mode", FIELD_fld_radar_LOOKUP_banked_mode, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_radar_LOOKUP_oneOnly_mode_encode, OperandSem_opnd_sem_opnd_radar_LOOKUP_oneOnly_mode_decode,
    0, 0 },
  { "opnd_radar_LOOKUP_banked_offset", FIELD_fld_radar_LOOKUP_banked_offset, -1, 0,
    0,
    OperandSem_opnd_sem_opnd_radar_LOOKUP_oneOnly_offset_encode, OperandSem_opnd_sem_opnd_radar_LOOKUP_oneOnly_offset_decode,
    0, 0 },
  { "opnd_radar_LOOKUP_banked_ars", FIELD_fld_radar_LOOKUP_banked_ars, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "opnd_radar_LOOKUP_banked_z16", FIELD_fld_radar_LOOKUP_banked_z16, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_radar_LOOKUP_banked_x24", FIELD_fld_radar_LOOKUP_banked_x24, REGFILE_lvec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_lvec_encode, OperandSem_opnd_sem_lvec_decode,
    0, 0 },
  { "opnd_radar_LOOKUP_banked_vb16", FIELD_fld_radar_LOOKUP_banked_vb16, REGFILE_vbool, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vbool_encode, OperandSem_opnd_sem_vbool_decode,
    0, 0 },
  { "opnd_radar_LOOKUP_banked_x16", FIELD_fld_radar_LOOKUP_banked_x16, REGFILE_vec, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_vec_encode, OperandSem_opnd_sem_vec_decode,
    0, 0 },
  { "opnd_radar_SETGETBT_semantic_valOut", FIELD_fld_radar_SETGETBT_semantic_valOut, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "opnd_radar_SETGETBT_semantic_val", FIELD_fld_radar_SETGETBT_semantic_val, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "opnd_radar_SETGETBT_semantic_writeOK", FIELD_fld_radar_SETGETBT_semantic_writeOK, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    OperandSem_opnd_sem_AR_encode, OperandSem_opnd_sem_AR_decode,
    0, 0 },
  { "t", FIELD_t, -1, 0, 0, 0, 0, 0, 0 },
  { "bbi4", FIELD_bbi4, -1, 0, 0, 0, 0, 0, 0 },
  { "imm12", FIELD_imm12, -1, 0, 0, 0, 0, 0, 0 },
  { "imm8", FIELD_imm8, -1, 0, 0, 0, 0, 0, 0 },
  { "imm12b", FIELD_imm12b, -1, 0, 0, 0, 0, 0, 0 },
  { "m", FIELD_m, -1, 0, 0, 0, 0, 0, 0 },
  { "n", FIELD_n, -1, 0, 0, 0, 0, 0, 0 },
  { "offset", FIELD_offset, -1, 0, 0, 0, 0, 0, 0 },
  { "op0", FIELD_op0, -1, 0, 0, 0, 0, 0, 0 },
  { "op1", FIELD_op1, -1, 0, 0, 0, 0, 0, 0 },
  { "op2", FIELD_op2, -1, 0, 0, 0, 0, 0, 0 },
  { "r", FIELD_r, -1, 0, 0, 0, 0, 0, 0 },
  { "r_disp", FIELD_r_disp, -1, 0, 0, 0, 0, 0, 0 },
  { "r_3", FIELD_r_3, -1, 0, 0, 0, 0, 0, 0 },
  { "sa4", FIELD_sa4, -1, 0, 0, 0, 0, 0, 0 },
  { "sae4", FIELD_sae4, -1, 0, 0, 0, 0, 0, 0 },
  { "sal", FIELD_sal, -1, 0, 0, 0, 0, 0, 0 },
  { "sas4", FIELD_sas4, -1, 0, 0, 0, 0, 0, 0 },
  { "sr", FIELD_sr, -1, 0, 0, 0, 0, 0, 0 },
  { "st", FIELD_st, -1, 0, 0, 0, 0, 0, 0 },
  { "thi3", FIELD_thi3, -1, 0, 0, 0, 0, 0, 0 },
  { "imm4", FIELD_imm4, -1, 0, 0, 0, 0, 0, 0 },
  { "mn", FIELD_mn, -1, 0, 0, 0, 0, 0, 0 },
  { "i", FIELD_i, -1, 0, 0, 0, 0, 0, 0 },
  { "imm6lo", FIELD_imm6lo, -1, 0, 0, 0, 0, 0, 0 },
  { "imm6hi", FIELD_imm6hi, -1, 0, 0, 0, 0, 0, 0 },
  { "imm7lo", FIELD_imm7lo, -1, 0, 0, 0, 0, 0, 0 },
  { "imm7hi", FIELD_imm7hi, -1, 0, 0, 0, 0, 0, 0 },
  { "z", FIELD_z, -1, 0, 0, 0, 0, 0, 0 },
  { "imm6", FIELD_imm6, -1, 0, 0, 0, 0, 0, 0 },
  { "imm7", FIELD_imm7, -1, 0, 0, 0, 0, 0, 0 },
  { "t2", FIELD_t2, -1, 0, 0, 0, 0, 0, 0 },
  { "s2", FIELD_s2, -1, 0, 0, 0, 0, 0, 0 },
  { "r2", FIELD_r2, -1, 0, 0, 0, 0, 0, 0 },
  { "t4", FIELD_t4, -1, 0, 0, 0, 0, 0, 0 },
  { "s4", FIELD_s4, -1, 0, 0, 0, 0, 0, 0 },
  { "r4", FIELD_r4, -1, 0, 0, 0, 0, 0, 0 },
  { "t8", FIELD_t8, -1, 0, 0, 0, 0, 0, 0 },
  { "s8", FIELD_s8, -1, 0, 0, 0, 0, 0, 0 },
  { "r8", FIELD_r8, -1, 0, 0, 0, 0, 0, 0 },
  { "xt_wbr15_imm", FIELD_xt_wbr15_imm, -1, 0, 0, 0, 0, 0, 0 },
  { "xt_wbr18_imm", FIELD_xt_wbr18_imm, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_11_0", FIELD_fld_F0_S0_LdStALU_11_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_11_2", FIELD_fld_F0_S0_LdStALU_11_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_11_4", FIELD_fld_F0_S0_LdStALU_11_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_11_8", FIELD_fld_F0_S0_LdStALU_11_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_11_9", FIELD_fld_F0_S0_LdStALU_11_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_14_14", FIELD_fld_F0_S0_LdStALU_14_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_28_12", FIELD_fld_F0_S0_LdStALU_28_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_28_13", FIELD_fld_F0_S0_LdStALU_28_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_28_14", FIELD_fld_F0_S0_LdStALU_28_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_28_15", FIELD_fld_F0_S0_LdStALU_28_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_28_16", FIELD_fld_F0_S0_LdStALU_28_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_28_17", FIELD_fld_F0_S0_LdStALU_28_17, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_28_18", FIELD_fld_F0_S0_LdStALU_28_18, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_28_27", FIELD_fld_F0_S0_LdStALU_28_27, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_28_4", FIELD_fld_F0_S0_LdStALU_28_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_28_8", FIELD_fld_F0_S0_LdStALU_28_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_28_9", FIELD_fld_F0_S0_LdStALU_28_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_3_0", FIELD_fld_F0_S0_LdStALU_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_3_3", FIELD_fld_F0_S0_LdStALU_3_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_7_0", FIELD_fld_F0_S0_LdStALU_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_7_4", FIELD_fld_F0_S0_LdStALU_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_7_6", FIELD_fld_F0_S0_LdStALU_7_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_i_bimm4", FIELD_fld_bbe_sem_ld_st_i_bimm4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_i_bimm4bn", FIELD_fld_bbe_sem_ld_st_i_bimm4bn, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_i_bimm4bn_2", FIELD_fld_bbe_sem_ld_st_i_bimm4bn_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_i_bimm4x2", FIELD_fld_bbe_sem_ld_st_i_bimm4x2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_i_bimm4x4", FIELD_fld_bbe_sem_ld_st_i_bimm4x4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_i_bimm6", FIELD_fld_bbe_sem_ld_st_i_bimm6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_i_bimm6bn", FIELD_fld_bbe_sem_ld_st_i_bimm6bn, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_i_bimm6bn_2", FIELD_fld_bbe_sem_ld_st_i_bimm6bn_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_i_bimm6x2", FIELD_fld_bbe_sem_ld_st_i_bimm6x2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_i_bimm6x4", FIELD_fld_bbe_sem_ld_st_i_bimm6x4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_i_bimm6x8", FIELD_fld_bbe_sem_ld_st_i_bimm6x8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_i_bimm8", FIELD_fld_bbe_sem_ld_st_i_bimm8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_intlv", FIELD_fld_bbe_sem_ld_st_intlv, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_uul", FIELD_fld_bbe_sem_ld_st_uul, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_uus", FIELD_fld_bbe_sem_ld_st_uus, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_uusM_1", FIELD_fld_bbe_sem_ld_st_uusM_1, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_valignr", FIELD_fld_bbe_sem_ld_st_valignr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_vbr", FIELD_fld_bbe_sem_ld_st_vbr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_vbre", FIELD_fld_bbe_sem_ld_st_vbre, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_vr", FIELD_fld_bbe_sem_ld_st_vr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_vrul", FIELD_fld_bbe_sem_ld_st_vrul, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_mov_vr", FIELD_fld_bbe_sem_mov_vr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_alu_vbr", FIELD_fld_bbe_sem_vec_alu_vbr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_alu_vbt", FIELD_fld_bbe_sem_vec_alu_vbt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_alu_vr", FIELD_fld_bbe_sem_vec_alu_vr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_alu_vs", FIELD_fld_bbe_sem_vec_alu_vs, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_alu_vt", FIELD_fld_bbe_sem_vec_alu_vt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_i", FIELD_fld_bbe_sem_vec_shift_select_i, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_ic", FIELD_fld_bbe_sem_vec_shift_select_ic, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_vr", FIELD_fld_bbe_sem_vec_shift_select_vr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_vt", FIELD_fld_bbe_sem_vec_shift_select_vt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_10_8", FIELD_fld_F0_S1_LdPk_10_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_11_11", FIELD_fld_F0_S1_LdPk_11_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_17_0", FIELD_fld_F0_S1_LdPk_17_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_17_11", FIELD_fld_F0_S1_LdPk_17_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_17_12", FIELD_fld_F0_S1_LdPk_17_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_17_13", FIELD_fld_F0_S1_LdPk_17_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_17_8", FIELD_fld_F0_S1_LdPk_17_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_3_0", FIELD_fld_F0_S1_LdPk_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_3_1", FIELD_fld_F0_S1_LdPk_3_1, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_5_0", FIELD_fld_F0_S1_LdPk_5_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_5_3", FIELD_fld_F0_S1_LdPk_5_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_5_4", FIELD_fld_F0_S1_LdPk_5_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_5_5", FIELD_fld_F0_S1_LdPk_5_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_7_0", FIELD_fld_F0_S1_LdPk_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_7_3", FIELD_fld_F0_S1_LdPk_7_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_7_4", FIELD_fld_F0_S1_LdPk_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_7_7", FIELD_fld_F0_S1_LdPk_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_9_7", FIELD_fld_F0_S1_LdPk_9_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_9_9", FIELD_fld_F0_S1_LdPk_9_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_arr_S1", FIELD_fld_bbe_sem_ld_st_arr_S1, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_mov_i_IMM_movint", FIELD_fld_bbe_sem_mov_i_IMM_movint, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_mov_immmovvi", FIELD_fld_bbe_sem_mov_immmovvi, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_mov_sr", FIELD_fld_bbe_sem_mov_sr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_mov_vt", FIELD_fld_bbe_sem_mov_vt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vbool_alu_ltr_immn", FIELD_fld_bbe_sem_vbool_alu_ltr_immn, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vbool_alu_ltr_immn_2", FIELD_fld_bbe_sem_vbool_alu_ltr_immn_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vbool_alu_ltr_vbr", FIELD_fld_bbe_sem_vbool_alu_ltr_vbr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vbool_alu_ltr_vbs", FIELD_fld_bbe_sem_vbool_alu_ltr_vbs, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vbool_alu_ltr_vbt", FIELD_fld_bbe_sem_vbool_alu_ltr_vbt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_arr", FIELD_fld_bbe_sem_vec_shift_select_arr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_iselvsni", FIELD_fld_bbe_sem_vec_shift_select_iselvsni, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_ishflvsni", FIELD_fld_bbe_sem_vec_shift_select_ishflvsni, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_sr", FIELD_fld_bbe_sem_vec_shift_select_sr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_sr2", FIELD_fld_bbe_sem_vec_shift_select_sr2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_ss", FIELD_fld_bbe_sem_vec_shift_select_ss, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_st", FIELD_fld_bbe_sem_vec_shift_select_st, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_pack_art", FIELD_fld_bbe_sem_wvec_pack_art, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_pack_vt", FIELD_fld_bbe_sem_wvec_pack_vt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_pack_wvr", FIELD_fld_bbe_sem_wvec_pack_wvr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_shift_packv_sr", FIELD_fld_bbe_sem_wvec_shift_packv_sr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_shift_packv_st", FIELD_fld_bbe_sem_wvec_shift_packv_st, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_shift_packv_vt", FIELD_fld_bbe_sem_wvec_shift_packv_vt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_shift_packv_wvr", FIELD_fld_bbe_sem_wvec_shift_packv_wvr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S2_Mul_11_4", FIELD_fld_F0_S2_Mul_11_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S2_Mul_11_6", FIELD_fld_F0_S2_Mul_11_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S2_Mul_18_0", FIELD_fld_F0_S2_Mul_18_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S2_Mul_18_11", FIELD_fld_F0_S2_Mul_18_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S2_Mul_18_13", FIELD_fld_F0_S2_Mul_18_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S2_Mul_18_14", FIELD_fld_F0_S2_Mul_18_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S2_Mul_18_15", FIELD_fld_F0_S2_Mul_18_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S2_Mul_18_4", FIELD_fld_F0_S2_Mul_18_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S2_Mul_18_7", FIELD_fld_F0_S2_Mul_18_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S2_Mul_3_0", FIELD_fld_F0_S2_Mul_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S2_Mul_3_1", FIELD_fld_F0_S2_Mul_3_1, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S2_Mul_3_3", FIELD_fld_F0_S2_Mul_3_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S2_Mul_7_0", FIELD_fld_F0_S2_Mul_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S2_Mul_7_6", FIELD_fld_F0_S2_Mul_7_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S2_Mul_7_7", FIELD_fld_F0_S2_Mul_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_saimm5", FIELD_fld_saimm5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_dspr_code", FIELD_fld_bbe_sem_multiply_dspr_code, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_idx16", FIELD_fld_bbe_sem_multiply_idx16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_idx2", FIELD_fld_bbe_sem_multiply_idx2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_idx8", FIELD_fld_bbe_sem_multiply_idx8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_mvt", FIELD_fld_bbe_sem_multiply_mvt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_sr", FIELD_fld_bbe_sem_multiply_sr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_vbr", FIELD_fld_bbe_sem_multiply_vbr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_vr", FIELD_fld_bbe_sem_multiply_vr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_vs", FIELD_fld_bbe_sem_multiply_vs, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_wvrM2", FIELD_fld_bbe_sem_multiply_wvrM2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_wvt", FIELD_fld_bbe_sem_multiply_wvt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_squeeze_st", FIELD_fld_bbe_sem_squeeze_st, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_squeeze_vbr", FIELD_fld_bbe_sem_squeeze_vbr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_alu_st", FIELD_fld_bbe_sem_vec_alu_st, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_ars", FIELD_fld_bbe_sem_vec_shift_select_ars, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_redux_sel_alu_arr", FIELD_fld_bbe_sem_wvec_redux_sel_alu_arr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_redux_sel_alu_i_IMM_movint", FIELD_fld_bbe_sem_wvec_redux_sel_alu_i_IMM_movint, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_redux_sel_alu_immmovvi", FIELD_fld_bbe_sem_wvec_redux_sel_alu_immmovvi, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_redux_sel_alu_vr", FIELD_fld_bbe_sem_wvec_redux_sel_alu_vr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_redux_sel_alu_vs", FIELD_fld_bbe_sem_wvec_redux_sel_alu_vs, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_redux_sel_alu_wvt", FIELD_fld_bbe_sem_wvec_redux_sel_alu_wvt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_11_0", FIELD_fld_F0_S3_ALU_11_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_11_11", FIELD_fld_F0_S3_ALU_11_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_11_4", FIELD_fld_F0_S3_ALU_11_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_11_7", FIELD_fld_F0_S3_ALU_11_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_11_8", FIELD_fld_F0_S3_ALU_11_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_15_11", FIELD_fld_F0_S3_ALU_15_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_15_12", FIELD_fld_F0_S3_ALU_15_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_15_13", FIELD_fld_F0_S3_ALU_15_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_15_14", FIELD_fld_F0_S3_ALU_15_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_15_8", FIELD_fld_F0_S3_ALU_15_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_21_0", FIELD_fld_F0_S3_ALU_21_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_21_11", FIELD_fld_F0_S3_ALU_21_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_21_15", FIELD_fld_F0_S3_ALU_21_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_21_16", FIELD_fld_F0_S3_ALU_21_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_21_17", FIELD_fld_F0_S3_ALU_21_17, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_21_19", FIELD_fld_F0_S3_ALU_21_19, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_3_0", FIELD_fld_F0_S3_ALU_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_7_0", FIELD_fld_F0_S3_ALU_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_7_4", FIELD_fld_F0_S3_ALU_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_7_6", FIELD_fld_F0_S3_ALU_7_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_7_7", FIELD_fld_F0_S3_ALU_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_invllr_llr_sel", FIELD_fld_bbe_sem_invllr_llr_sel, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_invllr_mod", FIELD_fld_bbe_sem_invllr_mod, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_invllr_neg", FIELD_fld_bbe_sem_invllr_neg, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_invllr_vr", FIELD_fld_bbe_sem_invllr_vr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_invllr_vs", FIELD_fld_bbe_sem_invllr_vs, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_invllr_vt", FIELD_fld_bbe_sem_invllr_vt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_alu_opsel", FIELD_fld_bbe_sem_vec_alu_opsel, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_alu_poly_sa", FIELD_fld_bbe_sem_vec_alu_poly_sa, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_alu_poly_sl", FIELD_fld_bbe_sem_vec_alu_poly_sl, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_alu_sel", FIELD_fld_bbe_sem_vec_alu_sel, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_fastrecip_rsqrt_sr", FIELD_fld_bbe_sem_vec_fastrecip_rsqrt_sr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_fastrecip_rsqrt_st", FIELD_fld_bbe_sem_vec_fastrecip_rsqrt_st, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_fastrecip_rsqrt_vr", FIELD_fld_bbe_sem_vec_fastrecip_rsqrt_vr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_fastrecip_rsqrt_vt", FIELD_fld_bbe_sem_vec_fastrecip_rsqrt_vt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_radd_rminmax_vbr", FIELD_fld_bbe_sem_vec_radd_rminmax_vbr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_radd_rminmax_vbt", FIELD_fld_bbe_sem_vec_radd_rminmax_vbt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_radd_rminmax_vr", FIELD_fld_bbe_sem_vec_radd_rminmax_vr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_radd_rminmax_vt", FIELD_fld_bbe_sem_vec_radd_rminmax_vt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_isel", FIELD_fld_bbe_sem_vec_shift_select_isel, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_ishfl", FIELD_fld_bbe_sem_vec_shift_select_ishfl, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_selodd", FIELD_fld_bbe_sem_vec_shift_select_selodd, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_vs", FIELD_fld_bbe_sem_vec_shift_select_vs, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S0_St_11_10", FIELD_fld_F1_S0_St_11_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S0_St_11_8", FIELD_fld_F1_S0_St_11_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S0_St_21_0", FIELD_fld_F1_S0_St_21_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S0_St_21_12", FIELD_fld_F1_S0_St_21_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S0_St_21_13", FIELD_fld_F1_S0_St_21_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S0_St_21_14", FIELD_fld_F1_S0_St_21_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S0_St_21_15", FIELD_fld_F1_S0_St_21_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S0_St_21_16", FIELD_fld_F1_S0_St_21_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S0_St_21_17", FIELD_fld_F1_S0_St_21_17, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S0_St_21_4", FIELD_fld_F1_S0_St_21_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S0_St_21_8", FIELD_fld_F1_S0_St_21_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S0_St_21_9", FIELD_fld_F1_S0_St_21_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S0_St_3_0", FIELD_fld_F1_S0_St_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S0_St_7_0", FIELD_fld_F1_S0_St_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S0_St_7_4", FIELD_fld_F1_S0_St_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S1_Base_14_0", FIELD_fld_F1_S1_Base_14_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S1_Base_14_10", FIELD_fld_F1_S1_Base_14_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S1_Base_14_12", FIELD_fld_F1_S1_Base_14_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S1_Base_3_0", FIELD_fld_F1_S1_Base_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S1_Base_3_2", FIELD_fld_F1_S1_Base_3_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S1_Base_3_3", FIELD_fld_F1_S1_Base_3_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_11_10", FIELD_fld_F1_S2_WALUMul_11_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_11_8", FIELD_fld_F1_S2_WALUMul_11_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_14_10", FIELD_fld_F1_S2_WALUMul_14_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_14_11", FIELD_fld_F1_S2_WALUMul_14_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_14_12", FIELD_fld_F1_S2_WALUMul_14_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_14_14", FIELD_fld_F1_S2_WALUMul_14_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_14_4", FIELD_fld_F1_S2_WALUMul_14_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_14_6", FIELD_fld_F1_S2_WALUMul_14_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_14_8", FIELD_fld_F1_S2_WALUMul_14_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_14_9", FIELD_fld_F1_S2_WALUMul_14_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_18_0", FIELD_fld_F1_S2_WALUMul_18_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_18_10", FIELD_fld_F1_S2_WALUMul_18_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_18_15", FIELD_fld_F1_S2_WALUMul_18_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_18_16", FIELD_fld_F1_S2_WALUMul_18_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_18_17", FIELD_fld_F1_S2_WALUMul_18_17, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_3_0", FIELD_fld_F1_S2_WALUMul_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_5_0", FIELD_fld_F1_S2_WALUMul_5_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_7_0", FIELD_fld_F1_S2_WALUMul_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_7_4", FIELD_fld_F1_S2_WALUMul_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_7_7", FIELD_fld_F1_S2_WALUMul_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_saimm6", FIELD_fld_saimm6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_adv_rsqrt_reciplu_vt", FIELD_fld_bbe_sem_adv_rsqrt_reciplu_vt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_adv_rsqrt_reciplu_vu", FIELD_fld_bbe_sem_adv_rsqrt_reciplu_vu, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_adv_rsqrt_reciplu_wvr", FIELD_fld_bbe_sem_adv_rsqrt_reciplu_wvr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_adv_rsqrt_reciplu_wvt", FIELD_fld_bbe_sem_adv_rsqrt_reciplu_wvt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_vbt", FIELD_fld_bbe_sem_multiply_vbt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_wvr", FIELD_fld_bbe_sem_multiply_wvr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_wvsM2", FIELD_fld_bbe_sem_multiply_wvsM2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_redux_sel_alu_i", FIELD_fld_bbe_sem_wvec_redux_sel_alu_i, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_redux_sel_alu_ic", FIELD_fld_bbe_sem_wvec_redux_sel_alu_ic, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_redux_sel_alu_isel", FIELD_fld_bbe_sem_wvec_redux_sel_alu_isel, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_redux_sel_alu_ishfl", FIELD_fld_bbe_sem_wvec_redux_sel_alu_ishfl, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_redux_sel_alu_wvr", FIELD_fld_bbe_sem_wvec_redux_sel_alu_wvr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_redux_sel_alu_wvsM1", FIELD_fld_bbe_sem_wvec_redux_sel_alu_wvsM1, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_shift_packv_vr", FIELD_fld_bbe_sem_wvec_shift_packv_vr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_wvec_shift_packv_wvt", FIELD_fld_bbe_sem_wvec_shift_packv_wvt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S3_ALU_14_0", FIELD_fld_F1_S3_ALU_14_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S3_ALU_14_11", FIELD_fld_F1_S3_ALU_14_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S3_ALU_14_12", FIELD_fld_F1_S3_ALU_14_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S3_ALU_14_9", FIELD_fld_F1_S3_ALU_14_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S3_ALU_5_3", FIELD_fld_F1_S3_ALU_5_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S3_ALU_5_4", FIELD_fld_F1_S3_ALU_5_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S3_ALU_5_5", FIELD_fld_F1_S3_ALU_5_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vbool_alu_ltr_vbu", FIELD_fld_bbe_sem_vbool_alu_ltr_vbu, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S4_Move_13_0", FIELD_fld_F1_S4_Move_13_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S4_Move_13_12", FIELD_fld_F1_S4_Move_13_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S4_Move_3_0", FIELD_fld_F1_S4_Move_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S4_Move_3_3", FIELD_fld_F1_S4_Move_3_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_s2_select_arr", FIELD_fld_bbe_sem_vec_s2_select_arr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_s2_select_i", FIELD_fld_bbe_sem_vec_s2_select_i, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_s2_select_ic", FIELD_fld_bbe_sem_vec_s2_select_ic, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_s2_select_vr", FIELD_fld_bbe_sem_vec_s2_select_vr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_19_0", FIELD_fld_F2_S0_LdSt_19_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_19_12", FIELD_fld_F2_S0_LdSt_19_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_19_14", FIELD_fld_F2_S0_LdSt_19_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_19_16", FIELD_fld_F2_S0_LdSt_19_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_19_17", FIELD_fld_F2_S0_LdSt_19_17, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_19_4", FIELD_fld_F2_S0_LdSt_19_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_19_8", FIELD_fld_F2_S0_LdSt_19_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_3_0", FIELD_fld_F2_S0_LdSt_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_3_3", FIELD_fld_F2_S0_LdSt_3_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_7_4", FIELD_fld_F2_S0_LdSt_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_7_5", FIELD_fld_F2_S0_LdSt_7_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_7_7", FIELD_fld_F2_S0_LdSt_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S1_Ld_11_4", FIELD_fld_F2_S1_Ld_11_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S1_Ld_11_8", FIELD_fld_F2_S1_Ld_11_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S1_Ld_15_0", FIELD_fld_F2_S1_Ld_15_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S1_Ld_15_11", FIELD_fld_F2_S1_Ld_15_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S1_Ld_15_12", FIELD_fld_F2_S1_Ld_15_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S1_Ld_15_13", FIELD_fld_F2_S1_Ld_15_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S1_Ld_15_14", FIELD_fld_F2_S1_Ld_15_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S1_Ld_15_8", FIELD_fld_F2_S1_Ld_15_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S1_Ld_3_3", FIELD_fld_F2_S1_Ld_3_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S1_Ld_5_0", FIELD_fld_F2_S1_Ld_5_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S1_Ld_5_3", FIELD_fld_F2_S1_Ld_5_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S1_Ld_5_4", FIELD_fld_F2_S1_Ld_5_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S1_Ld_7_0", FIELD_fld_F2_S1_Ld_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S1_Ld_7_3", FIELD_fld_F2_S1_Ld_7_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S1_Ld_7_4", FIELD_fld_F2_S1_Ld_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S1_Ld_7_5", FIELD_fld_F2_S1_Ld_7_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_10_0", FIELD_fld_F2_S2_WALUMul_10_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_10_10", FIELD_fld_F2_S2_WALUMul_10_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_10_2", FIELD_fld_F2_S2_WALUMul_10_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_10_4", FIELD_fld_F2_S2_WALUMul_10_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_10_5", FIELD_fld_F2_S2_WALUMul_10_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_10_6", FIELD_fld_F2_S2_WALUMul_10_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_10_7", FIELD_fld_F2_S2_WALUMul_10_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_10_8", FIELD_fld_F2_S2_WALUMul_10_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_17_0", FIELD_fld_F2_S2_WALUMul_17_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_17_10", FIELD_fld_F2_S2_WALUMul_17_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_17_11", FIELD_fld_F2_S2_WALUMul_17_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_17_12", FIELD_fld_F2_S2_WALUMul_17_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_17_13", FIELD_fld_F2_S2_WALUMul_17_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_17_4", FIELD_fld_F2_S2_WALUMul_17_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_1_0", FIELD_fld_F2_S2_WALUMul_1_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_2_0", FIELD_fld_F2_S2_WALUMul_2_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_2_2", FIELD_fld_F2_S2_WALUMul_2_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_3_0", FIELD_fld_F2_S2_WALUMul_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_3_3", FIELD_fld_F2_S2_WALUMul_3_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_7_4", FIELD_fld_F2_S2_WALUMul_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S2_WALUMul_7_6", FIELD_fld_F2_S2_WALUMul_7_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_11_0", FIELD_fld_F2_S3_ALU_11_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_11_11", FIELD_fld_F2_S3_ALU_11_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_11_4", FIELD_fld_F2_S3_ALU_11_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_11_6", FIELD_fld_F2_S3_ALU_11_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_11_7", FIELD_fld_F2_S3_ALU_11_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_11_8", FIELD_fld_F2_S3_ALU_11_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_15_11", FIELD_fld_F2_S3_ALU_15_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_15_12", FIELD_fld_F2_S3_ALU_15_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_15_8", FIELD_fld_F2_S3_ALU_15_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_21_0", FIELD_fld_F2_S3_ALU_21_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_21_11", FIELD_fld_F2_S3_ALU_21_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_21_13", FIELD_fld_F2_S3_ALU_21_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_21_16", FIELD_fld_F2_S3_ALU_21_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_21_18", FIELD_fld_F2_S3_ALU_21_18, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_21_19", FIELD_fld_F2_S3_ALU_21_19, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_3_0", FIELD_fld_F2_S3_ALU_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_7_0", FIELD_fld_F2_S3_ALU_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_7_4", FIELD_fld_F2_S3_ALU_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_7_6", FIELD_fld_F2_S3_ALU_7_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S3_ALU_7_7", FIELD_fld_F2_S3_ALU_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_mov_i_in", FIELD_fld_bbe_sem_mov_i_in, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_mov_i_out", FIELD_fld_bbe_sem_mov_i_out, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_mov_vs", FIELD_fld_bbe_sem_mov_vs, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S4_Move_12_0", FIELD_fld_F2_S4_Move_12_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S4_Move_12_11", FIELD_fld_F2_S4_Move_12_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S4_Move_12_12", FIELD_fld_F2_S4_Move_12_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S4_Move_12_4", FIELD_fld_F2_S4_Move_12_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S4_Move_12_8", FIELD_fld_F2_S4_Move_12_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S0_St_11_0", FIELD_fld_F3_S0_St_11_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S0_St_11_10", FIELD_fld_F3_S0_St_11_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S0_St_11_2", FIELD_fld_F3_S0_St_11_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S0_St_11_4", FIELD_fld_F3_S0_St_11_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S0_St_11_8", FIELD_fld_F3_S0_St_11_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S0_St_19_0", FIELD_fld_F3_S0_St_19_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S0_St_19_12", FIELD_fld_F3_S0_St_19_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S0_St_19_14", FIELD_fld_F3_S0_St_19_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S0_St_19_15", FIELD_fld_F3_S0_St_19_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S0_St_19_16", FIELD_fld_F3_S0_St_19_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S0_St_19_4", FIELD_fld_F3_S0_St_19_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S0_St_19_8", FIELD_fld_F3_S0_St_19_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S0_St_19_9", FIELD_fld_F3_S0_St_19_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S0_St_3_0", FIELD_fld_F3_S0_St_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S0_St_7_0", FIELD_fld_F3_S0_St_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S0_St_7_4", FIELD_fld_F3_S0_St_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S0_St_7_7", FIELD_fld_F3_S0_St_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S1_Ld_14_0", FIELD_fld_F3_S1_Ld_14_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S1_Ld_14_11", FIELD_fld_F3_S1_Ld_14_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S1_Ld_14_12", FIELD_fld_F3_S1_Ld_14_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S1_Ld_1_0", FIELD_fld_F3_S1_Ld_1_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S1_Ld_3_0", FIELD_fld_F3_S1_Ld_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S1_Ld_7_5", FIELD_fld_F3_S1_Ld_7_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S1_Ld_7_6", FIELD_fld_F3_S1_Ld_7_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S1_Ld_7_7", FIELD_fld_F3_S1_Ld_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_10_10", FIELD_fld_F3_S2_ALUMul_10_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_10_2", FIELD_fld_F3_S2_ALUMul_10_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_10_4", FIELD_fld_F3_S2_ALUMul_10_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_10_5", FIELD_fld_F3_S2_ALUMul_10_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_10_6", FIELD_fld_F3_S2_ALUMul_10_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_10_7", FIELD_fld_F3_S2_ALUMul_10_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_10_8", FIELD_fld_F3_S2_ALUMul_10_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_15_15", FIELD_fld_F3_S2_ALUMul_15_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_19_0", FIELD_fld_F3_S2_ALUMul_19_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_19_10", FIELD_fld_F3_S2_ALUMul_19_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_19_12", FIELD_fld_F3_S2_ALUMul_19_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_19_13", FIELD_fld_F3_S2_ALUMul_19_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_19_14", FIELD_fld_F3_S2_ALUMul_19_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_19_15", FIELD_fld_F3_S2_ALUMul_19_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_19_16", FIELD_fld_F3_S2_ALUMul_19_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_19_17", FIELD_fld_F3_S2_ALUMul_19_17, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_1_0", FIELD_fld_F3_S2_ALUMul_1_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_2_0", FIELD_fld_F3_S2_ALUMul_2_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_2_2", FIELD_fld_F3_S2_ALUMul_2_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_3_0", FIELD_fld_F3_S2_ALUMul_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_3_3", FIELD_fld_F3_S2_ALUMul_3_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_7_3", FIELD_fld_F3_S2_ALUMul_7_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_7_4", FIELD_fld_F3_S2_ALUMul_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S2_ALUMul_7_6", FIELD_fld_F3_S2_ALUMul_7_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_vt", FIELD_fld_bbe_sem_multiply_vt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_sdmap_intlv", FIELD_fld_bbe_sem_sdmap_intlv, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_sdmap_negate", FIELD_fld_bbe_sem_sdmap_negate, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_sdmap_phase", FIELD_fld_bbe_sem_sdmap_phase, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_sdmap_vr", FIELD_fld_bbe_sem_sdmap_vr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_sdmap_vs", FIELD_fld_bbe_sem_sdmap_vs, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_sdmap_vt", FIELD_fld_bbe_sem_sdmap_vt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_alu_scaleid1", FIELD_fld_bbe_sem_vec_alu_scaleid1, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_11_0", FIELD_fld_F3_S3_ALU_11_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_11_11", FIELD_fld_F3_S3_ALU_11_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_11_4", FIELD_fld_F3_S3_ALU_11_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_11_7", FIELD_fld_F3_S3_ALU_11_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_11_8", FIELD_fld_F3_S3_ALU_11_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_15_11", FIELD_fld_F3_S3_ALU_15_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_15_12", FIELD_fld_F3_S3_ALU_15_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_15_8", FIELD_fld_F3_S3_ALU_15_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_20_0", FIELD_fld_F3_S3_ALU_20_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_20_11", FIELD_fld_F3_S3_ALU_20_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_20_12", FIELD_fld_F3_S3_ALU_20_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_20_16", FIELD_fld_F3_S3_ALU_20_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_20_18", FIELD_fld_F3_S3_ALU_20_18, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_20_19", FIELD_fld_F3_S3_ALU_20_19, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_20_4", FIELD_fld_F3_S3_ALU_20_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_3_0", FIELD_fld_F3_S3_ALU_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_7_0", FIELD_fld_F3_S3_ALU_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_7_4", FIELD_fld_F3_S3_ALU_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_7_6", FIELD_fld_F3_S3_ALU_7_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S4_Move_13_0", FIELD_fld_F3_S4_Move_13_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S4_Move_13_11", FIELD_fld_F3_S4_Move_13_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S4_Move_13_12", FIELD_fld_F3_S4_Move_13_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S4_Move_13_8", FIELD_fld_F3_S4_Move_13_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S4_Move_3_0", FIELD_fld_F3_S4_Move_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_s2_select_i_imm4", FIELD_fld_bbe_sem_vec_s2_select_i_imm4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_s2_select_i_imm5", FIELD_fld_bbe_sem_vec_s2_select_i_imm5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_s2_select_vbt", FIELD_fld_bbe_sem_vec_s2_select_vbt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_11_0", FIELD_fld_F4_S0_LdSt_11_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_11_2", FIELD_fld_F4_S0_LdSt_11_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_11_4", FIELD_fld_F4_S0_LdSt_11_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_11_8", FIELD_fld_F4_S0_LdSt_11_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_14_14", FIELD_fld_F4_S0_LdSt_14_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_22_0", FIELD_fld_F4_S0_LdSt_22_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_22_12", FIELD_fld_F4_S0_LdSt_22_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_22_13", FIELD_fld_F4_S0_LdSt_22_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_22_14", FIELD_fld_F4_S0_LdSt_22_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_22_15", FIELD_fld_F4_S0_LdSt_22_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_22_16", FIELD_fld_F4_S0_LdSt_22_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_22_17", FIELD_fld_F4_S0_LdSt_22_17, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_22_4", FIELD_fld_F4_S0_LdSt_22_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_22_8", FIELD_fld_F4_S0_LdSt_22_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_3_0", FIELD_fld_F4_S0_LdSt_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_3_3", FIELD_fld_F4_S0_LdSt_3_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_7_0", FIELD_fld_F4_S0_LdSt_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_7_1", FIELD_fld_F4_S0_LdSt_7_1, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_7_4", FIELD_fld_F4_S0_LdSt_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S0_LdSt_7_6", FIELD_fld_F4_S0_LdSt_7_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S1_LdPkDiv_18_0", FIELD_fld_F4_S1_LdPkDiv_18_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S1_LdPkDiv_18_12", FIELD_fld_F4_S1_LdPkDiv_18_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S1_LdPkDiv_18_13", FIELD_fld_F4_S1_LdPkDiv_18_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S1_LdPkDiv_18_8", FIELD_fld_F4_S1_LdPkDiv_18_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S1_LdPkDiv_3_0", FIELD_fld_F4_S1_LdPkDiv_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S1_LdPkDiv_3_2", FIELD_fld_F4_S1_LdPkDiv_3_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S1_LdPkDiv_3_3", FIELD_fld_F4_S1_LdPkDiv_3_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S1_LdPkDiv_7_0", FIELD_fld_F4_S1_LdPkDiv_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S1_LdPkDiv_7_3", FIELD_fld_F4_S1_LdPkDiv_7_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S1_LdPkDiv_7_4", FIELD_fld_F4_S1_LdPkDiv_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S1_LdPkDiv_7_5", FIELD_fld_F4_S1_LdPkDiv_7_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S1_LdPkDiv_7_6", FIELD_fld_F4_S1_LdPkDiv_7_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S1_LdPkDiv_7_7", FIELD_fld_F4_S1_LdPkDiv_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S1_LdPkDiv_9_5", FIELD_fld_F4_S1_LdPkDiv_9_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S1_LdPkDiv_9_9", FIELD_fld_F4_S1_LdPkDiv_9_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_11_11", FIELD_fld_F4_S2_Mul_11_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_13_8", FIELD_fld_F4_S2_Mul_13_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_16_11", FIELD_fld_F4_S2_Mul_16_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_16_12", FIELD_fld_F4_S2_Mul_16_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_16_13", FIELD_fld_F4_S2_Mul_16_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_16_2", FIELD_fld_F4_S2_Mul_16_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_16_4", FIELD_fld_F4_S2_Mul_16_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_16_8", FIELD_fld_F4_S2_Mul_16_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_16_9", FIELD_fld_F4_S2_Mul_16_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_20_0", FIELD_fld_F4_S2_Mul_20_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_20_17", FIELD_fld_F4_S2_Mul_20_17, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_20_18", FIELD_fld_F4_S2_Mul_20_18, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_20_19", FIELD_fld_F4_S2_Mul_20_19, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_3_0", FIELD_fld_F4_S2_Mul_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_3_2", FIELD_fld_F4_S2_Mul_3_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_3_3", FIELD_fld_F4_S2_Mul_3_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_srE1", FIELD_fld_bbe_sem_multiply_srE1, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_ssE1", FIELD_fld_bbe_sem_multiply_ssE1, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_multiply_st", FIELD_fld_bbe_sem_multiply_st, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_BBE_SELMAXIDX_arr", FIELD_fld_BBE_SELMAXIDX_arr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_BBE_SELMAXIDX_itlv", FIELD_fld_BBE_SELMAXIDX_itlv, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_BBE_SELMAXIDX_vbr", FIELD_fld_BBE_SELMAXIDX_vbr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_11_0", FIELD_fld_F4_S3_ALU_11_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_11_11", FIELD_fld_F4_S3_ALU_11_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_11_4", FIELD_fld_F4_S3_ALU_11_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_11_7", FIELD_fld_F4_S3_ALU_11_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_11_8", FIELD_fld_F4_S3_ALU_11_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_11_9", FIELD_fld_F4_S3_ALU_11_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_15_0", FIELD_fld_F4_S3_ALU_15_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_15_11", FIELD_fld_F4_S3_ALU_15_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_15_12", FIELD_fld_F4_S3_ALU_15_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_15_13", FIELD_fld_F4_S3_ALU_15_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_15_14", FIELD_fld_F4_S3_ALU_15_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_15_4", FIELD_fld_F4_S3_ALU_15_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_15_5", FIELD_fld_F4_S3_ALU_15_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_15_8", FIELD_fld_F4_S3_ALU_15_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_15_9", FIELD_fld_F4_S3_ALU_15_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_21_0", FIELD_fld_F4_S3_ALU_21_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_21_11", FIELD_fld_F4_S3_ALU_21_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_21_12", FIELD_fld_F4_S3_ALU_21_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_21_14", FIELD_fld_F4_S3_ALU_21_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_21_16", FIELD_fld_F4_S3_ALU_21_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_21_17", FIELD_fld_F4_S3_ALU_21_17, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_21_18", FIELD_fld_F4_S3_ALU_21_18, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_21_19", FIELD_fld_F4_S3_ALU_21_19, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_21_4", FIELD_fld_F4_S3_ALU_21_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_21_8", FIELD_fld_F4_S3_ALU_21_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_3_0", FIELD_fld_F4_S3_ALU_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_6_0", FIELD_fld_F4_S3_ALU_6_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_7_0", FIELD_fld_F4_S3_ALU_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_7_4", FIELD_fld_F4_S3_ALU_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_7_6", FIELD_fld_F4_S3_ALU_7_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_7_7", FIELD_fld_F4_S3_ALU_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_divide_vr", FIELD_fld_bbe_sem_divide_vr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_divide_vs", FIELD_fld_bbe_sem_divide_vs, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_divide_vt", FIELD_fld_bbe_sem_divide_vt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_divide_wvr", FIELD_fld_bbe_sem_divide_wvr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_dualpeak_arr", FIELD_fld_bbe_sem_dualpeak_arr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_dualpeak_sa", FIELD_fld_bbe_sem_dualpeak_sa, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_dualpeak_vbr", FIELD_fld_bbe_sem_dualpeak_vbr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_dualpeak_vbt", FIELD_fld_bbe_sem_dualpeak_vbt, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_dualpeak_vr", FIELD_fld_bbe_sem_dualpeak_vr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_dualpeak_vs", FIELD_fld_bbe_sem_dualpeak_vs, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_dualpeak_wvr", FIELD_fld_bbe_sem_dualpeak_wvr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S0_St_18_0", FIELD_fld_F6_S0_St_18_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S0_St_18_12", FIELD_fld_F6_S0_St_18_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S0_St_18_13", FIELD_fld_F6_S0_St_18_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S0_St_18_14", FIELD_fld_F6_S0_St_18_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S0_St_18_15", FIELD_fld_F6_S0_St_18_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S0_St_18_16", FIELD_fld_F6_S0_St_18_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S0_St_18_4", FIELD_fld_F6_S0_St_18_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S0_St_18_8", FIELD_fld_F6_S0_St_18_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S0_St_3_0", FIELD_fld_F6_S0_St_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S0_St_6_4", FIELD_fld_F6_S0_St_6_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S0_St_7_0", FIELD_fld_F6_S0_St_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S0_St_7_1", FIELD_fld_F6_S0_St_7_1, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S0_St_7_4", FIELD_fld_F6_S0_St_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S0_St_7_7", FIELD_fld_F6_S0_St_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S1_LdPk_11_4", FIELD_fld_F6_S1_LdPk_11_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S1_LdPk_11_8", FIELD_fld_F6_S1_LdPk_11_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S1_LdPk_16_0", FIELD_fld_F6_S1_LdPk_16_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S1_LdPk_16_12", FIELD_fld_F6_S1_LdPk_16_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S1_LdPk_16_14", FIELD_fld_F6_S1_LdPk_16_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S1_LdPk_16_8", FIELD_fld_F6_S1_LdPk_16_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S1_LdPk_2_0", FIELD_fld_F6_S1_LdPk_2_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S1_LdPk_7_2", FIELD_fld_F6_S1_LdPk_7_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S1_LdPk_7_4", FIELD_fld_F6_S1_LdPk_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S1_LdPk_7_5", FIELD_fld_F6_S1_LdPk_7_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S1_LdPk_7_7", FIELD_fld_F6_S1_LdPk_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S2_Mul_11_10", FIELD_fld_F6_S2_Mul_11_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S2_Mul_11_6", FIELD_fld_F6_S2_Mul_11_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S2_Mul_16_0", FIELD_fld_F6_S2_Mul_16_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S2_Mul_16_13", FIELD_fld_F6_S2_Mul_16_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S2_Mul_16_14", FIELD_fld_F6_S2_Mul_16_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S2_Mul_3_0", FIELD_fld_F6_S2_Mul_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S2_Mul_3_1", FIELD_fld_F6_S2_Mul_3_1, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S2_Mul_3_3", FIELD_fld_F6_S2_Mul_3_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S2_Mul_7_0", FIELD_fld_F6_S2_Mul_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S2_Mul_7_5", FIELD_fld_F6_S2_Mul_7_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S2_Mul_7_6", FIELD_fld_F6_S2_Mul_7_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S2_Mul_7_7", FIELD_fld_F6_S2_Mul_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_15_12", FIELD_fld_F6_S3_ALUFIRFFT_15_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_21_0", FIELD_fld_F6_S3_ALUFIRFFT_21_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_21_10", FIELD_fld_F6_S3_ALUFIRFFT_21_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_21_11", FIELD_fld_F6_S3_ALUFIRFFT_21_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_21_12", FIELD_fld_F6_S3_ALUFIRFFT_21_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_21_16", FIELD_fld_F6_S3_ALUFIRFFT_21_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_21_17", FIELD_fld_F6_S3_ALUFIRFFT_21_17, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_21_19", FIELD_fld_F6_S3_ALUFIRFFT_21_19, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_21_20", FIELD_fld_F6_S3_ALUFIRFFT_21_20, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_21_8", FIELD_fld_F6_S3_ALUFIRFFT_21_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_7_0", FIELD_fld_F6_S3_ALUFIRFFT_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_7_4", FIELD_fld_F6_S3_ALUFIRFFT_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_7_7", FIELD_fld_F6_S3_ALUFIRFFT_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_alu_vu", FIELD_fld_bbe_sem_vec_alu_vu, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_slct", FIELD_fld_bbe_sem_vec_shift_select_slct, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_slct_h", FIELD_fld_bbe_sem_vec_shift_select_slct_h, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_vec_shift_select_vu", FIELD_fld_bbe_sem_vec_shift_select_vu, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S4_Move_12_0", FIELD_fld_F6_S4_Move_12_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S4_Move_12_11", FIELD_fld_F6_S4_Move_12_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S4_Move_12_12", FIELD_fld_F6_S4_Move_12_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S4_Move_12_8", FIELD_fld_F6_S4_Move_12_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S4_Move_3_0", FIELD_fld_F6_S4_Move_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_11_0", FIELD_fld_F11_S0_LdStALU_11_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_11_2", FIELD_fld_F11_S0_LdStALU_11_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_11_4", FIELD_fld_F11_S0_LdStALU_11_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_11_8", FIELD_fld_F11_S0_LdStALU_11_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_14_14", FIELD_fld_F11_S0_LdStALU_14_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_22_0", FIELD_fld_F11_S0_LdStALU_22_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_22_12", FIELD_fld_F11_S0_LdStALU_22_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_22_13", FIELD_fld_F11_S0_LdStALU_22_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_22_14", FIELD_fld_F11_S0_LdStALU_22_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_22_15", FIELD_fld_F11_S0_LdStALU_22_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_22_16", FIELD_fld_F11_S0_LdStALU_22_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_22_17", FIELD_fld_F11_S0_LdStALU_22_17, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_22_18", FIELD_fld_F11_S0_LdStALU_22_18, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_22_4", FIELD_fld_F11_S0_LdStALU_22_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_22_8", FIELD_fld_F11_S0_LdStALU_22_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_3_0", FIELD_fld_F11_S0_LdStALU_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_3_3", FIELD_fld_F11_S0_LdStALU_3_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_7_0", FIELD_fld_F11_S0_LdStALU_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_7_1", FIELD_fld_F11_S0_LdStALU_7_1, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_7_4", FIELD_fld_F11_S0_LdStALU_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_7_6", FIELD_fld_F11_S0_LdStALU_7_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S1_LdPk_10_8", FIELD_fld_F11_S1_LdPk_10_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S1_LdPk_10_9", FIELD_fld_F11_S1_LdPk_10_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S1_LdPk_11_11", FIELD_fld_F11_S1_LdPk_11_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S1_LdPk_17_0", FIELD_fld_F11_S1_LdPk_17_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S1_LdPk_17_12", FIELD_fld_F11_S1_LdPk_17_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S1_LdPk_17_13", FIELD_fld_F11_S1_LdPk_17_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S1_LdPk_17_16", FIELD_fld_F11_S1_LdPk_17_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S1_LdPk_17_8", FIELD_fld_F11_S1_LdPk_17_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S1_LdPk_5_0", FIELD_fld_F11_S1_LdPk_5_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S1_LdPk_5_3", FIELD_fld_F11_S1_LdPk_5_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S1_LdPk_5_4", FIELD_fld_F11_S1_LdPk_5_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S1_LdPk_5_5", FIELD_fld_F11_S1_LdPk_5_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S1_LdPk_7_0", FIELD_fld_F11_S1_LdPk_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S1_LdPk_7_4", FIELD_fld_F11_S1_LdPk_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S0_LdStALU_11_4", FIELD_fld_F9_S0_LdStALU_11_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S0_LdStALU_18_0", FIELD_fld_F9_S0_LdStALU_18_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S0_LdStALU_18_12", FIELD_fld_F9_S0_LdStALU_18_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S0_LdStALU_18_14", FIELD_fld_F9_S0_LdStALU_18_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S0_LdStALU_18_15", FIELD_fld_F9_S0_LdStALU_18_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S0_LdStALU_7_4", FIELD_fld_F9_S0_LdStALU_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S1_None_0_0", FIELD_fld_F9_S1_None_0_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S2_None_0_0", FIELD_fld_F9_S2_None_0_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S3_ALU_10_1", FIELD_fld_F9_S3_ALU_10_1, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S3_ALU_10_8", FIELD_fld_F9_S3_ALU_10_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S3_ALU_11_0", FIELD_fld_F9_S3_ALU_11_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S3_ALU_11_8", FIELD_fld_F9_S3_ALU_11_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S3_ALU_15_15", FIELD_fld_F9_S3_ALU_15_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S3_ALU_19_0", FIELD_fld_F9_S3_ALU_19_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S3_ALU_19_15", FIELD_fld_F9_S3_ALU_19_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S3_ALU_19_16", FIELD_fld_F9_S3_ALU_19_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S3_ALU_19_18", FIELD_fld_F9_S3_ALU_19_18, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S3_ALU_19_19", FIELD_fld_F9_S3_ALU_19_19, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S3_ALU_3_0", FIELD_fld_F9_S3_ALU_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S3_ALU_3_1", FIELD_fld_F9_S3_ALU_3_1, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S3_ALU_7_0", FIELD_fld_F9_S3_ALU_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S3_ALU_7_1", FIELD_fld_F9_S3_ALU_7_1, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S3_ALU_7_5", FIELD_fld_F9_S3_ALU_7_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F9_S3_ALU_7_7", FIELD_fld_F9_S3_ALU_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S0_LdStALU_11_4", FIELD_fld_F10_S0_LdStALU_11_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S0_LdStALU_11_8", FIELD_fld_F10_S0_LdStALU_11_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S0_LdStALU_20_0", FIELD_fld_F10_S0_LdStALU_20_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S0_LdStALU_20_12", FIELD_fld_F10_S0_LdStALU_20_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S0_LdStALU_20_14", FIELD_fld_F10_S0_LdStALU_20_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S0_LdStALU_20_15", FIELD_fld_F10_S0_LdStALU_20_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S0_LdStALU_20_16", FIELD_fld_F10_S0_LdStALU_20_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S0_LdStALU_3_0", FIELD_fld_F10_S0_LdStALU_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S0_LdStALU_7_4", FIELD_fld_F10_S0_LdStALU_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S1_None_0_0", FIELD_fld_F10_S1_None_0_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S2_Mul_11_10", FIELD_fld_F10_S2_Mul_11_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S2_Mul_14_10", FIELD_fld_F10_S2_Mul_14_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S2_Mul_14_11", FIELD_fld_F10_S2_Mul_14_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S2_Mul_14_12", FIELD_fld_F10_S2_Mul_14_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S2_Mul_14_4", FIELD_fld_F10_S2_Mul_14_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S2_Mul_14_6", FIELD_fld_F10_S2_Mul_14_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S2_Mul_14_8", FIELD_fld_F10_S2_Mul_14_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S2_Mul_18_0", FIELD_fld_F10_S2_Mul_18_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S2_Mul_18_15", FIELD_fld_F10_S2_Mul_18_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S2_Mul_18_17", FIELD_fld_F10_S2_Mul_18_17, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S2_Mul_3_0", FIELD_fld_F10_S2_Mul_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S2_Mul_7_0", FIELD_fld_F10_S2_Mul_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S2_Mul_7_7", FIELD_fld_F10_S2_Mul_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S0_St_18_0", FIELD_fld_F12_S0_St_18_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S0_St_18_12", FIELD_fld_F12_S0_St_18_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S0_St_18_16", FIELD_fld_F12_S0_St_18_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S0_St_7_0", FIELD_fld_F12_S0_St_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S0_St_7_4", FIELD_fld_F12_S0_St_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_bbe_sem_ld_st_arr", FIELD_fld_bbe_sem_ld_st_arr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S1_Ld_18_0", FIELD_fld_F12_S1_Ld_18_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S1_Ld_18_12", FIELD_fld_F12_S1_Ld_18_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S1_Ld_18_16", FIELD_fld_F12_S1_Ld_18_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S1_Ld_2_0", FIELD_fld_F12_S1_Ld_2_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S1_Ld_7_4", FIELD_fld_F12_S1_Ld_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S1_Ld_7_5", FIELD_fld_F12_S1_Ld_7_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S1_Ld_7_6", FIELD_fld_F12_S1_Ld_7_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S2_Mul_17_0", FIELD_fld_F12_S2_Mul_17_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S2_Mul_17_14", FIELD_fld_F12_S2_Mul_17_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S2_Mul_3_0", FIELD_fld_F12_S2_Mul_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S2_Mul_3_3", FIELD_fld_F12_S2_Mul_3_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S3_ALUFIRFFT_22_0", FIELD_fld_F12_S3_ALUFIRFFT_22_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S3_ALUFIRFFT_22_16", FIELD_fld_F12_S3_ALUFIRFFT_22_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S3_ALUFIRFFT_22_17", FIELD_fld_F12_S3_ALUFIRFFT_22_17, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S3_ALUFIRFFT_22_19", FIELD_fld_F12_S3_ALUFIRFFT_22_19, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S3_ALUFIRFFT_22_20", FIELD_fld_F12_S3_ALUFIRFFT_22_20, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S3_ALUFIRFFT_7_0", FIELD_fld_F12_S3_ALUFIRFFT_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S4_Move_5_0", FIELD_fld_F12_S4_Move_5_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S4_Move_5_4", FIELD_fld_F12_S4_Move_5_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_Inst_19_16", FIELD_fld_Inst_19_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_Inst_23_16", FIELD_fld_Inst_23_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_Inst_23_22", FIELD_fld_Inst_23_22, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_Inst_3_0", FIELD_fld_Inst_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_Inst_7_0", FIELD_fld_Inst_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S0_11_4", FIELD_fld_F110_S0_11_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_11_4", FIELD_fld_F100_S0_11_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S0_7_4", FIELD_fld_F110_S0_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_7_4", FIELD_fld_F100_S0_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S0_11_9", FIELD_fld_F110_S0_11_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S0_28_27", FIELD_fld_F110_S0_28_27, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_11_9", FIELD_fld_F100_S0_11_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_28_27", FIELD_fld_F100_S0_28_27, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S0_11_8", FIELD_fld_F110_S0_11_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_11_8", FIELD_fld_F100_S0_11_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S0_3_0", FIELD_fld_F110_S0_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_3_0", FIELD_fld_F100_S0_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S0_28_12", FIELD_fld_F110_S0_28_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S1_12_12", FIELD_fld_F110_S1_12_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_28_12", FIELD_fld_F100_S0_28_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S1_19_12", FIELD_fld_F100_S1_19_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S0_28_16", FIELD_fld_F110_S0_28_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_28_16", FIELD_fld_F100_S0_28_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S0_28_17", FIELD_fld_F110_S0_28_17, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S0_28_18", FIELD_fld_F110_S0_28_18, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S1_18_0", FIELD_fld_F110_S1_18_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_22_0", FIELD_fld_F110_S2_22_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S3_18_0", FIELD_fld_F110_S3_18_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S1_19_0", FIELD_fld_F100_S1_19_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_21_0", FIELD_fld_F100_S2_21_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S0_28_13", FIELD_fld_F110_S0_28_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S1_7_7", FIELD_fld_F110_S1_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S1_18_14", FIELD_fld_F110_S1_18_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_28_13", FIELD_fld_F100_S0_28_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S1_19_13", FIELD_fld_F100_S1_19_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S0_28_4", FIELD_fld_F110_S0_28_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_28_4", FIELD_fld_F100_S0_28_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S0_28_5", FIELD_fld_F110_S0_28_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_28_9", FIELD_fld_F100_S0_28_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S0_28_8", FIELD_fld_F110_S0_28_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_28_8", FIELD_fld_F100_S0_28_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_14_14", FIELD_fld_F100_S0_14_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_28_14", FIELD_fld_F100_S0_28_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_11_10", FIELD_fld_F100_S0_11_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S1_7_4", FIELD_fld_F100_S1_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_28_17", FIELD_fld_F100_S0_28_17, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S1_18_12", FIELD_fld_F110_S1_18_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S1_7_7", FIELD_fld_F100_S1_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_28_15", FIELD_fld_F100_S0_28_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_3_0", FIELD_fld_F110_S2_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_3_3", FIELD_fld_F100_S2_3_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_4_0", FIELD_fld_F110_S2_4_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_3_0", FIELD_fld_F100_S2_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_14_14", FIELD_fld_F100_S2_14_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_4_4", FIELD_fld_F110_S2_4_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_21_14", FIELD_fld_F100_S2_21_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_17_15", FIELD_fld_F110_S2_17_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_22_20", FIELD_fld_F110_S2_22_20, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_17_11", FIELD_fld_F110_S2_17_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_17_4", FIELD_fld_F110_S2_17_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S1_2_0", FIELD_fld_F100_S1_2_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_17_8", FIELD_fld_F110_S2_17_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S1_7_5", FIELD_fld_F100_S1_7_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_3_2", FIELD_fld_F100_S3_3_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_22_15", FIELD_fld_F100_S3_22_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_22_19", FIELD_fld_F100_S3_22_19, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S1_7_0", FIELD_fld_F100_S1_7_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_11_0", FIELD_fld_F100_S2_11_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_0_0", FIELD_fld_F100_S3_0_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_11_6", FIELD_fld_F100_S2_11_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_21_12", FIELD_fld_F100_S2_21_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_21_8", FIELD_fld_F100_S2_21_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S1_19_16", FIELD_fld_F100_S1_19_16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LoadStoresemantic_offset", FIELD_fld_radar_LoadStoresemantic_offset, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LoadStoresemantic_ars", FIELD_fld_radar_LoadStoresemantic_ars, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LoadStoresemantic_z24", FIELD_fld_radar_LoadStoresemantic_z24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LoadStoresemantic_offsetn", FIELD_fld_radar_LoadStoresemantic_offsetn, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LoadStoresemantic_x24", FIELD_fld_radar_LoadStoresemantic_x24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F12_S0_St_18_13", FIELD_fld_F12_S0_St_18_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S1_LdPk_16_13", FIELD_fld_F6_S1_LdPk_16_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_19_13", FIELD_fld_F2_S0_LdSt_19_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_9_8", FIELD_fld_F0_S0_LdStALU_9_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_ALUsem_y24", FIELD_fld_radar_ALUsem_y24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_21_15", FIELD_fld_F100_S2_21_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_ALUPredsem_y24", FIELD_fld_radar_ALUPredsem_y24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_21_18", FIELD_fld_F100_S2_21_18, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_ALUsem_x24", FIELD_fld_radar_ALUsem_x24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_ALUsem_z24", FIELD_fld_radar_ALUsem_z24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_3_1", FIELD_fld_F100_S3_3_1, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S0_LdStALU_9_5", FIELD_fld_F10_S0_LdStALU_9_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_ALUPredsem_vb16", FIELD_fld_radar_ALUPredsem_vb16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_ALUPredsem_x24", FIELD_fld_radar_ALUPredsem_x24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_ALUPredsem_z24", FIELD_fld_radar_ALUPredsem_z24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_9_5", FIELD_fld_F110_S2_9_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_9_5", FIELD_fld_F100_S2_9_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_5_4", FIELD_fld_F11_S0_LdStALU_5_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_11_9", FIELD_fld_F11_S0_LdStALU_11_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_RedOpssem_x24", FIELD_fld_radar_RedOpssem_x24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_RedOpssem_z24", FIELD_fld_radar_RedOpssem_z24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S0_LdStALU_4_0", FIELD_fld_F10_S0_LdStALU_4_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_RedOpssem_vb16", FIELD_fld_radar_RedOpssem_vb16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S0_LdStALU_4_3", FIELD_fld_F10_S0_LdStALU_4_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_ALUsem_vs16", FIELD_fld_radar_ALUsem_vs16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_22_8", FIELD_fld_F110_S2_22_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_13_10", FIELD_fld_F100_S3_13_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S0_LdStALU_20_13", FIELD_fld_F10_S0_LdStALU_20_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_22_10", FIELD_fld_F11_S0_LdStALU_22_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_21_9", FIELD_fld_F6_S3_ALUFIRFFT_21_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_7_4", FIELD_fld_F100_S3_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_3_0", FIELD_fld_F6_S3_ALUFIRFFT_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_15_14", FIELD_fld_F6_S3_ALUFIRFFT_15_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_4_0", FIELD_fld_F0_S0_LdStALU_4_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MOVEsemantic_x16", FIELD_fld_radar_MOVEsemantic_x16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_12_8", FIELD_fld_F4_S3_ALU_12_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_3_0", FIELD_fld_F100_S3_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MOVEsemantic_x24", FIELD_fld_radar_MOVEsemantic_x24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MOVEsemantic_z16", FIELD_fld_radar_MOVEsemantic_z16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_22_14", FIELD_fld_F100_S3_22_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_20_17", FIELD_fld_F3_S3_ALU_20_17, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_19_11", FIELD_fld_F2_S0_LdSt_19_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_28_10", FIELD_fld_F0_S0_LdStALU_28_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_14_14", FIELD_fld_F100_S3_14_14, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_21_18", FIELD_fld_F6_S3_ALUFIRFFT_21_18, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_3_2", FIELD_fld_F2_S0_LdSt_3_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_13_11", FIELD_fld_F2_S0_LdSt_13_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_4_4", FIELD_fld_F0_S0_LdStALU_4_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_14_10", FIELD_fld_F0_S0_LdStALU_14_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MOVEWidesemantic_x24", FIELD_fld_radar_MOVEWidesemantic_x24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MOVEWidesemantic_z40", FIELD_fld_radar_MOVEWidesemantic_z40, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_17_10", FIELD_fld_F110_S2_17_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_4_0", FIELD_fld_F100_S2_4_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_11_10", FIELD_fld_F100_S2_11_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MOVEWidesemantic_x40", FIELD_fld_radar_MOVEWidesemantic_x40, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MOVEWidesemantic_z24", FIELD_fld_radar_MOVEWidesemantic_z24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_16_7", FIELD_fld_F4_S2_Mul_16_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S1_LdPk_17_10", FIELD_fld_F0_S1_LdPk_17_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MOVEWidesemantic_vb16", FIELD_fld_radar_MOVEWidesemantic_vb16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_9_0", FIELD_fld_F110_S2_9_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_9_6", FIELD_fld_F100_S2_9_6, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S1_LdPk_2_2", FIELD_fld_F6_S1_LdPk_2_2, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S2_Mul_7_7", FIELD_fld_F4_S2_Mul_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S2_Mul_11_11", FIELD_fld_F0_S2_Mul_11_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MOVEsemantic_ival", FIELD_fld_radar_MOVEsemantic_ival, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_12_7", FIELD_fld_F4_S3_ALU_12_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_4_3", FIELD_fld_F3_S3_ALU_4_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_6_3", FIELD_fld_F2_S0_LdSt_6_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_9_8", FIELD_fld_F2_S0_LdSt_9_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MOVEsemantic_ars", FIELD_fld_radar_MOVEsemantic_ars, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MOVEsemantic_z24", FIELD_fld_radar_MOVEsemantic_z24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_10_8", FIELD_fld_F6_S3_ALUFIRFFT_10_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_12_4", FIELD_fld_F4_S3_ALU_12_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MOVEsemantic_vb16", FIELD_fld_radar_MOVEsemantic_vb16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_9_4", FIELD_fld_F110_S2_9_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_9_4", FIELD_fld_F100_S3_9_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_6_4", FIELD_fld_F6_S3_ALUFIRFFT_6_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_10_9", FIELD_fld_F6_S3_ALUFIRFFT_10_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_12_11", FIELD_fld_F4_S3_ALU_12_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_4_4", FIELD_fld_F3_S3_ALU_4_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_9_9", FIELD_fld_F2_S0_LdSt_9_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_9_4", FIELD_fld_F0_S0_LdStALU_9_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MOVEsemantic_arr", FIELD_fld_radar_MOVEsemantic_arr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_22_10", FIELD_fld_F100_S3_22_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_8_7", FIELD_fld_F6_S3_ALUFIRFFT_8_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F4_S3_ALU_21_13", FIELD_fld_F4_S3_ALU_21_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F3_S3_ALU_11_5", FIELD_fld_F3_S3_ALU_11_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F2_S0_LdSt_19_10", FIELD_fld_F2_S0_LdSt_19_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_SHIFTsemantic_svalU", FIELD_fld_radar_SHIFTsemantic_svalU, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_22_15", FIELD_fld_F110_S2_22_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_22_18", FIELD_fld_F110_S2_22_18, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_22_18", FIELD_fld_F100_S3_22_18, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_SHIFTsemantic_sval", FIELD_fld_radar_SHIFTsemantic_sval, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_SHIFTsemantic_x24", FIELD_fld_radar_SHIFTsemantic_x24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_SHIFTsemantic_z24", FIELD_fld_radar_SHIFTsemantic_z24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_17_15", FIELD_fld_F100_S3_17_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_3_1", FIELD_fld_F0_S3_ALU_3_1, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_SHIFTsemantic_vb16", FIELD_fld_radar_SHIFTsemantic_vb16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_22_19", FIELD_fld_F110_S2_22_19, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_SHIFTsemantic_vs16", FIELD_fld_radar_SHIFTsemantic_vs16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_4_3", FIELD_fld_F110_S2_4_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_7_7", FIELD_fld_F100_S3_7_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_3_3", FIELD_fld_F6_S3_ALUFIRFFT_3_3, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_8_8", FIELD_fld_F6_S3_ALUFIRFFT_8_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_22_0", FIELD_fld_F100_S3_22_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S1_LdPk_17_4", FIELD_fld_F11_S1_LdPk_17_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_21_4", FIELD_fld_F0_S3_ALU_21_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MISCsemanticLS_offset", FIELD_fld_radar_MISCsemanticLS_offset, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MISCsemantic_z24", FIELD_fld_radar_MISCsemantic_z24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_9_0", FIELD_fld_F100_S3_9_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S1_LdPk_3_0", FIELD_fld_F11_S1_LdPk_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_9_0", FIELD_fld_F0_S3_ALU_9_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_9_4", FIELD_fld_F0_S3_ALU_9_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MISCsemantic_ars", FIELD_fld_radar_MISCsemantic_ars, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_22_4", FIELD_fld_F100_S3_22_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MISCsemanticLS_ars", FIELD_fld_radar_MISCsemanticLS_ars, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MISCsemanticLS_arr", FIELD_fld_radar_MISCsemanticLS_arr, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_MISCsemanticLS_art", FIELD_fld_radar_MISCsemanticLS_art, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOGICALsemantic_y24", FIELD_fld_radar_LOGICALsemantic_y24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOGICALsemantic_x24", FIELD_fld_radar_LOGICALsemantic_x24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOGICALsemantic_z24", FIELD_fld_radar_LOGICALsemantic_z24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_SELECTsemantic_sval", FIELD_fld_radar_SELECTsemantic_sval, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_9_9", FIELD_fld_F0_S3_ALU_9_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_9_9", FIELD_fld_F110_S2_9_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_9_9", FIELD_fld_F100_S3_9_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_SELECTsemantic_svalc", FIELD_fld_radar_SELECTsemantic_svalc, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_9_8", FIELD_fld_F0_S3_ALU_9_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_SELECTsemantic_vb16", FIELD_fld_radar_SELECTsemantic_vb16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_9_8", FIELD_fld_F110_S2_9_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_9_8", FIELD_fld_F100_S3_9_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S3_ALU_9_5", FIELD_fld_F0_S3_ALU_9_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_SELECTsemantic_y24", FIELD_fld_radar_SELECTsemantic_y24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_SELECTsemantic_x24", FIELD_fld_radar_SELECTsemantic_x24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_SELECTsemantic_z24", FIELD_fld_radar_SELECTsemantic_z24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_SELECTsemantic_vs16", FIELD_fld_radar_SELECTsemantic_vs16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_COMPAREsem_y24", FIELD_fld_radar_COMPAREsem_y24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_COMPAREsem_x24", FIELD_fld_radar_COMPAREsem_x24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_COMPAREsem_vbz16", FIELD_fld_radar_COMPAREsem_vbz16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_14_10", FIELD_fld_F110_S2_14_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_14_10", FIELD_fld_F100_S2_14_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_14_12", FIELD_fld_F11_S0_LdStALU_14_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_11_11", FIELD_fld_F6_S3_ALUFIRFFT_11_11, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_16_13", FIELD_fld_F6_S3_ALUFIRFFT_16_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_14_13", FIELD_fld_F100_S2_14_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_15_13", FIELD_fld_F6_S3_ALUFIRFFT_15_13, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S2_14_5", FIELD_fld_F110_S2_14_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S2_14_5", FIELD_fld_F100_S2_14_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_14_9", FIELD_fld_F11_S0_LdStALU_14_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F6_S3_ALUFIRFFT_11_9", FIELD_fld_F6_S3_ALUFIRFFT_11_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F1_S2_WALUMul_11_7", FIELD_fld_F1_S2_WALUMul_11_7, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_COMPAREsem_vb16", FIELD_fld_radar_COMPAREsem_vb16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOOKUP_oneOnly_z24", FIELD_fld_radar_LOOKUP_oneOnly_z24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOOKUP_oneOnly_mode", FIELD_fld_radar_LOOKUP_oneOnly_mode, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOOKUP_oneOnly_offset", FIELD_fld_radar_LOOKUP_oneOnly_offset, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOOKUP_oneOnly_ars", FIELD_fld_radar_LOOKUP_oneOnly_ars, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOOKUP_oneOnly_z16", FIELD_fld_radar_LOOKUP_oneOnly_z16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOOKUP_oneOnly_x24", FIELD_fld_radar_LOOKUP_oneOnly_x24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOOKUP_oneOnly_vb16", FIELD_fld_radar_LOOKUP_oneOnly_vb16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOOKUP_oneOnly_x16", FIELD_fld_radar_LOOKUP_oneOnly_x16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F11_S0_LdStALU_12_12", FIELD_fld_F11_S0_LdStALU_12_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOOKUP_banked_z24", FIELD_fld_radar_LOOKUP_banked_z24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S1_11_9", FIELD_fld_F110_S1_11_9, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S1_18_18", FIELD_fld_F110_S1_18_18, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S3_18_15", FIELD_fld_F110_S3_18_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_6_4", FIELD_fld_F100_S0_6_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S1_19_15", FIELD_fld_F100_S1_19_15, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S0_LdStALU_9_8", FIELD_fld_F10_S0_LdStALU_9_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S0_LdStALU_20_17", FIELD_fld_F10_S0_LdStALU_20_17, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_9_5", FIELD_fld_F0_S0_LdStALU_9_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOOKUP_banked_mode", FIELD_fld_radar_LOOKUP_banked_mode, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOOKUP_banked_offset", FIELD_fld_radar_LOOKUP_banked_offset, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOOKUP_banked_ars", FIELD_fld_radar_LOOKUP_banked_ars, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOOKUP_banked_z16", FIELD_fld_radar_LOOKUP_banked_z16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S1_7_4", FIELD_fld_F110_S1_7_4, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S3_8_8", FIELD_fld_F110_S3_8_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S1_12_12", FIELD_fld_F100_S1_12_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F10_S0_LdStALU_14_12", FIELD_fld_F10_S0_LdStALU_14_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_14_12", FIELD_fld_F0_S0_LdStALU_14_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOOKUP_banked_x24", FIELD_fld_radar_LOOKUP_banked_x24, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S0_28_21", FIELD_fld_F110_S0_28_21, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_28_18", FIELD_fld_F100_S0_28_18, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_11_10", FIELD_fld_F0_S0_LdStALU_11_10, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_28_20", FIELD_fld_F0_S0_LdStALU_28_20, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOOKUP_banked_vb16", FIELD_fld_radar_LOOKUP_banked_vb16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_LOOKUP_banked_x16", FIELD_fld_radar_LOOKUP_banked_x16, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S0_12_12", FIELD_fld_F100_S0_12_12, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F0_S0_LdStALU_7_5", FIELD_fld_F0_S0_LdStALU_7_5, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_SETGETBT_semantic_valOut", FIELD_fld_radar_SETGETBT_semantic_valOut, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S3_3_0", FIELD_fld_F110_S3_3_0, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_SETGETBT_semantic_val", FIELD_fld_radar_SETGETBT_semantic_val, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_radar_SETGETBT_semantic_writeOK", FIELD_fld_radar_SETGETBT_semantic_writeOK, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F110_S3_18_8", FIELD_fld_F110_S3_18_8, -1, 0, 0, 0, 0, 0, 0 },
  { "fld_F100_S3_22_8", FIELD_fld_F100_S3_22_8, -1, 0, 0, 0, 0, 0, 0 }
};

enum xtensa_operand_id {
  OPERAND_soffsetx4,
  OPERAND_immr,
  OPERAND_uimm12x8,
  OPERAND_simm4,
  OPERAND_arr,
  OPERAND_ars,
  OPERAND__ars_invisible,
  OPERAND_art,
  OPERAND_ar0,
  OPERAND_ar4,
  OPERAND_ar8,
  OPERAND_ar12,
  OPERAND_ars_entry,
  OPERAND_immrx4,
  OPERAND_lsi4x4,
  OPERAND_simm7,
  OPERAND_uimm6,
  OPERAND_ai4const,
  OPERAND_b4const,
  OPERAND_b4constu,
  OPERAND_immt,
  OPERAND_uimm8,
  OPERAND_uimm8x2,
  OPERAND_uimm8x4,
  OPERAND_uimm4x16,
  OPERAND_uimmrx4,
  OPERAND_simm8,
  OPERAND_simm8x256,
  OPERAND_simm12b,
  OPERAND_msalp32,
  OPERAND_op2p1,
  OPERAND_label8,
  OPERAND_ulabel8,
  OPERAND_label12,
  OPERAND_soffset,
  OPERAND_uimm16x4,
  OPERAND_bbi,
  OPERAND_imm16,
  OPERAND_sae,
  OPERAND_sas,
  OPERAND_sargt,
  OPERAND_s,
  OPERAND_imms,
  OPERAND_imms1,
  OPERAND_bt,
  OPERAND_bs,
  OPERAND_br,
  OPERAND_bt2,
  OPERAND_bs2,
  OPERAND_br2,
  OPERAND_bt4,
  OPERAND_bs4,
  OPERAND_br4,
  OPERAND_bt8,
  OPERAND_bs8,
  OPERAND_br8,
  OPERAND_bt16,
  OPERAND_bs16,
  OPERAND_br16,
  OPERAND_brall,
  OPERAND_tp7,
  OPERAND_xt_wbr15_label,
  OPERAND_xt_wbr18_label,
  OPERAND_opnd_bbe_sem_vec_alu_vr,
  OPERAND_opnd_bbe_sem_vec_alu_vt,
  OPERAND_opnd_bbe_sem_multiply_wvr,
  OPERAND_opnd_bbe_sem_multiply_wvt,
  OPERAND_opnd_bbe_sem_vec_alu_vs,
  OPERAND_opnd_bbe_sem_vec_alu_vbr,
  OPERAND_opnd_bbe_sem_multiply_wvsM2,
  OPERAND_opnd_bbe_sem_multiply_vr,
  OPERAND_opnd_bbe_sem_multiply_vs,
  OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbr,
  OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbs,
  OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbt,
  OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr,
  OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvsM1,
  OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt,
  OPERAND_opnd_bbe_sem_vec_alu_vbt,
  OPERAND_opnd_bbe_sem_multiply_idx16,
  OPERAND_opnd_bbe_sem_multiply_vt,
  OPERAND_opnd_bbe_sem_multiply_dspr_code,
  OPERAND_opnd_bbe_sem_multiply_idx8,
  OPERAND_opnd_bbe_sem_wvec_pack_wvr,
  OPERAND_opnd_bbe_sem_wvec_pack_vt,
  OPERAND_opnd_bbe_sem_vec_shift_select_slct,
  OPERAND_opnd_bbe_sem_vec_shift_select_vr,
  OPERAND_opnd_bbe_sem_vec_shift_select_vs,
  OPERAND_opnd_bbe_sem_vec_shift_select_vu,
  OPERAND_opnd_bbe_sem_vec_shift_select_vt,
  OPERAND_opnd_bbe_sem_vec_shift_select_slct_h,
  OPERAND_opnd_bbe_sem_multiply_vbt,
  OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbu,
  OPERAND_opnd_bbe_sem_vec_s2_select_arr,
  OPERAND_opnd_bbe_sem_vec_s2_select_vr,
  OPERAND_opnd_bbe_sem_vec_s2_select_i_imm4,
  OPERAND_opnd_bbe_sem_vec_s2_select_vbt,
  OPERAND_opnd_bbe_sem_vec_s2_select_i_imm5,
  OPERAND_opnd_bbe_sem_vec_s2_select_i,
  OPERAND_opnd_bbe_sem_vec_s2_select_ic,
  OPERAND_opnd_bbe_sem_ld_st_i_bimm4x4,
  OPERAND_opnd_bbe_sem_ld_st_arr,
  OPERAND_opnd_bbe_sem_ld_st_uul,
  OPERAND_opnd_bbe_sem_ld_st_i_bimm6,
  OPERAND_opnd_bbe_sem_ld_st_i_bimm4,
  OPERAND_opnd_bbe_sem_ld_st_vrul,
  OPERAND_opnd_bbe_sem_ld_st_i_bimm6bn_2,
  OPERAND_opnd_bbe_sem_ld_st_vbr,
  OPERAND_opnd_bbe_sem_ld_st_i_bimm4bn_2,
  OPERAND_opnd_bbe_sem_ld_st_i_bimm6bn,
  OPERAND_opnd_bbe_sem_ld_st_i_bimm4bn,
  OPERAND_opnd_bbe_sem_ld_st_i_bimm6x4,
  OPERAND_opnd_bbe_sem_ld_st_vr,
  OPERAND_opnd_bbe_sem_ld_st_i_bimm6x2,
  OPERAND_opnd_bbe_sem_ld_st_i_bimm4x2,
  OPERAND_opnd_bbe_sem_vbool_alu_ltr_immn_2,
  OPERAND_opnd_bbe_sem_vbool_alu_ltr_immn,
  OPERAND_opnd_bbe_sem_ld_st_i_bimm6x8,
  OPERAND_opnd_bbe_sem_ld_st_i_bimm8,
  OPERAND_opnd_bbe_sem_ld_st_vbre,
  OPERAND_opnd_bbe_sem_multiply_sr,
  OPERAND_opnd_bbe_sem_ld_st_valignr,
  OPERAND_opnd_bbe_sem_mov_vr,
  OPERAND_opnd_bbe_sem_wvec_pack_art,
  OPERAND_opnd_bbe_sem_multiply_vbr,
  OPERAND_opnd_bbe_sem_mov_vt,
  OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_arr,
  OPERAND_opnd_bbe_sem_mov_i_IMM_movint,
  OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_i_IMM_movint,
  OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_vr,
  OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_vs,
  OPERAND_opnd_bbe_sem_mov_immmovvi,
  OPERAND_opnd_bbe_sem_vec_shift_select_ars,
  OPERAND_opnd_bbe_sem_vec_shift_select_st,
  OPERAND_saimm5,
  OPERAND_opnd_bbe_sem_vec_alu_st,
  OPERAND_opnd_bbe_sem_vec_shift_select_sr,
  OPERAND_opnd_bbe_sem_mov_sr,
  OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_immmovvi,
  OPERAND_opnd_bbe_sem_multiply_wvrM2,
  OPERAND_opnd_bbe_sem_wvec_shift_packv_wvr,
  OPERAND_opnd_bbe_sem_wvec_shift_packv_st,
  OPERAND_opnd_bbe_sem_wvec_shift_packv_vt,
  OPERAND_opnd_bbe_sem_wvec_shift_packv_sr,
  OPERAND_opnd_bbe_sem_vec_alu_poly_sa,
  OPERAND_opnd_bbe_sem_vec_alu_poly_sl,
  OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr,
  OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt,
  OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbr,
  OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbt,
  OPERAND_opnd_bbe_sem_vec_shift_select_i,
  OPERAND_opnd_bbe_sem_vec_shift_select_ic,
  OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_i,
  OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_ic,
  OPERAND_opnd_bbe_sem_ld_st_uus,
  OPERAND_opnd_bbe_sem_vec_shift_select_isel,
  OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_isel,
  OPERAND_opnd_bbe_sem_vec_shift_select_ishfl,
  OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_ishfl,
  OPERAND_opnd_bbe_sem_wvec_shift_packv_wvt,
  OPERAND_saimm6,
  OPERAND_opnd_bbe_sem_squeeze_vbr,
  OPERAND_opnd_bbe_sem_squeeze_st,
  OPERAND_opnd_bbe_sem_ld_st_arr_S1,
  OPERAND_frr,
  OPERAND_frs,
  OPERAND_frt,
  OPERAND_imm_t,
  OPERAND_imm_s,
  OPERAND_imm8x4,
  OPERAND_imm8x8,
  OPERAND_opnd_radar_LoadStoresemantic_offset,
  OPERAND_opnd_radar_LoadStoresemantic_ars,
  OPERAND_opnd_radar_LoadStoresemantic_z24,
  OPERAND_opnd_radar_LoadStoresemantic_offsetn,
  OPERAND_opnd_radar_LoadStoresemantic_x24,
  OPERAND_opnd_radar_ALUsem_y24,
  OPERAND_opnd_radar_ALUPredsem_y24,
  OPERAND_opnd_radar_ALUsem_x24,
  OPERAND_opnd_radar_ALUsem_z24,
  OPERAND_opnd_radar_ALUPredsem_vb16,
  OPERAND_opnd_radar_ALUPredsem_x24,
  OPERAND_opnd_radar_ALUPredsem_z24,
  OPERAND_opnd_radar_RedOpssem_x24,
  OPERAND_opnd_radar_RedOpssem_z24,
  OPERAND_opnd_radar_RedOpssem_vb16,
  OPERAND_opnd_radar_ALUsem_vs16,
  OPERAND_opnd_radar_MOVEsemantic_x16,
  OPERAND_opnd_radar_MOVEsemantic_x24,
  OPERAND_opnd_radar_MOVEsemantic_z16,
  OPERAND_opnd_radar_MOVEWidesemantic_x24,
  OPERAND_opnd_radar_MOVEWidesemantic_z40,
  OPERAND_opnd_radar_MOVEWidesemantic_x40,
  OPERAND_opnd_radar_MOVEWidesemantic_z24,
  OPERAND_opnd_radar_MOVEWidesemantic_vb16,
  OPERAND_opnd_radar_MOVEsemantic_ival,
  OPERAND_opnd_radar_MOVEsemantic_ars,
  OPERAND_opnd_radar_MOVEsemantic_z24,
  OPERAND_opnd_radar_MOVEsemantic_vb16,
  OPERAND_opnd_radar_MOVEsemantic_arr,
  OPERAND_opnd_radar_SHIFTsemantic_svalU,
  OPERAND_opnd_radar_SHIFTsemantic_sval,
  OPERAND_opnd_radar_SHIFTsemantic_x24,
  OPERAND_opnd_radar_SHIFTsemantic_z24,
  OPERAND_opnd_radar_SHIFTsemantic_vb16,
  OPERAND_opnd_radar_SHIFTsemantic_vs16,
  OPERAND_opnd_radar_MISCsemanticLS_offset,
  OPERAND_opnd_radar_MISCsemantic_z24,
  OPERAND_opnd_radar_MISCsemantic_ars,
  OPERAND_opnd_radar_MISCsemanticLS_ars,
  OPERAND_opnd_radar_MISCsemanticLS_arr,
  OPERAND_opnd_radar_MISCsemanticLS_art,
  OPERAND_opnd_radar_LOGICALsemantic_y24,
  OPERAND_opnd_radar_LOGICALsemantic_x24,
  OPERAND_opnd_radar_LOGICALsemantic_z24,
  OPERAND_opnd_radar_SELECTsemantic_sval,
  OPERAND_opnd_radar_SELECTsemantic_svalc,
  OPERAND_opnd_radar_SELECTsemantic_vb16,
  OPERAND_opnd_radar_SELECTsemantic_y24,
  OPERAND_opnd_radar_SELECTsemantic_x24,
  OPERAND_opnd_radar_SELECTsemantic_z24,
  OPERAND_opnd_radar_SELECTsemantic_vs16,
  OPERAND_opnd_radar_COMPAREsem_y24,
  OPERAND_opnd_radar_COMPAREsem_x24,
  OPERAND_opnd_radar_COMPAREsem_vbz16,
  OPERAND_opnd_radar_COMPAREsem_vb16,
  OPERAND_opnd_radar_LOOKUP_oneOnly_z24,
  OPERAND_opnd_radar_LOOKUP_oneOnly_mode,
  OPERAND_opnd_radar_LOOKUP_oneOnly_offset,
  OPERAND_opnd_radar_LOOKUP_oneOnly_ars,
  OPERAND_opnd_radar_LOOKUP_oneOnly_z16,
  OPERAND_opnd_radar_LOOKUP_oneOnly_x24,
  OPERAND_opnd_radar_LOOKUP_oneOnly_vb16,
  OPERAND_opnd_radar_LOOKUP_oneOnly_x16,
  OPERAND_opnd_radar_LOOKUP_banked_z24,
  OPERAND_opnd_radar_LOOKUP_banked_mode,
  OPERAND_opnd_radar_LOOKUP_banked_offset,
  OPERAND_opnd_radar_LOOKUP_banked_ars,
  OPERAND_opnd_radar_LOOKUP_banked_z16,
  OPERAND_opnd_radar_LOOKUP_banked_x24,
  OPERAND_opnd_radar_LOOKUP_banked_vb16,
  OPERAND_opnd_radar_LOOKUP_banked_x16,
  OPERAND_opnd_radar_SETGETBT_semantic_valOut,
  OPERAND_opnd_radar_SETGETBT_semantic_val,
  OPERAND_opnd_radar_SETGETBT_semantic_writeOK,
  OPERAND_t,
  OPERAND_bbi4,
  OPERAND_imm12,
  OPERAND_imm8,
  OPERAND_imm12b,
  OPERAND_m,
  OPERAND_n,
  OPERAND_offset,
  OPERAND_op0,
  OPERAND_op1,
  OPERAND_op2,
  OPERAND_r,
  OPERAND_r_disp,
  OPERAND_r_3,
  OPERAND_sa4,
  OPERAND_sae4,
  OPERAND_sal,
  OPERAND_sas4,
  OPERAND_sr,
  OPERAND_st,
  OPERAND_thi3,
  OPERAND_imm4,
  OPERAND_mn,
  OPERAND_i,
  OPERAND_imm6lo,
  OPERAND_imm6hi,
  OPERAND_imm7lo,
  OPERAND_imm7hi,
  OPERAND_z,
  OPERAND_imm6,
  OPERAND_imm7,
  OPERAND_t2,
  OPERAND_s2,
  OPERAND_r2,
  OPERAND_t4,
  OPERAND_s4,
  OPERAND_r4,
  OPERAND_t8,
  OPERAND_s8,
  OPERAND_r8,
  OPERAND_xt_wbr15_imm,
  OPERAND_xt_wbr18_imm,
  OPERAND_fld_F0_S0_LdStALU_11_0,
  OPERAND_fld_F0_S0_LdStALU_11_2,
  OPERAND_fld_F0_S0_LdStALU_11_4,
  OPERAND_fld_F0_S0_LdStALU_11_8,
  OPERAND_fld_F0_S0_LdStALU_11_9,
  OPERAND_fld_F0_S0_LdStALU_14_14,
  OPERAND_fld_F0_S0_LdStALU_28_12,
  OPERAND_fld_F0_S0_LdStALU_28_13,
  OPERAND_fld_F0_S0_LdStALU_28_14,
  OPERAND_fld_F0_S0_LdStALU_28_15,
  OPERAND_fld_F0_S0_LdStALU_28_16,
  OPERAND_fld_F0_S0_LdStALU_28_17,
  OPERAND_fld_F0_S0_LdStALU_28_18,
  OPERAND_fld_F0_S0_LdStALU_28_27,
  OPERAND_fld_F0_S0_LdStALU_28_4,
  OPERAND_fld_F0_S0_LdStALU_28_8,
  OPERAND_fld_F0_S0_LdStALU_28_9,
  OPERAND_fld_F0_S0_LdStALU_3_0,
  OPERAND_fld_F0_S0_LdStALU_3_3,
  OPERAND_fld_F0_S0_LdStALU_7_0,
  OPERAND_fld_F0_S0_LdStALU_7_4,
  OPERAND_fld_F0_S0_LdStALU_7_6,
  OPERAND_fld_bbe_sem_ld_st_i_bimm4,
  OPERAND_fld_bbe_sem_ld_st_i_bimm4bn,
  OPERAND_fld_bbe_sem_ld_st_i_bimm4bn_2,
  OPERAND_fld_bbe_sem_ld_st_i_bimm4x2,
  OPERAND_fld_bbe_sem_ld_st_i_bimm4x4,
  OPERAND_fld_bbe_sem_ld_st_i_bimm6,
  OPERAND_fld_bbe_sem_ld_st_i_bimm6bn,
  OPERAND_fld_bbe_sem_ld_st_i_bimm6bn_2,
  OPERAND_fld_bbe_sem_ld_st_i_bimm6x2,
  OPERAND_fld_bbe_sem_ld_st_i_bimm6x4,
  OPERAND_fld_bbe_sem_ld_st_i_bimm6x8,
  OPERAND_fld_bbe_sem_ld_st_i_bimm8,
  OPERAND_fld_bbe_sem_ld_st_intlv,
  OPERAND_fld_bbe_sem_ld_st_uul,
  OPERAND_fld_bbe_sem_ld_st_uus,
  OPERAND_fld_bbe_sem_ld_st_uusM_1,
  OPERAND_fld_bbe_sem_ld_st_valignr,
  OPERAND_fld_bbe_sem_ld_st_vbr,
  OPERAND_fld_bbe_sem_ld_st_vbre,
  OPERAND_fld_bbe_sem_ld_st_vr,
  OPERAND_fld_bbe_sem_ld_st_vrul,
  OPERAND_fld_bbe_sem_mov_vr,
  OPERAND_fld_bbe_sem_vec_alu_vbr,
  OPERAND_fld_bbe_sem_vec_alu_vbt,
  OPERAND_fld_bbe_sem_vec_alu_vr,
  OPERAND_fld_bbe_sem_vec_alu_vs,
  OPERAND_fld_bbe_sem_vec_alu_vt,
  OPERAND_fld_bbe_sem_vec_shift_select_i,
  OPERAND_fld_bbe_sem_vec_shift_select_ic,
  OPERAND_fld_bbe_sem_vec_shift_select_vr,
  OPERAND_fld_bbe_sem_vec_shift_select_vt,
  OPERAND_fld_F0_S1_LdPk_10_8,
  OPERAND_fld_F0_S1_LdPk_11_11,
  OPERAND_fld_F0_S1_LdPk_17_0,
  OPERAND_fld_F0_S1_LdPk_17_11,
  OPERAND_fld_F0_S1_LdPk_17_12,
  OPERAND_fld_F0_S1_LdPk_17_13,
  OPERAND_fld_F0_S1_LdPk_17_8,
  OPERAND_fld_F0_S1_LdPk_3_0,
  OPERAND_fld_F0_S1_LdPk_3_1,
  OPERAND_fld_F0_S1_LdPk_5_0,
  OPERAND_fld_F0_S1_LdPk_5_3,
  OPERAND_fld_F0_S1_LdPk_5_4,
  OPERAND_fld_F0_S1_LdPk_5_5,
  OPERAND_fld_F0_S1_LdPk_7_0,
  OPERAND_fld_F0_S1_LdPk_7_3,
  OPERAND_fld_F0_S1_LdPk_7_4,
  OPERAND_fld_F0_S1_LdPk_7_7,
  OPERAND_fld_F0_S1_LdPk_9_7,
  OPERAND_fld_F0_S1_LdPk_9_9,
  OPERAND_fld_bbe_sem_ld_st_arr_S1,
  OPERAND_fld_bbe_sem_mov_i_IMM_movint,
  OPERAND_fld_bbe_sem_mov_immmovvi,
  OPERAND_fld_bbe_sem_mov_sr,
  OPERAND_fld_bbe_sem_mov_vt,
  OPERAND_fld_bbe_sem_vbool_alu_ltr_immn,
  OPERAND_fld_bbe_sem_vbool_alu_ltr_immn_2,
  OPERAND_fld_bbe_sem_vbool_alu_ltr_vbr,
  OPERAND_fld_bbe_sem_vbool_alu_ltr_vbs,
  OPERAND_fld_bbe_sem_vbool_alu_ltr_vbt,
  OPERAND_fld_bbe_sem_vec_shift_select_arr,
  OPERAND_fld_bbe_sem_vec_shift_select_iselvsni,
  OPERAND_fld_bbe_sem_vec_shift_select_ishflvsni,
  OPERAND_fld_bbe_sem_vec_shift_select_sr,
  OPERAND_fld_bbe_sem_vec_shift_select_sr2,
  OPERAND_fld_bbe_sem_vec_shift_select_ss,
  OPERAND_fld_bbe_sem_vec_shift_select_st,
  OPERAND_fld_bbe_sem_wvec_pack_art,
  OPERAND_fld_bbe_sem_wvec_pack_vt,
  OPERAND_fld_bbe_sem_wvec_pack_wvr,
  OPERAND_fld_bbe_sem_wvec_shift_packv_sr,
  OPERAND_fld_bbe_sem_wvec_shift_packv_st,
  OPERAND_fld_bbe_sem_wvec_shift_packv_vt,
  OPERAND_fld_bbe_sem_wvec_shift_packv_wvr,
  OPERAND_fld_F0_S2_Mul_11_4,
  OPERAND_fld_F0_S2_Mul_11_6,
  OPERAND_fld_F0_S2_Mul_18_0,
  OPERAND_fld_F0_S2_Mul_18_11,
  OPERAND_fld_F0_S2_Mul_18_13,
  OPERAND_fld_F0_S2_Mul_18_14,
  OPERAND_fld_F0_S2_Mul_18_15,
  OPERAND_fld_F0_S2_Mul_18_4,
  OPERAND_fld_F0_S2_Mul_18_7,
  OPERAND_fld_F0_S2_Mul_3_0,
  OPERAND_fld_F0_S2_Mul_3_1,
  OPERAND_fld_F0_S2_Mul_3_3,
  OPERAND_fld_F0_S2_Mul_7_0,
  OPERAND_fld_F0_S2_Mul_7_6,
  OPERAND_fld_F0_S2_Mul_7_7,
  OPERAND_fld_saimm5,
  OPERAND_fld_bbe_sem_multiply_dspr_code,
  OPERAND_fld_bbe_sem_multiply_idx16,
  OPERAND_fld_bbe_sem_multiply_idx2,
  OPERAND_fld_bbe_sem_multiply_idx8,
  OPERAND_fld_bbe_sem_multiply_mvt,
  OPERAND_fld_bbe_sem_multiply_sr,
  OPERAND_fld_bbe_sem_multiply_vbr,
  OPERAND_fld_bbe_sem_multiply_vr,
  OPERAND_fld_bbe_sem_multiply_vs,
  OPERAND_fld_bbe_sem_multiply_wvrM2,
  OPERAND_fld_bbe_sem_multiply_wvt,
  OPERAND_fld_bbe_sem_squeeze_st,
  OPERAND_fld_bbe_sem_squeeze_vbr,
  OPERAND_fld_bbe_sem_vec_alu_st,
  OPERAND_fld_bbe_sem_vec_shift_select_ars,
  OPERAND_fld_bbe_sem_wvec_redux_sel_alu_arr,
  OPERAND_fld_bbe_sem_wvec_redux_sel_alu_i_IMM_movint,
  OPERAND_fld_bbe_sem_wvec_redux_sel_alu_immmovvi,
  OPERAND_fld_bbe_sem_wvec_redux_sel_alu_vr,
  OPERAND_fld_bbe_sem_wvec_redux_sel_alu_vs,
  OPERAND_fld_bbe_sem_wvec_redux_sel_alu_wvt,
  OPERAND_fld_F0_S3_ALU_11_0,
  OPERAND_fld_F0_S3_ALU_11_11,
  OPERAND_fld_F0_S3_ALU_11_4,
  OPERAND_fld_F0_S3_ALU_11_7,
  OPERAND_fld_F0_S3_ALU_11_8,
  OPERAND_fld_F0_S3_ALU_15_11,
  OPERAND_fld_F0_S3_ALU_15_12,
  OPERAND_fld_F0_S3_ALU_15_13,
  OPERAND_fld_F0_S3_ALU_15_14,
  OPERAND_fld_F0_S3_ALU_15_8,
  OPERAND_fld_F0_S3_ALU_21_0,
  OPERAND_fld_F0_S3_ALU_21_11,
  OPERAND_fld_F0_S3_ALU_21_15,
  OPERAND_fld_F0_S3_ALU_21_16,
  OPERAND_fld_F0_S3_ALU_21_17,
  OPERAND_fld_F0_S3_ALU_21_19,
  OPERAND_fld_F0_S3_ALU_3_0,
  OPERAND_fld_F0_S3_ALU_7_0,
  OPERAND_fld_F0_S3_ALU_7_4,
  OPERAND_fld_F0_S3_ALU_7_6,
  OPERAND_fld_F0_S3_ALU_7_7,
  OPERAND_fld_bbe_sem_invllr_llr_sel,
  OPERAND_fld_bbe_sem_invllr_mod,
  OPERAND_fld_bbe_sem_invllr_neg,
  OPERAND_fld_bbe_sem_invllr_vr,
  OPERAND_fld_bbe_sem_invllr_vs,
  OPERAND_fld_bbe_sem_invllr_vt,
  OPERAND_fld_bbe_sem_vec_alu_opsel,
  OPERAND_fld_bbe_sem_vec_alu_poly_sa,
  OPERAND_fld_bbe_sem_vec_alu_poly_sl,
  OPERAND_fld_bbe_sem_vec_alu_sel,
  OPERAND_fld_bbe_sem_vec_fastrecip_rsqrt_sr,
  OPERAND_fld_bbe_sem_vec_fastrecip_rsqrt_st,
  OPERAND_fld_bbe_sem_vec_fastrecip_rsqrt_vr,
  OPERAND_fld_bbe_sem_vec_fastrecip_rsqrt_vt,
  OPERAND_fld_bbe_sem_vec_radd_rminmax_vbr,
  OPERAND_fld_bbe_sem_vec_radd_rminmax_vbt,
  OPERAND_fld_bbe_sem_vec_radd_rminmax_vr,
  OPERAND_fld_bbe_sem_vec_radd_rminmax_vt,
  OPERAND_fld_bbe_sem_vec_shift_select_isel,
  OPERAND_fld_bbe_sem_vec_shift_select_ishfl,
  OPERAND_fld_bbe_sem_vec_shift_select_selodd,
  OPERAND_fld_bbe_sem_vec_shift_select_vs,
  OPERAND_fld_F1_S0_St_11_10,
  OPERAND_fld_F1_S0_St_11_8,
  OPERAND_fld_F1_S0_St_21_0,
  OPERAND_fld_F1_S0_St_21_12,
  OPERAND_fld_F1_S0_St_21_13,
  OPERAND_fld_F1_S0_St_21_14,
  OPERAND_fld_F1_S0_St_21_15,
  OPERAND_fld_F1_S0_St_21_16,
  OPERAND_fld_F1_S0_St_21_17,
  OPERAND_fld_F1_S0_St_21_4,
  OPERAND_fld_F1_S0_St_21_8,
  OPERAND_fld_F1_S0_St_21_9,
  OPERAND_fld_F1_S0_St_3_0,
  OPERAND_fld_F1_S0_St_7_0,
  OPERAND_fld_F1_S0_St_7_4,
  OPERAND_fld_F1_S1_Base_14_0,
  OPERAND_fld_F1_S1_Base_14_10,
  OPERAND_fld_F1_S1_Base_14_12,
  OPERAND_fld_F1_S1_Base_3_0,
  OPERAND_fld_F1_S1_Base_3_2,
  OPERAND_fld_F1_S1_Base_3_3,
  OPERAND_fld_F1_S2_WALUMul_11_10,
  OPERAND_fld_F1_S2_WALUMul_11_8,
  OPERAND_fld_F1_S2_WALUMul_14_10,
  OPERAND_fld_F1_S2_WALUMul_14_11,
  OPERAND_fld_F1_S2_WALUMul_14_12,
  OPERAND_fld_F1_S2_WALUMul_14_14,
  OPERAND_fld_F1_S2_WALUMul_14_4,
  OPERAND_fld_F1_S2_WALUMul_14_6,
  OPERAND_fld_F1_S2_WALUMul_14_8,
  OPERAND_fld_F1_S2_WALUMul_14_9,
  OPERAND_fld_F1_S2_WALUMul_18_0,
  OPERAND_fld_F1_S2_WALUMul_18_10,
  OPERAND_fld_F1_S2_WALUMul_18_15,
  OPERAND_fld_F1_S2_WALUMul_18_16,
  OPERAND_fld_F1_S2_WALUMul_18_17,
  OPERAND_fld_F1_S2_WALUMul_3_0,
  OPERAND_fld_F1_S2_WALUMul_5_0,
  OPERAND_fld_F1_S2_WALUMul_7_0,
  OPERAND_fld_F1_S2_WALUMul_7_4,
  OPERAND_fld_F1_S2_WALUMul_7_7,
  OPERAND_fld_saimm6,
  OPERAND_fld_bbe_sem_adv_rsqrt_reciplu_vt,
  OPERAND_fld_bbe_sem_adv_rsqrt_reciplu_vu,
  OPERAND_fld_bbe_sem_adv_rsqrt_reciplu_wvr,
  OPERAND_fld_bbe_sem_adv_rsqrt_reciplu_wvt,
  OPERAND_fld_bbe_sem_multiply_vbt,
  OPERAND_fld_bbe_sem_multiply_wvr,
  OPERAND_fld_bbe_sem_multiply_wvsM2,
  OPERAND_fld_bbe_sem_wvec_redux_sel_alu_i,
  OPERAND_fld_bbe_sem_wvec_redux_sel_alu_ic,
  OPERAND_fld_bbe_sem_wvec_redux_sel_alu_isel,
  OPERAND_fld_bbe_sem_wvec_redux_sel_alu_ishfl,
  OPERAND_fld_bbe_sem_wvec_redux_sel_alu_wvr,
  OPERAND_fld_bbe_sem_wvec_redux_sel_alu_wvsM1,
  OPERAND_fld_bbe_sem_wvec_shift_packv_vr,
  OPERAND_fld_bbe_sem_wvec_shift_packv_wvt,
  OPERAND_fld_F1_S3_ALU_14_0,
  OPERAND_fld_F1_S3_ALU_14_11,
  OPERAND_fld_F1_S3_ALU_14_12,
  OPERAND_fld_F1_S3_ALU_14_9,
  OPERAND_fld_F1_S3_ALU_5_3,
  OPERAND_fld_F1_S3_ALU_5_4,
  OPERAND_fld_F1_S3_ALU_5_5,
  OPERAND_fld_bbe_sem_vbool_alu_ltr_vbu,
  OPERAND_fld_F1_S4_Move_13_0,
  OPERAND_fld_F1_S4_Move_13_12,
  OPERAND_fld_F1_S4_Move_3_0,
  OPERAND_fld_F1_S4_Move_3_3,
  OPERAND_fld_bbe_sem_vec_s2_select_arr,
  OPERAND_fld_bbe_sem_vec_s2_select_i,
  OPERAND_fld_bbe_sem_vec_s2_select_ic,
  OPERAND_fld_bbe_sem_vec_s2_select_vr,
  OPERAND_fld_F2_S0_LdSt_19_0,
  OPERAND_fld_F2_S0_LdSt_19_12,
  OPERAND_fld_F2_S0_LdSt_19_14,
  OPERAND_fld_F2_S0_LdSt_19_16,
  OPERAND_fld_F2_S0_LdSt_19_17,
  OPERAND_fld_F2_S0_LdSt_19_4,
  OPERAND_fld_F2_S0_LdSt_19_8,
  OPERAND_fld_F2_S0_LdSt_3_0,
  OPERAND_fld_F2_S0_LdSt_3_3,
  OPERAND_fld_F2_S0_LdSt_7_4,
  OPERAND_fld_F2_S0_LdSt_7_5,
  OPERAND_fld_F2_S0_LdSt_7_7,
  OPERAND_fld_F2_S1_Ld_11_4,
  OPERAND_fld_F2_S1_Ld_11_8,
  OPERAND_fld_F2_S1_Ld_15_0,
  OPERAND_fld_F2_S1_Ld_15_11,
  OPERAND_fld_F2_S1_Ld_15_12,
  OPERAND_fld_F2_S1_Ld_15_13,
  OPERAND_fld_F2_S1_Ld_15_14,
  OPERAND_fld_F2_S1_Ld_15_8,
  OPERAND_fld_F2_S1_Ld_3_3,
  OPERAND_fld_F2_S1_Ld_5_0,
  OPERAND_fld_F2_S1_Ld_5_3,
  OPERAND_fld_F2_S1_Ld_5_4,
  OPERAND_fld_F2_S1_Ld_7_0,
  OPERAND_fld_F2_S1_Ld_7_3,
  OPERAND_fld_F2_S1_Ld_7_4,
  OPERAND_fld_F2_S1_Ld_7_5,
  OPERAND_fld_F2_S2_WALUMul_10_0,
  OPERAND_fld_F2_S2_WALUMul_10_10,
  OPERAND_fld_F2_S2_WALUMul_10_2,
  OPERAND_fld_F2_S2_WALUMul_10_4,
  OPERAND_fld_F2_S2_WALUMul_10_5,
  OPERAND_fld_F2_S2_WALUMul_10_6,
  OPERAND_fld_F2_S2_WALUMul_10_7,
  OPERAND_fld_F2_S2_WALUMul_10_8,
  OPERAND_fld_F2_S2_WALUMul_17_0,
  OPERAND_fld_F2_S2_WALUMul_17_10,
  OPERAND_fld_F2_S2_WALUMul_17_11,
  OPERAND_fld_F2_S2_WALUMul_17_12,
  OPERAND_fld_F2_S2_WALUMul_17_13,
  OPERAND_fld_F2_S2_WALUMul_17_4,
  OPERAND_fld_F2_S2_WALUMul_1_0,
  OPERAND_fld_F2_S2_WALUMul_2_0,
  OPERAND_fld_F2_S2_WALUMul_2_2,
  OPERAND_fld_F2_S2_WALUMul_3_0,
  OPERAND_fld_F2_S2_WALUMul_3_3,
  OPERAND_fld_F2_S2_WALUMul_7_4,
  OPERAND_fld_F2_S2_WALUMul_7_6,
  OPERAND_fld_F2_S3_ALU_11_0,
  OPERAND_fld_F2_S3_ALU_11_11,
  OPERAND_fld_F2_S3_ALU_11_4,
  OPERAND_fld_F2_S3_ALU_11_6,
  OPERAND_fld_F2_S3_ALU_11_7,
  OPERAND_fld_F2_S3_ALU_11_8,
  OPERAND_fld_F2_S3_ALU_15_11,
  OPERAND_fld_F2_S3_ALU_15_12,
  OPERAND_fld_F2_S3_ALU_15_8,
  OPERAND_fld_F2_S3_ALU_21_0,
  OPERAND_fld_F2_S3_ALU_21_11,
  OPERAND_fld_F2_S3_ALU_21_13,
  OPERAND_fld_F2_S3_ALU_21_16,
  OPERAND_fld_F2_S3_ALU_21_18,
  OPERAND_fld_F2_S3_ALU_21_19,
  OPERAND_fld_F2_S3_ALU_3_0,
  OPERAND_fld_F2_S3_ALU_7_0,
  OPERAND_fld_F2_S3_ALU_7_4,
  OPERAND_fld_F2_S3_ALU_7_6,
  OPERAND_fld_F2_S3_ALU_7_7,
  OPERAND_fld_bbe_sem_mov_i_in,
  OPERAND_fld_bbe_sem_mov_i_out,
  OPERAND_fld_bbe_sem_mov_vs,
  OPERAND_fld_F2_S4_Move_12_0,
  OPERAND_fld_F2_S4_Move_12_11,
  OPERAND_fld_F2_S4_Move_12_12,
  OPERAND_fld_F2_S4_Move_12_4,
  OPERAND_fld_F2_S4_Move_12_8,
  OPERAND_fld_F3_S0_St_11_0,
  OPERAND_fld_F3_S0_St_11_10,
  OPERAND_fld_F3_S0_St_11_2,
  OPERAND_fld_F3_S0_St_11_4,
  OPERAND_fld_F3_S0_St_11_8,
  OPERAND_fld_F3_S0_St_19_0,
  OPERAND_fld_F3_S0_St_19_12,
  OPERAND_fld_F3_S0_St_19_14,
  OPERAND_fld_F3_S0_St_19_15,
  OPERAND_fld_F3_S0_St_19_16,
  OPERAND_fld_F3_S0_St_19_4,
  OPERAND_fld_F3_S0_St_19_8,
  OPERAND_fld_F3_S0_St_19_9,
  OPERAND_fld_F3_S0_St_3_0,
  OPERAND_fld_F3_S0_St_7_0,
  OPERAND_fld_F3_S0_St_7_4,
  OPERAND_fld_F3_S0_St_7_7,
  OPERAND_fld_F3_S1_Ld_14_0,
  OPERAND_fld_F3_S1_Ld_14_11,
  OPERAND_fld_F3_S1_Ld_14_12,
  OPERAND_fld_F3_S1_Ld_1_0,
  OPERAND_fld_F3_S1_Ld_3_0,
  OPERAND_fld_F3_S1_Ld_7_5,
  OPERAND_fld_F3_S1_Ld_7_6,
  OPERAND_fld_F3_S1_Ld_7_7,
  OPERAND_fld_F3_S2_ALUMul_10_10,
  OPERAND_fld_F3_S2_ALUMul_10_2,
  OPERAND_fld_F3_S2_ALUMul_10_4,
  OPERAND_fld_F3_S2_ALUMul_10_5,
  OPERAND_fld_F3_S2_ALUMul_10_6,
  OPERAND_fld_F3_S2_ALUMul_10_7,
  OPERAND_fld_F3_S2_ALUMul_10_8,
  OPERAND_fld_F3_S2_ALUMul_15_15,
  OPERAND_fld_F3_S2_ALUMul_19_0,
  OPERAND_fld_F3_S2_ALUMul_19_10,
  OPERAND_fld_F3_S2_ALUMul_19_12,
  OPERAND_fld_F3_S2_ALUMul_19_13,
  OPERAND_fld_F3_S2_ALUMul_19_14,
  OPERAND_fld_F3_S2_ALUMul_19_15,
  OPERAND_fld_F3_S2_ALUMul_19_16,
  OPERAND_fld_F3_S2_ALUMul_19_17,
  OPERAND_fld_F3_S2_ALUMul_1_0,
  OPERAND_fld_F3_S2_ALUMul_2_0,
  OPERAND_fld_F3_S2_ALUMul_2_2,
  OPERAND_fld_F3_S2_ALUMul_3_0,
  OPERAND_fld_F3_S2_ALUMul_3_3,
  OPERAND_fld_F3_S2_ALUMul_7_3,
  OPERAND_fld_F3_S2_ALUMul_7_4,
  OPERAND_fld_F3_S2_ALUMul_7_6,
  OPERAND_fld_bbe_sem_multiply_vt,
  OPERAND_fld_bbe_sem_sdmap_intlv,
  OPERAND_fld_bbe_sem_sdmap_negate,
  OPERAND_fld_bbe_sem_sdmap_phase,
  OPERAND_fld_bbe_sem_sdmap_vr,
  OPERAND_fld_bbe_sem_sdmap_vs,
  OPERAND_fld_bbe_sem_sdmap_vt,
  OPERAND_fld_bbe_sem_vec_alu_scaleid1,
  OPERAND_fld_F3_S3_ALU_11_0,
  OPERAND_fld_F3_S3_ALU_11_11,
  OPERAND_fld_F3_S3_ALU_11_4,
  OPERAND_fld_F3_S3_ALU_11_7,
  OPERAND_fld_F3_S3_ALU_11_8,
  OPERAND_fld_F3_S3_ALU_15_11,
  OPERAND_fld_F3_S3_ALU_15_12,
  OPERAND_fld_F3_S3_ALU_15_8,
  OPERAND_fld_F3_S3_ALU_20_0,
  OPERAND_fld_F3_S3_ALU_20_11,
  OPERAND_fld_F3_S3_ALU_20_12,
  OPERAND_fld_F3_S3_ALU_20_16,
  OPERAND_fld_F3_S3_ALU_20_18,
  OPERAND_fld_F3_S3_ALU_20_19,
  OPERAND_fld_F3_S3_ALU_20_4,
  OPERAND_fld_F3_S3_ALU_3_0,
  OPERAND_fld_F3_S3_ALU_7_0,
  OPERAND_fld_F3_S3_ALU_7_4,
  OPERAND_fld_F3_S3_ALU_7_6,
  OPERAND_fld_F3_S4_Move_13_0,
  OPERAND_fld_F3_S4_Move_13_11,
  OPERAND_fld_F3_S4_Move_13_12,
  OPERAND_fld_F3_S4_Move_13_8,
  OPERAND_fld_F3_S4_Move_3_0,
  OPERAND_fld_bbe_sem_vec_s2_select_i_imm4,
  OPERAND_fld_bbe_sem_vec_s2_select_i_imm5,
  OPERAND_fld_bbe_sem_vec_s2_select_vbt,
  OPERAND_fld_F4_S0_LdSt_11_0,
  OPERAND_fld_F4_S0_LdSt_11_2,
  OPERAND_fld_F4_S0_LdSt_11_4,
  OPERAND_fld_F4_S0_LdSt_11_8,
  OPERAND_fld_F4_S0_LdSt_14_14,
  OPERAND_fld_F4_S0_LdSt_22_0,
  OPERAND_fld_F4_S0_LdSt_22_12,
  OPERAND_fld_F4_S0_LdSt_22_13,
  OPERAND_fld_F4_S0_LdSt_22_14,
  OPERAND_fld_F4_S0_LdSt_22_15,
  OPERAND_fld_F4_S0_LdSt_22_16,
  OPERAND_fld_F4_S0_LdSt_22_17,
  OPERAND_fld_F4_S0_LdSt_22_4,
  OPERAND_fld_F4_S0_LdSt_22_8,
  OPERAND_fld_F4_S0_LdSt_3_0,
  OPERAND_fld_F4_S0_LdSt_3_3,
  OPERAND_fld_F4_S0_LdSt_7_0,
  OPERAND_fld_F4_S0_LdSt_7_1,
  OPERAND_fld_F4_S0_LdSt_7_4,
  OPERAND_fld_F4_S0_LdSt_7_6,
  OPERAND_fld_F4_S1_LdPkDiv_18_0,
  OPERAND_fld_F4_S1_LdPkDiv_18_12,
  OPERAND_fld_F4_S1_LdPkDiv_18_13,
  OPERAND_fld_F4_S1_LdPkDiv_18_8,
  OPERAND_fld_F4_S1_LdPkDiv_3_0,
  OPERAND_fld_F4_S1_LdPkDiv_3_2,
  OPERAND_fld_F4_S1_LdPkDiv_3_3,
  OPERAND_fld_F4_S1_LdPkDiv_7_0,
  OPERAND_fld_F4_S1_LdPkDiv_7_3,
  OPERAND_fld_F4_S1_LdPkDiv_7_4,
  OPERAND_fld_F4_S1_LdPkDiv_7_5,
  OPERAND_fld_F4_S1_LdPkDiv_7_6,
  OPERAND_fld_F4_S1_LdPkDiv_7_7,
  OPERAND_fld_F4_S1_LdPkDiv_9_5,
  OPERAND_fld_F4_S1_LdPkDiv_9_9,
  OPERAND_fld_F4_S2_Mul_11_11,
  OPERAND_fld_F4_S2_Mul_13_8,
  OPERAND_fld_F4_S2_Mul_16_11,
  OPERAND_fld_F4_S2_Mul_16_12,
  OPERAND_fld_F4_S2_Mul_16_13,
  OPERAND_fld_F4_S2_Mul_16_2,
  OPERAND_fld_F4_S2_Mul_16_4,
  OPERAND_fld_F4_S2_Mul_16_8,
  OPERAND_fld_F4_S2_Mul_16_9,
  OPERAND_fld_F4_S2_Mul_20_0,
  OPERAND_fld_F4_S2_Mul_20_17,
  OPERAND_fld_F4_S2_Mul_20_18,
  OPERAND_fld_F4_S2_Mul_20_19,
  OPERAND_fld_F4_S2_Mul_3_0,
  OPERAND_fld_F4_S2_Mul_3_2,
  OPERAND_fld_F4_S2_Mul_3_3,
  OPERAND_fld_bbe_sem_multiply_srE1,
  OPERAND_fld_bbe_sem_multiply_ssE1,
  OPERAND_fld_bbe_sem_multiply_st,
  OPERAND_fld_BBE_SELMAXIDX_arr,
  OPERAND_fld_BBE_SELMAXIDX_itlv,
  OPERAND_fld_BBE_SELMAXIDX_vbr,
  OPERAND_fld_F4_S3_ALU_11_0,
  OPERAND_fld_F4_S3_ALU_11_11,
  OPERAND_fld_F4_S3_ALU_11_4,
  OPERAND_fld_F4_S3_ALU_11_7,
  OPERAND_fld_F4_S3_ALU_11_8,
  OPERAND_fld_F4_S3_ALU_11_9,
  OPERAND_fld_F4_S3_ALU_15_0,
  OPERAND_fld_F4_S3_ALU_15_11,
  OPERAND_fld_F4_S3_ALU_15_12,
  OPERAND_fld_F4_S3_ALU_15_13,
  OPERAND_fld_F4_S3_ALU_15_14,
  OPERAND_fld_F4_S3_ALU_15_4,
  OPERAND_fld_F4_S3_ALU_15_5,
  OPERAND_fld_F4_S3_ALU_15_8,
  OPERAND_fld_F4_S3_ALU_15_9,
  OPERAND_fld_F4_S3_ALU_21_0,
  OPERAND_fld_F4_S3_ALU_21_11,
  OPERAND_fld_F4_S3_ALU_21_12,
  OPERAND_fld_F4_S3_ALU_21_14,
  OPERAND_fld_F4_S3_ALU_21_16,
  OPERAND_fld_F4_S3_ALU_21_17,
  OPERAND_fld_F4_S3_ALU_21_18,
  OPERAND_fld_F4_S3_ALU_21_19,
  OPERAND_fld_F4_S3_ALU_21_4,
  OPERAND_fld_F4_S3_ALU_21_8,
  OPERAND_fld_F4_S3_ALU_3_0,
  OPERAND_fld_F4_S3_ALU_6_0,
  OPERAND_fld_F4_S3_ALU_7_0,
  OPERAND_fld_F4_S3_ALU_7_4,
  OPERAND_fld_F4_S3_ALU_7_6,
  OPERAND_fld_F4_S3_ALU_7_7,
  OPERAND_fld_bbe_sem_divide_vr,
  OPERAND_fld_bbe_sem_divide_vs,
  OPERAND_fld_bbe_sem_divide_vt,
  OPERAND_fld_bbe_sem_divide_wvr,
  OPERAND_fld_bbe_sem_dualpeak_arr,
  OPERAND_fld_bbe_sem_dualpeak_sa,
  OPERAND_fld_bbe_sem_dualpeak_vbr,
  OPERAND_fld_bbe_sem_dualpeak_vbt,
  OPERAND_fld_bbe_sem_dualpeak_vr,
  OPERAND_fld_bbe_sem_dualpeak_vs,
  OPERAND_fld_bbe_sem_dualpeak_wvr,
  OPERAND_fld_F6_S0_St_18_0,
  OPERAND_fld_F6_S0_St_18_12,
  OPERAND_fld_F6_S0_St_18_13,
  OPERAND_fld_F6_S0_St_18_14,
  OPERAND_fld_F6_S0_St_18_15,
  OPERAND_fld_F6_S0_St_18_16,
  OPERAND_fld_F6_S0_St_18_4,
  OPERAND_fld_F6_S0_St_18_8,
  OPERAND_fld_F6_S0_St_3_0,
  OPERAND_fld_F6_S0_St_6_4,
  OPERAND_fld_F6_S0_St_7_0,
  OPERAND_fld_F6_S0_St_7_1,
  OPERAND_fld_F6_S0_St_7_4,
  OPERAND_fld_F6_S0_St_7_7,
  OPERAND_fld_F6_S1_LdPk_11_4,
  OPERAND_fld_F6_S1_LdPk_11_8,
  OPERAND_fld_F6_S1_LdPk_16_0,
  OPERAND_fld_F6_S1_LdPk_16_12,
  OPERAND_fld_F6_S1_LdPk_16_14,
  OPERAND_fld_F6_S1_LdPk_16_8,
  OPERAND_fld_F6_S1_LdPk_2_0,
  OPERAND_fld_F6_S1_LdPk_7_2,
  OPERAND_fld_F6_S1_LdPk_7_4,
  OPERAND_fld_F6_S1_LdPk_7_5,
  OPERAND_fld_F6_S1_LdPk_7_7,
  OPERAND_fld_F6_S2_Mul_11_10,
  OPERAND_fld_F6_S2_Mul_11_6,
  OPERAND_fld_F6_S2_Mul_16_0,
  OPERAND_fld_F6_S2_Mul_16_13,
  OPERAND_fld_F6_S2_Mul_16_14,
  OPERAND_fld_F6_S2_Mul_3_0,
  OPERAND_fld_F6_S2_Mul_3_1,
  OPERAND_fld_F6_S2_Mul_3_3,
  OPERAND_fld_F6_S2_Mul_7_0,
  OPERAND_fld_F6_S2_Mul_7_5,
  OPERAND_fld_F6_S2_Mul_7_6,
  OPERAND_fld_F6_S2_Mul_7_7,
  OPERAND_fld_F6_S3_ALUFIRFFT_15_12,
  OPERAND_fld_F6_S3_ALUFIRFFT_21_0,
  OPERAND_fld_F6_S3_ALUFIRFFT_21_10,
  OPERAND_fld_F6_S3_ALUFIRFFT_21_11,
  OPERAND_fld_F6_S3_ALUFIRFFT_21_12,
  OPERAND_fld_F6_S3_ALUFIRFFT_21_16,
  OPERAND_fld_F6_S3_ALUFIRFFT_21_17,
  OPERAND_fld_F6_S3_ALUFIRFFT_21_19,
  OPERAND_fld_F6_S3_ALUFIRFFT_21_20,
  OPERAND_fld_F6_S3_ALUFIRFFT_21_8,
  OPERAND_fld_F6_S3_ALUFIRFFT_7_0,
  OPERAND_fld_F6_S3_ALUFIRFFT_7_4,
  OPERAND_fld_F6_S3_ALUFIRFFT_7_7,
  OPERAND_fld_bbe_sem_vec_alu_vu,
  OPERAND_fld_bbe_sem_vec_shift_select_slct,
  OPERAND_fld_bbe_sem_vec_shift_select_slct_h,
  OPERAND_fld_bbe_sem_vec_shift_select_vu,
  OPERAND_fld_F6_S4_Move_12_0,
  OPERAND_fld_F6_S4_Move_12_11,
  OPERAND_fld_F6_S4_Move_12_12,
  OPERAND_fld_F6_S4_Move_12_8,
  OPERAND_fld_F6_S4_Move_3_0,
  OPERAND_fld_F11_S0_LdStALU_11_0,
  OPERAND_fld_F11_S0_LdStALU_11_2,
  OPERAND_fld_F11_S0_LdStALU_11_4,
  OPERAND_fld_F11_S0_LdStALU_11_8,
  OPERAND_fld_F11_S0_LdStALU_14_14,
  OPERAND_fld_F11_S0_LdStALU_22_0,
  OPERAND_fld_F11_S0_LdStALU_22_12,
  OPERAND_fld_F11_S0_LdStALU_22_13,
  OPERAND_fld_F11_S0_LdStALU_22_14,
  OPERAND_fld_F11_S0_LdStALU_22_15,
  OPERAND_fld_F11_S0_LdStALU_22_16,
  OPERAND_fld_F11_S0_LdStALU_22_17,
  OPERAND_fld_F11_S0_LdStALU_22_18,
  OPERAND_fld_F11_S0_LdStALU_22_4,
  OPERAND_fld_F11_S0_LdStALU_22_8,
  OPERAND_fld_F11_S0_LdStALU_3_0,
  OPERAND_fld_F11_S0_LdStALU_3_3,
  OPERAND_fld_F11_S0_LdStALU_7_0,
  OPERAND_fld_F11_S0_LdStALU_7_1,
  OPERAND_fld_F11_S0_LdStALU_7_4,
  OPERAND_fld_F11_S0_LdStALU_7_6,
  OPERAND_fld_F11_S1_LdPk_10_8,
  OPERAND_fld_F11_S1_LdPk_10_9,
  OPERAND_fld_F11_S1_LdPk_11_11,
  OPERAND_fld_F11_S1_LdPk_17_0,
  OPERAND_fld_F11_S1_LdPk_17_12,
  OPERAND_fld_F11_S1_LdPk_17_13,
  OPERAND_fld_F11_S1_LdPk_17_16,
  OPERAND_fld_F11_S1_LdPk_17_8,
  OPERAND_fld_F11_S1_LdPk_5_0,
  OPERAND_fld_F11_S1_LdPk_5_3,
  OPERAND_fld_F11_S1_LdPk_5_4,
  OPERAND_fld_F11_S1_LdPk_5_5,
  OPERAND_fld_F11_S1_LdPk_7_0,
  OPERAND_fld_F11_S1_LdPk_7_4,
  OPERAND_fld_F9_S0_LdStALU_11_4,
  OPERAND_fld_F9_S0_LdStALU_18_0,
  OPERAND_fld_F9_S0_LdStALU_18_12,
  OPERAND_fld_F9_S0_LdStALU_18_14,
  OPERAND_fld_F9_S0_LdStALU_18_15,
  OPERAND_fld_F9_S0_LdStALU_7_4,
  OPERAND_fld_F9_S1_None_0_0,
  OPERAND_fld_F9_S2_None_0_0,
  OPERAND_fld_F9_S3_ALU_10_1,
  OPERAND_fld_F9_S3_ALU_10_8,
  OPERAND_fld_F9_S3_ALU_11_0,
  OPERAND_fld_F9_S3_ALU_11_8,
  OPERAND_fld_F9_S3_ALU_15_15,
  OPERAND_fld_F9_S3_ALU_19_0,
  OPERAND_fld_F9_S3_ALU_19_15,
  OPERAND_fld_F9_S3_ALU_19_16,
  OPERAND_fld_F9_S3_ALU_19_18,
  OPERAND_fld_F9_S3_ALU_19_19,
  OPERAND_fld_F9_S3_ALU_3_0,
  OPERAND_fld_F9_S3_ALU_3_1,
  OPERAND_fld_F9_S3_ALU_7_0,
  OPERAND_fld_F9_S3_ALU_7_1,
  OPERAND_fld_F9_S3_ALU_7_5,
  OPERAND_fld_F9_S3_ALU_7_7,
  OPERAND_fld_F10_S0_LdStALU_11_4,
  OPERAND_fld_F10_S0_LdStALU_11_8,
  OPERAND_fld_F10_S0_LdStALU_20_0,
  OPERAND_fld_F10_S0_LdStALU_20_12,
  OPERAND_fld_F10_S0_LdStALU_20_14,
  OPERAND_fld_F10_S0_LdStALU_20_15,
  OPERAND_fld_F10_S0_LdStALU_20_16,
  OPERAND_fld_F10_S0_LdStALU_3_0,
  OPERAND_fld_F10_S0_LdStALU_7_4,
  OPERAND_fld_F10_S1_None_0_0,
  OPERAND_fld_F10_S2_Mul_11_10,
  OPERAND_fld_F10_S2_Mul_14_10,
  OPERAND_fld_F10_S2_Mul_14_11,
  OPERAND_fld_F10_S2_Mul_14_12,
  OPERAND_fld_F10_S2_Mul_14_4,
  OPERAND_fld_F10_S2_Mul_14_6,
  OPERAND_fld_F10_S2_Mul_14_8,
  OPERAND_fld_F10_S2_Mul_18_0,
  OPERAND_fld_F10_S2_Mul_18_15,
  OPERAND_fld_F10_S2_Mul_18_17,
  OPERAND_fld_F10_S2_Mul_3_0,
  OPERAND_fld_F10_S2_Mul_7_0,
  OPERAND_fld_F10_S2_Mul_7_7,
  OPERAND_fld_F12_S0_St_18_0,
  OPERAND_fld_F12_S0_St_18_12,
  OPERAND_fld_F12_S0_St_18_16,
  OPERAND_fld_F12_S0_St_7_0,
  OPERAND_fld_F12_S0_St_7_4,
  OPERAND_fld_bbe_sem_ld_st_arr,
  OPERAND_fld_F12_S1_Ld_18_0,
  OPERAND_fld_F12_S1_Ld_18_12,
  OPERAND_fld_F12_S1_Ld_18_16,
  OPERAND_fld_F12_S1_Ld_2_0,
  OPERAND_fld_F12_S1_Ld_7_4,
  OPERAND_fld_F12_S1_Ld_7_5,
  OPERAND_fld_F12_S1_Ld_7_6,
  OPERAND_fld_F12_S2_Mul_17_0,
  OPERAND_fld_F12_S2_Mul_17_14,
  OPERAND_fld_F12_S2_Mul_3_0,
  OPERAND_fld_F12_S2_Mul_3_3,
  OPERAND_fld_F12_S3_ALUFIRFFT_22_0,
  OPERAND_fld_F12_S3_ALUFIRFFT_22_16,
  OPERAND_fld_F12_S3_ALUFIRFFT_22_17,
  OPERAND_fld_F12_S3_ALUFIRFFT_22_19,
  OPERAND_fld_F12_S3_ALUFIRFFT_22_20,
  OPERAND_fld_F12_S3_ALUFIRFFT_7_0,
  OPERAND_fld_F12_S4_Move_5_0,
  OPERAND_fld_F12_S4_Move_5_4,
  OPERAND_fld_Inst_19_16,
  OPERAND_fld_Inst_23_16,
  OPERAND_fld_Inst_23_22,
  OPERAND_fld_Inst_3_0,
  OPERAND_fld_Inst_7_0,
  OPERAND_fld_F110_S0_11_4,
  OPERAND_fld_F100_S0_11_4,
  OPERAND_fld_F110_S0_7_4,
  OPERAND_fld_F100_S0_7_4,
  OPERAND_fld_F110_S0_11_9,
  OPERAND_fld_F110_S0_28_27,
  OPERAND_fld_F100_S0_11_9,
  OPERAND_fld_F100_S0_28_27,
  OPERAND_fld_F110_S0_11_8,
  OPERAND_fld_F100_S0_11_8,
  OPERAND_fld_F110_S0_3_0,
  OPERAND_fld_F100_S0_3_0,
  OPERAND_fld_F110_S0_28_12,
  OPERAND_fld_F110_S1_12_12,
  OPERAND_fld_F100_S0_28_12,
  OPERAND_fld_F100_S1_19_12,
  OPERAND_fld_F110_S0_28_16,
  OPERAND_fld_F100_S0_28_16,
  OPERAND_fld_F110_S0_28_17,
  OPERAND_fld_F110_S0_28_18,
  OPERAND_fld_F110_S1_18_0,
  OPERAND_fld_F110_S2_22_0,
  OPERAND_fld_F110_S3_18_0,
  OPERAND_fld_F100_S1_19_0,
  OPERAND_fld_F100_S2_21_0,
  OPERAND_fld_F110_S0_28_13,
  OPERAND_fld_F110_S1_7_7,
  OPERAND_fld_F110_S1_18_14,
  OPERAND_fld_F100_S0_28_13,
  OPERAND_fld_F100_S1_19_13,
  OPERAND_fld_F110_S0_28_4,
  OPERAND_fld_F100_S0_28_4,
  OPERAND_fld_F110_S0_28_5,
  OPERAND_fld_F100_S0_28_9,
  OPERAND_fld_F110_S0_28_8,
  OPERAND_fld_F100_S0_28_8,
  OPERAND_fld_F100_S0_14_14,
  OPERAND_fld_F100_S0_28_14,
  OPERAND_fld_F100_S0_11_10,
  OPERAND_fld_F100_S1_7_4,
  OPERAND_fld_F100_S0_28_17,
  OPERAND_fld_F110_S1_18_12,
  OPERAND_fld_F100_S1_7_7,
  OPERAND_fld_F100_S0_28_15,
  OPERAND_fld_F110_S2_3_0,
  OPERAND_fld_F100_S2_3_3,
  OPERAND_fld_F110_S2_4_0,
  OPERAND_fld_F100_S2_3_0,
  OPERAND_fld_F100_S2_14_14,
  OPERAND_fld_F110_S2_4_4,
  OPERAND_fld_F100_S2_21_14,
  OPERAND_fld_F110_S2_17_15,
  OPERAND_fld_F110_S2_22_20,
  OPERAND_fld_F110_S2_17_11,
  OPERAND_fld_F110_S2_17_4,
  OPERAND_fld_F100_S1_2_0,
  OPERAND_fld_F110_S2_17_8,
  OPERAND_fld_F100_S1_7_5,
  OPERAND_fld_F100_S3_3_2,
  OPERAND_fld_F100_S3_22_15,
  OPERAND_fld_F100_S3_22_19,
  OPERAND_fld_F100_S1_7_0,
  OPERAND_fld_F100_S2_11_0,
  OPERAND_fld_F100_S3_0_0,
  OPERAND_fld_F100_S2_11_6,
  OPERAND_fld_F100_S2_21_12,
  OPERAND_fld_F100_S2_21_8,
  OPERAND_fld_F100_S1_19_16,
  OPERAND_fld_radar_LoadStoresemantic_offset,
  OPERAND_fld_radar_LoadStoresemantic_ars,
  OPERAND_fld_radar_LoadStoresemantic_z24,
  OPERAND_fld_radar_LoadStoresemantic_offsetn,
  OPERAND_fld_radar_LoadStoresemantic_x24,
  OPERAND_fld_F12_S0_St_18_13,
  OPERAND_fld_F6_S1_LdPk_16_13,
  OPERAND_fld_F2_S0_LdSt_19_13,
  OPERAND_fld_F0_S0_LdStALU_9_8,
  OPERAND_fld_radar_ALUsem_y24,
  OPERAND_fld_F100_S2_21_15,
  OPERAND_fld_radar_ALUPredsem_y24,
  OPERAND_fld_F100_S2_21_18,
  OPERAND_fld_radar_ALUsem_x24,
  OPERAND_fld_radar_ALUsem_z24,
  OPERAND_fld_F100_S3_3_1,
  OPERAND_fld_F10_S0_LdStALU_9_5,
  OPERAND_fld_radar_ALUPredsem_vb16,
  OPERAND_fld_radar_ALUPredsem_x24,
  OPERAND_fld_radar_ALUPredsem_z24,
  OPERAND_fld_F110_S2_9_5,
  OPERAND_fld_F100_S2_9_5,
  OPERAND_fld_F11_S0_LdStALU_5_4,
  OPERAND_fld_F11_S0_LdStALU_11_9,
  OPERAND_fld_radar_RedOpssem_x24,
  OPERAND_fld_radar_RedOpssem_z24,
  OPERAND_fld_F10_S0_LdStALU_4_0,
  OPERAND_fld_radar_RedOpssem_vb16,
  OPERAND_fld_F10_S0_LdStALU_4_3,
  OPERAND_fld_radar_ALUsem_vs16,
  OPERAND_fld_F110_S2_22_8,
  OPERAND_fld_F100_S3_13_10,
  OPERAND_fld_F10_S0_LdStALU_20_13,
  OPERAND_fld_F11_S0_LdStALU_22_10,
  OPERAND_fld_F6_S3_ALUFIRFFT_21_9,
  OPERAND_fld_F100_S3_7_4,
  OPERAND_fld_F6_S3_ALUFIRFFT_3_0,
  OPERAND_fld_F6_S3_ALUFIRFFT_15_14,
  OPERAND_fld_F0_S0_LdStALU_4_0,
  OPERAND_fld_radar_MOVEsemantic_x16,
  OPERAND_fld_F4_S3_ALU_12_8,
  OPERAND_fld_F100_S3_3_0,
  OPERAND_fld_radar_MOVEsemantic_x24,
  OPERAND_fld_radar_MOVEsemantic_z16,
  OPERAND_fld_F100_S3_22_14,
  OPERAND_fld_F3_S3_ALU_20_17,
  OPERAND_fld_F2_S0_LdSt_19_11,
  OPERAND_fld_F0_S0_LdStALU_28_10,
  OPERAND_fld_F100_S3_14_14,
  OPERAND_fld_F6_S3_ALUFIRFFT_21_18,
  OPERAND_fld_F2_S0_LdSt_3_2,
  OPERAND_fld_F2_S0_LdSt_13_11,
  OPERAND_fld_F0_S0_LdStALU_4_4,
  OPERAND_fld_F0_S0_LdStALU_14_10,
  OPERAND_fld_radar_MOVEWidesemantic_x24,
  OPERAND_fld_radar_MOVEWidesemantic_z40,
  OPERAND_fld_F110_S2_17_10,
  OPERAND_fld_F100_S2_4_0,
  OPERAND_fld_F100_S2_11_10,
  OPERAND_fld_radar_MOVEWidesemantic_x40,
  OPERAND_fld_radar_MOVEWidesemantic_z24,
  OPERAND_fld_F4_S2_Mul_16_7,
  OPERAND_fld_F0_S1_LdPk_17_10,
  OPERAND_fld_radar_MOVEWidesemantic_vb16,
  OPERAND_fld_F110_S2_9_0,
  OPERAND_fld_F100_S2_9_6,
  OPERAND_fld_F6_S1_LdPk_2_2,
  OPERAND_fld_F4_S2_Mul_7_7,
  OPERAND_fld_F0_S2_Mul_11_11,
  OPERAND_fld_radar_MOVEsemantic_ival,
  OPERAND_fld_F4_S3_ALU_12_7,
  OPERAND_fld_F3_S3_ALU_4_3,
  OPERAND_fld_F2_S0_LdSt_6_3,
  OPERAND_fld_F2_S0_LdSt_9_8,
  OPERAND_fld_radar_MOVEsemantic_ars,
  OPERAND_fld_radar_MOVEsemantic_z24,
  OPERAND_fld_F6_S3_ALUFIRFFT_10_8,
  OPERAND_fld_F4_S3_ALU_12_4,
  OPERAND_fld_radar_MOVEsemantic_vb16,
  OPERAND_fld_F110_S2_9_4,
  OPERAND_fld_F100_S3_9_4,
  OPERAND_fld_F6_S3_ALUFIRFFT_6_4,
  OPERAND_fld_F6_S3_ALUFIRFFT_10_9,
  OPERAND_fld_F4_S3_ALU_12_11,
  OPERAND_fld_F3_S3_ALU_4_4,
  OPERAND_fld_F2_S0_LdSt_9_9,
  OPERAND_fld_F0_S0_LdStALU_9_4,
  OPERAND_fld_radar_MOVEsemantic_arr,
  OPERAND_fld_F100_S3_22_10,
  OPERAND_fld_F6_S3_ALUFIRFFT_8_7,
  OPERAND_fld_F4_S3_ALU_21_13,
  OPERAND_fld_F3_S3_ALU_11_5,
  OPERAND_fld_F2_S0_LdSt_19_10,
  OPERAND_fld_radar_SHIFTsemantic_svalU,
  OPERAND_fld_F110_S2_22_15,
  OPERAND_fld_F110_S2_22_18,
  OPERAND_fld_F100_S3_22_18,
  OPERAND_fld_radar_SHIFTsemantic_sval,
  OPERAND_fld_radar_SHIFTsemantic_x24,
  OPERAND_fld_radar_SHIFTsemantic_z24,
  OPERAND_fld_F100_S3_17_15,
  OPERAND_fld_F0_S3_ALU_3_1,
  OPERAND_fld_radar_SHIFTsemantic_vb16,
  OPERAND_fld_F110_S2_22_19,
  OPERAND_fld_radar_SHIFTsemantic_vs16,
  OPERAND_fld_F110_S2_4_3,
  OPERAND_fld_F100_S3_7_7,
  OPERAND_fld_F6_S3_ALUFIRFFT_3_3,
  OPERAND_fld_F6_S3_ALUFIRFFT_8_8,
  OPERAND_fld_F100_S3_22_0,
  OPERAND_fld_F11_S1_LdPk_17_4,
  OPERAND_fld_F0_S3_ALU_21_4,
  OPERAND_fld_radar_MISCsemanticLS_offset,
  OPERAND_fld_radar_MISCsemantic_z24,
  OPERAND_fld_F100_S3_9_0,
  OPERAND_fld_F11_S1_LdPk_3_0,
  OPERAND_fld_F0_S3_ALU_9_0,
  OPERAND_fld_F0_S3_ALU_9_4,
  OPERAND_fld_radar_MISCsemantic_ars,
  OPERAND_fld_F100_S3_22_4,
  OPERAND_fld_radar_MISCsemanticLS_ars,
  OPERAND_fld_radar_MISCsemanticLS_arr,
  OPERAND_fld_radar_MISCsemanticLS_art,
  OPERAND_fld_radar_LOGICALsemantic_y24,
  OPERAND_fld_radar_LOGICALsemantic_x24,
  OPERAND_fld_radar_LOGICALsemantic_z24,
  OPERAND_fld_radar_SELECTsemantic_sval,
  OPERAND_fld_F0_S3_ALU_9_9,
  OPERAND_fld_F110_S2_9_9,
  OPERAND_fld_F100_S3_9_9,
  OPERAND_fld_radar_SELECTsemantic_svalc,
  OPERAND_fld_F0_S3_ALU_9_8,
  OPERAND_fld_radar_SELECTsemantic_vb16,
  OPERAND_fld_F110_S2_9_8,
  OPERAND_fld_F100_S3_9_8,
  OPERAND_fld_F0_S3_ALU_9_5,
  OPERAND_fld_radar_SELECTsemantic_y24,
  OPERAND_fld_radar_SELECTsemantic_x24,
  OPERAND_fld_radar_SELECTsemantic_z24,
  OPERAND_fld_radar_SELECTsemantic_vs16,
  OPERAND_fld_radar_COMPAREsem_y24,
  OPERAND_fld_radar_COMPAREsem_x24,
  OPERAND_fld_radar_COMPAREsem_vbz16,
  OPERAND_fld_F110_S2_14_10,
  OPERAND_fld_F100_S2_14_10,
  OPERAND_fld_F11_S0_LdStALU_14_12,
  OPERAND_fld_F6_S3_ALUFIRFFT_11_11,
  OPERAND_fld_F6_S3_ALUFIRFFT_16_13,
  OPERAND_fld_F100_S2_14_13,
  OPERAND_fld_F6_S3_ALUFIRFFT_15_13,
  OPERAND_fld_F110_S2_14_5,
  OPERAND_fld_F100_S2_14_5,
  OPERAND_fld_F11_S0_LdStALU_14_9,
  OPERAND_fld_F6_S3_ALUFIRFFT_11_9,
  OPERAND_fld_F1_S2_WALUMul_11_7,
  OPERAND_fld_radar_COMPAREsem_vb16,
  OPERAND_fld_radar_LOOKUP_oneOnly_z24,
  OPERAND_fld_radar_LOOKUP_oneOnly_mode,
  OPERAND_fld_radar_LOOKUP_oneOnly_offset,
  OPERAND_fld_radar_LOOKUP_oneOnly_ars,
  OPERAND_fld_radar_LOOKUP_oneOnly_z16,
  OPERAND_fld_radar_LOOKUP_oneOnly_x24,
  OPERAND_fld_radar_LOOKUP_oneOnly_vb16,
  OPERAND_fld_radar_LOOKUP_oneOnly_x16,
  OPERAND_fld_F11_S0_LdStALU_12_12,
  OPERAND_fld_radar_LOOKUP_banked_z24,
  OPERAND_fld_F110_S1_11_9,
  OPERAND_fld_F110_S1_18_18,
  OPERAND_fld_F110_S3_18_15,
  OPERAND_fld_F100_S0_6_4,
  OPERAND_fld_F100_S1_19_15,
  OPERAND_fld_F10_S0_LdStALU_9_8,
  OPERAND_fld_F10_S0_LdStALU_20_17,
  OPERAND_fld_F0_S0_LdStALU_9_5,
  OPERAND_fld_radar_LOOKUP_banked_mode,
  OPERAND_fld_radar_LOOKUP_banked_offset,
  OPERAND_fld_radar_LOOKUP_banked_ars,
  OPERAND_fld_radar_LOOKUP_banked_z16,
  OPERAND_fld_F110_S1_7_4,
  OPERAND_fld_F110_S3_8_8,
  OPERAND_fld_F100_S1_12_12,
  OPERAND_fld_F10_S0_LdStALU_14_12,
  OPERAND_fld_F0_S0_LdStALU_14_12,
  OPERAND_fld_radar_LOOKUP_banked_x24,
  OPERAND_fld_F110_S0_28_21,
  OPERAND_fld_F100_S0_28_18,
  OPERAND_fld_F0_S0_LdStALU_11_10,
  OPERAND_fld_F0_S0_LdStALU_28_20,
  OPERAND_fld_radar_LOOKUP_banked_vb16,
  OPERAND_fld_radar_LOOKUP_banked_x16,
  OPERAND_fld_F100_S0_12_12,
  OPERAND_fld_F0_S0_LdStALU_7_5,
  OPERAND_fld_radar_SETGETBT_semantic_valOut,
  OPERAND_fld_F110_S3_3_0,
  OPERAND_fld_radar_SETGETBT_semantic_val,
  OPERAND_fld_radar_SETGETBT_semantic_writeOK,
  OPERAND_fld_F110_S3_18_8,
  OPERAND_fld_F100_S3_22_8
};


/* Iclass table.  */

static xtensa_arg_internal Iclass_xt_iclass_rfe_stateArgs[] = {
  { { STATE_PSRING }, 'i' },
  { { STATE_PSEXCM }, 'm' },
  { { STATE_EPC1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rfde_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DEPC }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_call12_args[] = {
  { { OPERAND_soffsetx4 }, 'i' },
  { { OPERAND_ar12 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_call12_stateArgs[] = {
  { { STATE_PSCALLINC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_call8_args[] = {
  { { OPERAND_soffsetx4 }, 'i' },
  { { OPERAND_ar8 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_call8_stateArgs[] = {
  { { STATE_PSCALLINC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_call4_args[] = {
  { { OPERAND_soffsetx4 }, 'i' },
  { { OPERAND_ar4 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_call4_stateArgs[] = {
  { { STATE_PSCALLINC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_callx12_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_ar12 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_callx12_stateArgs[] = {
  { { STATE_PSCALLINC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_callx8_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_ar8 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_callx8_stateArgs[] = {
  { { STATE_PSCALLINC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_callx4_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_ar4 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_callx4_stateArgs[] = {
  { { STATE_PSCALLINC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_entry_args[] = {
  { { OPERAND_ars_entry }, 's' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm12x8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_entry_stateArgs[] = {
  { { STATE_PSCALLINC }, 'i' },
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSWOE }, 'i' },
  { { STATE_WindowBase }, 'm' },
  { { STATE_WindowStart }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_movsp_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_movsp_stateArgs[] = {
  { { STATE_WindowBase }, 'i' },
  { { STATE_WindowStart }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rotw_args[] = {
  { { OPERAND_simm4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rotw_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_WindowBase }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_retw_args[] = {
  { { OPERAND__ars_invisible }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_retw_stateArgs[] = {
  { { STATE_WindowBase }, 'm' },
  { { STATE_WindowStart }, 'm' },
  { { STATE_PSCALLINC }, 'o' },
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSWOE }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rfwou_stateArgs[] = {
  { { STATE_EPC1 }, 'i' },
  { { STATE_PSEXCM }, 'm' },
  { { STATE_PSRING }, 'i' },
  { { STATE_WindowBase }, 'm' },
  { { STATE_WindowStart }, 'm' },
  { { STATE_PSOWB }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l32e_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_immrx4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l32e_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_s32e_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_immrx4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_s32e_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_windowbase_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_windowbase_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_WindowBase }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_windowbase_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_windowbase_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_WindowBase }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_windowbase_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_windowbase_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_WindowBase }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_windowstart_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_windowstart_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_WindowStart }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_windowstart_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_windowstart_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_WindowStart }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_windowstart_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_windowstart_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_WindowStart }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rfme_stateArgs[] = {
  { { STATE_MESRMemE }, 'o' },
  { { STATE_MEPC }, 'i' },
  { { STATE_MEPS }, 'i' },
  { { STATE_PSWOE }, 'm' },
  { { STATE_PSCALLINC }, 'm' },
  { { STATE_PSOWB }, 'm' },
  { { STATE_PSRING }, 'm' },
  { { STATE_PSUM }, 'm' },
  { { STATE_PSEXCM }, 'm' },
  { { STATE_PSINTLEVEL }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_mesr_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_mesr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MESRErrEnab }, 'i' },
  { { STATE_MESRErrTest }, 'i' },
  { { STATE_MESRMemE }, 'i' },
  { { STATE_MESRDME }, 'i' },
  { { STATE_MESRMemType }, 'i' },
  { { STATE_MESRAccType }, 'i' },
  { { STATE_MESRErrType }, 'i' },
  { { STATE_MESRWay }, 'i' },
  { { STATE_MESRDataExc }, 'i' },
  { { STATE_MESRInstExc }, 'i' },
  { { STATE_MESRRCE }, 'i' },
  { { STATE_MESRDLCE }, 'i' },
  { { STATE_MESRILCE }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mesr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mesr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MESRErrEnab }, 'o' },
  { { STATE_MESRErrTest }, 'o' },
  { { STATE_MESRMemE }, 'o' },
  { { STATE_MESRDME }, 'o' },
  { { STATE_MESRMemType }, 'o' },
  { { STATE_MESRAccType }, 'o' },
  { { STATE_MESRErrType }, 'o' },
  { { STATE_MESRWay }, 'o' },
  { { STATE_MESRDataExc }, 'o' },
  { { STATE_MESRInstExc }, 'o' },
  { { STATE_MESRRCE }, 'o' },
  { { STATE_MESRDLCE }, 'o' },
  { { STATE_MESRILCE }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_mesr_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_mesr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MESRErrEnab }, 'm' },
  { { STATE_MESRErrTest }, 'm' },
  { { STATE_MESRMemE }, 'm' },
  { { STATE_MESRDME }, 'm' },
  { { STATE_MESRMemType }, 'm' },
  { { STATE_MESRAccType }, 'm' },
  { { STATE_MESRErrType }, 'm' },
  { { STATE_MESRWay }, 'm' },
  { { STATE_MESRDataExc }, 'm' },
  { { STATE_MESRInstExc }, 'm' },
  { { STATE_MESRRCE }, 'm' },
  { { STATE_MESRDLCE }, 'm' },
  { { STATE_MESRILCE }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_mecr_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_mecr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MECR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mecr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mecr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MECR }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_mecr_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_mecr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MECR }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_mepc_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_mepc_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MEPC }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mepc_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mepc_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MEPC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_mepc_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_mepc_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MEPC }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_meps_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_meps_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MEPS }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_meps_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_meps_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MEPS }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_meps_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_meps_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MEPS }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_mesave_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_mesave_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MESAVE }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mesave_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mesave_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MESAVE }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_mesave_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_mesave_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MESAVE }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_mevaddr_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_mevaddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MEVADDR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mevaddr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mevaddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MEVADDR }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_mevaddr_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_mevaddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MEVADDR }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_add_n_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_addi_n_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_ai4const }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bz6_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm6 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_loadi4_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_lsi4x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_mov_n_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_movi_n_args[] = {
  { { OPERAND_ars }, 'o' },
  { { OPERAND_simm7 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_retn_args[] = {
  { { OPERAND__ars_invisible }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_storei4_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_lsi4x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_addi_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_simm8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_addmi_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_simm8x256 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_addsub_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bit_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bsi8_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_b4const }, 'i' },
  { { OPERAND_label8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bsi8b_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_bbi }, 'i' },
  { { OPERAND_label8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bsi8u_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_b4constu }, 'i' },
  { { OPERAND_label8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bst8_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_label8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bsz12_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_label12 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_call0_args[] = {
  { { OPERAND_soffsetx4 }, 'i' },
  { { OPERAND_ar0 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_callx0_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_ar0 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_const16_args[] = {
  { { OPERAND_art }, 'm' },
  { { OPERAND_imm16 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_exti_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_sae }, 'i' },
  { { OPERAND_op2p1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_jump_args[] = {
  { { OPERAND_soffset }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_jumpx_args[] = {
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l16ui_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x2 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l16si_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x2 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l32i_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l32r_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_uimm16x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l8i_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_loop_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_ulabel8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_loop_stateArgs[] = {
  { { STATE_LBEG }, 'o' },
  { { STATE_LEND }, 'o' },
  { { STATE_LCOUNT }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_loopz_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_ulabel8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_loopz_stateArgs[] = {
  { { STATE_LBEG }, 'o' },
  { { STATE_LEND }, 'o' },
  { { STATE_LCOUNT }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_movi_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_simm12b }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_movz_args[] = {
  { { OPERAND_arr }, 'm' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_neg_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l32ex_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l32ex_stateArgs[] = {
  { { STATE_XTSYNC }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_s32ex_args[] = {
  { { OPERAND_art }, 'm' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_s32ex_stateArgs[] = {
  { { STATE_XTSYNC }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_getex_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_getex_stateArgs[] = {
  { { STATE_XTSYNC }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_clrex_stateArgs[] = {
  { { STATE_XTSYNC }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_return_args[] = {
  { { OPERAND__ars_invisible }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_s16i_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x2 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_s32i_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_s32nb_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimmrx4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_s8i_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_sar_args[] = {
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_sar_stateArgs[] = {
  { { STATE_SAR }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_sari_args[] = {
  { { OPERAND_sas }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_sari_stateArgs[] = {
  { { STATE_SAR }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_shifts_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_shifts_stateArgs[] = {
  { { STATE_SAR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_shiftst_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_shiftst_stateArgs[] = {
  { { STATE_SAR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_shiftt_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_shiftt_stateArgs[] = {
  { { STATE_SAR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_slli_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_msalp32 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_srai_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_sargt }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_srli_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_s }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_sync_stateArgs[] = {
  { { STATE_XTSYNC }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsil_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_s }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsil_stateArgs[] = {
  { { STATE_PSWOE }, 'i' },
  { { STATE_PSCALLINC }, 'i' },
  { { STATE_PSOWB }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_PSUM }, 'i' },
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSINTLEVEL }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_lend_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_lend_stateArgs[] = {
  { { STATE_LEND }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_lend_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_lend_stateArgs[] = {
  { { STATE_LEND }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_lend_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_lend_stateArgs[] = {
  { { STATE_LEND }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_lcount_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_lcount_stateArgs[] = {
  { { STATE_LCOUNT }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_lcount_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_lcount_stateArgs[] = {
  { { STATE_XTSYNC }, 'o' },
  { { STATE_LCOUNT }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_lcount_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_lcount_stateArgs[] = {
  { { STATE_XTSYNC }, 'o' },
  { { STATE_LCOUNT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_lbeg_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_lbeg_stateArgs[] = {
  { { STATE_LBEG }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_lbeg_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_lbeg_stateArgs[] = {
  { { STATE_LBEG }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_lbeg_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_lbeg_stateArgs[] = {
  { { STATE_LBEG }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_sar_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_sar_stateArgs[] = {
  { { STATE_SAR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_sar_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_sar_stateArgs[] = {
  { { STATE_SAR }, 'o' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_sar_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_sar_stateArgs[] = {
  { { STATE_SAR }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_memctl_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_memctl_stateArgs[] = {
  { { STATE_MEMCTL }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_memctl_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_memctl_stateArgs[] = {
  { { STATE_MEMCTL }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_memctl_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_memctl_stateArgs[] = {
  { { STATE_MEMCTL }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_litbase_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_litbase_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_litbase_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_configid0_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_configid0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_configid0_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_configid0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_configid1_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_configid1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ps_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ps_stateArgs[] = {
  { { STATE_PSWOE }, 'i' },
  { { STATE_PSCALLINC }, 'i' },
  { { STATE_PSOWB }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_PSUM }, 'i' },
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSINTLEVEL }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ps_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ps_stateArgs[] = {
  { { STATE_PSWOE }, 'o' },
  { { STATE_PSCALLINC }, 'o' },
  { { STATE_PSOWB }, 'o' },
  { { STATE_PSRING }, 'm' },
  { { STATE_PSUM }, 'o' },
  { { STATE_PSEXCM }, 'm' },
  { { STATE_PSINTLEVEL }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ps_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ps_stateArgs[] = {
  { { STATE_PSWOE }, 'm' },
  { { STATE_PSCALLINC }, 'm' },
  { { STATE_PSOWB }, 'm' },
  { { STATE_PSRING }, 'm' },
  { { STATE_PSUM }, 'm' },
  { { STATE_PSEXCM }, 'm' },
  { { STATE_PSINTLEVEL }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc1_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC1 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc1_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC1 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave1_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE1 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave1_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE1 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc2_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC2 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc2_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC2 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc2_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC2 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave2_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE2 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave2_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE2 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave2_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE2 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_eps2_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_eps2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS2 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_eps2_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_eps2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS2 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_eps2_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_eps2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS2 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excvaddr_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excvaddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCVADDR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excvaddr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excvaddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCVADDR }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excvaddr_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excvaddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCVADDR }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_depc_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_depc_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DEPC }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_depc_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_depc_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DEPC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_depc_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_depc_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DEPC }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_exccause_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_exccause_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCCAUSE }, 'i' },
  { { STATE_XTSYNC }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_exccause_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_exccause_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCCAUSE }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_exccause_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_exccause_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCCAUSE }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_misc0_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_misc0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC0 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_misc0_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_misc0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC0 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_misc0_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_misc0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC0 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_misc1_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_misc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_misc1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_misc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC1 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_misc1_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_misc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC1 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_prid_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_prid_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_vecbase_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_vecbase_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_VECBASE }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_vecbase_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_vecbase_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_VECBASE }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_vecbase_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_vecbase_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_VECBASE }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_mpucfg_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_mpucfg_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MPUNUMENTRIES }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mpucfg_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mpucfg_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MPUNUMENTRIES }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_salt_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_mul16_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_mul32_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_mul32h_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rfi_args[] = {
  { { OPERAND_s }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rfi_stateArgs[] = {
  { { STATE_PSWOE }, 'o' },
  { { STATE_PSCALLINC }, 'o' },
  { { STATE_PSOWB }, 'o' },
  { { STATE_PSRING }, 'm' },
  { { STATE_PSUM }, 'o' },
  { { STATE_PSEXCM }, 'm' },
  { { STATE_PSINTLEVEL }, 'o' },
  { { STATE_EPC1 }, 'i' },
  { { STATE_EPC2 }, 'i' },
  { { STATE_EPS2 }, 'i' },
  { { STATE_InOCDMode }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_wait_args[] = {
  { { OPERAND_s }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wait_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_PSINTLEVEL }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_interrupt_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_interrupt_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_INTERRUPT }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_intset_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_intset_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' },
  { { STATE_INTERRUPT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_intclear_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_intclear_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' },
  { { STATE_INTERRUPT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_intenable_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_intenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_INTENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_intenable_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_intenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_INTENABLE }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_intenable_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_intenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_INTENABLE }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_break_args[] = {
  { { OPERAND_imms }, 'i' },
  { { OPERAND_immt }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_break_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSINTLEVEL }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_break_n_args[] = {
  { { OPERAND_imms }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_break_n_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSINTLEVEL }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka0_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKA0 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka0_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKA0 }, 'o' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka0_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKA0 }, 'm' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc0_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKC0 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc0_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKC0 }, 'o' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc0_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKC0 }, 'm' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka1_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKA1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKA1 }, 'o' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka1_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKA1 }, 'm' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc1_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKC1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKC1 }, 'o' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc1_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKC1 }, 'm' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka0_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKA0 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka0_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKA0 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka0_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKA0 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka1_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKA1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKA1 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka1_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKA1 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreakenable_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreakenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreakenable_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreakenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKENABLE }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreakenable_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreakenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKENABLE }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_debugcause_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_debugcause_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DEBUGCAUSE }, 'i' },
  { { STATE_DBNUM }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_debugcause_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_debugcause_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DEBUGCAUSE }, 'o' },
  { { STATE_DBNUM }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_debugcause_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_debugcause_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DEBUGCAUSE }, 'm' },
  { { STATE_DBNUM }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_icount_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_icount_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ICOUNT }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_icount_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_icount_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' },
  { { STATE_ICOUNT }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_icount_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_icount_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' },
  { { STATE_ICOUNT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_icountlevel_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_icountlevel_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ICOUNTLEVEL }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_icountlevel_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_icountlevel_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ICOUNTLEVEL }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_icountlevel_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_icountlevel_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ICOUNTLEVEL }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ddr_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DDR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ddr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' },
  { { STATE_DDR }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ddr_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' },
  { { STATE_DDR }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_lddr32_p_args[] = {
  { { OPERAND_ars }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_lddr32_p_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' },
  { { STATE_InOCDMode }, 'i' },
  { { STATE_DDR }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_sddr32_p_args[] = {
  { { OPERAND_ars }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_sddr32_p_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_InOCDMode }, 'i' },
  { { STATE_DDR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rfdo_args[] = {
  { { OPERAND_imms }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rfdo_stateArgs[] = {
  { { STATE_InOCDMode }, 'm' },
  { { STATE_EPC2 }, 'i' },
  { { STATE_PSWOE }, 'o' },
  { { STATE_PSCALLINC }, 'o' },
  { { STATE_PSOWB }, 'o' },
  { { STATE_PSRING }, 'o' },
  { { STATE_PSUM }, 'o' },
  { { STATE_PSEXCM }, 'o' },
  { { STATE_PSINTLEVEL }, 'o' },
  { { STATE_EPS2 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rfdd_stateArgs[] = {
  { { STATE_InOCDMode }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mmid_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mmid_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_bbool1_args[] = {
  { { OPERAND_br }, 'o' },
  { { OPERAND_bs }, 'i' },
  { { OPERAND_bt }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bbool4_args[] = {
  { { OPERAND_bt }, 'o' },
  { { OPERAND_bs4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bbool8_args[] = {
  { { OPERAND_bt }, 'o' },
  { { OPERAND_bs8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bbranch_args[] = {
  { { OPERAND_bs }, 'i' },
  { { OPERAND_label8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bmove_args[] = {
  { { OPERAND_arr }, 'm' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_bt }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_RSR_BR_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_brall }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_WSR_BR_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_brall }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_XSR_BR_args[] = {
  { { OPERAND_art }, 'm' },
  { { OPERAND_brall }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ccount_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ccount_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CCOUNT }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ccount_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ccount_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' },
  { { STATE_CCOUNT }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ccount_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ccount_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' },
  { { STATE_CCOUNT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare0_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CCOMPARE0 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare0_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CCOMPARE0 }, 'o' },
  { { STATE_INTERRUPT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare0_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CCOMPARE0 }, 'm' },
  { { STATE_INTERRUPT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_icache_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_icache_inv_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_icache_inv_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_licx_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_licx_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MESRErrTest }, 'i' },
  { { STATE_MECR }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_sicx_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_sicx_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_cacheadrdis_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_cacheadrdis_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CACHEADRDIS }, 'o' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_cacheadrdis_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_cacheadrdis_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CACHEADRDIS }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_cacheadrdis_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_cacheadrdis_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CACHEADRDIS }, 'm' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rptlb0_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rptlb0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MPUENB }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rptlb_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rptlb_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wptlb_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wptlb_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MPUENB }, 'm' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_mpuenb_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_mpuenb_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MPUENB }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mpuenb_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mpuenb_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MPUENB }, 'o' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_mpuenb_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_mpuenb_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MPUENB }, 'm' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_cpenable_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_cpenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_cpenable_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_cpenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CPENABLE }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_cpenable_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_cpenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CPENABLE }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_clamp_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_tp7 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_minmax_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_nsa_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_sx_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_tp7 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l32ai_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_s32ri_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_atomctl_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_atomctl_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ATOMCTL }, 'i' },
  { { STATE_XTSYNC }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_atomctl_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_atomctl_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ATOMCTL }, 'o' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_atomctl_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_atomctl_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ATOMCTL }, 'm' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_div_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_eraccess_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_eraccess_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ERACCESS }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_eraccess_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_eraccess_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ERACCESS }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_eraccess_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_eraccess_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ERACCESS }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rer_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rer_stateArgs[] = {
  { { STATE_ERACCESS }, 'i' },
  { { STATE_PSEXCM }, 'i' },
  { { STATE_ERI_RAW_INTERLOCK }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_interface Iclass_xt_iclass_rer_intfArgs[] = {
  INTERFACE_ERI_RD_In,
  INTERFACE_ERI_RD_Out
};

static xtensa_arg_internal Iclass_xt_iclass_wer_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wer_stateArgs[] = {
  { { STATE_ERACCESS }, 'i' },
  { { STATE_PSEXCM }, 'i' },
  { { STATE_ERI_RAW_INTERLOCK }, 'o' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_interface Iclass_xt_iclass_wer_intfArgs[] = {
  INTERFACE_ERI_WR_In,
  INTERFACE_ERI_WR_Out
};

static xtensa_arg_internal Iclass_xt_iclass_wb15_0_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_xt_wbr15_label }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wb15_1_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_b4const }, 'i' },
  { { OPERAND_xt_wbr15_label }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wb15_2_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_b4constu }, 'i' },
  { { OPERAND_xt_wbr15_label }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wb15_3_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_bbi }, 'i' },
  { { OPERAND_xt_wbr15_label }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wb15_4_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_xt_wbr15_label }, 'i' }
};

static xtensa_arg_internal Iclass_rur_cend_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_cend_stateArgs[] = {
  { { STATE_CEND }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_cbegin_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_cbegin_stateArgs[] = {
  { { STATE_CBEGIN }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_cbegin_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_cbegin_stateArgs[] = {
  { { STATE_CBEGIN }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_cend_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_cend_stateArgs[] = {
  { { STATE_CEND }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_fcr_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_fcr_stateArgs[] = {
  { { STATE_RoundMode }, 'i' },
  { { STATE_InvalidEnable }, 'i' },
  { { STATE_DivZeroEnable }, 'i' },
  { { STATE_OverflowEnable }, 'i' },
  { { STATE_UnderflowEnable }, 'i' },
  { { STATE_InexactEnable }, 'i' },
  { { STATE_FPreserved20 }, 'i' },
  { { STATE_FPreserved5 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_fcr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_fcr_stateArgs[] = {
  { { STATE_RoundMode }, 'o' },
  { { STATE_InvalidEnable }, 'o' },
  { { STATE_DivZeroEnable }, 'o' },
  { { STATE_OverflowEnable }, 'o' },
  { { STATE_UnderflowEnable }, 'o' },
  { { STATE_InexactEnable }, 'o' },
  { { STATE_FPreserved20 }, 'o' },
  { { STATE_FPreserved5 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_fsr_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_fsr_stateArgs[] = {
  { { STATE_InvalidFlag }, 'i' },
  { { STATE_DivZeroFlag }, 'i' },
  { { STATE_OverflowFlag }, 'i' },
  { { STATE_UnderflowFlag }, 'i' },
  { { STATE_InexactFlag }, 'i' },
  { { STATE_FPreserved20a }, 'i' },
  { { STATE_FPreserved7 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_fsr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_fsr_stateArgs[] = {
  { { STATE_InvalidFlag }, 'o' },
  { { STATE_DivZeroFlag }, 'o' },
  { { STATE_OverflowFlag }, 'o' },
  { { STATE_UnderflowFlag }, 'o' },
  { { STATE_InexactFlag }, 'o' },
  { { STATE_FPreserved20a }, 'o' },
  { { STATE_FPreserved7 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_bbx_ur_opreg_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_bbx_ur_opreg_stateArgs[] = {
  { { STATE_BBX_OPBR0 }, 'i' },
  { { STATE_BBX_OPBR1 }, 'i' },
  { { STATE_BBX_OPBW0 }, 'i' }
};

static xtensa_arg_internal Iclass_wur_bbx_ur_opreg_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_bbx_ur_opreg_stateArgs[] = {
  { { STATE_BBX_OPBR0 }, 'o' },
  { { STATE_BBX_OPBR1 }, 'o' },
  { { STATE_BBX_OPBW0 }, 'o' }
};

static xtensa_arg_internal Iclass_rur_bbx_ur_treg_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_bbx_ur_treg_stateArgs[] = {
  { { STATE_BBX_TBR0 }, 'i' },
  { { STATE_BBX_TBR1 }, 'i' },
  { { STATE_BBX_TBW0 }, 'i' }
};

static xtensa_arg_internal Iclass_wur_bbx_ur_treg_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_bbx_ur_treg_stateArgs[] = {
  { { STATE_BBX_TBR0 }, 'o' },
  { { STATE_BBX_TBR1 }, 'o' },
  { { STATE_BBX_TBW0 }, 'o' }
};

static xtensa_arg_internal Iclass_BBE_REPNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_i }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_REPNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_REPNX16_S0_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_i }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_REPNX16_S0_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELSNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_i }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELSNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_REPNX16C_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_ic }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_REPNX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_REPNX16C_S0_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_ic }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_REPNX16C_S0_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELSNX16C_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_ic }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELSNX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EXTRNX16C_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_s2_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_s2_select_ic }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EXTRNX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_REPNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_i }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_REPNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELSNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_i }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELSNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_REPNX40C_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_ic }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_REPNX40C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELSNX40C_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_ic }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELSNX40C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NOTB_args[] = {
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NOTB_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ANDB_args[] = {
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ANDB_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ORB_args[] = {
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ORB_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_XORB_args[] = {
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_XORB_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ANDNOTB_args[] = {
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ANDNOTB_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MB_args[] = {
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MB_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LTRN_args[] = {
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbt }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LTRN_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LTRNI_args[] = {
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_immn }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LTRNI_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LBN_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm6bn }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LBN_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LBN_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4bn }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LBN_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SBN_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm6bn }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SBN_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SBN_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4bn }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SBN_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LSNX16_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm6x2 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LSNX16_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LSNX16_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4x2 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LSNX16_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LSNX16_X_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LSNX16_X_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LSNX16_XP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LSNX16_XP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVBRBV_args[] = {
  { { OPERAND_bt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVBRBV_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVBVBR_args[] = {
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbt }, 'o' },
  { { OPERAND_br }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVBVBR_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_JOINB_args[] = {
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_JOINB_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LTRN_2_args[] = {
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbt }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LTRN_2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LTRN_2I_args[] = {
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_immn_2 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LTRN_2I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LBN_2_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm6bn_2 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LBN_2_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LBN_2_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4bn_2 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LBN_2_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SBN_2_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm6bn_2 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SBN_2_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SBN_2_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4bn_2 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SBN_2_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EXTRACTB_args[] = {
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbu }, 'o' },
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vbool_alu_ltr_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EXTRACTB_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EXTRBN_2_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_s2_select_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_s2_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_s2_select_i_imm5 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EXTRBN_2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVSA32_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_st }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_ars }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVSA32_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVSVS_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_st }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVSVS_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVVS_args[] = {
  { { OPERAND_opnd_bbe_sem_mov_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_mov_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVVS_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVSV_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_st }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_saimm5 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVSV_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm8 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16_I_N_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16_I_N_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16_X_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16_X_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16_XP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16_XP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm8 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16_I_N_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16_I_N_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16_X_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16_X_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16_XP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16_XP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SSNX16_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm6x2 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SSNX16_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SSNX16_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4x2 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SSNX16_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SSNX16_X_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SSNX16_X_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SSNX16_XP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SSNX16_XP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVA16_args[] = {
  { { OPERAND_opnd_bbe_sem_mov_vt }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVA16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVV_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVV_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLLINX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_saimm5 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLLINX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLSINX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_saimm5 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLSINX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRAINX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_saimm5 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRAINX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRLINX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_saimm5 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRLINX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLLNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLLNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRLNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRLNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLANX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLANX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRANX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRANX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLSNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLSNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRSNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRSNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_XORNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_XORNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ANDNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ANDNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ORNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ORNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NOTNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NOTNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SUBNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SUBNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEGNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEGNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MINNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MINNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MINUNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MINUNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAXNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAXNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAXUNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAXUNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULSGNNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULSGNNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NSANX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_st }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NSANX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NSAUNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_st }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NSAUNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LTNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LTNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LENX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LENX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EQNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EQNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEQNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEQNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LTUNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LTUNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LEUNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LEUNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMAXNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMAXNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMINNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMINNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMAXUNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMAXUNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMINUNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMINUNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RBMINNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RBMINNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RBMAXNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RBMAXNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_BMAXNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_BMAXNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_BMINNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_BMINNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NANDNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NANDNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16PACKS_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16PACKS_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUUSNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUUSNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDSNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDSNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SUBSNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SUBSNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEGSNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEGSNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16T_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm6 }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbre }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16T_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16T_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4 }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbre }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16T_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16T_X_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbre }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16T_X_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16T_XP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbre }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16T_XP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16T_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm6 }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16T_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16T_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4 }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16T_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16T_X_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16T_X_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16T_XP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16T_XP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDNX16F_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDNX16F_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMAXNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMAXNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMAXNX16F_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMAXNX16F_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMINNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMINNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMINNX16F_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMINNX16F_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMAXUNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMAXUNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMAXUNX16F_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMAXUNX16F_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMINUNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMINUNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMINUNX16F_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMINUNX16F_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDNX16F_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDNX16F_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SUBNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SUBNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SUBNX16F_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SUBNX16F_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEGNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEGNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEGNX16F_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEGNX16F_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAXNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAXNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAXNX16F_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAXNX16F_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MINNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MINNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MINNX16F_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MINNX16F_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAXUNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAXUNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAXUNX16F_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAXUNX16F_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MINUNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MINUNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MINUNX16F_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MINUNX16F_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDSNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDSNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDSNX16F_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDSNX16F_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SUBSNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SUBSNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SUBSNX16F_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SUBSNX16F_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEGSNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEGSNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEGSNX16F_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEGSNX16F_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16T_IC_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbre }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16T_IC_stateArgs[] = {
  { { STATE_CBEGIN }, 'i' },
  { { STATE_CEND }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16T_IC_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16T_IC_stateArgs[] = {
  { { STATE_CBEGIN }, 'i' },
  { { STATE_CEND }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16_IC_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'm' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16_IC_stateArgs[] = {
  { { STATE_CBEGIN }, 'i' },
  { { STATE_CEND }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16_IC_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'm' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16_IC_stateArgs[] = {
  { { STATE_CBEGIN }, 'i' },
  { { STATE_CEND }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LALIGN_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_uul }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm6 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LALIGN_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LALIGN_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_uul }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LALIGN_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SALIGN_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_uus }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm6 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SALIGN_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SALIGN_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_uus }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SALIGN_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LA_PP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_uul }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LA_PP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SAPOS_FP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_uus }, 'm' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SAPOS_FP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MALIGN_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_uul }, 'o' },
  { { OPERAND_opnd_bbe_sem_ld_st_valignr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MALIGN_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ZALIGN_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_uul }, 'o' }
};

static xtensa_arg_internal Iclass_BBE_ZALIGN_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LANX16_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vrul }, 'o' },
  { { OPERAND_opnd_bbe_sem_ld_st_uul }, 'm' },
  { { OPERAND_ars }, 'm' }
};

static xtensa_arg_internal Iclass_BBE_LANX16_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SANX16_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_uus }, 'm' },
  { { OPERAND_ars }, 'm' }
};

static xtensa_arg_internal Iclass_BBE_SANX16_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LAVNX16_XP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vrul }, 'o' },
  { { OPERAND_opnd_bbe_sem_ld_st_uul }, 'm' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LAVNX16_XP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SAVNX16_XP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_uus }, 'm' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SAVNX16_XP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LAPOS_PC_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_uul }, 'o' },
  { { OPERAND_ars }, 'm' }
};

static xtensa_arg_internal Iclass_BBE_LAPOS_PC_stateArgs[] = {
  { { STATE_CBEGIN }, 'i' },
  { { STATE_CEND }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LANX16_IC_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vrul }, 'o' },
  { { OPERAND_opnd_bbe_sem_ld_st_uul }, 'm' },
  { { OPERAND_ars }, 'm' }
};

static xtensa_arg_internal Iclass_BBE_LANX16_IC_stateArgs[] = {
  { { STATE_CBEGIN }, 'i' },
  { { STATE_CEND }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SANX16_IC_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_uus }, 'm' },
  { { OPERAND_ars }, 'm' }
};

static xtensa_arg_internal Iclass_BBE_SANX16_IC_stateArgs[] = {
  { { STATE_CBEGIN }, 'i' },
  { { STATE_CEND }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SHFLNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SHFLNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULANX16_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULANX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLLINX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvr }, 'i' },
  { { OPERAND_saimm6 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLLINX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLSINX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvr }, 'i' },
  { { OPERAND_saimm6 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLSINX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRLINX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvr }, 'i' },
  { { OPERAND_saimm6 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRLINX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRAINX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvr }, 'i' },
  { { OPERAND_saimm6 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRAINX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_XORNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvsM1 }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_XORNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ANDNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvsM1 }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ANDNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ORNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvsM1 }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ORNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NOTNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NOTNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_wvsM2 }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SUBNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_wvsM2 }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SUBNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEGNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEGNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULSGNNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_wvsM2 }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULSGNNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NSANX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_st }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NSANX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NSAUNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_st }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NSAUNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SATSNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SATSNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LTNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_wvsM2 }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LTNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LENX40_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_wvsM2 }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LENX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EQNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_wvsM2 }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EQNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEQNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_wvsM2 }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEQNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_PACKSNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_PACKSNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_PACKLNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_PACKLNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWW_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_wvrM2 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWW_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_UNPKSNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_UNPKSNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_UNPKUNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_UNPKUNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_UNPKQNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_UNPKQNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVNX40T_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_wvsM2 }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_wvr }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVNX40T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SATUNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SATUNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLLNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvr }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLLNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRLNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvr }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRLNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLANX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvr }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLANX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRANX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvr }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRANX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLSNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvr }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SLSNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRSNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvr }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SRSNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDWNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDWNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDWANX16_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDWANX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDWUNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDWUNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDWUANX16_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDWUANX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMAXNX40_STEP0_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMAXNX40_STEP0_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMAXNX40_STEP1_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMAXNX40_STEP1_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMINNX40_STEP0_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMINNX40_STEP0_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMINNX40_STEP1_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RMINNX40_STEP1_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULSNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULSNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_PACKVNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvr }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_PACKVNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULRNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULRNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RNDSADJNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_wvsM2 }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RNDSADJNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RNDADJNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_wvsM2 }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RNDADJNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUUNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUUNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUUANX16_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUUANX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUSNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUSNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUSANX16_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUSANX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUSANX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUSANX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUSRNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUSRNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUURNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUURNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULANX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULANX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUUANX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULUUANX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NSANX40C_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_st }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_shift_packv_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NSANX40C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_CONJNX40C_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_CONJNX40C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EQNX40C_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_wvsM2 }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EQNX40C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEQNX40C_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_wvsM2 }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEQNX40C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDNX40C_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDNX40C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16C_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULANX16C_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULANX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16J_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16J_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULANX16J_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULANX16J_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULSNX16C_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULSNX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULSNX16J_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULSNX16J_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAGINX16C_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAGINX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAGIANX16C_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAGIANX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DIPACKSUNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DIPACKSUNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DIPACKQUNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DIPACKQUNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DIPACKLNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DIPACKLNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DIPACKPUNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DIPACKPUNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULRNX16C_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULRNX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULRNX16J_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULRNX16J_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAGIRNX16C_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAGIRNX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWA32C_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_arr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWA32C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULANX16CT_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULANX16CT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULANX16JT_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULANX16JT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELNX16I_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_isel }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELNX16I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SHFLNX16I_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_ishfl }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SHFLNX16I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NSANX16C_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_st }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NSANX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_CONJNX16C_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_CONJNX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EQNX16C_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EQNX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEQNX16C_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NEQNX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDNX16C_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDNX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LPNX16_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm6x4 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LPNX16_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LPNX16_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4x4 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LPNX16_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LPNX16_X_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LPNX16_X_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LPNX16_XP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LPNX16_XP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SPNX16_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm6x4 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SPNX16_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SPNX16_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4x4 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SPNX16_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SPNX16_X_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SPNX16_X_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SPNX16_XP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SPNX16_XP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAV16C_args[] = {
  { { OPERAND_ars }, 'o' },
  { { OPERAND_opnd_bbe_sem_mov_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAV16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAV16C_S2_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_s2_select_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAV16C_S2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVA16C_args[] = {
  { { OPERAND_opnd_bbe_sem_mov_vt }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVA16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16CPACKL_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16CPACKL_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16CPACKQ_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16CPACKQ_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16JPACKL_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16JPACKL_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16JPACKQ_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16JPACKQ_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16CPACKS_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16CPACKS_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16JPACKS_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16JPACKS_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_CONJSNX16C_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_CONJSNX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELPCNX16I_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vu }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_ic }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELPCNX16I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EXTRANX16C_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_s2_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_s2_select_arr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EXTRANX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAGINX16CPACKL_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAGINX16CPACKL_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAGINX16CPACKSU_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAGINX16CPACKSU_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAGINX16CPACKQU_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAGINX16CPACKQU_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVIDXINX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVIDXINX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDSNX16C_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDSNX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDNX16CT_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDNX16CT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDNX16CF_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDNX16CF_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_CONJNX16CT_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_CONJNX16CT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_CONJNX16CF_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_CONJNX16CF_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_CONJSNX16CT_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_CONJSNX16CT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_CONJSNX16CF_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_CONJSNX16CF_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDSNX16CT_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDSNX16CT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDSNX16CF_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDSNX16CF_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVPINT16_args[] = {
  { { OPERAND_opnd_bbe_sem_mov_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_mov_i_IMM_movint }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVPINT16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVPA16_args[] = {
  { { OPERAND_opnd_bbe_sem_mov_vt }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVPA16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16PACKP_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16PACKP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16CPACKP_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16CPACKP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16JPACKP_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16JPACKP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAGINX16CPACKPU_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MAGINX16CPACKPU_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDMOD16U_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SQZN_args[] = {
  { { OPERAND_opnd_bbe_sem_squeeze_st }, 'o' },
  { { OPERAND_ars }, 'o' },
  { { OPERAND_opnd_bbe_sem_squeeze_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SQZN_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_UNSQZN_args[] = {
  { { OPERAND_opnd_bbe_sem_squeeze_st }, 'o' },
  { { OPERAND_ars }, 'o' },
  { { OPERAND_opnd_bbe_sem_squeeze_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_UNSQZN_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16PR_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16PR_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULANX16PR_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULANX16PR_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULRNX16PR_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_sr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULRNX16PR_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVIDXNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVIDXNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVIDXNX16F_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVIDXNX16F_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELUNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_sr }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_ars }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELUNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SHFLUNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_sr }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_ars }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SHFLUNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELPRNX16I_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vu }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_i }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELPRNX16I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EXTRBN_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_s2_select_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_s2_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_s2_select_i_imm4 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EXTRBN_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EXTRANX16_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_s2_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_s2_select_arr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EXTRANX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_L32X_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_L32XP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_arr }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_L32IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_arr }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4x4 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_L32I_N_S1_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_arr_S1 }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_lsi4x4 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_L16SI_S1_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_arr_S1 }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x2 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_POLYNX16_OFF_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_poly_sl }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_poly_sa }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_POLYNX16_OFF_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDSR1RNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ADDSR1RNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SUBSR1RNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SUBSR1RNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DESCRNX8C_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_idx8 }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_dspr_code }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DESCRNX8C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DESCRNX16C_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_idx16 }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_dspr_code }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DESCRNX16C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DESCRNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_idx16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DESCRNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DSELNX16I_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vu }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_slct }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DSELNX16I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DSELNX16I_H_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vu }, 'm' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_shift_select_slct_h }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_DSELNX16I_H_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_BMAXABSNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vbt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_BMAXABSNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVPINT40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_i_IMM_movint }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVPINT40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVPA32_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_arr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVPA32_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_UNPKPNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_UNPKPNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_PACKPNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_PACKPNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVINT16_args[] = {
  { { OPERAND_opnd_bbe_sem_mov_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_mov_i_IMM_movint }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVINT16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVQINT16_args[] = {
  { { OPERAND_opnd_bbe_sem_mov_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_mov_i_IMM_movint }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVQINT16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVQA16_args[] = {
  { { OPERAND_opnd_bbe_sem_mov_vt }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVQA16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVINX16_args[] = {
  { { OPERAND_opnd_bbe_sem_mov_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_mov_immmovvi }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVINX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SEQNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_mov_vt }, 'o' }
};

static xtensa_arg_internal Iclass_BBE_SEQNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16PACKL_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16PACKL_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16PACKQ_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_multiply_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MULNX16PACKQ_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAV16_args[] = {
  { { OPERAND_ars }, 'o' },
  { { OPERAND_opnd_bbe_sem_mov_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAV16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAV16_S2_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_s2_select_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAV16_S2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAVU16_args[] = {
  { { OPERAND_ars }, 'o' },
  { { OPERAND_opnd_bbe_sem_mov_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAVU16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAVU16_S2_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_s2_select_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAVU16_S2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EXTRNX16_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_s2_select_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_s2_select_i }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_EXTRNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWINT40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_i_IMM_movint }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWINT40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVQINT40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_i_IMM_movint }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVQINT40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWINX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_immmovvi }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWINX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDSNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDSNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDSNX16T_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDSNX16T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDSNX16F_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vr }, 'i' },
  { { OPERAND_opnd_bbe_sem_vec_radd_rminmax_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDSNX16F_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_PACKQNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_PACKQNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NANDNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvsM1 }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_NANDNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SHFLNX40I_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_ishfl }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SHFLNX40I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELNX40I_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvsM1 }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_isel }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SELNX40I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWA32_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_arr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWA32_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWA40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_arr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWA40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWAU32_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_arr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWAU32_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAW32_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_art }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAW32_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAWU32_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_art }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAWU32_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAW40H_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_art }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVAW40H_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVQA32_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_arr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVQA32_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SEQNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' }
};

static xtensa_arg_internal Iclass_BBE_SEQNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_RADDNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVWL_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVWL_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVSVWL_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVSVWL_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWVL_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWVL_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWV_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWV_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVSWVL_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVSWVL_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVSWV_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVSWV_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVWLL_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVWLL_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWVLL_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVWVLL_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVW2VL_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVW2VL_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVWH_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVWH_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVSVWH_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVSVWH_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVWLH_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVWLH_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVWHL_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVWHL_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVWHH_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_wvec_pack_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVVWHH_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LV4X16_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm6x8 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LV4X16_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SV4X16_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm6x8 }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SV4X16_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVW2VH_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_wvt }, 'm' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_vs }, 'i' },
  { { OPERAND_opnd_bbe_sem_wvec_redux_sel_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_MOVW2VH_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16F_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm6 }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbre }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16F_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16F_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4 }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbre }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16F_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16F_X_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbre }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16F_X_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16F_XP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbre }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16F_XP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16F_I_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm6 }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16F_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16F_IP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_i_bimm4 }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16F_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16F_X_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16F_X_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16F_XP_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16F_XP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16F_IC_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbre }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_LVNX16F_IC_stateArgs[] = {
  { { STATE_CBEGIN }, 'i' },
  { { STATE_CEND }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16F_IC_args[] = {
  { { OPERAND_opnd_bbe_sem_ld_st_vr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_opnd_bbe_sem_ld_st_vbr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_SVNX16F_IC_stateArgs[] = {
  { { STATE_CBEGIN }, 'i' },
  { { STATE_CEND }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ABSNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ABSNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ABSSNX16_args[] = {
  { { OPERAND_opnd_bbe_sem_vec_alu_vt }, 'o' },
  { { OPERAND_opnd_bbe_sem_vec_alu_vr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ABSSNX16_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ABSNX40_args[] = {
  { { OPERAND_opnd_bbe_sem_multiply_wvt }, 'o' },
  { { OPERAND_opnd_bbe_sem_multiply_wvr }, 'i' }
};

static xtensa_arg_internal Iclass_BBE_ABSNX40_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_LSI_args[] = {
  { { OPERAND_frt }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_imm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_LSI_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_LSIP_args[] = {
  { { OPERAND_frt }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_imm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_LSIP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_LSX_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_LSX_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_LSXP_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_LSXP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_SSI_args[] = {
  { { OPERAND_frt }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_imm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_SSI_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_SSIP_args[] = {
  { { OPERAND_frt }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_imm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_SSIP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_SSX_args[] = {
  { { OPERAND_frr }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_SSX_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_SSXP_args[] = {
  { { OPERAND_frr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_SSXP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_ABS_S_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_frs }, 'i' }
};

static xtensa_arg_internal Iclass_ABS_S_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_NEG_S_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_frs }, 'i' }
};

static xtensa_arg_internal Iclass_NEG_S_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_MOV_S_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_frs }, 'i' }
};

static xtensa_arg_internal Iclass_MOV_S_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_MOVEQZ_S_args[] = {
  { { OPERAND_frr }, 'm' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_MOVEQZ_S_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_MOVNEZ_S_args[] = {
  { { OPERAND_frr }, 'm' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_MOVNEZ_S_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_MOVLTZ_S_args[] = {
  { { OPERAND_frr }, 'm' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_MOVLTZ_S_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_MOVGEZ_S_args[] = {
  { { OPERAND_frr }, 'm' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_MOVGEZ_S_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_MOVF_S_args[] = {
  { { OPERAND_frr }, 'm' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_bt }, 'i' }
};

static xtensa_arg_internal Iclass_MOVF_S_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_MOVT_S_args[] = {
  { { OPERAND_frr }, 'm' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_bt }, 'i' }
};

static xtensa_arg_internal Iclass_MOVT_S_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_WFR_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_WFR_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_RFR_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_frs }, 'i' }
};

static xtensa_arg_internal Iclass_RFR_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_ROUND_S_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_imm_t }, 'i' }
};

static xtensa_arg_internal Iclass_ROUND_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_InexactFlag }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_CEIL_S_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_imm_t }, 'i' }
};

static xtensa_arg_internal Iclass_CEIL_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_InexactFlag }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_FLOOR_S_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_imm_t }, 'i' }
};

static xtensa_arg_internal Iclass_FLOOR_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_InexactFlag }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_TRUNC_S_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_imm_t }, 'i' }
};

static xtensa_arg_internal Iclass_TRUNC_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_InexactFlag }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_UTRUNC_S_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_imm_t }, 'i' }
};

static xtensa_arg_internal Iclass_UTRUNC_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_InexactFlag }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_FLOAT_S_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_imm_t }, 'i' }
};

static xtensa_arg_internal Iclass_FLOAT_S_stateArgs[] = {
  { { STATE_InexactFlag }, 'm' },
  { { STATE_RoundMode }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_UFLOAT_S_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_imm_t }, 'i' }
};

static xtensa_arg_internal Iclass_UFLOAT_S_stateArgs[] = {
  { { STATE_InexactFlag }, 'm' },
  { { STATE_RoundMode }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_UN_S_args[] = {
  { { OPERAND_br }, 'o' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_frt }, 'i' }
};

static xtensa_arg_internal Iclass_UN_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_ULT_S_args[] = {
  { { OPERAND_br }, 'o' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_frt }, 'i' }
};

static xtensa_arg_internal Iclass_ULT_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_ULE_S_args[] = {
  { { OPERAND_br }, 'o' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_frt }, 'i' }
};

static xtensa_arg_internal Iclass_ULE_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_UEQ_S_args[] = {
  { { OPERAND_br }, 'o' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_frt }, 'i' }
};

static xtensa_arg_internal Iclass_UEQ_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_OLT_S_args[] = {
  { { OPERAND_br }, 'o' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_frt }, 'i' }
};

static xtensa_arg_internal Iclass_OLT_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_OLE_S_args[] = {
  { { OPERAND_br }, 'o' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_frt }, 'i' }
};

static xtensa_arg_internal Iclass_OLE_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_OEQ_S_args[] = {
  { { OPERAND_br }, 'o' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_frt }, 'i' }
};

static xtensa_arg_internal Iclass_OEQ_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_ADD_S_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_frt }, 'i' }
};

static xtensa_arg_internal Iclass_ADD_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_OverflowFlag }, 'm' },
  { { STATE_UnderflowFlag }, 'm' },
  { { STATE_InexactFlag }, 'm' },
  { { STATE_RoundMode }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_SUB_S_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_frt }, 'i' }
};

static xtensa_arg_internal Iclass_SUB_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_OverflowFlag }, 'm' },
  { { STATE_UnderflowFlag }, 'm' },
  { { STATE_InexactFlag }, 'm' },
  { { STATE_RoundMode }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_MUL_S_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_frt }, 'i' }
};

static xtensa_arg_internal Iclass_MUL_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_OverflowFlag }, 'm' },
  { { STATE_UnderflowFlag }, 'm' },
  { { STATE_InexactFlag }, 'm' },
  { { STATE_RoundMode }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_MADD_S_args[] = {
  { { OPERAND_frr }, 'm' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_frt }, 'i' }
};

static xtensa_arg_internal Iclass_MADD_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_OverflowFlag }, 'm' },
  { { STATE_UnderflowFlag }, 'm' },
  { { STATE_InexactFlag }, 'm' },
  { { STATE_RoundMode }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_MSUB_S_args[] = {
  { { OPERAND_frr }, 'm' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_frt }, 'i' }
};

static xtensa_arg_internal Iclass_MSUB_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_OverflowFlag }, 'm' },
  { { STATE_UnderflowFlag }, 'm' },
  { { STATE_InexactFlag }, 'm' },
  { { STATE_RoundMode }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_SQRT0_S_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_frs }, 'i' }
};

static xtensa_arg_internal Iclass_SQRT0_S_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_DIV0_S_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_frs }, 'i' }
};

static xtensa_arg_internal Iclass_DIV0_S_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_RECIP0_S_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_frs }, 'i' }
};

static xtensa_arg_internal Iclass_RECIP0_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_DivZeroFlag }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_RSQRT0_S_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_frs }, 'i' }
};

static xtensa_arg_internal Iclass_RSQRT0_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_DivZeroFlag }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_MADDN_S_args[] = {
  { { OPERAND_frr }, 'm' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_frt }, 'i' }
};

static xtensa_arg_internal Iclass_MADDN_S_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_DIVN_S_args[] = {
  { { OPERAND_frr }, 'm' },
  { { OPERAND_frs }, 'i' },
  { { OPERAND_frt }, 'i' }
};

static xtensa_arg_internal Iclass_DIVN_S_stateArgs[] = {
  { { STATE_OverflowFlag }, 'm' },
  { { STATE_UnderflowFlag }, 'm' },
  { { STATE_InexactFlag }, 'm' },
  { { STATE_RoundMode }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_CONST_S_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_imm_s }, 'i' }
};

static xtensa_arg_internal Iclass_CONST_S_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_NEXP01_S_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_frs }, 'i' }
};

static xtensa_arg_internal Iclass_NEXP01_S_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_ADDEXP_S_args[] = {
  { { OPERAND_frr }, 'm' },
  { { OPERAND_frs }, 'i' }
};

static xtensa_arg_internal Iclass_ADDEXP_S_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_ADDEXPM_S_args[] = {
  { { OPERAND_frr }, 'm' },
  { { OPERAND_frs }, 'i' }
};

static xtensa_arg_internal Iclass_ADDEXPM_S_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_MKDADJ_S_args[] = {
  { { OPERAND_frr }, 'm' },
  { { OPERAND_frs }, 'i' }
};

static xtensa_arg_internal Iclass_MKDADJ_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_DivZeroFlag }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_MKSADJ_S_args[] = {
  { { OPERAND_frr }, 'o' },
  { { OPERAND_frs }, 'i' }
};

static xtensa_arg_internal Iclass_MKSADJ_S_stateArgs[] = {
  { { STATE_InvalidFlag }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LVNX24_I_args[] = {
  { { OPERAND_opnd_radar_LoadStoresemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_LoadStoresemantic_ars }, 'i' },
  { { OPERAND_opnd_radar_LoadStoresemantic_offset }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LVNX24_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LVNX24_IP_args[] = {
  { { OPERAND_opnd_radar_LoadStoresemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_LoadStoresemantic_ars }, 'm' },
  { { OPERAND_opnd_radar_LoadStoresemantic_offset }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LVNX24_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SVNX24U_I_args[] = {
  { { OPERAND_opnd_radar_LoadStoresemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_LoadStoresemantic_ars }, 'i' },
  { { OPERAND_opnd_radar_LoadStoresemantic_offset }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SVNX24U_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SVNX24U_IP_args[] = {
  { { OPERAND_opnd_radar_LoadStoresemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_LoadStoresemantic_ars }, 'm' },
  { { OPERAND_opnd_radar_LoadStoresemantic_offset }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SVNX24U_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SVNX24_I_args[] = {
  { { OPERAND_opnd_radar_LoadStoresemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_LoadStoresemantic_ars }, 'i' },
  { { OPERAND_opnd_radar_LoadStoresemantic_offset }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SVNX24_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SVNX24_IP_args[] = {
  { { OPERAND_opnd_radar_LoadStoresemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_LoadStoresemantic_ars }, 'm' },
  { { OPERAND_opnd_radar_LoadStoresemantic_offset }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SVNX24_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLV128_I_args[] = {
  { { OPERAND_opnd_radar_LoadStoresemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_LoadStoresemantic_ars }, 'i' },
  { { OPERAND_opnd_radar_LoadStoresemantic_offsetn }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLV128_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LVNX24_X_args[] = {
  { { OPERAND_opnd_radar_LoadStoresemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_LoadStoresemantic_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LVNX24_X_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LVNX24_XP_args[] = {
  { { OPERAND_opnd_radar_LoadStoresemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_LoadStoresemantic_ars }, 'm' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LVNX24_XP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SVNX24U_X_args[] = {
  { { OPERAND_opnd_radar_LoadStoresemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_LoadStoresemantic_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SVNX24U_X_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SVNX24U_XP_args[] = {
  { { OPERAND_opnd_radar_LoadStoresemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_LoadStoresemantic_ars }, 'm' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SVNX24U_XP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SVNX24_X_args[] = {
  { { OPERAND_opnd_radar_LoadStoresemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_LoadStoresemantic_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SVNX24_X_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SVNX24_XP_args[] = {
  { { OPERAND_opnd_radar_LoadStoresemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_LoadStoresemantic_ars }, 'm' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SVNX24_XP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_ADDNX24_args[] = {
  { { OPERAND_opnd_radar_ALUsem_z24 }, 'o' },
  { { OPERAND_opnd_radar_ALUsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUsem_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_ADDNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_ADDNX24T_args[] = {
  { { OPERAND_opnd_radar_ALUPredsem_z24 }, 'm' },
  { { OPERAND_opnd_radar_ALUPredsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_y24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_ADDNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_ADDSNX24_args[] = {
  { { OPERAND_opnd_radar_ALUsem_z24 }, 'o' },
  { { OPERAND_opnd_radar_ALUsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUsem_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_ADDSNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_ADDSNX24T_args[] = {
  { { OPERAND_opnd_radar_ALUPredsem_z24 }, 'm' },
  { { OPERAND_opnd_radar_ALUPredsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_y24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_ADDSNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SUBNX24_args[] = {
  { { OPERAND_opnd_radar_ALUsem_z24 }, 'o' },
  { { OPERAND_opnd_radar_ALUsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUsem_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SUBNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SUBNX24T_args[] = {
  { { OPERAND_opnd_radar_ALUPredsem_z24 }, 'm' },
  { { OPERAND_opnd_radar_ALUPredsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_y24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SUBNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SUBSNX24_args[] = {
  { { OPERAND_opnd_radar_ALUsem_z24 }, 'o' },
  { { OPERAND_opnd_radar_ALUsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUsem_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SUBSNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SUBSNX24T_args[] = {
  { { OPERAND_opnd_radar_ALUPredsem_z24 }, 'm' },
  { { OPERAND_opnd_radar_ALUPredsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_y24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SUBSNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_ABSNX24_args[] = {
  { { OPERAND_opnd_radar_ALUsem_z24 }, 'o' },
  { { OPERAND_opnd_radar_ALUsem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_ABSNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_ABSNX24T_args[] = {
  { { OPERAND_opnd_radar_ALUPredsem_z24 }, 'm' },
  { { OPERAND_opnd_radar_ALUPredsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_ABSNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_NEGNX24_args[] = {
  { { OPERAND_opnd_radar_ALUsem_z24 }, 'o' },
  { { OPERAND_opnd_radar_ALUsem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_NEGNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_NEGNX24T_args[] = {
  { { OPERAND_opnd_radar_ALUPredsem_z24 }, 'm' },
  { { OPERAND_opnd_radar_ALUPredsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_NEGNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_CONJNX24_args[] = {
  { { OPERAND_opnd_radar_ALUsem_z24 }, 'o' },
  { { OPERAND_opnd_radar_ALUsem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_CONJNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_CONJNX24T_args[] = {
  { { OPERAND_opnd_radar_ALUPredsem_z24 }, 'm' },
  { { OPERAND_opnd_radar_ALUPredsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_CONJNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RADDNX24_args[] = {
  { { OPERAND_opnd_radar_RedOpssem_z24 }, 'o' },
  { { OPERAND_opnd_radar_RedOpssem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RADDNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RADDNX24T_args[] = {
  { { OPERAND_opnd_radar_RedOpssem_z24 }, 'o' },
  { { OPERAND_opnd_radar_RedOpssem_x24 }, 'i' },
  { { OPERAND_opnd_radar_RedOpssem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RADDNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RADDSNX24_args[] = {
  { { OPERAND_opnd_radar_RedOpssem_z24 }, 'o' },
  { { OPERAND_opnd_radar_RedOpssem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RADDSNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RADDSNX24T_args[] = {
  { { OPERAND_opnd_radar_RedOpssem_z24 }, 'o' },
  { { OPERAND_opnd_radar_RedOpssem_x24 }, 'i' },
  { { OPERAND_opnd_radar_RedOpssem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RADDSNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RAVGNX24_args[] = {
  { { OPERAND_opnd_radar_RedOpssem_z24 }, 'o' },
  { { OPERAND_opnd_radar_RedOpssem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RAVGNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_NSANX24_args[] = {
  { { OPERAND_opnd_radar_ALUsem_vs16 }, 'o' },
  { { OPERAND_opnd_radar_ALUsem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_NSANX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_NSANX24C_args[] = {
  { { OPERAND_opnd_radar_ALUsem_vs16 }, 'o' },
  { { OPERAND_opnd_radar_ALUsem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_NSANX24C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_NSAUNX24_args[] = {
  { { OPERAND_opnd_radar_ALUsem_vs16 }, 'o' },
  { { OPERAND_opnd_radar_ALUsem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_NSAUNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MAXNX24_args[] = {
  { { OPERAND_opnd_radar_ALUsem_z24 }, 'o' },
  { { OPERAND_opnd_radar_ALUsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUsem_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MAXNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MAXNX24T_args[] = {
  { { OPERAND_opnd_radar_ALUPredsem_z24 }, 'o' },
  { { OPERAND_opnd_radar_ALUPredsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_y24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MAXNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MAXUNX24_args[] = {
  { { OPERAND_opnd_radar_ALUsem_z24 }, 'o' },
  { { OPERAND_opnd_radar_ALUsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUsem_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MAXUNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MAXUNX24T_args[] = {
  { { OPERAND_opnd_radar_ALUPredsem_z24 }, 'o' },
  { { OPERAND_opnd_radar_ALUPredsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_y24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MAXUNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MINNX24_args[] = {
  { { OPERAND_opnd_radar_ALUsem_z24 }, 'o' },
  { { OPERAND_opnd_radar_ALUsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUsem_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MINNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MINNX24T_args[] = {
  { { OPERAND_opnd_radar_ALUPredsem_z24 }, 'o' },
  { { OPERAND_opnd_radar_ALUPredsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_y24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MINNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MINUNX24_args[] = {
  { { OPERAND_opnd_radar_ALUsem_z24 }, 'o' },
  { { OPERAND_opnd_radar_ALUsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUsem_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MINUNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MINUNX24T_args[] = {
  { { OPERAND_opnd_radar_ALUPredsem_z24 }, 'o' },
  { { OPERAND_opnd_radar_ALUPredsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_y24 }, 'i' },
  { { OPERAND_opnd_radar_ALUPredsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MINUNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MIXNX24C_args[] = {
  { { OPERAND_opnd_radar_ALUsem_z24 }, 'o' },
  { { OPERAND_opnd_radar_ALUsem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MIXNX24C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RMAXNX24_args[] = {
  { { OPERAND_opnd_radar_RedOpssem_z24 }, 'o' },
  { { OPERAND_opnd_radar_RedOpssem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RMAXNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RMAXNX24T_args[] = {
  { { OPERAND_opnd_radar_RedOpssem_z24 }, 'o' },
  { { OPERAND_opnd_radar_RedOpssem_x24 }, 'i' },
  { { OPERAND_opnd_radar_RedOpssem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RMAXNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RMAXUNX24_args[] = {
  { { OPERAND_opnd_radar_RedOpssem_z24 }, 'o' },
  { { OPERAND_opnd_radar_RedOpssem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RMAXUNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RMAXUNX24T_args[] = {
  { { OPERAND_opnd_radar_RedOpssem_z24 }, 'o' },
  { { OPERAND_opnd_radar_RedOpssem_x24 }, 'i' },
  { { OPERAND_opnd_radar_RedOpssem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RMAXUNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RMINNX24_args[] = {
  { { OPERAND_opnd_radar_RedOpssem_z24 }, 'o' },
  { { OPERAND_opnd_radar_RedOpssem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RMINNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RMINNX24T_args[] = {
  { { OPERAND_opnd_radar_RedOpssem_z24 }, 'o' },
  { { OPERAND_opnd_radar_RedOpssem_x24 }, 'i' },
  { { OPERAND_opnd_radar_RedOpssem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RMINNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RMINUNX24_args[] = {
  { { OPERAND_opnd_radar_RedOpssem_z24 }, 'o' },
  { { OPERAND_opnd_radar_RedOpssem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RMINUNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RMINUNX24T_args[] = {
  { { OPERAND_opnd_radar_RedOpssem_z24 }, 'o' },
  { { OPERAND_opnd_radar_RedOpssem_x24 }, 'i' },
  { { OPERAND_opnd_radar_RedOpssem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_RMINUNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_POPCNX24_args[] = {
  { { OPERAND_opnd_radar_ALUsem_z24 }, 'o' },
  { { OPERAND_opnd_radar_ALUsem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_POPCNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVL2L_args[] = {
  { { OPERAND_opnd_radar_MOVEsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_MOVEsemantic_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVL2L_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVL2LT_args[] = {
  { { OPERAND_opnd_radar_MOVEsemantic_z24 }, 'm' },
  { { OPERAND_opnd_radar_MOVEsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_MOVEsemantic_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVL2LT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVN2L_args[] = {
  { { OPERAND_opnd_radar_MOVEsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_MOVEsemantic_x16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVN2L_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVN2LT_args[] = {
  { { OPERAND_opnd_radar_MOVEsemantic_z24 }, 'm' },
  { { OPERAND_opnd_radar_MOVEsemantic_x16 }, 'i' },
  { { OPERAND_opnd_radar_MOVEsemantic_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVN2LT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVUN2L_args[] = {
  { { OPERAND_opnd_radar_MOVEsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_MOVEsemantic_x16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVUN2L_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVUN2LT_args[] = {
  { { OPERAND_opnd_radar_MOVEsemantic_z24 }, 'm' },
  { { OPERAND_opnd_radar_MOVEsemantic_x16 }, 'i' },
  { { OPERAND_opnd_radar_MOVEsemantic_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVUN2LT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVSL2N_args[] = {
  { { OPERAND_opnd_radar_MOVEsemantic_z16 }, 'o' },
  { { OPERAND_opnd_radar_MOVEsemantic_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVSL2N_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVSL2NT_args[] = {
  { { OPERAND_opnd_radar_MOVEsemantic_z16 }, 'm' },
  { { OPERAND_opnd_radar_MOVEsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_MOVEsemantic_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVSL2NT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVHL2N_args[] = {
  { { OPERAND_opnd_radar_MOVEsemantic_z16 }, 'o' },
  { { OPERAND_opnd_radar_MOVEsemantic_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVHL2N_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVHL2NT_args[] = {
  { { OPERAND_opnd_radar_MOVEsemantic_z16 }, 'm' },
  { { OPERAND_opnd_radar_MOVEsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_MOVEsemantic_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVHL2NT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVLL2N_args[] = {
  { { OPERAND_opnd_radar_MOVEsemantic_z16 }, 'o' },
  { { OPERAND_opnd_radar_MOVEsemantic_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVLL2N_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVLL2NT_args[] = {
  { { OPERAND_opnd_radar_MOVEsemantic_z16 }, 'm' },
  { { OPERAND_opnd_radar_MOVEsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_MOVEsemantic_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVLL2NT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVL2W_args[] = {
  { { OPERAND_opnd_radar_MOVEWidesemantic_z40 }, 'o' },
  { { OPERAND_opnd_radar_MOVEWidesemantic_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVL2W_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVL2WT_args[] = {
  { { OPERAND_opnd_radar_MOVEWidesemantic_z40 }, 'm' },
  { { OPERAND_opnd_radar_MOVEWidesemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_MOVEWidesemantic_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVL2WT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVUL2W_args[] = {
  { { OPERAND_opnd_radar_MOVEWidesemantic_z40 }, 'o' },
  { { OPERAND_opnd_radar_MOVEWidesemantic_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVUL2W_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVUL2WT_args[] = {
  { { OPERAND_opnd_radar_MOVEWidesemantic_z40 }, 'm' },
  { { OPERAND_opnd_radar_MOVEWidesemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_MOVEWidesemantic_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVUL2WT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVSW2L_args[] = {
  { { OPERAND_opnd_radar_MOVEWidesemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_MOVEWidesemantic_x40 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVSW2L_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVSW2LT_args[] = {
  { { OPERAND_opnd_radar_MOVEWidesemantic_z24 }, 'm' },
  { { OPERAND_opnd_radar_MOVEWidesemantic_x40 }, 'i' },
  { { OPERAND_opnd_radar_MOVEWidesemantic_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVSW2LT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVHW2L_args[] = {
  { { OPERAND_opnd_radar_MOVEWidesemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_MOVEWidesemantic_x40 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVHW2L_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVHW2LT_args[] = {
  { { OPERAND_opnd_radar_MOVEWidesemantic_z24 }, 'm' },
  { { OPERAND_opnd_radar_MOVEWidesemantic_x40 }, 'i' },
  { { OPERAND_opnd_radar_MOVEWidesemantic_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVHW2LT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVLW2L_args[] = {
  { { OPERAND_opnd_radar_MOVEWidesemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_MOVEWidesemantic_x40 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVLW2L_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVLW2LT_args[] = {
  { { OPERAND_opnd_radar_MOVEWidesemantic_z24 }, 'm' },
  { { OPERAND_opnd_radar_MOVEWidesemantic_x40 }, 'i' },
  { { OPERAND_opnd_radar_MOVEWidesemantic_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVLW2LT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVI2L_args[] = {
  { { OPERAND_opnd_radar_MOVEsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_MOVEsemantic_ival }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVI2L_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVI2LT_args[] = {
  { { OPERAND_opnd_radar_MOVEsemantic_z24 }, 'm' },
  { { OPERAND_opnd_radar_MOVEsemantic_ival }, 'i' },
  { { OPERAND_opnd_radar_MOVEsemantic_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVI2LT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVA2L_args[] = {
  { { OPERAND_opnd_radar_MOVEsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_MOVEsemantic_ars }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVA2L_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVA2LT_args[] = {
  { { OPERAND_opnd_radar_MOVEsemantic_z24 }, 'm' },
  { { OPERAND_opnd_radar_MOVEsemantic_ars }, 'i' },
  { { OPERAND_opnd_radar_MOVEsemantic_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVA2LT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MVBL2W_args[] = {
  { { OPERAND_opnd_radar_MOVEWidesemantic_z40 }, 'o' },
  { { OPERAND_opnd_radar_MOVEWidesemantic_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MVBL2W_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MVBW2L_args[] = {
  { { OPERAND_opnd_radar_MOVEWidesemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_MOVEWidesemantic_x40 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MVBW2L_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVL2A_args[] = {
  { { OPERAND_opnd_radar_MOVEsemantic_arr }, 'o' },
  { { OPERAND_opnd_radar_MOVEsemantic_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_MOVL2A_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLLSINX24_args[] = {
  { { OPERAND_opnd_radar_SHIFTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SHIFTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_sval }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLLSINX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLLSINX24T_args[] = {
  { { OPERAND_opnd_radar_SHIFTsemantic_z24 }, 'm' },
  { { OPERAND_opnd_radar_SHIFTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_vb16 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_sval }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLLSINX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRASINX24_args[] = {
  { { OPERAND_opnd_radar_SHIFTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SHIFTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_sval }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRASINX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRASINX24T_args[] = {
  { { OPERAND_opnd_radar_SHIFTsemantic_z24 }, 'm' },
  { { OPERAND_opnd_radar_SHIFTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_vb16 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_sval }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRASINX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLLSNX24_args[] = {
  { { OPERAND_opnd_radar_SHIFTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SHIFTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_vs16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLLSNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRASNX24_args[] = {
  { { OPERAND_opnd_radar_SHIFTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SHIFTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_vs16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRASNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRASNX24C_args[] = {
  { { OPERAND_opnd_radar_SHIFTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SHIFTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_vs16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRASNX24C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRRINX24_args[] = {
  { { OPERAND_opnd_radar_SHIFTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SHIFTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_svalU }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRRINX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRRINX24T_args[] = {
  { { OPERAND_opnd_radar_SHIFTsemantic_z24 }, 'm' },
  { { OPERAND_opnd_radar_SHIFTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_vb16 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_svalU }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRRINX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRRNX24_args[] = {
  { { OPERAND_opnd_radar_SHIFTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SHIFTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_vs16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRRNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLASINX24_args[] = {
  { { OPERAND_opnd_radar_SHIFTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SHIFTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_sval }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLASINX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLASINX24T_args[] = {
  { { OPERAND_opnd_radar_SHIFTsemantic_z24 }, 'm' },
  { { OPERAND_opnd_radar_SHIFTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_vb16 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_sval }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLASINX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLASNX24_args[] = {
  { { OPERAND_opnd_radar_SHIFTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SHIFTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_vs16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLASNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLASNX24C_args[] = {
  { { OPERAND_opnd_radar_SHIFTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SHIFTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_vs16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLASNX24C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRLSINX24_args[] = {
  { { OPERAND_opnd_radar_SHIFTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SHIFTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_sval }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRLSINX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRLSINX24T_args[] = {
  { { OPERAND_opnd_radar_SHIFTsemantic_z24 }, 'm' },
  { { OPERAND_opnd_radar_SHIFTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_vb16 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_sval }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRLSINX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRLSNX24_args[] = {
  { { OPERAND_opnd_radar_SHIFTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SHIFTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SHIFTsemantic_vs16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SRLSNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_POPMQ_stateArgs[] = {
  { { STATE_BBX_STATE0 }, 'o' }
};

static xtensa_interface Iclass_BBX_POPMQ_intfArgs[] = {
  INTERFACE_BBX_QIN128
};

static xtensa_arg_internal Iclass_BBX_POPMQNB_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_art }, 'o' }
};

static xtensa_arg_internal Iclass_BBX_POPMQNB_stateArgs[] = {
  { { STATE_BBX_STATE0 }, 'm' }
};

static xtensa_interface Iclass_BBX_POPMQNB_intfArgs[] = {
  INTERFACE_BBX_QIN128_KILL,
  INTERFACE_BBX_QIN128,
  INTERFACE_BBX_QIN128_NOTRDY
};

static xtensa_arg_internal Iclass_BBX_LDS0_args[] = {
  { { OPERAND_opnd_radar_MISCsemanticLS_ars }, 'i' },
  { { OPERAND_opnd_radar_MISCsemanticLS_offset }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LDS0_stateArgs[] = {
  { { STATE_BBX_STATE0 }, 'o' }
};

static xtensa_arg_internal Iclass_BBX_STS0_args[] = {
  { { OPERAND_opnd_radar_MISCsemanticLS_ars }, 'i' },
  { { OPERAND_opnd_radar_MISCsemanticLS_offset }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_STS0_stateArgs[] = {
  { { STATE_BBX_STATE0 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LDCQ128_args[] = {
  { { OPERAND_opnd_radar_MISCsemantic_z24 }, 'o' }
};

static xtensa_arg_internal Iclass_BBX_LDCQ128_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LDCQ128_intfArgs[] = {
  INTERFACE_BBX_QIN128
};

static xtensa_arg_internal Iclass_BBX_LDCQ128NB_args[] = {
  { { OPERAND_opnd_bbe_sem_wvec_pack_art }, 'o' },
  { { OPERAND_opnd_radar_MISCsemantic_z24 }, 'm' }
};

static xtensa_arg_internal Iclass_BBX_LDCQ128NB_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LDCQ128NB_intfArgs[] = {
  INTERFACE_BBX_QIN128_KILL,
  INTERFACE_BBX_QIN128,
  INTERFACE_BBX_QIN128_NOTRDY
};

static xtensa_arg_internal Iclass_BBX_STRQ32_args[] = {
  { { OPERAND_opnd_radar_MISCsemantic_ars }, 'i' }
};

static xtensa_interface Iclass_BBX_STRQ32_intfArgs[] = {
  INTERFACE_BBX_QOUT32
};

static xtensa_arg_internal Iclass_BBX_LCRLU_args[] = {
  { { OPERAND_opnd_radar_MISCsemanticLS_arr }, 'o' },
  { { OPERAND_opnd_radar_MISCsemanticLS_ars }, 'i' }
};

static xtensa_interface Iclass_BBX_LCRLU_intfArgs[] = {
  INTERFACE_CRLU32_Out,
  INTERFACE_CRLU32_In
};

static xtensa_arg_internal Iclass_BBX_SCRLU_args[] = {
  { { OPERAND_opnd_radar_MISCsemanticLS_art }, 'i' },
  { { OPERAND_opnd_radar_MISCsemanticLS_ars }, 'i' }
};

static xtensa_interface Iclass_BBX_SCRLU_intfArgs[] = {
  INTERFACE_CRLU32_Out,
  INTERFACE_CRLU32_In
};

static xtensa_arg_internal Iclass_BBX_ANDNX24_args[] = {
  { { OPERAND_opnd_radar_LOGICALsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_LOGICALsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_LOGICALsemantic_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_ANDNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_ORNX24_args[] = {
  { { OPERAND_opnd_radar_LOGICALsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_LOGICALsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_LOGICALsemantic_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_ORNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_XORNX24_args[] = {
  { { OPERAND_opnd_radar_LOGICALsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_LOGICALsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_LOGICALsemantic_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_XORNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_NOTNX24_args[] = {
  { { OPERAND_opnd_radar_LOGICALsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_LOGICALsemantic_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_NOTNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SELNX24_args[] = {
  { { OPERAND_opnd_radar_SELECTsemantic_z24 }, 'm' },
  { { OPERAND_opnd_radar_SELECTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SELECTsemantic_sval }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SELNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SELNX24C_args[] = {
  { { OPERAND_opnd_radar_SELECTsemantic_z24 }, 'm' },
  { { OPERAND_opnd_radar_SELECTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SELECTsemantic_svalc }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SELNX24C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_REPNX24_args[] = {
  { { OPERAND_opnd_radar_SELECTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SELECTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SELECTsemantic_sval }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_REPNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_REPNX24T_args[] = {
  { { OPERAND_opnd_radar_SELECTsemantic_z24 }, 'm' },
  { { OPERAND_opnd_radar_SELECTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SELECTsemantic_vb16 }, 'i' },
  { { OPERAND_opnd_radar_SELECTsemantic_sval }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_REPNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_REPNX24C_args[] = {
  { { OPERAND_opnd_radar_SELECTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SELECTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SELECTsemantic_svalc }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_REPNX24C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_REPNX24CT_args[] = {
  { { OPERAND_opnd_radar_SELECTsemantic_z24 }, 'm' },
  { { OPERAND_opnd_radar_SELECTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SELECTsemantic_vb16 }, 'i' },
  { { OPERAND_opnd_radar_SELECTsemantic_svalc }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_REPNX24CT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SWPNX24C_args[] = {
  { { OPERAND_opnd_radar_SELECTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SELECTsemantic_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SWPNX24C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_INTLNX24C_args[] = {
  { { OPERAND_opnd_radar_SELECTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SELECTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SELECTsemantic_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_INTLNX24C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_INTHNX24C_args[] = {
  { { OPERAND_opnd_radar_SELECTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SELECTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SELECTsemantic_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_INTHNX24C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SHFNX24_args[] = {
  { { OPERAND_opnd_radar_SELECTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SELECTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SELECTsemantic_vs16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SHFNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SHFNX24C_args[] = {
  { { OPERAND_opnd_radar_SELECTsemantic_z24 }, 'o' },
  { { OPERAND_opnd_radar_SELECTsemantic_x24 }, 'i' },
  { { OPERAND_opnd_radar_SELECTsemantic_vs16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SHFNX24C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTNX24_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'o' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTNX24T_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'm' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_y24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTNX24C_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'o' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTNX24C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTNX24CT_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'm' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTNX24CT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTUNX24_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'o' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTUNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTUNX24T_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'm' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_y24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTUNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTENX24_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'o' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTENX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTENX24T_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'm' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_y24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTENX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTENX24C_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'o' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTENX24C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTENX24CT_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'm' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTENX24CT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTEUNX24_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'o' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTEUNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTEUNX24T_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'm' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_y24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTEUNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_EQNX24_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'o' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_EQNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_EQNX24T_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'm' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_y24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_EQNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_EQNX24C_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'o' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_EQNX24C_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_EQNX24CT_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'm' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_EQNX24CT_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_NEQNX24_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'o' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_y24 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_NEQNX24_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_NEQNX24T_args[] = {
  { { OPERAND_opnd_radar_COMPAREsem_vbz16 }, 'm' },
  { { OPERAND_opnd_radar_COMPAREsem_x24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_y24 }, 'i' },
  { { OPERAND_opnd_radar_COMPAREsem_vb16 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_NEQNX24T_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LLU0NX24_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_z24 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LLU0NX24_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LLU0NX24_I_intfArgs[] = {
  INTERFACE_RLU0_Out,
  INTERFACE_RLU0_In
};

static xtensa_arg_internal Iclass_BBX_LLU0NX24_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_z24 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LLU0NX24_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LLU0NX24_IP_intfArgs[] = {
  INTERFACE_RLU0_Out,
  INTERFACE_RLU0_In
};

static xtensa_arg_internal Iclass_BBX_LLU1NX24_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_z24 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LLU1NX24_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LLU1NX24_I_intfArgs[] = {
  INTERFACE_RLU1_Out,
  INTERFACE_RLU1_In
};

static xtensa_arg_internal Iclass_BBX_LLU1NX24_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_z24 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LLU1NX24_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LLU1NX24_IP_intfArgs[] = {
  INTERFACE_RLU1_Out,
  INTERFACE_RLU1_In
};

static xtensa_arg_internal Iclass_BBX_LLU0NX16_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_z16 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LLU0NX16_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LLU0NX16_I_intfArgs[] = {
  INTERFACE_RLU0_Out,
  INTERFACE_RLU0_In
};

static xtensa_arg_internal Iclass_BBX_LLU0NX16_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_z16 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LLU0NX16_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LLU0NX16_IP_intfArgs[] = {
  INTERFACE_RLU0_Out,
  INTERFACE_RLU0_In
};

static xtensa_arg_internal Iclass_BBX_LLU1NX16_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_z16 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LLU1NX16_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LLU1NX16_I_intfArgs[] = {
  INTERFACE_RLU1_Out,
  INTERFACE_RLU1_In
};

static xtensa_arg_internal Iclass_BBX_LLU1NX16_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_z16 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LLU1NX16_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LLU1NX16_IP_intfArgs[] = {
  INTERFACE_RLU1_Out,
  INTERFACE_RLU1_In
};

static xtensa_arg_internal Iclass_BBX_SLU0NX24_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_x24 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_vb16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLU0NX24_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_SLU0NX24_I_intfArgs[] = {
  INTERFACE_WLU0_Out,
  INTERFACE_WLU0_In
};

static xtensa_arg_internal Iclass_BBX_SLU0NX24_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_x24 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_vb16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLU0NX24_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_SLU0NX24_IP_intfArgs[] = {
  INTERFACE_WLU0_Out,
  INTERFACE_WLU0_In
};

static xtensa_arg_internal Iclass_BBX_SLU0NX16_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_x16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_vb16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLU0NX16_I_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_SLU0NX16_I_intfArgs[] = {
  INTERFACE_WLU0_Out,
  INTERFACE_WLU0_In
};

static xtensa_arg_internal Iclass_BBX_SLU0NX16_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_x16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_vb16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_oneOnly_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SLU0NX16_IP_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_SLU0NX16_IP_intfArgs[] = {
  INTERFACE_WLU0_Out,
  INTERFACE_WLU0_In
};

static xtensa_arg_internal Iclass_BBX_LOB0NX24_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_z24 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LOB0NX24_I_stateArgs[] = {
  { { STATE_BBX_OPBR0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LOB0NX24_I_intfArgs[] = {
  INTERFACE_RLU0_Out,
  INTERFACE_RLU0_In
};

static xtensa_arg_internal Iclass_BBX_LOB0NX24_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_z24 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LOB0NX24_IP_stateArgs[] = {
  { { STATE_BBX_OPBR0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LOB0NX24_IP_intfArgs[] = {
  INTERFACE_RLU0_Out,
  INTERFACE_RLU0_In
};

static xtensa_arg_internal Iclass_BBX_LOB1NX24_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_z24 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LOB1NX24_I_stateArgs[] = {
  { { STATE_BBX_OPBR1 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LOB1NX24_I_intfArgs[] = {
  INTERFACE_RLU1_Out,
  INTERFACE_RLU1_In
};

static xtensa_arg_internal Iclass_BBX_LOB1NX24_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_z24 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LOB1NX24_IP_stateArgs[] = {
  { { STATE_BBX_OPBR1 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LOB1NX24_IP_intfArgs[] = {
  INTERFACE_RLU1_Out,
  INTERFACE_RLU1_In
};

static xtensa_arg_internal Iclass_BBX_LTB0NX24_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_z24 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTB0NX24_I_stateArgs[] = {
  { { STATE_BBX_TBR0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LTB0NX24_I_intfArgs[] = {
  INTERFACE_RLU0_Out,
  INTERFACE_RLU0_In
};

static xtensa_arg_internal Iclass_BBX_LTB0NX24_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_z24 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTB0NX24_IP_stateArgs[] = {
  { { STATE_BBX_TBR0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LTB0NX24_IP_intfArgs[] = {
  INTERFACE_RLU0_Out,
  INTERFACE_RLU0_In
};

static xtensa_arg_internal Iclass_BBX_LTB1NX24_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_z24 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTB1NX24_I_stateArgs[] = {
  { { STATE_BBX_TBR1 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LTB1NX24_I_intfArgs[] = {
  INTERFACE_RLU1_Out,
  INTERFACE_RLU1_In
};

static xtensa_arg_internal Iclass_BBX_LTB1NX24_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_z24 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTB1NX24_IP_stateArgs[] = {
  { { STATE_BBX_TBR1 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LTB1NX24_IP_intfArgs[] = {
  INTERFACE_RLU1_Out,
  INTERFACE_RLU1_In
};

static xtensa_arg_internal Iclass_BBX_LOB0NX16_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_z16 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LOB0NX16_I_stateArgs[] = {
  { { STATE_BBX_OPBR0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LOB0NX16_I_intfArgs[] = {
  INTERFACE_RLU0_Out,
  INTERFACE_RLU0_In
};

static xtensa_arg_internal Iclass_BBX_LOB0NX16_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_z16 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LOB0NX16_IP_stateArgs[] = {
  { { STATE_BBX_OPBR0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LOB0NX16_IP_intfArgs[] = {
  INTERFACE_RLU0_Out,
  INTERFACE_RLU0_In
};

static xtensa_arg_internal Iclass_BBX_LOB1NX16_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_z16 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LOB1NX16_I_stateArgs[] = {
  { { STATE_BBX_OPBR1 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LOB1NX16_I_intfArgs[] = {
  INTERFACE_RLU1_Out,
  INTERFACE_RLU1_In
};

static xtensa_arg_internal Iclass_BBX_LOB1NX16_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_z16 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LOB1NX16_IP_stateArgs[] = {
  { { STATE_BBX_OPBR1 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LOB1NX16_IP_intfArgs[] = {
  INTERFACE_RLU1_Out,
  INTERFACE_RLU1_In
};

static xtensa_arg_internal Iclass_BBX_LTB0NX16_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_z16 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTB0NX16_I_stateArgs[] = {
  { { STATE_BBX_TBR0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LTB0NX16_I_intfArgs[] = {
  INTERFACE_RLU0_Out,
  INTERFACE_RLU0_In
};

static xtensa_arg_internal Iclass_BBX_LTB0NX16_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_z16 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTB0NX16_IP_stateArgs[] = {
  { { STATE_BBX_TBR0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LTB0NX16_IP_intfArgs[] = {
  INTERFACE_RLU0_Out,
  INTERFACE_RLU0_In
};

static xtensa_arg_internal Iclass_BBX_LTB1NX16_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_z16 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTB1NX16_I_stateArgs[] = {
  { { STATE_BBX_TBR1 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LTB1NX16_I_intfArgs[] = {
  INTERFACE_RLU1_Out,
  INTERFACE_RLU1_In
};

static xtensa_arg_internal Iclass_BBX_LTB1NX16_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_z16 }, 'o' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_LTB1NX16_IP_stateArgs[] = {
  { { STATE_BBX_TBR1 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_LTB1NX16_IP_intfArgs[] = {
  INTERFACE_RLU1_Out,
  INTERFACE_RLU1_In
};

static xtensa_arg_internal Iclass_BBX_SOB0NX24_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_x24 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_vb16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SOB0NX24_I_stateArgs[] = {
  { { STATE_BBX_OPBW0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_SOB0NX24_I_intfArgs[] = {
  INTERFACE_WLU0_Out,
  INTERFACE_WLU0_In
};

static xtensa_arg_internal Iclass_BBX_SOB0NX24_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_banked_x24 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_vb16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SOB0NX24_IP_stateArgs[] = {
  { { STATE_BBX_OPBW0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_SOB0NX24_IP_intfArgs[] = {
  INTERFACE_WLU0_Out,
  INTERFACE_WLU0_In
};

static xtensa_arg_internal Iclass_BBX_STB0NX24_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_x24 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_vb16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_STB0NX24_I_stateArgs[] = {
  { { STATE_BBX_TBW0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_STB0NX24_I_intfArgs[] = {
  INTERFACE_WLU0_Out,
  INTERFACE_WLU0_In
};

static xtensa_arg_internal Iclass_BBX_STB0NX24_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_banked_x24 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_vb16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_STB0NX24_IP_stateArgs[] = {
  { { STATE_BBX_TBW0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_STB0NX24_IP_intfArgs[] = {
  INTERFACE_WLU0_Out,
  INTERFACE_WLU0_In
};

static xtensa_arg_internal Iclass_BBX_SOB0NX16_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_x16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_vb16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SOB0NX16_I_stateArgs[] = {
  { { STATE_BBX_OPBW0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_SOB0NX16_I_intfArgs[] = {
  INTERFACE_WLU0_Out,
  INTERFACE_WLU0_In
};

static xtensa_arg_internal Iclass_BBX_SOB0NX16_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_banked_x16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_vb16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_SOB0NX16_IP_stateArgs[] = {
  { { STATE_BBX_OPBW0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_SOB0NX16_IP_intfArgs[] = {
  INTERFACE_WLU0_Out,
  INTERFACE_WLU0_In
};

static xtensa_arg_internal Iclass_BBX_STB0NX16_I_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_x16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_vb16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_STB0NX16_I_stateArgs[] = {
  { { STATE_BBX_TBW0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_STB0NX16_I_intfArgs[] = {
  INTERFACE_WLU0_Out,
  INTERFACE_WLU0_In
};

static xtensa_arg_internal Iclass_BBX_STB0NX16_IP_args[] = {
  { { OPERAND_opnd_radar_LOOKUP_banked_ars }, 'm' },
  { { OPERAND_opnd_radar_LOOKUP_banked_x16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_vb16 }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_offset }, 'i' },
  { { OPERAND_opnd_radar_LOOKUP_banked_mode }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_STB0NX16_IP_stateArgs[] = {
  { { STATE_BBX_TBW0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_BBX_STB0NX16_IP_intfArgs[] = {
  INTERFACE_WLU0_Out,
  INTERFACE_WLU0_In
};

static xtensa_arg_internal Iclass_BBX_GETOPBR0_args[] = {
  { { OPERAND_opnd_radar_SETGETBT_semantic_valOut }, 'o' }
};

static xtensa_arg_internal Iclass_BBX_GETOPBR0_stateArgs[] = {
  { { STATE_BBX_OPBR0 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_GETOPBR1_args[] = {
  { { OPERAND_opnd_radar_SETGETBT_semantic_valOut }, 'o' }
};

static xtensa_arg_internal Iclass_BBX_GETOPBR1_stateArgs[] = {
  { { STATE_BBX_OPBR1 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_GETOPBW0_args[] = {
  { { OPERAND_opnd_radar_SETGETBT_semantic_valOut }, 'o' }
};

static xtensa_arg_internal Iclass_BBX_GETOPBW0_stateArgs[] = {
  { { STATE_BBX_OPBW0 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_GETTBR0_args[] = {
  { { OPERAND_opnd_radar_SETGETBT_semantic_valOut }, 'o' }
};

static xtensa_arg_internal Iclass_BBX_GETTBR0_stateArgs[] = {
  { { STATE_BBX_TBR0 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_GETTBR1_args[] = {
  { { OPERAND_opnd_radar_SETGETBT_semantic_valOut }, 'o' }
};

static xtensa_arg_internal Iclass_BBX_GETTBR1_stateArgs[] = {
  { { STATE_BBX_TBR1 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_GETTBW0_args[] = {
  { { OPERAND_opnd_radar_SETGETBT_semantic_valOut }, 'o' }
};

static xtensa_arg_internal Iclass_BBX_GETTBW0_stateArgs[] = {
  { { STATE_BBX_TBW0 }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_INITOPBR_args[] = {
  { { OPERAND_opnd_radar_SETGETBT_semantic_writeOK }, 'o' },
  { { OPERAND_opnd_radar_SETGETBT_semantic_val }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_INITOPBR_stateArgs[] = {
  { { STATE_BBX_OPBW0 }, 'm' },
  { { STATE_BBX_OPBR1 }, 'm' },
  { { STATE_BBX_OPBR0 }, 'm' }
};

static xtensa_arg_internal Iclass_BBX_INITTBR_args[] = {
  { { OPERAND_opnd_radar_SETGETBT_semantic_writeOK }, 'o' },
  { { OPERAND_opnd_radar_SETGETBT_semantic_val }, 'i' }
};

static xtensa_arg_internal Iclass_BBX_INITTBR_stateArgs[] = {
  { { STATE_BBX_TBW0 }, 'm' },
  { { STATE_BBX_TBR1 }, 'm' },
  { { STATE_BBX_TBR0 }, 'm' }
};

static xtensa_iclass_internal iclasses[] = {
  { 0, 0 /* xt_iclass_excw */,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_rfe */,
    3, Iclass_xt_iclass_rfe_stateArgs, 0, 0 },
  { 0, 0 /* xt_iclass_rfde */,
    3, Iclass_xt_iclass_rfde_stateArgs, 0, 0 },
  { 0, 0 /* xt_iclass_syscall */,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_call12_args,
    1, Iclass_xt_iclass_call12_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_call8_args,
    1, Iclass_xt_iclass_call8_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_call4_args,
    1, Iclass_xt_iclass_call4_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_callx12_args,
    1, Iclass_xt_iclass_callx12_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_callx8_args,
    1, Iclass_xt_iclass_callx8_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_callx4_args,
    1, Iclass_xt_iclass_callx4_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_entry_args,
    5, Iclass_xt_iclass_entry_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_movsp_args,
    2, Iclass_xt_iclass_movsp_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rotw_args,
    3, Iclass_xt_iclass_rotw_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_retw_args,
    5, Iclass_xt_iclass_retw_stateArgs, 0, 0 },
  { 0, 0 /* xt_iclass_rfwou */,
    6, Iclass_xt_iclass_rfwou_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_l32e_args,
    2, Iclass_xt_iclass_l32e_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_s32e_args,
    2, Iclass_xt_iclass_s32e_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_windowbase_args,
    3, Iclass_xt_iclass_rsr_windowbase_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_windowbase_args,
    3, Iclass_xt_iclass_wsr_windowbase_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_windowbase_args,
    3, Iclass_xt_iclass_xsr_windowbase_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_windowstart_args,
    3, Iclass_xt_iclass_rsr_windowstart_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_windowstart_args,
    3, Iclass_xt_iclass_wsr_windowstart_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_windowstart_args,
    3, Iclass_xt_iclass_xsr_windowstart_stateArgs, 0, 0 },
  { 0, 0 /* xt_iclass_rfme */,
    10, Iclass_xt_iclass_rfme_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_mesr_args,
    15, Iclass_xt_iclass_rsr_mesr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_mesr_args,
    15, Iclass_xt_iclass_wsr_mesr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_mesr_args,
    15, Iclass_xt_iclass_xsr_mesr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_mecr_args,
    3, Iclass_xt_iclass_rsr_mecr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_mecr_args,
    3, Iclass_xt_iclass_wsr_mecr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_mecr_args,
    3, Iclass_xt_iclass_xsr_mecr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_mepc_args,
    3, Iclass_xt_iclass_rsr_mepc_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_mepc_args,
    3, Iclass_xt_iclass_wsr_mepc_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_mepc_args,
    3, Iclass_xt_iclass_xsr_mepc_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_meps_args,
    3, Iclass_xt_iclass_rsr_meps_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_meps_args,
    3, Iclass_xt_iclass_wsr_meps_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_meps_args,
    3, Iclass_xt_iclass_xsr_meps_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_mesave_args,
    3, Iclass_xt_iclass_rsr_mesave_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_mesave_args,
    3, Iclass_xt_iclass_wsr_mesave_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_mesave_args,
    3, Iclass_xt_iclass_xsr_mesave_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_mevaddr_args,
    3, Iclass_xt_iclass_rsr_mevaddr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_mevaddr_args,
    3, Iclass_xt_iclass_wsr_mevaddr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_mevaddr_args,
    3, Iclass_xt_iclass_xsr_mevaddr_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_add_n_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_addi_n_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_bz6_args,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_ill_n */,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_loadi4_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_mov_n_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_movi_n_args,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_nopn */,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_retn_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_storei4_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_addi_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_addmi_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_addsub_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_bit_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_bsi8_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_bsi8b_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_bsi8u_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_bst8_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_bsz12_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_call0_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_callx0_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_const16_args,
    0, 0, 0, 0 },
  { 4, Iclass_xt_iclass_exti_args,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_ill */,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_jump_args,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_jumpx_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_l16ui_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_l16si_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_l32i_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_l32r_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_l8i_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_loop_args,
    3, Iclass_xt_iclass_loop_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_loopz_args,
    3, Iclass_xt_iclass_loopz_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_movi_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_movz_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_neg_args,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_nop */,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_l32ex_args,
    1, Iclass_xt_iclass_l32ex_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_s32ex_args,
    1, Iclass_xt_iclass_s32ex_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_getex_args,
    1, Iclass_xt_iclass_getex_stateArgs, 0, 0 },
  { 0, 0 /* xt_iclass_clrex */,
    1, Iclass_xt_iclass_clrex_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_return_args,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_simcall */,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_s16i_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_s32i_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_s32nb_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_s8i_args,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_sar_args,
    1, Iclass_xt_iclass_sar_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_sari_args,
    1, Iclass_xt_iclass_sari_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_shifts_args,
    1, Iclass_xt_iclass_shifts_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_shiftst_args,
    1, Iclass_xt_iclass_shiftst_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_shiftt_args,
    1, Iclass_xt_iclass_shiftt_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_slli_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_srai_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_srli_args,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_memw */,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_extw */,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_isync */,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_sync */,
    1, Iclass_xt_iclass_sync_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_rsil_args,
    7, Iclass_xt_iclass_rsil_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_lend_args,
    1, Iclass_xt_iclass_rsr_lend_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_lend_args,
    1, Iclass_xt_iclass_wsr_lend_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_lend_args,
    1, Iclass_xt_iclass_xsr_lend_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_lcount_args,
    1, Iclass_xt_iclass_rsr_lcount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_lcount_args,
    2, Iclass_xt_iclass_wsr_lcount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_lcount_args,
    2, Iclass_xt_iclass_xsr_lcount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_lbeg_args,
    1, Iclass_xt_iclass_rsr_lbeg_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_lbeg_args,
    1, Iclass_xt_iclass_wsr_lbeg_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_lbeg_args,
    1, Iclass_xt_iclass_xsr_lbeg_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_sar_args,
    1, Iclass_xt_iclass_rsr_sar_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_sar_args,
    2, Iclass_xt_iclass_wsr_sar_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_sar_args,
    1, Iclass_xt_iclass_xsr_sar_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_memctl_args,
    1, Iclass_xt_iclass_rsr_memctl_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_memctl_args,
    1, Iclass_xt_iclass_wsr_memctl_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_memctl_args,
    1, Iclass_xt_iclass_xsr_memctl_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_litbase_args,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_litbase_args,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_litbase_args,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_configid0_args,
    2, Iclass_xt_iclass_rsr_configid0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_configid0_args,
    2, Iclass_xt_iclass_wsr_configid0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_configid1_args,
    2, Iclass_xt_iclass_rsr_configid1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_ps_args,
    7, Iclass_xt_iclass_rsr_ps_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_ps_args,
    7, Iclass_xt_iclass_wsr_ps_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_ps_args,
    7, Iclass_xt_iclass_xsr_ps_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_epc1_args,
    3, Iclass_xt_iclass_rsr_epc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_epc1_args,
    3, Iclass_xt_iclass_wsr_epc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_epc1_args,
    3, Iclass_xt_iclass_xsr_epc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_excsave1_args,
    3, Iclass_xt_iclass_rsr_excsave1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_excsave1_args,
    3, Iclass_xt_iclass_wsr_excsave1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_excsave1_args,
    3, Iclass_xt_iclass_xsr_excsave1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_epc2_args,
    3, Iclass_xt_iclass_rsr_epc2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_epc2_args,
    3, Iclass_xt_iclass_wsr_epc2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_epc2_args,
    3, Iclass_xt_iclass_xsr_epc2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_excsave2_args,
    3, Iclass_xt_iclass_rsr_excsave2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_excsave2_args,
    3, Iclass_xt_iclass_wsr_excsave2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_excsave2_args,
    3, Iclass_xt_iclass_xsr_excsave2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_eps2_args,
    3, Iclass_xt_iclass_rsr_eps2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_eps2_args,
    3, Iclass_xt_iclass_wsr_eps2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_eps2_args,
    3, Iclass_xt_iclass_xsr_eps2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_excvaddr_args,
    3, Iclass_xt_iclass_rsr_excvaddr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_excvaddr_args,
    3, Iclass_xt_iclass_wsr_excvaddr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_excvaddr_args,
    3, Iclass_xt_iclass_xsr_excvaddr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_depc_args,
    3, Iclass_xt_iclass_rsr_depc_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_depc_args,
    3, Iclass_xt_iclass_wsr_depc_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_depc_args,
    3, Iclass_xt_iclass_xsr_depc_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_exccause_args,
    4, Iclass_xt_iclass_rsr_exccause_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_exccause_args,
    3, Iclass_xt_iclass_wsr_exccause_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_exccause_args,
    3, Iclass_xt_iclass_xsr_exccause_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_misc0_args,
    3, Iclass_xt_iclass_rsr_misc0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_misc0_args,
    3, Iclass_xt_iclass_wsr_misc0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_misc0_args,
    3, Iclass_xt_iclass_xsr_misc0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_misc1_args,
    3, Iclass_xt_iclass_rsr_misc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_misc1_args,
    3, Iclass_xt_iclass_wsr_misc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_misc1_args,
    3, Iclass_xt_iclass_xsr_misc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_prid_args,
    2, Iclass_xt_iclass_rsr_prid_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_vecbase_args,
    3, Iclass_xt_iclass_rsr_vecbase_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_vecbase_args,
    3, Iclass_xt_iclass_wsr_vecbase_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_vecbase_args,
    3, Iclass_xt_iclass_xsr_vecbase_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_mpucfg_args,
    3, Iclass_xt_iclass_rsr_mpucfg_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_mpucfg_args,
    3, Iclass_xt_iclass_wsr_mpucfg_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_salt_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_mul16_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_mul32_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_mul32h_args,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_rfi_args,
    11, Iclass_xt_iclass_rfi_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wait_args,
    3, Iclass_xt_iclass_wait_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_interrupt_args,
    3, Iclass_xt_iclass_rsr_interrupt_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_intset_args,
    4, Iclass_xt_iclass_wsr_intset_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_intclear_args,
    4, Iclass_xt_iclass_wsr_intclear_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_intenable_args,
    3, Iclass_xt_iclass_rsr_intenable_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_intenable_args,
    3, Iclass_xt_iclass_wsr_intenable_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_intenable_args,
    3, Iclass_xt_iclass_xsr_intenable_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_break_args,
    2, Iclass_xt_iclass_break_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_break_n_args,
    2, Iclass_xt_iclass_break_n_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_dbreaka0_args,
    3, Iclass_xt_iclass_rsr_dbreaka0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_dbreaka0_args,
    4, Iclass_xt_iclass_wsr_dbreaka0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_dbreaka0_args,
    4, Iclass_xt_iclass_xsr_dbreaka0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_dbreakc0_args,
    3, Iclass_xt_iclass_rsr_dbreakc0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_dbreakc0_args,
    4, Iclass_xt_iclass_wsr_dbreakc0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_dbreakc0_args,
    4, Iclass_xt_iclass_xsr_dbreakc0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_dbreaka1_args,
    3, Iclass_xt_iclass_rsr_dbreaka1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_dbreaka1_args,
    4, Iclass_xt_iclass_wsr_dbreaka1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_dbreaka1_args,
    4, Iclass_xt_iclass_xsr_dbreaka1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_dbreakc1_args,
    3, Iclass_xt_iclass_rsr_dbreakc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_dbreakc1_args,
    4, Iclass_xt_iclass_wsr_dbreakc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_dbreakc1_args,
    4, Iclass_xt_iclass_xsr_dbreakc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_ibreaka0_args,
    3, Iclass_xt_iclass_rsr_ibreaka0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_ibreaka0_args,
    3, Iclass_xt_iclass_wsr_ibreaka0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_ibreaka0_args,
    3, Iclass_xt_iclass_xsr_ibreaka0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_ibreaka1_args,
    3, Iclass_xt_iclass_rsr_ibreaka1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_ibreaka1_args,
    3, Iclass_xt_iclass_wsr_ibreaka1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_ibreaka1_args,
    3, Iclass_xt_iclass_xsr_ibreaka1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_ibreakenable_args,
    3, Iclass_xt_iclass_rsr_ibreakenable_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_ibreakenable_args,
    3, Iclass_xt_iclass_wsr_ibreakenable_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_ibreakenable_args,
    3, Iclass_xt_iclass_xsr_ibreakenable_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_debugcause_args,
    4, Iclass_xt_iclass_rsr_debugcause_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_debugcause_args,
    4, Iclass_xt_iclass_wsr_debugcause_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_debugcause_args,
    4, Iclass_xt_iclass_xsr_debugcause_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_icount_args,
    3, Iclass_xt_iclass_rsr_icount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_icount_args,
    4, Iclass_xt_iclass_wsr_icount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_icount_args,
    4, Iclass_xt_iclass_xsr_icount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_icountlevel_args,
    3, Iclass_xt_iclass_rsr_icountlevel_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_icountlevel_args,
    3, Iclass_xt_iclass_wsr_icountlevel_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_icountlevel_args,
    3, Iclass_xt_iclass_xsr_icountlevel_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_ddr_args,
    3, Iclass_xt_iclass_rsr_ddr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_ddr_args,
    4, Iclass_xt_iclass_wsr_ddr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_ddr_args,
    4, Iclass_xt_iclass_xsr_ddr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_lddr32_p_args,
    5, Iclass_xt_iclass_lddr32_p_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_sddr32_p_args,
    4, Iclass_xt_iclass_sddr32_p_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rfdo_args,
    10, Iclass_xt_iclass_rfdo_stateArgs, 0, 0 },
  { 0, 0 /* xt_iclass_rfdd */,
    1, Iclass_xt_iclass_rfdd_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_mmid_args,
    3, Iclass_xt_iclass_wsr_mmid_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_bbool1_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_bbool4_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_bbool8_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_bbranch_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_bmove_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_RSR_BR_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_WSR_BR_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_XSR_BR_args,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_ccount_args,
    3, Iclass_xt_iclass_rsr_ccount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_ccount_args,
    4, Iclass_xt_iclass_wsr_ccount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_ccount_args,
    4, Iclass_xt_iclass_xsr_ccount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_ccompare0_args,
    3, Iclass_xt_iclass_rsr_ccompare0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_ccompare0_args,
    4, Iclass_xt_iclass_wsr_ccompare0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_ccompare0_args,
    4, Iclass_xt_iclass_xsr_ccompare0_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_icache_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_icache_inv_args,
    2, Iclass_xt_iclass_icache_inv_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_licx_args,
    4, Iclass_xt_iclass_licx_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_sicx_args,
    2, Iclass_xt_iclass_sicx_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_cacheadrdis_args,
    4, Iclass_xt_iclass_wsr_cacheadrdis_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_cacheadrdis_args,
    3, Iclass_xt_iclass_rsr_cacheadrdis_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_cacheadrdis_args,
    4, Iclass_xt_iclass_xsr_cacheadrdis_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_rptlb0_args,
    3, Iclass_xt_iclass_rptlb0_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_rptlb_args,
    2, Iclass_xt_iclass_rptlb_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_wptlb_args,
    4, Iclass_xt_iclass_wptlb_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_mpuenb_args,
    3, Iclass_xt_iclass_rsr_mpuenb_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_mpuenb_args,
    4, Iclass_xt_iclass_wsr_mpuenb_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_mpuenb_args,
    4, Iclass_xt_iclass_xsr_mpuenb_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_cpenable_args,
    3, Iclass_xt_iclass_rsr_cpenable_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_cpenable_args,
    3, Iclass_xt_iclass_wsr_cpenable_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_cpenable_args,
    3, Iclass_xt_iclass_xsr_cpenable_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_clamp_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_minmax_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_nsa_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_sx_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_l32ai_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_s32ri_args,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_atomctl_args,
    4, Iclass_xt_iclass_rsr_atomctl_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_atomctl_args,
    4, Iclass_xt_iclass_wsr_atomctl_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_atomctl_args,
    4, Iclass_xt_iclass_xsr_atomctl_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_div_args,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_eraccess_args,
    3, Iclass_xt_iclass_rsr_eraccess_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_eraccess_args,
    3, Iclass_xt_iclass_wsr_eraccess_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_eraccess_args,
    3, Iclass_xt_iclass_xsr_eraccess_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_rer_args,
    4, Iclass_xt_iclass_rer_stateArgs, 2, Iclass_xt_iclass_rer_intfArgs },
  { 2, Iclass_xt_iclass_wer_args,
    4, Iclass_xt_iclass_wer_stateArgs, 2, Iclass_xt_iclass_wer_intfArgs },
  { 2, Iclass_xt_iclass_wb15_0_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_wb15_1_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_wb15_2_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_wb15_3_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_wb15_4_args,
    0, 0, 0, 0 },
  { 1, Iclass_rur_cend_args,
    2, Iclass_rur_cend_stateArgs, 0, 0 },
  { 1, Iclass_rur_cbegin_args,
    2, Iclass_rur_cbegin_stateArgs, 0, 0 },
  { 1, Iclass_wur_cbegin_args,
    2, Iclass_wur_cbegin_stateArgs, 0, 0 },
  { 1, Iclass_wur_cend_args,
    2, Iclass_wur_cend_stateArgs, 0, 0 },
  { 1, Iclass_rur_fcr_args,
    9, Iclass_rur_fcr_stateArgs, 0, 0 },
  { 1, Iclass_wur_fcr_args,
    9, Iclass_wur_fcr_stateArgs, 0, 0 },
  { 1, Iclass_rur_fsr_args,
    8, Iclass_rur_fsr_stateArgs, 0, 0 },
  { 1, Iclass_wur_fsr_args,
    8, Iclass_wur_fsr_stateArgs, 0, 0 },
  { 1, Iclass_rur_bbx_ur_opreg_args,
    3, Iclass_rur_bbx_ur_opreg_stateArgs, 0, 0 },
  { 1, Iclass_wur_bbx_ur_opreg_args,
    3, Iclass_wur_bbx_ur_opreg_stateArgs, 0, 0 },
  { 1, Iclass_rur_bbx_ur_treg_args,
    3, Iclass_rur_bbx_ur_treg_stateArgs, 0, 0 },
  { 1, Iclass_wur_bbx_ur_treg_args,
    3, Iclass_wur_bbx_ur_treg_stateArgs, 0, 0 },
  { 3, Iclass_BBE_REPNX16_args,
    1, Iclass_BBE_REPNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_REPNX16_S0_args,
    1, Iclass_BBE_REPNX16_S0_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SELSNX16_args,
    1, Iclass_BBE_SELSNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_REPNX16C_args,
    1, Iclass_BBE_REPNX16C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_REPNX16C_S0_args,
    1, Iclass_BBE_REPNX16C_S0_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SELSNX16C_args,
    1, Iclass_BBE_SELSNX16C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_EXTRNX16C_args,
    1, Iclass_BBE_EXTRNX16C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_REPNX40_args,
    1, Iclass_BBE_REPNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SELSNX40_args,
    1, Iclass_BBE_SELSNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_REPNX40C_args,
    1, Iclass_BBE_REPNX40C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SELSNX40C_args,
    1, Iclass_BBE_SELSNX40C_stateArgs, 0, 0 },
  { 2, Iclass_BBE_NOTB_args,
    1, Iclass_BBE_NOTB_stateArgs, 0, 0 },
  { 3, Iclass_BBE_ANDB_args,
    1, Iclass_BBE_ANDB_stateArgs, 0, 0 },
  { 3, Iclass_BBE_ORB_args,
    1, Iclass_BBE_ORB_stateArgs, 0, 0 },
  { 3, Iclass_BBE_XORB_args,
    1, Iclass_BBE_XORB_stateArgs, 0, 0 },
  { 3, Iclass_BBE_ANDNOTB_args,
    1, Iclass_BBE_ANDNOTB_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MB_args,
    1, Iclass_BBE_MB_stateArgs, 0, 0 },
  { 2, Iclass_BBE_LTRN_args,
    1, Iclass_BBE_LTRN_stateArgs, 0, 0 },
  { 2, Iclass_BBE_LTRNI_args,
    1, Iclass_BBE_LTRNI_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LBN_I_args,
    1, Iclass_BBE_LBN_I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LBN_IP_args,
    1, Iclass_BBE_LBN_IP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SBN_I_args,
    1, Iclass_BBE_SBN_I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SBN_IP_args,
    1, Iclass_BBE_SBN_IP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LSNX16_I_args,
    1, Iclass_BBE_LSNX16_I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LSNX16_IP_args,
    1, Iclass_BBE_LSNX16_IP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LSNX16_X_args,
    1, Iclass_BBE_LSNX16_X_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LSNX16_XP_args,
    1, Iclass_BBE_LSNX16_XP_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVBRBV_args,
    1, Iclass_BBE_MOVBRBV_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVBVBR_args,
    1, Iclass_BBE_MOVBVBR_stateArgs, 0, 0 },
  { 3, Iclass_BBE_JOINB_args,
    1, Iclass_BBE_JOINB_stateArgs, 0, 0 },
  { 2, Iclass_BBE_LTRN_2_args,
    1, Iclass_BBE_LTRN_2_stateArgs, 0, 0 },
  { 2, Iclass_BBE_LTRN_2I_args,
    1, Iclass_BBE_LTRN_2I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LBN_2_I_args,
    1, Iclass_BBE_LBN_2_I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LBN_2_IP_args,
    1, Iclass_BBE_LBN_2_IP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SBN_2_I_args,
    1, Iclass_BBE_SBN_2_I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SBN_2_IP_args,
    1, Iclass_BBE_SBN_2_IP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_EXTRACTB_args,
    1, Iclass_BBE_EXTRACTB_stateArgs, 0, 0 },
  { 3, Iclass_BBE_EXTRBN_2_args,
    1, Iclass_BBE_EXTRBN_2_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVVSA32_args,
    1, Iclass_BBE_MOVVSA32_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVVSVS_args,
    1, Iclass_BBE_MOVVSVS_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVVVS_args,
    1, Iclass_BBE_MOVVVS_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MOVVSV_args,
    1, Iclass_BBE_MOVVSV_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LVNX16_I_args,
    1, Iclass_BBE_LVNX16_I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LVNX16_I_N_args,
    1, Iclass_BBE_LVNX16_I_N_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LVNX16_IP_args,
    1, Iclass_BBE_LVNX16_IP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LVNX16_X_args,
    1, Iclass_BBE_LVNX16_X_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LVNX16_XP_args,
    1, Iclass_BBE_LVNX16_XP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SVNX16_I_args,
    1, Iclass_BBE_SVNX16_I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SVNX16_I_N_args,
    1, Iclass_BBE_SVNX16_I_N_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SVNX16_IP_args,
    1, Iclass_BBE_SVNX16_IP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SVNX16_X_args,
    1, Iclass_BBE_SVNX16_X_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SVNX16_XP_args,
    1, Iclass_BBE_SVNX16_XP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SSNX16_I_args,
    1, Iclass_BBE_SSNX16_I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SSNX16_IP_args,
    1, Iclass_BBE_SSNX16_IP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SSNX16_X_args,
    1, Iclass_BBE_SSNX16_X_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SSNX16_XP_args,
    1, Iclass_BBE_SSNX16_XP_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVVA16_args,
    1, Iclass_BBE_MOVVA16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVVV_args,
    1, Iclass_BBE_MOVVV_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SLLINX16_args,
    1, Iclass_BBE_SLLINX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SLSINX16_args,
    1, Iclass_BBE_SLSINX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SRAINX16_args,
    1, Iclass_BBE_SRAINX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SRLINX16_args,
    1, Iclass_BBE_SRLINX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SLLNX16_args,
    1, Iclass_BBE_SLLNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SRLNX16_args,
    1, Iclass_BBE_SRLNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SLANX16_args,
    1, Iclass_BBE_SLANX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SRANX16_args,
    1, Iclass_BBE_SRANX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SLSNX16_args,
    1, Iclass_BBE_SLSNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SRSNX16_args,
    1, Iclass_BBE_SRSNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_XORNX16_args,
    1, Iclass_BBE_XORNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_ANDNX16_args,
    1, Iclass_BBE_ANDNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_ORNX16_args,
    1, Iclass_BBE_ORNX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_NOTNX16_args,
    1, Iclass_BBE_NOTNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_ADDNX16_args,
    1, Iclass_BBE_ADDNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SUBNX16_args,
    1, Iclass_BBE_SUBNX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_NEGNX16_args,
    1, Iclass_BBE_NEGNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MINNX16_args,
    1, Iclass_BBE_MINNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MINUNX16_args,
    1, Iclass_BBE_MINUNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MAXNX16_args,
    1, Iclass_BBE_MAXNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MAXUNX16_args,
    1, Iclass_BBE_MAXUNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULSGNNX16_args,
    1, Iclass_BBE_MULSGNNX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_NSANX16_args,
    1, Iclass_BBE_NSANX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_NSAUNX16_args,
    1, Iclass_BBE_NSAUNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LTNX16_args,
    1, Iclass_BBE_LTNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LENX16_args,
    1, Iclass_BBE_LENX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_EQNX16_args,
    1, Iclass_BBE_EQNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_NEQNX16_args,
    1, Iclass_BBE_NEQNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LTUNX16_args,
    1, Iclass_BBE_LTUNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LEUNX16_args,
    1, Iclass_BBE_LEUNX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_RADDNX16_args,
    1, Iclass_BBE_RADDNX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_RMAXNX16_args,
    1, Iclass_BBE_RMAXNX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_RMINNX16_args,
    1, Iclass_BBE_RMINNX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_RMAXUNX16_args,
    1, Iclass_BBE_RMAXUNX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_RMINUNX16_args,
    1, Iclass_BBE_RMINUNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RBMINNX16_args,
    1, Iclass_BBE_RBMINNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RBMAXNX16_args,
    1, Iclass_BBE_RBMAXNX16_stateArgs, 0, 0 },
  { 4, Iclass_BBE_BMAXNX16_args,
    1, Iclass_BBE_BMAXNX16_stateArgs, 0, 0 },
  { 4, Iclass_BBE_BMINNX16_args,
    1, Iclass_BBE_BMINNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_NANDNX16_args,
    1, Iclass_BBE_NANDNX16_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MOVNX16T_args,
    1, Iclass_BBE_MOVNX16T_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULNX16PACKS_args,
    1, Iclass_BBE_MULNX16PACKS_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULUUSNX16_args,
    1, Iclass_BBE_MULUUSNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_ADDSNX16_args,
    1, Iclass_BBE_ADDSNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SUBSNX16_args,
    1, Iclass_BBE_SUBSNX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_NEGSNX16_args,
    1, Iclass_BBE_NEGSNX16_stateArgs, 0, 0 },
  { 4, Iclass_BBE_LVNX16T_I_args,
    1, Iclass_BBE_LVNX16T_I_stateArgs, 0, 0 },
  { 4, Iclass_BBE_LVNX16T_IP_args,
    1, Iclass_BBE_LVNX16T_IP_stateArgs, 0, 0 },
  { 4, Iclass_BBE_LVNX16T_X_args,
    1, Iclass_BBE_LVNX16T_X_stateArgs, 0, 0 },
  { 4, Iclass_BBE_LVNX16T_XP_args,
    1, Iclass_BBE_LVNX16T_XP_stateArgs, 0, 0 },
  { 4, Iclass_BBE_SVNX16T_I_args,
    1, Iclass_BBE_SVNX16T_I_stateArgs, 0, 0 },
  { 4, Iclass_BBE_SVNX16T_IP_args,
    1, Iclass_BBE_SVNX16T_IP_stateArgs, 0, 0 },
  { 4, Iclass_BBE_SVNX16T_X_args,
    1, Iclass_BBE_SVNX16T_X_stateArgs, 0, 0 },
  { 4, Iclass_BBE_SVNX16T_XP_args,
    1, Iclass_BBE_SVNX16T_XP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RADDNX16T_args,
    1, Iclass_BBE_RADDNX16T_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RADDNX16F_args,
    1, Iclass_BBE_RADDNX16F_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RMAXNX16T_args,
    1, Iclass_BBE_RMAXNX16T_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RMAXNX16F_args,
    1, Iclass_BBE_RMAXNX16F_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RMINNX16T_args,
    1, Iclass_BBE_RMINNX16T_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RMINNX16F_args,
    1, Iclass_BBE_RMINNX16F_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RMAXUNX16T_args,
    1, Iclass_BBE_RMAXUNX16T_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RMAXUNX16F_args,
    1, Iclass_BBE_RMAXUNX16F_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RMINUNX16T_args,
    1, Iclass_BBE_RMINUNX16T_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RMINUNX16F_args,
    1, Iclass_BBE_RMINUNX16F_stateArgs, 0, 0 },
  { 4, Iclass_BBE_ADDNX16T_args,
    1, Iclass_BBE_ADDNX16T_stateArgs, 0, 0 },
  { 4, Iclass_BBE_ADDNX16F_args,
    1, Iclass_BBE_ADDNX16F_stateArgs, 0, 0 },
  { 4, Iclass_BBE_SUBNX16T_args,
    1, Iclass_BBE_SUBNX16T_stateArgs, 0, 0 },
  { 4, Iclass_BBE_SUBNX16F_args,
    1, Iclass_BBE_SUBNX16F_stateArgs, 0, 0 },
  { 3, Iclass_BBE_NEGNX16T_args,
    1, Iclass_BBE_NEGNX16T_stateArgs, 0, 0 },
  { 3, Iclass_BBE_NEGNX16F_args,
    1, Iclass_BBE_NEGNX16F_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MAXNX16T_args,
    1, Iclass_BBE_MAXNX16T_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MAXNX16F_args,
    1, Iclass_BBE_MAXNX16F_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MINNX16T_args,
    1, Iclass_BBE_MINNX16T_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MINNX16F_args,
    1, Iclass_BBE_MINNX16F_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MAXUNX16T_args,
    1, Iclass_BBE_MAXUNX16T_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MAXUNX16F_args,
    1, Iclass_BBE_MAXUNX16F_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MINUNX16T_args,
    1, Iclass_BBE_MINUNX16T_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MINUNX16F_args,
    1, Iclass_BBE_MINUNX16F_stateArgs, 0, 0 },
  { 4, Iclass_BBE_ADDSNX16T_args,
    1, Iclass_BBE_ADDSNX16T_stateArgs, 0, 0 },
  { 4, Iclass_BBE_ADDSNX16F_args,
    1, Iclass_BBE_ADDSNX16F_stateArgs, 0, 0 },
  { 4, Iclass_BBE_SUBSNX16T_args,
    1, Iclass_BBE_SUBSNX16T_stateArgs, 0, 0 },
  { 4, Iclass_BBE_SUBSNX16F_args,
    1, Iclass_BBE_SUBSNX16F_stateArgs, 0, 0 },
  { 3, Iclass_BBE_NEGSNX16T_args,
    1, Iclass_BBE_NEGSNX16T_stateArgs, 0, 0 },
  { 3, Iclass_BBE_NEGSNX16F_args,
    1, Iclass_BBE_NEGSNX16F_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LVNX16T_IC_args,
    3, Iclass_BBE_LVNX16T_IC_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SVNX16T_IC_args,
    3, Iclass_BBE_SVNX16T_IC_stateArgs, 0, 0 },
  { 2, Iclass_BBE_LVNX16_IC_args,
    3, Iclass_BBE_LVNX16_IC_stateArgs, 0, 0 },
  { 2, Iclass_BBE_SVNX16_IC_args,
    3, Iclass_BBE_SVNX16_IC_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LALIGN_I_args,
    1, Iclass_BBE_LALIGN_I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LALIGN_IP_args,
    1, Iclass_BBE_LALIGN_IP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SALIGN_I_args,
    1, Iclass_BBE_SALIGN_I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SALIGN_IP_args,
    1, Iclass_BBE_SALIGN_IP_stateArgs, 0, 0 },
  { 2, Iclass_BBE_LA_PP_args,
    1, Iclass_BBE_LA_PP_stateArgs, 0, 0 },
  { 2, Iclass_BBE_SAPOS_FP_args,
    1, Iclass_BBE_SAPOS_FP_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MALIGN_args,
    1, Iclass_BBE_MALIGN_stateArgs, 0, 0 },
  { 1, Iclass_BBE_ZALIGN_args,
    1, Iclass_BBE_ZALIGN_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LANX16_IP_args,
    1, Iclass_BBE_LANX16_IP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SANX16_IP_args,
    1, Iclass_BBE_SANX16_IP_stateArgs, 0, 0 },
  { 4, Iclass_BBE_LAVNX16_XP_args,
    1, Iclass_BBE_LAVNX16_XP_stateArgs, 0, 0 },
  { 4, Iclass_BBE_SAVNX16_XP_args,
    1, Iclass_BBE_SAVNX16_XP_stateArgs, 0, 0 },
  { 2, Iclass_BBE_LAPOS_PC_args,
    3, Iclass_BBE_LAPOS_PC_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LANX16_IC_args,
    3, Iclass_BBE_LANX16_IC_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SANX16_IC_args,
    3, Iclass_BBE_SANX16_IC_stateArgs, 0, 0 },
  { 4, Iclass_BBE_SELNX16_args,
    1, Iclass_BBE_SELNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SHFLNX16_args,
    1, Iclass_BBE_SHFLNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULNX16_args,
    1, Iclass_BBE_MULNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULANX16_args,
    1, Iclass_BBE_MULANX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SLLINX40_args,
    1, Iclass_BBE_SLLINX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SLSINX40_args,
    1, Iclass_BBE_SLSINX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SRLINX40_args,
    1, Iclass_BBE_SRLINX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SRAINX40_args,
    1, Iclass_BBE_SRAINX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_XORNX40_args,
    1, Iclass_BBE_XORNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_ANDNX40_args,
    1, Iclass_BBE_ANDNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_ORNX40_args,
    1, Iclass_BBE_ORNX40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_NOTNX40_args,
    1, Iclass_BBE_NOTNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_ADDNX40_args,
    1, Iclass_BBE_ADDNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SUBNX40_args,
    1, Iclass_BBE_SUBNX40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_NEGNX40_args,
    1, Iclass_BBE_NEGNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULSGNNX40_args,
    1, Iclass_BBE_MULSGNNX40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_NSANX40_args,
    1, Iclass_BBE_NSANX40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_NSAUNX40_args,
    1, Iclass_BBE_NSAUNX40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_SATSNX40_args,
    1, Iclass_BBE_SATSNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LTNX40_args,
    1, Iclass_BBE_LTNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LENX40_args,
    1, Iclass_BBE_LENX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_EQNX40_args,
    1, Iclass_BBE_EQNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_NEQNX40_args,
    1, Iclass_BBE_NEQNX40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_PACKSNX40_args,
    1, Iclass_BBE_PACKSNX40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_PACKLNX40_args,
    1, Iclass_BBE_PACKLNX40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVWW_args,
    1, Iclass_BBE_MOVWW_stateArgs, 0, 0 },
  { 2, Iclass_BBE_UNPKSNX16_args,
    1, Iclass_BBE_UNPKSNX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_UNPKUNX16_args,
    1, Iclass_BBE_UNPKUNX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_UNPKQNX16_args,
    1, Iclass_BBE_UNPKQNX16_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MOVNX40T_args,
    1, Iclass_BBE_MOVNX40T_stateArgs, 0, 0 },
  { 2, Iclass_BBE_SATUNX40_args,
    1, Iclass_BBE_SATUNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SLLNX40_args,
    1, Iclass_BBE_SLLNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SRLNX40_args,
    1, Iclass_BBE_SRLNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SLANX40_args,
    1, Iclass_BBE_SLANX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SRANX40_args,
    1, Iclass_BBE_SRANX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SLSNX40_args,
    1, Iclass_BBE_SLSNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SRSNX40_args,
    1, Iclass_BBE_SRSNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_ADDWNX16_args,
    1, Iclass_BBE_ADDWNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_ADDWANX16_args,
    1, Iclass_BBE_ADDWANX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_ADDWUNX16_args,
    1, Iclass_BBE_ADDWUNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_ADDWUANX16_args,
    1, Iclass_BBE_ADDWUANX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_RMAXNX40_STEP0_args,
    1, Iclass_BBE_RMAXNX40_STEP0_stateArgs, 0, 0 },
  { 2, Iclass_BBE_RMAXNX40_STEP1_args,
    1, Iclass_BBE_RMAXNX40_STEP1_stateArgs, 0, 0 },
  { 2, Iclass_BBE_RMINNX40_STEP0_args,
    1, Iclass_BBE_RMINNX40_STEP0_stateArgs, 0, 0 },
  { 2, Iclass_BBE_RMINNX40_STEP1_args,
    1, Iclass_BBE_RMINNX40_STEP1_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULSNX16_args,
    1, Iclass_BBE_MULSNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_PACKVNX40_args,
    1, Iclass_BBE_PACKVNX40_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MULRNX16_args,
    1, Iclass_BBE_MULRNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RNDSADJNX40_args,
    1, Iclass_BBE_RNDSADJNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RNDADJNX40_args,
    1, Iclass_BBE_RNDADJNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULUUNX16_args,
    1, Iclass_BBE_MULUUNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULUUANX16_args,
    1, Iclass_BBE_MULUUANX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULUSNX16_args,
    1, Iclass_BBE_MULUSNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULUSANX16_args,
    1, Iclass_BBE_MULUSANX16_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MULUSANX16T_args,
    1, Iclass_BBE_MULUSANX16T_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MULUSRNX16_args,
    1, Iclass_BBE_MULUSRNX16_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MULUURNX16_args,
    1, Iclass_BBE_MULUURNX16_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MULANX16T_args,
    1, Iclass_BBE_MULANX16T_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MULUUANX16T_args,
    1, Iclass_BBE_MULUUANX16T_stateArgs, 0, 0 },
  { 2, Iclass_BBE_NSANX40C_args,
    1, Iclass_BBE_NSANX40C_stateArgs, 0, 0 },
  { 2, Iclass_BBE_CONJNX40C_args,
    1, Iclass_BBE_CONJNX40C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_EQNX40C_args,
    1, Iclass_BBE_EQNX40C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_NEQNX40C_args,
    1, Iclass_BBE_NEQNX40C_stateArgs, 0, 0 },
  { 2, Iclass_BBE_RADDNX40C_args,
    1, Iclass_BBE_RADDNX40C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULNX16C_args,
    1, Iclass_BBE_MULNX16C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULANX16C_args,
    1, Iclass_BBE_MULANX16C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULNX16J_args,
    1, Iclass_BBE_MULNX16J_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULANX16J_args,
    1, Iclass_BBE_MULANX16J_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULSNX16C_args,
    1, Iclass_BBE_MULSNX16C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULSNX16J_args,
    1, Iclass_BBE_MULSNX16J_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MAGINX16C_args,
    1, Iclass_BBE_MAGINX16C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MAGIANX16C_args,
    1, Iclass_BBE_MAGIANX16C_stateArgs, 0, 0 },
  { 2, Iclass_BBE_DIPACKSUNX40_args,
    1, Iclass_BBE_DIPACKSUNX40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_DIPACKQUNX40_args,
    1, Iclass_BBE_DIPACKQUNX40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_DIPACKLNX40_args,
    1, Iclass_BBE_DIPACKLNX40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_DIPACKPUNX40_args,
    1, Iclass_BBE_DIPACKPUNX40_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MULRNX16C_args,
    1, Iclass_BBE_MULRNX16C_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MULRNX16J_args,
    1, Iclass_BBE_MULRNX16J_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MAGIRNX16C_args,
    1, Iclass_BBE_MAGIRNX16C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MOVWA32C_args,
    1, Iclass_BBE_MOVWA32C_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MULANX16CT_args,
    1, Iclass_BBE_MULANX16CT_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MULANX16JT_args,
    1, Iclass_BBE_MULANX16JT_stateArgs, 0, 0 },
  { 4, Iclass_BBE_SELNX16I_args,
    1, Iclass_BBE_SELNX16I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SHFLNX16I_args,
    1, Iclass_BBE_SHFLNX16I_stateArgs, 0, 0 },
  { 2, Iclass_BBE_NSANX16C_args,
    1, Iclass_BBE_NSANX16C_stateArgs, 0, 0 },
  { 2, Iclass_BBE_CONJNX16C_args,
    1, Iclass_BBE_CONJNX16C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_EQNX16C_args,
    1, Iclass_BBE_EQNX16C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_NEQNX16C_args,
    1, Iclass_BBE_NEQNX16C_stateArgs, 0, 0 },
  { 2, Iclass_BBE_RADDNX16C_args,
    1, Iclass_BBE_RADDNX16C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LPNX16_I_args,
    1, Iclass_BBE_LPNX16_I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LPNX16_IP_args,
    1, Iclass_BBE_LPNX16_IP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LPNX16_X_args,
    1, Iclass_BBE_LPNX16_X_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LPNX16_XP_args,
    1, Iclass_BBE_LPNX16_XP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SPNX16_I_args,
    1, Iclass_BBE_SPNX16_I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SPNX16_IP_args,
    1, Iclass_BBE_SPNX16_IP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SPNX16_X_args,
    1, Iclass_BBE_SPNX16_X_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SPNX16_XP_args,
    1, Iclass_BBE_SPNX16_XP_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVAV16C_args,
    1, Iclass_BBE_MOVAV16C_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVAV16C_S2_args,
    1, Iclass_BBE_MOVAV16C_S2_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVVA16C_args,
    1, Iclass_BBE_MOVVA16C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULNX16CPACKL_args,
    1, Iclass_BBE_MULNX16CPACKL_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULNX16CPACKQ_args,
    1, Iclass_BBE_MULNX16CPACKQ_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULNX16JPACKL_args,
    1, Iclass_BBE_MULNX16JPACKL_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULNX16JPACKQ_args,
    1, Iclass_BBE_MULNX16JPACKQ_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULNX16CPACKS_args,
    1, Iclass_BBE_MULNX16CPACKS_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULNX16JPACKS_args,
    1, Iclass_BBE_MULNX16JPACKS_stateArgs, 0, 0 },
  { 2, Iclass_BBE_CONJSNX16C_args,
    1, Iclass_BBE_CONJSNX16C_stateArgs, 0, 0 },
  { 5, Iclass_BBE_SELPCNX16I_args,
    1, Iclass_BBE_SELPCNX16I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_EXTRANX16C_args,
    1, Iclass_BBE_EXTRANX16C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MAGINX16CPACKL_args,
    1, Iclass_BBE_MAGINX16CPACKL_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MAGINX16CPACKSU_args,
    1, Iclass_BBE_MAGINX16CPACKSU_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MAGINX16CPACKQU_args,
    1, Iclass_BBE_MAGINX16CPACKQU_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MOVIDXINX16T_args,
    1, Iclass_BBE_MOVIDXINX16T_stateArgs, 0, 0 },
  { 2, Iclass_BBE_RADDSNX16C_args,
    1, Iclass_BBE_RADDSNX16C_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RADDNX16CT_args,
    1, Iclass_BBE_RADDNX16CT_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RADDNX16CF_args,
    1, Iclass_BBE_RADDNX16CF_stateArgs, 0, 0 },
  { 3, Iclass_BBE_CONJNX16CT_args,
    1, Iclass_BBE_CONJNX16CT_stateArgs, 0, 0 },
  { 3, Iclass_BBE_CONJNX16CF_args,
    1, Iclass_BBE_CONJNX16CF_stateArgs, 0, 0 },
  { 3, Iclass_BBE_CONJSNX16CT_args,
    1, Iclass_BBE_CONJSNX16CT_stateArgs, 0, 0 },
  { 3, Iclass_BBE_CONJSNX16CF_args,
    1, Iclass_BBE_CONJSNX16CF_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RADDSNX16CT_args,
    1, Iclass_BBE_RADDSNX16CT_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RADDSNX16CF_args,
    1, Iclass_BBE_RADDSNX16CF_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVPINT16_args,
    1, Iclass_BBE_MOVPINT16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVPA16_args,
    1, Iclass_BBE_MOVPA16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULNX16PACKP_args,
    1, Iclass_BBE_MULNX16PACKP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULNX16CPACKP_args,
    1, Iclass_BBE_MULNX16CPACKP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULNX16JPACKP_args,
    1, Iclass_BBE_MULNX16JPACKP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MAGINX16CPACKPU_args,
    1, Iclass_BBE_MAGINX16CPACKPU_stateArgs, 0, 0 },
  { 3, Iclass_BBE_ADDMOD16U_args,
    0, 0, 0, 0 },
  { 3, Iclass_BBE_SQZN_args,
    1, Iclass_BBE_SQZN_stateArgs, 0, 0 },
  { 3, Iclass_BBE_UNSQZN_args,
    1, Iclass_BBE_UNSQZN_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MULNX16PR_args,
    1, Iclass_BBE_MULNX16PR_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MULANX16PR_args,
    1, Iclass_BBE_MULANX16PR_stateArgs, 0, 0 },
  { 5, Iclass_BBE_MULRNX16PR_args,
    1, Iclass_BBE_MULRNX16PR_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MOVIDXNX16T_args,
    1, Iclass_BBE_MOVIDXNX16T_stateArgs, 0, 0 },
  { 4, Iclass_BBE_MOVIDXNX16F_args,
    1, Iclass_BBE_MOVIDXNX16F_stateArgs, 0, 0 },
  { 5, Iclass_BBE_SELUNX16_args,
    1, Iclass_BBE_SELUNX16_stateArgs, 0, 0 },
  { 4, Iclass_BBE_SHFLUNX16_args,
    1, Iclass_BBE_SHFLUNX16_stateArgs, 0, 0 },
  { 5, Iclass_BBE_SELPRNX16I_args,
    1, Iclass_BBE_SELPRNX16I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_EXTRBN_args,
    1, Iclass_BBE_EXTRBN_stateArgs, 0, 0 },
  { 3, Iclass_BBE_EXTRANX16_args,
    1, Iclass_BBE_EXTRANX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_L32X_args,
    0, 0, 0, 0 },
  { 3, Iclass_BBE_L32XP_args,
    0, 0, 0, 0 },
  { 3, Iclass_BBE_L32IP_args,
    0, 0, 0, 0 },
  { 3, Iclass_BBE_L32I_N_S1_args,
    0, 0, 0, 0 },
  { 3, Iclass_BBE_L16SI_S1_args,
    0, 0, 0, 0 },
  { 4, Iclass_BBE_POLYNX16_OFF_args,
    1, Iclass_BBE_POLYNX16_OFF_stateArgs, 0, 0 },
  { 3, Iclass_BBE_ADDSR1RNX16_args,
    1, Iclass_BBE_ADDSR1RNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SUBSR1RNX16_args,
    1, Iclass_BBE_SUBSR1RNX16_stateArgs, 0, 0 },
  { 5, Iclass_BBE_DESCRNX8C_args,
    1, Iclass_BBE_DESCRNX8C_stateArgs, 0, 0 },
  { 5, Iclass_BBE_DESCRNX16C_args,
    1, Iclass_BBE_DESCRNX16C_stateArgs, 0, 0 },
  { 4, Iclass_BBE_DESCRNX16_args,
    1, Iclass_BBE_DESCRNX16_stateArgs, 0, 0 },
  { 5, Iclass_BBE_DSELNX16I_args,
    1, Iclass_BBE_DSELNX16I_stateArgs, 0, 0 },
  { 5, Iclass_BBE_DSELNX16I_H_args,
    1, Iclass_BBE_DSELNX16I_H_stateArgs, 0, 0 },
  { 4, Iclass_BBE_BMAXABSNX16_args,
    1, Iclass_BBE_BMAXABSNX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVPINT40_args,
    1, Iclass_BBE_MOVPINT40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVPA32_args,
    1, Iclass_BBE_MOVPA32_stateArgs, 0, 0 },
  { 2, Iclass_BBE_UNPKPNX16_args,
    1, Iclass_BBE_UNPKPNX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_PACKPNX40_args,
    1, Iclass_BBE_PACKPNX40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVVINT16_args,
    1, Iclass_BBE_MOVVINT16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVQINT16_args,
    1, Iclass_BBE_MOVQINT16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVQA16_args,
    1, Iclass_BBE_MOVQA16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVVINX16_args,
    1, Iclass_BBE_MOVVINX16_stateArgs, 0, 0 },
  { 1, Iclass_BBE_SEQNX16_args,
    1, Iclass_BBE_SEQNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULNX16PACKL_args,
    1, Iclass_BBE_MULNX16PACKL_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MULNX16PACKQ_args,
    1, Iclass_BBE_MULNX16PACKQ_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVAV16_args,
    1, Iclass_BBE_MOVAV16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVAV16_S2_args,
    1, Iclass_BBE_MOVAV16_S2_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVAVU16_args,
    1, Iclass_BBE_MOVAVU16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVAVU16_S2_args,
    1, Iclass_BBE_MOVAVU16_S2_stateArgs, 0, 0 },
  { 3, Iclass_BBE_EXTRNX16_args,
    1, Iclass_BBE_EXTRNX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVWINT40_args,
    1, Iclass_BBE_MOVWINT40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVQINT40_args,
    1, Iclass_BBE_MOVQINT40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVWINX40_args,
    1, Iclass_BBE_MOVWINX40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_RADDSNX16_args,
    1, Iclass_BBE_RADDSNX16_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RADDSNX16T_args,
    1, Iclass_BBE_RADDSNX16T_stateArgs, 0, 0 },
  { 3, Iclass_BBE_RADDSNX16F_args,
    1, Iclass_BBE_RADDSNX16F_stateArgs, 0, 0 },
  { 2, Iclass_BBE_PACKQNX40_args,
    1, Iclass_BBE_PACKQNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_NANDNX40_args,
    1, Iclass_BBE_NANDNX40_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SHFLNX40I_args,
    1, Iclass_BBE_SHFLNX40I_stateArgs, 0, 0 },
  { 4, Iclass_BBE_SELNX40I_args,
    1, Iclass_BBE_SELNX40I_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVWA32_args,
    1, Iclass_BBE_MOVWA32_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MOVWA40_args,
    1, Iclass_BBE_MOVWA40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVWAU32_args,
    1, Iclass_BBE_MOVWAU32_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVAW32_args,
    1, Iclass_BBE_MOVAW32_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVAWU32_args,
    1, Iclass_BBE_MOVAWU32_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVAW40H_args,
    1, Iclass_BBE_MOVAW40H_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVQA32_args,
    1, Iclass_BBE_MOVQA32_stateArgs, 0, 0 },
  { 1, Iclass_BBE_SEQNX40_args,
    1, Iclass_BBE_SEQNX40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_RADDNX40_args,
    1, Iclass_BBE_RADDNX40_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVVWL_args,
    1, Iclass_BBE_MOVVWL_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVSVWL_args,
    1, Iclass_BBE_MOVSVWL_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVWVL_args,
    1, Iclass_BBE_MOVWVL_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MOVWV_args,
    1, Iclass_BBE_MOVWV_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVSWVL_args,
    1, Iclass_BBE_MOVSWVL_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MOVSWV_args,
    1, Iclass_BBE_MOVSWV_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVVWLL_args,
    1, Iclass_BBE_MOVVWLL_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVWVLL_args,
    1, Iclass_BBE_MOVWVLL_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MOVW2VL_args,
    1, Iclass_BBE_MOVW2VL_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVVWH_args,
    1, Iclass_BBE_MOVVWH_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVSVWH_args,
    1, Iclass_BBE_MOVSVWH_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVVWLH_args,
    1, Iclass_BBE_MOVVWLH_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVVWHL_args,
    1, Iclass_BBE_MOVVWHL_stateArgs, 0, 0 },
  { 2, Iclass_BBE_MOVVWHH_args,
    1, Iclass_BBE_MOVVWHH_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LV4X16_I_args,
    1, Iclass_BBE_LV4X16_I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SV4X16_I_args,
    1, Iclass_BBE_SV4X16_I_stateArgs, 0, 0 },
  { 3, Iclass_BBE_MOVW2VH_args,
    1, Iclass_BBE_MOVW2VH_stateArgs, 0, 0 },
  { 4, Iclass_BBE_LVNX16F_I_args,
    1, Iclass_BBE_LVNX16F_I_stateArgs, 0, 0 },
  { 4, Iclass_BBE_LVNX16F_IP_args,
    1, Iclass_BBE_LVNX16F_IP_stateArgs, 0, 0 },
  { 4, Iclass_BBE_LVNX16F_X_args,
    1, Iclass_BBE_LVNX16F_X_stateArgs, 0, 0 },
  { 4, Iclass_BBE_LVNX16F_XP_args,
    1, Iclass_BBE_LVNX16F_XP_stateArgs, 0, 0 },
  { 4, Iclass_BBE_SVNX16F_I_args,
    1, Iclass_BBE_SVNX16F_I_stateArgs, 0, 0 },
  { 4, Iclass_BBE_SVNX16F_IP_args,
    1, Iclass_BBE_SVNX16F_IP_stateArgs, 0, 0 },
  { 4, Iclass_BBE_SVNX16F_X_args,
    1, Iclass_BBE_SVNX16F_X_stateArgs, 0, 0 },
  { 4, Iclass_BBE_SVNX16F_XP_args,
    1, Iclass_BBE_SVNX16F_XP_stateArgs, 0, 0 },
  { 3, Iclass_BBE_LVNX16F_IC_args,
    3, Iclass_BBE_LVNX16F_IC_stateArgs, 0, 0 },
  { 3, Iclass_BBE_SVNX16F_IC_args,
    3, Iclass_BBE_SVNX16F_IC_stateArgs, 0, 0 },
  { 2, Iclass_BBE_ABSNX16_args,
    1, Iclass_BBE_ABSNX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_ABSSNX16_args,
    1, Iclass_BBE_ABSSNX16_stateArgs, 0, 0 },
  { 2, Iclass_BBE_ABSNX40_args,
    1, Iclass_BBE_ABSNX40_stateArgs, 0, 0 },
  { 3, Iclass_LSI_args,
    1, Iclass_LSI_stateArgs, 0, 0 },
  { 3, Iclass_LSIP_args,
    1, Iclass_LSIP_stateArgs, 0, 0 },
  { 3, Iclass_LSX_args,
    1, Iclass_LSX_stateArgs, 0, 0 },
  { 3, Iclass_LSXP_args,
    1, Iclass_LSXP_stateArgs, 0, 0 },
  { 3, Iclass_SSI_args,
    1, Iclass_SSI_stateArgs, 0, 0 },
  { 3, Iclass_SSIP_args,
    1, Iclass_SSIP_stateArgs, 0, 0 },
  { 3, Iclass_SSX_args,
    1, Iclass_SSX_stateArgs, 0, 0 },
  { 3, Iclass_SSXP_args,
    1, Iclass_SSXP_stateArgs, 0, 0 },
  { 2, Iclass_ABS_S_args,
    1, Iclass_ABS_S_stateArgs, 0, 0 },
  { 2, Iclass_NEG_S_args,
    1, Iclass_NEG_S_stateArgs, 0, 0 },
  { 2, Iclass_MOV_S_args,
    1, Iclass_MOV_S_stateArgs, 0, 0 },
  { 3, Iclass_MOVEQZ_S_args,
    1, Iclass_MOVEQZ_S_stateArgs, 0, 0 },
  { 3, Iclass_MOVNEZ_S_args,
    1, Iclass_MOVNEZ_S_stateArgs, 0, 0 },
  { 3, Iclass_MOVLTZ_S_args,
    1, Iclass_MOVLTZ_S_stateArgs, 0, 0 },
  { 3, Iclass_MOVGEZ_S_args,
    1, Iclass_MOVGEZ_S_stateArgs, 0, 0 },
  { 3, Iclass_MOVF_S_args,
    1, Iclass_MOVF_S_stateArgs, 0, 0 },
  { 3, Iclass_MOVT_S_args,
    1, Iclass_MOVT_S_stateArgs, 0, 0 },
  { 2, Iclass_WFR_args,
    1, Iclass_WFR_stateArgs, 0, 0 },
  { 2, Iclass_RFR_args,
    1, Iclass_RFR_stateArgs, 0, 0 },
  { 3, Iclass_ROUND_S_args,
    3, Iclass_ROUND_S_stateArgs, 0, 0 },
  { 3, Iclass_CEIL_S_args,
    3, Iclass_CEIL_S_stateArgs, 0, 0 },
  { 3, Iclass_FLOOR_S_args,
    3, Iclass_FLOOR_S_stateArgs, 0, 0 },
  { 3, Iclass_TRUNC_S_args,
    3, Iclass_TRUNC_S_stateArgs, 0, 0 },
  { 3, Iclass_UTRUNC_S_args,
    3, Iclass_UTRUNC_S_stateArgs, 0, 0 },
  { 3, Iclass_FLOAT_S_args,
    3, Iclass_FLOAT_S_stateArgs, 0, 0 },
  { 3, Iclass_UFLOAT_S_args,
    3, Iclass_UFLOAT_S_stateArgs, 0, 0 },
  { 3, Iclass_UN_S_args,
    2, Iclass_UN_S_stateArgs, 0, 0 },
  { 3, Iclass_ULT_S_args,
    2, Iclass_ULT_S_stateArgs, 0, 0 },
  { 3, Iclass_ULE_S_args,
    2, Iclass_ULE_S_stateArgs, 0, 0 },
  { 3, Iclass_UEQ_S_args,
    2, Iclass_UEQ_S_stateArgs, 0, 0 },
  { 3, Iclass_OLT_S_args,
    2, Iclass_OLT_S_stateArgs, 0, 0 },
  { 3, Iclass_OLE_S_args,
    2, Iclass_OLE_S_stateArgs, 0, 0 },
  { 3, Iclass_OEQ_S_args,
    2, Iclass_OEQ_S_stateArgs, 0, 0 },
  { 3, Iclass_ADD_S_args,
    6, Iclass_ADD_S_stateArgs, 0, 0 },
  { 3, Iclass_SUB_S_args,
    6, Iclass_SUB_S_stateArgs, 0, 0 },
  { 3, Iclass_MUL_S_args,
    6, Iclass_MUL_S_stateArgs, 0, 0 },
  { 3, Iclass_MADD_S_args,
    6, Iclass_MADD_S_stateArgs, 0, 0 },
  { 3, Iclass_MSUB_S_args,
    6, Iclass_MSUB_S_stateArgs, 0, 0 },
  { 2, Iclass_SQRT0_S_args,
    1, Iclass_SQRT0_S_stateArgs, 0, 0 },
  { 2, Iclass_DIV0_S_args,
    1, Iclass_DIV0_S_stateArgs, 0, 0 },
  { 2, Iclass_RECIP0_S_args,
    3, Iclass_RECIP0_S_stateArgs, 0, 0 },
  { 2, Iclass_RSQRT0_S_args,
    3, Iclass_RSQRT0_S_stateArgs, 0, 0 },
  { 3, Iclass_MADDN_S_args,
    1, Iclass_MADDN_S_stateArgs, 0, 0 },
  { 3, Iclass_DIVN_S_args,
    5, Iclass_DIVN_S_stateArgs, 0, 0 },
  { 2, Iclass_CONST_S_args,
    1, Iclass_CONST_S_stateArgs, 0, 0 },
  { 2, Iclass_NEXP01_S_args,
    1, Iclass_NEXP01_S_stateArgs, 0, 0 },
  { 2, Iclass_ADDEXP_S_args,
    1, Iclass_ADDEXP_S_stateArgs, 0, 0 },
  { 2, Iclass_ADDEXPM_S_args,
    1, Iclass_ADDEXPM_S_stateArgs, 0, 0 },
  { 2, Iclass_MKDADJ_S_args,
    3, Iclass_MKDADJ_S_stateArgs, 0, 0 },
  { 2, Iclass_MKSADJ_S_args,
    2, Iclass_MKSADJ_S_stateArgs, 0, 0 },
  { 3, Iclass_BBX_LVNX24_I_args,
    1, Iclass_BBX_LVNX24_I_stateArgs, 0, 0 },
  { 3, Iclass_BBX_LVNX24_IP_args,
    1, Iclass_BBX_LVNX24_IP_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SVNX24U_I_args,
    1, Iclass_BBX_SVNX24U_I_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SVNX24U_IP_args,
    1, Iclass_BBX_SVNX24U_IP_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SVNX24_I_args,
    1, Iclass_BBX_SVNX24_I_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SVNX24_IP_args,
    1, Iclass_BBX_SVNX24_IP_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SLV128_I_args,
    1, Iclass_BBX_SLV128_I_stateArgs, 0, 0 },
  { 3, Iclass_BBX_LVNX24_X_args,
    1, Iclass_BBX_LVNX24_X_stateArgs, 0, 0 },
  { 3, Iclass_BBX_LVNX24_XP_args,
    1, Iclass_BBX_LVNX24_XP_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SVNX24U_X_args,
    1, Iclass_BBX_SVNX24U_X_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SVNX24U_XP_args,
    1, Iclass_BBX_SVNX24U_XP_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SVNX24_X_args,
    1, Iclass_BBX_SVNX24_X_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SVNX24_XP_args,
    1, Iclass_BBX_SVNX24_XP_stateArgs, 0, 0 },
  { 3, Iclass_BBX_ADDNX24_args,
    1, Iclass_BBX_ADDNX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_ADDNX24T_args,
    1, Iclass_BBX_ADDNX24T_stateArgs, 0, 0 },
  { 3, Iclass_BBX_ADDSNX24_args,
    1, Iclass_BBX_ADDSNX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_ADDSNX24T_args,
    1, Iclass_BBX_ADDSNX24T_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SUBNX24_args,
    1, Iclass_BBX_SUBNX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_SUBNX24T_args,
    1, Iclass_BBX_SUBNX24T_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SUBSNX24_args,
    1, Iclass_BBX_SUBSNX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_SUBSNX24T_args,
    1, Iclass_BBX_SUBSNX24T_stateArgs, 0, 0 },
  { 2, Iclass_BBX_ABSNX24_args,
    1, Iclass_BBX_ABSNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_ABSNX24T_args,
    1, Iclass_BBX_ABSNX24T_stateArgs, 0, 0 },
  { 2, Iclass_BBX_NEGNX24_args,
    1, Iclass_BBX_NEGNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_NEGNX24T_args,
    1, Iclass_BBX_NEGNX24T_stateArgs, 0, 0 },
  { 2, Iclass_BBX_CONJNX24_args,
    1, Iclass_BBX_CONJNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_CONJNX24T_args,
    1, Iclass_BBX_CONJNX24T_stateArgs, 0, 0 },
  { 2, Iclass_BBX_RADDNX24_args,
    1, Iclass_BBX_RADDNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_RADDNX24T_args,
    1, Iclass_BBX_RADDNX24T_stateArgs, 0, 0 },
  { 2, Iclass_BBX_RADDSNX24_args,
    1, Iclass_BBX_RADDSNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_RADDSNX24T_args,
    1, Iclass_BBX_RADDSNX24T_stateArgs, 0, 0 },
  { 2, Iclass_BBX_RAVGNX24_args,
    1, Iclass_BBX_RAVGNX24_stateArgs, 0, 0 },
  { 2, Iclass_BBX_NSANX24_args,
    1, Iclass_BBX_NSANX24_stateArgs, 0, 0 },
  { 2, Iclass_BBX_NSANX24C_args,
    1, Iclass_BBX_NSANX24C_stateArgs, 0, 0 },
  { 2, Iclass_BBX_NSAUNX24_args,
    1, Iclass_BBX_NSAUNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_MAXNX24_args,
    1, Iclass_BBX_MAXNX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_MAXNX24T_args,
    1, Iclass_BBX_MAXNX24T_stateArgs, 0, 0 },
  { 3, Iclass_BBX_MAXUNX24_args,
    1, Iclass_BBX_MAXUNX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_MAXUNX24T_args,
    1, Iclass_BBX_MAXUNX24T_stateArgs, 0, 0 },
  { 3, Iclass_BBX_MINNX24_args,
    1, Iclass_BBX_MINNX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_MINNX24T_args,
    1, Iclass_BBX_MINNX24T_stateArgs, 0, 0 },
  { 3, Iclass_BBX_MINUNX24_args,
    1, Iclass_BBX_MINUNX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_MINUNX24T_args,
    1, Iclass_BBX_MINUNX24T_stateArgs, 0, 0 },
  { 2, Iclass_BBX_MIXNX24C_args,
    1, Iclass_BBX_MIXNX24C_stateArgs, 0, 0 },
  { 2, Iclass_BBX_RMAXNX24_args,
    1, Iclass_BBX_RMAXNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_RMAXNX24T_args,
    1, Iclass_BBX_RMAXNX24T_stateArgs, 0, 0 },
  { 2, Iclass_BBX_RMAXUNX24_args,
    1, Iclass_BBX_RMAXUNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_RMAXUNX24T_args,
    1, Iclass_BBX_RMAXUNX24T_stateArgs, 0, 0 },
  { 2, Iclass_BBX_RMINNX24_args,
    1, Iclass_BBX_RMINNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_RMINNX24T_args,
    1, Iclass_BBX_RMINNX24T_stateArgs, 0, 0 },
  { 2, Iclass_BBX_RMINUNX24_args,
    1, Iclass_BBX_RMINUNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_RMINUNX24T_args,
    1, Iclass_BBX_RMINUNX24T_stateArgs, 0, 0 },
  { 2, Iclass_BBX_POPCNX24_args,
    1, Iclass_BBX_POPCNX24_stateArgs, 0, 0 },
  { 2, Iclass_BBX_MOVL2L_args,
    1, Iclass_BBX_MOVL2L_stateArgs, 0, 0 },
  { 3, Iclass_BBX_MOVL2LT_args,
    1, Iclass_BBX_MOVL2LT_stateArgs, 0, 0 },
  { 2, Iclass_BBX_MOVN2L_args,
    1, Iclass_BBX_MOVN2L_stateArgs, 0, 0 },
  { 3, Iclass_BBX_MOVN2LT_args,
    1, Iclass_BBX_MOVN2LT_stateArgs, 0, 0 },
  { 2, Iclass_BBX_MOVUN2L_args,
    1, Iclass_BBX_MOVUN2L_stateArgs, 0, 0 },
  { 3, Iclass_BBX_MOVUN2LT_args,
    1, Iclass_BBX_MOVUN2LT_stateArgs, 0, 0 },
  { 2, Iclass_BBX_MOVSL2N_args,
    1, Iclass_BBX_MOVSL2N_stateArgs, 0, 0 },
  { 3, Iclass_BBX_MOVSL2NT_args,
    1, Iclass_BBX_MOVSL2NT_stateArgs, 0, 0 },
  { 2, Iclass_BBX_MOVHL2N_args,
    1, Iclass_BBX_MOVHL2N_stateArgs, 0, 0 },
  { 3, Iclass_BBX_MOVHL2NT_args,
    1, Iclass_BBX_MOVHL2NT_stateArgs, 0, 0 },
  { 2, Iclass_BBX_MOVLL2N_args,
    1, Iclass_BBX_MOVLL2N_stateArgs, 0, 0 },
  { 3, Iclass_BBX_MOVLL2NT_args,
    1, Iclass_BBX_MOVLL2NT_stateArgs, 0, 0 },
  { 2, Iclass_BBX_MOVL2W_args,
    1, Iclass_BBX_MOVL2W_stateArgs, 0, 0 },
  { 3, Iclass_BBX_MOVL2WT_args,
    1, Iclass_BBX_MOVL2WT_stateArgs, 0, 0 },
  { 2, Iclass_BBX_MOVUL2W_args,
    1, Iclass_BBX_MOVUL2W_stateArgs, 0, 0 },
  { 3, Iclass_BBX_MOVUL2WT_args,
    1, Iclass_BBX_MOVUL2WT_stateArgs, 0, 0 },
  { 2, Iclass_BBX_MOVSW2L_args,
    1, Iclass_BBX_MOVSW2L_stateArgs, 0, 0 },
  { 3, Iclass_BBX_MOVSW2LT_args,
    1, Iclass_BBX_MOVSW2LT_stateArgs, 0, 0 },
  { 2, Iclass_BBX_MOVHW2L_args,
    1, Iclass_BBX_MOVHW2L_stateArgs, 0, 0 },
  { 3, Iclass_BBX_MOVHW2LT_args,
    1, Iclass_BBX_MOVHW2LT_stateArgs, 0, 0 },
  { 2, Iclass_BBX_MOVLW2L_args,
    1, Iclass_BBX_MOVLW2L_stateArgs, 0, 0 },
  { 3, Iclass_BBX_MOVLW2LT_args,
    1, Iclass_BBX_MOVLW2LT_stateArgs, 0, 0 },
  { 2, Iclass_BBX_MOVI2L_args,
    1, Iclass_BBX_MOVI2L_stateArgs, 0, 0 },
  { 3, Iclass_BBX_MOVI2LT_args,
    1, Iclass_BBX_MOVI2LT_stateArgs, 0, 0 },
  { 2, Iclass_BBX_MOVA2L_args,
    1, Iclass_BBX_MOVA2L_stateArgs, 0, 0 },
  { 3, Iclass_BBX_MOVA2LT_args,
    1, Iclass_BBX_MOVA2LT_stateArgs, 0, 0 },
  { 2, Iclass_BBX_MVBL2W_args,
    1, Iclass_BBX_MVBL2W_stateArgs, 0, 0 },
  { 2, Iclass_BBX_MVBW2L_args,
    1, Iclass_BBX_MVBW2L_stateArgs, 0, 0 },
  { 2, Iclass_BBX_MOVL2A_args,
    1, Iclass_BBX_MOVL2A_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SLLSINX24_args,
    1, Iclass_BBX_SLLSINX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_SLLSINX24T_args,
    1, Iclass_BBX_SLLSINX24T_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SRASINX24_args,
    1, Iclass_BBX_SRASINX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_SRASINX24T_args,
    1, Iclass_BBX_SRASINX24T_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SLLSNX24_args,
    1, Iclass_BBX_SLLSNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SRASNX24_args,
    1, Iclass_BBX_SRASNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SRASNX24C_args,
    1, Iclass_BBX_SRASNX24C_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SRRINX24_args,
    1, Iclass_BBX_SRRINX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_SRRINX24T_args,
    1, Iclass_BBX_SRRINX24T_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SRRNX24_args,
    1, Iclass_BBX_SRRNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SLASINX24_args,
    1, Iclass_BBX_SLASINX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_SLASINX24T_args,
    1, Iclass_BBX_SLASINX24T_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SLASNX24_args,
    1, Iclass_BBX_SLASNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SLASNX24C_args,
    1, Iclass_BBX_SLASNX24C_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SRLSINX24_args,
    1, Iclass_BBX_SRLSINX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_SRLSINX24T_args,
    1, Iclass_BBX_SRLSINX24T_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SRLSNX24_args,
    1, Iclass_BBX_SRLSNX24_stateArgs, 0, 0 },
  { 0, 0 /* BBX_POPMQ */,
    1, Iclass_BBX_POPMQ_stateArgs, 1, Iclass_BBX_POPMQ_intfArgs },
  { 1, Iclass_BBX_POPMQNB_args,
    1, Iclass_BBX_POPMQNB_stateArgs, 3, Iclass_BBX_POPMQNB_intfArgs },
  { 2, Iclass_BBX_LDS0_args,
    1, Iclass_BBX_LDS0_stateArgs, 0, 0 },
  { 2, Iclass_BBX_STS0_args,
    1, Iclass_BBX_STS0_stateArgs, 0, 0 },
  { 1, Iclass_BBX_LDCQ128_args,
    1, Iclass_BBX_LDCQ128_stateArgs, 1, Iclass_BBX_LDCQ128_intfArgs },
  { 2, Iclass_BBX_LDCQ128NB_args,
    1, Iclass_BBX_LDCQ128NB_stateArgs, 3, Iclass_BBX_LDCQ128NB_intfArgs },
  { 1, Iclass_BBX_STRQ32_args,
    0, 0, 1, Iclass_BBX_STRQ32_intfArgs },
  { 2, Iclass_BBX_LCRLU_args,
    0, 0, 2, Iclass_BBX_LCRLU_intfArgs },
  { 2, Iclass_BBX_SCRLU_args,
    0, 0, 2, Iclass_BBX_SCRLU_intfArgs },
  { 3, Iclass_BBX_ANDNX24_args,
    1, Iclass_BBX_ANDNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_ORNX24_args,
    1, Iclass_BBX_ORNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_XORNX24_args,
    1, Iclass_BBX_XORNX24_stateArgs, 0, 0 },
  { 2, Iclass_BBX_NOTNX24_args,
    1, Iclass_BBX_NOTNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SELNX24_args,
    1, Iclass_BBX_SELNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SELNX24C_args,
    1, Iclass_BBX_SELNX24C_stateArgs, 0, 0 },
  { 3, Iclass_BBX_REPNX24_args,
    1, Iclass_BBX_REPNX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_REPNX24T_args,
    1, Iclass_BBX_REPNX24T_stateArgs, 0, 0 },
  { 3, Iclass_BBX_REPNX24C_args,
    1, Iclass_BBX_REPNX24C_stateArgs, 0, 0 },
  { 4, Iclass_BBX_REPNX24CT_args,
    1, Iclass_BBX_REPNX24CT_stateArgs, 0, 0 },
  { 2, Iclass_BBX_SWPNX24C_args,
    1, Iclass_BBX_SWPNX24C_stateArgs, 0, 0 },
  { 3, Iclass_BBX_INTLNX24C_args,
    1, Iclass_BBX_INTLNX24C_stateArgs, 0, 0 },
  { 3, Iclass_BBX_INTHNX24C_args,
    1, Iclass_BBX_INTHNX24C_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SHFNX24_args,
    1, Iclass_BBX_SHFNX24_stateArgs, 0, 0 },
  { 3, Iclass_BBX_SHFNX24C_args,
    1, Iclass_BBX_SHFNX24C_stateArgs, 0, 0 },
  { 3, Iclass_BBX_LTNX24_args,
    1, Iclass_BBX_LTNX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_LTNX24T_args,
    1, Iclass_BBX_LTNX24T_stateArgs, 0, 0 },
  { 2, Iclass_BBX_LTNX24C_args,
    1, Iclass_BBX_LTNX24C_stateArgs, 0, 0 },
  { 3, Iclass_BBX_LTNX24CT_args,
    1, Iclass_BBX_LTNX24CT_stateArgs, 0, 0 },
  { 3, Iclass_BBX_LTUNX24_args,
    1, Iclass_BBX_LTUNX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_LTUNX24T_args,
    1, Iclass_BBX_LTUNX24T_stateArgs, 0, 0 },
  { 3, Iclass_BBX_LTENX24_args,
    1, Iclass_BBX_LTENX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_LTENX24T_args,
    1, Iclass_BBX_LTENX24T_stateArgs, 0, 0 },
  { 2, Iclass_BBX_LTENX24C_args,
    1, Iclass_BBX_LTENX24C_stateArgs, 0, 0 },
  { 3, Iclass_BBX_LTENX24CT_args,
    1, Iclass_BBX_LTENX24CT_stateArgs, 0, 0 },
  { 3, Iclass_BBX_LTEUNX24_args,
    1, Iclass_BBX_LTEUNX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_LTEUNX24T_args,
    1, Iclass_BBX_LTEUNX24T_stateArgs, 0, 0 },
  { 3, Iclass_BBX_EQNX24_args,
    1, Iclass_BBX_EQNX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_EQNX24T_args,
    1, Iclass_BBX_EQNX24T_stateArgs, 0, 0 },
  { 2, Iclass_BBX_EQNX24C_args,
    1, Iclass_BBX_EQNX24C_stateArgs, 0, 0 },
  { 3, Iclass_BBX_EQNX24CT_args,
    1, Iclass_BBX_EQNX24CT_stateArgs, 0, 0 },
  { 3, Iclass_BBX_NEQNX24_args,
    1, Iclass_BBX_NEQNX24_stateArgs, 0, 0 },
  { 4, Iclass_BBX_NEQNX24T_args,
    1, Iclass_BBX_NEQNX24T_stateArgs, 0, 0 },
  { 4, Iclass_BBX_LLU0NX24_I_args,
    1, Iclass_BBX_LLU0NX24_I_stateArgs, 2, Iclass_BBX_LLU0NX24_I_intfArgs },
  { 4, Iclass_BBX_LLU0NX24_IP_args,
    1, Iclass_BBX_LLU0NX24_IP_stateArgs, 2, Iclass_BBX_LLU0NX24_IP_intfArgs },
  { 4, Iclass_BBX_LLU1NX24_I_args,
    1, Iclass_BBX_LLU1NX24_I_stateArgs, 2, Iclass_BBX_LLU1NX24_I_intfArgs },
  { 4, Iclass_BBX_LLU1NX24_IP_args,
    1, Iclass_BBX_LLU1NX24_IP_stateArgs, 2, Iclass_BBX_LLU1NX24_IP_intfArgs },
  { 4, Iclass_BBX_LLU0NX16_I_args,
    1, Iclass_BBX_LLU0NX16_I_stateArgs, 2, Iclass_BBX_LLU0NX16_I_intfArgs },
  { 4, Iclass_BBX_LLU0NX16_IP_args,
    1, Iclass_BBX_LLU0NX16_IP_stateArgs, 2, Iclass_BBX_LLU0NX16_IP_intfArgs },
  { 4, Iclass_BBX_LLU1NX16_I_args,
    1, Iclass_BBX_LLU1NX16_I_stateArgs, 2, Iclass_BBX_LLU1NX16_I_intfArgs },
  { 4, Iclass_BBX_LLU1NX16_IP_args,
    1, Iclass_BBX_LLU1NX16_IP_stateArgs, 2, Iclass_BBX_LLU1NX16_IP_intfArgs },
  { 5, Iclass_BBX_SLU0NX24_I_args,
    1, Iclass_BBX_SLU0NX24_I_stateArgs, 2, Iclass_BBX_SLU0NX24_I_intfArgs },
  { 5, Iclass_BBX_SLU0NX24_IP_args,
    1, Iclass_BBX_SLU0NX24_IP_stateArgs, 2, Iclass_BBX_SLU0NX24_IP_intfArgs },
  { 5, Iclass_BBX_SLU0NX16_I_args,
    1, Iclass_BBX_SLU0NX16_I_stateArgs, 2, Iclass_BBX_SLU0NX16_I_intfArgs },
  { 5, Iclass_BBX_SLU0NX16_IP_args,
    1, Iclass_BBX_SLU0NX16_IP_stateArgs, 2, Iclass_BBX_SLU0NX16_IP_intfArgs },
  { 4, Iclass_BBX_LOB0NX24_I_args,
    2, Iclass_BBX_LOB0NX24_I_stateArgs, 2, Iclass_BBX_LOB0NX24_I_intfArgs },
  { 4, Iclass_BBX_LOB0NX24_IP_args,
    2, Iclass_BBX_LOB0NX24_IP_stateArgs, 2, Iclass_BBX_LOB0NX24_IP_intfArgs },
  { 4, Iclass_BBX_LOB1NX24_I_args,
    2, Iclass_BBX_LOB1NX24_I_stateArgs, 2, Iclass_BBX_LOB1NX24_I_intfArgs },
  { 4, Iclass_BBX_LOB1NX24_IP_args,
    2, Iclass_BBX_LOB1NX24_IP_stateArgs, 2, Iclass_BBX_LOB1NX24_IP_intfArgs },
  { 4, Iclass_BBX_LTB0NX24_I_args,
    2, Iclass_BBX_LTB0NX24_I_stateArgs, 2, Iclass_BBX_LTB0NX24_I_intfArgs },
  { 4, Iclass_BBX_LTB0NX24_IP_args,
    2, Iclass_BBX_LTB0NX24_IP_stateArgs, 2, Iclass_BBX_LTB0NX24_IP_intfArgs },
  { 4, Iclass_BBX_LTB1NX24_I_args,
    2, Iclass_BBX_LTB1NX24_I_stateArgs, 2, Iclass_BBX_LTB1NX24_I_intfArgs },
  { 4, Iclass_BBX_LTB1NX24_IP_args,
    2, Iclass_BBX_LTB1NX24_IP_stateArgs, 2, Iclass_BBX_LTB1NX24_IP_intfArgs },
  { 4, Iclass_BBX_LOB0NX16_I_args,
    2, Iclass_BBX_LOB0NX16_I_stateArgs, 2, Iclass_BBX_LOB0NX16_I_intfArgs },
  { 4, Iclass_BBX_LOB0NX16_IP_args,
    2, Iclass_BBX_LOB0NX16_IP_stateArgs, 2, Iclass_BBX_LOB0NX16_IP_intfArgs },
  { 4, Iclass_BBX_LOB1NX16_I_args,
    2, Iclass_BBX_LOB1NX16_I_stateArgs, 2, Iclass_BBX_LOB1NX16_I_intfArgs },
  { 4, Iclass_BBX_LOB1NX16_IP_args,
    2, Iclass_BBX_LOB1NX16_IP_stateArgs, 2, Iclass_BBX_LOB1NX16_IP_intfArgs },
  { 4, Iclass_BBX_LTB0NX16_I_args,
    2, Iclass_BBX_LTB0NX16_I_stateArgs, 2, Iclass_BBX_LTB0NX16_I_intfArgs },
  { 4, Iclass_BBX_LTB0NX16_IP_args,
    2, Iclass_BBX_LTB0NX16_IP_stateArgs, 2, Iclass_BBX_LTB0NX16_IP_intfArgs },
  { 4, Iclass_BBX_LTB1NX16_I_args,
    2, Iclass_BBX_LTB1NX16_I_stateArgs, 2, Iclass_BBX_LTB1NX16_I_intfArgs },
  { 4, Iclass_BBX_LTB1NX16_IP_args,
    2, Iclass_BBX_LTB1NX16_IP_stateArgs, 2, Iclass_BBX_LTB1NX16_IP_intfArgs },
  { 5, Iclass_BBX_SOB0NX24_I_args,
    2, Iclass_BBX_SOB0NX24_I_stateArgs, 2, Iclass_BBX_SOB0NX24_I_intfArgs },
  { 5, Iclass_BBX_SOB0NX24_IP_args,
    2, Iclass_BBX_SOB0NX24_IP_stateArgs, 2, Iclass_BBX_SOB0NX24_IP_intfArgs },
  { 5, Iclass_BBX_STB0NX24_I_args,
    2, Iclass_BBX_STB0NX24_I_stateArgs, 2, Iclass_BBX_STB0NX24_I_intfArgs },
  { 5, Iclass_BBX_STB0NX24_IP_args,
    2, Iclass_BBX_STB0NX24_IP_stateArgs, 2, Iclass_BBX_STB0NX24_IP_intfArgs },
  { 5, Iclass_BBX_SOB0NX16_I_args,
    2, Iclass_BBX_SOB0NX16_I_stateArgs, 2, Iclass_BBX_SOB0NX16_I_intfArgs },
  { 5, Iclass_BBX_SOB0NX16_IP_args,
    2, Iclass_BBX_SOB0NX16_IP_stateArgs, 2, Iclass_BBX_SOB0NX16_IP_intfArgs },
  { 5, Iclass_BBX_STB0NX16_I_args,
    2, Iclass_BBX_STB0NX16_I_stateArgs, 2, Iclass_BBX_STB0NX16_I_intfArgs },
  { 5, Iclass_BBX_STB0NX16_IP_args,
    2, Iclass_BBX_STB0NX16_IP_stateArgs, 2, Iclass_BBX_STB0NX16_IP_intfArgs },
  { 1, Iclass_BBX_GETOPBR0_args,
    1, Iclass_BBX_GETOPBR0_stateArgs, 0, 0 },
  { 1, Iclass_BBX_GETOPBR1_args,
    1, Iclass_BBX_GETOPBR1_stateArgs, 0, 0 },
  { 1, Iclass_BBX_GETOPBW0_args,
    1, Iclass_BBX_GETOPBW0_stateArgs, 0, 0 },
  { 1, Iclass_BBX_GETTBR0_args,
    1, Iclass_BBX_GETTBR0_stateArgs, 0, 0 },
  { 1, Iclass_BBX_GETTBR1_args,
    1, Iclass_BBX_GETTBR1_stateArgs, 0, 0 },
  { 1, Iclass_BBX_GETTBW0_args,
    1, Iclass_BBX_GETTBW0_stateArgs, 0, 0 },
  { 2, Iclass_BBX_INITOPBR_args,
    3, Iclass_BBX_INITOPBR_stateArgs, 0, 0 },
  { 2, Iclass_BBX_INITTBR_args,
    3, Iclass_BBX_INITTBR_stateArgs, 0, 0 }
};

enum xtensa_iclass_id {
  ICLASS_xt_iclass_excw,
  ICLASS_xt_iclass_rfe,
  ICLASS_xt_iclass_rfde,
  ICLASS_xt_iclass_syscall,
  ICLASS_xt_iclass_call12,
  ICLASS_xt_iclass_call8,
  ICLASS_xt_iclass_call4,
  ICLASS_xt_iclass_callx12,
  ICLASS_xt_iclass_callx8,
  ICLASS_xt_iclass_callx4,
  ICLASS_xt_iclass_entry,
  ICLASS_xt_iclass_movsp,
  ICLASS_xt_iclass_rotw,
  ICLASS_xt_iclass_retw,
  ICLASS_xt_iclass_rfwou,
  ICLASS_xt_iclass_l32e,
  ICLASS_xt_iclass_s32e,
  ICLASS_xt_iclass_rsr_windowbase,
  ICLASS_xt_iclass_wsr_windowbase,
  ICLASS_xt_iclass_xsr_windowbase,
  ICLASS_xt_iclass_rsr_windowstart,
  ICLASS_xt_iclass_wsr_windowstart,
  ICLASS_xt_iclass_xsr_windowstart,
  ICLASS_xt_iclass_rfme,
  ICLASS_xt_iclass_rsr_mesr,
  ICLASS_xt_iclass_wsr_mesr,
  ICLASS_xt_iclass_xsr_mesr,
  ICLASS_xt_iclass_rsr_mecr,
  ICLASS_xt_iclass_wsr_mecr,
  ICLASS_xt_iclass_xsr_mecr,
  ICLASS_xt_iclass_rsr_mepc,
  ICLASS_xt_iclass_wsr_mepc,
  ICLASS_xt_iclass_xsr_mepc,
  ICLASS_xt_iclass_rsr_meps,
  ICLASS_xt_iclass_wsr_meps,
  ICLASS_xt_iclass_xsr_meps,
  ICLASS_xt_iclass_rsr_mesave,
  ICLASS_xt_iclass_wsr_mesave,
  ICLASS_xt_iclass_xsr_mesave,
  ICLASS_xt_iclass_rsr_mevaddr,
  ICLASS_xt_iclass_wsr_mevaddr,
  ICLASS_xt_iclass_xsr_mevaddr,
  ICLASS_xt_iclass_add_n,
  ICLASS_xt_iclass_addi_n,
  ICLASS_xt_iclass_bz6,
  ICLASS_xt_iclass_ill_n,
  ICLASS_xt_iclass_loadi4,
  ICLASS_xt_iclass_mov_n,
  ICLASS_xt_iclass_movi_n,
  ICLASS_xt_iclass_nopn,
  ICLASS_xt_iclass_retn,
  ICLASS_xt_iclass_storei4,
  ICLASS_xt_iclass_addi,
  ICLASS_xt_iclass_addmi,
  ICLASS_xt_iclass_addsub,
  ICLASS_xt_iclass_bit,
  ICLASS_xt_iclass_bsi8,
  ICLASS_xt_iclass_bsi8b,
  ICLASS_xt_iclass_bsi8u,
  ICLASS_xt_iclass_bst8,
  ICLASS_xt_iclass_bsz12,
  ICLASS_xt_iclass_call0,
  ICLASS_xt_iclass_callx0,
  ICLASS_xt_iclass_const16,
  ICLASS_xt_iclass_exti,
  ICLASS_xt_iclass_ill,
  ICLASS_xt_iclass_jump,
  ICLASS_xt_iclass_jumpx,
  ICLASS_xt_iclass_l16ui,
  ICLASS_xt_iclass_l16si,
  ICLASS_xt_iclass_l32i,
  ICLASS_xt_iclass_l32r,
  ICLASS_xt_iclass_l8i,
  ICLASS_xt_iclass_loop,
  ICLASS_xt_iclass_loopz,
  ICLASS_xt_iclass_movi,
  ICLASS_xt_iclass_movz,
  ICLASS_xt_iclass_neg,
  ICLASS_xt_iclass_nop,
  ICLASS_xt_iclass_l32ex,
  ICLASS_xt_iclass_s32ex,
  ICLASS_xt_iclass_getex,
  ICLASS_xt_iclass_clrex,
  ICLASS_xt_iclass_return,
  ICLASS_xt_iclass_simcall,
  ICLASS_xt_iclass_s16i,
  ICLASS_xt_iclass_s32i,
  ICLASS_xt_iclass_s32nb,
  ICLASS_xt_iclass_s8i,
  ICLASS_xt_iclass_sar,
  ICLASS_xt_iclass_sari,
  ICLASS_xt_iclass_shifts,
  ICLASS_xt_iclass_shiftst,
  ICLASS_xt_iclass_shiftt,
  ICLASS_xt_iclass_slli,
  ICLASS_xt_iclass_srai,
  ICLASS_xt_iclass_srli,
  ICLASS_xt_iclass_memw,
  ICLASS_xt_iclass_extw,
  ICLASS_xt_iclass_isync,
  ICLASS_xt_iclass_sync,
  ICLASS_xt_iclass_rsil,
  ICLASS_xt_iclass_rsr_lend,
  ICLASS_xt_iclass_wsr_lend,
  ICLASS_xt_iclass_xsr_lend,
  ICLASS_xt_iclass_rsr_lcount,
  ICLASS_xt_iclass_wsr_lcount,
  ICLASS_xt_iclass_xsr_lcount,
  ICLASS_xt_iclass_rsr_lbeg,
  ICLASS_xt_iclass_wsr_lbeg,
  ICLASS_xt_iclass_xsr_lbeg,
  ICLASS_xt_iclass_rsr_sar,
  ICLASS_xt_iclass_wsr_sar,
  ICLASS_xt_iclass_xsr_sar,
  ICLASS_xt_iclass_rsr_memctl,
  ICLASS_xt_iclass_wsr_memctl,
  ICLASS_xt_iclass_xsr_memctl,
  ICLASS_xt_iclass_rsr_litbase,
  ICLASS_xt_iclass_wsr_litbase,
  ICLASS_xt_iclass_xsr_litbase,
  ICLASS_xt_iclass_rsr_configid0,
  ICLASS_xt_iclass_wsr_configid0,
  ICLASS_xt_iclass_rsr_configid1,
  ICLASS_xt_iclass_rsr_ps,
  ICLASS_xt_iclass_wsr_ps,
  ICLASS_xt_iclass_xsr_ps,
  ICLASS_xt_iclass_rsr_epc1,
  ICLASS_xt_iclass_wsr_epc1,
  ICLASS_xt_iclass_xsr_epc1,
  ICLASS_xt_iclass_rsr_excsave1,
  ICLASS_xt_iclass_wsr_excsave1,
  ICLASS_xt_iclass_xsr_excsave1,
  ICLASS_xt_iclass_rsr_epc2,
  ICLASS_xt_iclass_wsr_epc2,
  ICLASS_xt_iclass_xsr_epc2,
  ICLASS_xt_iclass_rsr_excsave2,
  ICLASS_xt_iclass_wsr_excsave2,
  ICLASS_xt_iclass_xsr_excsave2,
  ICLASS_xt_iclass_rsr_eps2,
  ICLASS_xt_iclass_wsr_eps2,
  ICLASS_xt_iclass_xsr_eps2,
  ICLASS_xt_iclass_rsr_excvaddr,
  ICLASS_xt_iclass_wsr_excvaddr,
  ICLASS_xt_iclass_xsr_excvaddr,
  ICLASS_xt_iclass_rsr_depc,
  ICLASS_xt_iclass_wsr_depc,
  ICLASS_xt_iclass_xsr_depc,
  ICLASS_xt_iclass_rsr_exccause,
  ICLASS_xt_iclass_wsr_exccause,
  ICLASS_xt_iclass_xsr_exccause,
  ICLASS_xt_iclass_rsr_misc0,
  ICLASS_xt_iclass_wsr_misc0,
  ICLASS_xt_iclass_xsr_misc0,
  ICLASS_xt_iclass_rsr_misc1,
  ICLASS_xt_iclass_wsr_misc1,
  ICLASS_xt_iclass_xsr_misc1,
  ICLASS_xt_iclass_rsr_prid,
  ICLASS_xt_iclass_rsr_vecbase,
  ICLASS_xt_iclass_wsr_vecbase,
  ICLASS_xt_iclass_xsr_vecbase,
  ICLASS_xt_iclass_rsr_mpucfg,
  ICLASS_xt_iclass_wsr_mpucfg,
  ICLASS_xt_iclass_salt,
  ICLASS_xt_mul16,
  ICLASS_xt_mul32,
  ICLASS_xt_mul32h,
  ICLASS_xt_iclass_rfi,
  ICLASS_xt_iclass_wait,
  ICLASS_xt_iclass_rsr_interrupt,
  ICLASS_xt_iclass_wsr_intset,
  ICLASS_xt_iclass_wsr_intclear,
  ICLASS_xt_iclass_rsr_intenable,
  ICLASS_xt_iclass_wsr_intenable,
  ICLASS_xt_iclass_xsr_intenable,
  ICLASS_xt_iclass_break,
  ICLASS_xt_iclass_break_n,
  ICLASS_xt_iclass_rsr_dbreaka0,
  ICLASS_xt_iclass_wsr_dbreaka0,
  ICLASS_xt_iclass_xsr_dbreaka0,
  ICLASS_xt_iclass_rsr_dbreakc0,
  ICLASS_xt_iclass_wsr_dbreakc0,
  ICLASS_xt_iclass_xsr_dbreakc0,
  ICLASS_xt_iclass_rsr_dbreaka1,
  ICLASS_xt_iclass_wsr_dbreaka1,
  ICLASS_xt_iclass_xsr_dbreaka1,
  ICLASS_xt_iclass_rsr_dbreakc1,
  ICLASS_xt_iclass_wsr_dbreakc1,
  ICLASS_xt_iclass_xsr_dbreakc1,
  ICLASS_xt_iclass_rsr_ibreaka0,
  ICLASS_xt_iclass_wsr_ibreaka0,
  ICLASS_xt_iclass_xsr_ibreaka0,
  ICLASS_xt_iclass_rsr_ibreaka1,
  ICLASS_xt_iclass_wsr_ibreaka1,
  ICLASS_xt_iclass_xsr_ibreaka1,
  ICLASS_xt_iclass_rsr_ibreakenable,
  ICLASS_xt_iclass_wsr_ibreakenable,
  ICLASS_xt_iclass_xsr_ibreakenable,
  ICLASS_xt_iclass_rsr_debugcause,
  ICLASS_xt_iclass_wsr_debugcause,
  ICLASS_xt_iclass_xsr_debugcause,
  ICLASS_xt_iclass_rsr_icount,
  ICLASS_xt_iclass_wsr_icount,
  ICLASS_xt_iclass_xsr_icount,
  ICLASS_xt_iclass_rsr_icountlevel,
  ICLASS_xt_iclass_wsr_icountlevel,
  ICLASS_xt_iclass_xsr_icountlevel,
  ICLASS_xt_iclass_rsr_ddr,
  ICLASS_xt_iclass_wsr_ddr,
  ICLASS_xt_iclass_xsr_ddr,
  ICLASS_xt_iclass_lddr32_p,
  ICLASS_xt_iclass_sddr32_p,
  ICLASS_xt_iclass_rfdo,
  ICLASS_xt_iclass_rfdd,
  ICLASS_xt_iclass_wsr_mmid,
  ICLASS_xt_iclass_bbool1,
  ICLASS_xt_iclass_bbool4,
  ICLASS_xt_iclass_bbool8,
  ICLASS_xt_iclass_bbranch,
  ICLASS_xt_iclass_bmove,
  ICLASS_xt_iclass_RSR_BR,
  ICLASS_xt_iclass_WSR_BR,
  ICLASS_xt_iclass_XSR_BR,
  ICLASS_xt_iclass_rsr_ccount,
  ICLASS_xt_iclass_wsr_ccount,
  ICLASS_xt_iclass_xsr_ccount,
  ICLASS_xt_iclass_rsr_ccompare0,
  ICLASS_xt_iclass_wsr_ccompare0,
  ICLASS_xt_iclass_xsr_ccompare0,
  ICLASS_xt_iclass_icache,
  ICLASS_xt_iclass_icache_inv,
  ICLASS_xt_iclass_licx,
  ICLASS_xt_iclass_sicx,
  ICLASS_xt_iclass_wsr_cacheadrdis,
  ICLASS_xt_iclass_rsr_cacheadrdis,
  ICLASS_xt_iclass_xsr_cacheadrdis,
  ICLASS_xt_iclass_rptlb0,
  ICLASS_xt_iclass_rptlb,
  ICLASS_xt_iclass_wptlb,
  ICLASS_xt_iclass_rsr_mpuenb,
  ICLASS_xt_iclass_wsr_mpuenb,
  ICLASS_xt_iclass_xsr_mpuenb,
  ICLASS_xt_iclass_rsr_cpenable,
  ICLASS_xt_iclass_wsr_cpenable,
  ICLASS_xt_iclass_xsr_cpenable,
  ICLASS_xt_iclass_clamp,
  ICLASS_xt_iclass_minmax,
  ICLASS_xt_iclass_nsa,
  ICLASS_xt_iclass_sx,
  ICLASS_xt_iclass_l32ai,
  ICLASS_xt_iclass_s32ri,
  ICLASS_xt_iclass_rsr_atomctl,
  ICLASS_xt_iclass_wsr_atomctl,
  ICLASS_xt_iclass_xsr_atomctl,
  ICLASS_xt_iclass_div,
  ICLASS_xt_iclass_rsr_eraccess,
  ICLASS_xt_iclass_wsr_eraccess,
  ICLASS_xt_iclass_xsr_eraccess,
  ICLASS_xt_iclass_rer,
  ICLASS_xt_iclass_wer,
  ICLASS_xt_iclass_wb15_0,
  ICLASS_xt_iclass_wb15_1,
  ICLASS_xt_iclass_wb15_2,
  ICLASS_xt_iclass_wb15_3,
  ICLASS_xt_iclass_wb15_4,
  ICLASS_rur_cend,
  ICLASS_rur_cbegin,
  ICLASS_wur_cbegin,
  ICLASS_wur_cend,
  ICLASS_rur_fcr,
  ICLASS_wur_fcr,
  ICLASS_rur_fsr,
  ICLASS_wur_fsr,
  ICLASS_rur_bbx_ur_opreg,
  ICLASS_wur_bbx_ur_opreg,
  ICLASS_rur_bbx_ur_treg,
  ICLASS_wur_bbx_ur_treg,
  ICLASS_BBE_REPNX16,
  ICLASS_BBE_REPNX16_S0,
  ICLASS_BBE_SELSNX16,
  ICLASS_BBE_REPNX16C,
  ICLASS_BBE_REPNX16C_S0,
  ICLASS_BBE_SELSNX16C,
  ICLASS_BBE_EXTRNX16C,
  ICLASS_BBE_REPNX40,
  ICLASS_BBE_SELSNX40,
  ICLASS_BBE_REPNX40C,
  ICLASS_BBE_SELSNX40C,
  ICLASS_BBE_NOTB,
  ICLASS_BBE_ANDB,
  ICLASS_BBE_ORB,
  ICLASS_BBE_XORB,
  ICLASS_BBE_ANDNOTB,
  ICLASS_BBE_MB,
  ICLASS_BBE_LTRN,
  ICLASS_BBE_LTRNI,
  ICLASS_BBE_LBN_I,
  ICLASS_BBE_LBN_IP,
  ICLASS_BBE_SBN_I,
  ICLASS_BBE_SBN_IP,
  ICLASS_BBE_LSNX16_I,
  ICLASS_BBE_LSNX16_IP,
  ICLASS_BBE_LSNX16_X,
  ICLASS_BBE_LSNX16_XP,
  ICLASS_BBE_MOVBRBV,
  ICLASS_BBE_MOVBVBR,
  ICLASS_BBE_JOINB,
  ICLASS_BBE_LTRN_2,
  ICLASS_BBE_LTRN_2I,
  ICLASS_BBE_LBN_2_I,
  ICLASS_BBE_LBN_2_IP,
  ICLASS_BBE_SBN_2_I,
  ICLASS_BBE_SBN_2_IP,
  ICLASS_BBE_EXTRACTB,
  ICLASS_BBE_EXTRBN_2,
  ICLASS_BBE_MOVVSA32,
  ICLASS_BBE_MOVVSVS,
  ICLASS_BBE_MOVVVS,
  ICLASS_BBE_MOVVSV,
  ICLASS_BBE_LVNX16_I,
  ICLASS_BBE_LVNX16_I_N,
  ICLASS_BBE_LVNX16_IP,
  ICLASS_BBE_LVNX16_X,
  ICLASS_BBE_LVNX16_XP,
  ICLASS_BBE_SVNX16_I,
  ICLASS_BBE_SVNX16_I_N,
  ICLASS_BBE_SVNX16_IP,
  ICLASS_BBE_SVNX16_X,
  ICLASS_BBE_SVNX16_XP,
  ICLASS_BBE_SSNX16_I,
  ICLASS_BBE_SSNX16_IP,
  ICLASS_BBE_SSNX16_X,
  ICLASS_BBE_SSNX16_XP,
  ICLASS_BBE_MOVVA16,
  ICLASS_BBE_MOVVV,
  ICLASS_BBE_SLLINX16,
  ICLASS_BBE_SLSINX16,
  ICLASS_BBE_SRAINX16,
  ICLASS_BBE_SRLINX16,
  ICLASS_BBE_SLLNX16,
  ICLASS_BBE_SRLNX16,
  ICLASS_BBE_SLANX16,
  ICLASS_BBE_SRANX16,
  ICLASS_BBE_SLSNX16,
  ICLASS_BBE_SRSNX16,
  ICLASS_BBE_XORNX16,
  ICLASS_BBE_ANDNX16,
  ICLASS_BBE_ORNX16,
  ICLASS_BBE_NOTNX16,
  ICLASS_BBE_ADDNX16,
  ICLASS_BBE_SUBNX16,
  ICLASS_BBE_NEGNX16,
  ICLASS_BBE_MINNX16,
  ICLASS_BBE_MINUNX16,
  ICLASS_BBE_MAXNX16,
  ICLASS_BBE_MAXUNX16,
  ICLASS_BBE_MULSGNNX16,
  ICLASS_BBE_NSANX16,
  ICLASS_BBE_NSAUNX16,
  ICLASS_BBE_LTNX16,
  ICLASS_BBE_LENX16,
  ICLASS_BBE_EQNX16,
  ICLASS_BBE_NEQNX16,
  ICLASS_BBE_LTUNX16,
  ICLASS_BBE_LEUNX16,
  ICLASS_BBE_RADDNX16,
  ICLASS_BBE_RMAXNX16,
  ICLASS_BBE_RMINNX16,
  ICLASS_BBE_RMAXUNX16,
  ICLASS_BBE_RMINUNX16,
  ICLASS_BBE_RBMINNX16,
  ICLASS_BBE_RBMAXNX16,
  ICLASS_BBE_BMAXNX16,
  ICLASS_BBE_BMINNX16,
  ICLASS_BBE_NANDNX16,
  ICLASS_BBE_MOVNX16T,
  ICLASS_BBE_MULNX16PACKS,
  ICLASS_BBE_MULUUSNX16,
  ICLASS_BBE_ADDSNX16,
  ICLASS_BBE_SUBSNX16,
  ICLASS_BBE_NEGSNX16,
  ICLASS_BBE_LVNX16T_I,
  ICLASS_BBE_LVNX16T_IP,
  ICLASS_BBE_LVNX16T_X,
  ICLASS_BBE_LVNX16T_XP,
  ICLASS_BBE_SVNX16T_I,
  ICLASS_BBE_SVNX16T_IP,
  ICLASS_BBE_SVNX16T_X,
  ICLASS_BBE_SVNX16T_XP,
  ICLASS_BBE_RADDNX16T,
  ICLASS_BBE_RADDNX16F,
  ICLASS_BBE_RMAXNX16T,
  ICLASS_BBE_RMAXNX16F,
  ICLASS_BBE_RMINNX16T,
  ICLASS_BBE_RMINNX16F,
  ICLASS_BBE_RMAXUNX16T,
  ICLASS_BBE_RMAXUNX16F,
  ICLASS_BBE_RMINUNX16T,
  ICLASS_BBE_RMINUNX16F,
  ICLASS_BBE_ADDNX16T,
  ICLASS_BBE_ADDNX16F,
  ICLASS_BBE_SUBNX16T,
  ICLASS_BBE_SUBNX16F,
  ICLASS_BBE_NEGNX16T,
  ICLASS_BBE_NEGNX16F,
  ICLASS_BBE_MAXNX16T,
  ICLASS_BBE_MAXNX16F,
  ICLASS_BBE_MINNX16T,
  ICLASS_BBE_MINNX16F,
  ICLASS_BBE_MAXUNX16T,
  ICLASS_BBE_MAXUNX16F,
  ICLASS_BBE_MINUNX16T,
  ICLASS_BBE_MINUNX16F,
  ICLASS_BBE_ADDSNX16T,
  ICLASS_BBE_ADDSNX16F,
  ICLASS_BBE_SUBSNX16T,
  ICLASS_BBE_SUBSNX16F,
  ICLASS_BBE_NEGSNX16T,
  ICLASS_BBE_NEGSNX16F,
  ICLASS_BBE_LVNX16T_IC,
  ICLASS_BBE_SVNX16T_IC,
  ICLASS_BBE_LVNX16_IC,
  ICLASS_BBE_SVNX16_IC,
  ICLASS_BBE_LALIGN_I,
  ICLASS_BBE_LALIGN_IP,
  ICLASS_BBE_SALIGN_I,
  ICLASS_BBE_SALIGN_IP,
  ICLASS_BBE_LA_PP,
  ICLASS_BBE_SAPOS_FP,
  ICLASS_BBE_MALIGN,
  ICLASS_BBE_ZALIGN,
  ICLASS_BBE_LANX16_IP,
  ICLASS_BBE_SANX16_IP,
  ICLASS_BBE_LAVNX16_XP,
  ICLASS_BBE_SAVNX16_XP,
  ICLASS_BBE_LAPOS_PC,
  ICLASS_BBE_LANX16_IC,
  ICLASS_BBE_SANX16_IC,
  ICLASS_BBE_SELNX16,
  ICLASS_BBE_SHFLNX16,
  ICLASS_BBE_MULNX16,
  ICLASS_BBE_MULANX16,
  ICLASS_BBE_SLLINX40,
  ICLASS_BBE_SLSINX40,
  ICLASS_BBE_SRLINX40,
  ICLASS_BBE_SRAINX40,
  ICLASS_BBE_XORNX40,
  ICLASS_BBE_ANDNX40,
  ICLASS_BBE_ORNX40,
  ICLASS_BBE_NOTNX40,
  ICLASS_BBE_ADDNX40,
  ICLASS_BBE_SUBNX40,
  ICLASS_BBE_NEGNX40,
  ICLASS_BBE_MULSGNNX40,
  ICLASS_BBE_NSANX40,
  ICLASS_BBE_NSAUNX40,
  ICLASS_BBE_SATSNX40,
  ICLASS_BBE_LTNX40,
  ICLASS_BBE_LENX40,
  ICLASS_BBE_EQNX40,
  ICLASS_BBE_NEQNX40,
  ICLASS_BBE_PACKSNX40,
  ICLASS_BBE_PACKLNX40,
  ICLASS_BBE_MOVWW,
  ICLASS_BBE_UNPKSNX16,
  ICLASS_BBE_UNPKUNX16,
  ICLASS_BBE_UNPKQNX16,
  ICLASS_BBE_MOVNX40T,
  ICLASS_BBE_SATUNX40,
  ICLASS_BBE_SLLNX40,
  ICLASS_BBE_SRLNX40,
  ICLASS_BBE_SLANX40,
  ICLASS_BBE_SRANX40,
  ICLASS_BBE_SLSNX40,
  ICLASS_BBE_SRSNX40,
  ICLASS_BBE_ADDWNX16,
  ICLASS_BBE_ADDWANX16,
  ICLASS_BBE_ADDWUNX16,
  ICLASS_BBE_ADDWUANX16,
  ICLASS_BBE_RMAXNX40_STEP0,
  ICLASS_BBE_RMAXNX40_STEP1,
  ICLASS_BBE_RMINNX40_STEP0,
  ICLASS_BBE_RMINNX40_STEP1,
  ICLASS_BBE_MULSNX16,
  ICLASS_BBE_PACKVNX40,
  ICLASS_BBE_MULRNX16,
  ICLASS_BBE_RNDSADJNX40,
  ICLASS_BBE_RNDADJNX40,
  ICLASS_BBE_MULUUNX16,
  ICLASS_BBE_MULUUANX16,
  ICLASS_BBE_MULUSNX16,
  ICLASS_BBE_MULUSANX16,
  ICLASS_BBE_MULUSANX16T,
  ICLASS_BBE_MULUSRNX16,
  ICLASS_BBE_MULUURNX16,
  ICLASS_BBE_MULANX16T,
  ICLASS_BBE_MULUUANX16T,
  ICLASS_BBE_NSANX40C,
  ICLASS_BBE_CONJNX40C,
  ICLASS_BBE_EQNX40C,
  ICLASS_BBE_NEQNX40C,
  ICLASS_BBE_RADDNX40C,
  ICLASS_BBE_MULNX16C,
  ICLASS_BBE_MULANX16C,
  ICLASS_BBE_MULNX16J,
  ICLASS_BBE_MULANX16J,
  ICLASS_BBE_MULSNX16C,
  ICLASS_BBE_MULSNX16J,
  ICLASS_BBE_MAGINX16C,
  ICLASS_BBE_MAGIANX16C,
  ICLASS_BBE_DIPACKSUNX40,
  ICLASS_BBE_DIPACKQUNX40,
  ICLASS_BBE_DIPACKLNX40,
  ICLASS_BBE_DIPACKPUNX40,
  ICLASS_BBE_MULRNX16C,
  ICLASS_BBE_MULRNX16J,
  ICLASS_BBE_MAGIRNX16C,
  ICLASS_BBE_MOVWA32C,
  ICLASS_BBE_MULANX16CT,
  ICLASS_BBE_MULANX16JT,
  ICLASS_BBE_SELNX16I,
  ICLASS_BBE_SHFLNX16I,
  ICLASS_BBE_NSANX16C,
  ICLASS_BBE_CONJNX16C,
  ICLASS_BBE_EQNX16C,
  ICLASS_BBE_NEQNX16C,
  ICLASS_BBE_RADDNX16C,
  ICLASS_BBE_LPNX16_I,
  ICLASS_BBE_LPNX16_IP,
  ICLASS_BBE_LPNX16_X,
  ICLASS_BBE_LPNX16_XP,
  ICLASS_BBE_SPNX16_I,
  ICLASS_BBE_SPNX16_IP,
  ICLASS_BBE_SPNX16_X,
  ICLASS_BBE_SPNX16_XP,
  ICLASS_BBE_MOVAV16C,
  ICLASS_BBE_MOVAV16C_S2,
  ICLASS_BBE_MOVVA16C,
  ICLASS_BBE_MULNX16CPACKL,
  ICLASS_BBE_MULNX16CPACKQ,
  ICLASS_BBE_MULNX16JPACKL,
  ICLASS_BBE_MULNX16JPACKQ,
  ICLASS_BBE_MULNX16CPACKS,
  ICLASS_BBE_MULNX16JPACKS,
  ICLASS_BBE_CONJSNX16C,
  ICLASS_BBE_SELPCNX16I,
  ICLASS_BBE_EXTRANX16C,
  ICLASS_BBE_MAGINX16CPACKL,
  ICLASS_BBE_MAGINX16CPACKSU,
  ICLASS_BBE_MAGINX16CPACKQU,
  ICLASS_BBE_MOVIDXINX16T,
  ICLASS_BBE_RADDSNX16C,
  ICLASS_BBE_RADDNX16CT,
  ICLASS_BBE_RADDNX16CF,
  ICLASS_BBE_CONJNX16CT,
  ICLASS_BBE_CONJNX16CF,
  ICLASS_BBE_CONJSNX16CT,
  ICLASS_BBE_CONJSNX16CF,
  ICLASS_BBE_RADDSNX16CT,
  ICLASS_BBE_RADDSNX16CF,
  ICLASS_BBE_MOVPINT16,
  ICLASS_BBE_MOVPA16,
  ICLASS_BBE_MULNX16PACKP,
  ICLASS_BBE_MULNX16CPACKP,
  ICLASS_BBE_MULNX16JPACKP,
  ICLASS_BBE_MAGINX16CPACKPU,
  ICLASS_BBE_ADDMOD16U,
  ICLASS_BBE_SQZN,
  ICLASS_BBE_UNSQZN,
  ICLASS_BBE_MULNX16PR,
  ICLASS_BBE_MULANX16PR,
  ICLASS_BBE_MULRNX16PR,
  ICLASS_BBE_MOVIDXNX16T,
  ICLASS_BBE_MOVIDXNX16F,
  ICLASS_BBE_SELUNX16,
  ICLASS_BBE_SHFLUNX16,
  ICLASS_BBE_SELPRNX16I,
  ICLASS_BBE_EXTRBN,
  ICLASS_BBE_EXTRANX16,
  ICLASS_BBE_L32X,
  ICLASS_BBE_L32XP,
  ICLASS_BBE_L32IP,
  ICLASS_BBE_L32I_N_S1,
  ICLASS_BBE_L16SI_S1,
  ICLASS_BBE_POLYNX16_OFF,
  ICLASS_BBE_ADDSR1RNX16,
  ICLASS_BBE_SUBSR1RNX16,
  ICLASS_BBE_DESCRNX8C,
  ICLASS_BBE_DESCRNX16C,
  ICLASS_BBE_DESCRNX16,
  ICLASS_BBE_DSELNX16I,
  ICLASS_BBE_DSELNX16I_H,
  ICLASS_BBE_BMAXABSNX16,
  ICLASS_BBE_MOVPINT40,
  ICLASS_BBE_MOVPA32,
  ICLASS_BBE_UNPKPNX16,
  ICLASS_BBE_PACKPNX40,
  ICLASS_BBE_MOVVINT16,
  ICLASS_BBE_MOVQINT16,
  ICLASS_BBE_MOVQA16,
  ICLASS_BBE_MOVVINX16,
  ICLASS_BBE_SEQNX16,
  ICLASS_BBE_MULNX16PACKL,
  ICLASS_BBE_MULNX16PACKQ,
  ICLASS_BBE_MOVAV16,
  ICLASS_BBE_MOVAV16_S2,
  ICLASS_BBE_MOVAVU16,
  ICLASS_BBE_MOVAVU16_S2,
  ICLASS_BBE_EXTRNX16,
  ICLASS_BBE_MOVWINT40,
  ICLASS_BBE_MOVQINT40,
  ICLASS_BBE_MOVWINX40,
  ICLASS_BBE_RADDSNX16,
  ICLASS_BBE_RADDSNX16T,
  ICLASS_BBE_RADDSNX16F,
  ICLASS_BBE_PACKQNX40,
  ICLASS_BBE_NANDNX40,
  ICLASS_BBE_SHFLNX40I,
  ICLASS_BBE_SELNX40I,
  ICLASS_BBE_MOVWA32,
  ICLASS_BBE_MOVWA40,
  ICLASS_BBE_MOVWAU32,
  ICLASS_BBE_MOVAW32,
  ICLASS_BBE_MOVAWU32,
  ICLASS_BBE_MOVAW40H,
  ICLASS_BBE_MOVQA32,
  ICLASS_BBE_SEQNX40,
  ICLASS_BBE_RADDNX40,
  ICLASS_BBE_MOVVWL,
  ICLASS_BBE_MOVSVWL,
  ICLASS_BBE_MOVWVL,
  ICLASS_BBE_MOVWV,
  ICLASS_BBE_MOVSWVL,
  ICLASS_BBE_MOVSWV,
  ICLASS_BBE_MOVVWLL,
  ICLASS_BBE_MOVWVLL,
  ICLASS_BBE_MOVW2VL,
  ICLASS_BBE_MOVVWH,
  ICLASS_BBE_MOVSVWH,
  ICLASS_BBE_MOVVWLH,
  ICLASS_BBE_MOVVWHL,
  ICLASS_BBE_MOVVWHH,
  ICLASS_BBE_LV4X16_I,
  ICLASS_BBE_SV4X16_I,
  ICLASS_BBE_MOVW2VH,
  ICLASS_BBE_LVNX16F_I,
  ICLASS_BBE_LVNX16F_IP,
  ICLASS_BBE_LVNX16F_X,
  ICLASS_BBE_LVNX16F_XP,
  ICLASS_BBE_SVNX16F_I,
  ICLASS_BBE_SVNX16F_IP,
  ICLASS_BBE_SVNX16F_X,
  ICLASS_BBE_SVNX16F_XP,
  ICLASS_BBE_LVNX16F_IC,
  ICLASS_BBE_SVNX16F_IC,
  ICLASS_BBE_ABSNX16,
  ICLASS_BBE_ABSSNX16,
  ICLASS_BBE_ABSNX40,
  ICLASS_LSI,
  ICLASS_LSIP,
  ICLASS_LSX,
  ICLASS_LSXP,
  ICLASS_SSI,
  ICLASS_SSIP,
  ICLASS_SSX,
  ICLASS_SSXP,
  ICLASS_ABS_S,
  ICLASS_NEG_S,
  ICLASS_MOV_S,
  ICLASS_MOVEQZ_S,
  ICLASS_MOVNEZ_S,
  ICLASS_MOVLTZ_S,
  ICLASS_MOVGEZ_S,
  ICLASS_MOVF_S,
  ICLASS_MOVT_S,
  ICLASS_WFR,
  ICLASS_RFR,
  ICLASS_ROUND_S,
  ICLASS_CEIL_S,
  ICLASS_FLOOR_S,
  ICLASS_TRUNC_S,
  ICLASS_UTRUNC_S,
  ICLASS_FLOAT_S,
  ICLASS_UFLOAT_S,
  ICLASS_UN_S,
  ICLASS_ULT_S,
  ICLASS_ULE_S,
  ICLASS_UEQ_S,
  ICLASS_OLT_S,
  ICLASS_OLE_S,
  ICLASS_OEQ_S,
  ICLASS_ADD_S,
  ICLASS_SUB_S,
  ICLASS_MUL_S,
  ICLASS_MADD_S,
  ICLASS_MSUB_S,
  ICLASS_SQRT0_S,
  ICLASS_DIV0_S,
  ICLASS_RECIP0_S,
  ICLASS_RSQRT0_S,
  ICLASS_MADDN_S,
  ICLASS_DIVN_S,
  ICLASS_CONST_S,
  ICLASS_NEXP01_S,
  ICLASS_ADDEXP_S,
  ICLASS_ADDEXPM_S,
  ICLASS_MKDADJ_S,
  ICLASS_MKSADJ_S,
  ICLASS_BBX_LVNX24_I,
  ICLASS_BBX_LVNX24_IP,
  ICLASS_BBX_SVNX24U_I,
  ICLASS_BBX_SVNX24U_IP,
  ICLASS_BBX_SVNX24_I,
  ICLASS_BBX_SVNX24_IP,
  ICLASS_BBX_SLV128_I,
  ICLASS_BBX_LVNX24_X,
  ICLASS_BBX_LVNX24_XP,
  ICLASS_BBX_SVNX24U_X,
  ICLASS_BBX_SVNX24U_XP,
  ICLASS_BBX_SVNX24_X,
  ICLASS_BBX_SVNX24_XP,
  ICLASS_BBX_ADDNX24,
  ICLASS_BBX_ADDNX24T,
  ICLASS_BBX_ADDSNX24,
  ICLASS_BBX_ADDSNX24T,
  ICLASS_BBX_SUBNX24,
  ICLASS_BBX_SUBNX24T,
  ICLASS_BBX_SUBSNX24,
  ICLASS_BBX_SUBSNX24T,
  ICLASS_BBX_ABSNX24,
  ICLASS_BBX_ABSNX24T,
  ICLASS_BBX_NEGNX24,
  ICLASS_BBX_NEGNX24T,
  ICLASS_BBX_CONJNX24,
  ICLASS_BBX_CONJNX24T,
  ICLASS_BBX_RADDNX24,
  ICLASS_BBX_RADDNX24T,
  ICLASS_BBX_RADDSNX24,
  ICLASS_BBX_RADDSNX24T,
  ICLASS_BBX_RAVGNX24,
  ICLASS_BBX_NSANX24,
  ICLASS_BBX_NSANX24C,
  ICLASS_BBX_NSAUNX24,
  ICLASS_BBX_MAXNX24,
  ICLASS_BBX_MAXNX24T,
  ICLASS_BBX_MAXUNX24,
  ICLASS_BBX_MAXUNX24T,
  ICLASS_BBX_MINNX24,
  ICLASS_BBX_MINNX24T,
  ICLASS_BBX_MINUNX24,
  ICLASS_BBX_MINUNX24T,
  ICLASS_BBX_MIXNX24C,
  ICLASS_BBX_RMAXNX24,
  ICLASS_BBX_RMAXNX24T,
  ICLASS_BBX_RMAXUNX24,
  ICLASS_BBX_RMAXUNX24T,
  ICLASS_BBX_RMINNX24,
  ICLASS_BBX_RMINNX24T,
  ICLASS_BBX_RMINUNX24,
  ICLASS_BBX_RMINUNX24T,
  ICLASS_BBX_POPCNX24,
  ICLASS_BBX_MOVL2L,
  ICLASS_BBX_MOVL2LT,
  ICLASS_BBX_MOVN2L,
  ICLASS_BBX_MOVN2LT,
  ICLASS_BBX_MOVUN2L,
  ICLASS_BBX_MOVUN2LT,
  ICLASS_BBX_MOVSL2N,
  ICLASS_BBX_MOVSL2NT,
  ICLASS_BBX_MOVHL2N,
  ICLASS_BBX_MOVHL2NT,
  ICLASS_BBX_MOVLL2N,
  ICLASS_BBX_MOVLL2NT,
  ICLASS_BBX_MOVL2W,
  ICLASS_BBX_MOVL2WT,
  ICLASS_BBX_MOVUL2W,
  ICLASS_BBX_MOVUL2WT,
  ICLASS_BBX_MOVSW2L,
  ICLASS_BBX_MOVSW2LT,
  ICLASS_BBX_MOVHW2L,
  ICLASS_BBX_MOVHW2LT,
  ICLASS_BBX_MOVLW2L,
  ICLASS_BBX_MOVLW2LT,
  ICLASS_BBX_MOVI2L,
  ICLASS_BBX_MOVI2LT,
  ICLASS_BBX_MOVA2L,
  ICLASS_BBX_MOVA2LT,
  ICLASS_BBX_MVBL2W,
  ICLASS_BBX_MVBW2L,
  ICLASS_BBX_MOVL2A,
  ICLASS_BBX_SLLSINX24,
  ICLASS_BBX_SLLSINX24T,
  ICLASS_BBX_SRASINX24,
  ICLASS_BBX_SRASINX24T,
  ICLASS_BBX_SLLSNX24,
  ICLASS_BBX_SRASNX24,
  ICLASS_BBX_SRASNX24C,
  ICLASS_BBX_SRRINX24,
  ICLASS_BBX_SRRINX24T,
  ICLASS_BBX_SRRNX24,
  ICLASS_BBX_SLASINX24,
  ICLASS_BBX_SLASINX24T,
  ICLASS_BBX_SLASNX24,
  ICLASS_BBX_SLASNX24C,
  ICLASS_BBX_SRLSINX24,
  ICLASS_BBX_SRLSINX24T,
  ICLASS_BBX_SRLSNX24,
  ICLASS_BBX_POPMQ,
  ICLASS_BBX_POPMQNB,
  ICLASS_BBX_LDS0,
  ICLASS_BBX_STS0,
  ICLASS_BBX_LDCQ128,
  ICLASS_BBX_LDCQ128NB,
  ICLASS_BBX_STRQ32,
  ICLASS_BBX_LCRLU,
  ICLASS_BBX_SCRLU,
  ICLASS_BBX_ANDNX24,
  ICLASS_BBX_ORNX24,
  ICLASS_BBX_XORNX24,
  ICLASS_BBX_NOTNX24,
  ICLASS_BBX_SELNX24,
  ICLASS_BBX_SELNX24C,
  ICLASS_BBX_REPNX24,
  ICLASS_BBX_REPNX24T,
  ICLASS_BBX_REPNX24C,
  ICLASS_BBX_REPNX24CT,
  ICLASS_BBX_SWPNX24C,
  ICLASS_BBX_INTLNX24C,
  ICLASS_BBX_INTHNX24C,
  ICLASS_BBX_SHFNX24,
  ICLASS_BBX_SHFNX24C,
  ICLASS_BBX_LTNX24,
  ICLASS_BBX_LTNX24T,
  ICLASS_BBX_LTNX24C,
  ICLASS_BBX_LTNX24CT,
  ICLASS_BBX_LTUNX24,
  ICLASS_BBX_LTUNX24T,
  ICLASS_BBX_LTENX24,
  ICLASS_BBX_LTENX24T,
  ICLASS_BBX_LTENX24C,
  ICLASS_BBX_LTENX24CT,
  ICLASS_BBX_LTEUNX24,
  ICLASS_BBX_LTEUNX24T,
  ICLASS_BBX_EQNX24,
  ICLASS_BBX_EQNX24T,
  ICLASS_BBX_EQNX24C,
  ICLASS_BBX_EQNX24CT,
  ICLASS_BBX_NEQNX24,
  ICLASS_BBX_NEQNX24T,
  ICLASS_BBX_LLU0NX24_I,
  ICLASS_BBX_LLU0NX24_IP,
  ICLASS_BBX_LLU1NX24_I,
  ICLASS_BBX_LLU1NX24_IP,
  ICLASS_BBX_LLU0NX16_I,
  ICLASS_BBX_LLU0NX16_IP,
  ICLASS_BBX_LLU1NX16_I,
  ICLASS_BBX_LLU1NX16_IP,
  ICLASS_BBX_SLU0NX24_I,
  ICLASS_BBX_SLU0NX24_IP,
  ICLASS_BBX_SLU0NX16_I,
  ICLASS_BBX_SLU0NX16_IP,
  ICLASS_BBX_LOB0NX24_I,
  ICLASS_BBX_LOB0NX24_IP,
  ICLASS_BBX_LOB1NX24_I,
  ICLASS_BBX_LOB1NX24_IP,
  ICLASS_BBX_LTB0NX24_I,
  ICLASS_BBX_LTB0NX24_IP,
  ICLASS_BBX_LTB1NX24_I,
  ICLASS_BBX_LTB1NX24_IP,
  ICLASS_BBX_LOB0NX16_I,
  ICLASS_BBX_LOB0NX16_IP,
  ICLASS_BBX_LOB1NX16_I,
  ICLASS_BBX_LOB1NX16_IP,
  ICLASS_BBX_LTB0NX16_I,
  ICLASS_BBX_LTB0NX16_IP,
  ICLASS_BBX_LTB1NX16_I,
  ICLASS_BBX_LTB1NX16_IP,
  ICLASS_BBX_SOB0NX24_I,
  ICLASS_BBX_SOB0NX24_IP,
  ICLASS_BBX_STB0NX24_I,
  ICLASS_BBX_STB0NX24_IP,
  ICLASS_BBX_SOB0NX16_I,
  ICLASS_BBX_SOB0NX16_IP,
  ICLASS_BBX_STB0NX16_I,
  ICLASS_BBX_STB0NX16_IP,
  ICLASS_BBX_GETOPBR0,
  ICLASS_BBX_GETOPBR1,
  ICLASS_BBX_GETOPBW0,
  ICLASS_BBX_GETTBR0,
  ICLASS_BBX_GETTBR1,
  ICLASS_BBX_GETTBW0,
  ICLASS_BBX_INITOPBR,
  ICLASS_BBX_INITTBR
};


/*  Opcode encodings.  */

static void
Opcode_excw_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2080;
}

static void
Opcode_rfe_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3000;
}

static void
Opcode_rfde_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3200;
}

static void
Opcode_syscall_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5000;
}

static void
Opcode_call12_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x35;
}

static void
Opcode_call8_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x25;
}

static void
Opcode_call4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x15;
}

static void
Opcode_callx12_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf0;
}

static void
Opcode_callx8_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0;
}

static void
Opcode_callx4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd0;
}

static void
Opcode_entry_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36;
}

static void
Opcode_movsp_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1000;
}

static void
Opcode_rotw_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x408000;
}

static void
Opcode_retw_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90;
}

static void
Opcode_retw_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf01d;
}

static void
Opcode_rfwo_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3400;
}

static void
Opcode_rfwu_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3500;
}

static void
Opcode_l32e_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90000;
}

static void
Opcode_s32e_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x490000;
}

static void
Opcode_rsr_windowbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x34800;
}

static void
Opcode_wsr_windowbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x134800;
}

static void
Opcode_xsr_windowbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x614800;
}

static void
Opcode_rsr_windowstart_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x34900;
}

static void
Opcode_wsr_windowstart_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x134900;
}

static void
Opcode_xsr_windowstart_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x614900;
}

static void
Opcode_rfme_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3020;
}

static void
Opcode_rsr_mesr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36d00;
}

static void
Opcode_wsr_mesr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x136d00;
}

static void
Opcode_xsr_mesr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x616d00;
}

static void
Opcode_rsr_mecr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36e00;
}

static void
Opcode_wsr_mecr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x136e00;
}

static void
Opcode_xsr_mecr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x616e00;
}

static void
Opcode_rsr_mepc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36a00;
}

static void
Opcode_wsr_mepc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x136a00;
}

static void
Opcode_xsr_mepc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x616a00;
}

static void
Opcode_rsr_meps_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36b00;
}

static void
Opcode_wsr_meps_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x136b00;
}

static void
Opcode_xsr_meps_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x616b00;
}

static void
Opcode_rsr_mesave_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36c00;
}

static void
Opcode_wsr_mesave_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x136c00;
}

static void
Opcode_xsr_mesave_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x616c00;
}

static void
Opcode_rsr_mevaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36f00;
}

static void
Opcode_wsr_mevaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x136f00;
}

static void
Opcode_xsr_mevaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x616f00;
}

static void
Opcode_add_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa;
}

static void
Opcode_addi_n_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb000;
}

static void
Opcode_addi_n_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280400;
}

static void
Opcode_addi_n_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x98000;
}

static void
Opcode_addi_n_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x49080;
}

static void
Opcode_addi_n_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1b000;
}

static void
Opcode_addi_n_Slot_f1_s1_base_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_addi_n_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200100;
}

static void
Opcode_addi_n_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180100;
}

static void
Opcode_addi_n_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9000;
}

static void
Opcode_addi_n_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4000;
}

static void
Opcode_addi_n_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80006;
}

static void
Opcode_addi_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb;
}

static void
Opcode_beqz_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8c;
}

static void
Opcode_bnez_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xcc;
}

static void
Opcode_ill_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf06d;
}

static void
Opcode_l32i_n_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x77000;
}

static void
Opcode_l32i_n_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x290000;
}

static void
Opcode_l32i_n_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x31000;
}

static void
Opcode_l32i_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8;
}

static void
Opcode_mov_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd;
}

static void
Opcode_movi_n_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x24000;
}

static void
Opcode_movi_n_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x290400;
}

static void
Opcode_movi_n_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa4000;
}

static void
Opcode_movi_n_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x66080;
}

static void
Opcode_movi_n_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x34000;
}

static void
Opcode_movi_n_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x210100;
}

static void
Opcode_movi_n_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x190100;
}

static void
Opcode_movi_n_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e000;
}

static void
Opcode_movi_n_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000a;
}

static void
Opcode_movi_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc;
}

static void
Opcode_nop_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf03d;
}

static void
Opcode_ret_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf00d;
}

static void
Opcode_s32i_n_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x78000;
}

static void
Opcode_s32i_n_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x29f000;
}

static void
Opcode_s32i_n_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x32000;
}

static void
Opcode_s32i_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9;
}

static void
Opcode_addi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc002;
}

static void
Opcode_addmi_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100e0000;
}

static void
Opcode_addmi_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101e0000;
}

static void
Opcode_addmi_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10260000;
}

static void
Opcode_addmi_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0000;
}

static void
Opcode_addmi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd002;
}

static void
Opcode_add_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102cb000;
}

static void
Opcode_add_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa000;
}

static void
Opcode_add_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1045a000;
}

static void
Opcode_add_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8c000;
}

static void
Opcode_add_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x68000;
}

static void
Opcode_add_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10304000;
}

static void
Opcode_add_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x48080;
}

static void
Opcode_add_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28b000;
}

static void
Opcode_add_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a000;
}

static void
Opcode_add_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12a000;
}

static void
Opcode_add_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5f000;
}

static void
Opcode_add_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x24f000;
}

static void
Opcode_add_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000;
}

static void
Opcode_add_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38000;
}

static void
Opcode_add_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28000;
}

static void
Opcode_add_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x800000;
}

static void
Opcode_addx2_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102cc000;
}

static void
Opcode_addx2_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc000;
}

static void
Opcode_addx2_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1045b000;
}

static void
Opcode_addx2_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8d000;
}

static void
Opcode_addx2_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10305000;
}

static void
Opcode_addx2_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4c080;
}

static void
Opcode_addx2_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28c000;
}

static void
Opcode_addx2_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c000;
}

static void
Opcode_addx2_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12b000;
}

static void
Opcode_addx2_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x250000;
}

static void
Opcode_addx2_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa000;
}

static void
Opcode_addx2_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x39000;
}

static void
Opcode_addx2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x900000;
}

static void
Opcode_addx4_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102cd000;
}

static void
Opcode_addx4_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd000;
}

static void
Opcode_addx4_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1045c000;
}

static void
Opcode_addx4_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8e000;
}

static void
Opcode_addx4_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10306000;
}

static void
Opcode_addx4_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4d080;
}

static void
Opcode_addx4_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28d000;
}

static void
Opcode_addx4_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1d000;
}

static void
Opcode_addx4_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12c000;
}

static void
Opcode_addx4_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x251000;
}

static void
Opcode_addx4_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb000;
}

static void
Opcode_addx4_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3a000;
}

static void
Opcode_addx4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa00000;
}

static void
Opcode_addx8_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102ce000;
}

static void
Opcode_addx8_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe000;
}

static void
Opcode_addx8_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1045d000;
}

static void
Opcode_addx8_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8f000;
}

static void
Opcode_addx8_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10307000;
}

static void
Opcode_addx8_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50080;
}

static void
Opcode_addx8_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28e000;
}

static void
Opcode_addx8_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e000;
}

static void
Opcode_addx8_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12d000;
}

static void
Opcode_addx8_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x252000;
}

static void
Opcode_addx8_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc000;
}

static void
Opcode_addx8_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3b000;
}

static void
Opcode_addx8_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb00000;
}

static void
Opcode_sub_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102df000;
}

static void
Opcode_sub_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14000;
}

static void
Opcode_sub_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10405000;
}

static void
Opcode_sub_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x96000;
}

static void
Opcode_sub_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x79000;
}

static void
Opcode_sub_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1031a000;
}

static void
Opcode_sub_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x59080;
}

static void
Opcode_sub_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a1000;
}

static void
Opcode_sub_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x24000;
}

static void
Opcode_sub_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13e000;
}

static void
Opcode_sub_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9f000;
}

static void
Opcode_sub_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6f000;
}

static void
Opcode_sub_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x263000;
}

static void
Opcode_sub_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12000;
}

static void
Opcode_sub_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4c000;
}

static void
Opcode_sub_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x33000;
}

static void
Opcode_sub_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc00000;
}

static void
Opcode_subx2_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102e0000;
}

static void
Opcode_subx2_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10407000;
}

static void
Opcode_subx2_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1031b000;
}

static void
Opcode_subx2_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a2000;
}

static void
Opcode_subx2_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13f000;
}

static void
Opcode_subx2_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0000;
}

static void
Opcode_subx2_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x70000;
}

static void
Opcode_subx2_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x264000;
}

static void
Opcode_subx2_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4d000;
}

static void
Opcode_subx2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd00000;
}

static void
Opcode_subx4_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102e1000;
}

static void
Opcode_subx4_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10409000;
}

static void
Opcode_subx4_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1031c000;
}

static void
Opcode_subx4_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a3000;
}

static void
Opcode_subx4_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x140000;
}

static void
Opcode_subx4_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa1000;
}

static void
Opcode_subx4_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x71000;
}

static void
Opcode_subx4_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x265000;
}

static void
Opcode_subx4_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4e000;
}

static void
Opcode_subx4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe00000;
}

static void
Opcode_subx8_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102e2000;
}

static void
Opcode_subx8_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1040b000;
}

static void
Opcode_subx8_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1031d000;
}

static void
Opcode_subx8_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a4000;
}

static void
Opcode_subx8_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x141000;
}

static void
Opcode_subx8_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa2000;
}

static void
Opcode_subx8_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x72000;
}

static void
Opcode_subx8_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x266000;
}

static void
Opcode_subx8_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4f000;
}

static void
Opcode_subx8_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf00000;
}

static void
Opcode_and_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102cf000;
}

static void
Opcode_and_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf000;
}

static void
Opcode_and_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1045e000;
}

static void
Opcode_and_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90000;
}

static void
Opcode_and_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10308000;
}

static void
Opcode_and_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x51080;
}

static void
Opcode_and_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28f000;
}

static void
Opcode_and_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1f000;
}

static void
Opcode_and_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12e000;
}

static void
Opcode_and_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x253000;
}

static void
Opcode_and_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd000;
}

static void
Opcode_and_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c000;
}

static void
Opcode_and_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100000;
}

static void
Opcode_or_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102dd000;
}

static void
Opcode_or_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13000;
}

static void
Opcode_or_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1047e000;
}

static void
Opcode_or_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x95000;
}

static void
Opcode_or_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10318000;
}

static void
Opcode_or_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58080;
}

static void
Opcode_or_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x29e000;
}

static void
Opcode_or_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x23000;
}

static void
Opcode_or_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13c000;
}

static void
Opcode_or_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9d000;
}

static void
Opcode_or_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6d000;
}

static void
Opcode_or_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x261000;
}

static void
Opcode_or_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11000;
}

static void
Opcode_or_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4a000;
}

static void
Opcode_or_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200000;
}

static void
Opcode_xor_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102e3000;
}

static void
Opcode_xor_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x15000;
}

static void
Opcode_xor_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1040d000;
}

static void
Opcode_xor_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x97000;
}

static void
Opcode_xor_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1031e000;
}

static void
Opcode_xor_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c080;
}

static void
Opcode_xor_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a5000;
}

static void
Opcode_xor_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x25000;
}

static void
Opcode_xor_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142000;
}

static void
Opcode_xor_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa3000;
}

static void
Opcode_xor_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x73000;
}

static void
Opcode_xor_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x267000;
}

static void
Opcode_xor_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13000;
}

static void
Opcode_xor_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50000;
}

static void
Opcode_xor_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300000;
}

static void
Opcode_beqi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26;
}

static void
Opcode_bgei_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe6;
}

static void
Opcode_blti_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa6;
}

static void
Opcode_bnei_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x66;
}

static void
Opcode_bbci_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6007;
}

static void
Opcode_bbsi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe007;
}

static void
Opcode_bgeui_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf6;
}

static void
Opcode_bltui_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb6;
}

static void
Opcode_ball_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4007;
}

static void
Opcode_bany_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8007;
}

static void
Opcode_bbc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5007;
}

static void
Opcode_bbs_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd007;
}

static void
Opcode_beq_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1007;
}

static void
Opcode_bge_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa007;
}

static void
Opcode_bgeu_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb007;
}

static void
Opcode_blt_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2007;
}

static void
Opcode_bltu_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3007;
}

static void
Opcode_bnall_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc007;
}

static void
Opcode_bne_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9007;
}

static void
Opcode_bnone_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7;
}

static void
Opcode_beqz_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16;
}

static void
Opcode_bgez_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd6;
}

static void
Opcode_bltz_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x96;
}

static void
Opcode_bnez_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x56;
}

static void
Opcode_call0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5;
}

static void
Opcode_callx0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc0;
}

static void
Opcode_const16_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4;
}

static void
Opcode_extui_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100c0000;
}

static void
Opcode_extui_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101c0000;
}

static void
Opcode_extui_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10240000;
}

static void
Opcode_extui_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc0000;
}

static void
Opcode_extui_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40000;
}

static void
Opcode_ill_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_j_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000000;
}

static void
Opcode_j_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10100000;
}

static void
Opcode_j_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10200000;
}

static void
Opcode_j_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_j_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6;
}

static void
Opcode_jx_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0;
}

static void
Opcode_l16ui_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10100000;
}

static void
Opcode_l16ui_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10280000;
}

static void
Opcode_l16ui_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000;
}

static void
Opcode_l16ui_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10280000;
}

static void
Opcode_l16ui_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100000;
}

static void
Opcode_l16ui_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50000;
}

static void
Opcode_l16ui_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90000;
}

static void
Opcode_l16ui_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1002;
}

static void
Opcode_l16si_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100f0000;
}

static void
Opcode_l16si_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101f0000;
}

static void
Opcode_l16si_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_l16si_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10270000;
}

static void
Opcode_l16si_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf0000;
}

static void
Opcode_l16si_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40000;
}

static void
Opcode_l16si_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000;
}

static void
Opcode_l16si_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9002;
}

static void
Opcode_l32i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10110000;
}

static void
Opcode_l32i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10290000;
}

static void
Opcode_l32i_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10290000;
}

static void
Opcode_l32i_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60000;
}

static void
Opcode_l32i_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40000;
}

static void
Opcode_l32i_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_l32i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0000;
}

static void
Opcode_l32i_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2002;
}

static void
Opcode_l32r_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1;
}

static void
Opcode_l8ui_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10120000;
}

static void
Opcode_l8ui_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102a0000;
}

static void
Opcode_l8ui_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102a0000;
}

static void
Opcode_l8ui_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110000;
}

static void
Opcode_l8ui_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x70000;
}

static void
Opcode_l8ui_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb0000;
}

static void
Opcode_l8ui_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2;
}

static void
Opcode_loop_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8076;
}

static void
Opcode_loopgtz_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa076;
}

static void
Opcode_loopnez_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9076;
}

static void
Opcode_movi_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10190000;
}

static void
Opcode_movi_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10340000;
}

static void
Opcode_movi_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102f0000;
}

static void
Opcode_movi_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x150000;
}

static void
Opcode_movi_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc0000;
}

static void
Opcode_movi_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x120000;
}

static void
Opcode_movi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa002;
}

static void
Opcode_moveqz_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102d4000;
}

static void
Opcode_moveqz_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10475000;
}

static void
Opcode_moveqz_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1030f000;
}

static void
Opcode_moveqz_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x295000;
}

static void
Opcode_moveqz_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x133000;
}

static void
Opcode_moveqz_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x94000;
}

static void
Opcode_moveqz_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x64000;
}

static void
Opcode_moveqz_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x258000;
}

static void
Opcode_moveqz_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41000;
}

static void
Opcode_moveqz_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x830000;
}

static void
Opcode_movgez_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102d5000;
}

static void
Opcode_movgez_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10476000;
}

static void
Opcode_movgez_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10310000;
}

static void
Opcode_movgez_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x296000;
}

static void
Opcode_movgez_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x134000;
}

static void
Opcode_movgez_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x95000;
}

static void
Opcode_movgez_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x65000;
}

static void
Opcode_movgez_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x259000;
}

static void
Opcode_movgez_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42000;
}

static void
Opcode_movgez_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb30000;
}

static void
Opcode_movltz_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102d6000;
}

static void
Opcode_movltz_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10477000;
}

static void
Opcode_movltz_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10311000;
}

static void
Opcode_movltz_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x297000;
}

static void
Opcode_movltz_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x135000;
}

static void
Opcode_movltz_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x96000;
}

static void
Opcode_movltz_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x66000;
}

static void
Opcode_movltz_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x25a000;
}

static void
Opcode_movltz_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x43000;
}

static void
Opcode_movltz_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa30000;
}

static void
Opcode_movnez_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102d7000;
}

static void
Opcode_movnez_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10478000;
}

static void
Opcode_movnez_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10312000;
}

static void
Opcode_movnez_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x298000;
}

static void
Opcode_movnez_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x136000;
}

static void
Opcode_movnez_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x97000;
}

static void
Opcode_movnez_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x67000;
}

static void
Opcode_movnez_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x25b000;
}

static void
Opcode_movnez_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x44000;
}

static void
Opcode_movnez_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x930000;
}

static void
Opcode_abs_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1032a008;
}

static void
Opcode_abs_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1041d000;
}

static void
Opcode_abs_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10324000;
}

static void
Opcode_abs_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2bf008;
}

static void
Opcode_abs_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x149000;
}

static void
Opcode_abs_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb6000;
}

static void
Opcode_abs_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x84000;
}

static void
Opcode_abs_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2aa008;
}

static void
Opcode_abs_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x57000;
}

static void
Opcode_abs_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600100;
}

static void
Opcode_neg_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1032a009;
}

static void
Opcode_neg_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1041d001;
}

static void
Opcode_neg_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10324001;
}

static void
Opcode_neg_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2bf009;
}

static void
Opcode_neg_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x149001;
}

static void
Opcode_neg_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb6001;
}

static void
Opcode_neg_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x84001;
}

static void
Opcode_neg_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2aa009;
}

static void
Opcode_neg_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x57001;
}

static void
Opcode_neg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600000;
}

static void
Opcode_nop_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10308345;
}

static void
Opcode_nop_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2804b;
}

static void
Opcode_nop_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x59810;
}

static void
Opcode_nop_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20b0fb;
}

static void
Opcode_nop_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104a1570;
}

static void
Opcode_nop_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa40c5;
}

static void
Opcode_nop_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30c8d1;
}

static void
Opcode_nop_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e8717;
}

static void
Opcode_nop_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x88720;
}

static void
Opcode_nop_Slot_f10_s1_none_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_nop_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4024a;
}

static void
Opcode_nop_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10326230;
}

static void
Opcode_nop_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x67090;
}

static void
Opcode_nop_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x618b18;
}

static void
Opcode_nop_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60206;
}

static void
Opcode_nop_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e01a5;
}

static void
Opcode_nop_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x370f2;
}

static void
Opcode_nop_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16011;
}

static void
Opcode_nop_Slot_f12_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x160e4;
}

static void
Opcode_nop_Slot_f12_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc00e;
}

static void
Opcode_nop_Slot_f12_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x260002;
}

static void
Opcode_nop_Slot_f12_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10;
}

static void
Opcode_nop_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14b230;
}

static void
Opcode_nop_Slot_f1_s1_base_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c0f;
}

static void
Opcode_nop_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60330;
}

static void
Opcode_nop_Slot_f1_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6a28;
}

static void
Opcode_nop_Slot_f1_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300b;
}

static void
Opcode_nop_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb7330;
}

static void
Opcode_nop_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8051;
}

static void
Opcode_nop_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28037;
}

static void
Opcode_nop_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2101c1;
}

static void
Opcode_nop_Slot_f2_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1b10;
}

static void
Opcode_nop_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80165;
}

static void
Opcode_nop_Slot_f3_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5823;
}

static void
Opcode_nop_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa7b1;
}

static void
Opcode_nop_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101079;
}

static void
Opcode_nop_Slot_f3_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3104;
}

static void
Opcode_nop_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x288345;
}

static void
Opcode_nop_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x23017;
}

static void
Opcode_nop_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110d44;
}

static void
Opcode_nop_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0b72;
}

static void
Opcode_nop_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x583b0;
}

static void
Opcode_nop_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1302c;
}

static void
Opcode_nop_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c04b;
}

static void
Opcode_nop_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x331cd0;
}

static void
Opcode_nop_Slot_f6_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1804;
}

static void
Opcode_nop_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38250;
}

static void
Opcode_nop_Slot_f9_s1_none_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_nop_Slot_f9_s2_none_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_nop_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80258;
}

static void
Opcode_nop_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20f0;
}

static void
Opcode_l32ex_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf14000;
}

static void
Opcode_s32ex_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf15000;
}

static void
Opcode_getex_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40a000;
}

static void
Opcode_clrex_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3120;
}

static void
Opcode_ret_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80;
}

static void
Opcode_simcall_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5100;
}

static void
Opcode_s16i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10130000;
}

static void
Opcode_s16i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102b0000;
}

static void
Opcode_s16i_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000;
}

static void
Opcode_s16i_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102b0000;
}

static void
Opcode_s16i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x120000;
}

static void
Opcode_s16i_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000;
}

static void
Opcode_s16i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc0000;
}

static void
Opcode_s16i_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5002;
}

static void
Opcode_s32i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10140000;
}

static void
Opcode_s32i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c0000;
}

static void
Opcode_s32i_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c0000;
}

static void
Opcode_s32i_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90000;
}

static void
Opcode_s32i_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50000;
}

static void
Opcode_s32i_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000;
}

static void
Opcode_s32i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd0000;
}

static void
Opcode_s32i_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6002;
}

static void
Opcode_s32nb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x590000;
}

static void
Opcode_s8i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10150000;
}

static void
Opcode_s8i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102d0000;
}

static void
Opcode_s8i_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102d0000;
}

static void
Opcode_s8i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x130000;
}

static void
Opcode_s8i_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0000;
}

static void
Opcode_s8i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0000;
}

static void
Opcode_s8i_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4002;
}

static void
Opcode_ssa8b_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x403000;
}

static void
Opcode_ssa8l_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102ff230;
}

static void
Opcode_ssa8l_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104a1270;
}

static void
Opcode_ssa8l_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10326120;
}

static void
Opcode_ssa8l_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c8330;
}

static void
Opcode_ssa8l_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14b210;
}

static void
Opcode_ssa8l_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb7030;
}

static void
Opcode_ssa8l_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80650;
}

static void
Opcode_ssa8l_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x288330;
}

static void
Opcode_ssa8l_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x580b0;
}

static void
Opcode_ssa8l_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x402000;
}

static void
Opcode_ssl_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102ff330;
}

static void
Opcode_ssl_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104a1370;
}

static void
Opcode_ssl_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10326130;
}

static void
Opcode_ssl_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c9330;
}

static void
Opcode_ssl_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14b310;
}

static void
Opcode_ssl_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb7130;
}

static void
Opcode_ssl_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80750;
}

static void
Opcode_ssl_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x289330;
}

static void
Opcode_ssl_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x581b0;
}

static void
Opcode_ssl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x401000;
}

static void
Opcode_ssr_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10308330;
}

static void
Opcode_ssr_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104a1470;
}

static void
Opcode_ssr_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10326220;
}

static void
Opcode_ssr_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ca330;
}

static void
Opcode_ssr_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14b220;
}

static void
Opcode_ssr_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb7230;
}

static void
Opcode_ssr_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80350;
}

static void
Opcode_ssr_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28a330;
}

static void
Opcode_ssr_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x582b0;
}

static void
Opcode_ssr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400000;
}

static void
Opcode_ssai_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102ff030;
}

static void
Opcode_ssai_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104a1070;
}

static void
Opcode_ssai_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10326020;
}

static void
Opcode_ssai_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e00a2;
}

static void
Opcode_ssai_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14b200;
}

static void
Opcode_ssai_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb7040;
}

static void
Opcode_ssai_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80450;
}

static void
Opcode_ssai_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a00a2;
}

static void
Opcode_ssai_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x580a0;
}

static void
Opcode_ssai_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x404000;
}

static void
Opcode_sll_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102fc020;
}

static void
Opcode_sll_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104a0060;
}

static void
Opcode_sll_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10326000;
}

static void
Opcode_sll_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0080;
}

static void
Opcode_sll_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14a000;
}

static void
Opcode_sll_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb7000;
}

static void
Opcode_sll_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80040;
}

static void
Opcode_sll_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0080;
}

static void
Opcode_sll_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58020;
}

static void
Opcode_sll_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa10000;
}

static void
Opcode_src_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102de000;
}

static void
Opcode_src_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1047f000;
}

static void
Opcode_src_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10319000;
}

static void
Opcode_src_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0000;
}

static void
Opcode_src_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13d000;
}

static void
Opcode_src_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9e000;
}

static void
Opcode_src_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6e000;
}

static void
Opcode_src_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x262000;
}

static void
Opcode_src_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4b000;
}

static void
Opcode_src_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x810000;
}

static void
Opcode_sra_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1032a00a;
}

static void
Opcode_sra_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1041d002;
}

static void
Opcode_sra_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10324002;
}

static void
Opcode_sra_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2bf00a;
}

static void
Opcode_sra_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x149002;
}

static void
Opcode_sra_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb6002;
}

static void
Opcode_sra_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x84002;
}

static void
Opcode_sra_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2aa00a;
}

static void
Opcode_sra_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x57002;
}

static void
Opcode_sra_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb10000;
}

static void
Opcode_srl_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1032a00b;
}

static void
Opcode_srl_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1041d003;
}

static void
Opcode_srl_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10324003;
}

static void
Opcode_srl_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2bf00b;
}

static void
Opcode_srl_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x149003;
}

static void
Opcode_srl_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb6003;
}

static void
Opcode_srl_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x84003;
}

static void
Opcode_srl_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2aa00b;
}

static void
Opcode_srl_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x57003;
}

static void
Opcode_srl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x910000;
}

static void
Opcode_slli_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102b0000;
}

static void
Opcode_slli_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_slli_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103bc000;
}

static void
Opcode_slli_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000;
}

static void
Opcode_slli_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10300000;
}

static void
Opcode_slli_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40080;
}

static void
Opcode_slli_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x270000;
}

static void
Opcode_slli_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000;
}

static void
Opcode_slli_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x118000;
}

static void
Opcode_slli_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x234000;
}

static void
Opcode_slli_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_slli_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c000;
}

static void
Opcode_slli_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000;
}

static void
Opcode_srai_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102b2000;
}

static void
Opcode_srai_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6000;
}

static void
Opcode_srai_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103be000;
}

static void
Opcode_srai_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x86000;
}

static void
Opcode_srai_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10302000;
}

static void
Opcode_srai_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x44080;
}

static void
Opcode_srai_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x272000;
}

static void
Opcode_srai_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16000;
}

static void
Opcode_srai_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11a000;
}

static void
Opcode_srai_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x236000;
}

static void
Opcode_srai_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6000;
}

static void
Opcode_srai_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e000;
}

static void
Opcode_srai_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x210000;
}

static void
Opcode_srli_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102ed000;
}

static void
Opcode_srli_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1d000;
}

static void
Opcode_srli_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1041b000;
}

static void
Opcode_srli_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9d000;
}

static void
Opcode_srli_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10323000;
}

static void
Opcode_srli_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61080;
}

static void
Opcode_srli_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b1000;
}

static void
Opcode_srli_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2d000;
}

static void
Opcode_srli_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x148000;
}

static void
Opcode_srli_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xac000;
}

static void
Opcode_srli_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7a000;
}

static void
Opcode_srli_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x271000;
}

static void
Opcode_srli_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1b000;
}

static void
Opcode_srli_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x55000;
}

static void
Opcode_srli_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x410000;
}

static void
Opcode_memw_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20c0;
}

static void
Opcode_extw_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20d0;
}

static void
Opcode_isync_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000;
}

static void
Opcode_dsync_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2030;
}

static void
Opcode_esync_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2020;
}

static void
Opcode_rsync_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2010;
}

static void
Opcode_rsil_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6000;
}

static void
Opcode_rsr_lend_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30100;
}

static void
Opcode_wsr_lend_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x130100;
}

static void
Opcode_xsr_lend_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x610100;
}

static void
Opcode_rsr_lcount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30200;
}

static void
Opcode_wsr_lcount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x130200;
}

static void
Opcode_xsr_lcount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x610200;
}

static void
Opcode_rsr_lbeg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30000;
}

static void
Opcode_wsr_lbeg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x130000;
}

static void
Opcode_xsr_lbeg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x610000;
}

static void
Opcode_rsr_sar_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30300;
}

static void
Opcode_wsr_sar_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x130300;
}

static void
Opcode_xsr_sar_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x610300;
}

static void
Opcode_rsr_memctl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36100;
}

static void
Opcode_wsr_memctl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x136100;
}

static void
Opcode_xsr_memctl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x616100;
}

static void
Opcode_rsr_litbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30500;
}

static void
Opcode_wsr_litbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x130500;
}

static void
Opcode_xsr_litbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x610500;
}

static void
Opcode_rsr_configid0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3b000;
}

static void
Opcode_wsr_configid0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13b000;
}

static void
Opcode_rsr_configid1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d000;
}

static void
Opcode_rsr_ps_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e600;
}

static void
Opcode_wsr_ps_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13e600;
}

static void
Opcode_xsr_ps_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61e600;
}

static void
Opcode_rsr_epc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3b100;
}

static void
Opcode_wsr_epc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13b100;
}

static void
Opcode_xsr_epc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61b100;
}

static void
Opcode_rsr_excsave1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d100;
}

static void
Opcode_wsr_excsave1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13d100;
}

static void
Opcode_xsr_excsave1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61d100;
}

static void
Opcode_rsr_epc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3b200;
}

static void
Opcode_wsr_epc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13b200;
}

static void
Opcode_xsr_epc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61b200;
}

static void
Opcode_rsr_excsave2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d200;
}

static void
Opcode_wsr_excsave2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13d200;
}

static void
Opcode_xsr_excsave2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61d200;
}

static void
Opcode_rsr_eps2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c200;
}

static void
Opcode_wsr_eps2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13c200;
}

static void
Opcode_xsr_eps2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61c200;
}

static void
Opcode_rsr_excvaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3ee00;
}

static void
Opcode_wsr_excvaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13ee00;
}

static void
Opcode_xsr_excvaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61ee00;
}

static void
Opcode_rsr_depc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c000;
}

static void
Opcode_wsr_depc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13c000;
}

static void
Opcode_xsr_depc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61c000;
}

static void
Opcode_rsr_exccause_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e800;
}

static void
Opcode_wsr_exccause_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13e800;
}

static void
Opcode_xsr_exccause_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61e800;
}

static void
Opcode_rsr_misc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3f400;
}

static void
Opcode_wsr_misc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13f400;
}

static void
Opcode_xsr_misc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61f400;
}

static void
Opcode_rsr_misc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3f500;
}

static void
Opcode_wsr_misc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13f500;
}

static void
Opcode_xsr_misc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61f500;
}

static void
Opcode_rsr_prid_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3eb00;
}

static void
Opcode_rsr_vecbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e700;
}

static void
Opcode_wsr_vecbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13e700;
}

static void
Opcode_xsr_vecbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61e700;
}

static void
Opcode_rsr_mpucfg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x35c00;
}

static void
Opcode_wsr_mpucfg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x135c00;
}

static void
Opcode_salt_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x720000;
}

static void
Opcode_saltu_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x620000;
}

static void
Opcode_mul16s_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102d8000;
}

static void
Opcode_mul16s_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10479000;
}

static void
Opcode_mul16s_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10313000;
}

static void
Opcode_mul16s_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x299000;
}

static void
Opcode_mul16s_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x137000;
}

static void
Opcode_mul16s_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x98000;
}

static void
Opcode_mul16s_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x68000;
}

static void
Opcode_mul16s_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x25c000;
}

static void
Opcode_mul16s_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x45000;
}

static void
Opcode_mul16s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd10000;
}

static void
Opcode_mul16u_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102d9000;
}

static void
Opcode_mul16u_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1047a000;
}

static void
Opcode_mul16u_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10314000;
}

static void
Opcode_mul16u_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x29a000;
}

static void
Opcode_mul16u_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x138000;
}

static void
Opcode_mul16u_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x99000;
}

static void
Opcode_mul16u_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x69000;
}

static void
Opcode_mul16u_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x25d000;
}

static void
Opcode_mul16u_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x46000;
}

static void
Opcode_mul16u_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc10000;
}

static void
Opcode_mull_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102da000;
}

static void
Opcode_mull_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1047b000;
}

static void
Opcode_mull_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10315000;
}

static void
Opcode_mull_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x29b000;
}

static void
Opcode_mull_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x139000;
}

static void
Opcode_mull_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9a000;
}

static void
Opcode_mull_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6a000;
}

static void
Opcode_mull_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x25e000;
}

static void
Opcode_mull_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x47000;
}

static void
Opcode_mull_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x820000;
}

static void
Opcode_mulsh_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102db000;
}

static void
Opcode_mulsh_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1047c000;
}

static void
Opcode_mulsh_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10316000;
}

static void
Opcode_mulsh_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x29c000;
}

static void
Opcode_mulsh_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13a000;
}

static void
Opcode_mulsh_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9b000;
}

static void
Opcode_mulsh_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6b000;
}

static void
Opcode_mulsh_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x25f000;
}

static void
Opcode_mulsh_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x48000;
}

static void
Opcode_mulsh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb20000;
}

static void
Opcode_muluh_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102dc000;
}

static void
Opcode_muluh_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1047d000;
}

static void
Opcode_muluh_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10317000;
}

static void
Opcode_muluh_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x29d000;
}

static void
Opcode_muluh_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13b000;
}

static void
Opcode_muluh_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9c000;
}

static void
Opcode_muluh_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6c000;
}

static void
Opcode_muluh_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x260000;
}

static void
Opcode_muluh_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x49000;
}

static void
Opcode_muluh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa20000;
}

static void
Opcode_rfi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3010;
}

static void
Opcode_waiti_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7000;
}

static void
Opcode_rsr_interrupt_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e200;
}

static void
Opcode_wsr_intset_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13e200;
}

static void
Opcode_wsr_intclear_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13e300;
}

static void
Opcode_rsr_intenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e400;
}

static void
Opcode_wsr_intenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13e400;
}

static void
Opcode_xsr_intenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61e400;
}

static void
Opcode_break_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4000;
}

static void
Opcode_break_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf02d;
}

static void
Opcode_rsr_dbreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x39000;
}

static void
Opcode_wsr_dbreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x139000;
}

static void
Opcode_xsr_dbreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x619000;
}

static void
Opcode_rsr_dbreakc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3a000;
}

static void
Opcode_wsr_dbreakc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13a000;
}

static void
Opcode_xsr_dbreakc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61a000;
}

static void
Opcode_rsr_dbreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x39100;
}

static void
Opcode_wsr_dbreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x139100;
}

static void
Opcode_xsr_dbreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x619100;
}

static void
Opcode_rsr_dbreakc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3a100;
}

static void
Opcode_wsr_dbreakc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13a100;
}

static void
Opcode_xsr_dbreakc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61a100;
}

static void
Opcode_rsr_ibreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38000;
}

static void
Opcode_wsr_ibreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x138000;
}

static void
Opcode_xsr_ibreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x618000;
}

static void
Opcode_rsr_ibreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38100;
}

static void
Opcode_wsr_ibreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x138100;
}

static void
Opcode_xsr_ibreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x618100;
}

static void
Opcode_rsr_ibreakenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36000;
}

static void
Opcode_wsr_ibreakenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x136000;
}

static void
Opcode_xsr_ibreakenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x616000;
}

static void
Opcode_rsr_debugcause_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e900;
}

static void
Opcode_wsr_debugcause_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13e900;
}

static void
Opcode_xsr_debugcause_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61e900;
}

static void
Opcode_rsr_icount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3ec00;
}

static void
Opcode_wsr_icount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13ec00;
}

static void
Opcode_xsr_icount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61ec00;
}

static void
Opcode_rsr_icountlevel_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3ed00;
}

static void
Opcode_wsr_icountlevel_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13ed00;
}

static void
Opcode_xsr_icountlevel_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61ed00;
}

static void
Opcode_rsr_ddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36800;
}

static void
Opcode_wsr_ddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x136800;
}

static void
Opcode_xsr_ddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x616800;
}

static void
Opcode_lddr32_p_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x70e0;
}

static void
Opcode_sddr32_p_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x70f0;
}

static void
Opcode_rfdo_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf1e000;
}

static void
Opcode_rfdd_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf1e010;
}

static void
Opcode_wsr_mmid_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x135900;
}

static void
Opcode_andb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000;
}

static void
Opcode_andbc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x120000;
}

static void
Opcode_orb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x220000;
}

static void
Opcode_orbc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x320000;
}

static void
Opcode_xorb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x420000;
}

static void
Opcode_all4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9000;
}

static void
Opcode_any4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000;
}

static void
Opcode_all8_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb000;
}

static void
Opcode_any8_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa000;
}

static void
Opcode_bf_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x76;
}

static void
Opcode_bt_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1076;
}

static void
Opcode_movf_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc30000;
}

static void
Opcode_movt_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd30000;
}

static void
Opcode_rsr_br_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30400;
}

static void
Opcode_wsr_br_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x130400;
}

static void
Opcode_xsr_br_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x610400;
}

static void
Opcode_rsr_ccount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3ea00;
}

static void
Opcode_wsr_ccount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13ea00;
}

static void
Opcode_xsr_ccount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61ea00;
}

static void
Opcode_rsr_ccompare0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3f000;
}

static void
Opcode_wsr_ccompare0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13f000;
}

static void
Opcode_xsr_ccompare0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61f000;
}

static void
Opcode_ihi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x70e2;
}

static void
Opcode_ipf_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x70c2;
}

static void
Opcode_iii_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x70f2;
}

static void
Opcode_lict_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf10000;
}

static void
Opcode_licw_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf12000;
}

static void
Opcode_sict_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf11000;
}

static void
Opcode_sicw_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf13000;
}

static void
Opcode_wsr_cacheadrdis_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x136200;
}

static void
Opcode_rsr_cacheadrdis_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36200;
}

static void
Opcode_xsr_cacheadrdis_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x616200;
}

static void
Opcode_rptlb0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50b000;
}

static void
Opcode_pptlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50d000;
}

static void
Opcode_rptlb1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50f000;
}

static void
Opcode_wptlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50e000;
}

static void
Opcode_rsr_mpuenb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x35a00;
}

static void
Opcode_wsr_mpuenb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x135a00;
}

static void
Opcode_xsr_mpuenb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x615a00;
}

static void
Opcode_rsr_cpenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e000;
}

static void
Opcode_wsr_cpenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13e000;
}

static void
Opcode_xsr_cpenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61e000;
}

static void
Opcode_clamps_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102e4000;
}

static void
Opcode_clamps_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1040f000;
}

static void
Opcode_clamps_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1031f000;
}

static void
Opcode_clamps_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a6000;
}

static void
Opcode_clamps_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x143000;
}

static void
Opcode_clamps_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa4000;
}

static void
Opcode_clamps_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x74000;
}

static void
Opcode_clamps_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x268000;
}

static void
Opcode_clamps_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x51000;
}

static void
Opcode_clamps_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x330000;
}

static void
Opcode_max_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102d0000;
}

static void
Opcode_max_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10471000;
}

static void
Opcode_max_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1030b000;
}

static void
Opcode_max_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x291000;
}

static void
Opcode_max_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12f000;
}

static void
Opcode_max_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90000;
}

static void
Opcode_max_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60000;
}

static void
Opcode_max_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x254000;
}

static void
Opcode_max_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d000;
}

static void
Opcode_max_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x530000;
}

static void
Opcode_maxu_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102d1000;
}

static void
Opcode_maxu_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10472000;
}

static void
Opcode_maxu_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1030c000;
}

static void
Opcode_maxu_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x292000;
}

static void
Opcode_maxu_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x130000;
}

static void
Opcode_maxu_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x91000;
}

static void
Opcode_maxu_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61000;
}

static void
Opcode_maxu_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x255000;
}

static void
Opcode_maxu_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e000;
}

static void
Opcode_maxu_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x730000;
}

static void
Opcode_min_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102d2000;
}

static void
Opcode_min_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10473000;
}

static void
Opcode_min_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1030d000;
}

static void
Opcode_min_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x293000;
}

static void
Opcode_min_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x131000;
}

static void
Opcode_min_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x92000;
}

static void
Opcode_min_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x62000;
}

static void
Opcode_min_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x256000;
}

static void
Opcode_min_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3f000;
}

static void
Opcode_min_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x430000;
}

static void
Opcode_minu_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102d3000;
}

static void
Opcode_minu_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10474000;
}

static void
Opcode_minu_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1030e000;
}

static void
Opcode_minu_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x294000;
}

static void
Opcode_minu_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x132000;
}

static void
Opcode_minu_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x93000;
}

static void
Opcode_minu_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x63000;
}

static void
Opcode_minu_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x257000;
}

static void
Opcode_minu_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40000;
}

static void
Opcode_minu_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x630000;
}

static void
Opcode_nsa_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10308200;
}

static void
Opcode_nsa_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10460b00;
}

static void
Opcode_nsa_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10325000;
}

static void
Opcode_nsa_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c8200;
}

static void
Opcode_nsa_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14b000;
}

static void
Opcode_nsa_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb8000;
}

static void
Opcode_nsa_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7c600;
}

static void
Opcode_nsa_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x288200;
}

static void
Opcode_nsa_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60000;
}

static void
Opcode_nsa_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40e000;
}

static void
Opcode_nsau_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10309200;
}

static void
Opcode_nsau_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10461b00;
}

static void
Opcode_nsau_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10325100;
}

static void
Opcode_nsau_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c9200;
}

static void
Opcode_nsau_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14b100;
}

static void
Opcode_nsau_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb8100;
}

static void
Opcode_nsau_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7d600;
}

static void
Opcode_nsau_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x289200;
}

static void
Opcode_nsau_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60100;
}

static void
Opcode_nsau_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40f000;
}

static void
Opcode_sext_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102e5000;
}

static void
Opcode_sext_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10411000;
}

static void
Opcode_sext_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10320000;
}

static void
Opcode_sext_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a7000;
}

static void
Opcode_sext_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x144000;
}

static void
Opcode_sext_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa5000;
}

static void
Opcode_sext_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x75000;
}

static void
Opcode_sext_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x269000;
}

static void
Opcode_sext_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x52000;
}

static void
Opcode_sext_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x230000;
}

static void
Opcode_l32ai_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb002;
}

static void
Opcode_s32ri_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf002;
}

static void
Opcode_rsr_atomctl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36300;
}

static void
Opcode_wsr_atomctl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x136300;
}

static void
Opcode_xsr_atomctl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x616300;
}

static void
Opcode_quos_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd20000;
}

static void
Opcode_quou_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc20000;
}

static void
Opcode_rems_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf20000;
}

static void
Opcode_remu_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe20000;
}

static void
Opcode_rsr_eraccess_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x35f00;
}

static void
Opcode_wsr_eraccess_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x135f00;
}

static void
Opcode_xsr_eraccess_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x615f00;
}

static void
Opcode_rer_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x406000;
}

static void
Opcode_wer_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x407000;
}

static void
Opcode_beqz_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000060;
}

static void
Opcode_beqz_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000030;
}

static void
Opcode_beqz_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000060;
}

static void
Opcode_bgez_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000160;
}

static void
Opcode_bgez_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000b0;
}

static void
Opcode_bgez_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000070;
}

static void
Opcode_bltz_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000260;
}

static void
Opcode_bltz_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000130;
}

static void
Opcode_bltz_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000160;
}

static void
Opcode_bnez_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000360;
}

static void
Opcode_bnez_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80001b0;
}

static void
Opcode_bnez_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000170;
}

static void
Opcode_beqi_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000000;
}

static void
Opcode_beqi_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000000;
}

static void
Opcode_beqi_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000000;
}

static void
Opcode_bgei_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000010;
}

static void
Opcode_bgei_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000080;
}

static void
Opcode_bgei_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000010;
}

static void
Opcode_blti_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000030;
}

static void
Opcode_blti_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000090;
}

static void
Opcode_blti_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000030;
}

static void
Opcode_bnei_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000050;
}

static void
Opcode_bnei_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000a0;
}

static void
Opcode_bnei_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000050;
}

static void
Opcode_bgeui_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000020;
}

static void
Opcode_bgeui_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000010;
}

static void
Opcode_bgeui_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000020;
}

static void
Opcode_bltui_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000040;
}

static void
Opcode_bltui_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000020;
}

static void
Opcode_bltui_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000040;
}

static void
Opcode_bbci_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbci_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbci_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbsi_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200;
}

static void
Opcode_bbsi_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200;
}

static void
Opcode_bbsi_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200;
}

static void
Opcode_ball_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400;
}

static void
Opcode_ball_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400;
}

static void
Opcode_ball_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400;
}

static void
Opcode_bany_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x500;
}

static void
Opcode_bany_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x500;
}

static void
Opcode_bany_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x500;
}

static void
Opcode_bbc_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600;
}

static void
Opcode_bbc_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600;
}

static void
Opcode_bbc_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600;
}

static void
Opcode_bbs_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x700;
}

static void
Opcode_bbs_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x700;
}

static void
Opcode_bbs_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x700;
}

static void
Opcode_beq_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x800;
}

static void
Opcode_beq_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x800;
}

static void
Opcode_beq_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x800;
}

static void
Opcode_bgeu_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x900;
}

static void
Opcode_bgeu_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x900;
}

static void
Opcode_bgeu_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x900;
}

static void
Opcode_bge_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa00;
}

static void
Opcode_bge_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa00;
}

static void
Opcode_bge_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa00;
}

static void
Opcode_bltu_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb00;
}

static void
Opcode_bltu_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb00;
}

static void
Opcode_bltu_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb00;
}

static void
Opcode_blt_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc00;
}

static void
Opcode_blt_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc00;
}

static void
Opcode_blt_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc00;
}

static void
Opcode_bnall_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd00;
}

static void
Opcode_bnall_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd00;
}

static void
Opcode_bnall_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd00;
}

static void
Opcode_bne_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe00;
}

static void
Opcode_bne_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe00;
}

static void
Opcode_bne_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe00;
}

static void
Opcode_bnone_w15_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf00;
}

static void
Opcode_bnone_w15_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf00;
}

static void
Opcode_bnone_w15_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf00;
}

static void
Opcode_rur_cend_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30f70;
}

static void
Opcode_rur_cbegin_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30f60;
}

static void
Opcode_wur_cbegin_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1030a200;
}

static void
Opcode_wur_cbegin_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10465a00;
}

static void
Opcode_wur_cbegin_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10325200;
}

static void
Opcode_wur_cbegin_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ca200;
}

static void
Opcode_wur_cbegin_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14b400;
}

static void
Opcode_wur_cbegin_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb8200;
}

static void
Opcode_wur_cbegin_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7e600;
}

static void
Opcode_wur_cbegin_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28a200;
}

static void
Opcode_wur_cbegin_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60200;
}

static void
Opcode_wur_cbegin_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf3f600;
}

static void
Opcode_wur_cend_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1030a201;
}

static void
Opcode_wur_cend_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10465a01;
}

static void
Opcode_wur_cend_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10325201;
}

static void
Opcode_wur_cend_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2cb200;
}

static void
Opcode_wur_cend_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14b401;
}

static void
Opcode_wur_cend_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb8201;
}

static void
Opcode_wur_cend_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7f600;
}

static void
Opcode_wur_cend_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28a201;
}

static void
Opcode_wur_cend_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60300;
}

static void
Opcode_wur_cend_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf3f700;
}

static void
Opcode_rur_fcr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30e80;
}

static void
Opcode_wur_fcr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf3e800;
}

static void
Opcode_rur_fsr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30e90;
}

static void
Opcode_wur_fsr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf3e900;
}

static void
Opcode_rur_bbx_ur_opreg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30000;
}

static void
Opcode_wur_bbx_ur_opreg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30000;
}

static void
Opcode_rur_bbx_ur_treg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30010;
}

static void
Opcode_wur_bbx_ur_treg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30100;
}

static void
Opcode_bbe_repnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x220805;
}

static void
Opcode_bbe_repnx16_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d8001;
}

static void
Opcode_bbe_repnx16_Slot_f1_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000;
}

static void
Opcode_bbe_repnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a000b;
}

static void
Opcode_bbe_repnx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x150007;
}

static void
Opcode_bbe_repnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180a0b;
}

static void
Opcode_bbe_repnx16_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300000;
}

static void
Opcode_bbe_repnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80083;
}

static void
Opcode_bbe_repnx16_s0_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102fa000;
}

static void
Opcode_bbe_repnx16_s0_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xad000;
}

static void
Opcode_bbe_repnx16_s0_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27e000;
}

static void
Opcode_bbe_selsnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102fb000;
}

static void
Opcode_bbe_selsnx16_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d8005;
}

static void
Opcode_bbe_selsnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2be000;
}

static void
Opcode_bbe_selsnx16_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xae000;
}

static void
Opcode_bbe_selsnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27f000;
}

static void
Opcode_bbe_repnx16c_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x270008;
}

static void
Opcode_bbe_repnx16c_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e0008;
}

static void
Opcode_bbe_repnx16c_Slot_f1_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6000;
}

static void
Opcode_bbe_repnx16c_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1b000b;
}

static void
Opcode_bbe_repnx16c_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x160007;
}

static void
Opcode_bbe_repnx16c_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280402;
}

static void
Opcode_bbe_repnx16c_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300010;
}

static void
Opcode_bbe_repnx16c_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80018;
}

static void
Opcode_bbe_repnx16c_s0_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10328008;
}

static void
Opcode_bbe_repnx16c_s0_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb3000;
}

static void
Opcode_bbe_repnx16c_s0_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a8008;
}

static void
Opcode_bbe_selsnx16c_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10329008;
}

static void
Opcode_bbe_selsnx16c_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e000a;
}

static void
Opcode_bbe_selsnx16c_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2bf000;
}

static void
Opcode_bbe_selsnx16c_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb3008;
}

static void
Opcode_bbe_selsnx16c_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a9008;
}

static void
Opcode_bbe_extrnx16c_Slot_f1_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3000;
}

static void
Opcode_bbe_extrnx16c_Slot_f2_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1000;
}

static void
Opcode_bbe_extrnx16c_Slot_f3_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2800;
}

static void
Opcode_bbe_extrnx16c_Slot_f6_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1000;
}

static void
Opcode_bbe_repnx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41888;
}

static void
Opcode_bbe_repnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41807;
}

static void
Opcode_bbe_repnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x263c0;
}

static void
Opcode_bbe_repnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa300;
}

static void
Opcode_bbe_selsnx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42088;
}

static void
Opcode_bbe_selsnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41c06;
}

static void
Opcode_bbe_selsnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26500;
}

static void
Opcode_bbe_selsnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa240;
}

static void
Opcode_bbe_repnx40c_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x44088;
}

static void
Opcode_bbe_repnx40c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42200;
}

static void
Opcode_bbe_repnx40c_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26600;
}

static void
Opcode_bbe_repnx40c_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa0a0;
}

static void
Opcode_bbe_selsnx40c_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x45088;
}

static void
Opcode_bbe_selsnx40c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42201;
}

static void
Opcode_bbe_selsnx40c_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26620;
}

static void
Opcode_bbe_selsnx40c_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa1a0;
}

static void
Opcode_bbe_notb_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a290;
}

static void
Opcode_bbe_notb_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3900f;
}

static void
Opcode_bbe_notb_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe218;
}

static void
Opcode_bbe_notb_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x211e0;
}

static void
Opcode_bbe_notb_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13024;
}

static void
Opcode_bbe_andb_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x260a0;
}

static void
Opcode_bbe_andb_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36030;
}

static void
Opcode_bbe_andb_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc100;
}

static void
Opcode_bbe_andb_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x21000;
}

static void
Opcode_bbe_orb_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27020;
}

static void
Opcode_bbe_orb_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x37020;
}

static void
Opcode_bbe_orb_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc200;
}

static void
Opcode_bbe_orb_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x21040;
}

static void
Opcode_bbe_xorb_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x270a0;
}

static void
Opcode_bbe_xorb_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x37028;
}

static void
Opcode_bbe_xorb_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc300;
}

static void
Opcode_bbe_xorb_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x21060;
}

static void
Opcode_bbe_andnotb_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x260b0;
}

static void
Opcode_bbe_andnotb_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36038;
}

static void
Opcode_bbe_andnotb_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe100;
}

static void
Opcode_bbe_andnotb_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x21020;
}

static void
Opcode_bbe_mb_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe210;
}

static void
Opcode_bbe_ltrn_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a280;
}

static void
Opcode_bbe_ltrn_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38600;
}

static void
Opcode_bbe_ltrn_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe200;
}

static void
Opcode_bbe_ltrn_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x212c0;
}

static void
Opcode_bbe_ltrni_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a200;
}

static void
Opcode_bbe_ltrni_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38400;
}

static void
Opcode_bbe_ltrni_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x210c0;
}

static void
Opcode_bbe_lbn_i_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4000;
}

static void
Opcode_bbe_lbn_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10460400;
}

static void
Opcode_bbe_lbn_i_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14000;
}

static void
Opcode_bbe_lbn_i_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4000;
}

static void
Opcode_bbe_lbn_ip_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22020;
}

static void
Opcode_bbe_lbn_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10460900;
}

static void
Opcode_bbe_lbn_ip_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x32020;
}

static void
Opcode_bbe_lbn_ip_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c080;
}

static void
Opcode_bbe_sbn_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102b8040;
}

static void
Opcode_bbe_sbn_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x278040;
}

static void
Opcode_bbe_sbn_i_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x120400;
}

static void
Opcode_bbe_sbn_i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x238040;
}

static void
Opcode_bbe_sbn_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102b80d0;
}

static void
Opcode_bbe_sbn_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2780d0;
}

static void
Opcode_bbe_sbn_ip_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x120900;
}

static void
Opcode_bbe_sbn_ip_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2380d0;
}

static void
Opcode_bbe_lsnx16_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1029c000;
}

static void
Opcode_bbe_lsnx16_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103b8000;
}

static void
Opcode_bbe_lsnx16_i_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58000;
}

static void
Opcode_bbe_lsnx16_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x25c000;
}

static void
Opcode_bbe_lsnx16_i_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000;
}

static void
Opcode_bbe_lsnx16_i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x220000;
}

static void
Opcode_bbe_lsnx16_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102e7000;
}

static void
Opcode_bbe_lsnx16_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10415000;
}

static void
Opcode_bbe_lsnx16_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a9000;
}

static void
Opcode_bbe_lsnx16_ip_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa7000;
}

static void
Opcode_bbe_lsnx16_ip_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26b000;
}

static void
Opcode_bbe_lsnx16_x_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102b7000;
}

static void
Opcode_bbe_lsnx16_x_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10469000;
}

static void
Opcode_bbe_lsnx16_x_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x277000;
}

static void
Opcode_bbe_lsnx16_x_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x87000;
}

static void
Opcode_bbe_lsnx16_x_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x243000;
}

static void
Opcode_bbe_lsnx16_xp_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c0000;
}

static void
Opcode_bbe_lsnx16_xp_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1046a000;
}

static void
Opcode_bbe_lsnx16_xp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280000;
}

static void
Opcode_bbe_lsnx16_xp_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x88000;
}

static void
Opcode_bbe_lsnx16_xp_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x244000;
}

static void
Opcode_bbe_movbrbv_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc400;
}

static void
Opcode_bbe_movbrbv_Slot_f3_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5001;
}

static void
Opcode_bbe_movbvbr_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8010;
}

static void
Opcode_bbe_joinb_Slot_f3_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5000;
}

static void
Opcode_bbe_ltrn_2_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a380;
}

static void
Opcode_bbe_ltrn_2_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38700;
}

static void
Opcode_bbe_ltrn_2_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe300;
}

static void
Opcode_bbe_ltrn_2_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x213c0;
}

static void
Opcode_bbe_ltrn_2i_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a210;
}

static void
Opcode_bbe_ltrn_2i_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38410;
}

static void
Opcode_bbe_ltrn_2i_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x210e0;
}

static void
Opcode_bbe_lbn_2_i_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000;
}

static void
Opcode_bbe_lbn_2_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10460000;
}

static void
Opcode_bbe_lbn_2_i_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12000;
}

static void
Opcode_bbe_lbn_2_i_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000;
}

static void
Opcode_bbe_lbn_2_ip_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22000;
}

static void
Opcode_bbe_lbn_2_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10460800;
}

static void
Opcode_bbe_lbn_2_ip_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x32000;
}

static void
Opcode_bbe_lbn_2_ip_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c000;
}

static void
Opcode_bbe_sbn_2_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102b8000;
}

static void
Opcode_bbe_sbn_2_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x278000;
}

static void
Opcode_bbe_sbn_2_i_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x120000;
}

static void
Opcode_bbe_sbn_2_i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x238000;
}

static void
Opcode_bbe_sbn_2_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102b80c0;
}

static void
Opcode_bbe_sbn_2_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2780c0;
}

static void
Opcode_bbe_sbn_2_ip_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x120800;
}

static void
Opcode_bbe_sbn_2_ip_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2380c0;
}

static void
Opcode_bbe_extractb_Slot_f1_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7e00;
}

static void
Opcode_bbe_extrbn_2_Slot_f3_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_movvsa32_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280830;
}

static void
Opcode_bbe_movvsa32_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200800;
}

static void
Opcode_bbe_movvsa32_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180800;
}

static void
Opcode_bbe_movvsa32_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x201810;
}

static void
Opcode_bbe_movvsa32_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0006;
}

static void
Opcode_bbe_movvsvs_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20b0cb;
}

static void
Opcode_bbe_movvsvs_Slot_f1_s1_base_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c0c;
}

static void
Opcode_bbe_movvsvs_Slot_f1_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6830;
}

static void
Opcode_bbe_movvsvs_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18904f;
}

static void
Opcode_bbe_movvsvs_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101049;
}

static void
Opcode_bbe_movvsvs_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28b0c3;
}

static void
Opcode_bbe_movvsvs_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3318d0;
}

static void
Opcode_bbe_movvsvs_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80248;
}

static void
Opcode_bbe_movvvs_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x270f0;
}

static void
Opcode_bbe_movvvs_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20018a;
}

static void
Opcode_bbe_movvvs_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90e0;
}

static void
Opcode_bbe_movvvs_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18004d;
}

static void
Opcode_bbe_movvvs_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xab0c0;
}

static void
Opcode_bbe_movvvs_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100019;
}

static void
Opcode_bbe_movvvs_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x210b0;
}

static void
Opcode_bbe_movvvs_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280882;
}

static void
Opcode_bbe_movvvs_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80178;
}

static void
Opcode_bbe_movvsv_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4c004;
}

static void
Opcode_bbe_movvsv_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000b;
}

static void
Opcode_bbe_movvsv_Slot_f1_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5000;
}

static void
Opcode_bbe_movvsv_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a400;
}

static void
Opcode_bbe_movvsv_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000f;
}

static void
Opcode_bbe_movvsv_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9e400;
}

static void
Opcode_bbe_movvsv_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100008;
}

static void
Opcode_bbe_movvsv_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100800;
}

static void
Opcode_bbe_movvsv_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280003;
}

static void
Opcode_bbe_movvsv_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14008;
}

static void
Opcode_bbe_movvsv_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x331000;
}

static void
Opcode_bbe_movvsv_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80106;
}

static void
Opcode_bbe_lvnx16_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10160000;
}

static void
Opcode_bbe_lvnx16_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102e0000;
}

static void
Opcode_bbe_lvnx16_i_Slot_f12_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_lvnx16_i_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60000;
}

static void
Opcode_bbe_lvnx16_i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf0000;
}

static void
Opcode_bbe_lvnx16_i_n_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c000;
}

static void
Opcode_bbe_lvnx16_i_n_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9a000;
}

static void
Opcode_bbe_lvnx16_i_n_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6a000;
}

static void
Opcode_bbe_lvnx16_i_n_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60080;
}

static void
Opcode_bbe_lvnx16_i_n_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ab000;
}

static void
Opcode_bbe_lvnx16_i_n_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c000;
}

static void
Opcode_bbe_lvnx16_i_n_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7000;
}

static void
Opcode_bbe_lvnx16_i_n_Slot_f3_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3000;
}

static void
Opcode_bbe_lvnx16_i_n_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a000;
}

static void
Opcode_bbe_lvnx16_i_n_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb000;
}

static void
Opcode_bbe_lvnx16_i_n_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a000;
}

static void
Opcode_bbe_lvnx16_i_n_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x760000;
}

static void
Opcode_bbe_lvnx16_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102e8000;
}

static void
Opcode_bbe_lvnx16_ip_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1b000;
}

static void
Opcode_bbe_lvnx16_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10417000;
}

static void
Opcode_bbe_lvnx16_ip_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x99000;
}

static void
Opcode_bbe_lvnx16_ip_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x69000;
}

static void
Opcode_bbe_lvnx16_ip_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5d080;
}

static void
Opcode_bbe_lvnx16_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2aa000;
}

static void
Opcode_bbe_lvnx16_ip_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b000;
}

static void
Opcode_bbe_lvnx16_ip_Slot_f12_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13000;
}

static void
Opcode_bbe_lvnx16_ip_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa8000;
}

static void
Opcode_bbe_lvnx16_ip_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6000;
}

static void
Opcode_bbe_lvnx16_ip_Slot_f3_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000;
}

static void
Opcode_bbe_lvnx16_ip_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26c000;
}

static void
Opcode_bbe_lvnx16_ip_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x19000;
}

static void
Opcode_bbe_lvnx16_ip_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa000;
}

static void
Opcode_bbe_lvnx16_ip_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x29000;
}

static void
Opcode_bbe_lvnx16_ip_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x660000;
}

static void
Opcode_bbe_lvnx16_x_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c1000;
}

static void
Opcode_bbe_lvnx16_x_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11000;
}

static void
Opcode_bbe_lvnx16_x_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1046b000;
}

static void
Opcode_bbe_lvnx16_x_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x91000;
}

static void
Opcode_bbe_lvnx16_x_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6b000;
}

static void
Opcode_bbe_lvnx16_x_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x54080;
}

static void
Opcode_bbe_lvnx16_x_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x281000;
}

static void
Opcode_bbe_lvnx16_x_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x21000;
}

static void
Opcode_bbe_lvnx16_x_Slot_f12_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14000;
}

static void
Opcode_bbe_lvnx16_x_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x89000;
}

static void
Opcode_bbe_lvnx16_x_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x245000;
}

static void
Opcode_bbe_lvnx16_x_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf000;
}

static void
Opcode_bbe_lvnx16_x_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc000;
}

static void
Opcode_bbe_lvnx16_x_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b000;
}

static void
Opcode_bbe_lvnx16_xp_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c2000;
}

static void
Opcode_bbe_lvnx16_xp_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12000;
}

static void
Opcode_bbe_lvnx16_xp_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1046c000;
}

static void
Opcode_bbe_lvnx16_xp_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x92000;
}

static void
Opcode_bbe_lvnx16_xp_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6c000;
}

static void
Opcode_bbe_lvnx16_xp_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x55080;
}

static void
Opcode_bbe_lvnx16_xp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x282000;
}

static void
Opcode_bbe_lvnx16_xp_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22000;
}

static void
Opcode_bbe_lvnx16_xp_Slot_f12_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x15000;
}

static void
Opcode_bbe_lvnx16_xp_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8a000;
}

static void
Opcode_bbe_lvnx16_xp_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4000;
}

static void
Opcode_bbe_lvnx16_xp_Slot_f3_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_lvnx16_xp_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x246000;
}

static void
Opcode_bbe_lvnx16_xp_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000;
}

static void
Opcode_bbe_lvnx16_xp_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd000;
}

static void
Opcode_bbe_lvnx16_xp_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c000;
}

static void
Opcode_bbe_lvnx16_xp_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x460000;
}

static void
Opcode_bbe_svnx16_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10170000;
}

static void
Opcode_bbe_svnx16_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102f0000;
}

static void
Opcode_bbe_svnx16_i_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102e0000;
}

static void
Opcode_bbe_svnx16_i_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_svnx16_i_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb0000;
}

static void
Opcode_bbe_svnx16_i_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x70000;
}

static void
Opcode_bbe_svnx16_i_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000;
}

static void
Opcode_bbe_svnx16_i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100000;
}

static void
Opcode_bbe_svnx16_i_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_svnx16_i_n_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x74000;
}

static void
Opcode_bbe_svnx16_i_n_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10322000;
}

static void
Opcode_bbe_svnx16_i_n_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2af000;
}

static void
Opcode_bbe_svnx16_i_n_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e000;
}

static void
Opcode_bbe_svnx16_i_n_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x570000;
}

static void
Opcode_bbe_svnx16_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102eb000;
}

static void
Opcode_bbe_svnx16_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10419000;
}

static void
Opcode_bbe_svnx16_ip_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x73000;
}

static void
Opcode_bbe_svnx16_ip_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10321000;
}

static void
Opcode_bbe_svnx16_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ae000;
}

static void
Opcode_bbe_svnx16_ip_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13000;
}

static void
Opcode_bbe_svnx16_ip_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x147000;
}

static void
Opcode_bbe_svnx16_ip_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xab000;
}

static void
Opcode_bbe_svnx16_ip_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x78000;
}

static void
Opcode_bbe_svnx16_ip_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26f000;
}

static void
Opcode_bbe_svnx16_ip_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58000;
}

static void
Opcode_bbe_svnx16_ip_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2d000;
}

static void
Opcode_bbe_svnx16_ip_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x470000;
}

static void
Opcode_bbe_svnx16_x_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c7000;
}

static void
Opcode_bbe_svnx16_x_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1046d000;
}

static void
Opcode_bbe_svnx16_x_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x75000;
}

static void
Opcode_bbe_svnx16_x_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10309000;
}

static void
Opcode_bbe_svnx16_x_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x287000;
}

static void
Opcode_bbe_svnx16_x_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14000;
}

static void
Opcode_bbe_svnx16_x_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x128000;
}

static void
Opcode_bbe_svnx16_x_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8e000;
}

static void
Opcode_bbe_svnx16_x_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5b000;
}

static void
Opcode_bbe_svnx16_x_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x24b000;
}

static void
Opcode_bbe_svnx16_x_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x34000;
}

static void
Opcode_bbe_svnx16_x_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2f000;
}

static void
Opcode_bbe_svnx16_xp_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c8000;
}

static void
Opcode_bbe_svnx16_xp_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1046e000;
}

static void
Opcode_bbe_svnx16_xp_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x76000;
}

static void
Opcode_bbe_svnx16_xp_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1030a000;
}

static void
Opcode_bbe_svnx16_xp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x288000;
}

static void
Opcode_bbe_svnx16_xp_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x15000;
}

static void
Opcode_bbe_svnx16_xp_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x129000;
}

static void
Opcode_bbe_svnx16_xp_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8f000;
}

static void
Opcode_bbe_svnx16_xp_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c000;
}

static void
Opcode_bbe_svnx16_xp_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x24c000;
}

static void
Opcode_bbe_svnx16_xp_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x35000;
}

static void
Opcode_bbe_svnx16_xp_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30000;
}

static void
Opcode_bbe_svnx16_xp_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x560000;
}

static void
Opcode_bbe_ssnx16_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102a8000;
}

static void
Opcode_bbe_ssnx16_i_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x64000;
}

static void
Opcode_bbe_ssnx16_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x268000;
}

static void
Opcode_bbe_ssnx16_i_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x114000;
}

static void
Opcode_bbe_ssnx16_i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22c000;
}

static void
Opcode_bbe_ssnx16_i_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28000;
}

static void
Opcode_bbe_ssnx16_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102ea000;
}

static void
Opcode_bbe_ssnx16_ip_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x70000;
}

static void
Opcode_bbe_ssnx16_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ad000;
}

static void
Opcode_bbe_ssnx16_ip_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x146000;
}

static void
Opcode_bbe_ssnx16_ip_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa000;
}

static void
Opcode_bbe_ssnx16_ip_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x77000;
}

static void
Opcode_bbe_ssnx16_ip_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26e000;
}

static void
Opcode_bbe_ssnx16_ip_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x54000;
}

static void
Opcode_bbe_ssnx16_x_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c5000;
}

static void
Opcode_bbe_ssnx16_x_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x71000;
}

static void
Opcode_bbe_ssnx16_x_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x285000;
}

static void
Opcode_bbe_ssnx16_x_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11e000;
}

static void
Opcode_bbe_ssnx16_x_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x249000;
}

static void
Opcode_bbe_ssnx16_x_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x32000;
}

static void
Opcode_bbe_ssnx16_xp_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c6000;
}

static void
Opcode_bbe_ssnx16_xp_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x72000;
}

static void
Opcode_bbe_ssnx16_xp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x286000;
}

static void
Opcode_bbe_ssnx16_xp_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11f000;
}

static void
Opcode_bbe_ssnx16_xp_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8d000;
}

static void
Opcode_bbe_ssnx16_xp_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5a000;
}

static void
Opcode_bbe_ssnx16_xp_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x24a000;
}

static void
Opcode_bbe_ssnx16_xp_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x33000;
}

static void
Opcode_bbe_movva16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0400;
}

static void
Opcode_bbe_movva16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x210180;
}

static void
Opcode_bbe_movva16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x190180;
}

static void
Opcode_bbe_movva16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200400;
}

static void
Opcode_bbe_movva16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8001a;
}

static void
Opcode_bbe_movvv_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1032b008;
}

static void
Opcode_bbe_movvv_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x270c08;
}

static void
Opcode_bbe_movvv_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e8008;
}

static void
Opcode_bbe_movvv_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb6008;
}

static void
Opcode_bbe_movvv_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c0f0e;
}

static void
Opcode_bbe_movvv_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9d000;
}

static void
Opcode_bbe_movvv_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x170307;
}

static void
Opcode_bbe_movvv_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ab008;
}

static void
Opcode_bbe_movvv_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280a02;
}

static void
Opcode_bbe_movvv_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x331080;
}

static void
Opcode_bbe_movvv_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc0038;
}

static void
Opcode_bbe_sllinx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x230008;
}

static void
Opcode_bbe_sllinx16_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d8009;
}

static void
Opcode_bbe_sllinx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e000a;
}

static void
Opcode_bbe_sllinx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110007;
}

static void
Opcode_bbe_sllinx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e000d;
}

static void
Opcode_bbe_sllinx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90005;
}

static void
Opcode_bbe_slsinx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x240008;
}

static void
Opcode_bbe_slsinx16_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d800d;
}

static void
Opcode_bbe_slsinx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1f000a;
}

static void
Opcode_bbe_slsinx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x120007;
}

static void
Opcode_bbe_slsinx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1f000d;
}

static void
Opcode_bbe_slsinx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0005;
}

static void
Opcode_bbe_srainx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x250008;
}

static void
Opcode_bbe_srainx16_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e0000;
}

static void
Opcode_bbe_srainx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000b;
}

static void
Opcode_bbe_srainx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x130007;
}

static void
Opcode_bbe_srainx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000e;
}

static void
Opcode_bbe_srainx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb0005;
}

static void
Opcode_bbe_srlinx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x260008;
}

static void
Opcode_bbe_srlinx16_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e0004;
}

static void
Opcode_bbe_srlinx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x19000b;
}

static void
Opcode_bbe_srlinx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x140007;
}

static void
Opcode_bbe_srlinx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x19000e;
}

static void
Opcode_bbe_srlinx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc0005;
}

static void
Opcode_bbe_sllnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28050a;
}

static void
Opcode_bbe_sllnx16_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e0001;
}

static void
Opcode_bbe_sllnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180a0e;
}

static void
Opcode_bbe_sllnx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180203;
}

static void
Opcode_bbe_sllnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180e0f;
}

static void
Opcode_bbe_sllnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x800c3;
}

static void
Opcode_bbe_srlnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28050d;
}

static void
Opcode_bbe_srlnx16_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e0007;
}

static void
Opcode_bbe_srlnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180d0e;
}

static void
Opcode_bbe_srlnx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180304;
}

static void
Opcode_bbe_srlnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280102;
}

static void
Opcode_bbe_srlnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x800f3;
}

static void
Opcode_bbe_slanx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280509;
}

static void
Opcode_bbe_slanx16_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e000e;
}

static void
Opcode_bbe_slanx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18090e;
}

static void
Opcode_bbe_slanx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180302;
}

static void
Opcode_bbe_slanx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180d0f;
}

static void
Opcode_bbe_slanx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x800b3;
}

static void
Opcode_bbe_sranx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28050c;
}

static void
Opcode_bbe_sranx16_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e0005;
}

static void
Opcode_bbe_sranx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180c0e;
}

static void
Opcode_bbe_sranx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180204;
}

static void
Opcode_bbe_sranx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280002;
}

static void
Opcode_bbe_sranx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x800e3;
}

static void
Opcode_bbe_slsnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28050b;
}

static void
Opcode_bbe_slsnx16_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e0003;
}

static void
Opcode_bbe_slsnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180b0e;
}

static void
Opcode_bbe_slsnx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180303;
}

static void
Opcode_bbe_slsnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180f0f;
}

static void
Opcode_bbe_slsnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x800d3;
}

static void
Opcode_bbe_srsnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28050e;
}

static void
Opcode_bbe_srsnx16_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e0009;
}

static void
Opcode_bbe_srsnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180e0e;
}

static void
Opcode_bbe_srsnx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180205;
}

static void
Opcode_bbe_srsnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280202;
}

static void
Opcode_bbe_srsnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80008;
}

static void
Opcode_bbe_xornx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102f9000;
}

static void
Opcode_bbe_xornx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x220008;
}

static void
Opcode_bbe_xornx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2bd000;
}

static void
Opcode_bbe_xornx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1d000a;
}

static void
Opcode_bbe_xornx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100007;
}

static void
Opcode_bbe_xornx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27d000;
}

static void
Opcode_bbe_andnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102f0000;
}

static void
Opcode_bbe_andnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x230006;
}

static void
Opcode_bbe_andnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b4000;
}

static void
Opcode_bbe_andnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1f0008;
}

static void
Opcode_bbe_andnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x274000;
}

static void
Opcode_bbe_andnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1b000c;
}

static void
Opcode_bbe_ornx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102f6000;
}

static void
Opcode_bbe_ornx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x240007;
}

static void
Opcode_bbe_ornx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ba000;
}

static void
Opcode_bbe_ornx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e0009;
}

static void
Opcode_bbe_ornx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110006;
}

static void
Opcode_bbe_ornx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27a000;
}

static void
Opcode_bbe_ornx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a000d;
}

static void
Opcode_bbe_notnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1032b00b;
}

static void
Opcode_bbe_notnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x270f08;
}

static void
Opcode_bbe_notnx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x82002;
}

static void
Opcode_bbe_notnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e800b;
}

static void
Opcode_bbe_notnx16_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb600b;
}

static void
Opcode_bbe_notnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1f0f0e;
}

static void
Opcode_bbe_notnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ab00b;
}

static void
Opcode_bbe_notnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x290b02;
}

static void
Opcode_bbe_notnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf0038;
}

static void
Opcode_bbe_addnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102ee000;
}

static void
Opcode_bbe_addnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200006;
}

static void
Opcode_bbe_addnx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7a000;
}

static void
Opcode_bbe_addnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b2000;
}

static void
Opcode_bbe_addnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c0008;
}

static void
Opcode_bbe_addnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x97000;
}

static void
Opcode_bbe_addnx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x140005;
}

static void
Opcode_bbe_addnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x272000;
}

static void
Opcode_bbe_addnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000c;
}

static void
Opcode_bbe_addnx16_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x34000;
}

static void
Opcode_bbe_addnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80004;
}

static void
Opcode_bbe_subnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102f7000;
}

static void
Opcode_bbe_subnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x270007;
}

static void
Opcode_bbe_subnx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000;
}

static void
Opcode_bbe_subnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2bb000;
}

static void
Opcode_bbe_subnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a000a;
}

static void
Opcode_bbe_subnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9b000;
}

static void
Opcode_bbe_subnx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x150006;
}

static void
Opcode_bbe_subnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27b000;
}

static void
Opcode_bbe_subnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1b000d;
}

static void
Opcode_bbe_subnx16_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36000;
}

static void
Opcode_bbe_subnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf0004;
}

static void
Opcode_bbe_negnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1032b009;
}

static void
Opcode_bbe_negnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x270d08;
}

static void
Opcode_bbe_negnx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x82000;
}

static void
Opcode_bbe_negnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e8009;
}

static void
Opcode_bbe_negnx16_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb6009;
}

static void
Opcode_bbe_negnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1d0f0e;
}

static void
Opcode_bbe_negnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9d001;
}

static void
Opcode_bbe_negnx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x170407;
}

static void
Opcode_bbe_negnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ab009;
}

static void
Opcode_bbe_negnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280b02;
}

static void
Opcode_bbe_negnx16_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x331090;
}

static void
Opcode_bbe_negnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd0038;
}

static void
Opcode_bbe_minnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102f3000;
}

static void
Opcode_bbe_minnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200007;
}

static void
Opcode_bbe_minnx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7e000;
}

static void
Opcode_bbe_minnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b7000;
}

static void
Opcode_bbe_minnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a0009;
}

static void
Opcode_bbe_minnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x277000;
}

static void
Opcode_bbe_minnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e000c;
}

static void
Opcode_bbe_minnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc0004;
}

static void
Opcode_bbe_minunx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102f4000;
}

static void
Opcode_bbe_minunx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x210007;
}

static void
Opcode_bbe_minunx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7f000;
}

static void
Opcode_bbe_minunx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b8000;
}

static void
Opcode_bbe_minunx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1b0009;
}

static void
Opcode_bbe_minunx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x278000;
}

static void
Opcode_bbe_minunx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1f000c;
}

static void
Opcode_bbe_minunx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd0004;
}

static void
Opcode_bbe_maxnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102f1000;
}

static void
Opcode_bbe_maxnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x260006;
}

static void
Opcode_bbe_maxnx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7c000;
}

static void
Opcode_bbe_maxnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b5000;
}

static void
Opcode_bbe_maxnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180009;
}

static void
Opcode_bbe_maxnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x275000;
}

static void
Opcode_bbe_maxnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c000c;
}

static void
Opcode_bbe_maxnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0004;
}

static void
Opcode_bbe_maxunx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102f2000;
}

static void
Opcode_bbe_maxunx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x270006;
}

static void
Opcode_bbe_maxunx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7d000;
}

static void
Opcode_bbe_maxunx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b6000;
}

static void
Opcode_bbe_maxunx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x190009;
}

static void
Opcode_bbe_maxunx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x276000;
}

static void
Opcode_bbe_maxunx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1d000c;
}

static void
Opcode_bbe_maxunx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb0004;
}

static void
Opcode_bbe_mulsgnnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x220007;
}

static void
Opcode_bbe_mulsgnnx16_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x538110;
}

static void
Opcode_bbe_mulsgnnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c0009;
}

static void
Opcode_bbe_mulsgnnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000d;
}

static void
Opcode_bbe_mulsgnnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0004;
}

static void
Opcode_bbe_nsanx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20c20b;
}

static void
Opcode_bbe_nsanx16_Slot_f1_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6420;
}

static void
Opcode_bbe_nsanx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x189a0f;
}

static void
Opcode_bbe_nsanx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x181206;
}

static void
Opcode_bbe_nsanx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x140804;
}

static void
Opcode_bbe_nsanx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x288902;
}

static void
Opcode_bbe_nsanx16_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3310c0;
}

static void
Opcode_bbe_nsanx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80068;
}

static void
Opcode_bbe_nsaunx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20d20b;
}

static void
Opcode_bbe_nsaunx16_Slot_f1_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6620;
}

static void
Opcode_bbe_nsaunx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x189c0f;
}

static void
Opcode_bbe_nsaunx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100805;
}

static void
Opcode_bbe_nsaunx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28a902;
}

static void
Opcode_bbe_nsaunx16_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3310e0;
}

static void
Opcode_bbe_nsaunx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80148;
}

static void
Opcode_bbe_ltnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10320020;
}

static void
Opcode_bbe_ltnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20500b;
}

static void
Opcode_bbe_ltnx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x88400;
}

static void
Opcode_bbe_ltnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0020;
}

static void
Opcode_bbe_ltnx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3000c;
}

static void
Opcode_bbe_ltnx16_Slot_f1_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4000;
}

static void
Opcode_bbe_ltnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18500f;
}

static void
Opcode_bbe_ltnx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103008;
}

static void
Opcode_bbe_ltnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0020;
}

static void
Opcode_bbe_ltnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x285003;
}

static void
Opcode_bbe_ltnx16_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x311000;
}

static void
Opcode_bbe_ltnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80a06;
}

static void
Opcode_bbe_lenx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10320000;
}

static void
Opcode_bbe_lenx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20300b;
}

static void
Opcode_bbe_lenx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x88200;
}

static void
Opcode_bbe_lenx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0000;
}

static void
Opcode_bbe_lenx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000c;
}

static void
Opcode_bbe_lenx16_Slot_f1_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3000;
}

static void
Opcode_bbe_lenx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18300f;
}

static void
Opcode_bbe_lenx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101008;
}

static void
Opcode_bbe_lenx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0000;
}

static void
Opcode_bbe_lenx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x283003;
}

static void
Opcode_bbe_lenx16_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x301000;
}

static void
Opcode_bbe_lenx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80907;
}

static void
Opcode_bbe_eqnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102b80e0;
}

static void
Opcode_bbe_eqnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20100b;
}

static void
Opcode_bbe_eqnx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x88000;
}

static void
Opcode_bbe_eqnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2780e0;
}

static void
Opcode_bbe_eqnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18100f;
}

static void
Opcode_bbe_eqnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2380e0;
}

static void
Opcode_bbe_eqnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x281003;
}

static void
Opcode_bbe_eqnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80906;
}

static void
Opcode_bbe_neqnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10320040;
}

static void
Opcode_bbe_neqnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20700b;
}

static void
Opcode_bbe_neqnx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x88500;
}

static void
Opcode_bbe_neqnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0030;
}

static void
Opcode_bbe_neqnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18700f;
}

static void
Opcode_bbe_neqnx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x105008;
}

static void
Opcode_bbe_neqnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0040;
}

static void
Opcode_bbe_neqnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x287003;
}

static void
Opcode_bbe_neqnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80b06;
}

static void
Opcode_bbe_ltunx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10320030;
}

static void
Opcode_bbe_ltunx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20600b;
}

static void
Opcode_bbe_ltunx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3800c;
}

static void
Opcode_bbe_ltunx16_Slot_f1_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4800;
}

static void
Opcode_bbe_ltunx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18600f;
}

static void
Opcode_bbe_ltunx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104008;
}

static void
Opcode_bbe_ltunx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0030;
}

static void
Opcode_bbe_ltunx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x286003;
}

static void
Opcode_bbe_ltunx16_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x311800;
}

static void
Opcode_bbe_ltunx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80306;
}

static void
Opcode_bbe_leunx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10320010;
}

static void
Opcode_bbe_leunx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20400b;
}

static void
Opcode_bbe_leunx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x88300;
}

static void
Opcode_bbe_leunx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0010;
}

static void
Opcode_bbe_leunx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2800c;
}

static void
Opcode_bbe_leunx16_Slot_f1_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3800;
}

static void
Opcode_bbe_leunx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18400f;
}

static void
Opcode_bbe_leunx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102008;
}

static void
Opcode_bbe_leunx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0010;
}

static void
Opcode_bbe_leunx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x284003;
}

static void
Opcode_bbe_leunx16_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x301800;
}

static void
Opcode_bbe_leunx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80206;
}

static void
Opcode_bbe_raddnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20002a;
}

static void
Opcode_bbe_raddnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18002d;
}

static void
Opcode_bbe_raddnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280021;
}

static void
Opcode_bbe_raddnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80b07;
}

static void
Opcode_bbe_rmaxnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22002a;
}

static void
Opcode_bbe_rmaxnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c002d;
}

static void
Opcode_bbe_rmaxnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0021;
}

static void
Opcode_bbe_rmaxnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0b07;
}

static void
Opcode_bbe_rminnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x23002a;
}

static void
Opcode_bbe_rminnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e002d;
}

static void
Opcode_bbe_rminnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b0021;
}

static void
Opcode_bbe_rminnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc0b07;
}

static void
Opcode_bbe_rmaxunx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22003a;
}

static void
Opcode_bbe_rmaxunx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1d002d;
}

static void
Opcode_bbe_rmaxunx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0031;
}

static void
Opcode_bbe_rmaxunx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb0b07;
}

static void
Opcode_bbe_rminunx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x23003a;
}

static void
Opcode_bbe_rminunx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1f002d;
}

static void
Opcode_bbe_rminunx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b0031;
}

static void
Opcode_bbe_rminunx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd0b07;
}

static void
Opcode_bbe_rbminnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200099;
}

static void
Opcode_bbe_rbminnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18009c;
}

static void
Opcode_bbe_rbminnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280050;
}

static void
Opcode_bbe_rbminnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80307;
}

static void
Opcode_bbe_rbmaxnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200089;
}

static void
Opcode_bbe_rbmaxnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18008c;
}

static void
Opcode_bbe_rbmaxnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280040;
}

static void
Opcode_bbe_rbmaxnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80a07;
}

static void
Opcode_bbe_bmaxnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10240000;
}

static void
Opcode_bbe_bmaxnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180005;
}

static void
Opcode_bbe_bmaxnx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38000;
}

static void
Opcode_bbe_bmaxnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200000;
}

static void
Opcode_bbe_bmaxnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100005;
}

static void
Opcode_bbe_bmaxnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c8000;
}

static void
Opcode_bbe_bmaxnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100005;
}

static void
Opcode_bbe_bmaxnx16_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000;
}

static void
Opcode_bbe_bminnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10248000;
}

static void
Opcode_bbe_bminnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180006;
}

static void
Opcode_bbe_bminnx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40000;
}

static void
Opcode_bbe_bminnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x208000;
}

static void
Opcode_bbe_bminnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100006;
}

static void
Opcode_bbe_bminnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1d0000;
}

static void
Opcode_bbe_bminnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100006;
}

static void
Opcode_bbe_bminnx16_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000;
}

static void
Opcode_bbe_nandnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102f5000;
}

static void
Opcode_bbe_nandnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x230007;
}

static void
Opcode_bbe_nandnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b9000;
}

static void
Opcode_bbe_nandnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1d0009;
}

static void
Opcode_bbe_nandnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x279000;
}

static void
Opcode_bbe_nandnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x19000d;
}

static void
Opcode_bbe_movnx16t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10260000;
}

static void
Opcode_bbe_movnx16t_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000c;
}

static void
Opcode_bbe_movnx16t_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x48000;
}

static void
Opcode_bbe_movnx16t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x220000;
}

static void
Opcode_bbe_movnx16t_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000f;
}

static void
Opcode_bbe_movnx16t_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100002;
}

static void
Opcode_bbe_movnx16t_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e8000;
}

static void
Opcode_bbe_movnx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180002;
}

static void
Opcode_bbe_movnx16t_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000;
}

static void
Opcode_bbe_movnx16t_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80001;
}

static void
Opcode_bbe_mulnx16packs_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5f8010;
}

static void
Opcode_bbe_mulnx16packs_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x94000;
}

static void
Opcode_bbe_muluusnx16_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5000d;
}

static void
Opcode_bbe_muluusnx16_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2dc006;
}

static void
Opcode_bbe_muluusnx16_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x23002;
}

static void
Opcode_bbe_muluusnx16_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x618308;
}

static void
Opcode_bbe_muluusnx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20700;
}

static void
Opcode_bbe_muluusnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa4700;
}

static void
Opcode_bbe_muluusnx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11cb00;
}

static void
Opcode_bbe_muluusnx16_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1800d;
}

static void
Opcode_bbe_addsnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102ef000;
}

static void
Opcode_bbe_addsnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x210006;
}

static void
Opcode_bbe_addsnx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7b000;
}

static void
Opcode_bbe_addsnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b3000;
}

static void
Opcode_bbe_addsnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1d0008;
}

static void
Opcode_bbe_addsnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x98000;
}

static void
Opcode_bbe_addsnx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x150005;
}

static void
Opcode_bbe_addsnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x273000;
}

static void
Opcode_bbe_addsnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x19000c;
}

static void
Opcode_bbe_addsnx16_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x35000;
}

static void
Opcode_bbe_addsnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90004;
}

static void
Opcode_bbe_subsnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102f8000;
}

static void
Opcode_bbe_subsnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200008;
}

static void
Opcode_bbe_subsnx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x81000;
}

static void
Opcode_bbe_subsnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2bc000;
}

static void
Opcode_bbe_subsnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1b000a;
}

static void
Opcode_bbe_subsnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9c000;
}

static void
Opcode_bbe_subsnx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x160006;
}

static void
Opcode_bbe_subsnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27c000;
}

static void
Opcode_bbe_subsnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c000d;
}

static void
Opcode_bbe_subsnx16_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x37000;
}

static void
Opcode_bbe_subsnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80005;
}

static void
Opcode_bbe_negsnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1032b00a;
}

static void
Opcode_bbe_negsnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x270e08;
}

static void
Opcode_bbe_negsnx16_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x82001;
}

static void
Opcode_bbe_negsnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e800a;
}

static void
Opcode_bbe_negsnx16_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb600a;
}

static void
Opcode_bbe_negsnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e0f0e;
}

static void
Opcode_bbe_negsnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9d002;
}

static void
Opcode_bbe_negsnx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x170507;
}

static void
Opcode_bbe_negsnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ab00a;
}

static void
Opcode_bbe_negsnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x290a02;
}

static void
Opcode_bbe_negsnx16_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3310a0;
}

static void
Opcode_bbe_negsnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0038;
}

static void
Opcode_bbe_lvnx16t_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10060000;
}

static void
Opcode_bbe_lvnx16t_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10160000;
}

static void
Opcode_bbe_lvnx16t_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60000;
}

static void
Opcode_bbe_lvnx16t_i_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000;
}

static void
Opcode_bbe_lvnx16t_i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000;
}

static void
Opcode_bbe_lvnx16t_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10208000;
}

static void
Opcode_bbe_lvnx16t_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10398000;
}

static void
Opcode_bbe_lvnx16t_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c8000;
}

static void
Opcode_bbe_lvnx16t_ip_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x190000;
}

static void
Opcode_bbe_lvnx16t_x_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101c8000;
}

static void
Opcode_bbe_lvnx16t_x_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10360000;
}

static void
Opcode_bbe_lvnx16t_x_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x188000;
}

static void
Opcode_bbe_lvnx16t_x_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x158000;
}

static void
Opcode_bbe_lvnx16t_xp_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101d0000;
}

static void
Opcode_bbe_lvnx16t_xp_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10368000;
}

static void
Opcode_bbe_lvnx16t_xp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x190000;
}

static void
Opcode_bbe_lvnx16t_xp_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x160000;
}

static void
Opcode_bbe_svnx16t_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100a0000;
}

static void
Opcode_bbe_svnx16t_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101a0000;
}

static void
Opcode_bbe_svnx16t_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0000;
}

static void
Opcode_bbe_svnx16t_i_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000;
}

static void
Opcode_bbe_svnx16t_i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60000;
}

static void
Opcode_bbe_svnx16t_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10218000;
}

static void
Opcode_bbe_svnx16t_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103a8000;
}

static void
Opcode_bbe_svnx16t_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1d8000;
}

static void
Opcode_bbe_svnx16t_ip_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100000;
}

static void
Opcode_bbe_svnx16t_ip_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a0000;
}

static void
Opcode_bbe_svnx16t_x_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101f0000;
}

static void
Opcode_bbe_svnx16t_x_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10380000;
}

static void
Opcode_bbe_svnx16t_x_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1b0000;
}

static void
Opcode_bbe_svnx16t_x_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe8000;
}

static void
Opcode_bbe_svnx16t_x_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x178000;
}

static void
Opcode_bbe_svnx16t_xp_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101f8000;
}

static void
Opcode_bbe_svnx16t_xp_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10388000;
}

static void
Opcode_bbe_svnx16t_xp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1b8000;
}

static void
Opcode_bbe_svnx16t_xp_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf0000;
}

static void
Opcode_bbe_svnx16t_xp_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180000;
}

static void
Opcode_bbe_raddnx16t_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200039;
}

static void
Opcode_bbe_raddnx16t_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18003c;
}

static void
Opcode_bbe_raddnx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280030;
}

static void
Opcode_bbe_raddnx16f_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200029;
}

static void
Opcode_bbe_raddnx16f_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18002c;
}

static void
Opcode_bbe_raddnx16f_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280020;
}

static void
Opcode_bbe_rmaxnx16t_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000b9;
}

static void
Opcode_bbe_rmaxnx16t_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1800bc;
}

static void
Opcode_bbe_rmaxnx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280070;
}

static void
Opcode_bbe_rmaxnx16f_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000a9;
}

static void
Opcode_bbe_rmaxnx16f_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1800ac;
}

static void
Opcode_bbe_rmaxnx16f_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280060;
}

static void
Opcode_bbe_rminnx16t_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000f9;
}

static void
Opcode_bbe_rminnx16t_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1800fc;
}

static void
Opcode_bbe_rminnx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2800f0;
}

static void
Opcode_bbe_rminnx16f_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000e9;
}

static void
Opcode_bbe_rminnx16f_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1800ec;
}

static void
Opcode_bbe_rminnx16f_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2800e0;
}

static void
Opcode_bbe_rmaxunx16t_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000d9;
}

static void
Opcode_bbe_rmaxunx16t_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1800dc;
}

static void
Opcode_bbe_rmaxunx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2800d0;
}

static void
Opcode_bbe_rmaxunx16f_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000c9;
}

static void
Opcode_bbe_rmaxunx16f_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1800cc;
}

static void
Opcode_bbe_rmaxunx16f_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2800c0;
}

static void
Opcode_bbe_rminunx16t_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20001a;
}

static void
Opcode_bbe_rminunx16t_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18001d;
}

static void
Opcode_bbe_rminunx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280011;
}

static void
Opcode_bbe_rminunx16f_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000a;
}

static void
Opcode_bbe_rminunx16f_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000d;
}

static void
Opcode_bbe_rminunx16f_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280001;
}

static void
Opcode_bbe_addnx16t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10228000;
}

static void
Opcode_bbe_addnx16t_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180001;
}

static void
Opcode_bbe_addnx16t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e8000;
}

static void
Opcode_bbe_addnx16t_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100001;
}

static void
Opcode_bbe_addnx16t_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1b0000;
}

static void
Opcode_bbe_addnx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100001;
}

static void
Opcode_bbe_addnx16f_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10220000;
}

static void
Opcode_bbe_addnx16f_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180000;
}

static void
Opcode_bbe_addnx16f_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e0000;
}

static void
Opcode_bbe_addnx16f_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100000;
}

static void
Opcode_bbe_addnx16f_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a8000;
}

static void
Opcode_bbe_addnx16f_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100000;
}

static void
Opcode_bbe_subnx16t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10270000;
}

static void
Opcode_bbe_subnx16t_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000e;
}

static void
Opcode_bbe_subnx16t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x230000;
}

static void
Opcode_bbe_subnx16t_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180001;
}

static void
Opcode_bbe_subnx16t_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1f8000;
}

static void
Opcode_bbe_subnx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180004;
}

static void
Opcode_bbe_subnx16f_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10268000;
}

static void
Opcode_bbe_subnx16f_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000d;
}

static void
Opcode_bbe_subnx16f_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x228000;
}

static void
Opcode_bbe_subnx16f_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180000;
}

static void
Opcode_bbe_subnx16f_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1f0000;
}

static void
Opcode_bbe_subnx16f_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180003;
}

static void
Opcode_bbe_negnx16t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10328005;
}

static void
Opcode_bbe_negnx16t_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280505;
}

static void
Opcode_bbe_negnx16t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e8005;
}

static void
Opcode_bbe_negnx16t_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb1008;
}

static void
Opcode_bbe_negnx16t_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18050e;
}

static void
Opcode_bbe_negnx16t_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180300;
}

static void
Opcode_bbe_negnx16t_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a8005;
}

static void
Opcode_bbe_negnx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18090f;
}

static void
Opcode_bbe_negnx16f_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10328004;
}

static void
Opcode_bbe_negnx16f_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280504;
}

static void
Opcode_bbe_negnx16f_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e8004;
}

static void
Opcode_bbe_negnx16f_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb1000;
}

static void
Opcode_bbe_negnx16f_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18040e;
}

static void
Opcode_bbe_negnx16f_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180200;
}

static void
Opcode_bbe_negnx16f_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a8004;
}

static void
Opcode_bbe_negnx16f_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18080f;
}

static void
Opcode_bbe_negnx16f_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80028;
}

static void
Opcode_bbe_maxnx16t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10258000;
}

static void
Opcode_bbe_maxnx16t_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000b;
}

static void
Opcode_bbe_maxnx16t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x218000;
}

static void
Opcode_bbe_maxnx16t_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100008;
}

static void
Opcode_bbe_maxnx16t_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e0000;
}

static void
Opcode_bbe_maxnx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000b;
}

static void
Opcode_bbe_maxnx16f_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10250000;
}

static void
Opcode_bbe_maxnx16f_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000a;
}

static void
Opcode_bbe_maxnx16f_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x210000;
}

static void
Opcode_bbe_maxnx16f_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100007;
}

static void
Opcode_bbe_maxnx16f_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1d8000;
}

static void
Opcode_bbe_maxnx16f_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000a;
}

static void
Opcode_bbe_minnx16t_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000c;
}

static void
Opcode_bbe_minnx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000f;
}

static void
Opcode_bbe_minnx16f_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000b;
}

static void
Opcode_bbe_minnx16f_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000e;
}

static void
Opcode_bbe_maxunx16t_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000a;
}

static void
Opcode_bbe_maxunx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000d;
}

static void
Opcode_bbe_maxunx16f_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100009;
}

static void
Opcode_bbe_maxunx16f_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000c;
}

static void
Opcode_bbe_minunx16t_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000e;
}

static void
Opcode_bbe_minunx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180001;
}

static void
Opcode_bbe_minunx16f_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000d;
}

static void
Opcode_bbe_minunx16f_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180000;
}

static void
Opcode_bbe_addsnx16t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10238000;
}

static void
Opcode_bbe_addsnx16t_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180003;
}

static void
Opcode_bbe_addsnx16t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1f8000;
}

static void
Opcode_bbe_addsnx16t_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100003;
}

static void
Opcode_bbe_addsnx16t_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c0000;
}

static void
Opcode_bbe_addsnx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100003;
}

static void
Opcode_bbe_addsnx16f_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10230000;
}

static void
Opcode_bbe_addsnx16f_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180002;
}

static void
Opcode_bbe_addsnx16f_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1f0000;
}

static void
Opcode_bbe_addsnx16f_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100002;
}

static void
Opcode_bbe_addsnx16f_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1b8000;
}

static void
Opcode_bbe_addsnx16f_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100002;
}

static void
Opcode_bbe_subsnx16t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10280000;
}

static void
Opcode_bbe_subsnx16t_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200000;
}

static void
Opcode_bbe_subsnx16t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x240000;
}

static void
Opcode_bbe_subsnx16t_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180003;
}

static void
Opcode_bbe_subsnx16t_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x208000;
}

static void
Opcode_bbe_subsnx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180006;
}

static void
Opcode_bbe_subsnx16f_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10278000;
}

static void
Opcode_bbe_subsnx16f_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000f;
}

static void
Opcode_bbe_subsnx16f_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x238000;
}

static void
Opcode_bbe_subsnx16f_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180002;
}

static void
Opcode_bbe_subsnx16f_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200000;
}

static void
Opcode_bbe_subsnx16f_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180005;
}

static void
Opcode_bbe_negsnx16t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10328007;
}

static void
Opcode_bbe_negsnx16t_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280507;
}

static void
Opcode_bbe_negsnx16t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e8007;
}

static void
Opcode_bbe_negsnx16t_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb2008;
}

static void
Opcode_bbe_negsnx16t_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18070e;
}

static void
Opcode_bbe_negsnx16t_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180301;
}

static void
Opcode_bbe_negsnx16t_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a8007;
}

static void
Opcode_bbe_negsnx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180b0f;
}

static void
Opcode_bbe_negsnx16f_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10328006;
}

static void
Opcode_bbe_negsnx16f_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280506;
}

static void
Opcode_bbe_negsnx16f_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e8006;
}

static void
Opcode_bbe_negsnx16f_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb2000;
}

static void
Opcode_bbe_negsnx16f_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18060e;
}

static void
Opcode_bbe_negsnx16f_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180201;
}

static void
Opcode_bbe_negsnx16f_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a8006;
}

static void
Opcode_bbe_negsnx16f_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180a0f;
}

static void
Opcode_bbe_lvnx16t_ic_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102b8090;
}

static void
Opcode_bbe_lvnx16t_ic_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x23020;
}

static void
Opcode_bbe_lvnx16t_ic_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104a0010;
}

static void
Opcode_bbe_lvnx16t_ic_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa3080;
}

static void
Opcode_bbe_lvnx16t_ic_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x65080;
}

static void
Opcode_bbe_lvnx16t_ic_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x278090;
}

static void
Opcode_bbe_lvnx16t_ic_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x33020;
}

static void
Opcode_bbe_lvnx16t_ic_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb4080;
}

static void
Opcode_bbe_lvnx16t_ic_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x238090;
}

static void
Opcode_bbe_lvnx16t_ic_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1d080;
}

static void
Opcode_bbe_lvnx16t_ic_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe080;
}

static void
Opcode_bbe_svnx16t_ic_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102b80b0;
}

static void
Opcode_bbe_svnx16t_ic_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104a0030;
}

static void
Opcode_bbe_svnx16t_ic_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2780b0;
}

static void
Opcode_bbe_svnx16t_ic_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x150010;
}

static void
Opcode_bbe_svnx16t_ic_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb5080;
}

static void
Opcode_bbe_svnx16t_ic_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7b080;
}

static void
Opcode_bbe_svnx16t_ic_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2380b0;
}

static void
Opcode_bbe_svnx16t_ic_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x56080;
}

static void
Opcode_bbe_lvnx16_ic_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102fd020;
}

static void
Opcode_bbe_lvnx16_ic_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x270b0;
}

static void
Opcode_bbe_lvnx16_ic_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104a0070;
}

static void
Opcode_bbe_lvnx16_ic_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa40a0;
}

static void
Opcode_bbe_lvnx16_ic_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x83000;
}

static void
Opcode_bbe_lvnx16_ic_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x67080;
}

static void
Opcode_bbe_lvnx16_ic_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e1080;
}

static void
Opcode_bbe_lvnx16_ic_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x370b0;
}

static void
Opcode_bbe_lvnx16_ic_Slot_f12_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x160c0;
}

static void
Opcode_bbe_lvnx16_ic_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb7010;
}

static void
Opcode_bbe_lvnx16_ic_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a1080;
}

static void
Opcode_bbe_lvnx16_ic_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x210a0;
}

static void
Opcode_bbe_lvnx16_ic_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38040;
}

static void
Opcode_bbe_svnx16_ic_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102fe020;
}

static void
Opcode_bbe_svnx16_ic_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104a1060;
}

static void
Opcode_bbe_svnx16_ic_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x83010;
}

static void
Opcode_bbe_svnx16_ic_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e2080;
}

static void
Opcode_bbe_svnx16_ic_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16000;
}

static void
Opcode_bbe_svnx16_ic_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14a010;
}

static void
Opcode_bbe_svnx16_ic_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb7020;
}

static void
Opcode_bbe_svnx16_ic_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x81040;
}

static void
Opcode_bbe_svnx16_ic_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a2080;
}

static void
Opcode_bbe_svnx16_ic_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58030;
}

static void
Opcode_bbe_svnx16_ic_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x39040;
}

static void
Opcode_bbe_lalign_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10300000;
}

static void
Opcode_bbe_lalign_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10480000;
}

static void
Opcode_bbe_lalign_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0000;
}

static void
Opcode_bbe_lalign_i_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000;
}

static void
Opcode_bbe_lalign_i_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7c000;
}

static void
Opcode_bbe_lalign_i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280000;
}

static void
Opcode_bbe_lalign_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10300200;
}

static void
Opcode_bbe_lalign_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10460a00;
}

static void
Opcode_bbe_lalign_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0200;
}

static void
Opcode_bbe_lalign_ip_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc000;
}

static void
Opcode_bbe_lalign_ip_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7c400;
}

static void
Opcode_bbe_lalign_ip_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280200;
}

static void
Opcode_bbe_lalign_ip_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14000;
}

static void
Opcode_bbe_salign_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10300100;
}

static void
Opcode_bbe_salign_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0100;
}

static void
Opcode_bbe_salign_i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280100;
}

static void
Opcode_bbe_salign_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10300300;
}

static void
Opcode_bbe_salign_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0300;
}

static void
Opcode_bbe_salign_ip_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7c500;
}

static void
Opcode_bbe_salign_ip_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280300;
}

static void
Opcode_bbe_la_pp_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10308310;
}

static void
Opcode_bbe_la_pp_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104a4050;
}

static void
Opcode_bbe_la_pp_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x88710;
}

static void
Opcode_bbe_la_pp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c8310;
}

static void
Opcode_bbe_la_pp_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x81b0;
}

static void
Opcode_bbe_la_pp_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80150;
}

static void
Opcode_bbe_la_pp_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x288310;
}

static void
Opcode_bbe_la_pp_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14300;
}

static void
Opcode_bbe_la_pp_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38150;
}

static void
Opcode_bbe_sapos_fp_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10308320;
}

static void
Opcode_bbe_sapos_fp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c8320;
}

static void
Opcode_bbe_sapos_fp_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80250;
}

static void
Opcode_bbe_sapos_fp_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x288320;
}

static void
Opcode_bbe_malign_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10308340;
}

static void
Opcode_bbe_malign_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e00a4;
}

static void
Opcode_bbe_malign_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80064;
}

static void
Opcode_bbe_malign_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x288340;
}

static void
Opcode_bbe_zalign_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10308344;
}

static void
Opcode_bbe_zalign_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e01a4;
}

static void
Opcode_bbe_zalign_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80164;
}

static void
Opcode_bbe_zalign_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x288344;
}

static void
Opcode_bbe_lanx16_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10320070;
}

static void
Opcode_bbe_lanx16_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104a0050;
}

static void
Opcode_bbe_lanx16_ip_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x84010;
}

static void
Opcode_bbe_lanx16_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e4050;
}

static void
Opcode_bbe_lanx16_ip_Slot_f12_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16040;
}

static void
Opcode_bbe_lanx16_ip_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8070;
}

static void
Opcode_bbe_lanx16_ip_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0070;
}

static void
Opcode_bbe_lanx16_ip_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10010;
}

static void
Opcode_bbe_lanx16_ip_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38010;
}

static void
Opcode_bbe_lanx16_ip_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x860000;
}

static void
Opcode_bbe_sanx16_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10324070;
}

static void
Opcode_bbe_sanx16_ip_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x84030;
}

static void
Opcode_bbe_sanx16_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0070;
}

static void
Opcode_bbe_sanx16_ip_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x150030;
}

static void
Opcode_bbe_sanx16_ip_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80010;
}

static void
Opcode_bbe_sanx16_ip_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a4070;
}

static void
Opcode_bbe_sanx16_ip_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38030;
}

static void
Opcode_bbe_sanx16_ip_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x860010;
}

static void
Opcode_bbe_lavnx16_xp_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10288000;
}

static void
Opcode_bbe_lavnx16_xp_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103b0000;
}

static void
Opcode_bbe_lavnx16_xp_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50000;
}

static void
Opcode_bbe_lavnx16_xp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x248000;
}

static void
Opcode_bbe_lavnx16_xp_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_lavnx16_xp_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x210000;
}

static void
Opcode_bbe_lavnx16_xp_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_lavnx16_xp_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000;
}

static void
Opcode_bbe_lavnx16_xp_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60000;
}

static void
Opcode_bbe_savnx16_xp_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10290000;
}

static void
Opcode_bbe_savnx16_xp_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c000;
}

static void
Opcode_bbe_savnx16_xp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x250000;
}

static void
Opcode_bbe_savnx16_xp_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10c000;
}

static void
Opcode_bbe_savnx16_xp_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4c000;
}

static void
Opcode_bbe_savnx16_xp_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x214000;
}

static void
Opcode_bbe_savnx16_xp_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x24000;
}

static void
Opcode_bbe_savnx16_xp_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x70000;
}

static void
Opcode_bbe_lapos_pc_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10308300;
}

static void
Opcode_bbe_lapos_pc_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104a4040;
}

static void
Opcode_bbe_lapos_pc_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x88700;
}

static void
Opcode_bbe_lapos_pc_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c8300;
}

static void
Opcode_bbe_lapos_pc_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80b0;
}

static void
Opcode_bbe_lapos_pc_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80050;
}

static void
Opcode_bbe_lapos_pc_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x288300;
}

static void
Opcode_bbe_lapos_pc_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14200;
}

static void
Opcode_bbe_lapos_pc_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38050;
}

static void
Opcode_bbe_lanx16_ic_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10320060;
}

static void
Opcode_bbe_lanx16_ic_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104a0040;
}

static void
Opcode_bbe_lanx16_ic_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x84000;
}

static void
Opcode_bbe_lanx16_ic_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0050;
}

static void
Opcode_bbe_lanx16_ic_Slot_f12_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16000;
}

static void
Opcode_bbe_lanx16_ic_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8060;
}

static void
Opcode_bbe_lanx16_ic_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0060;
}

static void
Opcode_bbe_lanx16_ic_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000;
}

static void
Opcode_bbe_lanx16_ic_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38000;
}

static void
Opcode_bbe_sanx16_ic_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10324060;
}

static void
Opcode_bbe_sanx16_ic_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x84020;
}

static void
Opcode_bbe_sanx16_ic_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0060;
}

static void
Opcode_bbe_sanx16_ic_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x150020;
}

static void
Opcode_bbe_sanx16_ic_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000;
}

static void
Opcode_bbe_sanx16_ic_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a4060;
}

static void
Opcode_bbe_sanx16_ic_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38020;
}

static void
Opcode_bbe_selnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200002;
}

static void
Opcode_bbe_selnx16_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x320000;
}

static void
Opcode_bbe_selnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180005;
}

static void
Opcode_bbe_selnx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100004;
}

static void
Opcode_bbe_selnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180008;
}

static void
Opcode_bbe_selnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000;
}

static void
Opcode_bbe_shflnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280508;
}

static void
Opcode_bbe_shflnx16_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e000c;
}

static void
Opcode_bbe_shflnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18080e;
}

static void
Opcode_bbe_shflnx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180202;
}

static void
Opcode_bbe_shflnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180c0f;
}

static void
Opcode_bbe_shflnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x800a3;
}

static void
Opcode_bbe_mulnx16_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50001;
}

static void
Opcode_bbe_mulnx16_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e4005;
}

static void
Opcode_bbe_mulnx16_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x44007;
}

static void
Opcode_bbe_mulnx16_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x620218;
}

static void
Opcode_bbe_mulnx16_Slot_f12_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc00b;
}

static void
Opcode_bbe_mulnx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000f;
}

static void
Opcode_bbe_mulnx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e300;
}

static void
Opcode_bbe_mulnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa2300;
}

static void
Opcode_bbe_mulnx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10ca00;
}

static void
Opcode_bbe_mulnx16_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18001;
}

static void
Opcode_bbe_mulanx16_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4c00c;
}

static void
Opcode_bbe_mulanx16_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2cc005;
}

static void
Opcode_bbe_mulanx16_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42007;
}

static void
Opcode_bbe_mulanx16_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x608218;
}

static void
Opcode_bbe_mulanx16_Slot_f12_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc008;
}

static void
Opcode_bbe_mulanx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2600b;
}

static void
Opcode_bbe_mulanx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c600;
}

static void
Opcode_bbe_mulanx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0600;
}

static void
Opcode_bbe_mulanx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x118900;
}

static void
Opcode_bbe_mulanx16_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1400c;
}

static void
Opcode_bbe_sllinx40_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2dc007;
}

static void
Opcode_bbe_sllinx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22003;
}

static void
Opcode_bbe_sllinx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41001;
}

static void
Opcode_bbe_sllinx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22600;
}

static void
Opcode_bbe_sllinx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa6600;
}

static void
Opcode_bbe_slsinx40_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e4006;
}

static void
Opcode_bbe_slsinx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x23003;
}

static void
Opcode_bbe_slsinx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41002;
}

static void
Opcode_bbe_slsinx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22700;
}

static void
Opcode_bbe_slsinx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa6700;
}

static void
Opcode_bbe_srlinx40_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ec006;
}

static void
Opcode_bbe_srlinx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x23004;
}

static void
Opcode_bbe_srlinx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41004;
}

static void
Opcode_bbe_srlinx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x24100;
}

static void
Opcode_bbe_srlinx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa8100;
}

static void
Opcode_bbe_srainx40_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e4007;
}

static void
Opcode_bbe_srainx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22004;
}

static void
Opcode_bbe_srainx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41003;
}

static void
Opcode_bbe_srainx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x24000;
}

static void
Opcode_bbe_srainx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa8000;
}

static void
Opcode_bbe_xornx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42206;
}

static void
Opcode_bbe_xornx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26760;
}

static void
Opcode_bbe_xornx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa5b0;
}

static void
Opcode_bbe_andnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42303;
}

static void
Opcode_bbe_andnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26730;
}

static void
Opcode_bbe_andnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa3b0;
}

static void
Opcode_bbe_ornx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42205;
}

static void
Opcode_bbe_ornx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26750;
}

static void
Opcode_bbe_ornx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa5a0;
}

static void
Opcode_bbe_notnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x422c7;
}

static void
Opcode_bbe_notnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2677c;
}

static void
Opcode_bbe_notnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa6ac;
}

static void
Opcode_bbe_addnx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4000a;
}

static void
Opcode_bbe_addnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42202;
}

static void
Opcode_bbe_addnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26700;
}

static void
Opcode_bbe_addnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa2a0;
}

static void
Opcode_bbe_subnx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4010a;
}

static void
Opcode_bbe_subnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42302;
}

static void
Opcode_bbe_subnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26720;
}

static void
Opcode_bbe_subnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa3a0;
}

static void
Opcode_bbe_negnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42287;
}

static void
Opcode_bbe_negnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26778;
}

static void
Opcode_bbe_negnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa6a8;
}

static void
Opcode_bbe_mulsgnnx40_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x618318;
}

static void
Opcode_bbe_mulsgnnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42203;
}

static void
Opcode_bbe_mulsgnnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26710;
}

static void
Opcode_bbe_mulsgnnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa2b0;
}

static void
Opcode_bbe_nsanx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40419;
}

static void
Opcode_bbe_nsanx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28041;
}

static void
Opcode_bbe_nsanx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa401;
}

static void
Opcode_bbe_nsaunx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40819;
}

static void
Opcode_bbe_nsaunx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28042;
}

static void
Opcode_bbe_nsaunx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa402;
}

static void
Opcode_bbe_satsnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42846;
}

static void
Opcode_bbe_satsnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a534;
}

static void
Opcode_bbe_satsnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa7a8;
}

static void
Opcode_bbe_ltnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x78100;
}

static void
Opcode_bbe_ltnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x29810;
}

static void
Opcode_bbe_lenx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x70100;
}

static void
Opcode_bbe_lenx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x29010;
}

static void
Opcode_bbe_eqnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60100;
}

static void
Opcode_bbe_eqnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28010;
}

static void
Opcode_bbe_neqnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60200;
}

static void
Opcode_bbe_neqnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28020;
}

static void
Opcode_bbe_packsnx40_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ae20;
}

static void
Opcode_bbe_packsnx40_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa40c3;
}

static void
Opcode_bbe_packsnx40_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x538670;
}

static void
Opcode_bbe_packsnx40_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3900e;
}

static void
Opcode_bbe_packsnx40_Slot_f12_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x160e3;
}

static void
Opcode_bbe_packsnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x52430;
}

static void
Opcode_bbe_packsnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9d08a;
}

static void
Opcode_bbe_packsnx40_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0a62;
}

static void
Opcode_bbe_packsnx40_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13023;
}

static void
Opcode_bbe_packlnx40_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a320;
}

static void
Opcode_bbe_packlnx40_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa40c0;
}

static void
Opcode_bbe_packlnx40_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x538610;
}

static void
Opcode_bbe_packlnx40_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3900b;
}

static void
Opcode_bbe_packlnx40_Slot_f12_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x160e0;
}

static void
Opcode_bbe_packlnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5a410;
}

static void
Opcode_bbe_packlnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9d04b;
}

static void
Opcode_bbe_packlnx40_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0a32;
}

static void
Opcode_bbe_packlnx40_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13020;
}

static void
Opcode_bbe_movww_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c040;
}

static void
Opcode_bbe_movww_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4020a;
}

static void
Opcode_bbe_movww_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60320;
}

static void
Opcode_bbe_movww_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28032;
}

static void
Opcode_bbe_movww_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa7b0;
}

static void
Opcode_bbe_movww_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110d40;
}

static void
Opcode_bbe_movww_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c04a;
}

static void
Opcode_bbe_unpksnx16_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58092;
}

static void
Opcode_bbe_unpksnx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41068;
}

static void
Opcode_bbe_unpksnx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a40e;
}

static void
Opcode_bbe_unpksnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa830a;
}

static void
Opcode_bbe_unpksnx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104806;
}

static void
Opcode_bbe_unpksnx16_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c01a;
}

static void
Opcode_bbe_unpkunx16_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58093;
}

static void
Opcode_bbe_unpkunx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41078;
}

static void
Opcode_bbe_unpkunx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a40f;
}

static void
Opcode_bbe_unpkunx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa830b;
}

static void
Opcode_bbe_unpkunx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104807;
}

static void
Opcode_bbe_unpkunx16_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c01b;
}

static void
Opcode_bbe_unpkqnx16_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58083;
}

static void
Opcode_bbe_unpkqnx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41058;
}

static void
Opcode_bbe_unpkqnx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a40d;
}

static void
Opcode_bbe_unpkqnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa8309;
}

static void
Opcode_bbe_unpkqnx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100807;
}

static void
Opcode_bbe_unpkqnx16_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c00b;
}

static void
Opcode_bbe_movnx40t_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60000;
}

static void
Opcode_bbe_movnx40t_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28000;
}

static void
Opcode_bbe_movnx40t_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa080;
}

static void
Opcode_bbe_satunx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42847;
}

static void
Opcode_bbe_satunx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a53c;
}

static void
Opcode_bbe_satunx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa7ac;
}

static void
Opcode_bbe_sllnx40_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3084c0;
}

static void
Opcode_bbe_sllnx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x43488;
}

static void
Opcode_bbe_sllnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41c87;
}

static void
Opcode_bbe_sllnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26548;
}

static void
Opcode_bbe_sllnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa348;
}

static void
Opcode_bbe_srlnx40_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30c0c0;
}

static void
Opcode_bbe_srlnx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42c88;
}

static void
Opcode_bbe_srlnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42482;
}

static void
Opcode_bbe_srlnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x265c0;
}

static void
Opcode_bbe_srlnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa2c8;
}

static void
Opcode_bbe_slanx40_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3080c0;
}

static void
Opcode_bbe_slanx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x43088;
}

static void
Opcode_bbe_slanx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41c07;
}

static void
Opcode_bbe_slanx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26540;
}

static void
Opcode_bbe_slanx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa340;
}

static void
Opcode_bbe_sranx40_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x308cc0;
}

static void
Opcode_bbe_sranx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x43888;
}

static void
Opcode_bbe_sranx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42481;
}

static void
Opcode_bbe_sranx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26588;
}

static void
Opcode_bbe_sranx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa1c8;
}

static void
Opcode_bbe_slsnx40_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3088c0;
}

static void
Opcode_bbe_slsnx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42888;
}

static void
Opcode_bbe_slsnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42480;
}

static void
Opcode_bbe_slsnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26580;
}

static void
Opcode_bbe_slsnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa0c8;
}

static void
Opcode_bbe_srsnx40_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30c4c0;
}

static void
Opcode_bbe_srsnx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x43c88;
}

static void
Opcode_bbe_srsnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42483;
}

static void
Opcode_bbe_srsnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x265c8;
}

static void
Opcode_bbe_srsnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa3c8;
}

static void
Opcode_bbe_addwnx16_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4c007;
}

static void
Opcode_bbe_addwnx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c100;
}

static void
Opcode_bbe_addwnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0100;
}

static void
Opcode_bbe_addwnx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104900;
}

static void
Opcode_bbe_addwanx16_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4c006;
}

static void
Opcode_bbe_addwanx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c000;
}

static void
Opcode_bbe_addwanx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0000;
}

static void
Opcode_bbe_addwanx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100900;
}

static void
Opcode_bbe_addwunx16_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4c009;
}

static void
Opcode_bbe_addwunx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c300;
}

static void
Opcode_bbe_addwunx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0300;
}

static void
Opcode_bbe_addwunx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10c900;
}

static void
Opcode_bbe_addwuanx16_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4c008;
}

static void
Opcode_bbe_addwuanx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c200;
}

static void
Opcode_bbe_addwuanx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0200;
}

static void
Opcode_bbe_addwuanx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x108900;
}

static void
Opcode_bbe_rmaxnx40_step0_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42842;
}

static void
Opcode_bbe_rmaxnx40_step0_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a514;
}

static void
Opcode_bbe_rmaxnx40_step0_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa6b8;
}

static void
Opcode_bbe_rmaxnx40_step1_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42843;
}

static void
Opcode_bbe_rmaxnx40_step1_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a51c;
}

static void
Opcode_bbe_rmaxnx40_step1_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa6bc;
}

static void
Opcode_bbe_rminnx40_step0_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42844;
}

static void
Opcode_bbe_rminnx40_step0_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a524;
}

static void
Opcode_bbe_rminnx40_step0_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa7a0;
}

static void
Opcode_bbe_rminnx40_step1_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42845;
}

static void
Opcode_bbe_rminnx40_step1_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a52c;
}

static void
Opcode_bbe_rminnx40_step1_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa7a4;
}

static void
Opcode_bbe_mulsnx16_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50006;
}

static void
Opcode_bbe_mulsnx16_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2fc005;
}

static void
Opcode_bbe_mulsnx16_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x47007;
}

static void
Opcode_bbe_mulsnx16_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x638218;
}

static void
Opcode_bbe_mulsnx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2200e;
}

static void
Opcode_bbe_mulsnx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000;
}

static void
Opcode_bbe_mulsnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa4000;
}

static void
Opcode_bbe_mulsnx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100b00;
}

static void
Opcode_bbe_mulsnx16_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18006;
}

static void
Opcode_bbe_packvnx40_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a400;
}

static void
Opcode_bbe_packvnx40_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa4080;
}

static void
Opcode_bbe_packvnx40_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x538210;
}

static void
Opcode_bbe_packvnx40_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38100;
}

static void
Opcode_bbe_packvnx40_Slot_f12_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x160a0;
}

static void
Opcode_bbe_packvnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42400;
}

static void
Opcode_bbe_packvnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa0c0;
}

static void
Opcode_bbe_packvnx40_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x290602;
}

static void
Opcode_bbe_packvnx40_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11020;
}

static void
Opcode_bbe_mulrnx16_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40001;
}

static void
Opcode_bbe_mulrnx16_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x620000;
}

static void
Opcode_bbe_mulrnx16_Slot_f12_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000;
}

static void
Opcode_bbe_mulrnx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20003;
}

static void
Opcode_bbe_mulrnx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6000;
}

static void
Opcode_bbe_mulrnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x70000;
}

static void
Opcode_bbe_mulrnx16_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000;
}

static void
Opcode_bbe_rndsadjnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60310;
}

static void
Opcode_bbe_rndsadjnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28031;
}

static void
Opcode_bbe_rndsadjnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa091;
}

static void
Opcode_bbe_rndadjnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60300;
}

static void
Opcode_bbe_rndadjnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28030;
}

static void
Opcode_bbe_rndadjnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa090;
}

static void
Opcode_bbe_muluunx16_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5000c;
}

static void
Opcode_bbe_muluunx16_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2d4007;
}

static void
Opcode_bbe_muluunx16_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22002;
}

static void
Opcode_bbe_muluunx16_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x610318;
}

static void
Opcode_bbe_muluunx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2500e;
}

static void
Opcode_bbe_muluunx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20600;
}

static void
Opcode_bbe_muluunx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa4600;
}

static void
Opcode_bbe_muluunx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x118b00;
}

static void
Opcode_bbe_muluunx16_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1800c;
}

static void
Opcode_bbe_muluuanx16_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5000b;
}

static void
Opcode_bbe_muluuanx16_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2d4006;
}

static void
Opcode_bbe_muluuanx16_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x23001;
}

static void
Opcode_bbe_muluuanx16_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x610308;
}

static void
Opcode_bbe_muluuanx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2400f;
}

static void
Opcode_bbe_muluuanx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20500;
}

static void
Opcode_bbe_muluuanx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa4500;
}

static void
Opcode_bbe_muluuanx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x114b00;
}

static void
Opcode_bbe_muluuanx16_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1800b;
}

static void
Opcode_bbe_mulusnx16_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5000a;
}

static void
Opcode_bbe_mulusnx16_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2cc007;
}

static void
Opcode_bbe_mulusnx16_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22001;
}

static void
Opcode_bbe_mulusnx16_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x608318;
}

static void
Opcode_bbe_mulusnx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2400e;
}

static void
Opcode_bbe_mulusnx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20400;
}

static void
Opcode_bbe_mulusnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa4400;
}

static void
Opcode_bbe_mulusnx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110b00;
}

static void
Opcode_bbe_mulusnx16_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1800a;
}

static void
Opcode_bbe_mulusanx16_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50009;
}

static void
Opcode_bbe_mulusanx16_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2cc006;
}

static void
Opcode_bbe_mulusanx16_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x23000;
}

static void
Opcode_bbe_mulusanx16_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x608308;
}

static void
Opcode_bbe_mulusanx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2300f;
}

static void
Opcode_bbe_mulusanx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20300;
}

static void
Opcode_bbe_mulusanx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa4300;
}

static void
Opcode_bbe_mulusanx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10cb00;
}

static void
Opcode_bbe_mulusanx16_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18009;
}

static void
Opcode_bbe_mulusanx16t_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x44008;
}

static void
Opcode_bbe_mulusanx16t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c4003;
}

static void
Opcode_bbe_mulusanx16t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600118;
}

static void
Opcode_bbe_mulusanx16t_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20006;
}

static void
Opcode_bbe_mulusanx16t_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000;
}

static void
Opcode_bbe_mulusanx16t_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7a000;
}

static void
Opcode_bbe_mulusanx16t_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x114000;
}

static void
Opcode_bbe_mulusrnx16_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x48000;
}

static void
Opcode_bbe_mulusrnx16_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x24c008;
}

static void
Opcode_bbe_mulusrnx16_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40005;
}

static void
Opcode_bbe_mulusrnx16_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x610000;
}

static void
Opcode_bbe_mulusrnx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20007;
}

static void
Opcode_bbe_mulusrnx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12000;
}

static void
Opcode_bbe_mulusrnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7c000;
}

static void
Opcode_bbe_mulusrnx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x118000;
}

static void
Opcode_bbe_mulusrnx16_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10008;
}

static void
Opcode_bbe_muluurnx16_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40006;
}

static void
Opcode_bbe_muluurnx16_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x628000;
}

static void
Opcode_bbe_muluurnx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20009;
}

static void
Opcode_bbe_muluurnx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16000;
}

static void
Opcode_bbe_muluurnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000;
}

static void
Opcode_bbe_muluurnx16_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14000;
}

static void
Opcode_bbe_mulanx16t_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x44000;
}

static void
Opcode_bbe_mulanx16t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c4002;
}

static void
Opcode_bbe_mulanx16t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600108;
}

static void
Opcode_bbe_mulanx16t_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20002;
}

static void
Opcode_bbe_mulanx16t_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4000;
}

static void
Opcode_bbe_mulanx16t_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6e000;
}

static void
Opcode_bbe_mulanx16t_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x108000;
}

static void
Opcode_bbe_muluuanx16t_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x48008;
}

static void
Opcode_bbe_muluuanx16t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c4004;
}

static void
Opcode_bbe_muluuanx16t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600208;
}

static void
Opcode_bbe_muluuanx16t_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20008;
}

static void
Opcode_bbe_muluuanx16t_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14000;
}

static void
Opcode_bbe_muluuanx16t_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7e000;
}

static void
Opcode_bbe_muluuanx16t_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11c000;
}

static void
Opcode_bbe_nsanx40c_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x48419;
}

static void
Opcode_bbe_nsanx40c_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28841;
}

static void
Opcode_bbe_nsanx40c_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaac01;
}

static void
Opcode_bbe_conjnx40c_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30c8c0;
}

static void
Opcode_bbe_conjnx40c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42247;
}

static void
Opcode_bbe_conjnx40c_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26774;
}

static void
Opcode_bbe_conjnx40c_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa6a4;
}

static void
Opcode_bbe_eqnx40c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x68100;
}

static void
Opcode_bbe_eqnx40c_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28810;
}

static void
Opcode_bbe_neqnx40c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x68200;
}

static void
Opcode_bbe_neqnx40c_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28820;
}

static void
Opcode_bbe_raddnx40c_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x43409;
}

static void
Opcode_bbe_raddnx40c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42841;
}

static void
Opcode_bbe_raddnx40c_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a50c;
}

static void
Opcode_bbe_raddnx40c_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa6b4;
}

static void
Opcode_bbe_mulnx16c_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50002;
}

static void
Opcode_bbe_mulnx16c_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ec005;
}

static void
Opcode_bbe_mulnx16c_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x45007;
}

static void
Opcode_bbe_mulnx16c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x628218;
}

static void
Opcode_bbe_mulnx16c_Slot_f12_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc00c;
}

static void
Opcode_bbe_mulnx16c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2100e;
}

static void
Opcode_bbe_mulnx16c_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e400;
}

static void
Opcode_bbe_mulnx16c_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa2400;
}

static void
Opcode_bbe_mulnx16c_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110a00;
}

static void
Opcode_bbe_mulnx16c_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18002;
}

static void
Opcode_bbe_mulanx16c_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4c00d;
}

static void
Opcode_bbe_mulanx16c_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2d4005;
}

static void
Opcode_bbe_mulanx16c_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x43007;
}

static void
Opcode_bbe_mulanx16c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x610218;
}

static void
Opcode_bbe_mulanx16c_Slot_f12_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc009;
}

static void
Opcode_bbe_mulanx16c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2700b;
}

static void
Opcode_bbe_mulanx16c_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c700;
}

static void
Opcode_bbe_mulanx16c_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0700;
}

static void
Opcode_bbe_mulanx16c_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11c900;
}

static void
Opcode_bbe_mulanx16c_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1400d;
}

static void
Opcode_bbe_mulnx16j_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50003;
}

static void
Opcode_bbe_mulnx16j_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2f4005;
}

static void
Opcode_bbe_mulnx16j_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x46007;
}

static void
Opcode_bbe_mulnx16j_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x630218;
}

static void
Opcode_bbe_mulnx16j_Slot_f12_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc00d;
}

static void
Opcode_bbe_mulnx16j_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2100f;
}

static void
Opcode_bbe_mulnx16j_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e500;
}

static void
Opcode_bbe_mulnx16j_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa2500;
}

static void
Opcode_bbe_mulnx16j_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x114a00;
}

static void
Opcode_bbe_mulnx16j_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18003;
}

static void
Opcode_bbe_mulanx16j_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4c00e;
}

static void
Opcode_bbe_mulanx16j_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2dc005;
}

static void
Opcode_bbe_mulanx16j_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x618218;
}

static void
Opcode_bbe_mulanx16j_Slot_f12_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc00a;
}

static void
Opcode_bbe_mulanx16j_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000e;
}

static void
Opcode_bbe_mulanx16j_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e000;
}

static void
Opcode_bbe_mulanx16j_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa2000;
}

static void
Opcode_bbe_mulanx16j_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100a00;
}

static void
Opcode_bbe_mulanx16j_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1400e;
}

static void
Opcode_bbe_mulsnx16c_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50007;
}

static void
Opcode_bbe_mulsnx16c_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c4006;
}

static void
Opcode_bbe_mulsnx16c_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22000;
}

static void
Opcode_bbe_mulsnx16c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600308;
}

static void
Opcode_bbe_mulsnx16c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2200f;
}

static void
Opcode_bbe_mulsnx16c_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20100;
}

static void
Opcode_bbe_mulsnx16c_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa4100;
}

static void
Opcode_bbe_mulsnx16c_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104b00;
}

static void
Opcode_bbe_mulsnx16c_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18007;
}

static void
Opcode_bbe_mulsnx16j_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50008;
}

static void
Opcode_bbe_mulsnx16j_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c4007;
}

static void
Opcode_bbe_mulsnx16j_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600318;
}

static void
Opcode_bbe_mulsnx16j_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2300e;
}

static void
Opcode_bbe_mulsnx16j_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20200;
}

static void
Opcode_bbe_mulsnx16j_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa4200;
}

static void
Opcode_bbe_mulsnx16j_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x108b00;
}

static void
Opcode_bbe_mulsnx16j_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18008;
}

static void
Opcode_bbe_maginx16c_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4c00b;
}

static void
Opcode_bbe_maginx16c_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c4005;
}

static void
Opcode_bbe_maginx16c_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41007;
}

static void
Opcode_bbe_maginx16c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600218;
}

static void
Opcode_bbe_maginx16c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2500b;
}

static void
Opcode_bbe_maginx16c_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c500;
}

static void
Opcode_bbe_maginx16c_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0500;
}

static void
Opcode_bbe_maginx16c_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x114900;
}

static void
Opcode_bbe_maginx16c_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1400b;
}

static void
Opcode_bbe_magianx16c_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4c00a;
}

static void
Opcode_bbe_magianx16c_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40007;
}

static void
Opcode_bbe_magianx16c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2400b;
}

static void
Opcode_bbe_magianx16c_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c400;
}

static void
Opcode_bbe_magianx16c_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0400;
}

static void
Opcode_bbe_magianx16c_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110900;
}

static void
Opcode_bbe_magianx16c_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1400a;
}

static void
Opcode_bbe_dipacksunx40_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26d10;
}

static void
Opcode_bbe_dipacksunx40_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x39007;
}

static void
Opcode_bbe_dipacksunx40_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12027;
}

static void
Opcode_bbe_dipackqunx40_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26c10;
}

static void
Opcode_bbe_dipackqunx40_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x39005;
}

static void
Opcode_bbe_dipackqunx40_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12025;
}

static void
Opcode_bbe_dipacklnx40_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a310;
}

static void
Opcode_bbe_dipacklnx40_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x39000;
}

static void
Opcode_bbe_dipacklnx40_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12020;
}

static void
Opcode_bbe_dipackpunx40_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2af10;
}

static void
Opcode_bbe_dipackpunx40_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x39003;
}

static void
Opcode_bbe_dipackpunx40_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12023;
}

static void
Opcode_bbe_mulrnx16c_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40002;
}

static void
Opcode_bbe_mulrnx16c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x608000;
}

static void
Opcode_bbe_mulrnx16c_Slot_f12_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8008;
}

static void
Opcode_bbe_mulrnx16c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20004;
}

static void
Opcode_bbe_mulrnx16c_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000;
}

static void
Opcode_bbe_mulrnx16c_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x72000;
}

static void
Opcode_bbe_mulrnx16c_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8008;
}

static void
Opcode_bbe_mulrnx16j_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x618000;
}

static void
Opcode_bbe_mulrnx16j_Slot_f12_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc000;
}

static void
Opcode_bbe_mulrnx16j_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20005;
}

static void
Opcode_bbe_mulrnx16j_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa000;
}

static void
Opcode_bbe_mulrnx16j_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x74000;
}

static void
Opcode_bbe_mulrnx16j_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc000;
}

static void
Opcode_bbe_magirnx16c_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x24c000;
}

static void
Opcode_bbe_magirnx16c_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40000;
}

static void
Opcode_bbe_magirnx16c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600000;
}

static void
Opcode_bbe_magirnx16c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000;
}

static void
Opcode_bbe_magirnx16c_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6c000;
}

static void
Opcode_bbe_movwa32c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42000;
}

static void
Opcode_bbe_mulanx16ct_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40000;
}

static void
Opcode_bbe_mulanx16ct_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c4000;
}

static void
Opcode_bbe_mulanx16ct_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600008;
}

static void
Opcode_bbe_mulanx16ct_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_mulanx16ct_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100000;
}

static void
Opcode_bbe_mulanx16jt_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40008;
}

static void
Opcode_bbe_mulanx16jt_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c4001;
}

static void
Opcode_bbe_mulanx16jt_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600018;
}

static void
Opcode_bbe_mulanx16jt_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20001;
}

static void
Opcode_bbe_mulanx16jt_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000;
}

static void
Opcode_bbe_mulanx16jt_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104000;
}

static void
Opcode_bbe_selnx16i_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000;
}

static void
Opcode_bbe_selnx16i_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_selnx16i_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000;
}

static void
Opcode_bbe_selnx16i_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000;
}

static void
Opcode_bbe_selnx16i_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000;
}

static void
Opcode_bbe_selnx16i_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_shflnx16i_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200005;
}

static void
Opcode_bbe_shflnx16i_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c8000;
}

static void
Opcode_bbe_shflnx16i_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180008;
}

static void
Opcode_bbe_shflnx16i_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100005;
}

static void
Opcode_bbe_shflnx16i_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000b;
}

static void
Opcode_bbe_shflnx16i_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80003;
}

static void
Opcode_bbe_nsanx16c_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20c30b;
}

static void
Opcode_bbe_nsanx16c_Slot_f1_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6430;
}

static void
Opcode_bbe_nsanx16c_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x189b0f;
}

static void
Opcode_bbe_nsanx16c_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x181207;
}

static void
Opcode_bbe_nsanx16c_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x160804;
}

static void
Opcode_bbe_nsanx16c_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x289902;
}

static void
Opcode_bbe_nsanx16c_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3310d0;
}

static void
Opcode_bbe_nsanx16c_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80078;
}

static void
Opcode_bbe_conjnx16c_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1032a00e;
}

static void
Opcode_bbe_conjnx16c_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x270a08;
}

static void
Opcode_bbe_conjnx16c_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e8310;
}

static void
Opcode_bbe_conjnx16c_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2bf00e;
}

static void
Opcode_bbe_conjnx16c_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb6006;
}

static void
Opcode_bbe_conjnx16c_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a0f0e;
}

static void
Opcode_bbe_conjnx16c_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x170007;
}

static void
Opcode_bbe_conjnx16c_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2aa00e;
}

static void
Opcode_bbe_conjnx16c_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b0602;
}

static void
Opcode_bbe_conjnx16c_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0038;
}

static void
Opcode_bbe_eqnx16c_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102b80f0;
}

static void
Opcode_bbe_eqnx16c_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20200b;
}

static void
Opcode_bbe_eqnx16c_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x88100;
}

static void
Opcode_bbe_eqnx16c_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2780f0;
}

static void
Opcode_bbe_eqnx16c_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18200f;
}

static void
Opcode_bbe_eqnx16c_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2380f0;
}

static void
Opcode_bbe_eqnx16c_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x282003;
}

static void
Opcode_bbe_eqnx16c_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80107;
}

static void
Opcode_bbe_neqnx16c_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10320050;
}

static void
Opcode_bbe_neqnx16c_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20800b;
}

static void
Opcode_bbe_neqnx16c_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x88600;
}

static void
Opcode_bbe_neqnx16c_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0040;
}

static void
Opcode_bbe_neqnx16c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000d;
}

static void
Opcode_bbe_neqnx16c_Slot_f1_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5800;
}

static void
Opcode_bbe_neqnx16c_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18800f;
}

static void
Opcode_bbe_neqnx16c_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x106008;
}

static void
Opcode_bbe_neqnx16c_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0050;
}

static void
Opcode_bbe_neqnx16c_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x288003;
}

static void
Opcode_bbe_neqnx16c_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x321000;
}

static void
Opcode_bbe_neqnx16c_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80207;
}

static void
Opcode_bbe_raddnx16c_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20003a;
}

static void
Opcode_bbe_raddnx16c_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x19002d;
}

static void
Opcode_bbe_raddnx16c_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280031;
}

static void
Opcode_bbe_raddnx16c_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90b07;
}

static void
Opcode_bbe_lpnx16_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10298000;
}

static void
Opcode_bbe_lpnx16_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103b4000;
}

static void
Opcode_bbe_lpnx16_i_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x54000;
}

static void
Opcode_bbe_lpnx16_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x258000;
}

static void
Opcode_bbe_lpnx16_i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x21c000;
}

static void
Opcode_bbe_lpnx16_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102e6000;
}

static void
Opcode_bbe_lpnx16_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10413000;
}

static void
Opcode_bbe_lpnx16_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a8000;
}

static void
Opcode_bbe_lpnx16_ip_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa6000;
}

static void
Opcode_bbe_lpnx16_ip_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26a000;
}

static void
Opcode_bbe_lpnx16_x_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102b5000;
}

static void
Opcode_bbe_lpnx16_x_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1045f000;
}

static void
Opcode_bbe_lpnx16_x_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x275000;
}

static void
Opcode_bbe_lpnx16_x_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x85000;
}

static void
Opcode_bbe_lpnx16_x_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x241000;
}

static void
Opcode_bbe_lpnx16_xp_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102b6000;
}

static void
Opcode_bbe_lpnx16_xp_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10468000;
}

static void
Opcode_bbe_lpnx16_xp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x276000;
}

static void
Opcode_bbe_lpnx16_xp_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x86000;
}

static void
Opcode_bbe_lpnx16_xp_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x242000;
}

static void
Opcode_bbe_spnx16_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102a4000;
}

static void
Opcode_bbe_spnx16_i_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60000;
}

static void
Opcode_bbe_spnx16_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x264000;
}

static void
Opcode_bbe_spnx16_i_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110000;
}

static void
Opcode_bbe_spnx16_i_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x54000;
}

static void
Opcode_bbe_spnx16_i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x228000;
}

static void
Opcode_bbe_spnx16_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102e9000;
}

static void
Opcode_bbe_spnx16_ip_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6d000;
}

static void
Opcode_bbe_spnx16_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ac000;
}

static void
Opcode_bbe_spnx16_ip_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x145000;
}

static void
Opcode_bbe_spnx16_ip_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa9000;
}

static void
Opcode_bbe_spnx16_ip_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x76000;
}

static void
Opcode_bbe_spnx16_ip_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26d000;
}

static void
Opcode_bbe_spnx16_ip_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x53000;
}

static void
Opcode_bbe_spnx16_x_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c3000;
}

static void
Opcode_bbe_spnx16_x_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6e000;
}

static void
Opcode_bbe_spnx16_x_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x283000;
}

static void
Opcode_bbe_spnx16_x_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11c000;
}

static void
Opcode_bbe_spnx16_x_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8b000;
}

static void
Opcode_bbe_spnx16_x_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58000;
}

static void
Opcode_bbe_spnx16_x_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x247000;
}

static void
Opcode_bbe_spnx16_x_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30000;
}

static void
Opcode_bbe_spnx16_xp_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c4000;
}

static void
Opcode_bbe_spnx16_xp_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6f000;
}

static void
Opcode_bbe_spnx16_xp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x284000;
}

static void
Opcode_bbe_spnx16_xp_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11d000;
}

static void
Opcode_bbe_spnx16_xp_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8c000;
}

static void
Opcode_bbe_spnx16_xp_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x59000;
}

static void
Opcode_bbe_spnx16_xp_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x248000;
}

static void
Opcode_bbe_spnx16_xp_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x31000;
}

static void
Opcode_bbe_movav16c_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102fd030;
}

static void
Opcode_bbe_movav16c_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e1090;
}

static void
Opcode_bbe_movav16c_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a1090;
}

static void
Opcode_bbe_movav16c_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x321800;
}

static void
Opcode_bbe_movav16c_s2_Slot_f1_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3008;
}

static void
Opcode_bbe_movav16c_s2_Slot_f2_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1800;
}

static void
Opcode_bbe_movva16c_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2d0400;
}

static void
Opcode_bbe_movva16c_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x210190;
}

static void
Opcode_bbe_movva16c_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x190190;
}

static void
Opcode_bbe_movva16c_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200480;
}

static void
Opcode_bbe_movva16c_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8011a;
}

static void
Opcode_bbe_mulnx16cpackl_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x538200;
}

static void
Opcode_bbe_mulnx16cpackl_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x89000;
}

static void
Opcode_bbe_mulnx16cpackq_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5b8200;
}

static void
Opcode_bbe_mulnx16cpackq_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8b000;
}

static void
Opcode_bbe_mulnx16jpackl_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x538300;
}

static void
Opcode_bbe_mulnx16jpackl_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8d000;
}

static void
Opcode_bbe_mulnx16jpackq_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5b8300;
}

static void
Opcode_bbe_mulnx16jpackq_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8f000;
}

static void
Opcode_bbe_mulnx16cpacks_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5f8200;
}

static void
Opcode_bbe_mulnx16cpacks_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8c000;
}

static void
Opcode_bbe_mulnx16jpacks_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5f8300;
}

static void
Opcode_bbe_mulnx16jpacks_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90000;
}

static void
Opcode_bbe_conjsnx16c_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1032a00f;
}

static void
Opcode_bbe_conjsnx16c_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x270b08;
}

static void
Opcode_bbe_conjsnx16c_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ec310;
}

static void
Opcode_bbe_conjsnx16c_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2bf00f;
}

static void
Opcode_bbe_conjsnx16c_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb6007;
}

static void
Opcode_bbe_conjsnx16c_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1b0f0e;
}

static void
Opcode_bbe_conjsnx16c_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x170107;
}

static void
Opcode_bbe_conjsnx16c_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2aa00f;
}

static void
Opcode_bbe_conjsnx16c_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b0702;
}

static void
Opcode_bbe_conjsnx16c_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb0038;
}

static void
Opcode_bbe_selpcnx16i_Slot_f12_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180000;
}

static void
Opcode_bbe_selpcnx16i_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180000;
}

static void
Opcode_bbe_extranx16c_Slot_f1_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1000;
}

static void
Opcode_bbe_maginx16cpackl_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x538100;
}

static void
Opcode_bbe_maginx16cpackl_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x85000;
}

static void
Opcode_bbe_maginx16cpacksu_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5f8100;
}

static void
Opcode_bbe_maginx16cpacksu_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x88000;
}

static void
Opcode_bbe_maginx16cpackqu_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5b8100;
}

static void
Opcode_bbe_maginx16cpackqu_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x87000;
}

static void
Opcode_bbe_movidxinx16t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101a0000;
}

static void
Opcode_bbe_movidxinx16t_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280000;
}

static void
Opcode_bbe_movidxinx16t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x160000;
}

static void
Opcode_bbe_movidxinx16t_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x130000;
}

static void
Opcode_bbe_movidxinx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200000;
}

static void
Opcode_bbe_raddsnx16c_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x21003a;
}

static void
Opcode_bbe_raddsnx16c_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1b002d;
}

static void
Opcode_bbe_raddsnx16c_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x290031;
}

static void
Opcode_bbe_raddnx16ct_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200019;
}

static void
Opcode_bbe_raddnx16ct_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18001c;
}

static void
Opcode_bbe_raddnx16ct_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280010;
}

static void
Opcode_bbe_raddnx16cf_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200009;
}

static void
Opcode_bbe_raddnx16cf_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000c;
}

static void
Opcode_bbe_raddnx16cf_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280000;
}

static void
Opcode_bbe_conjnx16ct_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10328001;
}

static void
Opcode_bbe_conjnx16ct_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280501;
}

static void
Opcode_bbe_conjnx16ct_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x444010;
}

static void
Opcode_bbe_conjnx16ct_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e8001;
}

static void
Opcode_bbe_conjnx16ct_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaf008;
}

static void
Opcode_bbe_conjnx16ct_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18010e;
}

static void
Opcode_bbe_conjnx16ct_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a8001;
}

static void
Opcode_bbe_conjnx16ct_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18050f;
}

static void
Opcode_bbe_conjnx16cf_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10328000;
}

static void
Opcode_bbe_conjnx16cf_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280500;
}

static void
Opcode_bbe_conjnx16cf_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x440010;
}

static void
Opcode_bbe_conjnx16cf_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e8000;
}

static void
Opcode_bbe_conjnx16cf_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaf000;
}

static void
Opcode_bbe_conjnx16cf_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000e;
}

static void
Opcode_bbe_conjnx16cf_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a8000;
}

static void
Opcode_bbe_conjnx16cf_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18040f;
}

static void
Opcode_bbe_conjsnx16ct_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10328003;
}

static void
Opcode_bbe_conjsnx16ct_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280503;
}

static void
Opcode_bbe_conjsnx16ct_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x444020;
}

static void
Opcode_bbe_conjsnx16ct_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e8003;
}

static void
Opcode_bbe_conjsnx16ct_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb0008;
}

static void
Opcode_bbe_conjsnx16ct_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18030e;
}

static void
Opcode_bbe_conjsnx16ct_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a8003;
}

static void
Opcode_bbe_conjsnx16ct_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18070f;
}

static void
Opcode_bbe_conjsnx16cf_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10328002;
}

static void
Opcode_bbe_conjsnx16cf_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280502;
}

static void
Opcode_bbe_conjsnx16cf_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x440020;
}

static void
Opcode_bbe_conjsnx16cf_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e8002;
}

static void
Opcode_bbe_conjsnx16cf_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb0000;
}

static void
Opcode_bbe_conjsnx16cf_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18020e;
}

static void
Opcode_bbe_conjsnx16cf_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a8002;
}

static void
Opcode_bbe_conjsnx16cf_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18060f;
}

static void
Opcode_bbe_raddsnx16ct_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200059;
}

static void
Opcode_bbe_raddsnx16ct_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18005c;
}

static void
Opcode_bbe_raddsnx16ct_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280090;
}

static void
Opcode_bbe_raddsnx16cf_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200049;
}

static void
Opcode_bbe_raddsnx16cf_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18004c;
}

static void
Opcode_bbe_raddsnx16cf_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280080;
}

static void
Opcode_bbe_movpint16_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x24020;
}

static void
Opcode_bbe_movpint16_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x34020;
}

static void
Opcode_bbe_movpint16_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e080;
}

static void
Opcode_bbe_movpa16_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27030;
}

static void
Opcode_bbe_movpa16_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x37030;
}

static void
Opcode_bbe_movpa16_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x21080;
}

static void
Opcode_bbe_mulnx16packp_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x578010;
}

static void
Opcode_bbe_mulnx16packp_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x92000;
}

static void
Opcode_bbe_mulnx16cpackp_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x578200;
}

static void
Opcode_bbe_mulnx16cpackp_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8a000;
}

static void
Opcode_bbe_mulnx16jpackp_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x578300;
}

static void
Opcode_bbe_mulnx16jpackp_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8e000;
}

static void
Opcode_bbe_maginx16cpackpu_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x578100;
}

static void
Opcode_bbe_maginx16cpackpu_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x86000;
}

static void
Opcode_bbe_addmod16u_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000;
}

static void
Opcode_bbe_addmod16u_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000;
}

static void
Opcode_bbe_addmod16u_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe000;
}

static void
Opcode_bbe_sqzn_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58000;
}

static void
Opcode_bbe_unsqzn_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x59000;
}

static void
Opcode_bbe_mulnx16pr_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c000;
}

static void
Opcode_bbe_mulnx16pr_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x21000;
}

static void
Opcode_bbe_mulnx16pr_Slot_f12_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4000;
}

static void
Opcode_bbe_mulnx16pr_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4000;
}

static void
Opcode_bbe_mulanx16pr_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000;
}

static void
Opcode_bbe_mulanx16pr_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x244000;
}

static void
Opcode_bbe_mulanx16pr_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000;
}

static void
Opcode_bbe_mulanx16pr_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x538000;
}

static void
Opcode_bbe_mulanx16pr_Slot_f12_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_mulanx16pr_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_mulrnx16pr_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_mulrnx16pr_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x500000;
}

static void
Opcode_bbe_mulrnx16pr_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_movidxnx16t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101b0000;
}

static void
Opcode_bbe_movidxnx16t_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280200;
}

static void
Opcode_bbe_movidxnx16t_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30000;
}

static void
Opcode_bbe_movidxnx16t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x170000;
}

static void
Opcode_bbe_movidxnx16t_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x140000;
}

static void
Opcode_bbe_movidxnx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200200;
}

static void
Opcode_bbe_movidxnx16t_Slot_f9_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_movidxnx16f_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101a8000;
}

static void
Opcode_bbe_movidxnx16f_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280100;
}

static void
Opcode_bbe_movidxnx16f_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x168000;
}

static void
Opcode_bbe_movidxnx16f_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x138000;
}

static void
Opcode_bbe_movidxnx16f_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200100;
}

static void
Opcode_bbe_selunx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_selunx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_selunx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_selunx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_shflunx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280300;
}

static void
Opcode_bbe_shflunx16_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x328000;
}

static void
Opcode_bbe_shflunx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200000;
}

static void
Opcode_bbe_shflunx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180000;
}

static void
Opcode_bbe_shflunx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200300;
}

static void
Opcode_bbe_shflunx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80002;
}

static void
Opcode_bbe_selprnx16i_Slot_f12_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_selprnx16i_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_extrbn_Slot_f3_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000;
}

static void
Opcode_bbe_extranx16_Slot_f1_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_l32x_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11000;
}

static void
Opcode_bbe_l32x_Slot_f12_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11000;
}

static void
Opcode_bbe_l32xp_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12000;
}

static void
Opcode_bbe_l32xp_Slot_f12_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12000;
}

static void
Opcode_bbe_l32ip_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000;
}

static void
Opcode_bbe_l32ip_Slot_f12_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000;
}

static void
Opcode_bbe_l32i_n_s1_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16000;
}

static void
Opcode_bbe_l32i_n_s1_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26000;
}

static void
Opcode_bbe_l32i_n_s1_Slot_f1_s1_base_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1000;
}

static void
Opcode_bbe_l32i_n_s1_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5000;
}

static void
Opcode_bbe_l32i_n_s1_Slot_f3_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1000;
}

static void
Opcode_bbe_l32i_n_s1_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14000;
}

static void
Opcode_bbe_l32i_n_s1_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5000;
}

static void
Opcode_bbe_l16si_s1_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_polynx16_off_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200805;
}

static void
Opcode_bbe_polynx16_off_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x19000a;
}

static void
Opcode_bbe_polynx16_off_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x140006;
}

static void
Opcode_bbe_polynx16_off_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18080b;
}

static void
Opcode_bbe_addsr1rnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x220006;
}

static void
Opcode_bbe_addsr1rnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e0008;
}

static void
Opcode_bbe_addsr1rnx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x160005;
}

static void
Opcode_bbe_addsr1rnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a000c;
}

static void
Opcode_bbe_subsr1rnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x210008;
}

static void
Opcode_bbe_subsr1rnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c000a;
}

static void
Opcode_bbe_subsr1rnx16_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x170006;
}

static void
Opcode_bbe_subsr1rnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1d000d;
}

static void
Opcode_bbe_descrnx8c_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000;
}

static void
Opcode_bbe_descrnx16c_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_descrnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40000;
}

static void
Opcode_bbe_dselnx16i_Slot_f12_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100000;
}

static void
Opcode_bbe_dselnx16i_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100000;
}

static void
Opcode_bbe_dselnx16i_h_Slot_f12_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200000;
}

static void
Opcode_bbe_dselnx16i_h_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200000;
}

static void
Opcode_bbe_bmaxabsnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180004;
}

static void
Opcode_bbe_bmaxabsnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100004;
}

static void
Opcode_bbe_bmaxabsnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100004;
}

static void
Opcode_bbe_movpint40_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x54007;
}

static void
Opcode_bbe_movpint40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26200;
}

static void
Opcode_bbe_movpint40_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104d00;
}

static void
Opcode_bbe_movpint40_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c007;
}

static void
Opcode_bbe_movpa32_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c000;
}

static void
Opcode_bbe_movpa32_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26640;
}

static void
Opcode_bbe_movpa32_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110d00;
}

static void
Opcode_bbe_movpa32_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c02a;
}

static void
Opcode_bbe_unpkpnx16_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58082;
}

static void
Opcode_bbe_unpkpnx16_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41048;
}

static void
Opcode_bbe_unpkpnx16_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a40c;
}

static void
Opcode_bbe_unpkpnx16_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa8308;
}

static void
Opcode_bbe_unpkpnx16_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100806;
}

static void
Opcode_bbe_unpkpnx16_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c00a;
}

static void
Opcode_bbe_packpnx40_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a720;
}

static void
Opcode_bbe_packpnx40_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa40c1;
}

static void
Opcode_bbe_packpnx40_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x538630;
}

static void
Opcode_bbe_packpnx40_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3900c;
}

static void
Opcode_bbe_packpnx40_Slot_f12_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x160e1;
}

static void
Opcode_bbe_packpnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x52420;
}

static void
Opcode_bbe_packpnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9d088;
}

static void
Opcode_bbe_packpnx40_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0a42;
}

static void
Opcode_bbe_packpnx40_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13021;
}

static void
Opcode_bbe_movvint16_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x25020;
}

static void
Opcode_bbe_movvint16_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x35020;
}

static void
Opcode_bbe_movvint16_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8020;
}

static void
Opcode_bbe_movvint16_Slot_f3_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4000;
}

static void
Opcode_bbe_movvint16_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1f080;
}

static void
Opcode_bbe_movqint16_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x25000;
}

static void
Opcode_bbe_movqint16_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x35000;
}

static void
Opcode_bbe_movqint16_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1f000;
}

static void
Opcode_bbe_movqa16_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27070;
}

static void
Opcode_bbe_movqa16_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x37070;
}

static void
Opcode_bbe_movqa16_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x21090;
}

static void
Opcode_bbe_movvinx16_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26020;
}

static void
Opcode_bbe_movvinx16_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36020;
}

static void
Opcode_bbe_movvinx16_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80a0;
}

static void
Opcode_bbe_movvinx16_Slot_f3_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40c0;
}

static void
Opcode_bbe_movvinx16_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000;
}

static void
Opcode_bbe_seqnx16_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2800b;
}

static void
Opcode_bbe_seqnx16_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa40c4;
}

static void
Opcode_bbe_seqnx16_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x370f1;
}

static void
Opcode_bbe_seqnx16_Slot_f2_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8011;
}

static void
Opcode_bbe_seqnx16_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x23007;
}

static void
Opcode_bbe_mulnx16packl_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x538010;
}

static void
Opcode_bbe_mulnx16packl_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x91000;
}

static void
Opcode_bbe_mulnx16packq_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5b8010;
}

static void
Opcode_bbe_mulnx16packq_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x93000;
}

static void
Opcode_bbe_movav16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102fc030;
}

static void
Opcode_bbe_movav16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0090;
}

static void
Opcode_bbe_movav16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0090;
}

static void
Opcode_bbe_movav16_s2_Slot_f1_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3009;
}

static void
Opcode_bbe_movav16_s2_Slot_f2_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1900;
}

static void
Opcode_bbe_movavu16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102fe030;
}

static void
Opcode_bbe_movavu16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e2090;
}

static void
Opcode_bbe_movavu16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a2090;
}

static void
Opcode_bbe_movavu16_s2_Slot_f1_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300a;
}

static void
Opcode_bbe_movavu16_s2_Slot_f2_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a00;
}

static void
Opcode_bbe_movavu16_s2_Slot_f3_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3000;
}

static void
Opcode_bbe_extrnx16_Slot_f1_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000;
}

static void
Opcode_bbe_extrnx16_Slot_f2_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_extrnx16_Slot_f3_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1000;
}

static void
Opcode_bbe_extrnx16_Slot_f6_s4_move_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_movwint40_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58080;
}

static void
Opcode_bbe_movwint40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x23007;
}

static void
Opcode_bbe_movwint40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41007;
}

static void
Opcode_bbe_movwint40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26280;
}

static void
Opcode_bbe_movwint40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa100;
}

static void
Opcode_bbe_movwint40_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x108d00;
}

static void
Opcode_bbe_movwint40_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c008;
}

static void
Opcode_bbe_movqint40_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x54087;
}

static void
Opcode_bbe_movqint40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41006;
}

static void
Opcode_bbe_movqint40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26300;
}

static void
Opcode_bbe_movqint40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa000;
}

static void
Opcode_bbe_movqint40_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104d08;
}

static void
Opcode_bbe_movqint40_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c087;
}

static void
Opcode_bbe_movwinx40_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58081;
}

static void
Opcode_bbe_movwinx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41088;
}

static void
Opcode_bbe_movwinx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41806;
}

static void
Opcode_bbe_movwinx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26380;
}

static void
Opcode_bbe_movwinx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa200;
}

static void
Opcode_bbe_movwinx40_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10cd00;
}

static void
Opcode_bbe_movwinx40_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c009;
}

static void
Opcode_bbe_raddsnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x21002a;
}

static void
Opcode_bbe_raddsnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a002d;
}

static void
Opcode_bbe_raddsnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x290021;
}

static void
Opcode_bbe_raddsnx16t_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200079;
}

static void
Opcode_bbe_raddsnx16t_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18007c;
}

static void
Opcode_bbe_raddsnx16t_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2800b0;
}

static void
Opcode_bbe_raddsnx16f_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200069;
}

static void
Opcode_bbe_raddsnx16f_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18006c;
}

static void
Opcode_bbe_raddsnx16f_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2800a0;
}

static void
Opcode_bbe_packqnx40_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2aa20;
}

static void
Opcode_bbe_packqnx40_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa40c2;
}

static void
Opcode_bbe_packqnx40_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x538650;
}

static void
Opcode_bbe_packqnx40_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3900d;
}

static void
Opcode_bbe_packqnx40_Slot_f12_s1_ld_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x160e2;
}

static void
Opcode_bbe_packqnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5a420;
}

static void
Opcode_bbe_packqnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9d089;
}

static void
Opcode_bbe_packqnx40_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0a52;
}

static void
Opcode_bbe_packqnx40_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13022;
}

static void
Opcode_bbe_nandnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42204;
}

static void
Opcode_bbe_nandnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26740;
}

static void
Opcode_bbe_nandnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa4b0;
}

static void
Opcode_bbe_shflnx40i_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ec007;
}

static void
Opcode_bbe_shflnx40i_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41000;
}

static void
Opcode_bbe_shflnx40i_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22500;
}

static void
Opcode_bbe_shflnx40i_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa6500;
}

static void
Opcode_bbe_selnx40i_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000a;
}

static void
Opcode_bbe_selnx40i_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000;
}

static void
Opcode_bbe_selnx40i_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x82000;
}

static void
Opcode_bbe_movwa32_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c020;
}

static void
Opcode_bbe_movwa32_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x24000;
}

static void
Opcode_bbe_movwa32_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42800;
}

static void
Opcode_bbe_movwa32_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26660;
}

static void
Opcode_bbe_movwa32_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa4a0;
}

static void
Opcode_bbe_movwa32_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110d20;
}

static void
Opcode_bbe_movwa32_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c82a;
}

static void
Opcode_bbe_movwa40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42100;
}

static void
Opcode_bbe_movwau32_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c030;
}

static void
Opcode_bbe_movwau32_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26670;
}

static void
Opcode_bbe_movwau32_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110d30;
}

static void
Opcode_bbe_movwau32_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1cc2a;
}

static void
Opcode_bbe_movaw32_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26a10;
}

static void
Opcode_bbe_movaw32_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38510;
}

static void
Opcode_bbe_movawu32_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26b10;
}

static void
Opcode_bbe_movaw40h_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26e10;
}

static void
Opcode_bbe_movqa32_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c010;
}

static void
Opcode_bbe_movqa32_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26650;
}

static void
Opcode_bbe_movqa32_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110d10;
}

static void
Opcode_bbe_movqa32_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c42a;
}

static void
Opcode_bbe_seqnx40_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30c8c1;
}

static void
Opcode_bbe_seqnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28033;
}

static void
Opcode_bbe_raddnx40_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x43009;
}

static void
Opcode_bbe_raddnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42840;
}

static void
Opcode_bbe_raddnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a504;
}

static void
Opcode_bbe_raddnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa6b0;
}

static void
Opcode_bbe_movvwl_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27b10;
}

static void
Opcode_bbe_movvwl_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4a470;
}

static void
Opcode_bbe_movvwl_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9d00b;
}

static void
Opcode_bbe_movsvwl_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27810;
}

static void
Opcode_bbe_movsvwl_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4a410;
}

static void
Opcode_bbe_movsvwl_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9d043;
}

static void
Opcode_bbe_movwvl_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x580d1;
}

static void
Opcode_bbe_movwvl_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41009;
}

static void
Opcode_bbe_movwvl_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41018;
}

static void
Opcode_bbe_movwvl_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a405;
}

static void
Opcode_bbe_movwvl_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa8209;
}

static void
Opcode_bbe_movwvl_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10cd05;
}

static void
Opcode_bbe_movwvl_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c059;
}

static void
Opcode_bbe_movwv_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x54002;
}

static void
Opcode_bbe_movwv_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22007;
}

static void
Opcode_bbe_movwv_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2700f;
}

static void
Opcode_bbe_movwv_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22400;
}

static void
Opcode_bbe_movwv_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa6400;
}

static void
Opcode_bbe_movwv_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110c00;
}

static void
Opcode_bbe_movwv_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c002;
}

static void
Opcode_bbe_movswvl_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x580c1;
}

static void
Opcode_bbe_movswvl_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40009;
}

static void
Opcode_bbe_movswvl_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41008;
}

static void
Opcode_bbe_movswvl_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a404;
}

static void
Opcode_bbe_movswvl_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa8208;
}

static void
Opcode_bbe_movswvl_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10cd04;
}

static void
Opcode_bbe_movswvl_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c049;
}

static void
Opcode_bbe_movswv_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5000e;
}

static void
Opcode_bbe_movswv_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22005;
}

static void
Opcode_bbe_movswv_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2500f;
}

static void
Opcode_bbe_movswv_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22000;
}

static void
Opcode_bbe_movswv_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa6000;
}

static void
Opcode_bbe_movswv_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100c00;
}

static void
Opcode_bbe_movswv_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1800e;
}

static void
Opcode_bbe_movvwll_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a220;
}

static void
Opcode_bbe_movvwll_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5a400;
}

static void
Opcode_bbe_movvwll_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9d049;
}

static void
Opcode_bbe_movwvll_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x580e1;
}

static void
Opcode_bbe_movwvll_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42009;
}

static void
Opcode_bbe_movwvll_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x41028;
}

static void
Opcode_bbe_movwvll_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a406;
}

static void
Opcode_bbe_movwvll_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa820a;
}

static void
Opcode_bbe_movwvll_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10cd06;
}

static void
Opcode_bbe_movwvll_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c069;
}

static void
Opcode_bbe_movw2vl_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x54001;
}

static void
Opcode_bbe_movw2vl_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x23006;
}

static void
Opcode_bbe_movw2vl_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2700e;
}

static void
Opcode_bbe_movw2vl_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22300;
}

static void
Opcode_bbe_movw2vl_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa6300;
}

static void
Opcode_bbe_movw2vl_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10cc00;
}

static void
Opcode_bbe_movw2vl_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c001;
}

static void
Opcode_bbe_movvwh_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27d10;
}

static void
Opcode_bbe_movvwh_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4a440;
}

static void
Opcode_bbe_movvwh_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9d008;
}

static void
Opcode_bbe_movsvwh_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26f10;
}

static void
Opcode_bbe_movsvwh_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4a400;
}

static void
Opcode_bbe_movsvwh_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9d003;
}

static void
Opcode_bbe_movvwlh_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27f10;
}

static void
Opcode_bbe_movvwlh_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x52400;
}

static void
Opcode_bbe_movvwlh_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9d048;
}

static void
Opcode_bbe_movvwhl_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27e10;
}

static void
Opcode_bbe_movvwhl_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4a460;
}

static void
Opcode_bbe_movvwhl_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9d00a;
}

static void
Opcode_bbe_movvwhh_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27a10;
}

static void
Opcode_bbe_movvwhh_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4a450;
}

static void
Opcode_bbe_movvwhh_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9d009;
}

static void
Opcode_bbe_lv4x16_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102a0000;
}

static void
Opcode_bbe_lv4x16_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x260000;
}

static void
Opcode_bbe_lv4x16_i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x224000;
}

static void
Opcode_bbe_sv4x16_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102ac000;
}

static void
Opcode_bbe_sv4x16_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26c000;
}

static void
Opcode_bbe_sv4x16_i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x230000;
}

static void
Opcode_bbe_movw2vh_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x54000;
}

static void
Opcode_bbe_movw2vh_Slot_f10_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22006;
}

static void
Opcode_bbe_movw2vh_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2600f;
}

static void
Opcode_bbe_movw2vh_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22200;
}

static void
Opcode_bbe_movw2vh_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa6200;
}

static void
Opcode_bbe_movw2vh_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x108c00;
}

static void
Opcode_bbe_movw2vh_Slot_f6_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c000;
}

static void
Opcode_bbe_lvnx16f_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10040000;
}

static void
Opcode_bbe_lvnx16f_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10140000;
}

static void
Opcode_bbe_lvnx16f_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40000;
}

static void
Opcode_bbe_lvnx16f_i_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_lvnx16f_i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_lvnx16f_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10200000;
}

static void
Opcode_bbe_lvnx16f_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10390000;
}

static void
Opcode_bbe_lvnx16f_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c0000;
}

static void
Opcode_bbe_lvnx16f_ip_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x188000;
}

static void
Opcode_bbe_lvnx16f_x_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101b8000;
}

static void
Opcode_bbe_lvnx16f_x_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10350000;
}

static void
Opcode_bbe_lvnx16f_x_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x178000;
}

static void
Opcode_bbe_lvnx16f_x_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x148000;
}

static void
Opcode_bbe_lvnx16f_xp_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101c0000;
}

static void
Opcode_bbe_lvnx16f_xp_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10358000;
}

static void
Opcode_bbe_lvnx16f_xp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180000;
}

static void
Opcode_bbe_lvnx16f_xp_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x150000;
}

static void
Opcode_bbe_svnx16f_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10080000;
}

static void
Opcode_bbe_svnx16f_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10180000;
}

static void
Opcode_bbe_svnx16f_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000;
}

static void
Opcode_bbe_svnx16f_i_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbe_svnx16f_i_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40000;
}

static void
Opcode_bbe_svnx16f_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10210000;
}

static void
Opcode_bbe_svnx16f_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103a0000;
}

static void
Opcode_bbe_svnx16f_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1d0000;
}

static void
Opcode_bbe_svnx16f_ip_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf8000;
}

static void
Opcode_bbe_svnx16f_ip_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x198000;
}

static void
Opcode_bbe_svnx16f_ip_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000;
}

static void
Opcode_bbe_svnx16f_x_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101e0000;
}

static void
Opcode_bbe_svnx16f_x_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10370000;
}

static void
Opcode_bbe_svnx16f_x_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a0000;
}

static void
Opcode_bbe_svnx16f_x_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd8000;
}

static void
Opcode_bbe_svnx16f_x_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x168000;
}

static void
Opcode_bbe_svnx16f_xp_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101e8000;
}

static void
Opcode_bbe_svnx16f_xp_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10378000;
}

static void
Opcode_bbe_svnx16f_xp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a8000;
}

static void
Opcode_bbe_svnx16f_xp_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0000;
}

static void
Opcode_bbe_svnx16f_xp_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x170000;
}

static void
Opcode_bbe_lvnx16f_ic_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102b8080;
}

static void
Opcode_bbe_lvnx16f_ic_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x23000;
}

static void
Opcode_bbe_lvnx16f_ic_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104a0000;
}

static void
Opcode_bbe_lvnx16f_ic_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa3000;
}

static void
Opcode_bbe_lvnx16f_ic_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x64080;
}

static void
Opcode_bbe_lvnx16f_ic_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x278080;
}

static void
Opcode_bbe_lvnx16f_ic_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x33000;
}

static void
Opcode_bbe_lvnx16f_ic_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb4000;
}

static void
Opcode_bbe_lvnx16f_ic_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x238080;
}

static void
Opcode_bbe_lvnx16f_ic_Slot_f4_s1_ldpkdiv_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1d000;
}

static void
Opcode_bbe_lvnx16f_ic_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe000;
}

static void
Opcode_bbe_svnx16f_ic_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102b80a0;
}

static void
Opcode_bbe_svnx16f_ic_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x104a0020;
}

static void
Opcode_bbe_svnx16f_ic_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2780a0;
}

static void
Opcode_bbe_svnx16f_ic_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x150000;
}

static void
Opcode_bbe_svnx16f_ic_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb5000;
}

static void
Opcode_bbe_svnx16f_ic_Slot_f3_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7b000;
}

static void
Opcode_bbe_svnx16f_ic_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2380a0;
}

static void
Opcode_bbe_svnx16f_ic_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x56000;
}

static void
Opcode_bbe_absnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1032a00c;
}

static void
Opcode_bbe_absnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x270808;
}

static void
Opcode_bbe_absnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2bf00c;
}

static void
Opcode_bbe_absnx16_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb6004;
}

static void
Opcode_bbe_absnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180f0e;
}

static void
Opcode_bbe_absnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2aa00c;
}

static void
Opcode_bbe_absnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0602;
}

static void
Opcode_bbe_absnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80038;
}

static void
Opcode_bbe_abssnx16_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1032a00d;
}

static void
Opcode_bbe_abssnx16_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x270908;
}

static void
Opcode_bbe_abssnx16_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2bf00d;
}

static void
Opcode_bbe_abssnx16_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb6005;
}

static void
Opcode_bbe_abssnx16_Slot_f2_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x190f0e;
}

static void
Opcode_bbe_abssnx16_Slot_f4_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2aa00d;
}

static void
Opcode_bbe_abssnx16_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0702;
}

static void
Opcode_bbe_abssnx16_Slot_f9_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90038;
}

static void
Opcode_bbe_absnx40_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42207;
}

static void
Opcode_bbe_absnx40_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26770;
}

static void
Opcode_bbe_absnx40_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa6a0;
}

static void
Opcode_lsi_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10300000;
}

static void
Opcode_lsi_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_lsi_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x140000;
}

static void
Opcode_lsi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3;
}

static void
Opcode_lsip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10310000;
}

static void
Opcode_lsip_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000;
}

static void
Opcode_lsip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2f0000;
}

static void
Opcode_lsip_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8003;
}

static void
Opcode_lsx_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1046f000;
}

static void
Opcode_lsx_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x93000;
}

static void
Opcode_lsx_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x274000;
}

static void
Opcode_lsx_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000;
}

static void
Opcode_lsxp_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10470000;
}

static void
Opcode_lsxp_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x94000;
}

static void
Opcode_lsxp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x289000;
}

static void
Opcode_lsxp_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180000;
}

static void
Opcode_ssi_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10320000;
}

static void
Opcode_ssi_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x780000;
}

static void
Opcode_ssi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4003;
}

static void
Opcode_ssip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10330000;
}

static void
Opcode_ssip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x790000;
}

static void
Opcode_ssip_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc003;
}

static void
Opcode_ssx_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10401000;
}

static void
Opcode_ssx_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b0000;
}

static void
Opcode_ssx_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x480000;
}

static void
Opcode_ssxp_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10403000;
}

static void
Opcode_ssxp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28a000;
}

static void
Opcode_ssxp_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x580000;
}

static void
Opcode_abs_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c1c00;
}

static void
Opcode_abs_s_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x37010;
}

static void
Opcode_abs_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xfa0010;
}

static void
Opcode_neg_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c9c00;
}

static void
Opcode_neg_s_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x37090;
}

static void
Opcode_neg_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xfa0060;
}

static void
Opcode_mov_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c9800;
}

static void
Opcode_mov_s_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x37050;
}

static void
Opcode_mov_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xfa0000;
}

static void
Opcode_moveqz_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8b0000;
}

static void
Opcode_movnez_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9b0000;
}

static void
Opcode_movltz_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xab0000;
}

static void
Opcode_movgez_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xbb0000;
}

static void
Opcode_movf_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x25c000;
}

static void
Opcode_movf_s_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x29000;
}

static void
Opcode_movf_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xcb0000;
}

static void
Opcode_movt_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x25d000;
}

static void
Opcode_movt_s_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3a000;
}

static void
Opcode_movt_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xdb0000;
}

static void
Opcode_wfr_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c1800;
}

static void
Opcode_wfr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xfa0050;
}

static void
Opcode_rfr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xfa0040;
}

static void
Opcode_round_s_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0000;
}

static void
Opcode_round_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8a0000;
}

static void
Opcode_ceil_s_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9e000;
}

static void
Opcode_ceil_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xba0000;
}

static void
Opcode_floor_s_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9f000;
}

static void
Opcode_floor_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa0000;
}

static void
Opcode_trunc_s_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa1000;
}

static void
Opcode_trunc_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9a0000;
}

static void
Opcode_utrunc_s_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa2000;
}

static void
Opcode_utrunc_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xea0000;
}

static void
Opcode_float_s_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9b000;
}

static void
Opcode_float_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xca0000;
}

static void
Opcode_ufloat_s_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9c000;
}

static void
Opcode_ufloat_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xda0000;
}

static void
Opcode_un_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2db000;
}

static void
Opcode_un_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1b0000;
}

static void
Opcode_ult_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2da000;
}

static void
Opcode_ult_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5b0000;
}

static void
Opcode_ule_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2d3000;
}

static void
Opcode_ule_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7b0000;
}

static void
Opcode_ueq_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2d2000;
}

static void
Opcode_ueq_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3b0000;
}

static void
Opcode_olt_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2cb000;
}

static void
Opcode_olt_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4b0000;
}

static void
Opcode_ole_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ca000;
}

static void
Opcode_ole_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6b0000;
}

static void
Opcode_oeq_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c3000;
}

static void
Opcode_oeq_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b0000;
}

static void
Opcode_add_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x254000;
}

static void
Opcode_add_s_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a000;
}

static void
Opcode_add_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0000;
}

static void
Opcode_sub_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c2000;
}

static void
Opcode_sub_s_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3f000;
}

static void
Opcode_sub_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a0000;
}

static void
Opcode_mul_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x25f000;
}

static void
Opcode_mul_s_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e000;
}

static void
Opcode_mul_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0000;
}

static void
Opcode_madd_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x257000;
}

static void
Opcode_madd_s_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28000;
}

static void
Opcode_madd_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4a0000;
}

static void
Opcode_msub_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x25e000;
}

static void
Opcode_msub_s_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3b000;
}

static void
Opcode_msub_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5a0000;
}

static void
Opcode_sqrt0_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c9e00;
}

static void
Opcode_sqrt0_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xfa0090;
}

static void
Opcode_div0_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c1e00;
}

static void
Opcode_div0_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xfa0070;
}

static void
Opcode_recip0_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c9d00;
}

static void
Opcode_recip0_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xfa0080;
}

static void
Opcode_rsqrt0_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c9a00;
}

static void
Opcode_rsqrt0_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xfa00a0;
}

static void
Opcode_maddn_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x256000;
}

static void
Opcode_maddn_s_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27000;
}

static void
Opcode_maddn_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6a0000;
}

static void
Opcode_divn_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x255000;
}

static void
Opcode_divn_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7a0000;
}

static void
Opcode_const_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c1a00;
}

static void
Opcode_const_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xfa0030;
}

static void
Opcode_nexp01_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c9900;
}

static void
Opcode_nexp01_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xfa00b0;
}

static void
Opcode_addexp_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c1d00;
}

static void
Opcode_addexp_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xfa00e0;
}

static void
Opcode_addexpm_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c1900;
}

static void
Opcode_addexpm_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xfa00f0;
}

static void
Opcode_mkdadj_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c1b00;
}

static void
Opcode_mkdadj_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xfa00d0;
}

static void
Opcode_mksadj_s_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c1f00;
}

static void
Opcode_mksadj_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xfa00c0;
}

static void
Opcode_bbx_lvnx24_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16110100;
}

static void
Opcode_bbx_lvnx24_i_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x34000;
}

static void
Opcode_bbx_lvnx24_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1044c000;
}

static void
Opcode_bbx_lvnx24_i_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x88000;
}

static void
Opcode_bbx_lvnx24_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2d4000;
}

static void
Opcode_bbx_lvnx24_i_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e000;
}

static void
Opcode_bbx_lvnx24_i_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x54000;
}

static void
Opcode_bbx_lvnx24_i_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xcc000;
}

static void
Opcode_bbx_lvnx24_i_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000;
}

static void
Opcode_bbx_lvnx24_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16118100;
}

static void
Opcode_bbx_lvnx24_ip_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x32000;
}

static void
Opcode_bbx_lvnx24_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1044e000;
}

static void
Opcode_bbx_lvnx24_ip_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8a000;
}

static void
Opcode_bbx_lvnx24_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2dc000;
}

static void
Opcode_bbx_lvnx24_ip_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c000;
}

static void
Opcode_bbx_lvnx24_ip_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x56000;
}

static void
Opcode_bbx_lvnx24_ip_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xce000;
}

static void
Opcode_bbx_lvnx24_ip_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a000;
}

static void
Opcode_bbx_svnx24u_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142ba000;
}

static void
Opcode_bbx_svnx24u_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10452000;
}

static void
Opcode_bbx_svnx24u_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2ce000;
}

static void
Opcode_bbx_svnx24u_i_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5a000;
}

static void
Opcode_bbx_svnx24u_i_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd2000;
}

static void
Opcode_bbx_svnx24u_i_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd4000;
}

static void
Opcode_bbx_svnx24u_i_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6a000;
}

static void
Opcode_bbx_svnx24u_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142bc000;
}

static void
Opcode_bbx_svnx24u_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10454000;
}

static void
Opcode_bbx_svnx24u_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2d6000;
}

static void
Opcode_bbx_svnx24u_ip_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c000;
}

static void
Opcode_bbx_svnx24u_ip_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd4000;
}

static void
Opcode_bbx_svnx24u_ip_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc4000;
}

static void
Opcode_bbx_svnx24u_ip_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6c000;
}

static void
Opcode_bbx_svnx24_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142be000;
}

static void
Opcode_bbx_svnx24_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10456000;
}

static void
Opcode_bbx_svnx24_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2de000;
}

static void
Opcode_bbx_svnx24_i_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5e000;
}

static void
Opcode_bbx_svnx24_i_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd6000;
}

static void
Opcode_bbx_svnx24_i_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd6000;
}

static void
Opcode_bbx_svnx24_i_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6e000;
}

static void
Opcode_bbx_svnx24_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10304000;
}

static void
Opcode_bbx_svnx24_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10458000;
}

static void
Opcode_bbx_svnx24_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x760000;
}

static void
Opcode_bbx_svnx24_ip_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40000;
}

static void
Opcode_bbx_svnx24_ip_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x158000;
}

static void
Opcode_bbx_svnx24_ip_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc6000;
}

static void
Opcode_bbx_svnx24_ip_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000;
}

static void
Opcode_bbx_slv128_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142b8000;
}

static void
Opcode_bbx_slv128_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10450000;
}

static void
Opcode_bbx_slv128_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c6000;
}

static void
Opcode_bbx_slv128_i_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58000;
}

static void
Opcode_bbx_slv128_i_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd0000;
}

static void
Opcode_bbx_slv128_i_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xdc000;
}

static void
Opcode_bbx_slv128_i_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x68000;
}

static void
Opcode_bbx_lvnx24_x_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16100100;
}

static void
Opcode_bbx_lvnx24_x_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c000;
}

static void
Opcode_bbx_lvnx24_x_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10440000;
}

static void
Opcode_bbx_lvnx24_x_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x82000;
}

static void
Opcode_bbx_lvnx24_x_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x254000;
}

static void
Opcode_bbx_lvnx24_x_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000;
}

static void
Opcode_bbx_lvnx24_x_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000;
}

static void
Opcode_bbx_lvnx24_x_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xbe000;
}

static void
Opcode_bbx_lvnx24_x_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6000;
}

static void
Opcode_bbx_lvnx24_xp_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16108100;
}

static void
Opcode_bbx_lvnx24_xp_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c000;
}

static void
Opcode_bbx_lvnx24_xp_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10442000;
}

static void
Opcode_bbx_lvnx24_xp_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x84000;
}

static void
Opcode_bbx_lvnx24_xp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x256000;
}

static void
Opcode_bbx_lvnx24_xp_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30000;
}

static void
Opcode_bbx_lvnx24_xp_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a000;
}

static void
Opcode_bbx_lvnx24_xp_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xba000;
}

static void
Opcode_bbx_lvnx24_xp_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000;
}

static void
Opcode_bbx_svnx24u_x_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1028c000;
}

static void
Opcode_bbx_svnx24u_x_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10444000;
}

static void
Opcode_bbx_svnx24u_x_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x24c000;
}

static void
Opcode_bbx_svnx24u_x_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c000;
}

static void
Opcode_bbx_svnx24u_x_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14c000;
}

static void
Opcode_bbx_svnx24u_x_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc0000;
}

static void
Opcode_bbx_svnx24u_x_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x62000;
}

static void
Opcode_bbx_svnx24u_xp_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1028e000;
}

static void
Opcode_bbx_svnx24u_xp_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10446000;
}

static void
Opcode_bbx_svnx24u_xp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x24e000;
}

static void
Opcode_bbx_svnx24u_xp_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e000;
}

static void
Opcode_bbx_svnx24u_xp_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14e000;
}

static void
Opcode_bbx_svnx24u_xp_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc2000;
}

static void
Opcode_bbx_svnx24u_xp_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36000;
}

static void
Opcode_bbx_svnx24_x_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10294000;
}

static void
Opcode_bbx_svnx24_x_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10448000;
}

static void
Opcode_bbx_svnx24_x_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c4000;
}

static void
Opcode_bbx_svnx24_x_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50000;
}

static void
Opcode_bbx_svnx24_x_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x108000;
}

static void
Opcode_bbx_svnx24_x_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd0000;
}

static void
Opcode_bbx_svnx24_x_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x64000;
}

static void
Opcode_bbx_svnx24_xp_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10296000;
}

static void
Opcode_bbx_svnx24_xp_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1044a000;
}

static void
Opcode_bbx_svnx24_xp_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2cc000;
}

static void
Opcode_bbx_svnx24_xp_Slot_f12_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x52000;
}

static void
Opcode_bbx_svnx24_xp_Slot_f1_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10a000;
}

static void
Opcode_bbx_svnx24_xp_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd2000;
}

static void
Opcode_bbx_svnx24_xp_Slot_f6_s0_st_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x66000;
}

static void
Opcode_bbx_addnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x101d8000;
}

static void
Opcode_bbx_addnx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280000;
}

static void
Opcode_bbx_addnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x338000;
}

static void
Opcode_bbx_addnx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc0000;
}

static void
Opcode_bbx_addnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x558000;
}

static void
Opcode_bbx_addnx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x198000;
}

static void
Opcode_bbx_addnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x303000;
}

static void
Opcode_bbx_addnx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10380000;
}

static void
Opcode_bbx_addnx24t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbx_addnx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x240000;
}

static void
Opcode_bbx_addnx24t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x680000;
}

static void
Opcode_bbx_addsnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14280000;
}

static void
Opcode_bbx_addsnx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x288000;
}

static void
Opcode_bbx_addsnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x360000;
}

static void
Opcode_bbx_addsnx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc8000;
}

static void
Opcode_bbx_addsnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x598000;
}

static void
Opcode_bbx_addsnx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7a0000;
}

static void
Opcode_bbx_addsnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x305000;
}

static void
Opcode_bbx_addsnx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10340000;
}

static void
Opcode_bbx_addsnx24t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40000;
}

static void
Opcode_bbx_addsnx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280000;
}

static void
Opcode_bbx_addsnx24t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x640000;
}

static void
Opcode_bbx_subnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142a8000;
}

static void
Opcode_bbx_subnx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b0000;
}

static void
Opcode_bbx_subnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x388000;
}

static void
Opcode_bbx_subnx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf0000;
}

static void
Opcode_bbx_subnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5e0000;
}

static void
Opcode_bbx_subnx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x348000;
}

static void
Opcode_bbx_subnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x383000;
}

static void
Opcode_bbx_subnx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x141c0000;
}

static void
Opcode_bbx_subnx24t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180000;
}

static void
Opcode_bbx_subnx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c0000;
}

static void
Opcode_bbx_subnx24t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600000;
}

static void
Opcode_bbx_subsnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142b0000;
}

static void
Opcode_bbx_subsnx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b8000;
}

static void
Opcode_bbx_subsnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x390000;
}

static void
Opcode_bbx_subsnx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf8000;
}

static void
Opcode_bbx_subsnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x528000;
}

static void
Opcode_bbx_subsnx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x350000;
}

static void
Opcode_bbx_subsnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x385000;
}

static void
Opcode_bbx_subsnx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14200000;
}

static void
Opcode_bbx_subsnx24t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c0000;
}

static void
Opcode_bbx_subsnx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400000;
}

static void
Opcode_bbx_subsnx24t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4c0000;
}

static void
Opcode_bbx_absnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x161401e0;
}

static void
Opcode_bbx_absnx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300080;
}

static void
Opcode_bbx_absnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0300;
}

static void
Opcode_bbx_absnx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x140000;
}

static void
Opcode_bbx_absnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x740000;
}

static void
Opcode_bbx_absnx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300800;
}

static void
Opcode_bbx_absnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38c050;
}

static void
Opcode_bbx_absnx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16140100;
}

static void
Opcode_bbx_absnx24t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300000;
}

static void
Opcode_bbx_absnx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x440300;
}

static void
Opcode_bbx_absnx24t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300000;
}

static void
Opcode_bbx_negnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x161501a0;
}

static void
Opcode_bbx_negnx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3000e0;
}

static void
Opcode_bbx_negnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0306;
}

static void
Opcode_bbx_negnx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x140060;
}

static void
Opcode_bbx_negnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x740060;
}

static void
Opcode_bbx_negnx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300e00;
}

static void
Opcode_bbx_negnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38c070;
}

static void
Opcode_bbx_negnx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16140140;
}

static void
Opcode_bbx_negnx24t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300040;
}

static void
Opcode_bbx_negnx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x440340;
}

static void
Opcode_bbx_negnx24t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300400;
}

static void
Opcode_bbx_conjnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x161481e0;
}

static void
Opcode_bbx_conjnx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3000a0;
}

static void
Opcode_bbx_conjnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0302;
}

static void
Opcode_bbx_conjnx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x140020;
}

static void
Opcode_bbx_conjnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x740020;
}

static void
Opcode_bbx_conjnx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300a00;
}

static void
Opcode_bbx_conjnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38d050;
}

static void
Opcode_bbx_conjnx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16140120;
}

static void
Opcode_bbx_conjnx24t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300020;
}

static void
Opcode_bbx_conjnx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x440320;
}

static void
Opcode_bbx_conjnx24t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300200;
}

static void
Opcode_bbx_raddnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142c8007;
}

static void
Opcode_bbx_raddnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d8090;
}

static void
Opcode_bbx_raddnx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x98010;
}

static void
Opcode_bbx_raddnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4b8008;
}

static void
Opcode_bbx_raddnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30d109;
}

static void
Opcode_bbx_raddnx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142c0001;
}

static void
Opcode_bbx_raddnx24t_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400010;
}

static void
Opcode_bbx_raddnx24t_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90000;
}

static void
Opcode_bbx_raddnx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x480000;
}

static void
Opcode_bbx_raddnx24t_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x388001;
}

static void
Opcode_bbx_raddsnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142d0007;
}

static void
Opcode_bbx_raddsnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d80a0;
}

static void
Opcode_bbx_raddsnx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x98011;
}

static void
Opcode_bbx_raddsnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4b8009;
}

static void
Opcode_bbx_raddsnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30d10a;
}

static void
Opcode_bbx_raddsnx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142c0002;
}

static void
Opcode_bbx_raddsnx24t_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400020;
}

static void
Opcode_bbx_raddsnx24t_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90008;
}

static void
Opcode_bbx_raddsnx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x480001;
}

static void
Opcode_bbx_raddsnx24t_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x388002;
}

static void
Opcode_bbx_ravgnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142d8007;
}

static void
Opcode_bbx_ravgnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d80b0;
}

static void
Opcode_bbx_ravgnx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x98012;
}

static void
Opcode_bbx_ravgnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4b800a;
}

static void
Opcode_bbx_ravgnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30d10b;
}

static void
Opcode_bbx_nsanx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c9800;
}

static void
Opcode_bbx_nsanx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c9b00;
}

static void
Opcode_bbx_nsanx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e8400;
}

static void
Opcode_bbx_nsanx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1400a0;
}

static void
Opcode_bbx_nsanx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x748000;
}

static void
Opcode_bbx_nsanx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e00c0;
}

static void
Opcode_bbx_nsanx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x33e800;
}

static void
Opcode_bbx_nsanx24c_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c9c00;
}

static void
Opcode_bbx_nsanx24c_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c9f00;
}

static void
Opcode_bbx_nsanx24c_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e8402;
}

static void
Opcode_bbx_nsanx24c_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1420a0;
}

static void
Opcode_bbx_nsanx24c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x748400;
}

static void
Opcode_bbx_nsanx24c_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e04c0;
}

static void
Opcode_bbx_nsanx24c_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x33ea00;
}

static void
Opcode_bbx_nsaunx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c9900;
}

static void
Opcode_bbx_nsaunx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2d1800;
}

static void
Opcode_bbx_nsaunx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e8404;
}

static void
Opcode_bbx_nsaunx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1440a0;
}

static void
Opcode_bbx_nsaunx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x748800;
}

static void
Opcode_bbx_nsaunx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e08c0;
}

static void
Opcode_bbx_nsaunx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x33ec00;
}

static void
Opcode_bbx_maxnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14288000;
}

static void
Opcode_bbx_maxnx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x290000;
}

static void
Opcode_bbx_maxnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x368000;
}

static void
Opcode_bbx_maxnx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0000;
}

static void
Opcode_bbx_maxnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5d8000;
}

static void
Opcode_bbx_maxnx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7a8000;
}

static void
Opcode_bbx_maxnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x307000;
}

static void
Opcode_bbx_maxnx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103c0000;
}

static void
Opcode_bbx_maxnx24t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000;
}

static void
Opcode_bbx_maxnx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0000;
}

static void
Opcode_bbx_maxnx24t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x480000;
}

static void
Opcode_bbx_maxunx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14290000;
}

static void
Opcode_bbx_maxunx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x298000;
}

static void
Opcode_bbx_maxunx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x370000;
}

static void
Opcode_bbx_maxunx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe8000;
}

static void
Opcode_bbx_maxunx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x520000;
}

static void
Opcode_bbx_maxunx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7b0000;
}

static void
Opcode_bbx_maxunx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x304000;
}

static void
Opcode_bbx_maxunx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14100000;
}

static void
Opcode_bbx_maxunx24t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc0000;
}

static void
Opcode_bbx_maxunx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300000;
}

static void
Opcode_bbx_maxunx24t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x540000;
}

static void
Opcode_bbx_minnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14298000;
}

static void
Opcode_bbx_minnx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0000;
}

static void
Opcode_bbx_minnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x378000;
}

static void
Opcode_bbx_minnx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd0000;
}

static void
Opcode_bbx_minnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x560000;
}

static void
Opcode_bbx_minnx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7b8000;
}

static void
Opcode_bbx_minnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x384000;
}

static void
Opcode_bbx_minnx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14140000;
}

static void
Opcode_bbx_minnx24t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100000;
}

static void
Opcode_bbx_minnx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x340000;
}

static void
Opcode_bbx_minnx24t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x500000;
}

static void
Opcode_bbx_minunx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142a0000;
}

static void
Opcode_bbx_minunx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a8000;
}

static void
Opcode_bbx_minunx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x380000;
}

static void
Opcode_bbx_minunx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd8000;
}

static void
Opcode_bbx_minunx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5a0000;
}

static void
Opcode_bbx_minunx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x340000;
}

static void
Opcode_bbx_minunx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x381000;
}

static void
Opcode_bbx_minunx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14180000;
}

static void
Opcode_bbx_minunx24t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x140000;
}

static void
Opcode_bbx_minunx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x380000;
}

static void
Opcode_bbx_minunx24t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400000;
}

static void
Opcode_bbx_mixnx24c_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16150180;
}

static void
Opcode_bbx_mixnx24c_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3000c0;
}

static void
Opcode_bbx_mixnx24c_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0304;
}

static void
Opcode_bbx_mixnx24c_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x140040;
}

static void
Opcode_bbx_mixnx24c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x740040;
}

static void
Opcode_bbx_mixnx24c_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300c00;
}

static void
Opcode_bbx_mixnx24c_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38c060;
}

static void
Opcode_bbx_rmaxnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142e0007;
}

static void
Opcode_bbx_rmaxnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d80c0;
}

static void
Opcode_bbx_rmaxnx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x98013;
}

static void
Opcode_bbx_rmaxnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4b800b;
}

static void
Opcode_bbx_rmaxnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30d10c;
}

static void
Opcode_bbx_rmaxnx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142c0003;
}

static void
Opcode_bbx_rmaxnx24t_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400030;
}

static void
Opcode_bbx_rmaxnx24t_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90010;
}

static void
Opcode_bbx_rmaxnx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x480002;
}

static void
Opcode_bbx_rmaxnx24t_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x388003;
}

static void
Opcode_bbx_rmaxunx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142e8007;
}

static void
Opcode_bbx_rmaxunx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d80d0;
}

static void
Opcode_bbx_rmaxunx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x98014;
}

static void
Opcode_bbx_rmaxunx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4b800c;
}

static void
Opcode_bbx_rmaxunx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30d10d;
}

static void
Opcode_bbx_rmaxunx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142c0004;
}

static void
Opcode_bbx_rmaxunx24t_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400040;
}

static void
Opcode_bbx_rmaxunx24t_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90018;
}

static void
Opcode_bbx_rmaxunx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x480003;
}

static void
Opcode_bbx_rmaxunx24t_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x388004;
}

static void
Opcode_bbx_rminnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142f0007;
}

static void
Opcode_bbx_rminnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d80e0;
}

static void
Opcode_bbx_rminnx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x98015;
}

static void
Opcode_bbx_rminnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4b800d;
}

static void
Opcode_bbx_rminnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30d10e;
}

static void
Opcode_bbx_rminnx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142c0005;
}

static void
Opcode_bbx_rminnx24t_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400050;
}

static void
Opcode_bbx_rminnx24t_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x98000;
}

static void
Opcode_bbx_rminnx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x480004;
}

static void
Opcode_bbx_rminnx24t_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x388005;
}

static void
Opcode_bbx_rminunx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142f8007;
}

static void
Opcode_bbx_rminunx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d80f0;
}

static void
Opcode_bbx_rminunx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x98016;
}

static void
Opcode_bbx_rminunx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4b800e;
}

static void
Opcode_bbx_rminunx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30d10f;
}

static void
Opcode_bbx_rminunx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142c0006;
}

static void
Opcode_bbx_rminunx24t_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400060;
}

static void
Opcode_bbx_rminunx24t_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x98008;
}

static void
Opcode_bbx_rminunx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x480005;
}

static void
Opcode_bbx_rminunx24t_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x388006;
}

static void
Opcode_bbx_popcnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x161501c0;
}

static void
Opcode_bbx_popcnx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x308080;
}

static void
Opcode_bbx_popcnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0308;
}

static void
Opcode_bbx_popcnx24_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x140080;
}

static void
Opcode_bbx_popcnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x740080;
}

static void
Opcode_bbx_popcnx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x308800;
}

static void
Opcode_bbx_popcnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38d060;
}

static void
Opcode_bbx_movl2l_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142c0007;
}

static void
Opcode_bbx_movl2l_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d8080;
}

static void
Opcode_bbx_movl2l_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0003;
}

static void
Opcode_bbx_movl2l_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180604;
}

static void
Opcode_bbx_movl2l_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0602;
}

static void
Opcode_bbx_movl2l_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30d108;
}

static void
Opcode_bbx_movl2lt_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x142c0000;
}

static void
Opcode_bbx_movl2lt_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400000;
}

static void
Opcode_bbx_movl2lt_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x480006;
}

static void
Opcode_bbx_movl2lt_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0000;
}

static void
Opcode_bbx_movl2lt_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000a;
}

static void
Opcode_bbx_movl2lt_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c000e;
}

static void
Opcode_bbx_movl2lt_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x388000;
}

static void
Opcode_bbx_movn2l_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16180104;
}

static void
Opcode_bbx_movn2l_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e030e;
}

static void
Opcode_bbx_movn2l_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe4203;
}

static void
Opcode_bbx_movn2l_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c9800;
}

static void
Opcode_bbx_movn2l_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0402;
}

static void
Opcode_bbx_movn2l_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38d170;
}

static void
Opcode_bbx_movn2lt_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16180100;
}

static void
Opcode_bbx_movn2lt_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400001;
}

static void
Opcode_bbx_movn2lt_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x440370;
}

static void
Opcode_bbx_movn2lt_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0201;
}

static void
Opcode_bbx_movn2lt_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x181800;
}

static void
Opcode_bbx_movn2lt_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c080e;
}

static void
Opcode_bbx_movn2lt_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38c010;
}

static void
Opcode_bbx_movun2l_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16180105;
}

static void
Opcode_bbx_movun2l_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e030f;
}

static void
Opcode_bbx_movun2l_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe8003;
}

static void
Opcode_bbx_movun2l_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c8900;
}

static void
Opcode_bbx_movun2l_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c1402;
}

static void
Opcode_bbx_movun2l_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38e040;
}

static void
Opcode_bbx_movun2lt_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16180101;
}

static void
Opcode_bbx_movun2lt_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400003;
}

static void
Opcode_bbx_movun2lt_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x440380;
}

static void
Opcode_bbx_movun2lt_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0002;
}

static void
Opcode_bbx_movun2lt_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c1800;
}

static void
Opcode_bbx_movun2lt_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c180e;
}

static void
Opcode_bbx_movun2lt_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38c020;
}

static void
Opcode_bbx_movsl2n_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c9410;
}

static void
Opcode_bbx_movsl2n_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x414080;
}

static void
Opcode_bbx_movsl2n_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb9008;
}

static void
Opcode_bbx_movsl2n_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180603;
}

static void
Opcode_bbx_movsl2n_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0702;
}

static void
Opcode_bbx_movsl2n_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c9008;
}

static void
Opcode_bbx_movsl2nt_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12242800;
}

static void
Opcode_bbx_movsl2nt_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400080;
}

static void
Opcode_bbx_movsl2nt_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x701810;
}

static void
Opcode_bbx_movsl2nt_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe1004;
}

static void
Opcode_bbx_movsl2nt_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x388008;
}

static void
Opcode_bbx_movhl2n_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c9000;
}

static void
Opcode_bbx_movhl2n_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x404080;
}

static void
Opcode_bbx_movhl2n_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb9000;
}

static void
Opcode_bbx_movhl2n_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c0604;
}

static void
Opcode_bbx_movhl2n_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0b02;
}

static void
Opcode_bbx_movhl2n_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c8008;
}

static void
Opcode_bbx_movhl2nt_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12242000;
}

static void
Opcode_bbx_movhl2nt_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400070;
}

static void
Opcode_bbx_movhl2nt_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x701800;
}

static void
Opcode_bbx_movhl2nt_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0004;
}

static void
Opcode_bbx_movhl2nt_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x388007;
}

static void
Opcode_bbx_movll2n_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c9400;
}

static void
Opcode_bbx_movll2n_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40c080;
}

static void
Opcode_bbx_movll2n_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb9004;
}

static void
Opcode_bbx_movll2n_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1e0604;
}

static void
Opcode_bbx_movll2n_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0a02;
}

static void
Opcode_bbx_movll2n_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c8108;
}

static void
Opcode_bbx_movll2nt_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12242400;
}

static void
Opcode_bbx_movll2nt_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x404070;
}

static void
Opcode_bbx_movll2nt_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x701c00;
}

static void
Opcode_bbx_movll2nt_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0804;
}

static void
Opcode_bbx_movll2nt_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c8007;
}

static void
Opcode_bbx_movl2w_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c841;
}

static void
Opcode_bbx_movl2w_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c4009;
}

static void
Opcode_bbx_movl2w_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60000a;
}

static void
Opcode_bbx_movl2w_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26680;
}

static void
Opcode_bbx_movl2w_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa2600;
}

static void
Opcode_bbx_movl2w_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x108d08;
}

static void
Opcode_bbx_movl2wt_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c808;
}

static void
Opcode_bbx_movl2wt_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c4008;
}

static void
Opcode_bbx_movl2wt_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600002;
}

static void
Opcode_bbx_movl2wt_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280c8;
}

static void
Opcode_bbx_movl2wt_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x840c0;
}

static void
Opcode_bbx_movl2wt_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10c00c;
}

static void
Opcode_bbx_movul2w_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x580c2;
}

static void
Opcode_bbx_movul2w_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c4019;
}

static void
Opcode_bbx_movul2w_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60000e;
}

static void
Opcode_bbx_movul2w_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26688;
}

static void
Opcode_bbx_movul2w_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa2640;
}

static void
Opcode_bbx_movul2w_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x108d0c;
}

static void
Opcode_bbx_movul2wt_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58088;
}

static void
Opcode_bbx_movul2wt_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c4018;
}

static void
Opcode_bbx_movul2wt_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600006;
}

static void
Opcode_bbx_movul2wt_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x32000;
}

static void
Opcode_bbx_movul2wt_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9a000;
}

static void
Opcode_bbx_movul2wt_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10c080;
}

static void
Opcode_bbx_movsw2l_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27480;
}

static void
Opcode_bbx_movsw2l_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x588c3;
}

static void
Opcode_bbx_movsw2l_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x310103;
}

static void
Opcode_bbx_movsw2l_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61002c;
}

static void
Opcode_bbx_movsw2l_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38720;
}

static void
Opcode_bbx_movsw2l_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x267c0;
}

static void
Opcode_bbx_movsw2l_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa640;
}

static void
Opcode_bbx_movsw2l_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110d88;
}

static void
Opcode_bbx_movsw2l_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11070;
}

static void
Opcode_bbx_movsw2lt_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b000;
}

static void
Opcode_bbx_movsw2lt_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c800;
}

static void
Opcode_bbx_movsw2lt_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300102;
}

static void
Opcode_bbx_movsw2lt_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600024;
}

static void
Opcode_bbx_movsw2lt_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36010;
}

static void
Opcode_bbx_movsw2lt_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280c0;
}

static void
Opcode_bbx_movsw2lt_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x84080;
}

static void
Opcode_bbx_movsw2lt_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10c008;
}

static void
Opcode_bbx_movsw2lt_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf080;
}

static void
Opcode_bbx_movhw2l_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27400;
}

static void
Opcode_bbx_movhw2l_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c840;
}

static void
Opcode_bbx_movhw2l_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300103;
}

static void
Opcode_bbx_movhw2l_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60002c;
}

static void
Opcode_bbx_movhw2l_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38610;
}

static void
Opcode_bbx_movhw2l_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26780;
}

static void
Opcode_bbx_movhw2l_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa440;
}

static void
Opcode_bbx_movhw2l_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110d80;
}

static void
Opcode_bbx_movhw2l_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11060;
}

static void
Opcode_bbx_movhw2lt_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28020;
}

static void
Opcode_bbx_movhw2lt_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c048;
}

static void
Opcode_bbx_movhw2lt_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300100;
}

static void
Opcode_bbx_movhw2lt_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600004;
}

static void
Opcode_bbx_movhw2lt_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36000;
}

static void
Opcode_bbx_movhw2lt_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28080;
}

static void
Opcode_bbx_movhw2lt_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x84000;
}

static void
Opcode_bbx_movhw2lt_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10c000;
}

static void
Opcode_bbx_movhw2lt_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf000;
}

static void
Opcode_bbx_movlw2l_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27410;
}

static void
Opcode_bbx_movlw2l_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x580c3;
}

static void
Opcode_bbx_movlw2l_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x308103;
}

static void
Opcode_bbx_movlw2l_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60802c;
}

static void
Opcode_bbx_movlw2l_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38710;
}

static void
Opcode_bbx_movlw2l_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26788;
}

static void
Opcode_bbx_movlw2l_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa540;
}

static void
Opcode_bbx_movlw2l_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110d84;
}

static void
Opcode_bbx_movlw2l_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11064;
}

static void
Opcode_bbx_movlw2lt_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28030;
}

static void
Opcode_bbx_movlw2lt_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c848;
}

static void
Opcode_bbx_movlw2lt_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300101;
}

static void
Opcode_bbx_movlw2lt_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60000c;
}

static void
Opcode_bbx_movlw2lt_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x37000;
}

static void
Opcode_bbx_movlw2lt_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28088;
}

static void
Opcode_bbx_movlw2lt_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x84040;
}

static void
Opcode_bbx_movlw2lt_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10c004;
}

static void
Opcode_bbx_movlw2lt_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf004;
}

static void
Opcode_bbx_movi2l_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16180106;
}

static void
Opcode_bbx_movi2l_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e8320;
}

static void
Opcode_bbx_movi2l_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0018;
}

static void
Opcode_bbx_movi2l_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c9900;
}

static void
Opcode_bbx_movi2l_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0502;
}

static void
Opcode_bbx_movi2l_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x388209;
}

static void
Opcode_bbx_movi2lt_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16180102;
}

static void
Opcode_bbx_movi2lt_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x440030;
}

static void
Opcode_bbx_movi2lt_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x480007;
}

static void
Opcode_bbx_movi2lt_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0008;
}

static void
Opcode_bbx_movi2lt_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x188800;
}

static void
Opcode_bbx_movi2lt_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280005;
}

static void
Opcode_bbx_movi2lt_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x388009;
}

static void
Opcode_bbx_mova2l_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x161501e0;
}

static void
Opcode_bbx_mova2l_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e8300;
}

static void
Opcode_bbx_mova2l_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe4003;
}

static void
Opcode_bbx_mova2l_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c8800;
}

static void
Opcode_bbx_mova2l_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200500;
}

static void
Opcode_bbx_mova2l_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38d070;
}

static void
Opcode_bbx_mova2lt_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16140160;
}

static void
Opcode_bbx_mova2lt_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x440000;
}

static void
Opcode_bbx_mova2lt_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x440360;
}

static void
Opcode_bbx_mova2lt_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0001;
}

static void
Opcode_bbx_mova2lt_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c0800;
}

static void
Opcode_bbx_mova2lt_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200890;
}

static void
Opcode_bbx_mova2lt_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38c000;
}

static void
Opcode_bbx_mvbl2w_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x588c2;
}

static void
Opcode_bbx_mvbl2w_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2cc009;
}

static void
Opcode_bbx_mvbl2w_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60800a;
}

static void
Opcode_bbx_mvbl2w_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x266c0;
}

static void
Opcode_bbx_mvbl2w_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa2680;
}

static void
Opcode_bbx_mvbl2w_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x108d88;
}

static void
Opcode_bbx_mvbw2l_Slot_f0_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x27490;
}

static void
Opcode_bbx_mvbw2l_Slot_f0_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c041;
}

static void
Opcode_bbx_mvbw2l_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x318103;
}

static void
Opcode_bbx_mvbw2l_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61802c;
}

static void
Opcode_bbx_mvbw2l_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38730;
}

static void
Opcode_bbx_mvbw2l_Slot_f2_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x267c8;
}

static void
Opcode_bbx_mvbw2l_Slot_f3_s2_alumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xaa740;
}

static void
Opcode_bbx_mvbw2l_Slot_f4_s2_mul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x110d8c;
}

static void
Opcode_bbx_mvbw2l_Slot_f6_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11074;
}

static void
Opcode_bbx_movl2a_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c9010;
}

static void
Opcode_bbx_movl2a_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e8000;
}

static void
Opcode_bbx_movl2a_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb7080;
}

static void
Opcode_bbx_movl2a_Slot_f3_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x190500;
}

static void
Opcode_bbx_movl2a_Slot_f4_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300000;
}

static void
Opcode_bbx_movl2a_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x31e800;
}

static void
Opcode_bbx_sllsinx24_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x380002;
}

static void
Opcode_bbx_sllsinx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x308000;
}

static void
Opcode_bbx_sllsinx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x588000;
}

static void
Opcode_bbx_sllsinx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28e000;
}

static void
Opcode_bbx_sllsinx24t_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100000;
}

static void
Opcode_bbx_sllsinx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000;
}

static void
Opcode_bbx_srasinx24_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x380004;
}

static void
Opcode_bbx_srasinx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x310000;
}

static void
Opcode_bbx_srasinx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x510000;
}

static void
Opcode_bbx_srasinx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x308000;
}

static void
Opcode_bbx_srasinx24t_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180000;
}

static void
Opcode_bbx_srasinx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100000;
}

static void
Opcode_bbx_sllsnx24_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x188008;
}

static void
Opcode_bbx_sllsnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d0000;
}

static void
Opcode_bbx_sllsnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x490008;
}

static void
Opcode_bbx_sllsnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30c008;
}

static void
Opcode_bbx_srasnx24_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18c008;
}

static void
Opcode_bbx_srasnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d0080;
}

static void
Opcode_bbx_srasnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x498008;
}

static void
Opcode_bbx_srasnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30c108;
}

static void
Opcode_bbx_srasnx24c_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200003;
}

static void
Opcode_bbx_srasnx24c_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d0001;
}

static void
Opcode_bbx_srasnx24c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4a0008;
}

static void
Opcode_bbx_srasnx24c_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30d000;
}

static void
Opcode_bbx_srrinx24_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000d;
}

static void
Opcode_bbx_srrinx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x330000;
}

static void
Opcode_bbx_srrinx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x518000;
}

static void
Opcode_bbx_srrinx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x387000;
}

static void
Opcode_bbx_srrinx24t_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280000;
}

static void
Opcode_bbx_srrinx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200000;
}

static void
Opcode_bbx_srrnx24_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x208003;
}

static void
Opcode_bbx_srrnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d8000;
}

static void
Opcode_bbx_srrnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4b0008;
}

static void
Opcode_bbx_srrnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30d008;
}

static void
Opcode_bbx_slasinx24_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x380000;
}

static void
Opcode_bbx_slasinx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300000;
}

static void
Opcode_bbx_slasinx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x508000;
}

static void
Opcode_bbx_slasinx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28c000;
}

static void
Opcode_bbx_slasinx24t_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80000;
}

static void
Opcode_bbx_slasinx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbx_slasnx24_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180008;
}

static void
Opcode_bbx_slasnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c8001;
}

static void
Opcode_bbx_slasnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x480008;
}

static void
Opcode_bbx_slasnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30c000;
}

static void
Opcode_bbx_slasnx24c_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x184008;
}

static void
Opcode_bbx_slasnx24c_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c8081;
}

static void
Opcode_bbx_slasnx24c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x488008;
}

static void
Opcode_bbx_slasnx24c_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30c100;
}

static void
Opcode_bbx_srlsinx24_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x380006;
}

static void
Opcode_bbx_srlsinx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x318000;
}

static void
Opcode_bbx_srlsinx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x590000;
}

static void
Opcode_bbx_srlsinx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30a000;
}

static void
Opcode_bbx_srlsinx24t_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200000;
}

static void
Opcode_bbx_srlsinx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180000;
}

static void
Opcode_bbx_srlsnx24_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x204003;
}

static void
Opcode_bbx_srlsnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d0081;
}

static void
Opcode_bbx_srlsnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4a8008;
}

static void
Opcode_bbx_srlsnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30d100;
}

static void
Opcode_bbx_popmq_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x21b0fb;
}

static void
Opcode_bbx_popmq_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e8707;
}

static void
Opcode_bbx_popmq_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x371f2;
}

static void
Opcode_bbx_popmqnb_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x290830;
}

static void
Opcode_bbx_popmqnb_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e8706;
}

static void
Opcode_bbx_popmqnb_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38d10;
}

static void
Opcode_bbx_lds0_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c9a00;
}

static void
Opcode_bbx_lds0_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10463b00;
}

static void
Opcode_bbx_lds0_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c9600;
}

static void
Opcode_bbx_lds0_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb8900;
}

static void
Opcode_bbx_sts0_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c9b00;
}

static void
Opcode_bbx_sts0_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10464b00;
}

static void
Opcode_bbx_sts0_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c1600;
}

static void
Opcode_bbx_sts0_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb8600;
}

static void
Opcode_bbx_ldcq128_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100010;
}

static void
Opcode_bbx_ldcq128_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e8330;
}

static void
Opcode_bbx_ldcq128_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x39001;
}

static void
Opcode_bbx_ldcq128nb_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100000;
}

static void
Opcode_bbx_ldcq128nb_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e000b;
}

static void
Opcode_bbx_ldcq128nb_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38000;
}

static void
Opcode_bbx_strq32_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x290930;
}

static void
Opcode_bbx_strq32_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3ec200;
}

static void
Opcode_bbx_strq32_Slot_f11_s1_ldpk_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38d50;
}

static void
Opcode_bbx_lcrlu_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c9d00;
}

static void
Opcode_bbx_lcrlu_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10462b00;
}

static void
Opcode_bbx_lcrlu_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c8600;
}

static void
Opcode_bbx_lcrlu_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb8a00;
}

static void
Opcode_bbx_scrlu_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c9e00;
}

static void
Opcode_bbx_scrlu_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10464a00;
}

static void
Opcode_bbx_scrlu_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0600;
}

static void
Opcode_bbx_scrlu_Slot_f2_s0_ldst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb8800;
}

static void
Opcode_bbx_andnx24_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000c;
}

static void
Opcode_bbx_andnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3a8000;
}

static void
Opcode_bbx_andnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5e8000;
}

static void
Opcode_bbx_andnx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x378000;
}

static void
Opcode_bbx_ornx24_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200004;
}

static void
Opcode_bbx_ornx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3b0000;
}

static void
Opcode_bbx_ornx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x530000;
}

static void
Opcode_bbx_ornx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x740000;
}

static void
Opcode_bbx_xornx24_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180007;
}

static void
Opcode_bbx_xornx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3b8000;
}

static void
Opcode_bbx_xornx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x570000;
}

static void
Opcode_bbx_xornx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x748000;
}

static void
Opcode_bbx_notnx24_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2001aa;
}

static void
Opcode_bbx_notnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e030c;
}

static void
Opcode_bbx_notnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7400c0;
}

static void
Opcode_bbx_notnx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x308a00;
}

static void
Opcode_bbx_selnx24_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200201;
}

static void
Opcode_bbx_selnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c0200;
}

static void
Opcode_bbx_selnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5f0000;
}

static void
Opcode_bbx_selnx24c_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180109;
}

static void
Opcode_bbx_selnx24c_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c8300;
}

static void
Opcode_bbx_selnx24c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5f0200;
}

static void
Opcode_bbx_repnx24_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200001;
}

static void
Opcode_bbx_repnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c0000;
}

static void
Opcode_bbx_repnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5b0000;
}

static void
Opcode_bbx_repnx24t_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0000;
}

static void
Opcode_bbx_repnx24t_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x440000;
}

static void
Opcode_bbx_repnx24c_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180009;
}

static void
Opcode_bbx_repnx24c_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0300;
}

static void
Opcode_bbx_repnx24c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5b0200;
}

static void
Opcode_bbx_repnx24ct_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0200;
}

static void
Opcode_bbx_repnx24ct_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x440200;
}

static void
Opcode_bbx_swpnx24c_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000aa;
}

static void
Opcode_bbx_swpnx24c_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e030a;
}

static void
Opcode_bbx_swpnx24c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7400a0;
}

static void
Opcode_bbx_intlnx24c_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000e;
}

static void
Opcode_bbx_intlnx24c_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3a0000;
}

static void
Opcode_bbx_intlnx24c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5a8000;
}

static void
Opcode_bbx_inthnx24c_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000f;
}

static void
Opcode_bbx_inthnx24c_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x398000;
}

static void
Opcode_bbx_inthnx24c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x568000;
}

static void
Opcode_bbx_shfnx24_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180209;
}

static void
Opcode_bbx_shfnx24_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2d0300;
}

static void
Opcode_bbx_shfnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5b0300;
}

static void
Opcode_bbx_shfnx24c_Slot_f0_s3_alu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180309;
}

static void
Opcode_bbx_shfnx24c_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2d8300;
}

static void
Opcode_bbx_shfnx24c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5f0300;
}

static void
Opcode_bbx_ltnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10317000;
}

static void
Opcode_bbx_ltnx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0c00;
}

static void
Opcode_bbx_ltnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x700c00;
}

static void
Opcode_bbx_ltnx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3810c0;
}

static void
Opcode_bbx_ltnx24_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60008;
}

static void
Opcode_bbx_ltnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30e880;
}

static void
Opcode_bbx_ltnx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14250000;
}

static void
Opcode_bbx_ltnx24t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x206000;
}

static void
Opcode_bbx_ltnx24t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6c00c0;
}

static void
Opcode_bbx_ltnx24t_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x286000;
}

static void
Opcode_bbx_ltnx24c_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12212040;
}

static void
Opcode_bbx_ltnx24c_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x306460;
}

static void
Opcode_bbx_ltnx24c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x740120;
}

static void
Opcode_bbx_ltnx24c_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3026c0;
}

static void
Opcode_bbx_ltnx24c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60500;
}

static void
Opcode_bbx_ltnx24c_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x31e8a0;
}

static void
Opcode_bbx_ltnx24ct_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x161401c0;
}

static void
Opcode_bbx_ltnx24ct_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x304060;
}

static void
Opcode_bbx_ltnx24ct_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300680;
}

static void
Opcode_bbx_ltnx24ct_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38c040;
}

static void
Opcode_bbx_ltunx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12202000;
}

static void
Opcode_bbx_ltunx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c1000;
}

static void
Opcode_bbx_ltunx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x701000;
}

static void
Opcode_bbx_ltunx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x382080;
}

static void
Opcode_bbx_ltunx24_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60009;
}

static void
Opcode_bbx_ltunx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x31e000;
}

static void
Opcode_bbx_ltunx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14260000;
}

static void
Opcode_bbx_ltunx24t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x240000;
}

static void
Opcode_bbx_ltunx24t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x380000;
}

static void
Opcode_bbx_ltunx24t_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x288000;
}

static void
Opcode_bbx_ltenx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10315000;
}

static void
Opcode_bbx_ltenx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0400;
}

static void
Opcode_bbx_ltenx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x700400;
}

static void
Opcode_bbx_ltenx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3800c0;
}

static void
Opcode_bbx_ltenx24_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60001;
}

static void
Opcode_bbx_ltenx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30e080;
}

static void
Opcode_bbx_ltenx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10330000;
}

static void
Opcode_bbx_ltenx24t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x202000;
}

static void
Opcode_bbx_ltenx24t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6c0040;
}

static void
Opcode_bbx_ltenx24t_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x282000;
}

static void
Opcode_bbx_ltenx24c_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12212020;
}

static void
Opcode_bbx_ltenx24c_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x307060;
}

static void
Opcode_bbx_ltenx24c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x740500;
}

static void
Opcode_bbx_ltenx24c_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3016c0;
}

static void
Opcode_bbx_ltenx24c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60480;
}

static void
Opcode_bbx_ltenx24c_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x31e890;
}

static void
Opcode_bbx_ltenx24ct_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x161401a0;
}

static void
Opcode_bbx_ltenx24ct_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x302060;
}

static void
Opcode_bbx_ltenx24ct_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300640;
}

static void
Opcode_bbx_ltenx24ct_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38e030;
}

static void
Opcode_bbx_lteunx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10316000;
}

static void
Opcode_bbx_lteunx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0800;
}

static void
Opcode_bbx_lteunx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x700800;
}

static void
Opcode_bbx_lteunx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x381080;
}

static void
Opcode_bbx_lteunx24_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60003;
}

static void
Opcode_bbx_lteunx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30e800;
}

static void
Opcode_bbx_lteunx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14240000;
}

static void
Opcode_bbx_lteunx24t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x204000;
}

static void
Opcode_bbx_lteunx24t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6c0080;
}

static void
Opcode_bbx_lteunx24t_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x284000;
}

static void
Opcode_bbx_eqnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10314000;
}

static void
Opcode_bbx_eqnx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0000;
}

static void
Opcode_bbx_eqnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x700000;
}

static void
Opcode_bbx_eqnx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x380080;
}

static void
Opcode_bbx_eqnx24_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60002;
}

static void
Opcode_bbx_eqnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30e000;
}

static void
Opcode_bbx_eqnx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10180000;
}

static void
Opcode_bbx_eqnx24t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200000;
}

static void
Opcode_bbx_eqnx24t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6c0000;
}

static void
Opcode_bbx_eqnx24t_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280000;
}

static void
Opcode_bbx_eqnx24c_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12212000;
}

static void
Opcode_bbx_eqnx24c_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x306060;
}

static void
Opcode_bbx_eqnx24c_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x740100;
}

static void
Opcode_bbx_eqnx24c_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3006c0;
}

static void
Opcode_bbx_eqnx24c_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60400;
}

static void
Opcode_bbx_eqnx24c_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x31e880;
}

static void
Opcode_bbx_eqnx24ct_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16140180;
}

static void
Opcode_bbx_eqnx24ct_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300060;
}

static void
Opcode_bbx_eqnx24ct_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300600;
}

static void
Opcode_bbx_eqnx24ct_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38c030;
}

static void
Opcode_bbx_neqnx24_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12203000;
}

static void
Opcode_bbx_neqnx24_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c1400;
}

static void
Opcode_bbx_neqnx24_Slot_f110_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x701400;
}

static void
Opcode_bbx_neqnx24_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3820c0;
}

static void
Opcode_bbx_neqnx24_Slot_f1_s2_walumul_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6000a;
}

static void
Opcode_bbx_neqnx24_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x31e080;
}

static void
Opcode_bbx_neqnx24t_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14270000;
}

static void
Opcode_bbx_neqnx24t_Slot_f100_s2_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x242000;
}

static void
Opcode_bbx_neqnx24t_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x380040;
}

static void
Opcode_bbx_neqnx24t_Slot_f6_s3_alufirfft_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28a000;
}

static void
Opcode_bbx_llu0nx24_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16100000;
}

static void
Opcode_bbx_llu0nx24_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x358000;
}

static void
Opcode_bbx_llu0nx24_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16100020;
}

static void
Opcode_bbx_llu0nx24_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x360000;
}

static void
Opcode_bbx_llu1nx24_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16100040;
}

static void
Opcode_bbx_llu1nx24_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x368000;
}

static void
Opcode_bbx_llu1nx24_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16100060;
}

static void
Opcode_bbx_llu1nx24_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x370000;
}

static void
Opcode_bbx_llu0nx16_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12201000;
}

static void
Opcode_bbx_llu0nx16_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x750000;
}

static void
Opcode_bbx_llu0nx16_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12201020;
}

static void
Opcode_bbx_llu0nx16_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x751000;
}

static void
Opcode_bbx_llu1nx16_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12201040;
}

static void
Opcode_bbx_llu1nx16_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x758000;
}

static void
Opcode_bbx_llu1nx16_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12201060;
}

static void
Opcode_bbx_llu1nx16_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x759000;
}

static void
Opcode_bbx_slu0nx24_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14000000;
}

static void
Opcode_bbx_slu0nx24_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x580000;
}

static void
Opcode_bbx_slu0nx24_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14000400;
}

static void
Opcode_bbx_slu0nx24_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x440000;
}

static void
Opcode_bbx_slu0nx16_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12100080;
}

static void
Opcode_bbx_slu0nx16_i_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c0000;
}

static void
Opcode_bbx_slu0nx16_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x121000a0;
}

static void
Opcode_bbx_slu0nx16_ip_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5c1000;
}

static void
Opcode_bbx_lob0nx24_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x121000c0;
}

static void
Opcode_bbx_lob0nx24_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103c0000;
}

static void
Opcode_bbx_lob0nx24_i_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000;
}

static void
Opcode_bbx_lob0nx24_i_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0000;
}

static void
Opcode_bbx_lob0nx24_i_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbx_lob0nx24_i_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_bbx_lob0nx24_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x121000e0;
}

static void
Opcode_bbx_lob0nx24_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103c0010;
}

static void
Opcode_bbx_lob0nx24_ip_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28000;
}

static void
Opcode_bbx_lob0nx24_ip_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0100;
}

static void
Opcode_bbx_lob0nx24_ip_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200;
}

static void
Opcode_bbx_lob0nx24_ip_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000;
}

static void
Opcode_bbx_lob1nx24_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x121001c0;
}

static void
Opcode_bbx_lob1nx24_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103c0020;
}

static void
Opcode_bbx_lob1nx24_i_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30000;
}

static void
Opcode_bbx_lob1nx24_i_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0200;
}

static void
Opcode_bbx_lob1nx24_i_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400;
}

static void
Opcode_bbx_lob1nx24_i_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000;
}

static void
Opcode_bbx_lob1nx24_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x121001e0;
}

static void
Opcode_bbx_lob1nx24_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103c0030;
}

static void
Opcode_bbx_lob1nx24_ip_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38000;
}

static void
Opcode_bbx_lob1nx24_ip_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0300;
}

static void
Opcode_bbx_lob1nx24_ip_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600;
}

static void
Opcode_bbx_lob1nx24_ip_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000;
}

static void
Opcode_bbx_ltb0nx24_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x121002c0;
}

static void
Opcode_bbx_ltb0nx24_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103c0040;
}

static void
Opcode_bbx_ltb0nx24_i_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40000;
}

static void
Opcode_bbx_ltb0nx24_i_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100000;
}

static void
Opcode_bbx_ltb0nx24_i_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x800;
}

static void
Opcode_bbx_ltb0nx24_i_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000;
}

static void
Opcode_bbx_ltb0nx24_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x121002e0;
}

static void
Opcode_bbx_ltb0nx24_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103c0050;
}

static void
Opcode_bbx_ltb0nx24_ip_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x48000;
}

static void
Opcode_bbx_ltb0nx24_ip_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100100;
}

static void
Opcode_bbx_ltb0nx24_ip_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa00;
}

static void
Opcode_bbx_ltb0nx24_ip_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x28000;
}

static void
Opcode_bbx_ltb1nx24_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x121003c0;
}

static void
Opcode_bbx_ltb1nx24_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103c0060;
}

static void
Opcode_bbx_ltb1nx24_i_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50000;
}

static void
Opcode_bbx_ltb1nx24_i_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100200;
}

static void
Opcode_bbx_ltb1nx24_i_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc00;
}

static void
Opcode_bbx_ltb1nx24_i_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30000;
}

static void
Opcode_bbx_ltb1nx24_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x121003e0;
}

static void
Opcode_bbx_ltb1nx24_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103c0070;
}

static void
Opcode_bbx_ltb1nx24_ip_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58000;
}

static void
Opcode_bbx_ltb1nx24_ip_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100300;
}

static void
Opcode_bbx_ltb1nx24_ip_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe00;
}

static void
Opcode_bbx_ltb1nx24_ip_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38000;
}

static void
Opcode_bbx_lob0nx16_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12200000;
}

static void
Opcode_bbx_lob0nx16_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10400000;
}

static void
Opcode_bbx_lob0nx16_i_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60000;
}

static void
Opcode_bbx_lob0nx16_i_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x120000;
}

static void
Opcode_bbx_lob0nx16_i_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40000;
}

static void
Opcode_bbx_lob0nx16_i_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40000;
}

static void
Opcode_bbx_lob0nx16_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12200020;
}

static void
Opcode_bbx_lob0nx16_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10400010;
}

static void
Opcode_bbx_lob0nx16_ip_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61000;
}

static void
Opcode_bbx_lob0nx16_ip_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x121000;
}

static void
Opcode_bbx_lob0nx16_ip_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40010;
}

static void
Opcode_bbx_lob0nx16_ip_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40100;
}

static void
Opcode_bbx_lob1nx16_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12200040;
}

static void
Opcode_bbx_lob1nx16_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10400020;
}

static void
Opcode_bbx_lob1nx16_i_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x68000;
}

static void
Opcode_bbx_lob1nx16_i_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x122000;
}

static void
Opcode_bbx_lob1nx16_i_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40020;
}

static void
Opcode_bbx_lob1nx16_i_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x48000;
}

static void
Opcode_bbx_lob1nx16_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12200060;
}

static void
Opcode_bbx_lob1nx16_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10400030;
}

static void
Opcode_bbx_lob1nx16_ip_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x69000;
}

static void
Opcode_bbx_lob1nx16_ip_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x123000;
}

static void
Opcode_bbx_lob1nx16_ip_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40030;
}

static void
Opcode_bbx_lob1nx16_ip_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x48100;
}

static void
Opcode_bbx_ltb0nx16_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12200080;
}

static void
Opcode_bbx_ltb0nx16_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10400040;
}

static void
Opcode_bbx_ltb0nx16_i_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x70000;
}

static void
Opcode_bbx_ltb0nx16_i_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x124000;
}

static void
Opcode_bbx_ltb0nx16_i_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40040;
}

static void
Opcode_bbx_ltb0nx16_i_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50000;
}

static void
Opcode_bbx_ltb0nx16_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x122000a0;
}

static void
Opcode_bbx_ltb0nx16_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10400050;
}

static void
Opcode_bbx_ltb0nx16_ip_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x71000;
}

static void
Opcode_bbx_ltb0nx16_ip_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x125000;
}

static void
Opcode_bbx_ltb0nx16_ip_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40050;
}

static void
Opcode_bbx_ltb0nx16_ip_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50100;
}

static void
Opcode_bbx_ltb1nx16_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x122000c0;
}

static void
Opcode_bbx_ltb1nx16_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10400060;
}

static void
Opcode_bbx_ltb1nx16_i_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x78000;
}

static void
Opcode_bbx_ltb1nx16_i_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x126000;
}

static void
Opcode_bbx_ltb1nx16_i_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40060;
}

static void
Opcode_bbx_ltb1nx16_i_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58000;
}

static void
Opcode_bbx_ltb1nx16_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x122000e0;
}

static void
Opcode_bbx_ltb1nx16_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10400070;
}

static void
Opcode_bbx_ltb1nx16_ip_Slot_f100_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x79000;
}

static void
Opcode_bbx_ltb1nx16_ip_Slot_f10_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x127000;
}

static void
Opcode_bbx_ltb1nx16_ip_Slot_f110_s1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40070;
}

static void
Opcode_bbx_ltb1nx16_ip_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x58100;
}

static void
Opcode_bbx_sob0nx24_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14300000;
}

static void
Opcode_bbx_sob0nx24_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000000;
}

static void
Opcode_bbx_sob0nx24_i_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000000;
}

static void
Opcode_bbx_sob0nx24_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14300400;
}

static void
Opcode_bbx_sob0nx24_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10040000;
}

static void
Opcode_bbx_sob0nx24_ip_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000200;
}

static void
Opcode_bbx_stb0nx24_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14300800;
}

static void
Opcode_bbx_stb0nx24_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10080000;
}

static void
Opcode_bbx_stb0nx24_i_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000400;
}

static void
Opcode_bbx_stb0nx24_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14300c00;
}

static void
Opcode_bbx_stb0nx24_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100c0000;
}

static void
Opcode_bbx_stb0nx24_ip_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000600;
}

static void
Opcode_bbx_sob0nx16_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12100000;
}

static void
Opcode_bbx_sob0nx16_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10200000;
}

static void
Opcode_bbx_sob0nx16_i_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10400000;
}

static void
Opcode_bbx_sob0nx16_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12100020;
}

static void
Opcode_bbx_sob0nx16_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10201000;
}

static void
Opcode_bbx_sob0nx16_ip_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10400010;
}

static void
Opcode_bbx_stb0nx16_i_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12100040;
}

static void
Opcode_bbx_stb0nx16_i_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10240000;
}

static void
Opcode_bbx_stb0nx16_i_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10400020;
}

static void
Opcode_bbx_stb0nx16_ip_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12100060;
}

static void
Opcode_bbx_stb0nx16_ip_Slot_f100_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10241000;
}

static void
Opcode_bbx_stb0nx16_ip_Slot_f110_s0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10400030;
}

static void
Opcode_bbx_getopbr0_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10309330;
}

static void
Opcode_bbx_getopbr0_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e8406;
}

static void
Opcode_bbx_getopbr0_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60200;
}

static void
Opcode_bbx_getopbr0_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e10a2;
}

static void
Opcode_bbx_getopbr1_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102ff830;
}

static void
Opcode_bbx_getopbr1_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e8407;
}

static void
Opcode_bbx_getopbr1_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60201;
}

static void
Opcode_bbx_getopbr1_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e10a3;
}

static void
Opcode_bbx_getopbw0_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102ff930;
}

static void
Opcode_bbx_getopbw0_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e8506;
}

static void
Opcode_bbx_getopbw0_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60202;
}

static void
Opcode_bbx_getopbw0_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e20a2;
}

static void
Opcode_bbx_gettbr0_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1030a330;
}

static void
Opcode_bbx_gettbr0_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e8507;
}

static void
Opcode_bbx_gettbr0_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60203;
}

static void
Opcode_bbx_gettbr0_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e20a3;
}

static void
Opcode_bbx_gettbr1_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1030b330;
}

static void
Opcode_bbx_gettbr1_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e8606;
}

static void
Opcode_bbx_gettbr1_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60204;
}

static void
Opcode_bbx_gettbr1_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e30a2;
}

static void
Opcode_bbx_gettbw0_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102ffa30;
}

static void
Opcode_bbx_gettbw0_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e8607;
}

static void
Opcode_bbx_gettbw0_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60205;
}

static void
Opcode_bbx_gettbw0_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e30a3;
}

static void
Opcode_bbx_initopbr_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x102c9f00;
}

static void
Opcode_bbx_initopbr_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3ec000;
}

static void
Opcode_bbx_initopbr_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60000;
}

static void
Opcode_bbx_initopbr_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e3090;
}

static void
Opcode_bbx_inittbr_Slot_f0_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10308a00;
}

static void
Opcode_bbx_inittbr_Slot_f100_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3ec100;
}

static void
Opcode_bbx_inittbr_Slot_f110_s3_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60100;
}

static void
Opcode_bbx_inittbr_Slot_f11_s0_ldstalu_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e3080;
}

static xtensa_opcode_encode_fn Opcode_excw_encode_fns[] = {
  Opcode_excw_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rfe_encode_fns[] = {
  Opcode_rfe_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rfde_encode_fns[] = {
  Opcode_rfde_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_syscall_encode_fns[] = {
  Opcode_syscall_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_call12_encode_fns[] = {
  Opcode_call12_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_call8_encode_fns[] = {
  Opcode_call8_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_call4_encode_fns[] = {
  Opcode_call4_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_callx12_encode_fns[] = {
  Opcode_callx12_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_callx8_encode_fns[] = {
  Opcode_callx8_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_callx4_encode_fns[] = {
  Opcode_callx4_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_entry_encode_fns[] = {
  Opcode_entry_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_movsp_encode_fns[] = {
  Opcode_movsp_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rotw_encode_fns[] = {
  Opcode_rotw_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_retw_encode_fns[] = {
  Opcode_retw_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_retw_n_encode_fns[] = {
  0, 0, Opcode_retw_n_Slot_inst16b_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rfwo_encode_fns[] = {
  Opcode_rfwo_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rfwu_encode_fns[] = {
  Opcode_rfwu_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_l32e_encode_fns[] = {
  Opcode_l32e_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_s32e_encode_fns[] = {
  Opcode_s32e_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_windowbase_encode_fns[] = {
  Opcode_rsr_windowbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_windowbase_encode_fns[] = {
  Opcode_wsr_windowbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_windowbase_encode_fns[] = {
  Opcode_xsr_windowbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_windowstart_encode_fns[] = {
  Opcode_rsr_windowstart_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_windowstart_encode_fns[] = {
  Opcode_wsr_windowstart_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_windowstart_encode_fns[] = {
  Opcode_xsr_windowstart_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rfme_encode_fns[] = {
  Opcode_rfme_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_mesr_encode_fns[] = {
  Opcode_rsr_mesr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_mesr_encode_fns[] = {
  Opcode_wsr_mesr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_mesr_encode_fns[] = {
  Opcode_xsr_mesr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_mecr_encode_fns[] = {
  Opcode_rsr_mecr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_mecr_encode_fns[] = {
  Opcode_wsr_mecr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_mecr_encode_fns[] = {
  Opcode_xsr_mecr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_mepc_encode_fns[] = {
  Opcode_rsr_mepc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_mepc_encode_fns[] = {
  Opcode_wsr_mepc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_mepc_encode_fns[] = {
  Opcode_xsr_mepc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_meps_encode_fns[] = {
  Opcode_rsr_meps_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_meps_encode_fns[] = {
  Opcode_wsr_meps_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_meps_encode_fns[] = {
  Opcode_xsr_meps_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_mesave_encode_fns[] = {
  Opcode_rsr_mesave_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_mesave_encode_fns[] = {
  Opcode_wsr_mesave_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_mesave_encode_fns[] = {
  Opcode_xsr_mesave_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_mevaddr_encode_fns[] = {
  Opcode_rsr_mevaddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_mevaddr_encode_fns[] = {
  Opcode_wsr_mevaddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_mevaddr_encode_fns[] = {
  Opcode_xsr_mevaddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_add_n_encode_fns[] = {
  0, Opcode_add_n_Slot_inst16a_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_addi_n_encode_fns[] = {
  0, Opcode_addi_n_Slot_inst16a_encode, 0, 0, Opcode_addi_n_Slot_f0_s1_ldpk_encode, 0, Opcode_addi_n_Slot_f0_s3_alu_encode, 0, Opcode_addi_n_Slot_f1_s1_base_encode, 0, 0, 0, 0, 0, 0, Opcode_addi_n_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_addi_n_Slot_f3_s3_alu_encode, 0, 0, Opcode_addi_n_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, Opcode_addi_n_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_addi_n_Slot_f11_s1_ldpk_encode, 0, 0, 0, Opcode_addi_n_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_addi_n_Slot_f100_s1_encode, 0, 0, 0, Opcode_addi_n_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_beqz_n_encode_fns[] = {
  0, 0, Opcode_beqz_n_Slot_inst16b_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bnez_n_encode_fns[] = {
  0, 0, Opcode_bnez_n_Slot_inst16b_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ill_n_encode_fns[] = {
  0, 0, Opcode_ill_n_Slot_inst16b_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_l32i_n_encode_fns[] = {
  0, Opcode_l32i_n_Slot_inst16a_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_l32i_n_Slot_f11_s0_ldstalu_encode, 0, Opcode_l32i_n_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_l32i_n_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mov_n_encode_fns[] = {
  0, 0, Opcode_mov_n_Slot_inst16b_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_movi_n_encode_fns[] = {
  0, 0, Opcode_movi_n_Slot_inst16b_encode, 0, Opcode_movi_n_Slot_f0_s1_ldpk_encode, 0, Opcode_movi_n_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_movi_n_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_movi_n_Slot_f3_s3_alu_encode, 0, 0, Opcode_movi_n_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_movi_n_Slot_f11_s1_ldpk_encode, 0, 0, 0, Opcode_movi_n_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_movi_n_Slot_f100_s1_encode, 0, 0, 0, Opcode_movi_n_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_nop_n_encode_fns[] = {
  0, 0, Opcode_nop_n_Slot_inst16b_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ret_n_encode_fns[] = {
  0, 0, Opcode_ret_n_Slot_inst16b_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_s32i_n_encode_fns[] = {
  0, Opcode_s32i_n_Slot_inst16a_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_s32i_n_Slot_f11_s0_ldstalu_encode, 0, Opcode_s32i_n_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_s32i_n_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_addi_encode_fns[] = {
  Opcode_addi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_addmi_encode_fns[] = {
  Opcode_addmi_Slot_inst_encode, 0, 0, Opcode_addmi_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_addmi_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_addmi_Slot_f100_s0_encode, 0, 0, 0, Opcode_addmi_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_add_encode_fns[] = {
  Opcode_add_Slot_inst_encode, 0, 0, Opcode_add_Slot_f0_s0_ldstalu_encode, Opcode_add_Slot_f0_s1_ldpk_encode, 0, 0, Opcode_add_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_add_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_add_Slot_f4_s0_ldst_encode, Opcode_add_Slot_f4_s1_ldpkdiv_encode, 0, 0, Opcode_add_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_add_Slot_f11_s0_ldstalu_encode, Opcode_add_Slot_f11_s1_ldpk_encode, Opcode_add_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_add_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_add_Slot_f100_s1_encode, Opcode_add_Slot_f100_s0_encode, 0, 0, Opcode_add_Slot_f110_s1_encode, Opcode_add_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_addx2_encode_fns[] = {
  Opcode_addx2_Slot_inst_encode, 0, 0, Opcode_addx2_Slot_f0_s0_ldstalu_encode, Opcode_addx2_Slot_f0_s1_ldpk_encode, 0, 0, Opcode_addx2_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_addx2_Slot_f4_s0_ldst_encode, Opcode_addx2_Slot_f4_s1_ldpkdiv_encode, 0, 0, Opcode_addx2_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_addx2_Slot_f11_s0_ldstalu_encode, Opcode_addx2_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_addx2_Slot_f100_s1_encode, Opcode_addx2_Slot_f100_s0_encode, 0, 0, Opcode_addx2_Slot_f110_s1_encode, Opcode_addx2_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_addx4_encode_fns[] = {
  Opcode_addx4_Slot_inst_encode, 0, 0, Opcode_addx4_Slot_f0_s0_ldstalu_encode, Opcode_addx4_Slot_f0_s1_ldpk_encode, 0, 0, Opcode_addx4_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_addx4_Slot_f4_s0_ldst_encode, Opcode_addx4_Slot_f4_s1_ldpkdiv_encode, 0, 0, Opcode_addx4_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_addx4_Slot_f11_s0_ldstalu_encode, Opcode_addx4_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_addx4_Slot_f100_s1_encode, Opcode_addx4_Slot_f100_s0_encode, 0, 0, Opcode_addx4_Slot_f110_s1_encode, Opcode_addx4_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_addx8_encode_fns[] = {
  Opcode_addx8_Slot_inst_encode, 0, 0, Opcode_addx8_Slot_f0_s0_ldstalu_encode, Opcode_addx8_Slot_f0_s1_ldpk_encode, 0, 0, Opcode_addx8_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_addx8_Slot_f4_s0_ldst_encode, Opcode_addx8_Slot_f4_s1_ldpkdiv_encode, 0, 0, Opcode_addx8_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_addx8_Slot_f11_s0_ldstalu_encode, Opcode_addx8_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_addx8_Slot_f100_s1_encode, Opcode_addx8_Slot_f100_s0_encode, 0, 0, Opcode_addx8_Slot_f110_s1_encode, Opcode_addx8_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_sub_encode_fns[] = {
  Opcode_sub_Slot_inst_encode, 0, 0, Opcode_sub_Slot_f0_s0_ldstalu_encode, Opcode_sub_Slot_f0_s1_ldpk_encode, 0, 0, Opcode_sub_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_sub_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_sub_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_sub_Slot_f4_s0_ldst_encode, Opcode_sub_Slot_f4_s1_ldpkdiv_encode, 0, 0, Opcode_sub_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_sub_Slot_f11_s0_ldstalu_encode, Opcode_sub_Slot_f11_s1_ldpk_encode, Opcode_sub_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_sub_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_sub_Slot_f100_s1_encode, Opcode_sub_Slot_f100_s0_encode, 0, 0, Opcode_sub_Slot_f110_s1_encode, Opcode_sub_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_subx2_encode_fns[] = {
  Opcode_subx2_Slot_inst_encode, 0, 0, Opcode_subx2_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_subx2_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_subx2_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_subx2_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_subx2_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_subx2_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_subx2_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_subx2_Slot_f100_s0_encode, 0, 0, 0, Opcode_subx2_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_subx4_encode_fns[] = {
  Opcode_subx4_Slot_inst_encode, 0, 0, Opcode_subx4_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_subx4_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_subx4_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_subx4_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_subx4_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_subx4_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_subx4_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_subx4_Slot_f100_s0_encode, 0, 0, 0, Opcode_subx4_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_subx8_encode_fns[] = {
  Opcode_subx8_Slot_inst_encode, 0, 0, Opcode_subx8_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_subx8_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_subx8_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_subx8_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_subx8_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_subx8_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_subx8_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_subx8_Slot_f100_s0_encode, 0, 0, 0, Opcode_subx8_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_and_encode_fns[] = {
  Opcode_and_Slot_inst_encode, 0, 0, Opcode_and_Slot_f0_s0_ldstalu_encode, Opcode_and_Slot_f0_s1_ldpk_encode, 0, 0, Opcode_and_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_and_Slot_f4_s0_ldst_encode, Opcode_and_Slot_f4_s1_ldpkdiv_encode, 0, 0, Opcode_and_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_and_Slot_f11_s0_ldstalu_encode, Opcode_and_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_and_Slot_f100_s1_encode, Opcode_and_Slot_f100_s0_encode, 0, 0, Opcode_and_Slot_f110_s1_encode, Opcode_and_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_or_encode_fns[] = {
  Opcode_or_Slot_inst_encode, 0, 0, Opcode_or_Slot_f0_s0_ldstalu_encode, Opcode_or_Slot_f0_s1_ldpk_encode, 0, 0, Opcode_or_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_or_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_or_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_or_Slot_f4_s0_ldst_encode, Opcode_or_Slot_f4_s1_ldpkdiv_encode, 0, 0, Opcode_or_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_or_Slot_f11_s0_ldstalu_encode, Opcode_or_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_or_Slot_f100_s1_encode, Opcode_or_Slot_f100_s0_encode, 0, 0, Opcode_or_Slot_f110_s1_encode, Opcode_or_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_xor_encode_fns[] = {
  Opcode_xor_Slot_inst_encode, 0, 0, Opcode_xor_Slot_f0_s0_ldstalu_encode, Opcode_xor_Slot_f0_s1_ldpk_encode, 0, 0, Opcode_xor_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_xor_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_xor_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_xor_Slot_f4_s0_ldst_encode, Opcode_xor_Slot_f4_s1_ldpkdiv_encode, 0, 0, Opcode_xor_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_xor_Slot_f11_s0_ldstalu_encode, Opcode_xor_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_xor_Slot_f100_s1_encode, Opcode_xor_Slot_f100_s0_encode, 0, 0, Opcode_xor_Slot_f110_s1_encode, Opcode_xor_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_beqi_encode_fns[] = {
  Opcode_beqi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bgei_encode_fns[] = {
  Opcode_bgei_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_blti_encode_fns[] = {
  Opcode_blti_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bnei_encode_fns[] = {
  Opcode_bnei_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbci_encode_fns[] = {
  Opcode_bbci_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbsi_encode_fns[] = {
  Opcode_bbsi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bgeui_encode_fns[] = {
  Opcode_bgeui_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bltui_encode_fns[] = {
  Opcode_bltui_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ball_encode_fns[] = {
  Opcode_ball_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bany_encode_fns[] = {
  Opcode_bany_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbc_encode_fns[] = {
  Opcode_bbc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbs_encode_fns[] = {
  Opcode_bbs_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_beq_encode_fns[] = {
  Opcode_beq_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bge_encode_fns[] = {
  Opcode_bge_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bgeu_encode_fns[] = {
  Opcode_bgeu_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_blt_encode_fns[] = {
  Opcode_blt_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bltu_encode_fns[] = {
  Opcode_bltu_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bnall_encode_fns[] = {
  Opcode_bnall_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bne_encode_fns[] = {
  Opcode_bne_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bnone_encode_fns[] = {
  Opcode_bnone_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_beqz_encode_fns[] = {
  Opcode_beqz_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bgez_encode_fns[] = {
  Opcode_bgez_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bltz_encode_fns[] = {
  Opcode_bltz_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bnez_encode_fns[] = {
  Opcode_bnez_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_call0_encode_fns[] = {
  Opcode_call0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_callx0_encode_fns[] = {
  Opcode_callx0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_const16_encode_fns[] = {
  Opcode_const16_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_extui_encode_fns[] = {
  Opcode_extui_Slot_inst_encode, 0, 0, Opcode_extui_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_extui_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_extui_Slot_f100_s0_encode, 0, 0, 0, Opcode_extui_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_ill_encode_fns[] = {
  Opcode_ill_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_j_encode_fns[] = {
  Opcode_j_Slot_inst_encode, 0, 0, Opcode_j_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_j_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_j_Slot_f100_s0_encode, 0, 0, 0, Opcode_j_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_jx_encode_fns[] = {
  Opcode_jx_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_l16ui_encode_fns[] = {
  Opcode_l16ui_Slot_inst_encode, 0, 0, Opcode_l16ui_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_l16ui_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_l16ui_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_l16ui_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_l16ui_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_l16ui_Slot_f100_s0_encode, 0, 0, 0, Opcode_l16ui_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_l16si_encode_fns[] = {
  Opcode_l16si_Slot_inst_encode, 0, 0, Opcode_l16si_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_l16si_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_l16si_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_l16si_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_l16si_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_l16si_Slot_f100_s0_encode, 0, 0, 0, Opcode_l16si_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_l32i_encode_fns[] = {
  Opcode_l32i_Slot_inst_encode, 0, 0, Opcode_l32i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_l32i_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_l32i_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_l32i_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_l32i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_l32i_Slot_f100_s0_encode, 0, 0, 0, Opcode_l32i_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_l32r_encode_fns[] = {
  Opcode_l32r_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_l8ui_encode_fns[] = {
  Opcode_l8ui_Slot_inst_encode, 0, 0, Opcode_l8ui_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_l8ui_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_l8ui_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_l8ui_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_l8ui_Slot_f100_s0_encode, 0, 0, 0, Opcode_l8ui_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_loop_encode_fns[] = {
  Opcode_loop_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_loopgtz_encode_fns[] = {
  Opcode_loopgtz_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_loopnez_encode_fns[] = {
  Opcode_loopnez_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_movi_encode_fns[] = {
  Opcode_movi_Slot_inst_encode, 0, 0, Opcode_movi_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_movi_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_movi_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_movi_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_movi_Slot_f100_s0_encode, 0, 0, 0, Opcode_movi_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_moveqz_encode_fns[] = {
  Opcode_moveqz_Slot_inst_encode, 0, 0, Opcode_moveqz_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_moveqz_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_moveqz_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_moveqz_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_moveqz_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_moveqz_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_moveqz_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_moveqz_Slot_f100_s0_encode, 0, 0, 0, Opcode_moveqz_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_movgez_encode_fns[] = {
  Opcode_movgez_Slot_inst_encode, 0, 0, Opcode_movgez_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_movgez_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_movgez_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_movgez_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_movgez_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_movgez_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_movgez_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_movgez_Slot_f100_s0_encode, 0, 0, 0, Opcode_movgez_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_movltz_encode_fns[] = {
  Opcode_movltz_Slot_inst_encode, 0, 0, Opcode_movltz_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_movltz_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_movltz_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_movltz_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_movltz_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_movltz_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_movltz_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_movltz_Slot_f100_s0_encode, 0, 0, 0, Opcode_movltz_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_movnez_encode_fns[] = {
  Opcode_movnez_Slot_inst_encode, 0, 0, Opcode_movnez_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_movnez_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_movnez_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_movnez_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_movnez_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_movnez_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_movnez_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_movnez_Slot_f100_s0_encode, 0, 0, 0, Opcode_movnez_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_abs_encode_fns[] = {
  Opcode_abs_Slot_inst_encode, 0, 0, Opcode_abs_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_abs_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_abs_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_abs_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_abs_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_abs_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_abs_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_abs_Slot_f100_s0_encode, 0, 0, 0, Opcode_abs_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_neg_encode_fns[] = {
  Opcode_neg_Slot_inst_encode, 0, 0, Opcode_neg_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_neg_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_neg_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_neg_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_neg_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_neg_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_neg_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_neg_Slot_f100_s0_encode, 0, 0, 0, Opcode_neg_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_nop_encode_fns[] = {
  Opcode_nop_Slot_inst_encode, 0, 0, Opcode_nop_Slot_f0_s0_ldstalu_encode, Opcode_nop_Slot_f0_s1_ldpk_encode, Opcode_nop_Slot_f0_s2_mul_encode, Opcode_nop_Slot_f0_s3_alu_encode, Opcode_nop_Slot_f1_s0_st_encode, Opcode_nop_Slot_f1_s1_base_encode, Opcode_nop_Slot_f1_s2_walumul_encode, Opcode_nop_Slot_f1_s3_alu_encode, Opcode_nop_Slot_f1_s4_move_encode, Opcode_nop_Slot_f2_s0_ldst_encode, Opcode_nop_Slot_f2_s1_ld_encode, Opcode_nop_Slot_f2_s2_walumul_encode, Opcode_nop_Slot_f2_s3_alu_encode, Opcode_nop_Slot_f2_s4_move_encode, Opcode_nop_Slot_f3_s0_st_encode, Opcode_nop_Slot_f3_s1_ld_encode, Opcode_nop_Slot_f3_s2_alumul_encode, Opcode_nop_Slot_f3_s3_alu_encode, Opcode_nop_Slot_f3_s4_move_encode, Opcode_nop_Slot_f4_s0_ldst_encode, Opcode_nop_Slot_f4_s1_ldpkdiv_encode, Opcode_nop_Slot_f4_s2_mul_encode, Opcode_nop_Slot_f4_s3_alu_encode, Opcode_nop_Slot_f6_s0_st_encode, Opcode_nop_Slot_f6_s1_ldpk_encode, Opcode_nop_Slot_f6_s2_mul_encode, Opcode_nop_Slot_f6_s3_alufirfft_encode, Opcode_nop_Slot_f6_s4_move_encode, Opcode_nop_Slot_f11_s0_ldstalu_encode, Opcode_nop_Slot_f11_s1_ldpk_encode, Opcode_nop_Slot_f9_s0_ldstalu_encode, Opcode_nop_Slot_f9_s1_none_encode, Opcode_nop_Slot_f9_s2_none_encode, Opcode_nop_Slot_f9_s3_alu_encode, Opcode_nop_Slot_f10_s0_ldstalu_encode, Opcode_nop_Slot_f10_s1_none_encode, Opcode_nop_Slot_f10_s2_mul_encode, Opcode_nop_Slot_f12_s0_st_encode, Opcode_nop_Slot_f12_s1_ld_encode, Opcode_nop_Slot_f12_s2_mul_encode, Opcode_nop_Slot_f12_s3_alufirfft_encode, Opcode_nop_Slot_f12_s4_move_encode, Opcode_nop_Slot_f100_s3_encode, Opcode_nop_Slot_f100_s2_encode, Opcode_nop_Slot_f100_s1_encode, Opcode_nop_Slot_f100_s0_encode, Opcode_nop_Slot_f110_s3_encode, Opcode_nop_Slot_f110_s2_encode, Opcode_nop_Slot_f110_s1_encode, Opcode_nop_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_l32ex_encode_fns[] = {
  Opcode_l32ex_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_s32ex_encode_fns[] = {
  Opcode_s32ex_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_getex_encode_fns[] = {
  Opcode_getex_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_clrex_encode_fns[] = {
  Opcode_clrex_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ret_encode_fns[] = {
  Opcode_ret_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_simcall_encode_fns[] = {
  Opcode_simcall_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_s16i_encode_fns[] = {
  Opcode_s16i_Slot_inst_encode, 0, 0, Opcode_s16i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_s16i_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_s16i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_s16i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_s16i_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_s16i_Slot_f100_s0_encode, 0, 0, 0, Opcode_s16i_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_s32i_encode_fns[] = {
  Opcode_s32i_Slot_inst_encode, 0, 0, Opcode_s32i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_s32i_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_s32i_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_s32i_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_s32i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_s32i_Slot_f100_s0_encode, 0, 0, 0, Opcode_s32i_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_s32nb_encode_fns[] = {
  Opcode_s32nb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_s8i_encode_fns[] = {
  Opcode_s8i_Slot_inst_encode, 0, 0, Opcode_s8i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_s8i_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_s8i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_s8i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_s8i_Slot_f100_s0_encode, 0, 0, 0, Opcode_s8i_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_ssa8b_encode_fns[] = {
  Opcode_ssa8b_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ssa8l_encode_fns[] = {
  Opcode_ssa8l_Slot_inst_encode, 0, 0, Opcode_ssa8l_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_ssa8l_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_ssa8l_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_ssa8l_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_ssa8l_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_ssa8l_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_ssa8l_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ssa8l_Slot_f100_s0_encode, 0, 0, 0, Opcode_ssa8l_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_ssl_encode_fns[] = {
  Opcode_ssl_Slot_inst_encode, 0, 0, Opcode_ssl_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_ssl_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_ssl_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_ssl_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_ssl_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_ssl_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_ssl_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ssl_Slot_f100_s0_encode, 0, 0, 0, Opcode_ssl_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_ssr_encode_fns[] = {
  Opcode_ssr_Slot_inst_encode, 0, 0, Opcode_ssr_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_ssr_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_ssr_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_ssr_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_ssr_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_ssr_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_ssr_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ssr_Slot_f100_s0_encode, 0, 0, 0, Opcode_ssr_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_ssai_encode_fns[] = {
  Opcode_ssai_Slot_inst_encode, 0, 0, Opcode_ssai_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_ssai_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_ssai_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_ssai_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_ssai_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_ssai_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_ssai_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ssai_Slot_f100_s0_encode, 0, 0, 0, Opcode_ssai_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_sll_encode_fns[] = {
  Opcode_sll_Slot_inst_encode, 0, 0, Opcode_sll_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_sll_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_sll_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_sll_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_sll_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_sll_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_sll_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_sll_Slot_f100_s0_encode, 0, 0, 0, Opcode_sll_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_src_encode_fns[] = {
  Opcode_src_Slot_inst_encode, 0, 0, Opcode_src_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_src_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_src_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_src_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_src_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_src_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_src_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_src_Slot_f100_s0_encode, 0, 0, 0, Opcode_src_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_sra_encode_fns[] = {
  Opcode_sra_Slot_inst_encode, 0, 0, Opcode_sra_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_sra_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_sra_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_sra_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_sra_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_sra_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_sra_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_sra_Slot_f100_s0_encode, 0, 0, 0, Opcode_sra_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_srl_encode_fns[] = {
  Opcode_srl_Slot_inst_encode, 0, 0, Opcode_srl_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_srl_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_srl_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_srl_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_srl_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_srl_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_srl_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_srl_Slot_f100_s0_encode, 0, 0, 0, Opcode_srl_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_slli_encode_fns[] = {
  Opcode_slli_Slot_inst_encode, 0, 0, Opcode_slli_Slot_f0_s0_ldstalu_encode, Opcode_slli_Slot_f0_s1_ldpk_encode, 0, 0, Opcode_slli_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_slli_Slot_f4_s0_ldst_encode, Opcode_slli_Slot_f4_s1_ldpkdiv_encode, 0, 0, Opcode_slli_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_slli_Slot_f11_s0_ldstalu_encode, Opcode_slli_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_slli_Slot_f100_s1_encode, Opcode_slli_Slot_f100_s0_encode, 0, 0, Opcode_slli_Slot_f110_s1_encode, Opcode_slli_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_srai_encode_fns[] = {
  Opcode_srai_Slot_inst_encode, 0, 0, Opcode_srai_Slot_f0_s0_ldstalu_encode, Opcode_srai_Slot_f0_s1_ldpk_encode, 0, 0, Opcode_srai_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_srai_Slot_f4_s0_ldst_encode, Opcode_srai_Slot_f4_s1_ldpkdiv_encode, 0, 0, Opcode_srai_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_srai_Slot_f11_s0_ldstalu_encode, Opcode_srai_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_srai_Slot_f100_s1_encode, Opcode_srai_Slot_f100_s0_encode, 0, 0, Opcode_srai_Slot_f110_s1_encode, Opcode_srai_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_srli_encode_fns[] = {
  Opcode_srli_Slot_inst_encode, 0, 0, Opcode_srli_Slot_f0_s0_ldstalu_encode, Opcode_srli_Slot_f0_s1_ldpk_encode, 0, 0, Opcode_srli_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_srli_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_srli_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_srli_Slot_f4_s0_ldst_encode, Opcode_srli_Slot_f4_s1_ldpkdiv_encode, 0, 0, Opcode_srli_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_srli_Slot_f11_s0_ldstalu_encode, Opcode_srli_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_srli_Slot_f100_s1_encode, Opcode_srli_Slot_f100_s0_encode, 0, 0, Opcode_srli_Slot_f110_s1_encode, Opcode_srli_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_memw_encode_fns[] = {
  Opcode_memw_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_extw_encode_fns[] = {
  Opcode_extw_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_isync_encode_fns[] = {
  Opcode_isync_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_dsync_encode_fns[] = {
  Opcode_dsync_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_esync_encode_fns[] = {
  Opcode_esync_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsync_encode_fns[] = {
  Opcode_rsync_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsil_encode_fns[] = {
  Opcode_rsil_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_lend_encode_fns[] = {
  Opcode_rsr_lend_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_lend_encode_fns[] = {
  Opcode_wsr_lend_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_lend_encode_fns[] = {
  Opcode_xsr_lend_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_lcount_encode_fns[] = {
  Opcode_rsr_lcount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_lcount_encode_fns[] = {
  Opcode_wsr_lcount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_lcount_encode_fns[] = {
  Opcode_xsr_lcount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_lbeg_encode_fns[] = {
  Opcode_rsr_lbeg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_lbeg_encode_fns[] = {
  Opcode_wsr_lbeg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_lbeg_encode_fns[] = {
  Opcode_xsr_lbeg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_sar_encode_fns[] = {
  Opcode_rsr_sar_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_sar_encode_fns[] = {
  Opcode_wsr_sar_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_sar_encode_fns[] = {
  Opcode_xsr_sar_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_memctl_encode_fns[] = {
  Opcode_rsr_memctl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_memctl_encode_fns[] = {
  Opcode_wsr_memctl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_memctl_encode_fns[] = {
  Opcode_xsr_memctl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_litbase_encode_fns[] = {
  Opcode_rsr_litbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_litbase_encode_fns[] = {
  Opcode_wsr_litbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_litbase_encode_fns[] = {
  Opcode_xsr_litbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_configid0_encode_fns[] = {
  Opcode_rsr_configid0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_configid0_encode_fns[] = {
  Opcode_wsr_configid0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_configid1_encode_fns[] = {
  Opcode_rsr_configid1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_ps_encode_fns[] = {
  Opcode_rsr_ps_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_ps_encode_fns[] = {
  Opcode_wsr_ps_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_ps_encode_fns[] = {
  Opcode_xsr_ps_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_epc1_encode_fns[] = {
  Opcode_rsr_epc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_epc1_encode_fns[] = {
  Opcode_wsr_epc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_epc1_encode_fns[] = {
  Opcode_xsr_epc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_excsave1_encode_fns[] = {
  Opcode_rsr_excsave1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_excsave1_encode_fns[] = {
  Opcode_wsr_excsave1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_excsave1_encode_fns[] = {
  Opcode_xsr_excsave1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_epc2_encode_fns[] = {
  Opcode_rsr_epc2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_epc2_encode_fns[] = {
  Opcode_wsr_epc2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_epc2_encode_fns[] = {
  Opcode_xsr_epc2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_excsave2_encode_fns[] = {
  Opcode_rsr_excsave2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_excsave2_encode_fns[] = {
  Opcode_wsr_excsave2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_excsave2_encode_fns[] = {
  Opcode_xsr_excsave2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_eps2_encode_fns[] = {
  Opcode_rsr_eps2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_eps2_encode_fns[] = {
  Opcode_wsr_eps2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_eps2_encode_fns[] = {
  Opcode_xsr_eps2_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_excvaddr_encode_fns[] = {
  Opcode_rsr_excvaddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_excvaddr_encode_fns[] = {
  Opcode_wsr_excvaddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_excvaddr_encode_fns[] = {
  Opcode_xsr_excvaddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_depc_encode_fns[] = {
  Opcode_rsr_depc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_depc_encode_fns[] = {
  Opcode_wsr_depc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_depc_encode_fns[] = {
  Opcode_xsr_depc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_exccause_encode_fns[] = {
  Opcode_rsr_exccause_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_exccause_encode_fns[] = {
  Opcode_wsr_exccause_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_exccause_encode_fns[] = {
  Opcode_xsr_exccause_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_misc0_encode_fns[] = {
  Opcode_rsr_misc0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_misc0_encode_fns[] = {
  Opcode_wsr_misc0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_misc0_encode_fns[] = {
  Opcode_xsr_misc0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_misc1_encode_fns[] = {
  Opcode_rsr_misc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_misc1_encode_fns[] = {
  Opcode_wsr_misc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_misc1_encode_fns[] = {
  Opcode_xsr_misc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_prid_encode_fns[] = {
  Opcode_rsr_prid_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_vecbase_encode_fns[] = {
  Opcode_rsr_vecbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_vecbase_encode_fns[] = {
  Opcode_wsr_vecbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_vecbase_encode_fns[] = {
  Opcode_xsr_vecbase_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_mpucfg_encode_fns[] = {
  Opcode_rsr_mpucfg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_mpucfg_encode_fns[] = {
  Opcode_wsr_mpucfg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_salt_encode_fns[] = {
  Opcode_salt_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_saltu_encode_fns[] = {
  Opcode_saltu_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul16s_encode_fns[] = {
  Opcode_mul16s_Slot_inst_encode, 0, 0, Opcode_mul16s_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_mul16s_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_mul16s_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_mul16s_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_mul16s_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_mul16s_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_mul16s_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_mul16s_Slot_f100_s0_encode, 0, 0, 0, Opcode_mul16s_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_mul16u_encode_fns[] = {
  Opcode_mul16u_Slot_inst_encode, 0, 0, Opcode_mul16u_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_mul16u_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_mul16u_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_mul16u_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_mul16u_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_mul16u_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_mul16u_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_mul16u_Slot_f100_s0_encode, 0, 0, 0, Opcode_mul16u_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_mull_encode_fns[] = {
  Opcode_mull_Slot_inst_encode, 0, 0, Opcode_mull_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_mull_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_mull_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_mull_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_mull_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_mull_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_mull_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_mull_Slot_f100_s0_encode, 0, 0, 0, Opcode_mull_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_mulsh_encode_fns[] = {
  Opcode_mulsh_Slot_inst_encode, 0, 0, Opcode_mulsh_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_mulsh_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_mulsh_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_mulsh_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_mulsh_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_mulsh_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_mulsh_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_mulsh_Slot_f100_s0_encode, 0, 0, 0, Opcode_mulsh_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_muluh_encode_fns[] = {
  Opcode_muluh_Slot_inst_encode, 0, 0, Opcode_muluh_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_muluh_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_muluh_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_muluh_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_muluh_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_muluh_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_muluh_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_muluh_Slot_f100_s0_encode, 0, 0, 0, Opcode_muluh_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_rfi_encode_fns[] = {
  Opcode_rfi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_waiti_encode_fns[] = {
  Opcode_waiti_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_interrupt_encode_fns[] = {
  Opcode_rsr_interrupt_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_intset_encode_fns[] = {
  Opcode_wsr_intset_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_intclear_encode_fns[] = {
  Opcode_wsr_intclear_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_intenable_encode_fns[] = {
  Opcode_rsr_intenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_intenable_encode_fns[] = {
  Opcode_wsr_intenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_intenable_encode_fns[] = {
  Opcode_xsr_intenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_break_encode_fns[] = {
  Opcode_break_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_break_n_encode_fns[] = {
  0, 0, Opcode_break_n_Slot_inst16b_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_dbreaka0_encode_fns[] = {
  Opcode_rsr_dbreaka0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_dbreaka0_encode_fns[] = {
  Opcode_wsr_dbreaka0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_dbreaka0_encode_fns[] = {
  Opcode_xsr_dbreaka0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_dbreakc0_encode_fns[] = {
  Opcode_rsr_dbreakc0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_dbreakc0_encode_fns[] = {
  Opcode_wsr_dbreakc0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_dbreakc0_encode_fns[] = {
  Opcode_xsr_dbreakc0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_dbreaka1_encode_fns[] = {
  Opcode_rsr_dbreaka1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_dbreaka1_encode_fns[] = {
  Opcode_wsr_dbreaka1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_dbreaka1_encode_fns[] = {
  Opcode_xsr_dbreaka1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_dbreakc1_encode_fns[] = {
  Opcode_rsr_dbreakc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_dbreakc1_encode_fns[] = {
  Opcode_wsr_dbreakc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_dbreakc1_encode_fns[] = {
  Opcode_xsr_dbreakc1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_ibreaka0_encode_fns[] = {
  Opcode_rsr_ibreaka0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_ibreaka0_encode_fns[] = {
  Opcode_wsr_ibreaka0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_ibreaka0_encode_fns[] = {
  Opcode_xsr_ibreaka0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_ibreaka1_encode_fns[] = {
  Opcode_rsr_ibreaka1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_ibreaka1_encode_fns[] = {
  Opcode_wsr_ibreaka1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_ibreaka1_encode_fns[] = {
  Opcode_xsr_ibreaka1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_ibreakenable_encode_fns[] = {
  Opcode_rsr_ibreakenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_ibreakenable_encode_fns[] = {
  Opcode_wsr_ibreakenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_ibreakenable_encode_fns[] = {
  Opcode_xsr_ibreakenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_debugcause_encode_fns[] = {
  Opcode_rsr_debugcause_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_debugcause_encode_fns[] = {
  Opcode_wsr_debugcause_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_debugcause_encode_fns[] = {
  Opcode_xsr_debugcause_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_icount_encode_fns[] = {
  Opcode_rsr_icount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_icount_encode_fns[] = {
  Opcode_wsr_icount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_icount_encode_fns[] = {
  Opcode_xsr_icount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_icountlevel_encode_fns[] = {
  Opcode_rsr_icountlevel_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_icountlevel_encode_fns[] = {
  Opcode_wsr_icountlevel_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_icountlevel_encode_fns[] = {
  Opcode_xsr_icountlevel_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_ddr_encode_fns[] = {
  Opcode_rsr_ddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_ddr_encode_fns[] = {
  Opcode_wsr_ddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_ddr_encode_fns[] = {
  Opcode_xsr_ddr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_lddr32_p_encode_fns[] = {
  Opcode_lddr32_p_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_sddr32_p_encode_fns[] = {
  Opcode_sddr32_p_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rfdo_encode_fns[] = {
  Opcode_rfdo_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rfdd_encode_fns[] = {
  Opcode_rfdd_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_mmid_encode_fns[] = {
  Opcode_wsr_mmid_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_andb_encode_fns[] = {
  Opcode_andb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_andbc_encode_fns[] = {
  Opcode_andbc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_orb_encode_fns[] = {
  Opcode_orb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_orbc_encode_fns[] = {
  Opcode_orbc_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xorb_encode_fns[] = {
  Opcode_xorb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_all4_encode_fns[] = {
  Opcode_all4_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_any4_encode_fns[] = {
  Opcode_any4_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_all8_encode_fns[] = {
  Opcode_all8_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_any8_encode_fns[] = {
  Opcode_any8_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bf_encode_fns[] = {
  Opcode_bf_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bt_encode_fns[] = {
  Opcode_bt_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_movf_encode_fns[] = {
  Opcode_movf_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_movt_encode_fns[] = {
  Opcode_movt_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_br_encode_fns[] = {
  Opcode_rsr_br_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_br_encode_fns[] = {
  Opcode_wsr_br_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_br_encode_fns[] = {
  Opcode_xsr_br_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_ccount_encode_fns[] = {
  Opcode_rsr_ccount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_ccount_encode_fns[] = {
  Opcode_wsr_ccount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_ccount_encode_fns[] = {
  Opcode_xsr_ccount_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_ccompare0_encode_fns[] = {
  Opcode_rsr_ccompare0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_ccompare0_encode_fns[] = {
  Opcode_wsr_ccompare0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_ccompare0_encode_fns[] = {
  Opcode_xsr_ccompare0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ihi_encode_fns[] = {
  Opcode_ihi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ipf_encode_fns[] = {
  Opcode_ipf_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_iii_encode_fns[] = {
  Opcode_iii_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_lict_encode_fns[] = {
  Opcode_lict_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_licw_encode_fns[] = {
  Opcode_licw_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_sict_encode_fns[] = {
  Opcode_sict_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_sicw_encode_fns[] = {
  Opcode_sicw_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_cacheadrdis_encode_fns[] = {
  Opcode_wsr_cacheadrdis_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_cacheadrdis_encode_fns[] = {
  Opcode_rsr_cacheadrdis_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_cacheadrdis_encode_fns[] = {
  Opcode_xsr_cacheadrdis_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rptlb0_encode_fns[] = {
  Opcode_rptlb0_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_pptlb_encode_fns[] = {
  Opcode_pptlb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rptlb1_encode_fns[] = {
  Opcode_rptlb1_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wptlb_encode_fns[] = {
  Opcode_wptlb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_mpuenb_encode_fns[] = {
  Opcode_rsr_mpuenb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_mpuenb_encode_fns[] = {
  Opcode_wsr_mpuenb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_mpuenb_encode_fns[] = {
  Opcode_xsr_mpuenb_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_cpenable_encode_fns[] = {
  Opcode_rsr_cpenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_cpenable_encode_fns[] = {
  Opcode_wsr_cpenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_cpenable_encode_fns[] = {
  Opcode_xsr_cpenable_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_clamps_encode_fns[] = {
  Opcode_clamps_Slot_inst_encode, 0, 0, Opcode_clamps_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_clamps_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_clamps_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_clamps_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_clamps_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_clamps_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_clamps_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_clamps_Slot_f100_s0_encode, 0, 0, 0, Opcode_clamps_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_max_encode_fns[] = {
  Opcode_max_Slot_inst_encode, 0, 0, Opcode_max_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_max_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_max_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_max_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_max_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_max_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_max_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_max_Slot_f100_s0_encode, 0, 0, 0, Opcode_max_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_maxu_encode_fns[] = {
  Opcode_maxu_Slot_inst_encode, 0, 0, Opcode_maxu_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_maxu_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_maxu_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_maxu_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_maxu_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_maxu_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_maxu_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_maxu_Slot_f100_s0_encode, 0, 0, 0, Opcode_maxu_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_min_encode_fns[] = {
  Opcode_min_Slot_inst_encode, 0, 0, Opcode_min_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_min_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_min_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_min_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_min_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_min_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_min_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_min_Slot_f100_s0_encode, 0, 0, 0, Opcode_min_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_minu_encode_fns[] = {
  Opcode_minu_Slot_inst_encode, 0, 0, Opcode_minu_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_minu_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_minu_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_minu_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_minu_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_minu_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_minu_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_minu_Slot_f100_s0_encode, 0, 0, 0, Opcode_minu_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_nsa_encode_fns[] = {
  Opcode_nsa_Slot_inst_encode, 0, 0, Opcode_nsa_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_nsa_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_nsa_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_nsa_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_nsa_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_nsa_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_nsa_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_nsa_Slot_f100_s0_encode, 0, 0, 0, Opcode_nsa_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_nsau_encode_fns[] = {
  Opcode_nsau_Slot_inst_encode, 0, 0, Opcode_nsau_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_nsau_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_nsau_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_nsau_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_nsau_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_nsau_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_nsau_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_nsau_Slot_f100_s0_encode, 0, 0, 0, Opcode_nsau_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_sext_encode_fns[] = {
  Opcode_sext_Slot_inst_encode, 0, 0, Opcode_sext_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_sext_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_sext_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_sext_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_sext_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_sext_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_sext_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_sext_Slot_f100_s0_encode, 0, 0, 0, Opcode_sext_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_l32ai_encode_fns[] = {
  Opcode_l32ai_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_s32ri_encode_fns[] = {
  Opcode_s32ri_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_atomctl_encode_fns[] = {
  Opcode_rsr_atomctl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_atomctl_encode_fns[] = {
  Opcode_wsr_atomctl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_atomctl_encode_fns[] = {
  Opcode_xsr_atomctl_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_quos_encode_fns[] = {
  Opcode_quos_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_quou_encode_fns[] = {
  Opcode_quou_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rems_encode_fns[] = {
  Opcode_rems_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_remu_encode_fns[] = {
  Opcode_remu_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_eraccess_encode_fns[] = {
  Opcode_rsr_eraccess_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_eraccess_encode_fns[] = {
  Opcode_wsr_eraccess_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_eraccess_encode_fns[] = {
  Opcode_xsr_eraccess_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rer_encode_fns[] = {
  Opcode_rer_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wer_encode_fns[] = {
  Opcode_wer_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_beqz_w15_encode_fns[] = {
  0, 0, 0, Opcode_beqz_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_beqz_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_beqz_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bgez_w15_encode_fns[] = {
  0, 0, 0, Opcode_bgez_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bgez_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bgez_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bltz_w15_encode_fns[] = {
  0, 0, 0, Opcode_bltz_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bltz_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bltz_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bnez_w15_encode_fns[] = {
  0, 0, 0, Opcode_bnez_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bnez_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bnez_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_beqi_w15_encode_fns[] = {
  0, 0, 0, Opcode_beqi_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_beqi_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_beqi_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bgei_w15_encode_fns[] = {
  0, 0, 0, Opcode_bgei_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bgei_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bgei_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_blti_w15_encode_fns[] = {
  0, 0, 0, Opcode_blti_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_blti_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_blti_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bnei_w15_encode_fns[] = {
  0, 0, 0, Opcode_bnei_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bnei_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bnei_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bgeui_w15_encode_fns[] = {
  0, 0, 0, Opcode_bgeui_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bgeui_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bgeui_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bltui_w15_encode_fns[] = {
  0, 0, 0, Opcode_bltui_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bltui_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bltui_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bbci_w15_encode_fns[] = {
  0, 0, 0, Opcode_bbci_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbci_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bbci_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bbsi_w15_encode_fns[] = {
  0, 0, 0, Opcode_bbsi_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbsi_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bbsi_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_ball_w15_encode_fns[] = {
  0, 0, 0, Opcode_ball_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ball_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_ball_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bany_w15_encode_fns[] = {
  0, 0, 0, Opcode_bany_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bany_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bany_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bbc_w15_encode_fns[] = {
  0, 0, 0, Opcode_bbc_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbc_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bbc_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bbs_w15_encode_fns[] = {
  0, 0, 0, Opcode_bbs_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbs_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bbs_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_beq_w15_encode_fns[] = {
  0, 0, 0, Opcode_beq_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_beq_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_beq_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bgeu_w15_encode_fns[] = {
  0, 0, 0, Opcode_bgeu_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bgeu_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bgeu_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bge_w15_encode_fns[] = {
  0, 0, 0, Opcode_bge_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bge_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bge_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bltu_w15_encode_fns[] = {
  0, 0, 0, Opcode_bltu_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bltu_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bltu_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_blt_w15_encode_fns[] = {
  0, 0, 0, Opcode_blt_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_blt_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_blt_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bnall_w15_encode_fns[] = {
  0, 0, 0, Opcode_bnall_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bnall_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bnall_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bne_w15_encode_fns[] = {
  0, 0, 0, Opcode_bne_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bne_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bne_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bnone_w15_encode_fns[] = {
  0, 0, 0, Opcode_bnone_w15_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bnone_w15_Slot_f100_s0_encode, 0, 0, 0, Opcode_bnone_w15_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_rur_cend_encode_fns[] = {
  Opcode_rur_cend_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_cbegin_encode_fns[] = {
  Opcode_rur_cbegin_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_cbegin_encode_fns[] = {
  Opcode_wur_cbegin_Slot_inst_encode, 0, 0, Opcode_wur_cbegin_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_wur_cbegin_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_wur_cbegin_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_wur_cbegin_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_wur_cbegin_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_wur_cbegin_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_wur_cbegin_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_wur_cbegin_Slot_f100_s0_encode, 0, 0, 0, Opcode_wur_cbegin_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_wur_cend_encode_fns[] = {
  Opcode_wur_cend_Slot_inst_encode, 0, 0, Opcode_wur_cend_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_wur_cend_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_wur_cend_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_wur_cend_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_wur_cend_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_wur_cend_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_wur_cend_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_wur_cend_Slot_f100_s0_encode, 0, 0, 0, Opcode_wur_cend_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_rur_fcr_encode_fns[] = {
  Opcode_rur_fcr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_fcr_encode_fns[] = {
  Opcode_wur_fcr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_fsr_encode_fns[] = {
  Opcode_rur_fsr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_fsr_encode_fns[] = {
  Opcode_wur_fsr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_bbx_ur_opreg_encode_fns[] = {
  Opcode_rur_bbx_ur_opreg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_bbx_ur_opreg_encode_fns[] = {
  Opcode_wur_bbx_ur_opreg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_bbx_ur_treg_encode_fns[] = {
  Opcode_rur_bbx_ur_treg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_bbx_ur_treg_encode_fns[] = {
  Opcode_wur_bbx_ur_treg_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_repnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_repnx16_Slot_f0_s3_alu_encode, 0, 0, 0, Opcode_bbe_repnx16_Slot_f1_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_repnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_repnx16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_repnx16_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbe_repnx16_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_repnx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_repnx16_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_repnx16_s0_encode_fns[] = {
  0, 0, 0, Opcode_bbe_repnx16_s0_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_repnx16_s0_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_repnx16_s0_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_selsnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_selsnx16_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selsnx16_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selsnx16_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selsnx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selsnx16_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_repnx16c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_repnx16c_Slot_f0_s3_alu_encode, 0, 0, 0, Opcode_bbe_repnx16c_Slot_f1_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_repnx16c_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_repnx16c_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_repnx16c_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbe_repnx16c_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_repnx16c_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_repnx16c_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_repnx16c_s0_encode_fns[] = {
  0, 0, 0, Opcode_bbe_repnx16c_s0_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_repnx16c_s0_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_repnx16c_s0_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_selsnx16c_encode_fns[] = {
  0, 0, 0, Opcode_bbe_selsnx16c_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selsnx16c_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selsnx16c_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selsnx16c_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selsnx16c_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_extrnx16c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_extrnx16c_Slot_f1_s4_move_encode, 0, 0, 0, 0, Opcode_bbe_extrnx16c_Slot_f2_s4_move_encode, 0, 0, 0, 0, Opcode_bbe_extrnx16c_Slot_f3_s4_move_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_extrnx16c_Slot_f6_s4_move_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_repnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_repnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_repnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_repnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_repnx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_selsnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selsnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_selsnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_selsnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selsnx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_repnx40c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_repnx40c_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_repnx40c_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_repnx40c_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_repnx40c_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_selsnx40c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selsnx40c_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_selsnx40c_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_selsnx40c_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selsnx40c_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_notb_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_notb_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_notb_Slot_f2_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_notb_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, Opcode_bbe_notb_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_notb_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_andb_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_andb_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_andb_Slot_f2_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_andb_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_andb_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_orb_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_orb_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_orb_Slot_f2_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_orb_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_orb_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_xorb_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_xorb_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_xorb_Slot_f2_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_xorb_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_xorb_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_andnotb_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_andnotb_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_andnotb_Slot_f2_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_andnotb_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_andnotb_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mb_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mb_Slot_f2_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_ltrn_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_ltrn_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_ltrn_Slot_f2_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_ltrn_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_ltrn_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_ltrni_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_ltrni_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_ltrni_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_ltrni_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lbn_i_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_lbn_i_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lbn_i_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lbn_i_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lbn_i_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lbn_ip_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_lbn_ip_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lbn_ip_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lbn_ip_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lbn_ip_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_sbn_i_encode_fns[] = {
  0, 0, 0, Opcode_bbe_sbn_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_sbn_i_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sbn_i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sbn_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_sbn_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbe_sbn_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_sbn_ip_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sbn_ip_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sbn_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lsnx16_i_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lsnx16_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lsnx16_i_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lsnx16_i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lsnx16_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbe_lsnx16_i_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lsnx16_i_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lsnx16_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lsnx16_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lsnx16_ip_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lsnx16_ip_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lsnx16_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lsnx16_ip_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lsnx16_x_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lsnx16_x_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lsnx16_x_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lsnx16_x_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lsnx16_x_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lsnx16_x_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lsnx16_xp_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lsnx16_xp_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lsnx16_xp_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lsnx16_xp_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lsnx16_xp_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lsnx16_xp_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movbrbv_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movbrbv_Slot_f2_s1_ld_encode, 0, 0, 0, 0, Opcode_bbe_movbrbv_Slot_f3_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movbvbr_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movbvbr_Slot_f2_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_joinb_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_joinb_Slot_f3_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_ltrn_2_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_ltrn_2_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_ltrn_2_Slot_f2_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_ltrn_2_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_ltrn_2_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_ltrn_2i_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_ltrn_2i_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_ltrn_2i_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_ltrn_2i_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lbn_2_i_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_lbn_2_i_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lbn_2_i_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lbn_2_i_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lbn_2_i_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lbn_2_ip_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_lbn_2_ip_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lbn_2_ip_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lbn_2_ip_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lbn_2_ip_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_sbn_2_i_encode_fns[] = {
  0, 0, 0, Opcode_bbe_sbn_2_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_sbn_2_i_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sbn_2_i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sbn_2_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_sbn_2_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbe_sbn_2_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_sbn_2_ip_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sbn_2_ip_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sbn_2_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_extractb_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_extractb_Slot_f1_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_extrbn_2_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_extrbn_2_Slot_f3_s4_move_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movvsa32_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_movvsa32_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movvsa32_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_movvsa32_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_movvsa32_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movvsa32_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movvsvs_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_movvsvs_Slot_f0_s3_alu_encode, 0, Opcode_bbe_movvsvs_Slot_f1_s1_base_encode, 0, Opcode_bbe_movvsvs_Slot_f1_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_movvsvs_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_movvsvs_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_movvsvs_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbe_movvsvs_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_movvsvs_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movvvs_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movvvs_Slot_f0_s1_ldpk_encode, 0, Opcode_bbe_movvvs_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_movvvs_Slot_f2_s1_ld_encode, 0, Opcode_bbe_movvvs_Slot_f2_s3_alu_encode, 0, 0, 0, Opcode_bbe_movvvs_Slot_f3_s2_alumul_encode, Opcode_bbe_movvvs_Slot_f3_s3_alu_encode, 0, 0, Opcode_bbe_movvvs_Slot_f4_s1_ldpkdiv_encode, 0, Opcode_bbe_movvvs_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movvvs_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movvsv_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_movvsv_Slot_f0_s2_mul_encode, Opcode_bbe_movvsv_Slot_f0_s3_alu_encode, 0, 0, 0, Opcode_bbe_movvsv_Slot_f1_s3_alu_encode, 0, 0, 0, Opcode_bbe_movvsv_Slot_f2_s2_walumul_encode, Opcode_bbe_movvsv_Slot_f2_s3_alu_encode, 0, 0, 0, Opcode_bbe_movvsv_Slot_f3_s2_alumul_encode, Opcode_bbe_movvsv_Slot_f3_s3_alu_encode, 0, 0, 0, Opcode_bbe_movvsv_Slot_f4_s2_mul_encode, Opcode_bbe_movvsv_Slot_f4_s3_alu_encode, 0, 0, Opcode_bbe_movvsv_Slot_f6_s2_mul_encode, Opcode_bbe_movvsv_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_movvsv_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lvnx16_i_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lvnx16_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16_i_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16_i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16_i_Slot_f12_s1_ld_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16_i_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lvnx16_i_n_encode_fns[] = {
  Opcode_bbe_lvnx16_i_n_Slot_inst_encode, 0, 0, 0, Opcode_bbe_lvnx16_i_n_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16_i_n_Slot_f2_s1_ld_encode, 0, 0, 0, 0, Opcode_bbe_lvnx16_i_n_Slot_f3_s1_ld_encode, 0, 0, 0, 0, Opcode_bbe_lvnx16_i_n_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, Opcode_bbe_lvnx16_i_n_Slot_f6_s1_ldpk_encode, 0, 0, 0, Opcode_bbe_lvnx16_i_n_Slot_f11_s0_ldstalu_encode, Opcode_bbe_lvnx16_i_n_Slot_f11_s1_ldpk_encode, Opcode_bbe_lvnx16_i_n_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_lvnx16_i_n_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16_i_n_Slot_f100_s1_encode, 0, 0, 0, Opcode_bbe_lvnx16_i_n_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lvnx16_ip_encode_fns[] = {
  Opcode_bbe_lvnx16_ip_Slot_inst_encode, 0, 0, Opcode_bbe_lvnx16_ip_Slot_f0_s0_ldstalu_encode, Opcode_bbe_lvnx16_ip_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16_ip_Slot_f2_s0_ldst_encode, Opcode_bbe_lvnx16_ip_Slot_f2_s1_ld_encode, 0, 0, 0, 0, Opcode_bbe_lvnx16_ip_Slot_f3_s1_ld_encode, 0, 0, 0, Opcode_bbe_lvnx16_ip_Slot_f4_s0_ldst_encode, Opcode_bbe_lvnx16_ip_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, Opcode_bbe_lvnx16_ip_Slot_f6_s1_ldpk_encode, 0, 0, 0, Opcode_bbe_lvnx16_ip_Slot_f11_s0_ldstalu_encode, Opcode_bbe_lvnx16_ip_Slot_f11_s1_ldpk_encode, Opcode_bbe_lvnx16_ip_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_lvnx16_ip_Slot_f10_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_lvnx16_ip_Slot_f12_s1_ld_encode, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16_ip_Slot_f100_s1_encode, Opcode_bbe_lvnx16_ip_Slot_f100_s0_encode, 0, 0, Opcode_bbe_lvnx16_ip_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lvnx16_x_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lvnx16_x_Slot_f0_s0_ldstalu_encode, Opcode_bbe_lvnx16_x_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16_x_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16_x_Slot_f4_s0_ldst_encode, Opcode_bbe_lvnx16_x_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, Opcode_bbe_lvnx16_x_Slot_f6_s1_ldpk_encode, 0, 0, 0, Opcode_bbe_lvnx16_x_Slot_f11_s0_ldstalu_encode, Opcode_bbe_lvnx16_x_Slot_f11_s1_ldpk_encode, Opcode_bbe_lvnx16_x_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_lvnx16_x_Slot_f10_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_lvnx16_x_Slot_f12_s1_ld_encode, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16_x_Slot_f100_s1_encode, Opcode_bbe_lvnx16_x_Slot_f100_s0_encode, 0, 0, Opcode_bbe_lvnx16_x_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lvnx16_xp_encode_fns[] = {
  Opcode_bbe_lvnx16_xp_Slot_inst_encode, 0, 0, Opcode_bbe_lvnx16_xp_Slot_f0_s0_ldstalu_encode, Opcode_bbe_lvnx16_xp_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16_xp_Slot_f2_s0_ldst_encode, Opcode_bbe_lvnx16_xp_Slot_f2_s1_ld_encode, 0, 0, 0, 0, Opcode_bbe_lvnx16_xp_Slot_f3_s1_ld_encode, 0, 0, 0, Opcode_bbe_lvnx16_xp_Slot_f4_s0_ldst_encode, Opcode_bbe_lvnx16_xp_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, Opcode_bbe_lvnx16_xp_Slot_f6_s1_ldpk_encode, 0, 0, 0, Opcode_bbe_lvnx16_xp_Slot_f11_s0_ldstalu_encode, Opcode_bbe_lvnx16_xp_Slot_f11_s1_ldpk_encode, Opcode_bbe_lvnx16_xp_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_lvnx16_xp_Slot_f10_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_lvnx16_xp_Slot_f12_s1_ld_encode, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16_xp_Slot_f100_s1_encode, Opcode_bbe_lvnx16_xp_Slot_f100_s0_encode, 0, 0, Opcode_bbe_lvnx16_xp_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_svnx16_i_encode_fns[] = {
  0, 0, 0, Opcode_bbe_svnx16_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16_i_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_i_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_i_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_i_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_bbe_svnx16_i_Slot_f6_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16_i_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16_i_Slot_f100_s0_encode, 0, 0, 0, Opcode_bbe_svnx16_i_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bbe_svnx16_i_n_encode_fns[] = {
  Opcode_bbe_svnx16_i_n_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16_i_n_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_svnx16_i_n_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16_i_n_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16_i_n_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bbe_svnx16_ip_encode_fns[] = {
  Opcode_bbe_svnx16_ip_Slot_inst_encode, 0, 0, Opcode_bbe_svnx16_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16_ip_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_ip_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_ip_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_ip_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_bbe_svnx16_ip_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_ip_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_svnx16_ip_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16_ip_Slot_f10_s0_ldstalu_encode, 0, 0, Opcode_bbe_svnx16_ip_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16_ip_Slot_f100_s0_encode, 0, 0, 0, Opcode_bbe_svnx16_ip_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bbe_svnx16_x_encode_fns[] = {
  0, 0, 0, Opcode_bbe_svnx16_x_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16_x_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_x_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_x_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_x_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_bbe_svnx16_x_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_x_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_svnx16_x_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16_x_Slot_f10_s0_ldstalu_encode, 0, 0, Opcode_bbe_svnx16_x_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16_x_Slot_f100_s0_encode, 0, 0, 0, Opcode_bbe_svnx16_x_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bbe_svnx16_xp_encode_fns[] = {
  Opcode_bbe_svnx16_xp_Slot_inst_encode, 0, 0, Opcode_bbe_svnx16_xp_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16_xp_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_xp_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_xp_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_xp_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_bbe_svnx16_xp_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_xp_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_svnx16_xp_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16_xp_Slot_f10_s0_ldstalu_encode, 0, 0, Opcode_bbe_svnx16_xp_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16_xp_Slot_f100_s0_encode, 0, 0, 0, Opcode_bbe_svnx16_xp_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bbe_ssnx16_i_encode_fns[] = {
  0, 0, 0, Opcode_bbe_ssnx16_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_ssnx16_i_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_ssnx16_i_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_bbe_ssnx16_i_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_ssnx16_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbe_ssnx16_i_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_ssnx16_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbe_ssnx16_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_ssnx16_ip_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_ssnx16_ip_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_ssnx16_ip_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_ssnx16_ip_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_bbe_ssnx16_ip_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_ssnx16_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbe_ssnx16_ip_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_ssnx16_x_encode_fns[] = {
  0, 0, 0, Opcode_bbe_ssnx16_x_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_ssnx16_x_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_ssnx16_x_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_bbe_ssnx16_x_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_ssnx16_x_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbe_ssnx16_x_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_ssnx16_xp_encode_fns[] = {
  0, 0, 0, Opcode_bbe_ssnx16_xp_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_ssnx16_xp_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_ssnx16_xp_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_ssnx16_xp_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_ssnx16_xp_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_bbe_ssnx16_xp_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_ssnx16_xp_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbe_ssnx16_xp_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movva16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_movva16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movva16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_movva16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_movva16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movva16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movvv_encode_fns[] = {
  0, 0, 0, Opcode_bbe_movvv_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_movvv_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_movvv_Slot_f2_s0_ldst_encode, 0, 0, Opcode_bbe_movvv_Slot_f2_s3_alu_encode, 0, 0, 0, Opcode_bbe_movvv_Slot_f3_s2_alumul_encode, Opcode_bbe_movvv_Slot_f3_s3_alu_encode, 0, Opcode_bbe_movvv_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_movvv_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbe_movvv_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbe_movvv_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_movvv_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_sllinx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_sllinx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sllinx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_sllinx16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_sllinx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sllinx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sllinx16_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_slsinx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_slsinx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_slsinx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_slsinx16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_slsinx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_slsinx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_slsinx16_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_srainx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_srainx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srainx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_srainx16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_srainx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srainx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srainx16_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_srlinx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_srlinx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srlinx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_srlinx16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_srlinx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srlinx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srlinx16_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_sllnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_sllnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sllnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_sllnx16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_sllnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sllnx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sllnx16_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_srlnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_srlnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srlnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_srlnx16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_srlnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srlnx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srlnx16_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_slanx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_slanx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_slanx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_slanx16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_slanx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_slanx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_slanx16_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_sranx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_sranx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sranx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_sranx16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_sranx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sranx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sranx16_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_slsnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_slsnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_slsnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_slsnx16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_slsnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_slsnx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_slsnx16_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_srsnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_srsnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srsnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_srsnx16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_srsnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srsnx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srsnx16_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_xornx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_xornx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_xornx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_xornx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_xornx16_Slot_f3_s3_alu_encode, 0, Opcode_bbe_xornx16_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_xornx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_andnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_andnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_andnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_andnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_andnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_andnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_andnx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_ornx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_ornx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_ornx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_ornx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_ornx16_Slot_f3_s3_alu_encode, 0, Opcode_bbe_ornx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_ornx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_ornx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_notnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_notnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_notnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_notnx16_Slot_f2_s0_ldst_encode, 0, 0, Opcode_bbe_notnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_notnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_notnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_notnx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_notnx16_Slot_f9_s3_alu_encode, Opcode_bbe_notnx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_addnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_addnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_addnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_addnx16_Slot_f2_s3_alu_encode, 0, 0, 0, Opcode_bbe_addnx16_Slot_f3_s2_alumul_encode, Opcode_bbe_addnx16_Slot_f3_s3_alu_encode, 0, Opcode_bbe_addnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_addnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_addnx16_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_addnx16_Slot_f9_s0_ldstalu_encode, 0, 0, Opcode_bbe_addnx16_Slot_f9_s3_alu_encode, Opcode_bbe_addnx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_subnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_subnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_subnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_subnx16_Slot_f2_s3_alu_encode, 0, 0, 0, Opcode_bbe_subnx16_Slot_f3_s2_alumul_encode, Opcode_bbe_subnx16_Slot_f3_s3_alu_encode, 0, Opcode_bbe_subnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_subnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_subnx16_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_subnx16_Slot_f9_s0_ldstalu_encode, 0, 0, Opcode_bbe_subnx16_Slot_f9_s3_alu_encode, Opcode_bbe_subnx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_negnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_negnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_negnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_negnx16_Slot_f2_s0_ldst_encode, 0, 0, Opcode_bbe_negnx16_Slot_f2_s3_alu_encode, 0, 0, 0, Opcode_bbe_negnx16_Slot_f3_s2_alumul_encode, Opcode_bbe_negnx16_Slot_f3_s3_alu_encode, 0, Opcode_bbe_negnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_negnx16_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbe_negnx16_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbe_negnx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_negnx16_Slot_f9_s3_alu_encode, Opcode_bbe_negnx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_minnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_minnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_minnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_minnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_minnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_minnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_minnx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_minnx16_Slot_f9_s3_alu_encode, Opcode_bbe_minnx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_minunx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_minunx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_minunx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_minunx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_minunx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_minunx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_minunx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_minunx16_Slot_f9_s3_alu_encode, Opcode_bbe_minunx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_maxnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_maxnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_maxnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_maxnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_maxnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_maxnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_maxnx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_maxnx16_Slot_f9_s3_alu_encode, Opcode_bbe_maxnx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_maxunx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_maxunx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_maxunx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_maxunx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_maxunx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_maxunx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_maxunx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_maxunx16_Slot_f9_s3_alu_encode, Opcode_bbe_maxunx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulsgnnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_mulsgnnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulsgnnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulsgnnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulsgnnx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulsgnnx16_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_nsanx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_nsanx16_Slot_f0_s3_alu_encode, 0, 0, 0, Opcode_bbe_nsanx16_Slot_f1_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_nsanx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_nsanx16_Slot_f3_s3_alu_encode, 0, 0, 0, Opcode_bbe_nsanx16_Slot_f4_s2_mul_encode, Opcode_bbe_nsanx16_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbe_nsanx16_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_nsanx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_nsaunx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_nsaunx16_Slot_f0_s3_alu_encode, 0, 0, 0, Opcode_bbe_nsaunx16_Slot_f1_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_nsaunx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_nsaunx16_Slot_f4_s2_mul_encode, Opcode_bbe_nsaunx16_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbe_nsaunx16_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_nsaunx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_ltnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_ltnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_ltnx16_Slot_f0_s3_alu_encode, 0, 0, Opcode_bbe_ltnx16_Slot_f1_s2_walumul_encode, Opcode_bbe_ltnx16_Slot_f1_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_ltnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_ltnx16_Slot_f3_s3_alu_encode, 0, Opcode_bbe_ltnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_ltnx16_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbe_ltnx16_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbe_ltnx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_ltnx16_Slot_f9_s3_alu_encode, Opcode_bbe_ltnx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lenx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lenx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_lenx16_Slot_f0_s3_alu_encode, 0, 0, Opcode_bbe_lenx16_Slot_f1_s2_walumul_encode, Opcode_bbe_lenx16_Slot_f1_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_lenx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_lenx16_Slot_f3_s3_alu_encode, 0, Opcode_bbe_lenx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_lenx16_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbe_lenx16_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbe_lenx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_lenx16_Slot_f9_s3_alu_encode, Opcode_bbe_lenx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_eqnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_eqnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_eqnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_eqnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_eqnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_eqnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_eqnx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_eqnx16_Slot_f9_s3_alu_encode, Opcode_bbe_eqnx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_neqnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_neqnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_neqnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_neqnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_neqnx16_Slot_f3_s3_alu_encode, 0, Opcode_bbe_neqnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_neqnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_neqnx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_neqnx16_Slot_f9_s3_alu_encode, Opcode_bbe_neqnx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_ltunx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_ltunx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_ltunx16_Slot_f0_s3_alu_encode, 0, 0, Opcode_bbe_ltunx16_Slot_f1_s2_walumul_encode, Opcode_bbe_ltunx16_Slot_f1_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_ltunx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_ltunx16_Slot_f3_s3_alu_encode, 0, Opcode_bbe_ltunx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_ltunx16_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbe_ltunx16_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_ltunx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_leunx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_leunx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_leunx16_Slot_f0_s3_alu_encode, 0, 0, Opcode_bbe_leunx16_Slot_f1_s2_walumul_encode, Opcode_bbe_leunx16_Slot_f1_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_leunx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_leunx16_Slot_f3_s3_alu_encode, 0, Opcode_bbe_leunx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_leunx16_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbe_leunx16_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbe_leunx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_leunx16_Slot_f9_s3_alu_encode, Opcode_bbe_leunx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_raddnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rmaxnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxnx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rminnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_rminnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rminnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rminnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rminnx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rmaxunx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxunx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxunx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxunx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxunx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rminunx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_rminunx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rminunx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rminunx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rminunx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rbminnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_rbminnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rbminnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rbminnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rbminnx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rbmaxnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_rbmaxnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rbmaxnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rbmaxnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rbmaxnx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_bmaxnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_bmaxnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_bmaxnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_bmaxnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_bmaxnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_bmaxnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_bmaxnx16_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_bmaxnx16_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_bmaxnx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_bminnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_bminnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_bminnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_bminnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_bminnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_bminnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_bminnx16_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_bminnx16_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_bminnx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_nandnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_nandnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_nandnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_nandnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_nandnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_nandnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_nandnx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movnx16t_encode_fns[] = {
  0, 0, 0, Opcode_bbe_movnx16t_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_movnx16t_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movnx16t_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_movnx16t_Slot_f3_s3_alu_encode, 0, Opcode_bbe_movnx16t_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_movnx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_movnx16t_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_movnx16t_Slot_f9_s0_ldstalu_encode, 0, 0, Opcode_bbe_movnx16t_Slot_f9_s3_alu_encode, Opcode_bbe_movnx16t_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulnx16packs_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16packs_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16packs_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_muluusnx16_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_muluusnx16_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_muluusnx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_muluusnx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_muluusnx16_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_muluusnx16_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_muluusnx16_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_muluusnx16_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_muluusnx16_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_addsnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_addsnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_addsnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_addsnx16_Slot_f2_s3_alu_encode, 0, 0, 0, Opcode_bbe_addsnx16_Slot_f3_s2_alumul_encode, Opcode_bbe_addsnx16_Slot_f3_s3_alu_encode, 0, Opcode_bbe_addsnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_addsnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_addsnx16_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_addsnx16_Slot_f9_s0_ldstalu_encode, 0, 0, Opcode_bbe_addsnx16_Slot_f9_s3_alu_encode, Opcode_bbe_addsnx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_subsnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_subsnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_subsnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_subsnx16_Slot_f2_s3_alu_encode, 0, 0, 0, Opcode_bbe_subsnx16_Slot_f3_s2_alumul_encode, Opcode_bbe_subsnx16_Slot_f3_s3_alu_encode, 0, Opcode_bbe_subsnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_subsnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_subsnx16_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_subsnx16_Slot_f9_s0_ldstalu_encode, 0, 0, Opcode_bbe_subsnx16_Slot_f9_s3_alu_encode, Opcode_bbe_subsnx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_negsnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_negsnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_negsnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_negsnx16_Slot_f2_s0_ldst_encode, 0, 0, Opcode_bbe_negsnx16_Slot_f2_s3_alu_encode, 0, 0, 0, Opcode_bbe_negsnx16_Slot_f3_s2_alumul_encode, Opcode_bbe_negsnx16_Slot_f3_s3_alu_encode, 0, Opcode_bbe_negsnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_negsnx16_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbe_negsnx16_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbe_negsnx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_negsnx16_Slot_f9_s3_alu_encode, Opcode_bbe_negsnx16_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lvnx16t_i_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lvnx16t_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16t_i_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16t_i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16t_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16t_i_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lvnx16t_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lvnx16t_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16t_ip_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16t_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16t_ip_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lvnx16t_x_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lvnx16t_x_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16t_x_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16t_x_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16t_x_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lvnx16t_xp_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lvnx16t_xp_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16t_xp_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16t_xp_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16t_xp_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_svnx16t_i_encode_fns[] = {
  0, 0, 0, Opcode_bbe_svnx16t_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16t_i_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16t_i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16t_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16t_i_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_svnx16t_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbe_svnx16t_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16t_ip_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16t_ip_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16t_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16t_ip_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_svnx16t_x_encode_fns[] = {
  0, 0, 0, Opcode_bbe_svnx16t_x_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16t_x_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16t_x_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16t_x_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16t_x_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_svnx16t_xp_encode_fns[] = {
  0, 0, 0, Opcode_bbe_svnx16t_xp_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16t_xp_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16t_xp_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16t_xp_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16t_xp_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_raddnx16t_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16t_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16t_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_raddnx16f_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16f_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16f_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16f_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rmaxnx16t_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxnx16t_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxnx16t_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxnx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rmaxnx16f_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxnx16f_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxnx16f_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxnx16f_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rminnx16t_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_rminnx16t_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rminnx16t_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rminnx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rminnx16f_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_rminnx16f_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rminnx16f_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rminnx16f_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rmaxunx16t_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxunx16t_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxunx16t_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxunx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rmaxunx16f_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxunx16f_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxunx16f_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxunx16f_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rminunx16t_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_rminunx16t_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rminunx16t_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rminunx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rminunx16f_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_rminunx16f_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rminunx16f_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rminunx16f_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_addnx16t_encode_fns[] = {
  0, 0, 0, Opcode_bbe_addnx16t_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_addnx16t_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_addnx16t_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_addnx16t_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_addnx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_addnx16t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_addnx16f_encode_fns[] = {
  0, 0, 0, Opcode_bbe_addnx16f_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_addnx16f_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_addnx16f_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_addnx16f_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_addnx16f_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_addnx16f_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_subnx16t_encode_fns[] = {
  0, 0, 0, Opcode_bbe_subnx16t_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_subnx16t_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_subnx16t_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_subnx16t_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_subnx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_subnx16t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_subnx16f_encode_fns[] = {
  0, 0, 0, Opcode_bbe_subnx16f_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_subnx16f_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_subnx16f_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_subnx16f_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_subnx16f_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_subnx16f_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_negnx16t_encode_fns[] = {
  0, 0, 0, Opcode_bbe_negnx16t_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_negnx16t_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_negnx16t_Slot_f2_s0_ldst_encode, 0, 0, Opcode_bbe_negnx16t_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_negnx16t_Slot_f3_s3_alu_encode, 0, Opcode_bbe_negnx16t_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_negnx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_negnx16t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_negnx16f_encode_fns[] = {
  0, 0, 0, Opcode_bbe_negnx16f_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_negnx16f_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_negnx16f_Slot_f2_s0_ldst_encode, 0, 0, Opcode_bbe_negnx16f_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_negnx16f_Slot_f3_s3_alu_encode, 0, Opcode_bbe_negnx16f_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_negnx16f_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_negnx16f_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_negnx16f_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_maxnx16t_encode_fns[] = {
  0, 0, 0, Opcode_bbe_maxnx16t_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_maxnx16t_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_maxnx16t_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_maxnx16t_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_maxnx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_maxnx16t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_maxnx16f_encode_fns[] = {
  0, 0, 0, Opcode_bbe_maxnx16f_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_maxnx16f_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_maxnx16f_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_maxnx16f_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_maxnx16f_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_maxnx16f_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_minnx16t_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_minnx16t_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_minnx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_minnx16f_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_minnx16f_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_minnx16f_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_maxunx16t_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_maxunx16t_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_maxunx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_maxunx16f_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_maxunx16f_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_maxunx16f_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_minunx16t_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_minunx16t_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_minunx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_minunx16f_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_minunx16f_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_minunx16f_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_addsnx16t_encode_fns[] = {
  0, 0, 0, Opcode_bbe_addsnx16t_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_addsnx16t_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_addsnx16t_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_addsnx16t_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_addsnx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_addsnx16t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_addsnx16f_encode_fns[] = {
  0, 0, 0, Opcode_bbe_addsnx16f_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_addsnx16f_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_addsnx16f_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_addsnx16f_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_addsnx16f_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_addsnx16f_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_subsnx16t_encode_fns[] = {
  0, 0, 0, Opcode_bbe_subsnx16t_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_subsnx16t_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_subsnx16t_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_subsnx16t_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_subsnx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_subsnx16t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_subsnx16f_encode_fns[] = {
  0, 0, 0, Opcode_bbe_subsnx16f_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_subsnx16f_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_subsnx16f_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_subsnx16f_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_subsnx16f_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_subsnx16f_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_negsnx16t_encode_fns[] = {
  0, 0, 0, Opcode_bbe_negsnx16t_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_negsnx16t_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_negsnx16t_Slot_f2_s0_ldst_encode, 0, 0, Opcode_bbe_negsnx16t_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_negsnx16t_Slot_f3_s3_alu_encode, 0, Opcode_bbe_negsnx16t_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_negsnx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_negsnx16t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_negsnx16f_encode_fns[] = {
  0, 0, 0, Opcode_bbe_negsnx16f_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_negsnx16f_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_negsnx16f_Slot_f2_s0_ldst_encode, 0, 0, Opcode_bbe_negsnx16f_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_negsnx16f_Slot_f3_s3_alu_encode, 0, Opcode_bbe_negsnx16f_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_negsnx16f_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_negsnx16f_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lvnx16t_ic_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lvnx16t_ic_Slot_f0_s0_ldstalu_encode, Opcode_bbe_lvnx16t_ic_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16t_ic_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16t_ic_Slot_f4_s0_ldst_encode, Opcode_bbe_lvnx16t_ic_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, Opcode_bbe_lvnx16t_ic_Slot_f6_s1_ldpk_encode, 0, 0, 0, Opcode_bbe_lvnx16t_ic_Slot_f11_s0_ldstalu_encode, Opcode_bbe_lvnx16t_ic_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16t_ic_Slot_f100_s1_encode, Opcode_bbe_lvnx16t_ic_Slot_f100_s0_encode, 0, 0, Opcode_bbe_lvnx16t_ic_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_svnx16t_ic_encode_fns[] = {
  0, 0, 0, Opcode_bbe_svnx16t_ic_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16t_ic_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16t_ic_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_svnx16t_ic_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16t_ic_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_bbe_svnx16t_ic_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16t_ic_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16t_ic_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lvnx16_ic_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lvnx16_ic_Slot_f0_s0_ldstalu_encode, Opcode_bbe_lvnx16_ic_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16_ic_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16_ic_Slot_f4_s0_ldst_encode, Opcode_bbe_lvnx16_ic_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16_ic_Slot_f11_s0_ldstalu_encode, Opcode_bbe_lvnx16_ic_Slot_f11_s1_ldpk_encode, Opcode_bbe_lvnx16_ic_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_lvnx16_ic_Slot_f10_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_lvnx16_ic_Slot_f12_s1_ld_encode, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16_ic_Slot_f100_s1_encode, Opcode_bbe_lvnx16_ic_Slot_f100_s0_encode, 0, 0, Opcode_bbe_lvnx16_ic_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_svnx16_ic_encode_fns[] = {
  0, 0, 0, Opcode_bbe_svnx16_ic_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16_ic_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_ic_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_ic_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_ic_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_bbe_svnx16_ic_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16_ic_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_svnx16_ic_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16_ic_Slot_f10_s0_ldstalu_encode, 0, 0, Opcode_bbe_svnx16_ic_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16_ic_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lalign_i_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lalign_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lalign_i_Slot_f2_s1_ld_encode, 0, 0, 0, Opcode_bbe_lalign_i_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_lalign_i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lalign_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lalign_i_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lalign_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lalign_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lalign_ip_Slot_f2_s1_ld_encode, 0, 0, 0, Opcode_bbe_lalign_ip_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_lalign_ip_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_lalign_ip_Slot_f6_s1_ldpk_encode, 0, 0, 0, Opcode_bbe_lalign_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lalign_ip_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_salign_i_encode_fns[] = {
  0, 0, 0, Opcode_bbe_salign_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_salign_i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_salign_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_salign_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbe_salign_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_salign_ip_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_salign_ip_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_salign_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_la_pp_encode_fns[] = {
  0, 0, 0, Opcode_bbe_la_pp_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_la_pp_Slot_f2_s1_ld_encode, 0, 0, 0, Opcode_bbe_la_pp_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_la_pp_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_la_pp_Slot_f6_s1_ldpk_encode, 0, 0, 0, Opcode_bbe_la_pp_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_la_pp_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_la_pp_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_la_pp_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_sapos_fp_encode_fns[] = {
  0, 0, 0, Opcode_bbe_sapos_fp_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sapos_fp_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_sapos_fp_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sapos_fp_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_malign_encode_fns[] = {
  0, 0, 0, Opcode_bbe_malign_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_malign_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_malign_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_malign_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_zalign_encode_fns[] = {
  0, 0, 0, Opcode_bbe_zalign_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_zalign_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_zalign_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_zalign_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lanx16_ip_encode_fns[] = {
  Opcode_bbe_lanx16_ip_Slot_inst_encode, 0, 0, Opcode_bbe_lanx16_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lanx16_ip_Slot_f2_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lanx16_ip_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_lanx16_ip_Slot_f6_s1_ldpk_encode, 0, 0, 0, Opcode_bbe_lanx16_ip_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_lanx16_ip_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_lanx16_ip_Slot_f10_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_lanx16_ip_Slot_f12_s1_ld_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_lanx16_ip_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_sanx16_ip_encode_fns[] = {
  Opcode_bbe_sanx16_ip_Slot_inst_encode, 0, 0, Opcode_bbe_sanx16_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_sanx16_ip_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sanx16_ip_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_sanx16_ip_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sanx16_ip_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_sanx16_ip_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_sanx16_ip_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lavnx16_xp_encode_fns[] = {
  Opcode_bbe_lavnx16_xp_Slot_inst_encode, 0, 0, Opcode_bbe_lavnx16_xp_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lavnx16_xp_Slot_f2_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lavnx16_xp_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_lavnx16_xp_Slot_f6_s1_ldpk_encode, 0, 0, 0, Opcode_bbe_lavnx16_xp_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_lavnx16_xp_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_lavnx16_xp_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lavnx16_xp_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_savnx16_xp_encode_fns[] = {
  Opcode_bbe_savnx16_xp_Slot_inst_encode, 0, 0, Opcode_bbe_savnx16_xp_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_savnx16_xp_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_savnx16_xp_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_savnx16_xp_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_savnx16_xp_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_savnx16_xp_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_savnx16_xp_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lapos_pc_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lapos_pc_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lapos_pc_Slot_f2_s1_ld_encode, 0, 0, 0, Opcode_bbe_lapos_pc_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_lapos_pc_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_lapos_pc_Slot_f6_s1_ldpk_encode, 0, 0, 0, Opcode_bbe_lapos_pc_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_lapos_pc_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_lapos_pc_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lapos_pc_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lanx16_ic_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lanx16_ic_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lanx16_ic_Slot_f2_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lanx16_ic_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_lanx16_ic_Slot_f6_s1_ldpk_encode, 0, 0, 0, Opcode_bbe_lanx16_ic_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_lanx16_ic_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_lanx16_ic_Slot_f10_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_lanx16_ic_Slot_f12_s1_ld_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_lanx16_ic_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_sanx16_ic_encode_fns[] = {
  0, 0, 0, Opcode_bbe_sanx16_ic_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_sanx16_ic_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sanx16_ic_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_sanx16_ic_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sanx16_ic_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_sanx16_ic_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_sanx16_ic_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_selnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_selnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_selnx16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_selnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selnx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selnx16_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_shflnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_shflnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_shflnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_shflnx16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_shflnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_shflnx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_shflnx16_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulnx16_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulnx16_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulnx16_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulnx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulnx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_mulnx16_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulnx16_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16_Slot_f10_s2_mul_encode, 0, 0, Opcode_bbe_mulnx16_Slot_f12_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulnx16_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_mulnx16_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulanx16_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulanx16_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulanx16_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulanx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulanx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_mulanx16_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulanx16_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulanx16_Slot_f10_s2_mul_encode, 0, 0, Opcode_bbe_mulanx16_Slot_f12_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulanx16_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_mulanx16_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_sllinx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sllinx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_sllinx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_sllinx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sllinx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_sllinx40_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_slsinx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_slsinx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_slsinx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_slsinx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_slsinx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_slsinx40_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_srlinx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srlinx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_srlinx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_srlinx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srlinx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_srlinx40_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_srainx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srainx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_srainx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_srainx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srainx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_srainx40_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_xornx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_xornx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_xornx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_xornx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_andnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_andnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_andnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_andnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_ornx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_ornx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_ornx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_ornx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_notnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_notnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_notnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_notnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_addnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_addnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_addnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_addnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_addnx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_subnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_subnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_subnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_subnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_subnx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_negnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_negnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_negnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_negnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulsgnnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulsgnnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulsgnnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulsgnnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulsgnnx40_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_nsanx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_nsanx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_nsanx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_nsanx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_nsaunx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_nsaunx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_nsaunx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_nsaunx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_satsnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_satsnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_satsnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_satsnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_ltnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_ltnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_ltnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lenx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lenx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_lenx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_eqnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_eqnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_eqnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_neqnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_neqnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_neqnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_packsnx40_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_packsnx40_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_packsnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_packsnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, Opcode_bbe_packsnx40_Slot_f4_s3_alu_encode, 0, Opcode_bbe_packsnx40_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_packsnx40_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_packsnx40_Slot_f12_s1_ld_encode, 0, 0, 0, 0, 0, Opcode_bbe_packsnx40_Slot_f100_s1_encode, 0, 0, Opcode_bbe_packsnx40_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_packlnx40_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_packlnx40_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_packlnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_packlnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, Opcode_bbe_packlnx40_Slot_f4_s3_alu_encode, 0, Opcode_bbe_packlnx40_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_packlnx40_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_packlnx40_Slot_f12_s1_ld_encode, 0, 0, 0, 0, 0, Opcode_bbe_packlnx40_Slot_f100_s1_encode, 0, 0, Opcode_bbe_packlnx40_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movww_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_movww_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_movww_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movww_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movww_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_movww_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_movww_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movww_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_unpksnx16_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_unpksnx16_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_unpksnx16_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_unpksnx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_unpksnx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_unpksnx16_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_unpksnx16_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_unpkunx16_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_unpkunx16_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_unpkunx16_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_unpkunx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_unpkunx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_unpkunx16_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_unpkunx16_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_unpkqnx16_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_unpkqnx16_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_unpkqnx16_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_unpkqnx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_unpkqnx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_unpkqnx16_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_unpkqnx16_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movnx40t_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movnx40t_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movnx40t_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movnx40t_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_satunx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_satunx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_satunx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_satunx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_sllnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sllnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_sllnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_sllnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sllnx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_sllnx40_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_srlnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srlnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_srlnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_srlnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srlnx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_srlnx40_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_slanx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_slanx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_slanx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_slanx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_slanx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_slanx40_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_sranx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sranx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_sranx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_sranx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sranx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_sranx40_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_slsnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_slsnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_slsnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_slsnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_slsnx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_slsnx40_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_srsnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srsnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_srsnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_srsnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_srsnx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_srsnx40_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_addwnx16_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_addwnx16_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_addwnx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_addwnx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_addwnx16_Slot_f4_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_addwanx16_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_addwanx16_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_addwanx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_addwanx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_addwanx16_Slot_f4_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_addwunx16_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_addwunx16_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_addwunx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_addwunx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_addwunx16_Slot_f4_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_addwuanx16_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_addwuanx16_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_addwuanx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_addwuanx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_addwuanx16_Slot_f4_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rmaxnx40_step0_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxnx40_step0_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_rmaxnx40_step0_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_rmaxnx40_step0_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rmaxnx40_step1_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rmaxnx40_step1_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_rmaxnx40_step1_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_rmaxnx40_step1_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rminnx40_step0_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rminnx40_step0_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_rminnx40_step0_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_rminnx40_step0_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rminnx40_step1_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rminnx40_step1_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_rminnx40_step1_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_rminnx40_step1_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulsnx16_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulsnx16_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulsnx16_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulsnx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulsnx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_mulsnx16_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulsnx16_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulsnx16_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulsnx16_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_mulsnx16_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_packvnx40_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_packvnx40_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_packvnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_packvnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, Opcode_bbe_packvnx40_Slot_f4_s3_alu_encode, 0, Opcode_bbe_packvnx40_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_packvnx40_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_packvnx40_Slot_f12_s1_ld_encode, 0, 0, 0, 0, 0, Opcode_bbe_packvnx40_Slot_f100_s1_encode, 0, 0, Opcode_bbe_packvnx40_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulrnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulrnx16_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulrnx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulrnx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulrnx16_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulrnx16_Slot_f10_s2_mul_encode, 0, 0, Opcode_bbe_mulrnx16_Slot_f12_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulrnx16_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rndsadjnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rndsadjnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_rndsadjnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_rndsadjnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_rndadjnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_rndadjnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_rndadjnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_rndadjnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_muluunx16_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_muluunx16_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_muluunx16_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_muluunx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_muluunx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_muluunx16_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_muluunx16_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_muluunx16_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_muluunx16_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_muluunx16_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_muluuanx16_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_muluuanx16_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_muluuanx16_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_muluuanx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_muluuanx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_muluuanx16_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_muluuanx16_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_muluuanx16_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_muluuanx16_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_muluuanx16_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulusnx16_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulusnx16_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulusnx16_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulusnx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulusnx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_mulusnx16_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulusnx16_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulusnx16_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulusnx16_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_mulusnx16_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulusanx16_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulusanx16_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulusanx16_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulusanx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulusanx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_mulusanx16_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulusanx16_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulusanx16_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulusanx16_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_mulusanx16_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulusanx16t_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulusanx16t_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulusanx16t_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulusanx16t_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulusanx16t_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_mulusanx16t_Slot_f4_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulusanx16t_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_mulusanx16t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulusrnx16_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulusrnx16_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulusrnx16_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulusrnx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulusrnx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_mulusrnx16_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulusrnx16_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulusrnx16_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulusrnx16_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_mulusrnx16_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_muluurnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_muluurnx16_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_muluurnx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_muluurnx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_muluurnx16_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_muluurnx16_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_muluurnx16_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulanx16t_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulanx16t_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulanx16t_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulanx16t_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulanx16t_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_mulanx16t_Slot_f4_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulanx16t_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_mulanx16t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_muluuanx16t_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_muluuanx16t_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_muluuanx16t_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_muluuanx16t_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_muluuanx16t_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_muluuanx16t_Slot_f4_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_muluuanx16t_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_muluuanx16t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_nsanx40c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_nsanx40c_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_nsanx40c_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_nsanx40c_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_conjnx40c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_conjnx40c_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_conjnx40c_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_conjnx40c_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_conjnx40c_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_eqnx40c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_eqnx40c_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_eqnx40c_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_neqnx40c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_neqnx40c_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_neqnx40c_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_raddnx40c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx40c_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_raddnx40c_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_raddnx40c_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx40c_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulnx16c_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulnx16c_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulnx16c_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulnx16c_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulnx16c_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_mulnx16c_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulnx16c_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16c_Slot_f10_s2_mul_encode, 0, 0, Opcode_bbe_mulnx16c_Slot_f12_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulnx16c_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_mulnx16c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulanx16c_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulanx16c_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulanx16c_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulanx16c_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulanx16c_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_mulanx16c_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulanx16c_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulanx16c_Slot_f10_s2_mul_encode, 0, 0, Opcode_bbe_mulanx16c_Slot_f12_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulanx16c_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_mulanx16c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulnx16j_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulnx16j_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulnx16j_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulnx16j_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulnx16j_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_mulnx16j_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulnx16j_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16j_Slot_f10_s2_mul_encode, 0, 0, Opcode_bbe_mulnx16j_Slot_f12_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulnx16j_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_mulnx16j_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulanx16j_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulanx16j_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulanx16j_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulanx16j_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulanx16j_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_mulanx16j_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulanx16j_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulanx16j_Slot_f12_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulanx16j_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_mulanx16j_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulsnx16c_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulsnx16c_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulsnx16c_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulsnx16c_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulsnx16c_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_mulsnx16c_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulsnx16c_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulsnx16c_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulsnx16c_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_mulsnx16c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulsnx16j_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulsnx16j_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulsnx16j_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulsnx16j_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulsnx16j_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_mulsnx16j_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulsnx16j_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulsnx16j_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_mulsnx16j_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_maginx16c_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_maginx16c_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_maginx16c_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_maginx16c_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_maginx16c_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_maginx16c_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_maginx16c_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_maginx16c_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_maginx16c_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_maginx16c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_magianx16c_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_magianx16c_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_magianx16c_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_magianx16c_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_magianx16c_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_magianx16c_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_magianx16c_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_magianx16c_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_dipacksunx40_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_dipacksunx40_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_dipacksunx40_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_dipacksunx40_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_dipackqunx40_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_dipackqunx40_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_dipackqunx40_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_dipackqunx40_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_dipacklnx40_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_dipacklnx40_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_dipacklnx40_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_dipacklnx40_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_dipackpunx40_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_dipackpunx40_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_dipackpunx40_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_dipackpunx40_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulrnx16c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulrnx16c_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulrnx16c_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulrnx16c_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulrnx16c_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulrnx16c_Slot_f10_s2_mul_encode, 0, 0, Opcode_bbe_mulrnx16c_Slot_f12_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulrnx16c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulrnx16j_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulrnx16j_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulrnx16j_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulrnx16j_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulrnx16j_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulrnx16j_Slot_f12_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulrnx16j_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_magirnx16c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_magirnx16c_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_magirnx16c_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_magirnx16c_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_magirnx16c_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_magirnx16c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movwa32c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movwa32c_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulanx16ct_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulanx16ct_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulanx16ct_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulanx16ct_Slot_f4_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulanx16ct_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_mulanx16ct_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulanx16jt_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulanx16jt_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulanx16jt_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_mulanx16jt_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulanx16jt_Slot_f4_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulanx16jt_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_mulanx16jt_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_selnx16i_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_selnx16i_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selnx16i_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_selnx16i_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_selnx16i_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selnx16i_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selnx16i_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_shflnx16i_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_shflnx16i_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_shflnx16i_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_shflnx16i_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_shflnx16i_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_shflnx16i_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_shflnx16i_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_nsanx16c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_nsanx16c_Slot_f0_s3_alu_encode, 0, 0, 0, Opcode_bbe_nsanx16c_Slot_f1_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_nsanx16c_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_nsanx16c_Slot_f3_s3_alu_encode, 0, 0, 0, Opcode_bbe_nsanx16c_Slot_f4_s2_mul_encode, Opcode_bbe_nsanx16c_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbe_nsanx16c_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_nsanx16c_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_conjnx16c_encode_fns[] = {
  0, 0, 0, Opcode_bbe_conjnx16c_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_conjnx16c_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_conjnx16c_Slot_f2_s0_ldst_encode, 0, 0, Opcode_bbe_conjnx16c_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_conjnx16c_Slot_f3_s3_alu_encode, 0, Opcode_bbe_conjnx16c_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_conjnx16c_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_conjnx16c_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_conjnx16c_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_conjnx16c_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_eqnx16c_encode_fns[] = {
  0, 0, 0, Opcode_bbe_eqnx16c_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_eqnx16c_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_eqnx16c_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_eqnx16c_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_eqnx16c_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_eqnx16c_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_eqnx16c_Slot_f9_s3_alu_encode, Opcode_bbe_eqnx16c_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_neqnx16c_encode_fns[] = {
  0, 0, 0, Opcode_bbe_neqnx16c_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_neqnx16c_Slot_f0_s3_alu_encode, 0, 0, Opcode_bbe_neqnx16c_Slot_f1_s2_walumul_encode, Opcode_bbe_neqnx16c_Slot_f1_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_neqnx16c_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_neqnx16c_Slot_f3_s3_alu_encode, 0, Opcode_bbe_neqnx16c_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_neqnx16c_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbe_neqnx16c_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbe_neqnx16c_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_neqnx16c_Slot_f9_s3_alu_encode, Opcode_bbe_neqnx16c_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_raddnx16c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16c_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16c_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16c_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16c_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lpnx16_i_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lpnx16_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lpnx16_i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lpnx16_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbe_lpnx16_i_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lpnx16_i_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lpnx16_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lpnx16_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lpnx16_ip_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lpnx16_ip_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lpnx16_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lpnx16_ip_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lpnx16_x_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lpnx16_x_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lpnx16_x_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lpnx16_x_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lpnx16_x_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lpnx16_x_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lpnx16_xp_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lpnx16_xp_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lpnx16_xp_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lpnx16_xp_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lpnx16_xp_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lpnx16_xp_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_spnx16_i_encode_fns[] = {
  0, 0, 0, Opcode_bbe_spnx16_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_spnx16_i_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_spnx16_i_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_spnx16_i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_spnx16_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbe_spnx16_i_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_spnx16_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbe_spnx16_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_spnx16_ip_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_spnx16_ip_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_spnx16_ip_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_spnx16_ip_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_bbe_spnx16_ip_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_spnx16_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbe_spnx16_ip_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_spnx16_x_encode_fns[] = {
  0, 0, 0, Opcode_bbe_spnx16_x_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_spnx16_x_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_spnx16_x_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_spnx16_x_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_spnx16_x_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_bbe_spnx16_x_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_spnx16_x_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbe_spnx16_x_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_spnx16_xp_encode_fns[] = {
  0, 0, 0, Opcode_bbe_spnx16_xp_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_spnx16_xp_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_spnx16_xp_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_spnx16_xp_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_spnx16_xp_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_bbe_spnx16_xp_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_spnx16_xp_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbe_spnx16_xp_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movav16c_encode_fns[] = {
  0, 0, 0, Opcode_bbe_movav16c_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movav16c_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_movav16c_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbe_movav16c_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movav16c_s2_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movav16c_s2_Slot_f1_s4_move_encode, 0, 0, 0, 0, Opcode_bbe_movav16c_s2_Slot_f2_s4_move_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movva16c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_movva16c_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movva16c_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_movva16c_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_movva16c_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movva16c_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulnx16cpackl_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16cpackl_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16cpackl_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulnx16cpackq_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16cpackq_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16cpackq_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulnx16jpackl_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16jpackl_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16jpackl_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulnx16jpackq_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16jpackq_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16jpackq_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulnx16cpacks_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16cpacks_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16cpacks_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulnx16jpacks_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16jpacks_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16jpacks_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_conjsnx16c_encode_fns[] = {
  0, 0, 0, Opcode_bbe_conjsnx16c_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_conjsnx16c_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_conjsnx16c_Slot_f2_s0_ldst_encode, 0, 0, Opcode_bbe_conjsnx16c_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_conjsnx16c_Slot_f3_s3_alu_encode, 0, Opcode_bbe_conjsnx16c_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_conjsnx16c_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_conjsnx16c_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_conjsnx16c_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_conjsnx16c_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_selpcnx16i_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selpcnx16i_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selpcnx16i_Slot_f12_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_extranx16c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_extranx16c_Slot_f1_s4_move_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_maginx16cpackl_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_maginx16cpackl_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_maginx16cpackl_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_maginx16cpacksu_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_maginx16cpacksu_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_maginx16cpacksu_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_maginx16cpackqu_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_maginx16cpackqu_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_maginx16cpackqu_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movidxinx16t_encode_fns[] = {
  0, 0, 0, Opcode_bbe_movidxinx16t_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_movidxinx16t_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movidxinx16t_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_movidxinx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_movidxinx16t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_raddsnx16c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16c_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16c_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16c_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_raddnx16ct_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16ct_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16ct_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16ct_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_raddnx16cf_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16cf_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16cf_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx16cf_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_conjnx16ct_encode_fns[] = {
  0, 0, 0, Opcode_bbe_conjnx16ct_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_conjnx16ct_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_conjnx16ct_Slot_f2_s0_ldst_encode, 0, 0, Opcode_bbe_conjnx16ct_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_conjnx16ct_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_conjnx16ct_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_conjnx16ct_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_conjnx16ct_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_conjnx16cf_encode_fns[] = {
  0, 0, 0, Opcode_bbe_conjnx16cf_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_conjnx16cf_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_conjnx16cf_Slot_f2_s0_ldst_encode, 0, 0, Opcode_bbe_conjnx16cf_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_conjnx16cf_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_conjnx16cf_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_conjnx16cf_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_conjnx16cf_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_conjsnx16ct_encode_fns[] = {
  0, 0, 0, Opcode_bbe_conjsnx16ct_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_conjsnx16ct_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_conjsnx16ct_Slot_f2_s0_ldst_encode, 0, 0, Opcode_bbe_conjsnx16ct_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_conjsnx16ct_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_conjsnx16ct_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_conjsnx16ct_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_conjsnx16ct_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_conjsnx16cf_encode_fns[] = {
  0, 0, 0, Opcode_bbe_conjsnx16cf_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_conjsnx16cf_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_conjsnx16cf_Slot_f2_s0_ldst_encode, 0, 0, Opcode_bbe_conjsnx16cf_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_conjsnx16cf_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_conjsnx16cf_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_conjsnx16cf_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_conjsnx16cf_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_raddsnx16ct_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16ct_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16ct_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16ct_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_raddsnx16cf_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16cf_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16cf_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16cf_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movpint16_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movpint16_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movpint16_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movpint16_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movpa16_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movpa16_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movpa16_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movpa16_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulnx16packp_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16packp_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16packp_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulnx16cpackp_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16cpackp_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16cpackp_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulnx16jpackp_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16jpackp_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16jpackp_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_maginx16cpackpu_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_maginx16cpackpu_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_maginx16cpackpu_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_addmod16u_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_addmod16u_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_addmod16u_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_addmod16u_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_sqzn_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_sqzn_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_unsqzn_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_unsqzn_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulnx16pr_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulnx16pr_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16pr_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16pr_Slot_f10_s2_mul_encode, 0, 0, Opcode_bbe_mulnx16pr_Slot_f12_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulanx16pr_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_mulanx16pr_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulanx16pr_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulanx16pr_Slot_f10_s2_mul_encode, 0, 0, Opcode_bbe_mulanx16pr_Slot_f12_s2_mul_encode, 0, 0, 0, Opcode_bbe_mulanx16pr_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbe_mulanx16pr_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulrnx16pr_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulrnx16pr_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulrnx16pr_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulrnx16pr_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movidxnx16t_encode_fns[] = {
  0, 0, 0, Opcode_bbe_movidxnx16t_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_movidxnx16t_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movidxnx16t_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_movidxnx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_movidxnx16t_Slot_f11_s0_ldstalu_encode, 0, Opcode_bbe_movidxnx16t_Slot_f9_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_movidxnx16t_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movidxnx16f_encode_fns[] = {
  0, 0, 0, Opcode_bbe_movidxnx16f_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_movidxnx16f_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movidxnx16f_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_movidxnx16f_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_movidxnx16f_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_selunx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_selunx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selunx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_selunx16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_selunx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_shflunx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_shflunx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_shflunx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_shflunx16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_shflunx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_shflunx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_shflunx16_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_selprnx16i_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selprnx16i_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selprnx16i_Slot_f12_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_extrbn_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_extrbn_Slot_f3_s4_move_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_extranx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_extranx16_Slot_f1_s4_move_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_l32x_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_l32x_Slot_f12_s0_st_encode, Opcode_bbe_l32x_Slot_f12_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_l32xp_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_l32xp_Slot_f12_s0_st_encode, Opcode_bbe_l32xp_Slot_f12_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_l32ip_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_l32ip_Slot_f12_s0_st_encode, Opcode_bbe_l32ip_Slot_f12_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_l32i_n_s1_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_l32i_n_s1_Slot_f0_s1_ldpk_encode, 0, 0, 0, Opcode_bbe_l32i_n_s1_Slot_f1_s1_base_encode, 0, 0, 0, 0, Opcode_bbe_l32i_n_s1_Slot_f2_s1_ld_encode, 0, 0, 0, 0, Opcode_bbe_l32i_n_s1_Slot_f3_s1_ld_encode, 0, 0, 0, 0, Opcode_bbe_l32i_n_s1_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, Opcode_bbe_l32i_n_s1_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_l32i_n_s1_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_l16si_s1_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_l16si_s1_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_polynx16_off_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_polynx16_off_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_polynx16_off_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_polynx16_off_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_polynx16_off_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_addsr1rnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_addsr1rnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_addsr1rnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_addsr1rnx16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_addsr1rnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_subsr1rnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_subsr1rnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_subsr1rnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_subsr1rnx16_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbe_subsr1rnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_descrnx8c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_descrnx8c_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_descrnx16c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_descrnx16c_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_descrnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_descrnx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_dselnx16i_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_dselnx16i_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_dselnx16i_Slot_f12_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_dselnx16i_h_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_dselnx16i_h_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_dselnx16i_h_Slot_f12_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_bmaxabsnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_bmaxabsnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_bmaxabsnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_bmaxabsnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movpint40_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_movpint40_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movpint40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movpint40_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_movpint40_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movpa32_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_movpa32_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movpa32_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movpa32_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_movpa32_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_unpkpnx16_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_unpkpnx16_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_unpkpnx16_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_unpkpnx16_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_unpkpnx16_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_unpkpnx16_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_unpkpnx16_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_packpnx40_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_packpnx40_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_packpnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_packpnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, Opcode_bbe_packpnx40_Slot_f4_s3_alu_encode, 0, Opcode_bbe_packpnx40_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_packpnx40_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_packpnx40_Slot_f12_s1_ld_encode, 0, 0, 0, 0, 0, Opcode_bbe_packpnx40_Slot_f100_s1_encode, 0, 0, Opcode_bbe_packpnx40_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movvint16_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movvint16_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movvint16_Slot_f2_s1_ld_encode, 0, 0, 0, 0, Opcode_bbe_movvint16_Slot_f3_s1_ld_encode, 0, 0, 0, 0, Opcode_bbe_movvint16_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movvint16_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movqint16_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movqint16_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movqint16_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movqint16_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movqa16_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movqa16_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movqa16_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movqa16_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movvinx16_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movvinx16_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movvinx16_Slot_f2_s1_ld_encode, 0, 0, 0, 0, Opcode_bbe_movvinx16_Slot_f3_s1_ld_encode, 0, 0, 0, 0, Opcode_bbe_movvinx16_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movvinx16_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_seqnx16_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_seqnx16_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_seqnx16_Slot_f2_s1_ld_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_seqnx16_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_seqnx16_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_seqnx16_Slot_f100_s1_encode, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulnx16packl_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16packl_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16packl_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_mulnx16packq_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16packq_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_mulnx16packq_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movav16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_movav16_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movav16_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movav16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movav16_s2_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movav16_s2_Slot_f1_s4_move_encode, 0, 0, 0, 0, Opcode_bbe_movav16_s2_Slot_f2_s4_move_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movavu16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_movavu16_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movavu16_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movavu16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movavu16_s2_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movavu16_s2_Slot_f1_s4_move_encode, 0, 0, 0, 0, Opcode_bbe_movavu16_s2_Slot_f2_s4_move_encode, 0, 0, 0, 0, Opcode_bbe_movavu16_s2_Slot_f3_s4_move_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_extrnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_extrnx16_Slot_f1_s4_move_encode, 0, 0, 0, 0, Opcode_bbe_extrnx16_Slot_f2_s4_move_encode, 0, 0, 0, 0, Opcode_bbe_extrnx16_Slot_f3_s4_move_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_extrnx16_Slot_f6_s4_move_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movwint40_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_movwint40_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_movwint40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movwint40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movwint40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_movwint40_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_movwint40_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movwint40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movqint40_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_movqint40_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_movqint40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movqint40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movqint40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_movqint40_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_movqint40_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movwinx40_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_movwinx40_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_movwinx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movwinx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movwinx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_movwinx40_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_movwinx40_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movwinx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_raddsnx16_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_raddsnx16t_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16t_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16t_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16t_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_raddsnx16f_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16f_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16f_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddsnx16f_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_packqnx40_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_packqnx40_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_packqnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_packqnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, Opcode_bbe_packqnx40_Slot_f4_s3_alu_encode, 0, Opcode_bbe_packqnx40_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_packqnx40_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_packqnx40_Slot_f12_s1_ld_encode, 0, 0, 0, 0, 0, Opcode_bbe_packqnx40_Slot_f100_s1_encode, 0, 0, Opcode_bbe_packqnx40_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_nandnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_nandnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_nandnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_nandnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_shflnx40i_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_shflnx40i_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_shflnx40i_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_shflnx40i_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_shflnx40i_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_selnx40i_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_selnx40i_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_selnx40i_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_selnx40i_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movwa32_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_movwa32_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_movwa32_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movwa32_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movwa32_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_movwa32_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_movwa32_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movwa32_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movwa40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movwa40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movwau32_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_movwau32_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movwau32_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movwau32_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_movwau32_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movaw32_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movaw32_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movaw32_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movawu32_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movawu32_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movaw40h_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movaw40h_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movqa32_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_movqa32_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movqa32_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movqa32_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_movqa32_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_seqnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_seqnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_seqnx40_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_raddnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_raddnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_raddnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_raddnx40_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movvwl_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movvwl_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_movvwl_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movvwl_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movsvwl_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movsvwl_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_movsvwl_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movsvwl_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movwvl_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_movwvl_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_movwvl_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movwvl_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movwvl_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_movwvl_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_movwvl_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movwvl_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movwv_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_movwv_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_movwv_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movwv_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movwv_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_movwv_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_movwv_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movwv_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movswvl_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_movswvl_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_movswvl_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movswvl_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movswvl_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_movswvl_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_movswvl_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movswvl_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movswv_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_movswv_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_movswv_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movswv_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movswv_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_movswv_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_movswv_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movswv_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movvwll_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movvwll_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_movvwll_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movvwll_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movwvll_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_movwvll_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_movwvll_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movwvll_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movwvll_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_movwvll_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_movwvll_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movwvll_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movw2vl_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_movw2vl_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_movw2vl_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movw2vl_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movw2vl_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_movw2vl_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_movw2vl_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movw2vl_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movvwh_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movvwh_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_movvwh_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movvwh_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movsvwh_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movsvwh_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_movsvwh_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movsvwh_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movvwlh_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movvwlh_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_movvwlh_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movvwlh_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movvwhl_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movvwhl_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_movvwhl_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movvwhl_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movvwhh_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbe_movvwhh_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbe_movvwhh_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movvwhh_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lv4x16_i_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lv4x16_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lv4x16_i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lv4x16_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_sv4x16_i_encode_fns[] = {
  0, 0, 0, Opcode_bbe_sv4x16_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sv4x16_i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_sv4x16_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_movw2vh_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbe_movw2vh_Slot_f0_s2_mul_encode, 0, 0, 0, Opcode_bbe_movw2vh_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movw2vh_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_movw2vh_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbe_movw2vh_Slot_f4_s2_mul_encode, 0, 0, 0, Opcode_bbe_movw2vh_Slot_f6_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_movw2vh_Slot_f10_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lvnx16f_i_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lvnx16f_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16f_i_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16f_i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16f_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16f_i_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lvnx16f_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lvnx16f_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16f_ip_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16f_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16f_ip_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lvnx16f_x_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lvnx16f_x_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16f_x_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16f_x_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16f_x_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lvnx16f_xp_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lvnx16f_xp_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16f_xp_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16f_xp_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16f_xp_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_svnx16f_i_encode_fns[] = {
  0, 0, 0, Opcode_bbe_svnx16f_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16f_i_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16f_i_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16f_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16f_i_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_svnx16f_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbe_svnx16f_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16f_ip_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16f_ip_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_bbe_svnx16f_ip_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16f_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16f_ip_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_svnx16f_x_encode_fns[] = {
  0, 0, 0, Opcode_bbe_svnx16f_x_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16f_x_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16f_x_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16f_x_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16f_x_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_svnx16f_xp_encode_fns[] = {
  0, 0, 0, Opcode_bbe_svnx16f_xp_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16f_xp_Slot_f1_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16f_xp_Slot_f4_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16f_xp_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16f_xp_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_lvnx16f_ic_encode_fns[] = {
  0, 0, 0, Opcode_bbe_lvnx16f_ic_Slot_f0_s0_ldstalu_encode, Opcode_bbe_lvnx16f_ic_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16f_ic_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16f_ic_Slot_f4_s0_ldst_encode, Opcode_bbe_lvnx16f_ic_Slot_f4_s1_ldpkdiv_encode, 0, 0, 0, Opcode_bbe_lvnx16f_ic_Slot_f6_s1_ldpk_encode, 0, 0, 0, Opcode_bbe_lvnx16f_ic_Slot_f11_s0_ldstalu_encode, Opcode_bbe_lvnx16f_ic_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_lvnx16f_ic_Slot_f100_s1_encode, Opcode_bbe_lvnx16f_ic_Slot_f100_s0_encode, 0, 0, Opcode_bbe_lvnx16f_ic_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_svnx16f_ic_encode_fns[] = {
  0, 0, 0, Opcode_bbe_svnx16f_ic_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbe_svnx16f_ic_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16f_ic_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, Opcode_bbe_svnx16f_ic_Slot_f3_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16f_ic_Slot_f4_s0_ldst_encode, 0, 0, 0, Opcode_bbe_svnx16f_ic_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbe_svnx16f_ic_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_svnx16f_ic_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_absnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_absnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_absnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_absnx16_Slot_f2_s0_ldst_encode, 0, 0, Opcode_bbe_absnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_absnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_absnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_absnx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_absnx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_abssnx16_encode_fns[] = {
  0, 0, 0, Opcode_bbe_abssnx16_Slot_f0_s0_ldstalu_encode, 0, 0, Opcode_bbe_abssnx16_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_abssnx16_Slot_f2_s0_ldst_encode, 0, 0, Opcode_bbe_abssnx16_Slot_f2_s3_alu_encode, 0, 0, 0, 0, 0, 0, Opcode_bbe_abssnx16_Slot_f4_s0_ldst_encode, 0, 0, Opcode_bbe_abssnx16_Slot_f4_s3_alu_encode, 0, 0, 0, 0, 0, Opcode_bbe_abssnx16_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, Opcode_bbe_abssnx16_Slot_f9_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbe_absnx40_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbe_absnx40_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_absnx40_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbe_absnx40_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_lsi_encode_fns[] = {
  Opcode_lsi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_lsi_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_lsi_Slot_f100_s1_encode, Opcode_lsi_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_lsip_encode_fns[] = {
  Opcode_lsip_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_lsip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_lsip_Slot_f100_s1_encode, Opcode_lsip_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_lsx_encode_fns[] = {
  Opcode_lsx_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_lsx_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_lsx_Slot_f100_s1_encode, Opcode_lsx_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_lsxp_encode_fns[] = {
  Opcode_lsxp_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_lsxp_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_lsxp_Slot_f100_s1_encode, Opcode_lsxp_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ssi_encode_fns[] = {
  Opcode_ssi_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ssi_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ssi_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ssip_encode_fns[] = {
  Opcode_ssip_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ssip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ssip_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ssx_encode_fns[] = {
  Opcode_ssx_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ssx_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ssx_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ssxp_encode_fns[] = {
  Opcode_ssxp_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ssxp_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ssxp_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_abs_s_encode_fns[] = {
  Opcode_abs_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_abs_s_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_abs_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_neg_s_encode_fns[] = {
  Opcode_neg_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_neg_s_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_neg_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mov_s_encode_fns[] = {
  Opcode_mov_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_mov_s_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_mov_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_moveqz_s_encode_fns[] = {
  Opcode_moveqz_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_movnez_s_encode_fns[] = {
  Opcode_movnez_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_movltz_s_encode_fns[] = {
  Opcode_movltz_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_movgez_s_encode_fns[] = {
  Opcode_movgez_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_movf_s_encode_fns[] = {
  Opcode_movf_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_movf_s_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_movf_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_movt_s_encode_fns[] = {
  Opcode_movt_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_movt_s_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_movt_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wfr_encode_fns[] = {
  Opcode_wfr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_wfr_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rfr_encode_fns[] = {
  Opcode_rfr_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_round_s_encode_fns[] = {
  Opcode_round_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_round_s_Slot_f100_s1_encode, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ceil_s_encode_fns[] = {
  Opcode_ceil_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ceil_s_Slot_f100_s1_encode, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_floor_s_encode_fns[] = {
  Opcode_floor_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_floor_s_Slot_f100_s1_encode, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_trunc_s_encode_fns[] = {
  Opcode_trunc_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_trunc_s_Slot_f100_s1_encode, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_utrunc_s_encode_fns[] = {
  Opcode_utrunc_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_utrunc_s_Slot_f100_s1_encode, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_float_s_encode_fns[] = {
  Opcode_float_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_float_s_Slot_f100_s1_encode, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ufloat_s_encode_fns[] = {
  Opcode_ufloat_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ufloat_s_Slot_f100_s1_encode, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_un_s_encode_fns[] = {
  Opcode_un_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_un_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ult_s_encode_fns[] = {
  Opcode_ult_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ult_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ule_s_encode_fns[] = {
  Opcode_ule_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ule_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ueq_s_encode_fns[] = {
  Opcode_ueq_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ueq_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_olt_s_encode_fns[] = {
  Opcode_olt_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_olt_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ole_s_encode_fns[] = {
  Opcode_ole_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_ole_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_oeq_s_encode_fns[] = {
  Opcode_oeq_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_oeq_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_add_s_encode_fns[] = {
  Opcode_add_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_add_s_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_add_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_sub_s_encode_fns[] = {
  Opcode_sub_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_sub_s_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_sub_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul_s_encode_fns[] = {
  Opcode_mul_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_mul_s_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_mul_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_madd_s_encode_fns[] = {
  Opcode_madd_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_madd_s_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_madd_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_msub_s_encode_fns[] = {
  Opcode_msub_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_msub_s_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_msub_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_sqrt0_s_encode_fns[] = {
  Opcode_sqrt0_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_sqrt0_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_div0_s_encode_fns[] = {
  Opcode_div0_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_div0_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_recip0_s_encode_fns[] = {
  Opcode_recip0_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_recip0_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsqrt0_s_encode_fns[] = {
  Opcode_rsqrt0_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_rsqrt0_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_maddn_s_encode_fns[] = {
  Opcode_maddn_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_maddn_s_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_maddn_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_divn_s_encode_fns[] = {
  Opcode_divn_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_divn_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_const_s_encode_fns[] = {
  Opcode_const_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_const_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_nexp01_s_encode_fns[] = {
  Opcode_nexp01_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_nexp01_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_addexp_s_encode_fns[] = {
  Opcode_addexp_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_addexp_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_addexpm_s_encode_fns[] = {
  Opcode_addexpm_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_addexpm_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mkdadj_s_encode_fns[] = {
  Opcode_mkdadj_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_mkdadj_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mksadj_s_encode_fns[] = {
  Opcode_mksadj_s_Slot_inst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_mksadj_s_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_lvnx24_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_lvnx24_i_Slot_f0_s0_ldstalu_encode, Opcode_bbx_lvnx24_i_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lvnx24_i_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lvnx24_i_Slot_f6_s1_ldpk_encode, 0, 0, 0, Opcode_bbx_lvnx24_i_Slot_f11_s0_ldstalu_encode, Opcode_bbx_lvnx24_i_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lvnx24_i_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, Opcode_bbx_lvnx24_i_Slot_f100_s1_encode, Opcode_bbx_lvnx24_i_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_lvnx24_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_lvnx24_ip_Slot_f0_s0_ldstalu_encode, Opcode_bbx_lvnx24_ip_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lvnx24_ip_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lvnx24_ip_Slot_f6_s1_ldpk_encode, 0, 0, 0, Opcode_bbx_lvnx24_ip_Slot_f11_s0_ldstalu_encode, Opcode_bbx_lvnx24_ip_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lvnx24_ip_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, Opcode_bbx_lvnx24_ip_Slot_f100_s1_encode, Opcode_bbx_lvnx24_ip_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_svnx24u_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_svnx24u_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbx_svnx24u_i_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_svnx24u_i_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24u_i_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_svnx24u_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24u_i_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24u_i_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_svnx24u_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_svnx24u_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbx_svnx24u_ip_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_svnx24u_ip_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24u_ip_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_svnx24u_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24u_ip_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24u_ip_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_svnx24_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_svnx24_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbx_svnx24_i_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_svnx24_i_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24_i_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_svnx24_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24_i_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24_i_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_svnx24_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_svnx24_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbx_svnx24_ip_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_svnx24_ip_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24_ip_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_svnx24_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24_ip_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24_ip_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_slv128_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_slv128_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbx_slv128_i_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_slv128_i_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_slv128_i_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_slv128_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_slv128_i_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_slv128_i_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_lvnx24_x_encode_fns[] = {
  0, 0, 0, Opcode_bbx_lvnx24_x_Slot_f0_s0_ldstalu_encode, Opcode_bbx_lvnx24_x_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lvnx24_x_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lvnx24_x_Slot_f6_s1_ldpk_encode, 0, 0, 0, Opcode_bbx_lvnx24_x_Slot_f11_s0_ldstalu_encode, Opcode_bbx_lvnx24_x_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lvnx24_x_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, Opcode_bbx_lvnx24_x_Slot_f100_s1_encode, Opcode_bbx_lvnx24_x_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_lvnx24_xp_encode_fns[] = {
  0, 0, 0, Opcode_bbx_lvnx24_xp_Slot_f0_s0_ldstalu_encode, Opcode_bbx_lvnx24_xp_Slot_f0_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lvnx24_xp_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lvnx24_xp_Slot_f6_s1_ldpk_encode, 0, 0, 0, Opcode_bbx_lvnx24_xp_Slot_f11_s0_ldstalu_encode, Opcode_bbx_lvnx24_xp_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lvnx24_xp_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, Opcode_bbx_lvnx24_xp_Slot_f100_s1_encode, Opcode_bbx_lvnx24_xp_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_svnx24u_x_encode_fns[] = {
  0, 0, 0, Opcode_bbx_svnx24u_x_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbx_svnx24u_x_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_svnx24u_x_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24u_x_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_svnx24u_x_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24u_x_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24u_x_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_svnx24u_xp_encode_fns[] = {
  0, 0, 0, Opcode_bbx_svnx24u_xp_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbx_svnx24u_xp_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_svnx24u_xp_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24u_xp_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_svnx24u_xp_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24u_xp_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24u_xp_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_svnx24_x_encode_fns[] = {
  0, 0, 0, Opcode_bbx_svnx24_x_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbx_svnx24_x_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_svnx24_x_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24_x_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_svnx24_x_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24_x_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24_x_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_svnx24_xp_encode_fns[] = {
  0, 0, 0, Opcode_bbx_svnx24_xp_Slot_f0_s0_ldstalu_encode, 0, 0, 0, Opcode_bbx_svnx24_xp_Slot_f1_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_svnx24_xp_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24_xp_Slot_f6_s0_st_encode, 0, 0, 0, 0, Opcode_bbx_svnx24_xp_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24_xp_Slot_f12_s0_st_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_svnx24_xp_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_addnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_addnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_addnx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_addnx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_addnx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_addnx24_Slot_f100_s3_encode, Opcode_bbx_addnx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_addnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_addnx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_addnx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_addnx24t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_addnx24t_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_addnx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_addsnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_addsnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_addsnx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_addsnx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_addsnx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_addsnx24_Slot_f100_s3_encode, Opcode_bbx_addsnx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_addsnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_addsnx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_addsnx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_addsnx24t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_addsnx24t_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_addsnx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_subnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_subnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_subnx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_subnx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_subnx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_subnx24_Slot_f100_s3_encode, Opcode_bbx_subnx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_subnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_subnx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_subnx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_subnx24t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_subnx24t_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_subnx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_subsnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_subsnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_subsnx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_subsnx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_subsnx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_subsnx24_Slot_f100_s3_encode, Opcode_bbx_subsnx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_subsnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_subsnx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_subsnx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_subsnx24t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_subsnx24t_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_subsnx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_absnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_absnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_absnx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_absnx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_absnx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_absnx24_Slot_f100_s3_encode, Opcode_bbx_absnx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_absnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_absnx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_absnx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_absnx24t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_absnx24t_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_absnx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_negnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_negnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_negnx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_negnx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_negnx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_negnx24_Slot_f100_s3_encode, Opcode_bbx_negnx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_negnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_negnx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_negnx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_negnx24t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_negnx24t_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_negnx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_conjnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_conjnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_conjnx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_conjnx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_conjnx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_conjnx24_Slot_f100_s3_encode, Opcode_bbx_conjnx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_conjnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_conjnx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_conjnx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_conjnx24t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_conjnx24t_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_conjnx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_raddnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_raddnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_raddnx24_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_raddnx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_raddnx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_raddnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_raddnx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_raddnx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_raddnx24t_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_raddnx24t_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_raddnx24t_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_raddnx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_raddsnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_raddsnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_raddsnx24_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_raddsnx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_raddsnx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_raddsnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_raddsnx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_raddsnx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_raddsnx24t_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_raddsnx24t_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_raddsnx24t_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_raddsnx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ravgnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ravgnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ravgnx24_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ravgnx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ravgnx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_ravgnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_nsanx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_nsanx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_nsanx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_nsanx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_nsanx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_nsanx24_Slot_f100_s3_encode, Opcode_bbx_nsanx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_nsanx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_nsanx24c_encode_fns[] = {
  0, 0, 0, Opcode_bbx_nsanx24c_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_nsanx24c_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_nsanx24c_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_nsanx24c_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_nsanx24c_Slot_f100_s3_encode, Opcode_bbx_nsanx24c_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_nsanx24c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_nsaunx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_nsaunx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_nsaunx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_nsaunx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_nsaunx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_nsaunx24_Slot_f100_s3_encode, Opcode_bbx_nsaunx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_nsaunx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_maxnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_maxnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_maxnx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_maxnx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_maxnx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_maxnx24_Slot_f100_s3_encode, Opcode_bbx_maxnx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_maxnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_maxnx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_maxnx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_maxnx24t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_maxnx24t_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_maxnx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_maxunx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_maxunx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_maxunx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_maxunx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_maxunx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_maxunx24_Slot_f100_s3_encode, Opcode_bbx_maxunx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_maxunx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_maxunx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_maxunx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_maxunx24t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_maxunx24t_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_maxunx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_minnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_minnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_minnx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_minnx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_minnx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_minnx24_Slot_f100_s3_encode, Opcode_bbx_minnx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_minnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_minnx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_minnx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_minnx24t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_minnx24t_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_minnx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_minunx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_minunx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_minunx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_minunx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_minunx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_minunx24_Slot_f100_s3_encode, Opcode_bbx_minunx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_minunx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_minunx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_minunx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_minunx24t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_minunx24t_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_minunx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_mixnx24c_encode_fns[] = {
  0, 0, 0, Opcode_bbx_mixnx24c_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_mixnx24c_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_mixnx24c_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_mixnx24c_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_mixnx24c_Slot_f100_s3_encode, Opcode_bbx_mixnx24c_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_mixnx24c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_rmaxnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_rmaxnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rmaxnx24_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rmaxnx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rmaxnx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_rmaxnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_rmaxnx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_rmaxnx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rmaxnx24t_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rmaxnx24t_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rmaxnx24t_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_rmaxnx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_rmaxunx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_rmaxunx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rmaxunx24_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rmaxunx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rmaxunx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_rmaxunx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_rmaxunx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_rmaxunx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rmaxunx24t_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rmaxunx24t_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rmaxunx24t_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_rmaxunx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_rminnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_rminnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rminnx24_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rminnx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rminnx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_rminnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_rminnx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_rminnx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rminnx24t_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rminnx24t_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rminnx24t_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_rminnx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_rminunx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_rminunx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rminunx24_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rminunx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rminunx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_rminunx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_rminunx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_rminunx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rminunx24t_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rminunx24t_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_rminunx24t_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_rminunx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_popcnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_popcnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_popcnx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_popcnx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_popcnx24_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_popcnx24_Slot_f100_s3_encode, Opcode_bbx_popcnx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_popcnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movl2l_encode_fns[] = {
  0, 0, 0, Opcode_bbx_movl2l_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movl2l_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movl2l_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbx_movl2l_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbx_movl2l_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movl2l_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movl2lt_encode_fns[] = {
  0, 0, 0, Opcode_bbx_movl2lt_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movl2lt_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movl2lt_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbx_movl2lt_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbx_movl2lt_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movl2lt_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_movl2lt_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movn2l_encode_fns[] = {
  0, 0, 0, Opcode_bbx_movn2l_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movn2l_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movn2l_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbx_movn2l_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbx_movn2l_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movn2l_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movn2lt_encode_fns[] = {
  0, 0, 0, Opcode_bbx_movn2lt_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movn2lt_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movn2lt_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbx_movn2lt_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbx_movn2lt_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movn2lt_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_movn2lt_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movun2l_encode_fns[] = {
  0, 0, 0, Opcode_bbx_movun2l_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movun2l_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movun2l_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbx_movun2l_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbx_movun2l_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movun2l_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movun2lt_encode_fns[] = {
  0, 0, 0, Opcode_bbx_movun2lt_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movun2lt_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movun2lt_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbx_movun2lt_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbx_movun2lt_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movun2lt_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_movun2lt_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movsl2n_encode_fns[] = {
  0, 0, 0, Opcode_bbx_movsl2n_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movsl2n_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movsl2n_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbx_movsl2n_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbx_movsl2n_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movsl2n_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movsl2nt_encode_fns[] = {
  0, 0, 0, Opcode_bbx_movsl2nt_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movsl2nt_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movsl2nt_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movsl2nt_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_movsl2nt_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movhl2n_encode_fns[] = {
  0, 0, 0, Opcode_bbx_movhl2n_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movhl2n_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movhl2n_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbx_movhl2n_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbx_movhl2n_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movhl2n_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movhl2nt_encode_fns[] = {
  0, 0, 0, Opcode_bbx_movhl2nt_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movhl2nt_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movhl2nt_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movhl2nt_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_movhl2nt_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movll2n_encode_fns[] = {
  0, 0, 0, Opcode_bbx_movll2n_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movll2n_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movll2n_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbx_movll2n_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbx_movll2n_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movll2n_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movll2nt_encode_fns[] = {
  0, 0, 0, Opcode_bbx_movll2nt_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movll2nt_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movll2nt_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movll2nt_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_movll2nt_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movl2w_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbx_movl2w_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movl2w_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbx_movl2w_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbx_movl2w_Slot_f4_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movl2w_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_movl2w_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movl2wt_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbx_movl2wt_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movl2wt_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbx_movl2wt_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbx_movl2wt_Slot_f4_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movl2wt_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_movl2wt_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movul2w_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbx_movul2w_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movul2w_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbx_movul2w_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbx_movul2w_Slot_f4_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movul2w_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_movul2w_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movul2wt_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbx_movul2wt_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movul2wt_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbx_movul2wt_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbx_movul2wt_Slot_f4_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movul2wt_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_movul2wt_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movsw2l_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbx_movsw2l_Slot_f0_s1_ldpk_encode, Opcode_bbx_movsw2l_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movsw2l_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbx_movsw2l_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbx_movsw2l_Slot_f4_s2_mul_encode, 0, 0, Opcode_bbx_movsw2l_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbx_movsw2l_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movsw2l_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_movsw2l_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movsw2lt_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbx_movsw2lt_Slot_f0_s1_ldpk_encode, Opcode_bbx_movsw2lt_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movsw2lt_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbx_movsw2lt_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbx_movsw2lt_Slot_f4_s2_mul_encode, 0, 0, Opcode_bbx_movsw2lt_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbx_movsw2lt_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movsw2lt_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_movsw2lt_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movhw2l_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbx_movhw2l_Slot_f0_s1_ldpk_encode, Opcode_bbx_movhw2l_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movhw2l_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbx_movhw2l_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbx_movhw2l_Slot_f4_s2_mul_encode, 0, 0, Opcode_bbx_movhw2l_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbx_movhw2l_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movhw2l_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_movhw2l_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movhw2lt_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbx_movhw2lt_Slot_f0_s1_ldpk_encode, Opcode_bbx_movhw2lt_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movhw2lt_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbx_movhw2lt_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbx_movhw2lt_Slot_f4_s2_mul_encode, 0, 0, Opcode_bbx_movhw2lt_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbx_movhw2lt_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movhw2lt_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_movhw2lt_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movlw2l_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbx_movlw2l_Slot_f0_s1_ldpk_encode, Opcode_bbx_movlw2l_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movlw2l_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbx_movlw2l_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbx_movlw2l_Slot_f4_s2_mul_encode, 0, 0, Opcode_bbx_movlw2l_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbx_movlw2l_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movlw2l_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_movlw2l_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movlw2lt_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbx_movlw2lt_Slot_f0_s1_ldpk_encode, Opcode_bbx_movlw2lt_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movlw2lt_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbx_movlw2lt_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbx_movlw2lt_Slot_f4_s2_mul_encode, 0, 0, Opcode_bbx_movlw2lt_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbx_movlw2lt_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movlw2lt_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_movlw2lt_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movi2l_encode_fns[] = {
  0, 0, 0, Opcode_bbx_movi2l_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movi2l_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movi2l_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbx_movi2l_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbx_movi2l_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movi2l_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movi2lt_encode_fns[] = {
  0, 0, 0, Opcode_bbx_movi2lt_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movi2lt_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movi2lt_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbx_movi2lt_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbx_movi2lt_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movi2lt_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_movi2lt_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_mova2l_encode_fns[] = {
  0, 0, 0, Opcode_bbx_mova2l_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_mova2l_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_mova2l_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbx_mova2l_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbx_mova2l_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_mova2l_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_mova2lt_encode_fns[] = {
  0, 0, 0, Opcode_bbx_mova2lt_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_mova2lt_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_mova2lt_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbx_mova2lt_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbx_mova2lt_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_mova2lt_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_mova2lt_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_mvbl2w_encode_fns[] = {
  0, 0, 0, 0, 0, Opcode_bbx_mvbl2w_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_mvbl2w_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbx_mvbl2w_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbx_mvbl2w_Slot_f4_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_mvbl2w_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_mvbl2w_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_mvbw2l_encode_fns[] = {
  0, 0, 0, 0, Opcode_bbx_mvbw2l_Slot_f0_s1_ldpk_encode, Opcode_bbx_mvbw2l_Slot_f0_s2_mul_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_mvbw2l_Slot_f2_s2_walumul_encode, 0, 0, 0, 0, Opcode_bbx_mvbw2l_Slot_f3_s2_alumul_encode, 0, 0, 0, 0, Opcode_bbx_mvbw2l_Slot_f4_s2_mul_encode, 0, 0, Opcode_bbx_mvbw2l_Slot_f6_s1_ldpk_encode, 0, 0, 0, 0, Opcode_bbx_mvbw2l_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_mvbw2l_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_mvbw2l_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_movl2a_encode_fns[] = {
  0, 0, 0, Opcode_bbx_movl2a_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movl2a_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movl2a_Slot_f3_s3_alu_encode, 0, 0, 0, 0, Opcode_bbx_movl2a_Slot_f4_s3_alu_encode, 0, 0, 0, Opcode_bbx_movl2a_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_movl2a_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_sllsinx24_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_sllsinx24_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_sllsinx24_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_sllsinx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_sllsinx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_sllsinx24t_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_sllsinx24t_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_sllsinx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_srasinx24_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_srasinx24_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_srasinx24_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_srasinx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_srasinx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_srasinx24t_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_srasinx24t_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_srasinx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_sllsnx24_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_sllsnx24_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_sllsnx24_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_sllsnx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_sllsnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_srasnx24_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_srasnx24_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_srasnx24_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_srasnx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_srasnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_srasnx24c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_srasnx24c_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_srasnx24c_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_srasnx24c_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_srasnx24c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_srrinx24_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_srrinx24_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_srrinx24_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_srrinx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_srrinx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_srrinx24t_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_srrinx24t_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_srrinx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_srrnx24_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_srrnx24_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_srrnx24_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_srrnx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_srrnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_slasinx24_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_slasinx24_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_slasinx24_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_slasinx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_slasinx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_slasinx24t_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_slasinx24t_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_slasinx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_slasnx24_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_slasnx24_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_slasnx24_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_slasnx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_slasnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_slasnx24c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_slasnx24c_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_slasnx24c_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_slasnx24c_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_slasnx24c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_srlsinx24_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_srlsinx24_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_srlsinx24_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_srlsinx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_srlsinx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_srlsinx24t_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_srlsinx24t_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_srlsinx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_srlsnx24_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_srlsnx24_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_srlsnx24_Slot_f6_s3_alufirfft_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_srlsnx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_srlsnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_popmq_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_popmq_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_popmq_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_popmq_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_popmqnb_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_popmqnb_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_popmqnb_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_popmqnb_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_lds0_encode_fns[] = {
  0, 0, 0, Opcode_bbx_lds0_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lds0_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lds0_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lds0_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_sts0_encode_fns[] = {
  0, 0, 0, Opcode_bbx_sts0_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_sts0_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_sts0_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_sts0_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ldcq128_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_ldcq128_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ldcq128_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ldcq128_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ldcq128nb_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_ldcq128nb_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ldcq128nb_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ldcq128nb_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_strq32_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_strq32_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_strq32_Slot_f11_s1_ldpk_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_strq32_Slot_f100_s3_encode, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_lcrlu_encode_fns[] = {
  0, 0, 0, Opcode_bbx_lcrlu_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lcrlu_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lcrlu_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lcrlu_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_scrlu_encode_fns[] = {
  0, 0, 0, Opcode_bbx_scrlu_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_scrlu_Slot_f2_s0_ldst_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_scrlu_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_scrlu_Slot_f100_s0_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_andnx24_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_andnx24_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_andnx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_andnx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_andnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ornx24_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_ornx24_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ornx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ornx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_ornx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_xornx24_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_xornx24_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_xornx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_xornx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_xornx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_notnx24_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_notnx24_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_notnx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_notnx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_notnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_selnx24_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_selnx24_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_selnx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_selnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_selnx24c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_selnx24c_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_selnx24c_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_selnx24c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_repnx24_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_repnx24_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_repnx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_repnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_repnx24t_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_repnx24t_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_repnx24t_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_repnx24c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_repnx24c_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_repnx24c_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_repnx24c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_repnx24ct_encode_fns[] = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_repnx24ct_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_repnx24ct_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_swpnx24c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_swpnx24c_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_swpnx24c_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_swpnx24c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_intlnx24c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_intlnx24c_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_intlnx24c_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_intlnx24c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_inthnx24c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_inthnx24c_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_inthnx24c_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_inthnx24c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_shfnx24_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_shfnx24_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_shfnx24_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_shfnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_shfnx24c_encode_fns[] = {
  0, 0, 0, 0, 0, 0, Opcode_bbx_shfnx24c_Slot_f0_s3_alu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_shfnx24c_Slot_f100_s3_encode, 0, 0, 0, 0, Opcode_bbx_shfnx24c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_ltnx24_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltnx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_ltnx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltnx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_ltnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltnx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltnx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltnx24t_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_ltnx24t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltnx24t_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltnx24c_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltnx24c_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_ltnx24c_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltnx24c_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_ltnx24c_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltnx24c_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_ltnx24c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltnx24ct_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltnx24ct_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltnx24ct_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_ltnx24ct_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltnx24ct_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltunx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltunx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_ltunx24_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltunx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_ltunx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltunx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_ltunx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltunx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltunx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltunx24t_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_ltunx24t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltunx24t_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltenx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltenx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_ltenx24_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltenx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_ltenx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltenx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_ltenx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltenx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltenx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltenx24t_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_ltenx24t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltenx24t_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltenx24c_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltenx24c_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_ltenx24c_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltenx24c_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_ltenx24c_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltenx24c_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_ltenx24c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltenx24ct_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltenx24ct_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltenx24ct_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_ltenx24ct_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltenx24ct_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_lteunx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_lteunx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_lteunx24_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lteunx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_lteunx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lteunx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_lteunx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_lteunx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_lteunx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lteunx24t_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_lteunx24t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lteunx24t_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_eqnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_eqnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_eqnx24_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_eqnx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_eqnx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_eqnx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_eqnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_eqnx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_eqnx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_eqnx24t_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_eqnx24t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_eqnx24t_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_eqnx24c_encode_fns[] = {
  0, 0, 0, Opcode_bbx_eqnx24c_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_eqnx24c_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_eqnx24c_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_eqnx24c_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_eqnx24c_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_eqnx24c_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_eqnx24ct_encode_fns[] = {
  0, 0, 0, Opcode_bbx_eqnx24ct_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_eqnx24ct_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_eqnx24ct_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_eqnx24ct_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_neqnx24_encode_fns[] = {
  0, 0, 0, Opcode_bbx_neqnx24_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, Opcode_bbx_neqnx24_Slot_f1_s2_walumul_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_neqnx24_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_neqnx24_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_neqnx24_Slot_f100_s2_encode, 0, 0, 0, Opcode_bbx_neqnx24_Slot_f110_s2_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_neqnx24t_encode_fns[] = {
  0, 0, 0, Opcode_bbx_neqnx24t_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_neqnx24t_Slot_f6_s3_alufirfft_encode, 0, Opcode_bbx_neqnx24t_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_neqnx24t_Slot_f100_s2_encode, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_llu0nx24_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_llu0nx24_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_llu0nx24_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_llu0nx24_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_llu0nx24_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_llu0nx24_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_llu1nx24_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_llu1nx24_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_llu1nx24_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_llu1nx24_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_llu1nx24_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_llu1nx24_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_llu0nx16_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_llu0nx16_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_llu0nx16_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_llu0nx16_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_llu0nx16_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_llu0nx16_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_llu1nx16_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_llu1nx16_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_llu1nx16_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_llu1nx16_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_llu1nx16_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_llu1nx16_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_slu0nx24_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_slu0nx24_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_slu0nx24_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_slu0nx24_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_slu0nx24_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_slu0nx24_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_slu0nx16_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_slu0nx16_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_slu0nx16_i_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_slu0nx16_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_slu0nx16_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_slu0nx16_ip_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_lob0nx24_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_lob0nx24_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lob0nx24_i_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lob0nx24_i_Slot_f100_s1_encode, Opcode_bbx_lob0nx24_i_Slot_f100_s0_encode, Opcode_bbx_lob0nx24_i_Slot_f110_s3_encode, 0, Opcode_bbx_lob0nx24_i_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_lob0nx24_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_lob0nx24_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lob0nx24_ip_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lob0nx24_ip_Slot_f100_s1_encode, Opcode_bbx_lob0nx24_ip_Slot_f100_s0_encode, Opcode_bbx_lob0nx24_ip_Slot_f110_s3_encode, 0, Opcode_bbx_lob0nx24_ip_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_lob1nx24_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_lob1nx24_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lob1nx24_i_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lob1nx24_i_Slot_f100_s1_encode, Opcode_bbx_lob1nx24_i_Slot_f100_s0_encode, Opcode_bbx_lob1nx24_i_Slot_f110_s3_encode, 0, Opcode_bbx_lob1nx24_i_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_lob1nx24_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_lob1nx24_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lob1nx24_ip_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lob1nx24_ip_Slot_f100_s1_encode, Opcode_bbx_lob1nx24_ip_Slot_f100_s0_encode, Opcode_bbx_lob1nx24_ip_Slot_f110_s3_encode, 0, Opcode_bbx_lob1nx24_ip_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltb0nx24_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltb0nx24_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltb0nx24_i_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltb0nx24_i_Slot_f100_s1_encode, Opcode_bbx_ltb0nx24_i_Slot_f100_s0_encode, Opcode_bbx_ltb0nx24_i_Slot_f110_s3_encode, 0, Opcode_bbx_ltb0nx24_i_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltb0nx24_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltb0nx24_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltb0nx24_ip_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltb0nx24_ip_Slot_f100_s1_encode, Opcode_bbx_ltb0nx24_ip_Slot_f100_s0_encode, Opcode_bbx_ltb0nx24_ip_Slot_f110_s3_encode, 0, Opcode_bbx_ltb0nx24_ip_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltb1nx24_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltb1nx24_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltb1nx24_i_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltb1nx24_i_Slot_f100_s1_encode, Opcode_bbx_ltb1nx24_i_Slot_f100_s0_encode, Opcode_bbx_ltb1nx24_i_Slot_f110_s3_encode, 0, Opcode_bbx_ltb1nx24_i_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltb1nx24_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltb1nx24_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltb1nx24_ip_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltb1nx24_ip_Slot_f100_s1_encode, Opcode_bbx_ltb1nx24_ip_Slot_f100_s0_encode, Opcode_bbx_ltb1nx24_ip_Slot_f110_s3_encode, 0, Opcode_bbx_ltb1nx24_ip_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_lob0nx16_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_lob0nx16_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lob0nx16_i_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lob0nx16_i_Slot_f100_s1_encode, Opcode_bbx_lob0nx16_i_Slot_f100_s0_encode, Opcode_bbx_lob0nx16_i_Slot_f110_s3_encode, 0, Opcode_bbx_lob0nx16_i_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_lob0nx16_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_lob0nx16_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lob0nx16_ip_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lob0nx16_ip_Slot_f100_s1_encode, Opcode_bbx_lob0nx16_ip_Slot_f100_s0_encode, Opcode_bbx_lob0nx16_ip_Slot_f110_s3_encode, 0, Opcode_bbx_lob0nx16_ip_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_lob1nx16_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_lob1nx16_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lob1nx16_i_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lob1nx16_i_Slot_f100_s1_encode, Opcode_bbx_lob1nx16_i_Slot_f100_s0_encode, Opcode_bbx_lob1nx16_i_Slot_f110_s3_encode, 0, Opcode_bbx_lob1nx16_i_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_lob1nx16_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_lob1nx16_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lob1nx16_ip_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_lob1nx16_ip_Slot_f100_s1_encode, Opcode_bbx_lob1nx16_ip_Slot_f100_s0_encode, Opcode_bbx_lob1nx16_ip_Slot_f110_s3_encode, 0, Opcode_bbx_lob1nx16_ip_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltb0nx16_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltb0nx16_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltb0nx16_i_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltb0nx16_i_Slot_f100_s1_encode, Opcode_bbx_ltb0nx16_i_Slot_f100_s0_encode, Opcode_bbx_ltb0nx16_i_Slot_f110_s3_encode, 0, Opcode_bbx_ltb0nx16_i_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltb0nx16_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltb0nx16_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltb0nx16_ip_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltb0nx16_ip_Slot_f100_s1_encode, Opcode_bbx_ltb0nx16_ip_Slot_f100_s0_encode, Opcode_bbx_ltb0nx16_ip_Slot_f110_s3_encode, 0, Opcode_bbx_ltb0nx16_ip_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltb1nx16_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltb1nx16_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltb1nx16_i_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltb1nx16_i_Slot_f100_s1_encode, Opcode_bbx_ltb1nx16_i_Slot_f100_s0_encode, Opcode_bbx_ltb1nx16_i_Slot_f110_s3_encode, 0, Opcode_bbx_ltb1nx16_i_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_ltb1nx16_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_ltb1nx16_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltb1nx16_ip_Slot_f10_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_ltb1nx16_ip_Slot_f100_s1_encode, Opcode_bbx_ltb1nx16_ip_Slot_f100_s0_encode, Opcode_bbx_ltb1nx16_ip_Slot_f110_s3_encode, 0, Opcode_bbx_ltb1nx16_ip_Slot_f110_s1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_sob0nx24_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_sob0nx24_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_sob0nx24_i_Slot_f100_s0_encode, 0, 0, 0, Opcode_bbx_sob0nx24_i_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bbx_sob0nx24_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_sob0nx24_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_sob0nx24_ip_Slot_f100_s0_encode, 0, 0, 0, Opcode_bbx_sob0nx24_ip_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bbx_stb0nx24_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_stb0nx24_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_stb0nx24_i_Slot_f100_s0_encode, 0, 0, 0, Opcode_bbx_stb0nx24_i_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bbx_stb0nx24_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_stb0nx24_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_stb0nx24_ip_Slot_f100_s0_encode, 0, 0, 0, Opcode_bbx_stb0nx24_ip_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bbx_sob0nx16_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_sob0nx16_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_sob0nx16_i_Slot_f100_s0_encode, 0, 0, 0, Opcode_bbx_sob0nx16_i_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bbx_sob0nx16_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_sob0nx16_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_sob0nx16_ip_Slot_f100_s0_encode, 0, 0, 0, Opcode_bbx_sob0nx16_ip_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bbx_stb0nx16_i_encode_fns[] = {
  0, 0, 0, Opcode_bbx_stb0nx16_i_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_stb0nx16_i_Slot_f100_s0_encode, 0, 0, 0, Opcode_bbx_stb0nx16_i_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bbx_stb0nx16_ip_encode_fns[] = {
  0, 0, 0, Opcode_bbx_stb0nx16_ip_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_stb0nx16_ip_Slot_f100_s0_encode, 0, 0, 0, Opcode_bbx_stb0nx16_ip_Slot_f110_s0_encode
};

static xtensa_opcode_encode_fn Opcode_bbx_getopbr0_encode_fns[] = {
  0, 0, 0, Opcode_bbx_getopbr0_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_getopbr0_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_getopbr0_Slot_f100_s3_encode, 0, 0, 0, Opcode_bbx_getopbr0_Slot_f110_s3_encode, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_getopbr1_encode_fns[] = {
  0, 0, 0, Opcode_bbx_getopbr1_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_getopbr1_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_getopbr1_Slot_f100_s3_encode, 0, 0, 0, Opcode_bbx_getopbr1_Slot_f110_s3_encode, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_getopbw0_encode_fns[] = {
  0, 0, 0, Opcode_bbx_getopbw0_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_getopbw0_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_getopbw0_Slot_f100_s3_encode, 0, 0, 0, Opcode_bbx_getopbw0_Slot_f110_s3_encode, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_gettbr0_encode_fns[] = {
  0, 0, 0, Opcode_bbx_gettbr0_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_gettbr0_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_gettbr0_Slot_f100_s3_encode, 0, 0, 0, Opcode_bbx_gettbr0_Slot_f110_s3_encode, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_gettbr1_encode_fns[] = {
  0, 0, 0, Opcode_bbx_gettbr1_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_gettbr1_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_gettbr1_Slot_f100_s3_encode, 0, 0, 0, Opcode_bbx_gettbr1_Slot_f110_s3_encode, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_gettbw0_encode_fns[] = {
  0, 0, 0, Opcode_bbx_gettbw0_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_gettbw0_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_gettbw0_Slot_f100_s3_encode, 0, 0, 0, Opcode_bbx_gettbw0_Slot_f110_s3_encode, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_initopbr_encode_fns[] = {
  0, 0, 0, Opcode_bbx_initopbr_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_initopbr_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_initopbr_Slot_f100_s3_encode, 0, 0, 0, Opcode_bbx_initopbr_Slot_f110_s3_encode, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bbx_inittbr_encode_fns[] = {
  0, 0, 0, Opcode_bbx_inittbr_Slot_f0_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_inittbr_Slot_f11_s0_ldstalu_encode, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, Opcode_bbx_inittbr_Slot_f100_s3_encode, 0, 0, 0, Opcode_bbx_inittbr_Slot_f110_s3_encode, 0, 0, 0
};

int num_bypass_groups() {
    return 0;
}

int num_bypass_group_chunks() {
    return 0;
}

uint32 *bypass_entry(int i) {
    return 0;
}


/* Opcode table.  */

static xtensa_funcUnit_use Opcode_l32e_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_s32e_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_l32i_n_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_s32i_n_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_l16ui_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_l16si_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_l32i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_l32r_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_l8ui_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_l32ex_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_s32ex_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_s16i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_s32i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_s32nb_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_s8i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_lddr32_p_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_sddr32_p_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_lict_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_licw_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_sict_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_sicw_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_l32ai_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_s32ri_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lbn_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lbn_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_sbn_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_sbn_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lsnx16_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lsnx16_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lsnx16_x_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lsnx16_xp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lbn_2_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lbn_2_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_sbn_2_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_sbn_2_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lvnx16_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lvnx16_i_n_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lvnx16_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lvnx16_x_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lvnx16_xp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_svnx16_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_svnx16_i_n_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_svnx16_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_svnx16_x_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_svnx16_xp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_ssnx16_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_ssnx16_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_ssnx16_x_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_ssnx16_xp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lvnx16t_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lvnx16t_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lvnx16t_x_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lvnx16t_xp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_svnx16t_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_svnx16t_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_svnx16t_x_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_svnx16t_xp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lvnx16t_ic_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_svnx16t_ic_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lvnx16_ic_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_svnx16_ic_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lalign_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lalign_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_salign_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_salign_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_la_pp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_sapos_fp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lanx16_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_sanx16_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lavnx16_xp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_savnx16_xp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lapos_pc_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lanx16_ic_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_sanx16_ic_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lpnx16_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lpnx16_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lpnx16_x_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lpnx16_xp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_spnx16_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_spnx16_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_spnx16_x_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_spnx16_xp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_l32x_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_l32xp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_l32ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_l32i_n_s1_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_l16si_s1_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lv4x16_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_sv4x16_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lvnx16f_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lvnx16f_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lvnx16f_x_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lvnx16f_xp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_svnx16f_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_svnx16f_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_svnx16f_x_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_svnx16f_xp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_lvnx16f_ic_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbe_svnx16f_ic_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_lsi_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_lsip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_lsx_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_lsxp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_ssi_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_ssip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_ssx_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_ssxp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbx_lvnx24_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbx_lvnx24_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbx_svnx24u_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbx_svnx24u_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbx_svnx24_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbx_svnx24_ip_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbx_slv128_i_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbx_lvnx24_x_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbx_lvnx24_xp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbx_svnx24u_x_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbx_svnx24u_xp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbx_svnx24_x_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbx_svnx24_xp_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbx_lds0_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_funcUnit_use Opcode_bbx_sts0_funcUnit_uses[] = {
  { FUNCUNIT_XT_LOADSTORE_UNIT, 0 }
};

static xtensa_opcode_internal opcodes[] = {
  { "excw", ICLASS_xt_iclass_excw,
    0,
    Opcode_excw_encode_fns, 0, 0 },
  { "rfe", ICLASS_xt_iclass_rfe,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_rfe_encode_fns, 0, 0 },
  { "rfde", ICLASS_xt_iclass_rfde,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_rfde_encode_fns, 0, 0 },
  { "syscall", ICLASS_xt_iclass_syscall,
    0,
    Opcode_syscall_encode_fns, 0, 0 },
  { "call12", ICLASS_xt_iclass_call12,
    XTENSA_OPCODE_IS_CALL,
    Opcode_call12_encode_fns, 0, 0 },
  { "call8", ICLASS_xt_iclass_call8,
    XTENSA_OPCODE_IS_CALL,
    Opcode_call8_encode_fns, 0, 0 },
  { "call4", ICLASS_xt_iclass_call4,
    XTENSA_OPCODE_IS_CALL,
    Opcode_call4_encode_fns, 0, 0 },
  { "callx12", ICLASS_xt_iclass_callx12,
    XTENSA_OPCODE_IS_CALL,
    Opcode_callx12_encode_fns, 0, 0 },
  { "callx8", ICLASS_xt_iclass_callx8,
    XTENSA_OPCODE_IS_CALL,
    Opcode_callx8_encode_fns, 0, 0 },
  { "callx4", ICLASS_xt_iclass_callx4,
    XTENSA_OPCODE_IS_CALL,
    Opcode_callx4_encode_fns, 0, 0 },
  { "entry", ICLASS_xt_iclass_entry,
    0,
    Opcode_entry_encode_fns, 0, 0 },
  { "movsp", ICLASS_xt_iclass_movsp,
    0,
    Opcode_movsp_encode_fns, 0, 0 },
  { "rotw", ICLASS_xt_iclass_rotw,
    0,
    Opcode_rotw_encode_fns, 0, 0 },
  { "retw", ICLASS_xt_iclass_retw,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_retw_encode_fns, 0, 0 },
  { "retw.n", ICLASS_xt_iclass_retw,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_retw_n_encode_fns, 0, 0 },
  { "rfwo", ICLASS_xt_iclass_rfwou,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_rfwo_encode_fns, 0, 0 },
  { "rfwu", ICLASS_xt_iclass_rfwou,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_rfwu_encode_fns, 0, 0 },
  { "l32e", ICLASS_xt_iclass_l32e,
    0,
    Opcode_l32e_encode_fns, 1, Opcode_l32e_funcUnit_uses },
  { "s32e", ICLASS_xt_iclass_s32e,
    0,
    Opcode_s32e_encode_fns, 1, Opcode_s32e_funcUnit_uses },
  { "rsr.windowbase", ICLASS_xt_iclass_rsr_windowbase,
    0,
    Opcode_rsr_windowbase_encode_fns, 0, 0 },
  { "wsr.windowbase", ICLASS_xt_iclass_wsr_windowbase,
    0,
    Opcode_wsr_windowbase_encode_fns, 0, 0 },
  { "xsr.windowbase", ICLASS_xt_iclass_xsr_windowbase,
    0,
    Opcode_xsr_windowbase_encode_fns, 0, 0 },
  { "rsr.windowstart", ICLASS_xt_iclass_rsr_windowstart,
    0,
    Opcode_rsr_windowstart_encode_fns, 0, 0 },
  { "wsr.windowstart", ICLASS_xt_iclass_wsr_windowstart,
    0,
    Opcode_wsr_windowstart_encode_fns, 0, 0 },
  { "xsr.windowstart", ICLASS_xt_iclass_xsr_windowstart,
    0,
    Opcode_xsr_windowstart_encode_fns, 0, 0 },
  { "rfme", ICLASS_xt_iclass_rfme,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_rfme_encode_fns, 0, 0 },
  { "rsr.mesr", ICLASS_xt_iclass_rsr_mesr,
    0,
    Opcode_rsr_mesr_encode_fns, 0, 0 },
  { "wsr.mesr", ICLASS_xt_iclass_wsr_mesr,
    0,
    Opcode_wsr_mesr_encode_fns, 0, 0 },
  { "xsr.mesr", ICLASS_xt_iclass_xsr_mesr,
    0,
    Opcode_xsr_mesr_encode_fns, 0, 0 },
  { "rsr.mecr", ICLASS_xt_iclass_rsr_mecr,
    0,
    Opcode_rsr_mecr_encode_fns, 0, 0 },
  { "wsr.mecr", ICLASS_xt_iclass_wsr_mecr,
    0,
    Opcode_wsr_mecr_encode_fns, 0, 0 },
  { "xsr.mecr", ICLASS_xt_iclass_xsr_mecr,
    0,
    Opcode_xsr_mecr_encode_fns, 0, 0 },
  { "rsr.mepc", ICLASS_xt_iclass_rsr_mepc,
    0,
    Opcode_rsr_mepc_encode_fns, 0, 0 },
  { "wsr.mepc", ICLASS_xt_iclass_wsr_mepc,
    0,
    Opcode_wsr_mepc_encode_fns, 0, 0 },
  { "xsr.mepc", ICLASS_xt_iclass_xsr_mepc,
    0,
    Opcode_xsr_mepc_encode_fns, 0, 0 },
  { "rsr.meps", ICLASS_xt_iclass_rsr_meps,
    0,
    Opcode_rsr_meps_encode_fns, 0, 0 },
  { "wsr.meps", ICLASS_xt_iclass_wsr_meps,
    0,
    Opcode_wsr_meps_encode_fns, 0, 0 },
  { "xsr.meps", ICLASS_xt_iclass_xsr_meps,
    0,
    Opcode_xsr_meps_encode_fns, 0, 0 },
  { "rsr.mesave", ICLASS_xt_iclass_rsr_mesave,
    0,
    Opcode_rsr_mesave_encode_fns, 0, 0 },
  { "wsr.mesave", ICLASS_xt_iclass_wsr_mesave,
    0,
    Opcode_wsr_mesave_encode_fns, 0, 0 },
  { "xsr.mesave", ICLASS_xt_iclass_xsr_mesave,
    0,
    Opcode_xsr_mesave_encode_fns, 0, 0 },
  { "rsr.mevaddr", ICLASS_xt_iclass_rsr_mevaddr,
    0,
    Opcode_rsr_mevaddr_encode_fns, 0, 0 },
  { "wsr.mevaddr", ICLASS_xt_iclass_wsr_mevaddr,
    0,
    Opcode_wsr_mevaddr_encode_fns, 0, 0 },
  { "xsr.mevaddr", ICLASS_xt_iclass_xsr_mevaddr,
    0,
    Opcode_xsr_mevaddr_encode_fns, 0, 0 },
  { "add.n", ICLASS_xt_iclass_add_n,
    0,
    Opcode_add_n_encode_fns, 0, 0 },
  { "addi.n", ICLASS_xt_iclass_addi_n,
    0,
    Opcode_addi_n_encode_fns, 0, 0 },
  { "beqz.n", ICLASS_xt_iclass_bz6,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_beqz_n_encode_fns, 0, 0 },
  { "bnez.n", ICLASS_xt_iclass_bz6,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bnez_n_encode_fns, 0, 0 },
  { "ill.n", ICLASS_xt_iclass_ill_n,
    0,
    Opcode_ill_n_encode_fns, 0, 0 },
  { "l32i.n", ICLASS_xt_iclass_loadi4,
    0,
    Opcode_l32i_n_encode_fns, 1, Opcode_l32i_n_funcUnit_uses },
  { "mov.n", ICLASS_xt_iclass_mov_n,
    0,
    Opcode_mov_n_encode_fns, 0, 0 },
  { "movi.n", ICLASS_xt_iclass_movi_n,
    0,
    Opcode_movi_n_encode_fns, 0, 0 },
  { "nop.n", ICLASS_xt_iclass_nopn,
    0,
    Opcode_nop_n_encode_fns, 0, 0 },
  { "ret.n", ICLASS_xt_iclass_retn,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_ret_n_encode_fns, 0, 0 },
  { "s32i.n", ICLASS_xt_iclass_storei4,
    0,
    Opcode_s32i_n_encode_fns, 1, Opcode_s32i_n_funcUnit_uses },
  { "addi", ICLASS_xt_iclass_addi,
    0,
    Opcode_addi_encode_fns, 0, 0 },
  { "addmi", ICLASS_xt_iclass_addmi,
    0,
    Opcode_addmi_encode_fns, 0, 0 },
  { "add", ICLASS_xt_iclass_addsub,
    0,
    Opcode_add_encode_fns, 0, 0 },
  { "addx2", ICLASS_xt_iclass_addsub,
    0,
    Opcode_addx2_encode_fns, 0, 0 },
  { "addx4", ICLASS_xt_iclass_addsub,
    0,
    Opcode_addx4_encode_fns, 0, 0 },
  { "addx8", ICLASS_xt_iclass_addsub,
    0,
    Opcode_addx8_encode_fns, 0, 0 },
  { "sub", ICLASS_xt_iclass_addsub,
    0,
    Opcode_sub_encode_fns, 0, 0 },
  { "subx2", ICLASS_xt_iclass_addsub,
    0,
    Opcode_subx2_encode_fns, 0, 0 },
  { "subx4", ICLASS_xt_iclass_addsub,
    0,
    Opcode_subx4_encode_fns, 0, 0 },
  { "subx8", ICLASS_xt_iclass_addsub,
    0,
    Opcode_subx8_encode_fns, 0, 0 },
  { "and", ICLASS_xt_iclass_bit,
    0,
    Opcode_and_encode_fns, 0, 0 },
  { "or", ICLASS_xt_iclass_bit,
    0,
    Opcode_or_encode_fns, 0, 0 },
  { "xor", ICLASS_xt_iclass_bit,
    0,
    Opcode_xor_encode_fns, 0, 0 },
  { "beqi", ICLASS_xt_iclass_bsi8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_beqi_encode_fns, 0, 0 },
  { "bgei", ICLASS_xt_iclass_bsi8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bgei_encode_fns, 0, 0 },
  { "blti", ICLASS_xt_iclass_bsi8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_blti_encode_fns, 0, 0 },
  { "bnei", ICLASS_xt_iclass_bsi8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bnei_encode_fns, 0, 0 },
  { "bbci", ICLASS_xt_iclass_bsi8b,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bbci_encode_fns, 0, 0 },
  { "bbsi", ICLASS_xt_iclass_bsi8b,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bbsi_encode_fns, 0, 0 },
  { "bgeui", ICLASS_xt_iclass_bsi8u,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bgeui_encode_fns, 0, 0 },
  { "bltui", ICLASS_xt_iclass_bsi8u,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bltui_encode_fns, 0, 0 },
  { "ball", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_ball_encode_fns, 0, 0 },
  { "bany", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bany_encode_fns, 0, 0 },
  { "bbc", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bbc_encode_fns, 0, 0 },
  { "bbs", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bbs_encode_fns, 0, 0 },
  { "beq", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_beq_encode_fns, 0, 0 },
  { "bge", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bge_encode_fns, 0, 0 },
  { "bgeu", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bgeu_encode_fns, 0, 0 },
  { "blt", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_blt_encode_fns, 0, 0 },
  { "bltu", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bltu_encode_fns, 0, 0 },
  { "bnall", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bnall_encode_fns, 0, 0 },
  { "bne", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bne_encode_fns, 0, 0 },
  { "bnone", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bnone_encode_fns, 0, 0 },
  { "beqz", ICLASS_xt_iclass_bsz12,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_beqz_encode_fns, 0, 0 },
  { "bgez", ICLASS_xt_iclass_bsz12,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bgez_encode_fns, 0, 0 },
  { "bltz", ICLASS_xt_iclass_bsz12,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bltz_encode_fns, 0, 0 },
  { "bnez", ICLASS_xt_iclass_bsz12,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bnez_encode_fns, 0, 0 },
  { "call0", ICLASS_xt_iclass_call0,
    XTENSA_OPCODE_IS_CALL,
    Opcode_call0_encode_fns, 0, 0 },
  { "callx0", ICLASS_xt_iclass_callx0,
    XTENSA_OPCODE_IS_CALL,
    Opcode_callx0_encode_fns, 0, 0 },
  { "const16", ICLASS_xt_iclass_const16,
    0,
    Opcode_const16_encode_fns, 0, 0 },
  { "extui", ICLASS_xt_iclass_exti,
    0,
    Opcode_extui_encode_fns, 0, 0 },
  { "ill", ICLASS_xt_iclass_ill,
    0,
    Opcode_ill_encode_fns, 0, 0 },
  { "j", ICLASS_xt_iclass_jump,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_j_encode_fns, 0, 0 },
  { "jx", ICLASS_xt_iclass_jumpx,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_jx_encode_fns, 0, 0 },
  { "l16ui", ICLASS_xt_iclass_l16ui,
    0,
    Opcode_l16ui_encode_fns, 1, Opcode_l16ui_funcUnit_uses },
  { "l16si", ICLASS_xt_iclass_l16si,
    0,
    Opcode_l16si_encode_fns, 1, Opcode_l16si_funcUnit_uses },
  { "l32i", ICLASS_xt_iclass_l32i,
    0,
    Opcode_l32i_encode_fns, 1, Opcode_l32i_funcUnit_uses },
  { "l32r", ICLASS_xt_iclass_l32r,
    0,
    Opcode_l32r_encode_fns, 1, Opcode_l32r_funcUnit_uses },
  { "l8ui", ICLASS_xt_iclass_l8i,
    0,
    Opcode_l8ui_encode_fns, 1, Opcode_l8ui_funcUnit_uses },
  { "loop", ICLASS_xt_iclass_loop,
    XTENSA_OPCODE_IS_LOOP,
    Opcode_loop_encode_fns, 0, 0 },
  { "loopgtz", ICLASS_xt_iclass_loopz,
    XTENSA_OPCODE_IS_LOOP,
    Opcode_loopgtz_encode_fns, 0, 0 },
  { "loopnez", ICLASS_xt_iclass_loopz,
    XTENSA_OPCODE_IS_LOOP,
    Opcode_loopnez_encode_fns, 0, 0 },
  { "movi", ICLASS_xt_iclass_movi,
    0,
    Opcode_movi_encode_fns, 0, 0 },
  { "moveqz", ICLASS_xt_iclass_movz,
    0,
    Opcode_moveqz_encode_fns, 0, 0 },
  { "movgez", ICLASS_xt_iclass_movz,
    0,
    Opcode_movgez_encode_fns, 0, 0 },
  { "movltz", ICLASS_xt_iclass_movz,
    0,
    Opcode_movltz_encode_fns, 0, 0 },
  { "movnez", ICLASS_xt_iclass_movz,
    0,
    Opcode_movnez_encode_fns, 0, 0 },
  { "abs", ICLASS_xt_iclass_neg,
    0,
    Opcode_abs_encode_fns, 0, 0 },
  { "neg", ICLASS_xt_iclass_neg,
    0,
    Opcode_neg_encode_fns, 0, 0 },
  { "nop", ICLASS_xt_iclass_nop,
    0,
    Opcode_nop_encode_fns, 0, 0 },
  { "l32ex", ICLASS_xt_iclass_l32ex,
    0,
    Opcode_l32ex_encode_fns, 1, Opcode_l32ex_funcUnit_uses },
  { "s32ex", ICLASS_xt_iclass_s32ex,
    0,
    Opcode_s32ex_encode_fns, 1, Opcode_s32ex_funcUnit_uses },
  { "getex", ICLASS_xt_iclass_getex,
    0,
    Opcode_getex_encode_fns, 0, 0 },
  { "clrex", ICLASS_xt_iclass_clrex,
    0,
    Opcode_clrex_encode_fns, 0, 0 },
  { "ret", ICLASS_xt_iclass_return,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_ret_encode_fns, 0, 0 },
  { "simcall", ICLASS_xt_iclass_simcall,
    0,
    Opcode_simcall_encode_fns, 0, 0 },
  { "s16i", ICLASS_xt_iclass_s16i,
    0,
    Opcode_s16i_encode_fns, 1, Opcode_s16i_funcUnit_uses },
  { "s32i", ICLASS_xt_iclass_s32i,
    0,
    Opcode_s32i_encode_fns, 1, Opcode_s32i_funcUnit_uses },
  { "s32nb", ICLASS_xt_iclass_s32nb,
    0,
    Opcode_s32nb_encode_fns, 1, Opcode_s32nb_funcUnit_uses },
  { "s8i", ICLASS_xt_iclass_s8i,
    0,
    Opcode_s8i_encode_fns, 1, Opcode_s8i_funcUnit_uses },
  { "ssa8b", ICLASS_xt_iclass_sar,
    0,
    Opcode_ssa8b_encode_fns, 0, 0 },
  { "ssa8l", ICLASS_xt_iclass_sar,
    0,
    Opcode_ssa8l_encode_fns, 0, 0 },
  { "ssl", ICLASS_xt_iclass_sar,
    0,
    Opcode_ssl_encode_fns, 0, 0 },
  { "ssr", ICLASS_xt_iclass_sar,
    0,
    Opcode_ssr_encode_fns, 0, 0 },
  { "ssai", ICLASS_xt_iclass_sari,
    0,
    Opcode_ssai_encode_fns, 0, 0 },
  { "sll", ICLASS_xt_iclass_shifts,
    0,
    Opcode_sll_encode_fns, 0, 0 },
  { "src", ICLASS_xt_iclass_shiftst,
    0,
    Opcode_src_encode_fns, 0, 0 },
  { "sra", ICLASS_xt_iclass_shiftt,
    0,
    Opcode_sra_encode_fns, 0, 0 },
  { "srl", ICLASS_xt_iclass_shiftt,
    0,
    Opcode_srl_encode_fns, 0, 0 },
  { "slli", ICLASS_xt_iclass_slli,
    0,
    Opcode_slli_encode_fns, 0, 0 },
  { "srai", ICLASS_xt_iclass_srai,
    0,
    Opcode_srai_encode_fns, 0, 0 },
  { "srli", ICLASS_xt_iclass_srli,
    0,
    Opcode_srli_encode_fns, 0, 0 },
  { "memw", ICLASS_xt_iclass_memw,
    0,
    Opcode_memw_encode_fns, 0, 0 },
  { "extw", ICLASS_xt_iclass_extw,
    0,
    Opcode_extw_encode_fns, 0, 0 },
  { "isync", ICLASS_xt_iclass_isync,
    0,
    Opcode_isync_encode_fns, 0, 0 },
  { "dsync", ICLASS_xt_iclass_sync,
    0,
    Opcode_dsync_encode_fns, 0, 0 },
  { "esync", ICLASS_xt_iclass_sync,
    0,
    Opcode_esync_encode_fns, 0, 0 },
  { "rsync", ICLASS_xt_iclass_sync,
    0,
    Opcode_rsync_encode_fns, 0, 0 },
  { "rsil", ICLASS_xt_iclass_rsil,
    0,
    Opcode_rsil_encode_fns, 0, 0 },
  { "rsr.lend", ICLASS_xt_iclass_rsr_lend,
    0,
    Opcode_rsr_lend_encode_fns, 0, 0 },
  { "wsr.lend", ICLASS_xt_iclass_wsr_lend,
    0,
    Opcode_wsr_lend_encode_fns, 0, 0 },
  { "xsr.lend", ICLASS_xt_iclass_xsr_lend,
    0,
    Opcode_xsr_lend_encode_fns, 0, 0 },
  { "rsr.lcount", ICLASS_xt_iclass_rsr_lcount,
    0,
    Opcode_rsr_lcount_encode_fns, 0, 0 },
  { "wsr.lcount", ICLASS_xt_iclass_wsr_lcount,
    0,
    Opcode_wsr_lcount_encode_fns, 0, 0 },
  { "xsr.lcount", ICLASS_xt_iclass_xsr_lcount,
    0,
    Opcode_xsr_lcount_encode_fns, 0, 0 },
  { "rsr.lbeg", ICLASS_xt_iclass_rsr_lbeg,
    0,
    Opcode_rsr_lbeg_encode_fns, 0, 0 },
  { "wsr.lbeg", ICLASS_xt_iclass_wsr_lbeg,
    0,
    Opcode_wsr_lbeg_encode_fns, 0, 0 },
  { "xsr.lbeg", ICLASS_xt_iclass_xsr_lbeg,
    0,
    Opcode_xsr_lbeg_encode_fns, 0, 0 },
  { "rsr.sar", ICLASS_xt_iclass_rsr_sar,
    0,
    Opcode_rsr_sar_encode_fns, 0, 0 },
  { "wsr.sar", ICLASS_xt_iclass_wsr_sar,
    0,
    Opcode_wsr_sar_encode_fns, 0, 0 },
  { "xsr.sar", ICLASS_xt_iclass_xsr_sar,
    0,
    Opcode_xsr_sar_encode_fns, 0, 0 },
  { "rsr.memctl", ICLASS_xt_iclass_rsr_memctl,
    0,
    Opcode_rsr_memctl_encode_fns, 0, 0 },
  { "wsr.memctl", ICLASS_xt_iclass_wsr_memctl,
    0,
    Opcode_wsr_memctl_encode_fns, 0, 0 },
  { "xsr.memctl", ICLASS_xt_iclass_xsr_memctl,
    0,
    Opcode_xsr_memctl_encode_fns, 0, 0 },
  { "rsr.litbase", ICLASS_xt_iclass_rsr_litbase,
    0,
    Opcode_rsr_litbase_encode_fns, 0, 0 },
  { "wsr.litbase", ICLASS_xt_iclass_wsr_litbase,
    0,
    Opcode_wsr_litbase_encode_fns, 0, 0 },
  { "xsr.litbase", ICLASS_xt_iclass_xsr_litbase,
    0,
    Opcode_xsr_litbase_encode_fns, 0, 0 },
  { "rsr.configid0", ICLASS_xt_iclass_rsr_configid0,
    0,
    Opcode_rsr_configid0_encode_fns, 0, 0 },
  { "wsr.configid0", ICLASS_xt_iclass_wsr_configid0,
    0,
    Opcode_wsr_configid0_encode_fns, 0, 0 },
  { "rsr.configid1", ICLASS_xt_iclass_rsr_configid1,
    0,
    Opcode_rsr_configid1_encode_fns, 0, 0 },
  { "rsr.ps", ICLASS_xt_iclass_rsr_ps,
    0,
    Opcode_rsr_ps_encode_fns, 0, 0 },
  { "wsr.ps", ICLASS_xt_iclass_wsr_ps,
    0,
    Opcode_wsr_ps_encode_fns, 0, 0 },
  { "xsr.ps", ICLASS_xt_iclass_xsr_ps,
    0,
    Opcode_xsr_ps_encode_fns, 0, 0 },
  { "rsr.epc1", ICLASS_xt_iclass_rsr_epc1,
    0,
    Opcode_rsr_epc1_encode_fns, 0, 0 },
  { "wsr.epc1", ICLASS_xt_iclass_wsr_epc1,
    0,
    Opcode_wsr_epc1_encode_fns, 0, 0 },
  { "xsr.epc1", ICLASS_xt_iclass_xsr_epc1,
    0,
    Opcode_xsr_epc1_encode_fns, 0, 0 },
  { "rsr.excsave1", ICLASS_xt_iclass_rsr_excsave1,
    0,
    Opcode_rsr_excsave1_encode_fns, 0, 0 },
  { "wsr.excsave1", ICLASS_xt_iclass_wsr_excsave1,
    0,
    Opcode_wsr_excsave1_encode_fns, 0, 0 },
  { "xsr.excsave1", ICLASS_xt_iclass_xsr_excsave1,
    0,
    Opcode_xsr_excsave1_encode_fns, 0, 0 },
  { "rsr.epc2", ICLASS_xt_iclass_rsr_epc2,
    0,
    Opcode_rsr_epc2_encode_fns, 0, 0 },
  { "wsr.epc2", ICLASS_xt_iclass_wsr_epc2,
    0,
    Opcode_wsr_epc2_encode_fns, 0, 0 },
  { "xsr.epc2", ICLASS_xt_iclass_xsr_epc2,
    0,
    Opcode_xsr_epc2_encode_fns, 0, 0 },
  { "rsr.excsave2", ICLASS_xt_iclass_rsr_excsave2,
    0,
    Opcode_rsr_excsave2_encode_fns, 0, 0 },
  { "wsr.excsave2", ICLASS_xt_iclass_wsr_excsave2,
    0,
    Opcode_wsr_excsave2_encode_fns, 0, 0 },
  { "xsr.excsave2", ICLASS_xt_iclass_xsr_excsave2,
    0,
    Opcode_xsr_excsave2_encode_fns, 0, 0 },
  { "rsr.eps2", ICLASS_xt_iclass_rsr_eps2,
    0,
    Opcode_rsr_eps2_encode_fns, 0, 0 },
  { "wsr.eps2", ICLASS_xt_iclass_wsr_eps2,
    0,
    Opcode_wsr_eps2_encode_fns, 0, 0 },
  { "xsr.eps2", ICLASS_xt_iclass_xsr_eps2,
    0,
    Opcode_xsr_eps2_encode_fns, 0, 0 },
  { "rsr.excvaddr", ICLASS_xt_iclass_rsr_excvaddr,
    0,
    Opcode_rsr_excvaddr_encode_fns, 0, 0 },
  { "wsr.excvaddr", ICLASS_xt_iclass_wsr_excvaddr,
    0,
    Opcode_wsr_excvaddr_encode_fns, 0, 0 },
  { "xsr.excvaddr", ICLASS_xt_iclass_xsr_excvaddr,
    0,
    Opcode_xsr_excvaddr_encode_fns, 0, 0 },
  { "rsr.depc", ICLASS_xt_iclass_rsr_depc,
    0,
    Opcode_rsr_depc_encode_fns, 0, 0 },
  { "wsr.depc", ICLASS_xt_iclass_wsr_depc,
    0,
    Opcode_wsr_depc_encode_fns, 0, 0 },
  { "xsr.depc", ICLASS_xt_iclass_xsr_depc,
    0,
    Opcode_xsr_depc_encode_fns, 0, 0 },
  { "rsr.exccause", ICLASS_xt_iclass_rsr_exccause,
    0,
    Opcode_rsr_exccause_encode_fns, 0, 0 },
  { "wsr.exccause", ICLASS_xt_iclass_wsr_exccause,
    0,
    Opcode_wsr_exccause_encode_fns, 0, 0 },
  { "xsr.exccause", ICLASS_xt_iclass_xsr_exccause,
    0,
    Opcode_xsr_exccause_encode_fns, 0, 0 },
  { "rsr.misc0", ICLASS_xt_iclass_rsr_misc0,
    0,
    Opcode_rsr_misc0_encode_fns, 0, 0 },
  { "wsr.misc0", ICLASS_xt_iclass_wsr_misc0,
    0,
    Opcode_wsr_misc0_encode_fns, 0, 0 },
  { "xsr.misc0", ICLASS_xt_iclass_xsr_misc0,
    0,
    Opcode_xsr_misc0_encode_fns, 0, 0 },
  { "rsr.misc1", ICLASS_xt_iclass_rsr_misc1,
    0,
    Opcode_rsr_misc1_encode_fns, 0, 0 },
  { "wsr.misc1", ICLASS_xt_iclass_wsr_misc1,
    0,
    Opcode_wsr_misc1_encode_fns, 0, 0 },
  { "xsr.misc1", ICLASS_xt_iclass_xsr_misc1,
    0,
    Opcode_xsr_misc1_encode_fns, 0, 0 },
  { "rsr.prid", ICLASS_xt_iclass_rsr_prid,
    0,
    Opcode_rsr_prid_encode_fns, 0, 0 },
  { "rsr.vecbase", ICLASS_xt_iclass_rsr_vecbase,
    0,
    Opcode_rsr_vecbase_encode_fns, 0, 0 },
  { "wsr.vecbase", ICLASS_xt_iclass_wsr_vecbase,
    0,
    Opcode_wsr_vecbase_encode_fns, 0, 0 },
  { "xsr.vecbase", ICLASS_xt_iclass_xsr_vecbase,
    0,
    Opcode_xsr_vecbase_encode_fns, 0, 0 },
  { "rsr.mpucfg", ICLASS_xt_iclass_rsr_mpucfg,
    0,
    Opcode_rsr_mpucfg_encode_fns, 0, 0 },
  { "wsr.mpucfg", ICLASS_xt_iclass_wsr_mpucfg,
    0,
    Opcode_wsr_mpucfg_encode_fns, 0, 0 },
  { "salt", ICLASS_xt_iclass_salt,
    0,
    Opcode_salt_encode_fns, 0, 0 },
  { "saltu", ICLASS_xt_iclass_salt,
    0,
    Opcode_saltu_encode_fns, 0, 0 },
  { "mul16s", ICLASS_xt_mul16,
    0,
    Opcode_mul16s_encode_fns, 0, 0 },
  { "mul16u", ICLASS_xt_mul16,
    0,
    Opcode_mul16u_encode_fns, 0, 0 },
  { "mull", ICLASS_xt_mul32,
    0,
    Opcode_mull_encode_fns, 0, 0 },
  { "mulsh", ICLASS_xt_mul32h,
    0,
    Opcode_mulsh_encode_fns, 0, 0 },
  { "muluh", ICLASS_xt_mul32h,
    0,
    Opcode_muluh_encode_fns, 0, 0 },
  { "rfi", ICLASS_xt_iclass_rfi,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_rfi_encode_fns, 0, 0 },
  { "waiti", ICLASS_xt_iclass_wait,
    0,
    Opcode_waiti_encode_fns, 0, 0 },
  { "rsr.interrupt", ICLASS_xt_iclass_rsr_interrupt,
    0,
    Opcode_rsr_interrupt_encode_fns, 0, 0 },
  { "wsr.intset", ICLASS_xt_iclass_wsr_intset,
    0,
    Opcode_wsr_intset_encode_fns, 0, 0 },
  { "wsr.intclear", ICLASS_xt_iclass_wsr_intclear,
    0,
    Opcode_wsr_intclear_encode_fns, 0, 0 },
  { "rsr.intenable", ICLASS_xt_iclass_rsr_intenable,
    0,
    Opcode_rsr_intenable_encode_fns, 0, 0 },
  { "wsr.intenable", ICLASS_xt_iclass_wsr_intenable,
    0,
    Opcode_wsr_intenable_encode_fns, 0, 0 },
  { "xsr.intenable", ICLASS_xt_iclass_xsr_intenable,
    0,
    Opcode_xsr_intenable_encode_fns, 0, 0 },
  { "break", ICLASS_xt_iclass_break,
    0,
    Opcode_break_encode_fns, 0, 0 },
  { "break.n", ICLASS_xt_iclass_break_n,
    0,
    Opcode_break_n_encode_fns, 0, 0 },
  { "rsr.dbreaka0", ICLASS_xt_iclass_rsr_dbreaka0,
    0,
    Opcode_rsr_dbreaka0_encode_fns, 0, 0 },
  { "wsr.dbreaka0", ICLASS_xt_iclass_wsr_dbreaka0,
    0,
    Opcode_wsr_dbreaka0_encode_fns, 0, 0 },
  { "xsr.dbreaka0", ICLASS_xt_iclass_xsr_dbreaka0,
    0,
    Opcode_xsr_dbreaka0_encode_fns, 0, 0 },
  { "rsr.dbreakc0", ICLASS_xt_iclass_rsr_dbreakc0,
    0,
    Opcode_rsr_dbreakc0_encode_fns, 0, 0 },
  { "wsr.dbreakc0", ICLASS_xt_iclass_wsr_dbreakc0,
    0,
    Opcode_wsr_dbreakc0_encode_fns, 0, 0 },
  { "xsr.dbreakc0", ICLASS_xt_iclass_xsr_dbreakc0,
    0,
    Opcode_xsr_dbreakc0_encode_fns, 0, 0 },
  { "rsr.dbreaka1", ICLASS_xt_iclass_rsr_dbreaka1,
    0,
    Opcode_rsr_dbreaka1_encode_fns, 0, 0 },
  { "wsr.dbreaka1", ICLASS_xt_iclass_wsr_dbreaka1,
    0,
    Opcode_wsr_dbreaka1_encode_fns, 0, 0 },
  { "xsr.dbreaka1", ICLASS_xt_iclass_xsr_dbreaka1,
    0,
    Opcode_xsr_dbreaka1_encode_fns, 0, 0 },
  { "rsr.dbreakc1", ICLASS_xt_iclass_rsr_dbreakc1,
    0,
    Opcode_rsr_dbreakc1_encode_fns, 0, 0 },
  { "wsr.dbreakc1", ICLASS_xt_iclass_wsr_dbreakc1,
    0,
    Opcode_wsr_dbreakc1_encode_fns, 0, 0 },
  { "xsr.dbreakc1", ICLASS_xt_iclass_xsr_dbreakc1,
    0,
    Opcode_xsr_dbreakc1_encode_fns, 0, 0 },
  { "rsr.ibreaka0", ICLASS_xt_iclass_rsr_ibreaka0,
    0,
    Opcode_rsr_ibreaka0_encode_fns, 0, 0 },
  { "wsr.ibreaka0", ICLASS_xt_iclass_wsr_ibreaka0,
    0,
    Opcode_wsr_ibreaka0_encode_fns, 0, 0 },
  { "xsr.ibreaka0", ICLASS_xt_iclass_xsr_ibreaka0,
    0,
    Opcode_xsr_ibreaka0_encode_fns, 0, 0 },
  { "rsr.ibreaka1", ICLASS_xt_iclass_rsr_ibreaka1,
    0,
    Opcode_rsr_ibreaka1_encode_fns, 0, 0 },
  { "wsr.ibreaka1", ICLASS_xt_iclass_wsr_ibreaka1,
    0,
    Opcode_wsr_ibreaka1_encode_fns, 0, 0 },
  { "xsr.ibreaka1", ICLASS_xt_iclass_xsr_ibreaka1,
    0,
    Opcode_xsr_ibreaka1_encode_fns, 0, 0 },
  { "rsr.ibreakenable", ICLASS_xt_iclass_rsr_ibreakenable,
    0,
    Opcode_rsr_ibreakenable_encode_fns, 0, 0 },
  { "wsr.ibreakenable", ICLASS_xt_iclass_wsr_ibreakenable,
    0,
    Opcode_wsr_ibreakenable_encode_fns, 0, 0 },
  { "xsr.ibreakenable", ICLASS_xt_iclass_xsr_ibreakenable,
    0,
    Opcode_xsr_ibreakenable_encode_fns, 0, 0 },
  { "rsr.debugcause", ICLASS_xt_iclass_rsr_debugcause,
    0,
    Opcode_rsr_debugcause_encode_fns, 0, 0 },
  { "wsr.debugcause", ICLASS_xt_iclass_wsr_debugcause,
    0,
    Opcode_wsr_debugcause_encode_fns, 0, 0 },
  { "xsr.debugcause", ICLASS_xt_iclass_xsr_debugcause,
    0,
    Opcode_xsr_debugcause_encode_fns, 0, 0 },
  { "rsr.icount", ICLASS_xt_iclass_rsr_icount,
    0,
    Opcode_rsr_icount_encode_fns, 0, 0 },
  { "wsr.icount", ICLASS_xt_iclass_wsr_icount,
    0,
    Opcode_wsr_icount_encode_fns, 0, 0 },
  { "xsr.icount", ICLASS_xt_iclass_xsr_icount,
    0,
    Opcode_xsr_icount_encode_fns, 0, 0 },
  { "rsr.icountlevel", ICLASS_xt_iclass_rsr_icountlevel,
    0,
    Opcode_rsr_icountlevel_encode_fns, 0, 0 },
  { "wsr.icountlevel", ICLASS_xt_iclass_wsr_icountlevel,
    0,
    Opcode_wsr_icountlevel_encode_fns, 0, 0 },
  { "xsr.icountlevel", ICLASS_xt_iclass_xsr_icountlevel,
    0,
    Opcode_xsr_icountlevel_encode_fns, 0, 0 },
  { "rsr.ddr", ICLASS_xt_iclass_rsr_ddr,
    0,
    Opcode_rsr_ddr_encode_fns, 0, 0 },
  { "wsr.ddr", ICLASS_xt_iclass_wsr_ddr,
    0,
    Opcode_wsr_ddr_encode_fns, 0, 0 },
  { "xsr.ddr", ICLASS_xt_iclass_xsr_ddr,
    0,
    Opcode_xsr_ddr_encode_fns, 0, 0 },
  { "lddr32.p", ICLASS_xt_iclass_lddr32_p,
    0,
    Opcode_lddr32_p_encode_fns, 1, Opcode_lddr32_p_funcUnit_uses },
  { "sddr32.p", ICLASS_xt_iclass_sddr32_p,
    0,
    Opcode_sddr32_p_encode_fns, 1, Opcode_sddr32_p_funcUnit_uses },
  { "rfdo", ICLASS_xt_iclass_rfdo,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_rfdo_encode_fns, 0, 0 },
  { "rfdd", ICLASS_xt_iclass_rfdd,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_rfdd_encode_fns, 0, 0 },
  { "wsr.mmid", ICLASS_xt_iclass_wsr_mmid,
    0,
    Opcode_wsr_mmid_encode_fns, 0, 0 },
  { "andb", ICLASS_xt_iclass_bbool1,
    0,
    Opcode_andb_encode_fns, 0, 0 },
  { "andbc", ICLASS_xt_iclass_bbool1,
    0,
    Opcode_andbc_encode_fns, 0, 0 },
  { "orb", ICLASS_xt_iclass_bbool1,
    0,
    Opcode_orb_encode_fns, 0, 0 },
  { "orbc", ICLASS_xt_iclass_bbool1,
    0,
    Opcode_orbc_encode_fns, 0, 0 },
  { "xorb", ICLASS_xt_iclass_bbool1,
    0,
    Opcode_xorb_encode_fns, 0, 0 },
  { "all4", ICLASS_xt_iclass_bbool4,
    0,
    Opcode_all4_encode_fns, 0, 0 },
  { "any4", ICLASS_xt_iclass_bbool4,
    0,
    Opcode_any4_encode_fns, 0, 0 },
  { "all8", ICLASS_xt_iclass_bbool8,
    0,
    Opcode_all8_encode_fns, 0, 0 },
  { "any8", ICLASS_xt_iclass_bbool8,
    0,
    Opcode_any8_encode_fns, 0, 0 },
  { "bf", ICLASS_xt_iclass_bbranch,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bf_encode_fns, 0, 0 },
  { "bt", ICLASS_xt_iclass_bbranch,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bt_encode_fns, 0, 0 },
  { "movf", ICLASS_xt_iclass_bmove,
    0,
    Opcode_movf_encode_fns, 0, 0 },
  { "movt", ICLASS_xt_iclass_bmove,
    0,
    Opcode_movt_encode_fns, 0, 0 },
  { "rsr.br", ICLASS_xt_iclass_RSR_BR,
    0,
    Opcode_rsr_br_encode_fns, 0, 0 },
  { "wsr.br", ICLASS_xt_iclass_WSR_BR,
    0,
    Opcode_wsr_br_encode_fns, 0, 0 },
  { "xsr.br", ICLASS_xt_iclass_XSR_BR,
    0,
    Opcode_xsr_br_encode_fns, 0, 0 },
  { "rsr.ccount", ICLASS_xt_iclass_rsr_ccount,
    0,
    Opcode_rsr_ccount_encode_fns, 0, 0 },
  { "wsr.ccount", ICLASS_xt_iclass_wsr_ccount,
    0,
    Opcode_wsr_ccount_encode_fns, 0, 0 },
  { "xsr.ccount", ICLASS_xt_iclass_xsr_ccount,
    0,
    Opcode_xsr_ccount_encode_fns, 0, 0 },
  { "rsr.ccompare0", ICLASS_xt_iclass_rsr_ccompare0,
    0,
    Opcode_rsr_ccompare0_encode_fns, 0, 0 },
  { "wsr.ccompare0", ICLASS_xt_iclass_wsr_ccompare0,
    0,
    Opcode_wsr_ccompare0_encode_fns, 0, 0 },
  { "xsr.ccompare0", ICLASS_xt_iclass_xsr_ccompare0,
    0,
    Opcode_xsr_ccompare0_encode_fns, 0, 0 },
  { "ihi", ICLASS_xt_iclass_icache,
    0,
    Opcode_ihi_encode_fns, 0, 0 },
  { "ipf", ICLASS_xt_iclass_icache,
    0,
    Opcode_ipf_encode_fns, 0, 0 },
  { "iii", ICLASS_xt_iclass_icache_inv,
    0,
    Opcode_iii_encode_fns, 0, 0 },
  { "lict", ICLASS_xt_iclass_licx,
    0,
    Opcode_lict_encode_fns, 1, Opcode_lict_funcUnit_uses },
  { "licw", ICLASS_xt_iclass_licx,
    0,
    Opcode_licw_encode_fns, 1, Opcode_licw_funcUnit_uses },
  { "sict", ICLASS_xt_iclass_sicx,
    0,
    Opcode_sict_encode_fns, 1, Opcode_sict_funcUnit_uses },
  { "sicw", ICLASS_xt_iclass_sicx,
    0,
    Opcode_sicw_encode_fns, 1, Opcode_sicw_funcUnit_uses },
  { "wsr.cacheadrdis", ICLASS_xt_iclass_wsr_cacheadrdis,
    0,
    Opcode_wsr_cacheadrdis_encode_fns, 0, 0 },
  { "rsr.cacheadrdis", ICLASS_xt_iclass_rsr_cacheadrdis,
    0,
    Opcode_rsr_cacheadrdis_encode_fns, 0, 0 },
  { "xsr.cacheadrdis", ICLASS_xt_iclass_xsr_cacheadrdis,
    0,
    Opcode_xsr_cacheadrdis_encode_fns, 0, 0 },
  { "rptlb0", ICLASS_xt_iclass_rptlb0,
    0,
    Opcode_rptlb0_encode_fns, 0, 0 },
  { "pptlb", ICLASS_xt_iclass_rptlb,
    0,
    Opcode_pptlb_encode_fns, 0, 0 },
  { "rptlb1", ICLASS_xt_iclass_rptlb,
    0,
    Opcode_rptlb1_encode_fns, 0, 0 },
  { "wptlb", ICLASS_xt_iclass_wptlb,
    0,
    Opcode_wptlb_encode_fns, 0, 0 },
  { "rsr.mpuenb", ICLASS_xt_iclass_rsr_mpuenb,
    0,
    Opcode_rsr_mpuenb_encode_fns, 0, 0 },
  { "wsr.mpuenb", ICLASS_xt_iclass_wsr_mpuenb,
    0,
    Opcode_wsr_mpuenb_encode_fns, 0, 0 },
  { "xsr.mpuenb", ICLASS_xt_iclass_xsr_mpuenb,
    0,
    Opcode_xsr_mpuenb_encode_fns, 0, 0 },
  { "rsr.cpenable", ICLASS_xt_iclass_rsr_cpenable,
    0,
    Opcode_rsr_cpenable_encode_fns, 0, 0 },
  { "wsr.cpenable", ICLASS_xt_iclass_wsr_cpenable,
    0,
    Opcode_wsr_cpenable_encode_fns, 0, 0 },
  { "xsr.cpenable", ICLASS_xt_iclass_xsr_cpenable,
    0,
    Opcode_xsr_cpenable_encode_fns, 0, 0 },
  { "clamps", ICLASS_xt_iclass_clamp,
    0,
    Opcode_clamps_encode_fns, 0, 0 },
  { "max", ICLASS_xt_iclass_minmax,
    0,
    Opcode_max_encode_fns, 0, 0 },
  { "maxu", ICLASS_xt_iclass_minmax,
    0,
    Opcode_maxu_encode_fns, 0, 0 },
  { "min", ICLASS_xt_iclass_minmax,
    0,
    Opcode_min_encode_fns, 0, 0 },
  { "minu", ICLASS_xt_iclass_minmax,
    0,
    Opcode_minu_encode_fns, 0, 0 },
  { "nsa", ICLASS_xt_iclass_nsa,
    0,
    Opcode_nsa_encode_fns, 0, 0 },
  { "nsau", ICLASS_xt_iclass_nsa,
    0,
    Opcode_nsau_encode_fns, 0, 0 },
  { "sext", ICLASS_xt_iclass_sx,
    0,
    Opcode_sext_encode_fns, 0, 0 },
  { "l32ai", ICLASS_xt_iclass_l32ai,
    0,
    Opcode_l32ai_encode_fns, 1, Opcode_l32ai_funcUnit_uses },
  { "s32ri", ICLASS_xt_iclass_s32ri,
    0,
    Opcode_s32ri_encode_fns, 1, Opcode_s32ri_funcUnit_uses },
  { "rsr.atomctl", ICLASS_xt_iclass_rsr_atomctl,
    0,
    Opcode_rsr_atomctl_encode_fns, 0, 0 },
  { "wsr.atomctl", ICLASS_xt_iclass_wsr_atomctl,
    0,
    Opcode_wsr_atomctl_encode_fns, 0, 0 },
  { "xsr.atomctl", ICLASS_xt_iclass_xsr_atomctl,
    0,
    Opcode_xsr_atomctl_encode_fns, 0, 0 },
  { "quos", ICLASS_xt_iclass_div,
    0,
    Opcode_quos_encode_fns, 0, 0 },
  { "quou", ICLASS_xt_iclass_div,
    0,
    Opcode_quou_encode_fns, 0, 0 },
  { "rems", ICLASS_xt_iclass_div,
    0,
    Opcode_rems_encode_fns, 0, 0 },
  { "remu", ICLASS_xt_iclass_div,
    0,
    Opcode_remu_encode_fns, 0, 0 },
  { "rsr.eraccess", ICLASS_xt_iclass_rsr_eraccess,
    0,
    Opcode_rsr_eraccess_encode_fns, 0, 0 },
  { "wsr.eraccess", ICLASS_xt_iclass_wsr_eraccess,
    0,
    Opcode_wsr_eraccess_encode_fns, 0, 0 },
  { "xsr.eraccess", ICLASS_xt_iclass_xsr_eraccess,
    0,
    Opcode_xsr_eraccess_encode_fns, 0, 0 },
  { "rer", ICLASS_xt_iclass_rer,
    0,
    Opcode_rer_encode_fns, 0, 0 },
  { "wer", ICLASS_xt_iclass_wer,
    0,
    Opcode_wer_encode_fns, 0, 0 },
  { "beqz.w15", ICLASS_xt_iclass_wb15_0,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_beqz_w15_encode_fns, 0, 0 },
  { "bgez.w15", ICLASS_xt_iclass_wb15_0,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bgez_w15_encode_fns, 0, 0 },
  { "bltz.w15", ICLASS_xt_iclass_wb15_0,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bltz_w15_encode_fns, 0, 0 },
  { "bnez.w15", ICLASS_xt_iclass_wb15_0,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bnez_w15_encode_fns, 0, 0 },
  { "beqi.w15", ICLASS_xt_iclass_wb15_1,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_beqi_w15_encode_fns, 0, 0 },
  { "bgei.w15", ICLASS_xt_iclass_wb15_1,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bgei_w15_encode_fns, 0, 0 },
  { "blti.w15", ICLASS_xt_iclass_wb15_1,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_blti_w15_encode_fns, 0, 0 },
  { "bnei.w15", ICLASS_xt_iclass_wb15_1,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bnei_w15_encode_fns, 0, 0 },
  { "bgeui.w15", ICLASS_xt_iclass_wb15_2,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bgeui_w15_encode_fns, 0, 0 },
  { "bltui.w15", ICLASS_xt_iclass_wb15_2,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bltui_w15_encode_fns, 0, 0 },
  { "bbci.w15", ICLASS_xt_iclass_wb15_3,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bbci_w15_encode_fns, 0, 0 },
  { "bbsi.w15", ICLASS_xt_iclass_wb15_3,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bbsi_w15_encode_fns, 0, 0 },
  { "ball.w15", ICLASS_xt_iclass_wb15_4,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_ball_w15_encode_fns, 0, 0 },
  { "bany.w15", ICLASS_xt_iclass_wb15_4,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bany_w15_encode_fns, 0, 0 },
  { "bbc.w15", ICLASS_xt_iclass_wb15_4,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bbc_w15_encode_fns, 0, 0 },
  { "bbs.w15", ICLASS_xt_iclass_wb15_4,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bbs_w15_encode_fns, 0, 0 },
  { "beq.w15", ICLASS_xt_iclass_wb15_4,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_beq_w15_encode_fns, 0, 0 },
  { "bgeu.w15", ICLASS_xt_iclass_wb15_4,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bgeu_w15_encode_fns, 0, 0 },
  { "bge.w15", ICLASS_xt_iclass_wb15_4,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bge_w15_encode_fns, 0, 0 },
  { "bltu.w15", ICLASS_xt_iclass_wb15_4,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bltu_w15_encode_fns, 0, 0 },
  { "blt.w15", ICLASS_xt_iclass_wb15_4,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_blt_w15_encode_fns, 0, 0 },
  { "bnall.w15", ICLASS_xt_iclass_wb15_4,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bnall_w15_encode_fns, 0, 0 },
  { "bne.w15", ICLASS_xt_iclass_wb15_4,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bne_w15_encode_fns, 0, 0 },
  { "bnone.w15", ICLASS_xt_iclass_wb15_4,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bnone_w15_encode_fns, 0, 0 },
  { "rur.cend", ICLASS_rur_cend,
    0,
    Opcode_rur_cend_encode_fns, 0, 0 },
  { "rur.cbegin", ICLASS_rur_cbegin,
    0,
    Opcode_rur_cbegin_encode_fns, 0, 0 },
  { "wur.cbegin", ICLASS_wur_cbegin,
    0,
    Opcode_wur_cbegin_encode_fns, 0, 0 },
  { "wur.cend", ICLASS_wur_cend,
    0,
    Opcode_wur_cend_encode_fns, 0, 0 },
  { "rur.fcr", ICLASS_rur_fcr,
    0,
    Opcode_rur_fcr_encode_fns, 0, 0 },
  { "wur.fcr", ICLASS_wur_fcr,
    0,
    Opcode_wur_fcr_encode_fns, 0, 0 },
  { "rur.fsr", ICLASS_rur_fsr,
    0,
    Opcode_rur_fsr_encode_fns, 0, 0 },
  { "wur.fsr", ICLASS_wur_fsr,
    0,
    Opcode_wur_fsr_encode_fns, 0, 0 },
  { "rur.bbx_ur_opreg", ICLASS_rur_bbx_ur_opreg,
    0,
    Opcode_rur_bbx_ur_opreg_encode_fns, 0, 0 },
  { "wur.bbx_ur_opreg", ICLASS_wur_bbx_ur_opreg,
    0,
    Opcode_wur_bbx_ur_opreg_encode_fns, 0, 0 },
  { "rur.bbx_ur_treg", ICLASS_rur_bbx_ur_treg,
    0,
    Opcode_rur_bbx_ur_treg_encode_fns, 0, 0 },
  { "wur.bbx_ur_treg", ICLASS_wur_bbx_ur_treg,
    0,
    Opcode_wur_bbx_ur_treg_encode_fns, 0, 0 },
  { "bbe_repnx16", ICLASS_BBE_REPNX16,
    0,
    Opcode_bbe_repnx16_encode_fns, 0, 0 },
  { "bbe_repnx16_s0", ICLASS_BBE_REPNX16_S0,
    0,
    Opcode_bbe_repnx16_s0_encode_fns, 0, 0 },
  { "bbe_selsnx16", ICLASS_BBE_SELSNX16,
    0,
    Opcode_bbe_selsnx16_encode_fns, 0, 0 },
  { "bbe_repnx16c", ICLASS_BBE_REPNX16C,
    0,
    Opcode_bbe_repnx16c_encode_fns, 0, 0 },
  { "bbe_repnx16c_s0", ICLASS_BBE_REPNX16C_S0,
    0,
    Opcode_bbe_repnx16c_s0_encode_fns, 0, 0 },
  { "bbe_selsnx16c", ICLASS_BBE_SELSNX16C,
    0,
    Opcode_bbe_selsnx16c_encode_fns, 0, 0 },
  { "bbe_extrnx16c", ICLASS_BBE_EXTRNX16C,
    0,
    Opcode_bbe_extrnx16c_encode_fns, 0, 0 },
  { "bbe_repnx40", ICLASS_BBE_REPNX40,
    0,
    Opcode_bbe_repnx40_encode_fns, 0, 0 },
  { "bbe_selsnx40", ICLASS_BBE_SELSNX40,
    0,
    Opcode_bbe_selsnx40_encode_fns, 0, 0 },
  { "bbe_repnx40c", ICLASS_BBE_REPNX40C,
    0,
    Opcode_bbe_repnx40c_encode_fns, 0, 0 },
  { "bbe_selsnx40c", ICLASS_BBE_SELSNX40C,
    0,
    Opcode_bbe_selsnx40c_encode_fns, 0, 0 },
  { "bbe_notb", ICLASS_BBE_NOTB,
    0,
    Opcode_bbe_notb_encode_fns, 0, 0 },
  { "bbe_andb", ICLASS_BBE_ANDB,
    0,
    Opcode_bbe_andb_encode_fns, 0, 0 },
  { "bbe_orb", ICLASS_BBE_ORB,
    0,
    Opcode_bbe_orb_encode_fns, 0, 0 },
  { "bbe_xorb", ICLASS_BBE_XORB,
    0,
    Opcode_bbe_xorb_encode_fns, 0, 0 },
  { "bbe_andnotb", ICLASS_BBE_ANDNOTB,
    0,
    Opcode_bbe_andnotb_encode_fns, 0, 0 },
  { "bbe_mb", ICLASS_BBE_MB,
    0,
    Opcode_bbe_mb_encode_fns, 0, 0 },
  { "bbe_ltrn", ICLASS_BBE_LTRN,
    0,
    Opcode_bbe_ltrn_encode_fns, 0, 0 },
  { "bbe_ltrni", ICLASS_BBE_LTRNI,
    0,
    Opcode_bbe_ltrni_encode_fns, 0, 0 },
  { "bbe_lbn_i", ICLASS_BBE_LBN_I,
    0,
    Opcode_bbe_lbn_i_encode_fns, 1, Opcode_bbe_lbn_i_funcUnit_uses },
  { "bbe_lbn_ip", ICLASS_BBE_LBN_IP,
    0,
    Opcode_bbe_lbn_ip_encode_fns, 1, Opcode_bbe_lbn_ip_funcUnit_uses },
  { "bbe_sbn_i", ICLASS_BBE_SBN_I,
    0,
    Opcode_bbe_sbn_i_encode_fns, 1, Opcode_bbe_sbn_i_funcUnit_uses },
  { "bbe_sbn_ip", ICLASS_BBE_SBN_IP,
    0,
    Opcode_bbe_sbn_ip_encode_fns, 1, Opcode_bbe_sbn_ip_funcUnit_uses },
  { "bbe_lsnx16_i", ICLASS_BBE_LSNX16_I,
    0,
    Opcode_bbe_lsnx16_i_encode_fns, 1, Opcode_bbe_lsnx16_i_funcUnit_uses },
  { "bbe_lsnx16_ip", ICLASS_BBE_LSNX16_IP,
    0,
    Opcode_bbe_lsnx16_ip_encode_fns, 1, Opcode_bbe_lsnx16_ip_funcUnit_uses },
  { "bbe_lsnx16_x", ICLASS_BBE_LSNX16_X,
    0,
    Opcode_bbe_lsnx16_x_encode_fns, 1, Opcode_bbe_lsnx16_x_funcUnit_uses },
  { "bbe_lsnx16_xp", ICLASS_BBE_LSNX16_XP,
    0,
    Opcode_bbe_lsnx16_xp_encode_fns, 1, Opcode_bbe_lsnx16_xp_funcUnit_uses },
  { "bbe_movbrbv", ICLASS_BBE_MOVBRBV,
    0,
    Opcode_bbe_movbrbv_encode_fns, 0, 0 },
  { "bbe_movbvbr", ICLASS_BBE_MOVBVBR,
    0,
    Opcode_bbe_movbvbr_encode_fns, 0, 0 },
  { "bbe_joinb", ICLASS_BBE_JOINB,
    0,
    Opcode_bbe_joinb_encode_fns, 0, 0 },
  { "bbe_ltrn_2", ICLASS_BBE_LTRN_2,
    0,
    Opcode_bbe_ltrn_2_encode_fns, 0, 0 },
  { "bbe_ltrn_2i", ICLASS_BBE_LTRN_2I,
    0,
    Opcode_bbe_ltrn_2i_encode_fns, 0, 0 },
  { "bbe_lbn_2_i", ICLASS_BBE_LBN_2_I,
    0,
    Opcode_bbe_lbn_2_i_encode_fns, 1, Opcode_bbe_lbn_2_i_funcUnit_uses },
  { "bbe_lbn_2_ip", ICLASS_BBE_LBN_2_IP,
    0,
    Opcode_bbe_lbn_2_ip_encode_fns, 1, Opcode_bbe_lbn_2_ip_funcUnit_uses },
  { "bbe_sbn_2_i", ICLASS_BBE_SBN_2_I,
    0,
    Opcode_bbe_sbn_2_i_encode_fns, 1, Opcode_bbe_sbn_2_i_funcUnit_uses },
  { "bbe_sbn_2_ip", ICLASS_BBE_SBN_2_IP,
    0,
    Opcode_bbe_sbn_2_ip_encode_fns, 1, Opcode_bbe_sbn_2_ip_funcUnit_uses },
  { "bbe_extractb", ICLASS_BBE_EXTRACTB,
    0,
    Opcode_bbe_extractb_encode_fns, 0, 0 },
  { "bbe_extrbn_2", ICLASS_BBE_EXTRBN_2,
    0,
    Opcode_bbe_extrbn_2_encode_fns, 0, 0 },
  { "bbe_movvsa32", ICLASS_BBE_MOVVSA32,
    0,
    Opcode_bbe_movvsa32_encode_fns, 0, 0 },
  { "bbe_movvsvs", ICLASS_BBE_MOVVSVS,
    0,
    Opcode_bbe_movvsvs_encode_fns, 0, 0 },
  { "bbe_movvvs", ICLASS_BBE_MOVVVS,
    0,
    Opcode_bbe_movvvs_encode_fns, 0, 0 },
  { "bbe_movvsv", ICLASS_BBE_MOVVSV,
    0,
    Opcode_bbe_movvsv_encode_fns, 0, 0 },
  { "bbe_lvnx16_i", ICLASS_BBE_LVNX16_I,
    0,
    Opcode_bbe_lvnx16_i_encode_fns, 1, Opcode_bbe_lvnx16_i_funcUnit_uses },
  { "bbe_lvnx16_i_n", ICLASS_BBE_LVNX16_I_N,
    0,
    Opcode_bbe_lvnx16_i_n_encode_fns, 1, Opcode_bbe_lvnx16_i_n_funcUnit_uses },
  { "bbe_lvnx16_ip", ICLASS_BBE_LVNX16_IP,
    0,
    Opcode_bbe_lvnx16_ip_encode_fns, 1, Opcode_bbe_lvnx16_ip_funcUnit_uses },
  { "bbe_lvnx16_x", ICLASS_BBE_LVNX16_X,
    0,
    Opcode_bbe_lvnx16_x_encode_fns, 1, Opcode_bbe_lvnx16_x_funcUnit_uses },
  { "bbe_lvnx16_xp", ICLASS_BBE_LVNX16_XP,
    0,
    Opcode_bbe_lvnx16_xp_encode_fns, 1, Opcode_bbe_lvnx16_xp_funcUnit_uses },
  { "bbe_svnx16_i", ICLASS_BBE_SVNX16_I,
    0,
    Opcode_bbe_svnx16_i_encode_fns, 1, Opcode_bbe_svnx16_i_funcUnit_uses },
  { "bbe_svnx16_i_n", ICLASS_BBE_SVNX16_I_N,
    0,
    Opcode_bbe_svnx16_i_n_encode_fns, 1, Opcode_bbe_svnx16_i_n_funcUnit_uses },
  { "bbe_svnx16_ip", ICLASS_BBE_SVNX16_IP,
    0,
    Opcode_bbe_svnx16_ip_encode_fns, 1, Opcode_bbe_svnx16_ip_funcUnit_uses },
  { "bbe_svnx16_x", ICLASS_BBE_SVNX16_X,
    0,
    Opcode_bbe_svnx16_x_encode_fns, 1, Opcode_bbe_svnx16_x_funcUnit_uses },
  { "bbe_svnx16_xp", ICLASS_BBE_SVNX16_XP,
    0,
    Opcode_bbe_svnx16_xp_encode_fns, 1, Opcode_bbe_svnx16_xp_funcUnit_uses },
  { "bbe_ssnx16_i", ICLASS_BBE_SSNX16_I,
    0,
    Opcode_bbe_ssnx16_i_encode_fns, 1, Opcode_bbe_ssnx16_i_funcUnit_uses },
  { "bbe_ssnx16_ip", ICLASS_BBE_SSNX16_IP,
    0,
    Opcode_bbe_ssnx16_ip_encode_fns, 1, Opcode_bbe_ssnx16_ip_funcUnit_uses },
  { "bbe_ssnx16_x", ICLASS_BBE_SSNX16_X,
    0,
    Opcode_bbe_ssnx16_x_encode_fns, 1, Opcode_bbe_ssnx16_x_funcUnit_uses },
  { "bbe_ssnx16_xp", ICLASS_BBE_SSNX16_XP,
    0,
    Opcode_bbe_ssnx16_xp_encode_fns, 1, Opcode_bbe_ssnx16_xp_funcUnit_uses },
  { "bbe_movva16", ICLASS_BBE_MOVVA16,
    0,
    Opcode_bbe_movva16_encode_fns, 0, 0 },
  { "bbe_movvv", ICLASS_BBE_MOVVV,
    0,
    Opcode_bbe_movvv_encode_fns, 0, 0 },
  { "bbe_sllinx16", ICLASS_BBE_SLLINX16,
    0,
    Opcode_bbe_sllinx16_encode_fns, 0, 0 },
  { "bbe_slsinx16", ICLASS_BBE_SLSINX16,
    0,
    Opcode_bbe_slsinx16_encode_fns, 0, 0 },
  { "bbe_srainx16", ICLASS_BBE_SRAINX16,
    0,
    Opcode_bbe_srainx16_encode_fns, 0, 0 },
  { "bbe_srlinx16", ICLASS_BBE_SRLINX16,
    0,
    Opcode_bbe_srlinx16_encode_fns, 0, 0 },
  { "bbe_sllnx16", ICLASS_BBE_SLLNX16,
    0,
    Opcode_bbe_sllnx16_encode_fns, 0, 0 },
  { "bbe_srlnx16", ICLASS_BBE_SRLNX16,
    0,
    Opcode_bbe_srlnx16_encode_fns, 0, 0 },
  { "bbe_slanx16", ICLASS_BBE_SLANX16,
    0,
    Opcode_bbe_slanx16_encode_fns, 0, 0 },
  { "bbe_sranx16", ICLASS_BBE_SRANX16,
    0,
    Opcode_bbe_sranx16_encode_fns, 0, 0 },
  { "bbe_slsnx16", ICLASS_BBE_SLSNX16,
    0,
    Opcode_bbe_slsnx16_encode_fns, 0, 0 },
  { "bbe_srsnx16", ICLASS_BBE_SRSNX16,
    0,
    Opcode_bbe_srsnx16_encode_fns, 0, 0 },
  { "bbe_xornx16", ICLASS_BBE_XORNX16,
    0,
    Opcode_bbe_xornx16_encode_fns, 0, 0 },
  { "bbe_andnx16", ICLASS_BBE_ANDNX16,
    0,
    Opcode_bbe_andnx16_encode_fns, 0, 0 },
  { "bbe_ornx16", ICLASS_BBE_ORNX16,
    0,
    Opcode_bbe_ornx16_encode_fns, 0, 0 },
  { "bbe_notnx16", ICLASS_BBE_NOTNX16,
    0,
    Opcode_bbe_notnx16_encode_fns, 0, 0 },
  { "bbe_addnx16", ICLASS_BBE_ADDNX16,
    0,
    Opcode_bbe_addnx16_encode_fns, 0, 0 },
  { "bbe_subnx16", ICLASS_BBE_SUBNX16,
    0,
    Opcode_bbe_subnx16_encode_fns, 0, 0 },
  { "bbe_negnx16", ICLASS_BBE_NEGNX16,
    0,
    Opcode_bbe_negnx16_encode_fns, 0, 0 },
  { "bbe_minnx16", ICLASS_BBE_MINNX16,
    0,
    Opcode_bbe_minnx16_encode_fns, 0, 0 },
  { "bbe_minunx16", ICLASS_BBE_MINUNX16,
    0,
    Opcode_bbe_minunx16_encode_fns, 0, 0 },
  { "bbe_maxnx16", ICLASS_BBE_MAXNX16,
    0,
    Opcode_bbe_maxnx16_encode_fns, 0, 0 },
  { "bbe_maxunx16", ICLASS_BBE_MAXUNX16,
    0,
    Opcode_bbe_maxunx16_encode_fns, 0, 0 },
  { "bbe_mulsgnnx16", ICLASS_BBE_MULSGNNX16,
    0,
    Opcode_bbe_mulsgnnx16_encode_fns, 0, 0 },
  { "bbe_nsanx16", ICLASS_BBE_NSANX16,
    0,
    Opcode_bbe_nsanx16_encode_fns, 0, 0 },
  { "bbe_nsaunx16", ICLASS_BBE_NSAUNX16,
    0,
    Opcode_bbe_nsaunx16_encode_fns, 0, 0 },
  { "bbe_ltnx16", ICLASS_BBE_LTNX16,
    0,
    Opcode_bbe_ltnx16_encode_fns, 0, 0 },
  { "bbe_lenx16", ICLASS_BBE_LENX16,
    0,
    Opcode_bbe_lenx16_encode_fns, 0, 0 },
  { "bbe_eqnx16", ICLASS_BBE_EQNX16,
    0,
    Opcode_bbe_eqnx16_encode_fns, 0, 0 },
  { "bbe_neqnx16", ICLASS_BBE_NEQNX16,
    0,
    Opcode_bbe_neqnx16_encode_fns, 0, 0 },
  { "bbe_ltunx16", ICLASS_BBE_LTUNX16,
    0,
    Opcode_bbe_ltunx16_encode_fns, 0, 0 },
  { "bbe_leunx16", ICLASS_BBE_LEUNX16,
    0,
    Opcode_bbe_leunx16_encode_fns, 0, 0 },
  { "bbe_raddnx16", ICLASS_BBE_RADDNX16,
    0,
    Opcode_bbe_raddnx16_encode_fns, 0, 0 },
  { "bbe_rmaxnx16", ICLASS_BBE_RMAXNX16,
    0,
    Opcode_bbe_rmaxnx16_encode_fns, 0, 0 },
  { "bbe_rminnx16", ICLASS_BBE_RMINNX16,
    0,
    Opcode_bbe_rminnx16_encode_fns, 0, 0 },
  { "bbe_rmaxunx16", ICLASS_BBE_RMAXUNX16,
    0,
    Opcode_bbe_rmaxunx16_encode_fns, 0, 0 },
  { "bbe_rminunx16", ICLASS_BBE_RMINUNX16,
    0,
    Opcode_bbe_rminunx16_encode_fns, 0, 0 },
  { "bbe_rbminnx16", ICLASS_BBE_RBMINNX16,
    0,
    Opcode_bbe_rbminnx16_encode_fns, 0, 0 },
  { "bbe_rbmaxnx16", ICLASS_BBE_RBMAXNX16,
    0,
    Opcode_bbe_rbmaxnx16_encode_fns, 0, 0 },
  { "bbe_bmaxnx16", ICLASS_BBE_BMAXNX16,
    0,
    Opcode_bbe_bmaxnx16_encode_fns, 0, 0 },
  { "bbe_bminnx16", ICLASS_BBE_BMINNX16,
    0,
    Opcode_bbe_bminnx16_encode_fns, 0, 0 },
  { "bbe_nandnx16", ICLASS_BBE_NANDNX16,
    0,
    Opcode_bbe_nandnx16_encode_fns, 0, 0 },
  { "bbe_movnx16t", ICLASS_BBE_MOVNX16T,
    0,
    Opcode_bbe_movnx16t_encode_fns, 0, 0 },
  { "bbe_mulnx16packs", ICLASS_BBE_MULNX16PACKS,
    0,
    Opcode_bbe_mulnx16packs_encode_fns, 0, 0 },
  { "bbe_muluusnx16", ICLASS_BBE_MULUUSNX16,
    0,
    Opcode_bbe_muluusnx16_encode_fns, 0, 0 },
  { "bbe_addsnx16", ICLASS_BBE_ADDSNX16,
    0,
    Opcode_bbe_addsnx16_encode_fns, 0, 0 },
  { "bbe_subsnx16", ICLASS_BBE_SUBSNX16,
    0,
    Opcode_bbe_subsnx16_encode_fns, 0, 0 },
  { "bbe_negsnx16", ICLASS_BBE_NEGSNX16,
    0,
    Opcode_bbe_negsnx16_encode_fns, 0, 0 },
  { "bbe_lvnx16t_i", ICLASS_BBE_LVNX16T_I,
    0,
    Opcode_bbe_lvnx16t_i_encode_fns, 1, Opcode_bbe_lvnx16t_i_funcUnit_uses },
  { "bbe_lvnx16t_ip", ICLASS_BBE_LVNX16T_IP,
    0,
    Opcode_bbe_lvnx16t_ip_encode_fns, 1, Opcode_bbe_lvnx16t_ip_funcUnit_uses },
  { "bbe_lvnx16t_x", ICLASS_BBE_LVNX16T_X,
    0,
    Opcode_bbe_lvnx16t_x_encode_fns, 1, Opcode_bbe_lvnx16t_x_funcUnit_uses },
  { "bbe_lvnx16t_xp", ICLASS_BBE_LVNX16T_XP,
    0,
    Opcode_bbe_lvnx16t_xp_encode_fns, 1, Opcode_bbe_lvnx16t_xp_funcUnit_uses },
  { "bbe_svnx16t_i", ICLASS_BBE_SVNX16T_I,
    0,
    Opcode_bbe_svnx16t_i_encode_fns, 1, Opcode_bbe_svnx16t_i_funcUnit_uses },
  { "bbe_svnx16t_ip", ICLASS_BBE_SVNX16T_IP,
    0,
    Opcode_bbe_svnx16t_ip_encode_fns, 1, Opcode_bbe_svnx16t_ip_funcUnit_uses },
  { "bbe_svnx16t_x", ICLASS_BBE_SVNX16T_X,
    0,
    Opcode_bbe_svnx16t_x_encode_fns, 1, Opcode_bbe_svnx16t_x_funcUnit_uses },
  { "bbe_svnx16t_xp", ICLASS_BBE_SVNX16T_XP,
    0,
    Opcode_bbe_svnx16t_xp_encode_fns, 1, Opcode_bbe_svnx16t_xp_funcUnit_uses },
  { "bbe_raddnx16t", ICLASS_BBE_RADDNX16T,
    0,
    Opcode_bbe_raddnx16t_encode_fns, 0, 0 },
  { "bbe_raddnx16f", ICLASS_BBE_RADDNX16F,
    0,
    Opcode_bbe_raddnx16f_encode_fns, 0, 0 },
  { "bbe_rmaxnx16t", ICLASS_BBE_RMAXNX16T,
    0,
    Opcode_bbe_rmaxnx16t_encode_fns, 0, 0 },
  { "bbe_rmaxnx16f", ICLASS_BBE_RMAXNX16F,
    0,
    Opcode_bbe_rmaxnx16f_encode_fns, 0, 0 },
  { "bbe_rminnx16t", ICLASS_BBE_RMINNX16T,
    0,
    Opcode_bbe_rminnx16t_encode_fns, 0, 0 },
  { "bbe_rminnx16f", ICLASS_BBE_RMINNX16F,
    0,
    Opcode_bbe_rminnx16f_encode_fns, 0, 0 },
  { "bbe_rmaxunx16t", ICLASS_BBE_RMAXUNX16T,
    0,
    Opcode_bbe_rmaxunx16t_encode_fns, 0, 0 },
  { "bbe_rmaxunx16f", ICLASS_BBE_RMAXUNX16F,
    0,
    Opcode_bbe_rmaxunx16f_encode_fns, 0, 0 },
  { "bbe_rminunx16t", ICLASS_BBE_RMINUNX16T,
    0,
    Opcode_bbe_rminunx16t_encode_fns, 0, 0 },
  { "bbe_rminunx16f", ICLASS_BBE_RMINUNX16F,
    0,
    Opcode_bbe_rminunx16f_encode_fns, 0, 0 },
  { "bbe_addnx16t", ICLASS_BBE_ADDNX16T,
    0,
    Opcode_bbe_addnx16t_encode_fns, 0, 0 },
  { "bbe_addnx16f", ICLASS_BBE_ADDNX16F,
    0,
    Opcode_bbe_addnx16f_encode_fns, 0, 0 },
  { "bbe_subnx16t", ICLASS_BBE_SUBNX16T,
    0,
    Opcode_bbe_subnx16t_encode_fns, 0, 0 },
  { "bbe_subnx16f", ICLASS_BBE_SUBNX16F,
    0,
    Opcode_bbe_subnx16f_encode_fns, 0, 0 },
  { "bbe_negnx16t", ICLASS_BBE_NEGNX16T,
    0,
    Opcode_bbe_negnx16t_encode_fns, 0, 0 },
  { "bbe_negnx16f", ICLASS_BBE_NEGNX16F,
    0,
    Opcode_bbe_negnx16f_encode_fns, 0, 0 },
  { "bbe_maxnx16t", ICLASS_BBE_MAXNX16T,
    0,
    Opcode_bbe_maxnx16t_encode_fns, 0, 0 },
  { "bbe_maxnx16f", ICLASS_BBE_MAXNX16F,
    0,
    Opcode_bbe_maxnx16f_encode_fns, 0, 0 },
  { "bbe_minnx16t", ICLASS_BBE_MINNX16T,
    0,
    Opcode_bbe_minnx16t_encode_fns, 0, 0 },
  { "bbe_minnx16f", ICLASS_BBE_MINNX16F,
    0,
    Opcode_bbe_minnx16f_encode_fns, 0, 0 },
  { "bbe_maxunx16t", ICLASS_BBE_MAXUNX16T,
    0,
    Opcode_bbe_maxunx16t_encode_fns, 0, 0 },
  { "bbe_maxunx16f", ICLASS_BBE_MAXUNX16F,
    0,
    Opcode_bbe_maxunx16f_encode_fns, 0, 0 },
  { "bbe_minunx16t", ICLASS_BBE_MINUNX16T,
    0,
    Opcode_bbe_minunx16t_encode_fns, 0, 0 },
  { "bbe_minunx16f", ICLASS_BBE_MINUNX16F,
    0,
    Opcode_bbe_minunx16f_encode_fns, 0, 0 },
  { "bbe_addsnx16t", ICLASS_BBE_ADDSNX16T,
    0,
    Opcode_bbe_addsnx16t_encode_fns, 0, 0 },
  { "bbe_addsnx16f", ICLASS_BBE_ADDSNX16F,
    0,
    Opcode_bbe_addsnx16f_encode_fns, 0, 0 },
  { "bbe_subsnx16t", ICLASS_BBE_SUBSNX16T,
    0,
    Opcode_bbe_subsnx16t_encode_fns, 0, 0 },
  { "bbe_subsnx16f", ICLASS_BBE_SUBSNX16F,
    0,
    Opcode_bbe_subsnx16f_encode_fns, 0, 0 },
  { "bbe_negsnx16t", ICLASS_BBE_NEGSNX16T,
    0,
    Opcode_bbe_negsnx16t_encode_fns, 0, 0 },
  { "bbe_negsnx16f", ICLASS_BBE_NEGSNX16F,
    0,
    Opcode_bbe_negsnx16f_encode_fns, 0, 0 },
  { "bbe_lvnx16t_ic", ICLASS_BBE_LVNX16T_IC,
    0,
    Opcode_bbe_lvnx16t_ic_encode_fns, 1, Opcode_bbe_lvnx16t_ic_funcUnit_uses },
  { "bbe_svnx16t_ic", ICLASS_BBE_SVNX16T_IC,
    0,
    Opcode_bbe_svnx16t_ic_encode_fns, 1, Opcode_bbe_svnx16t_ic_funcUnit_uses },
  { "bbe_lvnx16_ic", ICLASS_BBE_LVNX16_IC,
    0,
    Opcode_bbe_lvnx16_ic_encode_fns, 1, Opcode_bbe_lvnx16_ic_funcUnit_uses },
  { "bbe_svnx16_ic", ICLASS_BBE_SVNX16_IC,
    0,
    Opcode_bbe_svnx16_ic_encode_fns, 1, Opcode_bbe_svnx16_ic_funcUnit_uses },
  { "bbe_lalign_i", ICLASS_BBE_LALIGN_I,
    0,
    Opcode_bbe_lalign_i_encode_fns, 1, Opcode_bbe_lalign_i_funcUnit_uses },
  { "bbe_lalign_ip", ICLASS_BBE_LALIGN_IP,
    0,
    Opcode_bbe_lalign_ip_encode_fns, 1, Opcode_bbe_lalign_ip_funcUnit_uses },
  { "bbe_salign_i", ICLASS_BBE_SALIGN_I,
    0,
    Opcode_bbe_salign_i_encode_fns, 1, Opcode_bbe_salign_i_funcUnit_uses },
  { "bbe_salign_ip", ICLASS_BBE_SALIGN_IP,
    0,
    Opcode_bbe_salign_ip_encode_fns, 1, Opcode_bbe_salign_ip_funcUnit_uses },
  { "bbe_la_pp", ICLASS_BBE_LA_PP,
    0,
    Opcode_bbe_la_pp_encode_fns, 1, Opcode_bbe_la_pp_funcUnit_uses },
  { "bbe_sapos_fp", ICLASS_BBE_SAPOS_FP,
    0,
    Opcode_bbe_sapos_fp_encode_fns, 1, Opcode_bbe_sapos_fp_funcUnit_uses },
  { "bbe_malign", ICLASS_BBE_MALIGN,
    0,
    Opcode_bbe_malign_encode_fns, 0, 0 },
  { "bbe_zalign", ICLASS_BBE_ZALIGN,
    0,
    Opcode_bbe_zalign_encode_fns, 0, 0 },
  { "bbe_lanx16_ip", ICLASS_BBE_LANX16_IP,
    0,
    Opcode_bbe_lanx16_ip_encode_fns, 1, Opcode_bbe_lanx16_ip_funcUnit_uses },
  { "bbe_sanx16_ip", ICLASS_BBE_SANX16_IP,
    0,
    Opcode_bbe_sanx16_ip_encode_fns, 1, Opcode_bbe_sanx16_ip_funcUnit_uses },
  { "bbe_lavnx16_xp", ICLASS_BBE_LAVNX16_XP,
    0,
    Opcode_bbe_lavnx16_xp_encode_fns, 1, Opcode_bbe_lavnx16_xp_funcUnit_uses },
  { "bbe_savnx16_xp", ICLASS_BBE_SAVNX16_XP,
    0,
    Opcode_bbe_savnx16_xp_encode_fns, 1, Opcode_bbe_savnx16_xp_funcUnit_uses },
  { "bbe_lapos_pc", ICLASS_BBE_LAPOS_PC,
    0,
    Opcode_bbe_lapos_pc_encode_fns, 1, Opcode_bbe_lapos_pc_funcUnit_uses },
  { "bbe_lanx16_ic", ICLASS_BBE_LANX16_IC,
    0,
    Opcode_bbe_lanx16_ic_encode_fns, 1, Opcode_bbe_lanx16_ic_funcUnit_uses },
  { "bbe_sanx16_ic", ICLASS_BBE_SANX16_IC,
    0,
    Opcode_bbe_sanx16_ic_encode_fns, 1, Opcode_bbe_sanx16_ic_funcUnit_uses },
  { "bbe_selnx16", ICLASS_BBE_SELNX16,
    0,
    Opcode_bbe_selnx16_encode_fns, 0, 0 },
  { "bbe_shflnx16", ICLASS_BBE_SHFLNX16,
    0,
    Opcode_bbe_shflnx16_encode_fns, 0, 0 },
  { "bbe_mulnx16", ICLASS_BBE_MULNX16,
    0,
    Opcode_bbe_mulnx16_encode_fns, 0, 0 },
  { "bbe_mulanx16", ICLASS_BBE_MULANX16,
    0,
    Opcode_bbe_mulanx16_encode_fns, 0, 0 },
  { "bbe_sllinx40", ICLASS_BBE_SLLINX40,
    0,
    Opcode_bbe_sllinx40_encode_fns, 0, 0 },
  { "bbe_slsinx40", ICLASS_BBE_SLSINX40,
    0,
    Opcode_bbe_slsinx40_encode_fns, 0, 0 },
  { "bbe_srlinx40", ICLASS_BBE_SRLINX40,
    0,
    Opcode_bbe_srlinx40_encode_fns, 0, 0 },
  { "bbe_srainx40", ICLASS_BBE_SRAINX40,
    0,
    Opcode_bbe_srainx40_encode_fns, 0, 0 },
  { "bbe_xornx40", ICLASS_BBE_XORNX40,
    0,
    Opcode_bbe_xornx40_encode_fns, 0, 0 },
  { "bbe_andnx40", ICLASS_BBE_ANDNX40,
    0,
    Opcode_bbe_andnx40_encode_fns, 0, 0 },
  { "bbe_ornx40", ICLASS_BBE_ORNX40,
    0,
    Opcode_bbe_ornx40_encode_fns, 0, 0 },
  { "bbe_notnx40", ICLASS_BBE_NOTNX40,
    0,
    Opcode_bbe_notnx40_encode_fns, 0, 0 },
  { "bbe_addnx40", ICLASS_BBE_ADDNX40,
    0,
    Opcode_bbe_addnx40_encode_fns, 0, 0 },
  { "bbe_subnx40", ICLASS_BBE_SUBNX40,
    0,
    Opcode_bbe_subnx40_encode_fns, 0, 0 },
  { "bbe_negnx40", ICLASS_BBE_NEGNX40,
    0,
    Opcode_bbe_negnx40_encode_fns, 0, 0 },
  { "bbe_mulsgnnx40", ICLASS_BBE_MULSGNNX40,
    0,
    Opcode_bbe_mulsgnnx40_encode_fns, 0, 0 },
  { "bbe_nsanx40", ICLASS_BBE_NSANX40,
    0,
    Opcode_bbe_nsanx40_encode_fns, 0, 0 },
  { "bbe_nsaunx40", ICLASS_BBE_NSAUNX40,
    0,
    Opcode_bbe_nsaunx40_encode_fns, 0, 0 },
  { "bbe_satsnx40", ICLASS_BBE_SATSNX40,
    0,
    Opcode_bbe_satsnx40_encode_fns, 0, 0 },
  { "bbe_ltnx40", ICLASS_BBE_LTNX40,
    0,
    Opcode_bbe_ltnx40_encode_fns, 0, 0 },
  { "bbe_lenx40", ICLASS_BBE_LENX40,
    0,
    Opcode_bbe_lenx40_encode_fns, 0, 0 },
  { "bbe_eqnx40", ICLASS_BBE_EQNX40,
    0,
    Opcode_bbe_eqnx40_encode_fns, 0, 0 },
  { "bbe_neqnx40", ICLASS_BBE_NEQNX40,
    0,
    Opcode_bbe_neqnx40_encode_fns, 0, 0 },
  { "bbe_packsnx40", ICLASS_BBE_PACKSNX40,
    0,
    Opcode_bbe_packsnx40_encode_fns, 0, 0 },
  { "bbe_packlnx40", ICLASS_BBE_PACKLNX40,
    0,
    Opcode_bbe_packlnx40_encode_fns, 0, 0 },
  { "bbe_movww", ICLASS_BBE_MOVWW,
    0,
    Opcode_bbe_movww_encode_fns, 0, 0 },
  { "bbe_unpksnx16", ICLASS_BBE_UNPKSNX16,
    0,
    Opcode_bbe_unpksnx16_encode_fns, 0, 0 },
  { "bbe_unpkunx16", ICLASS_BBE_UNPKUNX16,
    0,
    Opcode_bbe_unpkunx16_encode_fns, 0, 0 },
  { "bbe_unpkqnx16", ICLASS_BBE_UNPKQNX16,
    0,
    Opcode_bbe_unpkqnx16_encode_fns, 0, 0 },
  { "bbe_movnx40t", ICLASS_BBE_MOVNX40T,
    0,
    Opcode_bbe_movnx40t_encode_fns, 0, 0 },
  { "bbe_satunx40", ICLASS_BBE_SATUNX40,
    0,
    Opcode_bbe_satunx40_encode_fns, 0, 0 },
  { "bbe_sllnx40", ICLASS_BBE_SLLNX40,
    0,
    Opcode_bbe_sllnx40_encode_fns, 0, 0 },
  { "bbe_srlnx40", ICLASS_BBE_SRLNX40,
    0,
    Opcode_bbe_srlnx40_encode_fns, 0, 0 },
  { "bbe_slanx40", ICLASS_BBE_SLANX40,
    0,
    Opcode_bbe_slanx40_encode_fns, 0, 0 },
  { "bbe_sranx40", ICLASS_BBE_SRANX40,
    0,
    Opcode_bbe_sranx40_encode_fns, 0, 0 },
  { "bbe_slsnx40", ICLASS_BBE_SLSNX40,
    0,
    Opcode_bbe_slsnx40_encode_fns, 0, 0 },
  { "bbe_srsnx40", ICLASS_BBE_SRSNX40,
    0,
    Opcode_bbe_srsnx40_encode_fns, 0, 0 },
  { "bbe_addwnx16", ICLASS_BBE_ADDWNX16,
    0,
    Opcode_bbe_addwnx16_encode_fns, 0, 0 },
  { "bbe_addwanx16", ICLASS_BBE_ADDWANX16,
    0,
    Opcode_bbe_addwanx16_encode_fns, 0, 0 },
  { "bbe_addwunx16", ICLASS_BBE_ADDWUNX16,
    0,
    Opcode_bbe_addwunx16_encode_fns, 0, 0 },
  { "bbe_addwuanx16", ICLASS_BBE_ADDWUANX16,
    0,
    Opcode_bbe_addwuanx16_encode_fns, 0, 0 },
  { "bbe_rmaxnx40_step0", ICLASS_BBE_RMAXNX40_STEP0,
    0,
    Opcode_bbe_rmaxnx40_step0_encode_fns, 0, 0 },
  { "bbe_rmaxnx40_step1", ICLASS_BBE_RMAXNX40_STEP1,
    0,
    Opcode_bbe_rmaxnx40_step1_encode_fns, 0, 0 },
  { "bbe_rminnx40_step0", ICLASS_BBE_RMINNX40_STEP0,
    0,
    Opcode_bbe_rminnx40_step0_encode_fns, 0, 0 },
  { "bbe_rminnx40_step1", ICLASS_BBE_RMINNX40_STEP1,
    0,
    Opcode_bbe_rminnx40_step1_encode_fns, 0, 0 },
  { "bbe_mulsnx16", ICLASS_BBE_MULSNX16,
    0,
    Opcode_bbe_mulsnx16_encode_fns, 0, 0 },
  { "bbe_packvnx40", ICLASS_BBE_PACKVNX40,
    0,
    Opcode_bbe_packvnx40_encode_fns, 0, 0 },
  { "bbe_mulrnx16", ICLASS_BBE_MULRNX16,
    0,
    Opcode_bbe_mulrnx16_encode_fns, 0, 0 },
  { "bbe_rndsadjnx40", ICLASS_BBE_RNDSADJNX40,
    0,
    Opcode_bbe_rndsadjnx40_encode_fns, 0, 0 },
  { "bbe_rndadjnx40", ICLASS_BBE_RNDADJNX40,
    0,
    Opcode_bbe_rndadjnx40_encode_fns, 0, 0 },
  { "bbe_muluunx16", ICLASS_BBE_MULUUNX16,
    0,
    Opcode_bbe_muluunx16_encode_fns, 0, 0 },
  { "bbe_muluuanx16", ICLASS_BBE_MULUUANX16,
    0,
    Opcode_bbe_muluuanx16_encode_fns, 0, 0 },
  { "bbe_mulusnx16", ICLASS_BBE_MULUSNX16,
    0,
    Opcode_bbe_mulusnx16_encode_fns, 0, 0 },
  { "bbe_mulusanx16", ICLASS_BBE_MULUSANX16,
    0,
    Opcode_bbe_mulusanx16_encode_fns, 0, 0 },
  { "bbe_mulusanx16t", ICLASS_BBE_MULUSANX16T,
    0,
    Opcode_bbe_mulusanx16t_encode_fns, 0, 0 },
  { "bbe_mulusrnx16", ICLASS_BBE_MULUSRNX16,
    0,
    Opcode_bbe_mulusrnx16_encode_fns, 0, 0 },
  { "bbe_muluurnx16", ICLASS_BBE_MULUURNX16,
    0,
    Opcode_bbe_muluurnx16_encode_fns, 0, 0 },
  { "bbe_mulanx16t", ICLASS_BBE_MULANX16T,
    0,
    Opcode_bbe_mulanx16t_encode_fns, 0, 0 },
  { "bbe_muluuanx16t", ICLASS_BBE_MULUUANX16T,
    0,
    Opcode_bbe_muluuanx16t_encode_fns, 0, 0 },
  { "bbe_nsanx40c", ICLASS_BBE_NSANX40C,
    0,
    Opcode_bbe_nsanx40c_encode_fns, 0, 0 },
  { "bbe_conjnx40c", ICLASS_BBE_CONJNX40C,
    0,
    Opcode_bbe_conjnx40c_encode_fns, 0, 0 },
  { "bbe_eqnx40c", ICLASS_BBE_EQNX40C,
    0,
    Opcode_bbe_eqnx40c_encode_fns, 0, 0 },
  { "bbe_neqnx40c", ICLASS_BBE_NEQNX40C,
    0,
    Opcode_bbe_neqnx40c_encode_fns, 0, 0 },
  { "bbe_raddnx40c", ICLASS_BBE_RADDNX40C,
    0,
    Opcode_bbe_raddnx40c_encode_fns, 0, 0 },
  { "bbe_mulnx16c", ICLASS_BBE_MULNX16C,
    0,
    Opcode_bbe_mulnx16c_encode_fns, 0, 0 },
  { "bbe_mulanx16c", ICLASS_BBE_MULANX16C,
    0,
    Opcode_bbe_mulanx16c_encode_fns, 0, 0 },
  { "bbe_mulnx16j", ICLASS_BBE_MULNX16J,
    0,
    Opcode_bbe_mulnx16j_encode_fns, 0, 0 },
  { "bbe_mulanx16j", ICLASS_BBE_MULANX16J,
    0,
    Opcode_bbe_mulanx16j_encode_fns, 0, 0 },
  { "bbe_mulsnx16c", ICLASS_BBE_MULSNX16C,
    0,
    Opcode_bbe_mulsnx16c_encode_fns, 0, 0 },
  { "bbe_mulsnx16j", ICLASS_BBE_MULSNX16J,
    0,
    Opcode_bbe_mulsnx16j_encode_fns, 0, 0 },
  { "bbe_maginx16c", ICLASS_BBE_MAGINX16C,
    0,
    Opcode_bbe_maginx16c_encode_fns, 0, 0 },
  { "bbe_magianx16c", ICLASS_BBE_MAGIANX16C,
    0,
    Opcode_bbe_magianx16c_encode_fns, 0, 0 },
  { "bbe_dipacksunx40", ICLASS_BBE_DIPACKSUNX40,
    0,
    Opcode_bbe_dipacksunx40_encode_fns, 0, 0 },
  { "bbe_dipackqunx40", ICLASS_BBE_DIPACKQUNX40,
    0,
    Opcode_bbe_dipackqunx40_encode_fns, 0, 0 },
  { "bbe_dipacklnx40", ICLASS_BBE_DIPACKLNX40,
    0,
    Opcode_bbe_dipacklnx40_encode_fns, 0, 0 },
  { "bbe_dipackpunx40", ICLASS_BBE_DIPACKPUNX40,
    0,
    Opcode_bbe_dipackpunx40_encode_fns, 0, 0 },
  { "bbe_mulrnx16c", ICLASS_BBE_MULRNX16C,
    0,
    Opcode_bbe_mulrnx16c_encode_fns, 0, 0 },
  { "bbe_mulrnx16j", ICLASS_BBE_MULRNX16J,
    0,
    Opcode_bbe_mulrnx16j_encode_fns, 0, 0 },
  { "bbe_magirnx16c", ICLASS_BBE_MAGIRNX16C,
    0,
    Opcode_bbe_magirnx16c_encode_fns, 0, 0 },
  { "bbe_movwa32c", ICLASS_BBE_MOVWA32C,
    0,
    Opcode_bbe_movwa32c_encode_fns, 0, 0 },
  { "bbe_mulanx16ct", ICLASS_BBE_MULANX16CT,
    0,
    Opcode_bbe_mulanx16ct_encode_fns, 0, 0 },
  { "bbe_mulanx16jt", ICLASS_BBE_MULANX16JT,
    0,
    Opcode_bbe_mulanx16jt_encode_fns, 0, 0 },
  { "bbe_selnx16i", ICLASS_BBE_SELNX16I,
    0,
    Opcode_bbe_selnx16i_encode_fns, 0, 0 },
  { "bbe_shflnx16i", ICLASS_BBE_SHFLNX16I,
    0,
    Opcode_bbe_shflnx16i_encode_fns, 0, 0 },
  { "bbe_nsanx16c", ICLASS_BBE_NSANX16C,
    0,
    Opcode_bbe_nsanx16c_encode_fns, 0, 0 },
  { "bbe_conjnx16c", ICLASS_BBE_CONJNX16C,
    0,
    Opcode_bbe_conjnx16c_encode_fns, 0, 0 },
  { "bbe_eqnx16c", ICLASS_BBE_EQNX16C,
    0,
    Opcode_bbe_eqnx16c_encode_fns, 0, 0 },
  { "bbe_neqnx16c", ICLASS_BBE_NEQNX16C,
    0,
    Opcode_bbe_neqnx16c_encode_fns, 0, 0 },
  { "bbe_raddnx16c", ICLASS_BBE_RADDNX16C,
    0,
    Opcode_bbe_raddnx16c_encode_fns, 0, 0 },
  { "bbe_lpnx16_i", ICLASS_BBE_LPNX16_I,
    0,
    Opcode_bbe_lpnx16_i_encode_fns, 1, Opcode_bbe_lpnx16_i_funcUnit_uses },
  { "bbe_lpnx16_ip", ICLASS_BBE_LPNX16_IP,
    0,
    Opcode_bbe_lpnx16_ip_encode_fns, 1, Opcode_bbe_lpnx16_ip_funcUnit_uses },
  { "bbe_lpnx16_x", ICLASS_BBE_LPNX16_X,
    0,
    Opcode_bbe_lpnx16_x_encode_fns, 1, Opcode_bbe_lpnx16_x_funcUnit_uses },
  { "bbe_lpnx16_xp", ICLASS_BBE_LPNX16_XP,
    0,
    Opcode_bbe_lpnx16_xp_encode_fns, 1, Opcode_bbe_lpnx16_xp_funcUnit_uses },
  { "bbe_spnx16_i", ICLASS_BBE_SPNX16_I,
    0,
    Opcode_bbe_spnx16_i_encode_fns, 1, Opcode_bbe_spnx16_i_funcUnit_uses },
  { "bbe_spnx16_ip", ICLASS_BBE_SPNX16_IP,
    0,
    Opcode_bbe_spnx16_ip_encode_fns, 1, Opcode_bbe_spnx16_ip_funcUnit_uses },
  { "bbe_spnx16_x", ICLASS_BBE_SPNX16_X,
    0,
    Opcode_bbe_spnx16_x_encode_fns, 1, Opcode_bbe_spnx16_x_funcUnit_uses },
  { "bbe_spnx16_xp", ICLASS_BBE_SPNX16_XP,
    0,
    Opcode_bbe_spnx16_xp_encode_fns, 1, Opcode_bbe_spnx16_xp_funcUnit_uses },
  { "bbe_movav16c", ICLASS_BBE_MOVAV16C,
    0,
    Opcode_bbe_movav16c_encode_fns, 0, 0 },
  { "bbe_movav16c_s2", ICLASS_BBE_MOVAV16C_S2,
    0,
    Opcode_bbe_movav16c_s2_encode_fns, 0, 0 },
  { "bbe_movva16c", ICLASS_BBE_MOVVA16C,
    0,
    Opcode_bbe_movva16c_encode_fns, 0, 0 },
  { "bbe_mulnx16cpackl", ICLASS_BBE_MULNX16CPACKL,
    0,
    Opcode_bbe_mulnx16cpackl_encode_fns, 0, 0 },
  { "bbe_mulnx16cpackq", ICLASS_BBE_MULNX16CPACKQ,
    0,
    Opcode_bbe_mulnx16cpackq_encode_fns, 0, 0 },
  { "bbe_mulnx16jpackl", ICLASS_BBE_MULNX16JPACKL,
    0,
    Opcode_bbe_mulnx16jpackl_encode_fns, 0, 0 },
  { "bbe_mulnx16jpackq", ICLASS_BBE_MULNX16JPACKQ,
    0,
    Opcode_bbe_mulnx16jpackq_encode_fns, 0, 0 },
  { "bbe_mulnx16cpacks", ICLASS_BBE_MULNX16CPACKS,
    0,
    Opcode_bbe_mulnx16cpacks_encode_fns, 0, 0 },
  { "bbe_mulnx16jpacks", ICLASS_BBE_MULNX16JPACKS,
    0,
    Opcode_bbe_mulnx16jpacks_encode_fns, 0, 0 },
  { "bbe_conjsnx16c", ICLASS_BBE_CONJSNX16C,
    0,
    Opcode_bbe_conjsnx16c_encode_fns, 0, 0 },
  { "bbe_selpcnx16i", ICLASS_BBE_SELPCNX16I,
    0,
    Opcode_bbe_selpcnx16i_encode_fns, 0, 0 },
  { "bbe_extranx16c", ICLASS_BBE_EXTRANX16C,
    0,
    Opcode_bbe_extranx16c_encode_fns, 0, 0 },
  { "bbe_maginx16cpackl", ICLASS_BBE_MAGINX16CPACKL,
    0,
    Opcode_bbe_maginx16cpackl_encode_fns, 0, 0 },
  { "bbe_maginx16cpacksu", ICLASS_BBE_MAGINX16CPACKSU,
    0,
    Opcode_bbe_maginx16cpacksu_encode_fns, 0, 0 },
  { "bbe_maginx16cpackqu", ICLASS_BBE_MAGINX16CPACKQU,
    0,
    Opcode_bbe_maginx16cpackqu_encode_fns, 0, 0 },
  { "bbe_movidxinx16t", ICLASS_BBE_MOVIDXINX16T,
    0,
    Opcode_bbe_movidxinx16t_encode_fns, 0, 0 },
  { "bbe_raddsnx16c", ICLASS_BBE_RADDSNX16C,
    0,
    Opcode_bbe_raddsnx16c_encode_fns, 0, 0 },
  { "bbe_raddnx16ct", ICLASS_BBE_RADDNX16CT,
    0,
    Opcode_bbe_raddnx16ct_encode_fns, 0, 0 },
  { "bbe_raddnx16cf", ICLASS_BBE_RADDNX16CF,
    0,
    Opcode_bbe_raddnx16cf_encode_fns, 0, 0 },
  { "bbe_conjnx16ct", ICLASS_BBE_CONJNX16CT,
    0,
    Opcode_bbe_conjnx16ct_encode_fns, 0, 0 },
  { "bbe_conjnx16cf", ICLASS_BBE_CONJNX16CF,
    0,
    Opcode_bbe_conjnx16cf_encode_fns, 0, 0 },
  { "bbe_conjsnx16ct", ICLASS_BBE_CONJSNX16CT,
    0,
    Opcode_bbe_conjsnx16ct_encode_fns, 0, 0 },
  { "bbe_conjsnx16cf", ICLASS_BBE_CONJSNX16CF,
    0,
    Opcode_bbe_conjsnx16cf_encode_fns, 0, 0 },
  { "bbe_raddsnx16ct", ICLASS_BBE_RADDSNX16CT,
    0,
    Opcode_bbe_raddsnx16ct_encode_fns, 0, 0 },
  { "bbe_raddsnx16cf", ICLASS_BBE_RADDSNX16CF,
    0,
    Opcode_bbe_raddsnx16cf_encode_fns, 0, 0 },
  { "bbe_movpint16", ICLASS_BBE_MOVPINT16,
    0,
    Opcode_bbe_movpint16_encode_fns, 0, 0 },
  { "bbe_movpa16", ICLASS_BBE_MOVPA16,
    0,
    Opcode_bbe_movpa16_encode_fns, 0, 0 },
  { "bbe_mulnx16packp", ICLASS_BBE_MULNX16PACKP,
    0,
    Opcode_bbe_mulnx16packp_encode_fns, 0, 0 },
  { "bbe_mulnx16cpackp", ICLASS_BBE_MULNX16CPACKP,
    0,
    Opcode_bbe_mulnx16cpackp_encode_fns, 0, 0 },
  { "bbe_mulnx16jpackp", ICLASS_BBE_MULNX16JPACKP,
    0,
    Opcode_bbe_mulnx16jpackp_encode_fns, 0, 0 },
  { "bbe_maginx16cpackpu", ICLASS_BBE_MAGINX16CPACKPU,
    0,
    Opcode_bbe_maginx16cpackpu_encode_fns, 0, 0 },
  { "bbe_addmod16u", ICLASS_BBE_ADDMOD16U,
    0,
    Opcode_bbe_addmod16u_encode_fns, 0, 0 },
  { "bbe_sqzn", ICLASS_BBE_SQZN,
    0,
    Opcode_bbe_sqzn_encode_fns, 0, 0 },
  { "bbe_unsqzn", ICLASS_BBE_UNSQZN,
    0,
    Opcode_bbe_unsqzn_encode_fns, 0, 0 },
  { "bbe_mulnx16pr", ICLASS_BBE_MULNX16PR,
    0,
    Opcode_bbe_mulnx16pr_encode_fns, 0, 0 },
  { "bbe_mulanx16pr", ICLASS_BBE_MULANX16PR,
    0,
    Opcode_bbe_mulanx16pr_encode_fns, 0, 0 },
  { "bbe_mulrnx16pr", ICLASS_BBE_MULRNX16PR,
    0,
    Opcode_bbe_mulrnx16pr_encode_fns, 0, 0 },
  { "bbe_movidxnx16t", ICLASS_BBE_MOVIDXNX16T,
    0,
    Opcode_bbe_movidxnx16t_encode_fns, 0, 0 },
  { "bbe_movidxnx16f", ICLASS_BBE_MOVIDXNX16F,
    0,
    Opcode_bbe_movidxnx16f_encode_fns, 0, 0 },
  { "bbe_selunx16", ICLASS_BBE_SELUNX16,
    0,
    Opcode_bbe_selunx16_encode_fns, 0, 0 },
  { "bbe_shflunx16", ICLASS_BBE_SHFLUNX16,
    0,
    Opcode_bbe_shflunx16_encode_fns, 0, 0 },
  { "bbe_selprnx16i", ICLASS_BBE_SELPRNX16I,
    0,
    Opcode_bbe_selprnx16i_encode_fns, 0, 0 },
  { "bbe_extrbn", ICLASS_BBE_EXTRBN,
    0,
    Opcode_bbe_extrbn_encode_fns, 0, 0 },
  { "bbe_extranx16", ICLASS_BBE_EXTRANX16,
    0,
    Opcode_bbe_extranx16_encode_fns, 0, 0 },
  { "bbe_l32x", ICLASS_BBE_L32X,
    0,
    Opcode_bbe_l32x_encode_fns, 1, Opcode_bbe_l32x_funcUnit_uses },
  { "bbe_l32xp", ICLASS_BBE_L32XP,
    0,
    Opcode_bbe_l32xp_encode_fns, 1, Opcode_bbe_l32xp_funcUnit_uses },
  { "bbe_l32ip", ICLASS_BBE_L32IP,
    0,
    Opcode_bbe_l32ip_encode_fns, 1, Opcode_bbe_l32ip_funcUnit_uses },
  { "bbe_l32i_n_s1", ICLASS_BBE_L32I_N_S1,
    0,
    Opcode_bbe_l32i_n_s1_encode_fns, 1, Opcode_bbe_l32i_n_s1_funcUnit_uses },
  { "bbe_l16si_s1", ICLASS_BBE_L16SI_S1,
    0,
    Opcode_bbe_l16si_s1_encode_fns, 1, Opcode_bbe_l16si_s1_funcUnit_uses },
  { "bbe_polynx16_off", ICLASS_BBE_POLYNX16_OFF,
    0,
    Opcode_bbe_polynx16_off_encode_fns, 0, 0 },
  { "bbe_addsr1rnx16", ICLASS_BBE_ADDSR1RNX16,
    0,
    Opcode_bbe_addsr1rnx16_encode_fns, 0, 0 },
  { "bbe_subsr1rnx16", ICLASS_BBE_SUBSR1RNX16,
    0,
    Opcode_bbe_subsr1rnx16_encode_fns, 0, 0 },
  { "bbe_descrnx8c", ICLASS_BBE_DESCRNX8C,
    0,
    Opcode_bbe_descrnx8c_encode_fns, 0, 0 },
  { "bbe_descrnx16c", ICLASS_BBE_DESCRNX16C,
    0,
    Opcode_bbe_descrnx16c_encode_fns, 0, 0 },
  { "bbe_descrnx16", ICLASS_BBE_DESCRNX16,
    0,
    Opcode_bbe_descrnx16_encode_fns, 0, 0 },
  { "bbe_dselnx16i", ICLASS_BBE_DSELNX16I,
    0,
    Opcode_bbe_dselnx16i_encode_fns, 0, 0 },
  { "bbe_dselnx16i_h", ICLASS_BBE_DSELNX16I_H,
    0,
    Opcode_bbe_dselnx16i_h_encode_fns, 0, 0 },
  { "bbe_bmaxabsnx16", ICLASS_BBE_BMAXABSNX16,
    0,
    Opcode_bbe_bmaxabsnx16_encode_fns, 0, 0 },
  { "bbe_movpint40", ICLASS_BBE_MOVPINT40,
    0,
    Opcode_bbe_movpint40_encode_fns, 0, 0 },
  { "bbe_movpa32", ICLASS_BBE_MOVPA32,
    0,
    Opcode_bbe_movpa32_encode_fns, 0, 0 },
  { "bbe_unpkpnx16", ICLASS_BBE_UNPKPNX16,
    0,
    Opcode_bbe_unpkpnx16_encode_fns, 0, 0 },
  { "bbe_packpnx40", ICLASS_BBE_PACKPNX40,
    0,
    Opcode_bbe_packpnx40_encode_fns, 0, 0 },
  { "bbe_movvint16", ICLASS_BBE_MOVVINT16,
    0,
    Opcode_bbe_movvint16_encode_fns, 0, 0 },
  { "bbe_movqint16", ICLASS_BBE_MOVQINT16,
    0,
    Opcode_bbe_movqint16_encode_fns, 0, 0 },
  { "bbe_movqa16", ICLASS_BBE_MOVQA16,
    0,
    Opcode_bbe_movqa16_encode_fns, 0, 0 },
  { "bbe_movvinx16", ICLASS_BBE_MOVVINX16,
    0,
    Opcode_bbe_movvinx16_encode_fns, 0, 0 },
  { "bbe_seqnx16", ICLASS_BBE_SEQNX16,
    0,
    Opcode_bbe_seqnx16_encode_fns, 0, 0 },
  { "bbe_mulnx16packl", ICLASS_BBE_MULNX16PACKL,
    0,
    Opcode_bbe_mulnx16packl_encode_fns, 0, 0 },
  { "bbe_mulnx16packq", ICLASS_BBE_MULNX16PACKQ,
    0,
    Opcode_bbe_mulnx16packq_encode_fns, 0, 0 },
  { "bbe_movav16", ICLASS_BBE_MOVAV16,
    0,
    Opcode_bbe_movav16_encode_fns, 0, 0 },
  { "bbe_movav16_s2", ICLASS_BBE_MOVAV16_S2,
    0,
    Opcode_bbe_movav16_s2_encode_fns, 0, 0 },
  { "bbe_movavu16", ICLASS_BBE_MOVAVU16,
    0,
    Opcode_bbe_movavu16_encode_fns, 0, 0 },
  { "bbe_movavu16_s2", ICLASS_BBE_MOVAVU16_S2,
    0,
    Opcode_bbe_movavu16_s2_encode_fns, 0, 0 },
  { "bbe_extrnx16", ICLASS_BBE_EXTRNX16,
    0,
    Opcode_bbe_extrnx16_encode_fns, 0, 0 },
  { "bbe_movwint40", ICLASS_BBE_MOVWINT40,
    0,
    Opcode_bbe_movwint40_encode_fns, 0, 0 },
  { "bbe_movqint40", ICLASS_BBE_MOVQINT40,
    0,
    Opcode_bbe_movqint40_encode_fns, 0, 0 },
  { "bbe_movwinx40", ICLASS_BBE_MOVWINX40,
    0,
    Opcode_bbe_movwinx40_encode_fns, 0, 0 },
  { "bbe_raddsnx16", ICLASS_BBE_RADDSNX16,
    0,
    Opcode_bbe_raddsnx16_encode_fns, 0, 0 },
  { "bbe_raddsnx16t", ICLASS_BBE_RADDSNX16T,
    0,
    Opcode_bbe_raddsnx16t_encode_fns, 0, 0 },
  { "bbe_raddsnx16f", ICLASS_BBE_RADDSNX16F,
    0,
    Opcode_bbe_raddsnx16f_encode_fns, 0, 0 },
  { "bbe_packqnx40", ICLASS_BBE_PACKQNX40,
    0,
    Opcode_bbe_packqnx40_encode_fns, 0, 0 },
  { "bbe_nandnx40", ICLASS_BBE_NANDNX40,
    0,
    Opcode_bbe_nandnx40_encode_fns, 0, 0 },
  { "bbe_shflnx40i", ICLASS_BBE_SHFLNX40I,
    0,
    Opcode_bbe_shflnx40i_encode_fns, 0, 0 },
  { "bbe_selnx40i", ICLASS_BBE_SELNX40I,
    0,
    Opcode_bbe_selnx40i_encode_fns, 0, 0 },
  { "bbe_movwa32", ICLASS_BBE_MOVWA32,
    0,
    Opcode_bbe_movwa32_encode_fns, 0, 0 },
  { "bbe_movwa40", ICLASS_BBE_MOVWA40,
    0,
    Opcode_bbe_movwa40_encode_fns, 0, 0 },
  { "bbe_movwau32", ICLASS_BBE_MOVWAU32,
    0,
    Opcode_bbe_movwau32_encode_fns, 0, 0 },
  { "bbe_movaw32", ICLASS_BBE_MOVAW32,
    0,
    Opcode_bbe_movaw32_encode_fns, 0, 0 },
  { "bbe_movawu32", ICLASS_BBE_MOVAWU32,
    0,
    Opcode_bbe_movawu32_encode_fns, 0, 0 },
  { "bbe_movaw40h", ICLASS_BBE_MOVAW40H,
    0,
    Opcode_bbe_movaw40h_encode_fns, 0, 0 },
  { "bbe_movqa32", ICLASS_BBE_MOVQA32,
    0,
    Opcode_bbe_movqa32_encode_fns, 0, 0 },
  { "bbe_seqnx40", ICLASS_BBE_SEQNX40,
    0,
    Opcode_bbe_seqnx40_encode_fns, 0, 0 },
  { "bbe_raddnx40", ICLASS_BBE_RADDNX40,
    0,
    Opcode_bbe_raddnx40_encode_fns, 0, 0 },
  { "bbe_movvwl", ICLASS_BBE_MOVVWL,
    0,
    Opcode_bbe_movvwl_encode_fns, 0, 0 },
  { "bbe_movsvwl", ICLASS_BBE_MOVSVWL,
    0,
    Opcode_bbe_movsvwl_encode_fns, 0, 0 },
  { "bbe_movwvl", ICLASS_BBE_MOVWVL,
    0,
    Opcode_bbe_movwvl_encode_fns, 0, 0 },
  { "bbe_movwv", ICLASS_BBE_MOVWV,
    0,
    Opcode_bbe_movwv_encode_fns, 0, 0 },
  { "bbe_movswvl", ICLASS_BBE_MOVSWVL,
    0,
    Opcode_bbe_movswvl_encode_fns, 0, 0 },
  { "bbe_movswv", ICLASS_BBE_MOVSWV,
    0,
    Opcode_bbe_movswv_encode_fns, 0, 0 },
  { "bbe_movvwll", ICLASS_BBE_MOVVWLL,
    0,
    Opcode_bbe_movvwll_encode_fns, 0, 0 },
  { "bbe_movwvll", ICLASS_BBE_MOVWVLL,
    0,
    Opcode_bbe_movwvll_encode_fns, 0, 0 },
  { "bbe_movw2vl", ICLASS_BBE_MOVW2VL,
    0,
    Opcode_bbe_movw2vl_encode_fns, 0, 0 },
  { "bbe_movvwh", ICLASS_BBE_MOVVWH,
    0,
    Opcode_bbe_movvwh_encode_fns, 0, 0 },
  { "bbe_movsvwh", ICLASS_BBE_MOVSVWH,
    0,
    Opcode_bbe_movsvwh_encode_fns, 0, 0 },
  { "bbe_movvwlh", ICLASS_BBE_MOVVWLH,
    0,
    Opcode_bbe_movvwlh_encode_fns, 0, 0 },
  { "bbe_movvwhl", ICLASS_BBE_MOVVWHL,
    0,
    Opcode_bbe_movvwhl_encode_fns, 0, 0 },
  { "bbe_movvwhh", ICLASS_BBE_MOVVWHH,
    0,
    Opcode_bbe_movvwhh_encode_fns, 0, 0 },
  { "bbe_lv4x16_i", ICLASS_BBE_LV4X16_I,
    0,
    Opcode_bbe_lv4x16_i_encode_fns, 1, Opcode_bbe_lv4x16_i_funcUnit_uses },
  { "bbe_sv4x16_i", ICLASS_BBE_SV4X16_I,
    0,
    Opcode_bbe_sv4x16_i_encode_fns, 1, Opcode_bbe_sv4x16_i_funcUnit_uses },
  { "bbe_movw2vh", ICLASS_BBE_MOVW2VH,
    0,
    Opcode_bbe_movw2vh_encode_fns, 0, 0 },
  { "bbe_lvnx16f_i", ICLASS_BBE_LVNX16F_I,
    0,
    Opcode_bbe_lvnx16f_i_encode_fns, 1, Opcode_bbe_lvnx16f_i_funcUnit_uses },
  { "bbe_lvnx16f_ip", ICLASS_BBE_LVNX16F_IP,
    0,
    Opcode_bbe_lvnx16f_ip_encode_fns, 1, Opcode_bbe_lvnx16f_ip_funcUnit_uses },
  { "bbe_lvnx16f_x", ICLASS_BBE_LVNX16F_X,
    0,
    Opcode_bbe_lvnx16f_x_encode_fns, 1, Opcode_bbe_lvnx16f_x_funcUnit_uses },
  { "bbe_lvnx16f_xp", ICLASS_BBE_LVNX16F_XP,
    0,
    Opcode_bbe_lvnx16f_xp_encode_fns, 1, Opcode_bbe_lvnx16f_xp_funcUnit_uses },
  { "bbe_svnx16f_i", ICLASS_BBE_SVNX16F_I,
    0,
    Opcode_bbe_svnx16f_i_encode_fns, 1, Opcode_bbe_svnx16f_i_funcUnit_uses },
  { "bbe_svnx16f_ip", ICLASS_BBE_SVNX16F_IP,
    0,
    Opcode_bbe_svnx16f_ip_encode_fns, 1, Opcode_bbe_svnx16f_ip_funcUnit_uses },
  { "bbe_svnx16f_x", ICLASS_BBE_SVNX16F_X,
    0,
    Opcode_bbe_svnx16f_x_encode_fns, 1, Opcode_bbe_svnx16f_x_funcUnit_uses },
  { "bbe_svnx16f_xp", ICLASS_BBE_SVNX16F_XP,
    0,
    Opcode_bbe_svnx16f_xp_encode_fns, 1, Opcode_bbe_svnx16f_xp_funcUnit_uses },
  { "bbe_lvnx16f_ic", ICLASS_BBE_LVNX16F_IC,
    0,
    Opcode_bbe_lvnx16f_ic_encode_fns, 1, Opcode_bbe_lvnx16f_ic_funcUnit_uses },
  { "bbe_svnx16f_ic", ICLASS_BBE_SVNX16F_IC,
    0,
    Opcode_bbe_svnx16f_ic_encode_fns, 1, Opcode_bbe_svnx16f_ic_funcUnit_uses },
  { "bbe_absnx16", ICLASS_BBE_ABSNX16,
    0,
    Opcode_bbe_absnx16_encode_fns, 0, 0 },
  { "bbe_abssnx16", ICLASS_BBE_ABSSNX16,
    0,
    Opcode_bbe_abssnx16_encode_fns, 0, 0 },
  { "bbe_absnx40", ICLASS_BBE_ABSNX40,
    0,
    Opcode_bbe_absnx40_encode_fns, 0, 0 },
  { "lsi", ICLASS_LSI,
    0,
    Opcode_lsi_encode_fns, 1, Opcode_lsi_funcUnit_uses },
  { "lsip", ICLASS_LSIP,
    0,
    Opcode_lsip_encode_fns, 1, Opcode_lsip_funcUnit_uses },
  { "lsx", ICLASS_LSX,
    0,
    Opcode_lsx_encode_fns, 1, Opcode_lsx_funcUnit_uses },
  { "lsxp", ICLASS_LSXP,
    0,
    Opcode_lsxp_encode_fns, 1, Opcode_lsxp_funcUnit_uses },
  { "ssi", ICLASS_SSI,
    0,
    Opcode_ssi_encode_fns, 1, Opcode_ssi_funcUnit_uses },
  { "ssip", ICLASS_SSIP,
    0,
    Opcode_ssip_encode_fns, 1, Opcode_ssip_funcUnit_uses },
  { "ssx", ICLASS_SSX,
    0,
    Opcode_ssx_encode_fns, 1, Opcode_ssx_funcUnit_uses },
  { "ssxp", ICLASS_SSXP,
    0,
    Opcode_ssxp_encode_fns, 1, Opcode_ssxp_funcUnit_uses },
  { "abs.s", ICLASS_ABS_S,
    0,
    Opcode_abs_s_encode_fns, 0, 0 },
  { "neg.s", ICLASS_NEG_S,
    0,
    Opcode_neg_s_encode_fns, 0, 0 },
  { "mov.s", ICLASS_MOV_S,
    0,
    Opcode_mov_s_encode_fns, 0, 0 },
  { "moveqz.s", ICLASS_MOVEQZ_S,
    0,
    Opcode_moveqz_s_encode_fns, 0, 0 },
  { "movnez.s", ICLASS_MOVNEZ_S,
    0,
    Opcode_movnez_s_encode_fns, 0, 0 },
  { "movltz.s", ICLASS_MOVLTZ_S,
    0,
    Opcode_movltz_s_encode_fns, 0, 0 },
  { "movgez.s", ICLASS_MOVGEZ_S,
    0,
    Opcode_movgez_s_encode_fns, 0, 0 },
  { "movf.s", ICLASS_MOVF_S,
    0,
    Opcode_movf_s_encode_fns, 0, 0 },
  { "movt.s", ICLASS_MOVT_S,
    0,
    Opcode_movt_s_encode_fns, 0, 0 },
  { "wfr", ICLASS_WFR,
    0,
    Opcode_wfr_encode_fns, 0, 0 },
  { "rfr", ICLASS_RFR,
    0,
    Opcode_rfr_encode_fns, 0, 0 },
  { "round.s", ICLASS_ROUND_S,
    0,
    Opcode_round_s_encode_fns, 0, 0 },
  { "ceil.s", ICLASS_CEIL_S,
    0,
    Opcode_ceil_s_encode_fns, 0, 0 },
  { "floor.s", ICLASS_FLOOR_S,
    0,
    Opcode_floor_s_encode_fns, 0, 0 },
  { "trunc.s", ICLASS_TRUNC_S,
    0,
    Opcode_trunc_s_encode_fns, 0, 0 },
  { "utrunc.s", ICLASS_UTRUNC_S,
    0,
    Opcode_utrunc_s_encode_fns, 0, 0 },
  { "float.s", ICLASS_FLOAT_S,
    0,
    Opcode_float_s_encode_fns, 0, 0 },
  { "ufloat.s", ICLASS_UFLOAT_S,
    0,
    Opcode_ufloat_s_encode_fns, 0, 0 },
  { "un.s", ICLASS_UN_S,
    0,
    Opcode_un_s_encode_fns, 0, 0 },
  { "ult.s", ICLASS_ULT_S,
    0,
    Opcode_ult_s_encode_fns, 0, 0 },
  { "ule.s", ICLASS_ULE_S,
    0,
    Opcode_ule_s_encode_fns, 0, 0 },
  { "ueq.s", ICLASS_UEQ_S,
    0,
    Opcode_ueq_s_encode_fns, 0, 0 },
  { "olt.s", ICLASS_OLT_S,
    0,
    Opcode_olt_s_encode_fns, 0, 0 },
  { "ole.s", ICLASS_OLE_S,
    0,
    Opcode_ole_s_encode_fns, 0, 0 },
  { "oeq.s", ICLASS_OEQ_S,
    0,
    Opcode_oeq_s_encode_fns, 0, 0 },
  { "add.s", ICLASS_ADD_S,
    0,
    Opcode_add_s_encode_fns, 0, 0 },
  { "sub.s", ICLASS_SUB_S,
    0,
    Opcode_sub_s_encode_fns, 0, 0 },
  { "mul.s", ICLASS_MUL_S,
    0,
    Opcode_mul_s_encode_fns, 0, 0 },
  { "madd.s", ICLASS_MADD_S,
    0,
    Opcode_madd_s_encode_fns, 0, 0 },
  { "msub.s", ICLASS_MSUB_S,
    0,
    Opcode_msub_s_encode_fns, 0, 0 },
  { "sqrt0.s", ICLASS_SQRT0_S,
    0,
    Opcode_sqrt0_s_encode_fns, 0, 0 },
  { "div0.s", ICLASS_DIV0_S,
    0,
    Opcode_div0_s_encode_fns, 0, 0 },
  { "recip0.s", ICLASS_RECIP0_S,
    0,
    Opcode_recip0_s_encode_fns, 0, 0 },
  { "rsqrt0.s", ICLASS_RSQRT0_S,
    0,
    Opcode_rsqrt0_s_encode_fns, 0, 0 },
  { "maddn.s", ICLASS_MADDN_S,
    0,
    Opcode_maddn_s_encode_fns, 0, 0 },
  { "divn.s", ICLASS_DIVN_S,
    0,
    Opcode_divn_s_encode_fns, 0, 0 },
  { "const.s", ICLASS_CONST_S,
    0,
    Opcode_const_s_encode_fns, 0, 0 },
  { "nexp01.s", ICLASS_NEXP01_S,
    0,
    Opcode_nexp01_s_encode_fns, 0, 0 },
  { "addexp.s", ICLASS_ADDEXP_S,
    0,
    Opcode_addexp_s_encode_fns, 0, 0 },
  { "addexpm.s", ICLASS_ADDEXPM_S,
    0,
    Opcode_addexpm_s_encode_fns, 0, 0 },
  { "mkdadj.s", ICLASS_MKDADJ_S,
    0,
    Opcode_mkdadj_s_encode_fns, 0, 0 },
  { "mksadj.s", ICLASS_MKSADJ_S,
    0,
    Opcode_mksadj_s_encode_fns, 0, 0 },
  { "bbx_lvnx24_i", ICLASS_BBX_LVNX24_I,
    0,
    Opcode_bbx_lvnx24_i_encode_fns, 1, Opcode_bbx_lvnx24_i_funcUnit_uses },
  { "bbx_lvnx24_ip", ICLASS_BBX_LVNX24_IP,
    0,
    Opcode_bbx_lvnx24_ip_encode_fns, 1, Opcode_bbx_lvnx24_ip_funcUnit_uses },
  { "bbx_svnx24u_i", ICLASS_BBX_SVNX24U_I,
    0,
    Opcode_bbx_svnx24u_i_encode_fns, 1, Opcode_bbx_svnx24u_i_funcUnit_uses },
  { "bbx_svnx24u_ip", ICLASS_BBX_SVNX24U_IP,
    0,
    Opcode_bbx_svnx24u_ip_encode_fns, 1, Opcode_bbx_svnx24u_ip_funcUnit_uses },
  { "bbx_svnx24_i", ICLASS_BBX_SVNX24_I,
    0,
    Opcode_bbx_svnx24_i_encode_fns, 1, Opcode_bbx_svnx24_i_funcUnit_uses },
  { "bbx_svnx24_ip", ICLASS_BBX_SVNX24_IP,
    0,
    Opcode_bbx_svnx24_ip_encode_fns, 1, Opcode_bbx_svnx24_ip_funcUnit_uses },
  { "bbx_slv128_i", ICLASS_BBX_SLV128_I,
    0,
    Opcode_bbx_slv128_i_encode_fns, 1, Opcode_bbx_slv128_i_funcUnit_uses },
  { "bbx_lvnx24_x", ICLASS_BBX_LVNX24_X,
    0,
    Opcode_bbx_lvnx24_x_encode_fns, 1, Opcode_bbx_lvnx24_x_funcUnit_uses },
  { "bbx_lvnx24_xp", ICLASS_BBX_LVNX24_XP,
    0,
    Opcode_bbx_lvnx24_xp_encode_fns, 1, Opcode_bbx_lvnx24_xp_funcUnit_uses },
  { "bbx_svnx24u_x", ICLASS_BBX_SVNX24U_X,
    0,
    Opcode_bbx_svnx24u_x_encode_fns, 1, Opcode_bbx_svnx24u_x_funcUnit_uses },
  { "bbx_svnx24u_xp", ICLASS_BBX_SVNX24U_XP,
    0,
    Opcode_bbx_svnx24u_xp_encode_fns, 1, Opcode_bbx_svnx24u_xp_funcUnit_uses },
  { "bbx_svnx24_x", ICLASS_BBX_SVNX24_X,
    0,
    Opcode_bbx_svnx24_x_encode_fns, 1, Opcode_bbx_svnx24_x_funcUnit_uses },
  { "bbx_svnx24_xp", ICLASS_BBX_SVNX24_XP,
    0,
    Opcode_bbx_svnx24_xp_encode_fns, 1, Opcode_bbx_svnx24_xp_funcUnit_uses },
  { "bbx_addnx24", ICLASS_BBX_ADDNX24,
    0,
    Opcode_bbx_addnx24_encode_fns, 0, 0 },
  { "bbx_addnx24t", ICLASS_BBX_ADDNX24T,
    0,
    Opcode_bbx_addnx24t_encode_fns, 0, 0 },
  { "bbx_addsnx24", ICLASS_BBX_ADDSNX24,
    0,
    Opcode_bbx_addsnx24_encode_fns, 0, 0 },
  { "bbx_addsnx24t", ICLASS_BBX_ADDSNX24T,
    0,
    Opcode_bbx_addsnx24t_encode_fns, 0, 0 },
  { "bbx_subnx24", ICLASS_BBX_SUBNX24,
    0,
    Opcode_bbx_subnx24_encode_fns, 0, 0 },
  { "bbx_subnx24t", ICLASS_BBX_SUBNX24T,
    0,
    Opcode_bbx_subnx24t_encode_fns, 0, 0 },
  { "bbx_subsnx24", ICLASS_BBX_SUBSNX24,
    0,
    Opcode_bbx_subsnx24_encode_fns, 0, 0 },
  { "bbx_subsnx24t", ICLASS_BBX_SUBSNX24T,
    0,
    Opcode_bbx_subsnx24t_encode_fns, 0, 0 },
  { "bbx_absnx24", ICLASS_BBX_ABSNX24,
    0,
    Opcode_bbx_absnx24_encode_fns, 0, 0 },
  { "bbx_absnx24t", ICLASS_BBX_ABSNX24T,
    0,
    Opcode_bbx_absnx24t_encode_fns, 0, 0 },
  { "bbx_negnx24", ICLASS_BBX_NEGNX24,
    0,
    Opcode_bbx_negnx24_encode_fns, 0, 0 },
  { "bbx_negnx24t", ICLASS_BBX_NEGNX24T,
    0,
    Opcode_bbx_negnx24t_encode_fns, 0, 0 },
  { "bbx_conjnx24", ICLASS_BBX_CONJNX24,
    0,
    Opcode_bbx_conjnx24_encode_fns, 0, 0 },
  { "bbx_conjnx24t", ICLASS_BBX_CONJNX24T,
    0,
    Opcode_bbx_conjnx24t_encode_fns, 0, 0 },
  { "bbx_raddnx24", ICLASS_BBX_RADDNX24,
    0,
    Opcode_bbx_raddnx24_encode_fns, 0, 0 },
  { "bbx_raddnx24t", ICLASS_BBX_RADDNX24T,
    0,
    Opcode_bbx_raddnx24t_encode_fns, 0, 0 },
  { "bbx_raddsnx24", ICLASS_BBX_RADDSNX24,
    0,
    Opcode_bbx_raddsnx24_encode_fns, 0, 0 },
  { "bbx_raddsnx24t", ICLASS_BBX_RADDSNX24T,
    0,
    Opcode_bbx_raddsnx24t_encode_fns, 0, 0 },
  { "bbx_ravgnx24", ICLASS_BBX_RAVGNX24,
    0,
    Opcode_bbx_ravgnx24_encode_fns, 0, 0 },
  { "bbx_nsanx24", ICLASS_BBX_NSANX24,
    0,
    Opcode_bbx_nsanx24_encode_fns, 0, 0 },
  { "bbx_nsanx24c", ICLASS_BBX_NSANX24C,
    0,
    Opcode_bbx_nsanx24c_encode_fns, 0, 0 },
  { "bbx_nsaunx24", ICLASS_BBX_NSAUNX24,
    0,
    Opcode_bbx_nsaunx24_encode_fns, 0, 0 },
  { "bbx_maxnx24", ICLASS_BBX_MAXNX24,
    0,
    Opcode_bbx_maxnx24_encode_fns, 0, 0 },
  { "bbx_maxnx24t", ICLASS_BBX_MAXNX24T,
    0,
    Opcode_bbx_maxnx24t_encode_fns, 0, 0 },
  { "bbx_maxunx24", ICLASS_BBX_MAXUNX24,
    0,
    Opcode_bbx_maxunx24_encode_fns, 0, 0 },
  { "bbx_maxunx24t", ICLASS_BBX_MAXUNX24T,
    0,
    Opcode_bbx_maxunx24t_encode_fns, 0, 0 },
  { "bbx_minnx24", ICLASS_BBX_MINNX24,
    0,
    Opcode_bbx_minnx24_encode_fns, 0, 0 },
  { "bbx_minnx24t", ICLASS_BBX_MINNX24T,
    0,
    Opcode_bbx_minnx24t_encode_fns, 0, 0 },
  { "bbx_minunx24", ICLASS_BBX_MINUNX24,
    0,
    Opcode_bbx_minunx24_encode_fns, 0, 0 },
  { "bbx_minunx24t", ICLASS_BBX_MINUNX24T,
    0,
    Opcode_bbx_minunx24t_encode_fns, 0, 0 },
  { "bbx_mixnx24c", ICLASS_BBX_MIXNX24C,
    0,
    Opcode_bbx_mixnx24c_encode_fns, 0, 0 },
  { "bbx_rmaxnx24", ICLASS_BBX_RMAXNX24,
    0,
    Opcode_bbx_rmaxnx24_encode_fns, 0, 0 },
  { "bbx_rmaxnx24t", ICLASS_BBX_RMAXNX24T,
    0,
    Opcode_bbx_rmaxnx24t_encode_fns, 0, 0 },
  { "bbx_rmaxunx24", ICLASS_BBX_RMAXUNX24,
    0,
    Opcode_bbx_rmaxunx24_encode_fns, 0, 0 },
  { "bbx_rmaxunx24t", ICLASS_BBX_RMAXUNX24T,
    0,
    Opcode_bbx_rmaxunx24t_encode_fns, 0, 0 },
  { "bbx_rminnx24", ICLASS_BBX_RMINNX24,
    0,
    Opcode_bbx_rminnx24_encode_fns, 0, 0 },
  { "bbx_rminnx24t", ICLASS_BBX_RMINNX24T,
    0,
    Opcode_bbx_rminnx24t_encode_fns, 0, 0 },
  { "bbx_rminunx24", ICLASS_BBX_RMINUNX24,
    0,
    Opcode_bbx_rminunx24_encode_fns, 0, 0 },
  { "bbx_rminunx24t", ICLASS_BBX_RMINUNX24T,
    0,
    Opcode_bbx_rminunx24t_encode_fns, 0, 0 },
  { "bbx_popcnx24", ICLASS_BBX_POPCNX24,
    0,
    Opcode_bbx_popcnx24_encode_fns, 0, 0 },
  { "bbx_movl2l", ICLASS_BBX_MOVL2L,
    0,
    Opcode_bbx_movl2l_encode_fns, 0, 0 },
  { "bbx_movl2lt", ICLASS_BBX_MOVL2LT,
    0,
    Opcode_bbx_movl2lt_encode_fns, 0, 0 },
  { "bbx_movn2l", ICLASS_BBX_MOVN2L,
    0,
    Opcode_bbx_movn2l_encode_fns, 0, 0 },
  { "bbx_movn2lt", ICLASS_BBX_MOVN2LT,
    0,
    Opcode_bbx_movn2lt_encode_fns, 0, 0 },
  { "bbx_movun2l", ICLASS_BBX_MOVUN2L,
    0,
    Opcode_bbx_movun2l_encode_fns, 0, 0 },
  { "bbx_movun2lt", ICLASS_BBX_MOVUN2LT,
    0,
    Opcode_bbx_movun2lt_encode_fns, 0, 0 },
  { "bbx_movsl2n", ICLASS_BBX_MOVSL2N,
    0,
    Opcode_bbx_movsl2n_encode_fns, 0, 0 },
  { "bbx_movsl2nt", ICLASS_BBX_MOVSL2NT,
    0,
    Opcode_bbx_movsl2nt_encode_fns, 0, 0 },
  { "bbx_movhl2n", ICLASS_BBX_MOVHL2N,
    0,
    Opcode_bbx_movhl2n_encode_fns, 0, 0 },
  { "bbx_movhl2nt", ICLASS_BBX_MOVHL2NT,
    0,
    Opcode_bbx_movhl2nt_encode_fns, 0, 0 },
  { "bbx_movll2n", ICLASS_BBX_MOVLL2N,
    0,
    Opcode_bbx_movll2n_encode_fns, 0, 0 },
  { "bbx_movll2nt", ICLASS_BBX_MOVLL2NT,
    0,
    Opcode_bbx_movll2nt_encode_fns, 0, 0 },
  { "bbx_movl2w", ICLASS_BBX_MOVL2W,
    0,
    Opcode_bbx_movl2w_encode_fns, 0, 0 },
  { "bbx_movl2wt", ICLASS_BBX_MOVL2WT,
    0,
    Opcode_bbx_movl2wt_encode_fns, 0, 0 },
  { "bbx_movul2w", ICLASS_BBX_MOVUL2W,
    0,
    Opcode_bbx_movul2w_encode_fns, 0, 0 },
  { "bbx_movul2wt", ICLASS_BBX_MOVUL2WT,
    0,
    Opcode_bbx_movul2wt_encode_fns, 0, 0 },
  { "bbx_movsw2l", ICLASS_BBX_MOVSW2L,
    0,
    Opcode_bbx_movsw2l_encode_fns, 0, 0 },
  { "bbx_movsw2lt", ICLASS_BBX_MOVSW2LT,
    0,
    Opcode_bbx_movsw2lt_encode_fns, 0, 0 },
  { "bbx_movhw2l", ICLASS_BBX_MOVHW2L,
    0,
    Opcode_bbx_movhw2l_encode_fns, 0, 0 },
  { "bbx_movhw2lt", ICLASS_BBX_MOVHW2LT,
    0,
    Opcode_bbx_movhw2lt_encode_fns, 0, 0 },
  { "bbx_movlw2l", ICLASS_BBX_MOVLW2L,
    0,
    Opcode_bbx_movlw2l_encode_fns, 0, 0 },
  { "bbx_movlw2lt", ICLASS_BBX_MOVLW2LT,
    0,
    Opcode_bbx_movlw2lt_encode_fns, 0, 0 },
  { "bbx_movi2l", ICLASS_BBX_MOVI2L,
    0,
    Opcode_bbx_movi2l_encode_fns, 0, 0 },
  { "bbx_movi2lt", ICLASS_BBX_MOVI2LT,
    0,
    Opcode_bbx_movi2lt_encode_fns, 0, 0 },
  { "bbx_mova2l", ICLASS_BBX_MOVA2L,
    0,
    Opcode_bbx_mova2l_encode_fns, 0, 0 },
  { "bbx_mova2lt", ICLASS_BBX_MOVA2LT,
    0,
    Opcode_bbx_mova2lt_encode_fns, 0, 0 },
  { "bbx_mvbl2w", ICLASS_BBX_MVBL2W,
    0,
    Opcode_bbx_mvbl2w_encode_fns, 0, 0 },
  { "bbx_mvbw2l", ICLASS_BBX_MVBW2L,
    0,
    Opcode_bbx_mvbw2l_encode_fns, 0, 0 },
  { "bbx_movl2a", ICLASS_BBX_MOVL2A,
    0,
    Opcode_bbx_movl2a_encode_fns, 0, 0 },
  { "bbx_sllsinx24", ICLASS_BBX_SLLSINX24,
    0,
    Opcode_bbx_sllsinx24_encode_fns, 0, 0 },
  { "bbx_sllsinx24t", ICLASS_BBX_SLLSINX24T,
    0,
    Opcode_bbx_sllsinx24t_encode_fns, 0, 0 },
  { "bbx_srasinx24", ICLASS_BBX_SRASINX24,
    0,
    Opcode_bbx_srasinx24_encode_fns, 0, 0 },
  { "bbx_srasinx24t", ICLASS_BBX_SRASINX24T,
    0,
    Opcode_bbx_srasinx24t_encode_fns, 0, 0 },
  { "bbx_sllsnx24", ICLASS_BBX_SLLSNX24,
    0,
    Opcode_bbx_sllsnx24_encode_fns, 0, 0 },
  { "bbx_srasnx24", ICLASS_BBX_SRASNX24,
    0,
    Opcode_bbx_srasnx24_encode_fns, 0, 0 },
  { "bbx_srasnx24c", ICLASS_BBX_SRASNX24C,
    0,
    Opcode_bbx_srasnx24c_encode_fns, 0, 0 },
  { "bbx_srrinx24", ICLASS_BBX_SRRINX24,
    0,
    Opcode_bbx_srrinx24_encode_fns, 0, 0 },
  { "bbx_srrinx24t", ICLASS_BBX_SRRINX24T,
    0,
    Opcode_bbx_srrinx24t_encode_fns, 0, 0 },
  { "bbx_srrnx24", ICLASS_BBX_SRRNX24,
    0,
    Opcode_bbx_srrnx24_encode_fns, 0, 0 },
  { "bbx_slasinx24", ICLASS_BBX_SLASINX24,
    0,
    Opcode_bbx_slasinx24_encode_fns, 0, 0 },
  { "bbx_slasinx24t", ICLASS_BBX_SLASINX24T,
    0,
    Opcode_bbx_slasinx24t_encode_fns, 0, 0 },
  { "bbx_slasnx24", ICLASS_BBX_SLASNX24,
    0,
    Opcode_bbx_slasnx24_encode_fns, 0, 0 },
  { "bbx_slasnx24c", ICLASS_BBX_SLASNX24C,
    0,
    Opcode_bbx_slasnx24c_encode_fns, 0, 0 },
  { "bbx_srlsinx24", ICLASS_BBX_SRLSINX24,
    0,
    Opcode_bbx_srlsinx24_encode_fns, 0, 0 },
  { "bbx_srlsinx24t", ICLASS_BBX_SRLSINX24T,
    0,
    Opcode_bbx_srlsinx24t_encode_fns, 0, 0 },
  { "bbx_srlsnx24", ICLASS_BBX_SRLSNX24,
    0,
    Opcode_bbx_srlsnx24_encode_fns, 0, 0 },
  { "bbx_popmq", ICLASS_BBX_POPMQ,
    0,
    Opcode_bbx_popmq_encode_fns, 0, 0 },
  { "bbx_popmqnb", ICLASS_BBX_POPMQNB,
    0,
    Opcode_bbx_popmqnb_encode_fns, 0, 0 },
  { "bbx_lds0", ICLASS_BBX_LDS0,
    0,
    Opcode_bbx_lds0_encode_fns, 1, Opcode_bbx_lds0_funcUnit_uses },
  { "bbx_sts0", ICLASS_BBX_STS0,
    0,
    Opcode_bbx_sts0_encode_fns, 1, Opcode_bbx_sts0_funcUnit_uses },
  { "bbx_ldcq128", ICLASS_BBX_LDCQ128,
    0,
    Opcode_bbx_ldcq128_encode_fns, 0, 0 },
  { "bbx_ldcq128nb", ICLASS_BBX_LDCQ128NB,
    0,
    Opcode_bbx_ldcq128nb_encode_fns, 0, 0 },
  { "bbx_strq32", ICLASS_BBX_STRQ32,
    0,
    Opcode_bbx_strq32_encode_fns, 0, 0 },
  { "bbx_lcrlu", ICLASS_BBX_LCRLU,
    0,
    Opcode_bbx_lcrlu_encode_fns, 0, 0 },
  { "bbx_scrlu", ICLASS_BBX_SCRLU,
    0,
    Opcode_bbx_scrlu_encode_fns, 0, 0 },
  { "bbx_andnx24", ICLASS_BBX_ANDNX24,
    0,
    Opcode_bbx_andnx24_encode_fns, 0, 0 },
  { "bbx_ornx24", ICLASS_BBX_ORNX24,
    0,
    Opcode_bbx_ornx24_encode_fns, 0, 0 },
  { "bbx_xornx24", ICLASS_BBX_XORNX24,
    0,
    Opcode_bbx_xornx24_encode_fns, 0, 0 },
  { "bbx_notnx24", ICLASS_BBX_NOTNX24,
    0,
    Opcode_bbx_notnx24_encode_fns, 0, 0 },
  { "bbx_selnx24", ICLASS_BBX_SELNX24,
    0,
    Opcode_bbx_selnx24_encode_fns, 0, 0 },
  { "bbx_selnx24c", ICLASS_BBX_SELNX24C,
    0,
    Opcode_bbx_selnx24c_encode_fns, 0, 0 },
  { "bbx_repnx24", ICLASS_BBX_REPNX24,
    0,
    Opcode_bbx_repnx24_encode_fns, 0, 0 },
  { "bbx_repnx24t", ICLASS_BBX_REPNX24T,
    0,
    Opcode_bbx_repnx24t_encode_fns, 0, 0 },
  { "bbx_repnx24c", ICLASS_BBX_REPNX24C,
    0,
    Opcode_bbx_repnx24c_encode_fns, 0, 0 },
  { "bbx_repnx24ct", ICLASS_BBX_REPNX24CT,
    0,
    Opcode_bbx_repnx24ct_encode_fns, 0, 0 },
  { "bbx_swpnx24c", ICLASS_BBX_SWPNX24C,
    0,
    Opcode_bbx_swpnx24c_encode_fns, 0, 0 },
  { "bbx_intlnx24c", ICLASS_BBX_INTLNX24C,
    0,
    Opcode_bbx_intlnx24c_encode_fns, 0, 0 },
  { "bbx_inthnx24c", ICLASS_BBX_INTHNX24C,
    0,
    Opcode_bbx_inthnx24c_encode_fns, 0, 0 },
  { "bbx_shfnx24", ICLASS_BBX_SHFNX24,
    0,
    Opcode_bbx_shfnx24_encode_fns, 0, 0 },
  { "bbx_shfnx24c", ICLASS_BBX_SHFNX24C,
    0,
    Opcode_bbx_shfnx24c_encode_fns, 0, 0 },
  { "bbx_ltnx24", ICLASS_BBX_LTNX24,
    0,
    Opcode_bbx_ltnx24_encode_fns, 0, 0 },
  { "bbx_ltnx24t", ICLASS_BBX_LTNX24T,
    0,
    Opcode_bbx_ltnx24t_encode_fns, 0, 0 },
  { "bbx_ltnx24c", ICLASS_BBX_LTNX24C,
    0,
    Opcode_bbx_ltnx24c_encode_fns, 0, 0 },
  { "bbx_ltnx24ct", ICLASS_BBX_LTNX24CT,
    0,
    Opcode_bbx_ltnx24ct_encode_fns, 0, 0 },
  { "bbx_ltunx24", ICLASS_BBX_LTUNX24,
    0,
    Opcode_bbx_ltunx24_encode_fns, 0, 0 },
  { "bbx_ltunx24t", ICLASS_BBX_LTUNX24T,
    0,
    Opcode_bbx_ltunx24t_encode_fns, 0, 0 },
  { "bbx_ltenx24", ICLASS_BBX_LTENX24,
    0,
    Opcode_bbx_ltenx24_encode_fns, 0, 0 },
  { "bbx_ltenx24t", ICLASS_BBX_LTENX24T,
    0,
    Opcode_bbx_ltenx24t_encode_fns, 0, 0 },
  { "bbx_ltenx24c", ICLASS_BBX_LTENX24C,
    0,
    Opcode_bbx_ltenx24c_encode_fns, 0, 0 },
  { "bbx_ltenx24ct", ICLASS_BBX_LTENX24CT,
    0,
    Opcode_bbx_ltenx24ct_encode_fns, 0, 0 },
  { "bbx_lteunx24", ICLASS_BBX_LTEUNX24,
    0,
    Opcode_bbx_lteunx24_encode_fns, 0, 0 },
  { "bbx_lteunx24t", ICLASS_BBX_LTEUNX24T,
    0,
    Opcode_bbx_lteunx24t_encode_fns, 0, 0 },
  { "bbx_eqnx24", ICLASS_BBX_EQNX24,
    0,
    Opcode_bbx_eqnx24_encode_fns, 0, 0 },
  { "bbx_eqnx24t", ICLASS_BBX_EQNX24T,
    0,
    Opcode_bbx_eqnx24t_encode_fns, 0, 0 },
  { "bbx_eqnx24c", ICLASS_BBX_EQNX24C,
    0,
    Opcode_bbx_eqnx24c_encode_fns, 0, 0 },
  { "bbx_eqnx24ct", ICLASS_BBX_EQNX24CT,
    0,
    Opcode_bbx_eqnx24ct_encode_fns, 0, 0 },
  { "bbx_neqnx24", ICLASS_BBX_NEQNX24,
    0,
    Opcode_bbx_neqnx24_encode_fns, 0, 0 },
  { "bbx_neqnx24t", ICLASS_BBX_NEQNX24T,
    0,
    Opcode_bbx_neqnx24t_encode_fns, 0, 0 },
  { "bbx_llu0nx24_i", ICLASS_BBX_LLU0NX24_I,
    0,
    Opcode_bbx_llu0nx24_i_encode_fns, 0, 0 },
  { "bbx_llu0nx24_ip", ICLASS_BBX_LLU0NX24_IP,
    0,
    Opcode_bbx_llu0nx24_ip_encode_fns, 0, 0 },
  { "bbx_llu1nx24_i", ICLASS_BBX_LLU1NX24_I,
    0,
    Opcode_bbx_llu1nx24_i_encode_fns, 0, 0 },
  { "bbx_llu1nx24_ip", ICLASS_BBX_LLU1NX24_IP,
    0,
    Opcode_bbx_llu1nx24_ip_encode_fns, 0, 0 },
  { "bbx_llu0nx16_i", ICLASS_BBX_LLU0NX16_I,
    0,
    Opcode_bbx_llu0nx16_i_encode_fns, 0, 0 },
  { "bbx_llu0nx16_ip", ICLASS_BBX_LLU0NX16_IP,
    0,
    Opcode_bbx_llu0nx16_ip_encode_fns, 0, 0 },
  { "bbx_llu1nx16_i", ICLASS_BBX_LLU1NX16_I,
    0,
    Opcode_bbx_llu1nx16_i_encode_fns, 0, 0 },
  { "bbx_llu1nx16_ip", ICLASS_BBX_LLU1NX16_IP,
    0,
    Opcode_bbx_llu1nx16_ip_encode_fns, 0, 0 },
  { "bbx_slu0nx24_i", ICLASS_BBX_SLU0NX24_I,
    0,
    Opcode_bbx_slu0nx24_i_encode_fns, 0, 0 },
  { "bbx_slu0nx24_ip", ICLASS_BBX_SLU0NX24_IP,
    0,
    Opcode_bbx_slu0nx24_ip_encode_fns, 0, 0 },
  { "bbx_slu0nx16_i", ICLASS_BBX_SLU0NX16_I,
    0,
    Opcode_bbx_slu0nx16_i_encode_fns, 0, 0 },
  { "bbx_slu0nx16_ip", ICLASS_BBX_SLU0NX16_IP,
    0,
    Opcode_bbx_slu0nx16_ip_encode_fns, 0, 0 },
  { "bbx_lob0nx24_i", ICLASS_BBX_LOB0NX24_I,
    0,
    Opcode_bbx_lob0nx24_i_encode_fns, 0, 0 },
  { "bbx_lob0nx24_ip", ICLASS_BBX_LOB0NX24_IP,
    0,
    Opcode_bbx_lob0nx24_ip_encode_fns, 0, 0 },
  { "bbx_lob1nx24_i", ICLASS_BBX_LOB1NX24_I,
    0,
    Opcode_bbx_lob1nx24_i_encode_fns, 0, 0 },
  { "bbx_lob1nx24_ip", ICLASS_BBX_LOB1NX24_IP,
    0,
    Opcode_bbx_lob1nx24_ip_encode_fns, 0, 0 },
  { "bbx_ltb0nx24_i", ICLASS_BBX_LTB0NX24_I,
    0,
    Opcode_bbx_ltb0nx24_i_encode_fns, 0, 0 },
  { "bbx_ltb0nx24_ip", ICLASS_BBX_LTB0NX24_IP,
    0,
    Opcode_bbx_ltb0nx24_ip_encode_fns, 0, 0 },
  { "bbx_ltb1nx24_i", ICLASS_BBX_LTB1NX24_I,
    0,
    Opcode_bbx_ltb1nx24_i_encode_fns, 0, 0 },
  { "bbx_ltb1nx24_ip", ICLASS_BBX_LTB1NX24_IP,
    0,
    Opcode_bbx_ltb1nx24_ip_encode_fns, 0, 0 },
  { "bbx_lob0nx16_i", ICLASS_BBX_LOB0NX16_I,
    0,
    Opcode_bbx_lob0nx16_i_encode_fns, 0, 0 },
  { "bbx_lob0nx16_ip", ICLASS_BBX_LOB0NX16_IP,
    0,
    Opcode_bbx_lob0nx16_ip_encode_fns, 0, 0 },
  { "bbx_lob1nx16_i", ICLASS_BBX_LOB1NX16_I,
    0,
    Opcode_bbx_lob1nx16_i_encode_fns, 0, 0 },
  { "bbx_lob1nx16_ip", ICLASS_BBX_LOB1NX16_IP,
    0,
    Opcode_bbx_lob1nx16_ip_encode_fns, 0, 0 },
  { "bbx_ltb0nx16_i", ICLASS_BBX_LTB0NX16_I,
    0,
    Opcode_bbx_ltb0nx16_i_encode_fns, 0, 0 },
  { "bbx_ltb0nx16_ip", ICLASS_BBX_LTB0NX16_IP,
    0,
    Opcode_bbx_ltb0nx16_ip_encode_fns, 0, 0 },
  { "bbx_ltb1nx16_i", ICLASS_BBX_LTB1NX16_I,
    0,
    Opcode_bbx_ltb1nx16_i_encode_fns, 0, 0 },
  { "bbx_ltb1nx16_ip", ICLASS_BBX_LTB1NX16_IP,
    0,
    Opcode_bbx_ltb1nx16_ip_encode_fns, 0, 0 },
  { "bbx_sob0nx24_i", ICLASS_BBX_SOB0NX24_I,
    0,
    Opcode_bbx_sob0nx24_i_encode_fns, 0, 0 },
  { "bbx_sob0nx24_ip", ICLASS_BBX_SOB0NX24_IP,
    0,
    Opcode_bbx_sob0nx24_ip_encode_fns, 0, 0 },
  { "bbx_stb0nx24_i", ICLASS_BBX_STB0NX24_I,
    0,
    Opcode_bbx_stb0nx24_i_encode_fns, 0, 0 },
  { "bbx_stb0nx24_ip", ICLASS_BBX_STB0NX24_IP,
    0,
    Opcode_bbx_stb0nx24_ip_encode_fns, 0, 0 },
  { "bbx_sob0nx16_i", ICLASS_BBX_SOB0NX16_I,
    0,
    Opcode_bbx_sob0nx16_i_encode_fns, 0, 0 },
  { "bbx_sob0nx16_ip", ICLASS_BBX_SOB0NX16_IP,
    0,
    Opcode_bbx_sob0nx16_ip_encode_fns, 0, 0 },
  { "bbx_stb0nx16_i", ICLASS_BBX_STB0NX16_I,
    0,
    Opcode_bbx_stb0nx16_i_encode_fns, 0, 0 },
  { "bbx_stb0nx16_ip", ICLASS_BBX_STB0NX16_IP,
    0,
    Opcode_bbx_stb0nx16_ip_encode_fns, 0, 0 },
  { "bbx_getopbr0", ICLASS_BBX_GETOPBR0,
    0,
    Opcode_bbx_getopbr0_encode_fns, 0, 0 },
  { "bbx_getopbr1", ICLASS_BBX_GETOPBR1,
    0,
    Opcode_bbx_getopbr1_encode_fns, 0, 0 },
  { "bbx_getopbw0", ICLASS_BBX_GETOPBW0,
    0,
    Opcode_bbx_getopbw0_encode_fns, 0, 0 },
  { "bbx_gettbr0", ICLASS_BBX_GETTBR0,
    0,
    Opcode_bbx_gettbr0_encode_fns, 0, 0 },
  { "bbx_gettbr1", ICLASS_BBX_GETTBR1,
    0,
    Opcode_bbx_gettbr1_encode_fns, 0, 0 },
  { "bbx_gettbw0", ICLASS_BBX_GETTBW0,
    0,
    Opcode_bbx_gettbw0_encode_fns, 0, 0 },
  { "bbx_initopbr", ICLASS_BBX_INITOPBR,
    0,
    Opcode_bbx_initopbr_encode_fns, 0, 0 },
  { "bbx_inittbr", ICLASS_BBX_INITTBR,
    0,
    Opcode_bbx_inittbr_encode_fns, 0, 0 }
};

enum xtensa_opcode_id {
  OPCODE_EXCW,
  OPCODE_RFE,
  OPCODE_RFDE,
  OPCODE_SYSCALL,
  OPCODE_CALL12,
  OPCODE_CALL8,
  OPCODE_CALL4,
  OPCODE_CALLX12,
  OPCODE_CALLX8,
  OPCODE_CALLX4,
  OPCODE_ENTRY,
  OPCODE_MOVSP,
  OPCODE_ROTW,
  OPCODE_RETW,
  OPCODE_RETW_N,
  OPCODE_RFWO,
  OPCODE_RFWU,
  OPCODE_L32E,
  OPCODE_S32E,
  OPCODE_RSR_WINDOWBASE,
  OPCODE_WSR_WINDOWBASE,
  OPCODE_XSR_WINDOWBASE,
  OPCODE_RSR_WINDOWSTART,
  OPCODE_WSR_WINDOWSTART,
  OPCODE_XSR_WINDOWSTART,
  OPCODE_RFME,
  OPCODE_RSR_MESR,
  OPCODE_WSR_MESR,
  OPCODE_XSR_MESR,
  OPCODE_RSR_MECR,
  OPCODE_WSR_MECR,
  OPCODE_XSR_MECR,
  OPCODE_RSR_MEPC,
  OPCODE_WSR_MEPC,
  OPCODE_XSR_MEPC,
  OPCODE_RSR_MEPS,
  OPCODE_WSR_MEPS,
  OPCODE_XSR_MEPS,
  OPCODE_RSR_MESAVE,
  OPCODE_WSR_MESAVE,
  OPCODE_XSR_MESAVE,
  OPCODE_RSR_MEVADDR,
  OPCODE_WSR_MEVADDR,
  OPCODE_XSR_MEVADDR,
  OPCODE_ADD_N,
  OPCODE_ADDI_N,
  OPCODE_BEQZ_N,
  OPCODE_BNEZ_N,
  OPCODE_ILL_N,
  OPCODE_L32I_N,
  OPCODE_MOV_N,
  OPCODE_MOVI_N,
  OPCODE_NOP_N,
  OPCODE_RET_N,
  OPCODE_S32I_N,
  OPCODE_ADDI,
  OPCODE_ADDMI,
  OPCODE_ADD,
  OPCODE_ADDX2,
  OPCODE_ADDX4,
  OPCODE_ADDX8,
  OPCODE_SUB,
  OPCODE_SUBX2,
  OPCODE_SUBX4,
  OPCODE_SUBX8,
  OPCODE_AND,
  OPCODE_OR,
  OPCODE_XOR,
  OPCODE_BEQI,
  OPCODE_BGEI,
  OPCODE_BLTI,
  OPCODE_BNEI,
  OPCODE_BBCI,
  OPCODE_BBSI,
  OPCODE_BGEUI,
  OPCODE_BLTUI,
  OPCODE_BALL,
  OPCODE_BANY,
  OPCODE_BBC,
  OPCODE_BBS,
  OPCODE_BEQ,
  OPCODE_BGE,
  OPCODE_BGEU,
  OPCODE_BLT,
  OPCODE_BLTU,
  OPCODE_BNALL,
  OPCODE_BNE,
  OPCODE_BNONE,
  OPCODE_BEQZ,
  OPCODE_BGEZ,
  OPCODE_BLTZ,
  OPCODE_BNEZ,
  OPCODE_CALL0,
  OPCODE_CALLX0,
  OPCODE_CONST16,
  OPCODE_EXTUI,
  OPCODE_ILL,
  OPCODE_J,
  OPCODE_JX,
  OPCODE_L16UI,
  OPCODE_L16SI,
  OPCODE_L32I,
  OPCODE_L32R,
  OPCODE_L8UI,
  OPCODE_LOOP,
  OPCODE_LOOPGTZ,
  OPCODE_LOOPNEZ,
  OPCODE_MOVI,
  OPCODE_MOVEQZ,
  OPCODE_MOVGEZ,
  OPCODE_MOVLTZ,
  OPCODE_MOVNEZ,
  OPCODE_ABS,
  OPCODE_NEG,
  OPCODE_NOP,
  OPCODE_L32EX,
  OPCODE_S32EX,
  OPCODE_GETEX,
  OPCODE_CLREX,
  OPCODE_RET,
  OPCODE_SIMCALL,
  OPCODE_S16I,
  OPCODE_S32I,
  OPCODE_S32NB,
  OPCODE_S8I,
  OPCODE_SSA8B,
  OPCODE_SSA8L,
  OPCODE_SSL,
  OPCODE_SSR,
  OPCODE_SSAI,
  OPCODE_SLL,
  OPCODE_SRC,
  OPCODE_SRA,
  OPCODE_SRL,
  OPCODE_SLLI,
  OPCODE_SRAI,
  OPCODE_SRLI,
  OPCODE_MEMW,
  OPCODE_EXTW,
  OPCODE_ISYNC,
  OPCODE_DSYNC,
  OPCODE_ESYNC,
  OPCODE_RSYNC,
  OPCODE_RSIL,
  OPCODE_RSR_LEND,
  OPCODE_WSR_LEND,
  OPCODE_XSR_LEND,
  OPCODE_RSR_LCOUNT,
  OPCODE_WSR_LCOUNT,
  OPCODE_XSR_LCOUNT,
  OPCODE_RSR_LBEG,
  OPCODE_WSR_LBEG,
  OPCODE_XSR_LBEG,
  OPCODE_RSR_SAR,
  OPCODE_WSR_SAR,
  OPCODE_XSR_SAR,
  OPCODE_RSR_MEMCTL,
  OPCODE_WSR_MEMCTL,
  OPCODE_XSR_MEMCTL,
  OPCODE_RSR_LITBASE,
  OPCODE_WSR_LITBASE,
  OPCODE_XSR_LITBASE,
  OPCODE_RSR_CONFIGID0,
  OPCODE_WSR_CONFIGID0,
  OPCODE_RSR_CONFIGID1,
  OPCODE_RSR_PS,
  OPCODE_WSR_PS,
  OPCODE_XSR_PS,
  OPCODE_RSR_EPC1,
  OPCODE_WSR_EPC1,
  OPCODE_XSR_EPC1,
  OPCODE_RSR_EXCSAVE1,
  OPCODE_WSR_EXCSAVE1,
  OPCODE_XSR_EXCSAVE1,
  OPCODE_RSR_EPC2,
  OPCODE_WSR_EPC2,
  OPCODE_XSR_EPC2,
  OPCODE_RSR_EXCSAVE2,
  OPCODE_WSR_EXCSAVE2,
  OPCODE_XSR_EXCSAVE2,
  OPCODE_RSR_EPS2,
  OPCODE_WSR_EPS2,
  OPCODE_XSR_EPS2,
  OPCODE_RSR_EXCVADDR,
  OPCODE_WSR_EXCVADDR,
  OPCODE_XSR_EXCVADDR,
  OPCODE_RSR_DEPC,
  OPCODE_WSR_DEPC,
  OPCODE_XSR_DEPC,
  OPCODE_RSR_EXCCAUSE,
  OPCODE_WSR_EXCCAUSE,
  OPCODE_XSR_EXCCAUSE,
  OPCODE_RSR_MISC0,
  OPCODE_WSR_MISC0,
  OPCODE_XSR_MISC0,
  OPCODE_RSR_MISC1,
  OPCODE_WSR_MISC1,
  OPCODE_XSR_MISC1,
  OPCODE_RSR_PRID,
  OPCODE_RSR_VECBASE,
  OPCODE_WSR_VECBASE,
  OPCODE_XSR_VECBASE,
  OPCODE_RSR_MPUCFG,
  OPCODE_WSR_MPUCFG,
  OPCODE_SALT,
  OPCODE_SALTU,
  OPCODE_MUL16S,
  OPCODE_MUL16U,
  OPCODE_MULL,
  OPCODE_MULSH,
  OPCODE_MULUH,
  OPCODE_RFI,
  OPCODE_WAITI,
  OPCODE_RSR_INTERRUPT,
  OPCODE_WSR_INTSET,
  OPCODE_WSR_INTCLEAR,
  OPCODE_RSR_INTENABLE,
  OPCODE_WSR_INTENABLE,
  OPCODE_XSR_INTENABLE,
  OPCODE_BREAK,
  OPCODE_BREAK_N,
  OPCODE_RSR_DBREAKA0,
  OPCODE_WSR_DBREAKA0,
  OPCODE_XSR_DBREAKA0,
  OPCODE_RSR_DBREAKC0,
  OPCODE_WSR_DBREAKC0,
  OPCODE_XSR_DBREAKC0,
  OPCODE_RSR_DBREAKA1,
  OPCODE_WSR_DBREAKA1,
  OPCODE_XSR_DBREAKA1,
  OPCODE_RSR_DBREAKC1,
  OPCODE_WSR_DBREAKC1,
  OPCODE_XSR_DBREAKC1,
  OPCODE_RSR_IBREAKA0,
  OPCODE_WSR_IBREAKA0,
  OPCODE_XSR_IBREAKA0,
  OPCODE_RSR_IBREAKA1,
  OPCODE_WSR_IBREAKA1,
  OPCODE_XSR_IBREAKA1,
  OPCODE_RSR_IBREAKENABLE,
  OPCODE_WSR_IBREAKENABLE,
  OPCODE_XSR_IBREAKENABLE,
  OPCODE_RSR_DEBUGCAUSE,
  OPCODE_WSR_DEBUGCAUSE,
  OPCODE_XSR_DEBUGCAUSE,
  OPCODE_RSR_ICOUNT,
  OPCODE_WSR_ICOUNT,
  OPCODE_XSR_ICOUNT,
  OPCODE_RSR_ICOUNTLEVEL,
  OPCODE_WSR_ICOUNTLEVEL,
  OPCODE_XSR_ICOUNTLEVEL,
  OPCODE_RSR_DDR,
  OPCODE_WSR_DDR,
  OPCODE_XSR_DDR,
  OPCODE_LDDR32_P,
  OPCODE_SDDR32_P,
  OPCODE_RFDO,
  OPCODE_RFDD,
  OPCODE_WSR_MMID,
  OPCODE_ANDB,
  OPCODE_ANDBC,
  OPCODE_ORB,
  OPCODE_ORBC,
  OPCODE_XORB,
  OPCODE_ALL4,
  OPCODE_ANY4,
  OPCODE_ALL8,
  OPCODE_ANY8,
  OPCODE_BF,
  OPCODE_BT,
  OPCODE_MOVF,
  OPCODE_MOVT,
  OPCODE_RSR_BR,
  OPCODE_WSR_BR,
  OPCODE_XSR_BR,
  OPCODE_RSR_CCOUNT,
  OPCODE_WSR_CCOUNT,
  OPCODE_XSR_CCOUNT,
  OPCODE_RSR_CCOMPARE0,
  OPCODE_WSR_CCOMPARE0,
  OPCODE_XSR_CCOMPARE0,
  OPCODE_IHI,
  OPCODE_IPF,
  OPCODE_III,
  OPCODE_LICT,
  OPCODE_LICW,
  OPCODE_SICT,
  OPCODE_SICW,
  OPCODE_WSR_CACHEADRDIS,
  OPCODE_RSR_CACHEADRDIS,
  OPCODE_XSR_CACHEADRDIS,
  OPCODE_RPTLB0,
  OPCODE_PPTLB,
  OPCODE_RPTLB1,
  OPCODE_WPTLB,
  OPCODE_RSR_MPUENB,
  OPCODE_WSR_MPUENB,
  OPCODE_XSR_MPUENB,
  OPCODE_RSR_CPENABLE,
  OPCODE_WSR_CPENABLE,
  OPCODE_XSR_CPENABLE,
  OPCODE_CLAMPS,
  OPCODE_MAX,
  OPCODE_MAXU,
  OPCODE_MIN,
  OPCODE_MINU,
  OPCODE_NSA,
  OPCODE_NSAU,
  OPCODE_SEXT,
  OPCODE_L32AI,
  OPCODE_S32RI,
  OPCODE_RSR_ATOMCTL,
  OPCODE_WSR_ATOMCTL,
  OPCODE_XSR_ATOMCTL,
  OPCODE_QUOS,
  OPCODE_QUOU,
  OPCODE_REMS,
  OPCODE_REMU,
  OPCODE_RSR_ERACCESS,
  OPCODE_WSR_ERACCESS,
  OPCODE_XSR_ERACCESS,
  OPCODE_RER,
  OPCODE_WER,
  OPCODE_BEQZ_W15,
  OPCODE_BGEZ_W15,
  OPCODE_BLTZ_W15,
  OPCODE_BNEZ_W15,
  OPCODE_BEQI_W15,
  OPCODE_BGEI_W15,
  OPCODE_BLTI_W15,
  OPCODE_BNEI_W15,
  OPCODE_BGEUI_W15,
  OPCODE_BLTUI_W15,
  OPCODE_BBCI_W15,
  OPCODE_BBSI_W15,
  OPCODE_BALL_W15,
  OPCODE_BANY_W15,
  OPCODE_BBC_W15,
  OPCODE_BBS_W15,
  OPCODE_BEQ_W15,
  OPCODE_BGEU_W15,
  OPCODE_BGE_W15,
  OPCODE_BLTU_W15,
  OPCODE_BLT_W15,
  OPCODE_BNALL_W15,
  OPCODE_BNE_W15,
  OPCODE_BNONE_W15,
  OPCODE_RUR_CEND,
  OPCODE_RUR_CBEGIN,
  OPCODE_WUR_CBEGIN,
  OPCODE_WUR_CEND,
  OPCODE_RUR_FCR,
  OPCODE_WUR_FCR,
  OPCODE_RUR_FSR,
  OPCODE_WUR_FSR,
  OPCODE_RUR_bbx_ur_opreg,
  OPCODE_WUR_bbx_ur_opreg,
  OPCODE_RUR_bbx_ur_treg,
  OPCODE_WUR_bbx_ur_treg,
  OPCODE_BBE_REPNX16,
  OPCODE_BBE_REPNX16_S0,
  OPCODE_BBE_SELSNX16,
  OPCODE_BBE_REPNX16C,
  OPCODE_BBE_REPNX16C_S0,
  OPCODE_BBE_SELSNX16C,
  OPCODE_BBE_EXTRNX16C,
  OPCODE_BBE_REPNX40,
  OPCODE_BBE_SELSNX40,
  OPCODE_BBE_REPNX40C,
  OPCODE_BBE_SELSNX40C,
  OPCODE_BBE_NOTB,
  OPCODE_BBE_ANDB,
  OPCODE_BBE_ORB,
  OPCODE_BBE_XORB,
  OPCODE_BBE_ANDNOTB,
  OPCODE_BBE_MB,
  OPCODE_BBE_LTRN,
  OPCODE_BBE_LTRNI,
  OPCODE_BBE_LBN_I,
  OPCODE_BBE_LBN_IP,
  OPCODE_BBE_SBN_I,
  OPCODE_BBE_SBN_IP,
  OPCODE_BBE_LSNX16_I,
  OPCODE_BBE_LSNX16_IP,
  OPCODE_BBE_LSNX16_X,
  OPCODE_BBE_LSNX16_XP,
  OPCODE_BBE_MOVBRBV,
  OPCODE_BBE_MOVBVBR,
  OPCODE_BBE_JOINB,
  OPCODE_BBE_LTRN_2,
  OPCODE_BBE_LTRN_2I,
  OPCODE_BBE_LBN_2_I,
  OPCODE_BBE_LBN_2_IP,
  OPCODE_BBE_SBN_2_I,
  OPCODE_BBE_SBN_2_IP,
  OPCODE_BBE_EXTRACTB,
  OPCODE_BBE_EXTRBN_2,
  OPCODE_BBE_MOVVSA32,
  OPCODE_BBE_MOVVSVS,
  OPCODE_BBE_MOVVVS,
  OPCODE_BBE_MOVVSV,
  OPCODE_BBE_LVNX16_I,
  OPCODE_BBE_LVNX16_I_N,
  OPCODE_BBE_LVNX16_IP,
  OPCODE_BBE_LVNX16_X,
  OPCODE_BBE_LVNX16_XP,
  OPCODE_BBE_SVNX16_I,
  OPCODE_BBE_SVNX16_I_N,
  OPCODE_BBE_SVNX16_IP,
  OPCODE_BBE_SVNX16_X,
  OPCODE_BBE_SVNX16_XP,
  OPCODE_BBE_SSNX16_I,
  OPCODE_BBE_SSNX16_IP,
  OPCODE_BBE_SSNX16_X,
  OPCODE_BBE_SSNX16_XP,
  OPCODE_BBE_MOVVA16,
  OPCODE_BBE_MOVVV,
  OPCODE_BBE_SLLINX16,
  OPCODE_BBE_SLSINX16,
  OPCODE_BBE_SRAINX16,
  OPCODE_BBE_SRLINX16,
  OPCODE_BBE_SLLNX16,
  OPCODE_BBE_SRLNX16,
  OPCODE_BBE_SLANX16,
  OPCODE_BBE_SRANX16,
  OPCODE_BBE_SLSNX16,
  OPCODE_BBE_SRSNX16,
  OPCODE_BBE_XORNX16,
  OPCODE_BBE_ANDNX16,
  OPCODE_BBE_ORNX16,
  OPCODE_BBE_NOTNX16,
  OPCODE_BBE_ADDNX16,
  OPCODE_BBE_SUBNX16,
  OPCODE_BBE_NEGNX16,
  OPCODE_BBE_MINNX16,
  OPCODE_BBE_MINUNX16,
  OPCODE_BBE_MAXNX16,
  OPCODE_BBE_MAXUNX16,
  OPCODE_BBE_MULSGNNX16,
  OPCODE_BBE_NSANX16,
  OPCODE_BBE_NSAUNX16,
  OPCODE_BBE_LTNX16,
  OPCODE_BBE_LENX16,
  OPCODE_BBE_EQNX16,
  OPCODE_BBE_NEQNX16,
  OPCODE_BBE_LTUNX16,
  OPCODE_BBE_LEUNX16,
  OPCODE_BBE_RADDNX16,
  OPCODE_BBE_RMAXNX16,
  OPCODE_BBE_RMINNX16,
  OPCODE_BBE_RMAXUNX16,
  OPCODE_BBE_RMINUNX16,
  OPCODE_BBE_RBMINNX16,
  OPCODE_BBE_RBMAXNX16,
  OPCODE_BBE_BMAXNX16,
  OPCODE_BBE_BMINNX16,
  OPCODE_BBE_NANDNX16,
  OPCODE_BBE_MOVNX16T,
  OPCODE_BBE_MULNX16PACKS,
  OPCODE_BBE_MULUUSNX16,
  OPCODE_BBE_ADDSNX16,
  OPCODE_BBE_SUBSNX16,
  OPCODE_BBE_NEGSNX16,
  OPCODE_BBE_LVNX16T_I,
  OPCODE_BBE_LVNX16T_IP,
  OPCODE_BBE_LVNX16T_X,
  OPCODE_BBE_LVNX16T_XP,
  OPCODE_BBE_SVNX16T_I,
  OPCODE_BBE_SVNX16T_IP,
  OPCODE_BBE_SVNX16T_X,
  OPCODE_BBE_SVNX16T_XP,
  OPCODE_BBE_RADDNX16T,
  OPCODE_BBE_RADDNX16F,
  OPCODE_BBE_RMAXNX16T,
  OPCODE_BBE_RMAXNX16F,
  OPCODE_BBE_RMINNX16T,
  OPCODE_BBE_RMINNX16F,
  OPCODE_BBE_RMAXUNX16T,
  OPCODE_BBE_RMAXUNX16F,
  OPCODE_BBE_RMINUNX16T,
  OPCODE_BBE_RMINUNX16F,
  OPCODE_BBE_ADDNX16T,
  OPCODE_BBE_ADDNX16F,
  OPCODE_BBE_SUBNX16T,
  OPCODE_BBE_SUBNX16F,
  OPCODE_BBE_NEGNX16T,
  OPCODE_BBE_NEGNX16F,
  OPCODE_BBE_MAXNX16T,
  OPCODE_BBE_MAXNX16F,
  OPCODE_BBE_MINNX16T,
  OPCODE_BBE_MINNX16F,
  OPCODE_BBE_MAXUNX16T,
  OPCODE_BBE_MAXUNX16F,
  OPCODE_BBE_MINUNX16T,
  OPCODE_BBE_MINUNX16F,
  OPCODE_BBE_ADDSNX16T,
  OPCODE_BBE_ADDSNX16F,
  OPCODE_BBE_SUBSNX16T,
  OPCODE_BBE_SUBSNX16F,
  OPCODE_BBE_NEGSNX16T,
  OPCODE_BBE_NEGSNX16F,
  OPCODE_BBE_LVNX16T_IC,
  OPCODE_BBE_SVNX16T_IC,
  OPCODE_BBE_LVNX16_IC,
  OPCODE_BBE_SVNX16_IC,
  OPCODE_BBE_LALIGN_I,
  OPCODE_BBE_LALIGN_IP,
  OPCODE_BBE_SALIGN_I,
  OPCODE_BBE_SALIGN_IP,
  OPCODE_BBE_LA_PP,
  OPCODE_BBE_SAPOS_FP,
  OPCODE_BBE_MALIGN,
  OPCODE_BBE_ZALIGN,
  OPCODE_BBE_LANX16_IP,
  OPCODE_BBE_SANX16_IP,
  OPCODE_BBE_LAVNX16_XP,
  OPCODE_BBE_SAVNX16_XP,
  OPCODE_BBE_LAPOS_PC,
  OPCODE_BBE_LANX16_IC,
  OPCODE_BBE_SANX16_IC,
  OPCODE_BBE_SELNX16,
  OPCODE_BBE_SHFLNX16,
  OPCODE_BBE_MULNX16,
  OPCODE_BBE_MULANX16,
  OPCODE_BBE_SLLINX40,
  OPCODE_BBE_SLSINX40,
  OPCODE_BBE_SRLINX40,
  OPCODE_BBE_SRAINX40,
  OPCODE_BBE_XORNX40,
  OPCODE_BBE_ANDNX40,
  OPCODE_BBE_ORNX40,
  OPCODE_BBE_NOTNX40,
  OPCODE_BBE_ADDNX40,
  OPCODE_BBE_SUBNX40,
  OPCODE_BBE_NEGNX40,
  OPCODE_BBE_MULSGNNX40,
  OPCODE_BBE_NSANX40,
  OPCODE_BBE_NSAUNX40,
  OPCODE_BBE_SATSNX40,
  OPCODE_BBE_LTNX40,
  OPCODE_BBE_LENX40,
  OPCODE_BBE_EQNX40,
  OPCODE_BBE_NEQNX40,
  OPCODE_BBE_PACKSNX40,
  OPCODE_BBE_PACKLNX40,
  OPCODE_BBE_MOVWW,
  OPCODE_BBE_UNPKSNX16,
  OPCODE_BBE_UNPKUNX16,
  OPCODE_BBE_UNPKQNX16,
  OPCODE_BBE_MOVNX40T,
  OPCODE_BBE_SATUNX40,
  OPCODE_BBE_SLLNX40,
  OPCODE_BBE_SRLNX40,
  OPCODE_BBE_SLANX40,
  OPCODE_BBE_SRANX40,
  OPCODE_BBE_SLSNX40,
  OPCODE_BBE_SRSNX40,
  OPCODE_BBE_ADDWNX16,
  OPCODE_BBE_ADDWANX16,
  OPCODE_BBE_ADDWUNX16,
  OPCODE_BBE_ADDWUANX16,
  OPCODE_BBE_RMAXNX40_STEP0,
  OPCODE_BBE_RMAXNX40_STEP1,
  OPCODE_BBE_RMINNX40_STEP0,
  OPCODE_BBE_RMINNX40_STEP1,
  OPCODE_BBE_MULSNX16,
  OPCODE_BBE_PACKVNX40,
  OPCODE_BBE_MULRNX16,
  OPCODE_BBE_RNDSADJNX40,
  OPCODE_BBE_RNDADJNX40,
  OPCODE_BBE_MULUUNX16,
  OPCODE_BBE_MULUUANX16,
  OPCODE_BBE_MULUSNX16,
  OPCODE_BBE_MULUSANX16,
  OPCODE_BBE_MULUSANX16T,
  OPCODE_BBE_MULUSRNX16,
  OPCODE_BBE_MULUURNX16,
  OPCODE_BBE_MULANX16T,
  OPCODE_BBE_MULUUANX16T,
  OPCODE_BBE_NSANX40C,
  OPCODE_BBE_CONJNX40C,
  OPCODE_BBE_EQNX40C,
  OPCODE_BBE_NEQNX40C,
  OPCODE_BBE_RADDNX40C,
  OPCODE_BBE_MULNX16C,
  OPCODE_BBE_MULANX16C,
  OPCODE_BBE_MULNX16J,
  OPCODE_BBE_MULANX16J,
  OPCODE_BBE_MULSNX16C,
  OPCODE_BBE_MULSNX16J,
  OPCODE_BBE_MAGINX16C,
  OPCODE_BBE_MAGIANX16C,
  OPCODE_BBE_DIPACKSUNX40,
  OPCODE_BBE_DIPACKQUNX40,
  OPCODE_BBE_DIPACKLNX40,
  OPCODE_BBE_DIPACKPUNX40,
  OPCODE_BBE_MULRNX16C,
  OPCODE_BBE_MULRNX16J,
  OPCODE_BBE_MAGIRNX16C,
  OPCODE_BBE_MOVWA32C,
  OPCODE_BBE_MULANX16CT,
  OPCODE_BBE_MULANX16JT,
  OPCODE_BBE_SELNX16I,
  OPCODE_BBE_SHFLNX16I,
  OPCODE_BBE_NSANX16C,
  OPCODE_BBE_CONJNX16C,
  OPCODE_BBE_EQNX16C,
  OPCODE_BBE_NEQNX16C,
  OPCODE_BBE_RADDNX16C,
  OPCODE_BBE_LPNX16_I,
  OPCODE_BBE_LPNX16_IP,
  OPCODE_BBE_LPNX16_X,
  OPCODE_BBE_LPNX16_XP,
  OPCODE_BBE_SPNX16_I,
  OPCODE_BBE_SPNX16_IP,
  OPCODE_BBE_SPNX16_X,
  OPCODE_BBE_SPNX16_XP,
  OPCODE_BBE_MOVAV16C,
  OPCODE_BBE_MOVAV16C_S2,
  OPCODE_BBE_MOVVA16C,
  OPCODE_BBE_MULNX16CPACKL,
  OPCODE_BBE_MULNX16CPACKQ,
  OPCODE_BBE_MULNX16JPACKL,
  OPCODE_BBE_MULNX16JPACKQ,
  OPCODE_BBE_MULNX16CPACKS,
  OPCODE_BBE_MULNX16JPACKS,
  OPCODE_BBE_CONJSNX16C,
  OPCODE_BBE_SELPCNX16I,
  OPCODE_BBE_EXTRANX16C,
  OPCODE_BBE_MAGINX16CPACKL,
  OPCODE_BBE_MAGINX16CPACKSU,
  OPCODE_BBE_MAGINX16CPACKQU,
  OPCODE_BBE_MOVIDXINX16T,
  OPCODE_BBE_RADDSNX16C,
  OPCODE_BBE_RADDNX16CT,
  OPCODE_BBE_RADDNX16CF,
  OPCODE_BBE_CONJNX16CT,
  OPCODE_BBE_CONJNX16CF,
  OPCODE_BBE_CONJSNX16CT,
  OPCODE_BBE_CONJSNX16CF,
  OPCODE_BBE_RADDSNX16CT,
  OPCODE_BBE_RADDSNX16CF,
  OPCODE_BBE_MOVPINT16,
  OPCODE_BBE_MOVPA16,
  OPCODE_BBE_MULNX16PACKP,
  OPCODE_BBE_MULNX16CPACKP,
  OPCODE_BBE_MULNX16JPACKP,
  OPCODE_BBE_MAGINX16CPACKPU,
  OPCODE_BBE_ADDMOD16U,
  OPCODE_BBE_SQZN,
  OPCODE_BBE_UNSQZN,
  OPCODE_BBE_MULNX16PR,
  OPCODE_BBE_MULANX16PR,
  OPCODE_BBE_MULRNX16PR,
  OPCODE_BBE_MOVIDXNX16T,
  OPCODE_BBE_MOVIDXNX16F,
  OPCODE_BBE_SELUNX16,
  OPCODE_BBE_SHFLUNX16,
  OPCODE_BBE_SELPRNX16I,
  OPCODE_BBE_EXTRBN,
  OPCODE_BBE_EXTRANX16,
  OPCODE_BBE_L32X,
  OPCODE_BBE_L32XP,
  OPCODE_BBE_L32IP,
  OPCODE_BBE_L32I_N_S1,
  OPCODE_BBE_L16SI_S1,
  OPCODE_BBE_POLYNX16_OFF,
  OPCODE_BBE_ADDSR1RNX16,
  OPCODE_BBE_SUBSR1RNX16,
  OPCODE_BBE_DESCRNX8C,
  OPCODE_BBE_DESCRNX16C,
  OPCODE_BBE_DESCRNX16,
  OPCODE_BBE_DSELNX16I,
  OPCODE_BBE_DSELNX16I_H,
  OPCODE_BBE_BMAXABSNX16,
  OPCODE_BBE_MOVPINT40,
  OPCODE_BBE_MOVPA32,
  OPCODE_BBE_UNPKPNX16,
  OPCODE_BBE_PACKPNX40,
  OPCODE_BBE_MOVVINT16,
  OPCODE_BBE_MOVQINT16,
  OPCODE_BBE_MOVQA16,
  OPCODE_BBE_MOVVINX16,
  OPCODE_BBE_SEQNX16,
  OPCODE_BBE_MULNX16PACKL,
  OPCODE_BBE_MULNX16PACKQ,
  OPCODE_BBE_MOVAV16,
  OPCODE_BBE_MOVAV16_S2,
  OPCODE_BBE_MOVAVU16,
  OPCODE_BBE_MOVAVU16_S2,
  OPCODE_BBE_EXTRNX16,
  OPCODE_BBE_MOVWINT40,
  OPCODE_BBE_MOVQINT40,
  OPCODE_BBE_MOVWINX40,
  OPCODE_BBE_RADDSNX16,
  OPCODE_BBE_RADDSNX16T,
  OPCODE_BBE_RADDSNX16F,
  OPCODE_BBE_PACKQNX40,
  OPCODE_BBE_NANDNX40,
  OPCODE_BBE_SHFLNX40I,
  OPCODE_BBE_SELNX40I,
  OPCODE_BBE_MOVWA32,
  OPCODE_BBE_MOVWA40,
  OPCODE_BBE_MOVWAU32,
  OPCODE_BBE_MOVAW32,
  OPCODE_BBE_MOVAWU32,
  OPCODE_BBE_MOVAW40H,
  OPCODE_BBE_MOVQA32,
  OPCODE_BBE_SEQNX40,
  OPCODE_BBE_RADDNX40,
  OPCODE_BBE_MOVVWL,
  OPCODE_BBE_MOVSVWL,
  OPCODE_BBE_MOVWVL,
  OPCODE_BBE_MOVWV,
  OPCODE_BBE_MOVSWVL,
  OPCODE_BBE_MOVSWV,
  OPCODE_BBE_MOVVWLL,
  OPCODE_BBE_MOVWVLL,
  OPCODE_BBE_MOVW2VL,
  OPCODE_BBE_MOVVWH,
  OPCODE_BBE_MOVSVWH,
  OPCODE_BBE_MOVVWLH,
  OPCODE_BBE_MOVVWHL,
  OPCODE_BBE_MOVVWHH,
  OPCODE_BBE_LV4X16_I,
  OPCODE_BBE_SV4X16_I,
  OPCODE_BBE_MOVW2VH,
  OPCODE_BBE_LVNX16F_I,
  OPCODE_BBE_LVNX16F_IP,
  OPCODE_BBE_LVNX16F_X,
  OPCODE_BBE_LVNX16F_XP,
  OPCODE_BBE_SVNX16F_I,
  OPCODE_BBE_SVNX16F_IP,
  OPCODE_BBE_SVNX16F_X,
  OPCODE_BBE_SVNX16F_XP,
  OPCODE_BBE_LVNX16F_IC,
  OPCODE_BBE_SVNX16F_IC,
  OPCODE_BBE_ABSNX16,
  OPCODE_BBE_ABSSNX16,
  OPCODE_BBE_ABSNX40,
  OPCODE_LSI,
  OPCODE_LSIP,
  OPCODE_LSX,
  OPCODE_LSXP,
  OPCODE_SSI,
  OPCODE_SSIP,
  OPCODE_SSX,
  OPCODE_SSXP,
  OPCODE_ABS_S,
  OPCODE_NEG_S,
  OPCODE_MOV_S,
  OPCODE_MOVEQZ_S,
  OPCODE_MOVNEZ_S,
  OPCODE_MOVLTZ_S,
  OPCODE_MOVGEZ_S,
  OPCODE_MOVF_S,
  OPCODE_MOVT_S,
  OPCODE_WFR,
  OPCODE_RFR,
  OPCODE_ROUND_S,
  OPCODE_CEIL_S,
  OPCODE_FLOOR_S,
  OPCODE_TRUNC_S,
  OPCODE_UTRUNC_S,
  OPCODE_FLOAT_S,
  OPCODE_UFLOAT_S,
  OPCODE_UN_S,
  OPCODE_ULT_S,
  OPCODE_ULE_S,
  OPCODE_UEQ_S,
  OPCODE_OLT_S,
  OPCODE_OLE_S,
  OPCODE_OEQ_S,
  OPCODE_ADD_S,
  OPCODE_SUB_S,
  OPCODE_MUL_S,
  OPCODE_MADD_S,
  OPCODE_MSUB_S,
  OPCODE_SQRT0_S,
  OPCODE_DIV0_S,
  OPCODE_RECIP0_S,
  OPCODE_RSQRT0_S,
  OPCODE_MADDN_S,
  OPCODE_DIVN_S,
  OPCODE_CONST_S,
  OPCODE_NEXP01_S,
  OPCODE_ADDEXP_S,
  OPCODE_ADDEXPM_S,
  OPCODE_MKDADJ_S,
  OPCODE_MKSADJ_S,
  OPCODE_BBX_LVNX24_I,
  OPCODE_BBX_LVNX24_IP,
  OPCODE_BBX_SVNX24U_I,
  OPCODE_BBX_SVNX24U_IP,
  OPCODE_BBX_SVNX24_I,
  OPCODE_BBX_SVNX24_IP,
  OPCODE_BBX_SLV128_I,
  OPCODE_BBX_LVNX24_X,
  OPCODE_BBX_LVNX24_XP,
  OPCODE_BBX_SVNX24U_X,
  OPCODE_BBX_SVNX24U_XP,
  OPCODE_BBX_SVNX24_X,
  OPCODE_BBX_SVNX24_XP,
  OPCODE_BBX_ADDNX24,
  OPCODE_BBX_ADDNX24T,
  OPCODE_BBX_ADDSNX24,
  OPCODE_BBX_ADDSNX24T,
  OPCODE_BBX_SUBNX24,
  OPCODE_BBX_SUBNX24T,
  OPCODE_BBX_SUBSNX24,
  OPCODE_BBX_SUBSNX24T,
  OPCODE_BBX_ABSNX24,
  OPCODE_BBX_ABSNX24T,
  OPCODE_BBX_NEGNX24,
  OPCODE_BBX_NEGNX24T,
  OPCODE_BBX_CONJNX24,
  OPCODE_BBX_CONJNX24T,
  OPCODE_BBX_RADDNX24,
  OPCODE_BBX_RADDNX24T,
  OPCODE_BBX_RADDSNX24,
  OPCODE_BBX_RADDSNX24T,
  OPCODE_BBX_RAVGNX24,
  OPCODE_BBX_NSANX24,
  OPCODE_BBX_NSANX24C,
  OPCODE_BBX_NSAUNX24,
  OPCODE_BBX_MAXNX24,
  OPCODE_BBX_MAXNX24T,
  OPCODE_BBX_MAXUNX24,
  OPCODE_BBX_MAXUNX24T,
  OPCODE_BBX_MINNX24,
  OPCODE_BBX_MINNX24T,
  OPCODE_BBX_MINUNX24,
  OPCODE_BBX_MINUNX24T,
  OPCODE_BBX_MIXNX24C,
  OPCODE_BBX_RMAXNX24,
  OPCODE_BBX_RMAXNX24T,
  OPCODE_BBX_RMAXUNX24,
  OPCODE_BBX_RMAXUNX24T,
  OPCODE_BBX_RMINNX24,
  OPCODE_BBX_RMINNX24T,
  OPCODE_BBX_RMINUNX24,
  OPCODE_BBX_RMINUNX24T,
  OPCODE_BBX_POPCNX24,
  OPCODE_BBX_MOVL2L,
  OPCODE_BBX_MOVL2LT,
  OPCODE_BBX_MOVN2L,
  OPCODE_BBX_MOVN2LT,
  OPCODE_BBX_MOVUN2L,
  OPCODE_BBX_MOVUN2LT,
  OPCODE_BBX_MOVSL2N,
  OPCODE_BBX_MOVSL2NT,
  OPCODE_BBX_MOVHL2N,
  OPCODE_BBX_MOVHL2NT,
  OPCODE_BBX_MOVLL2N,
  OPCODE_BBX_MOVLL2NT,
  OPCODE_BBX_MOVL2W,
  OPCODE_BBX_MOVL2WT,
  OPCODE_BBX_MOVUL2W,
  OPCODE_BBX_MOVUL2WT,
  OPCODE_BBX_MOVSW2L,
  OPCODE_BBX_MOVSW2LT,
  OPCODE_BBX_MOVHW2L,
  OPCODE_BBX_MOVHW2LT,
  OPCODE_BBX_MOVLW2L,
  OPCODE_BBX_MOVLW2LT,
  OPCODE_BBX_MOVI2L,
  OPCODE_BBX_MOVI2LT,
  OPCODE_BBX_MOVA2L,
  OPCODE_BBX_MOVA2LT,
  OPCODE_BBX_MVBL2W,
  OPCODE_BBX_MVBW2L,
  OPCODE_BBX_MOVL2A,
  OPCODE_BBX_SLLSINX24,
  OPCODE_BBX_SLLSINX24T,
  OPCODE_BBX_SRASINX24,
  OPCODE_BBX_SRASINX24T,
  OPCODE_BBX_SLLSNX24,
  OPCODE_BBX_SRASNX24,
  OPCODE_BBX_SRASNX24C,
  OPCODE_BBX_SRRINX24,
  OPCODE_BBX_SRRINX24T,
  OPCODE_BBX_SRRNX24,
  OPCODE_BBX_SLASINX24,
  OPCODE_BBX_SLASINX24T,
  OPCODE_BBX_SLASNX24,
  OPCODE_BBX_SLASNX24C,
  OPCODE_BBX_SRLSINX24,
  OPCODE_BBX_SRLSINX24T,
  OPCODE_BBX_SRLSNX24,
  OPCODE_BBX_POPMQ,
  OPCODE_BBX_POPMQNB,
  OPCODE_BBX_LDS0,
  OPCODE_BBX_STS0,
  OPCODE_BBX_LDCQ128,
  OPCODE_BBX_LDCQ128NB,
  OPCODE_BBX_STRQ32,
  OPCODE_BBX_LCRLU,
  OPCODE_BBX_SCRLU,
  OPCODE_BBX_ANDNX24,
  OPCODE_BBX_ORNX24,
  OPCODE_BBX_XORNX24,
  OPCODE_BBX_NOTNX24,
  OPCODE_BBX_SELNX24,
  OPCODE_BBX_SELNX24C,
  OPCODE_BBX_REPNX24,
  OPCODE_BBX_REPNX24T,
  OPCODE_BBX_REPNX24C,
  OPCODE_BBX_REPNX24CT,
  OPCODE_BBX_SWPNX24C,
  OPCODE_BBX_INTLNX24C,
  OPCODE_BBX_INTHNX24C,
  OPCODE_BBX_SHFNX24,
  OPCODE_BBX_SHFNX24C,
  OPCODE_BBX_LTNX24,
  OPCODE_BBX_LTNX24T,
  OPCODE_BBX_LTNX24C,
  OPCODE_BBX_LTNX24CT,
  OPCODE_BBX_LTUNX24,
  OPCODE_BBX_LTUNX24T,
  OPCODE_BBX_LTENX24,
  OPCODE_BBX_LTENX24T,
  OPCODE_BBX_LTENX24C,
  OPCODE_BBX_LTENX24CT,
  OPCODE_BBX_LTEUNX24,
  OPCODE_BBX_LTEUNX24T,
  OPCODE_BBX_EQNX24,
  OPCODE_BBX_EQNX24T,
  OPCODE_BBX_EQNX24C,
  OPCODE_BBX_EQNX24CT,
  OPCODE_BBX_NEQNX24,
  OPCODE_BBX_NEQNX24T,
  OPCODE_BBX_LLU0NX24_I,
  OPCODE_BBX_LLU0NX24_IP,
  OPCODE_BBX_LLU1NX24_I,
  OPCODE_BBX_LLU1NX24_IP,
  OPCODE_BBX_LLU0NX16_I,
  OPCODE_BBX_LLU0NX16_IP,
  OPCODE_BBX_LLU1NX16_I,
  OPCODE_BBX_LLU1NX16_IP,
  OPCODE_BBX_SLU0NX24_I,
  OPCODE_BBX_SLU0NX24_IP,
  OPCODE_BBX_SLU0NX16_I,
  OPCODE_BBX_SLU0NX16_IP,
  OPCODE_BBX_LOB0NX24_I,
  OPCODE_BBX_LOB0NX24_IP,
  OPCODE_BBX_LOB1NX24_I,
  OPCODE_BBX_LOB1NX24_IP,
  OPCODE_BBX_LTB0NX24_I,
  OPCODE_BBX_LTB0NX24_IP,
  OPCODE_BBX_LTB1NX24_I,
  OPCODE_BBX_LTB1NX24_IP,
  OPCODE_BBX_LOB0NX16_I,
  OPCODE_BBX_LOB0NX16_IP,
  OPCODE_BBX_LOB1NX16_I,
  OPCODE_BBX_LOB1NX16_IP,
  OPCODE_BBX_LTB0NX16_I,
  OPCODE_BBX_LTB0NX16_IP,
  OPCODE_BBX_LTB1NX16_I,
  OPCODE_BBX_LTB1NX16_IP,
  OPCODE_BBX_SOB0NX24_I,
  OPCODE_BBX_SOB0NX24_IP,
  OPCODE_BBX_STB0NX24_I,
  OPCODE_BBX_STB0NX24_IP,
  OPCODE_BBX_SOB0NX16_I,
  OPCODE_BBX_SOB0NX16_IP,
  OPCODE_BBX_STB0NX16_I,
  OPCODE_BBX_STB0NX16_IP,
  OPCODE_BBX_GETOPBR0,
  OPCODE_BBX_GETOPBR1,
  OPCODE_BBX_GETOPBW0,
  OPCODE_BBX_GETTBR0,
  OPCODE_BBX_GETTBR1,
  OPCODE_BBX_GETTBW0,
  OPCODE_BBX_INITOPBR,
  OPCODE_BBX_INITTBR
};


/* Slot-specific opcode decode functions.  */

static int
Slot_inst_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_inst_23_16_Slot_inst_get (insn) == 70 &&
      Field_fld_inst_3_0_Slot_inst_get (insn) == 0)
    return OPCODE_BBE_LVNX16_XP;
  if (Field_fld_inst_23_16_Slot_inst_get (insn) == 71 &&
      Field_fld_inst_3_0_Slot_inst_get (insn) == 0)
    return OPCODE_BBE_SVNX16_IP;
  if (Field_fld_inst_23_16_Slot_inst_get (insn) == 86 &&
      Field_fld_inst_3_0_Slot_inst_get (insn) == 0)
    return OPCODE_BBE_SVNX16_XP;
  if (Field_fld_inst_23_16_Slot_inst_get (insn) == 87 &&
      Field_fld_inst_3_0_Slot_inst_get (insn) == 0)
    return OPCODE_BBE_SVNX16_I_N;
  if (Field_fld_inst_23_16_Slot_inst_get (insn) == 102 &&
      Field_fld_inst_3_0_Slot_inst_get (insn) == 0)
    return OPCODE_BBE_LVNX16_IP;
  if (Field_fld_inst_23_16_Slot_inst_get (insn) == 118 &&
      Field_fld_inst_3_0_Slot_inst_get (insn) == 0)
    return OPCODE_BBE_LVNX16_I_N;
  if (Field_fld_inst_23_22_Slot_inst_get (insn) == 0 &&
      Field_fld_inst_19_16_Slot_inst_get (insn) == 6 &&
      Field_fld_inst_3_0_Slot_inst_get (insn) == 0)
    return OPCODE_BBE_LAVNX16_XP;
  if (Field_fld_inst_23_22_Slot_inst_get (insn) == 0 &&
      Field_fld_inst_19_16_Slot_inst_get (insn) == 7 &&
      Field_fld_inst_3_0_Slot_inst_get (insn) == 0)
    return OPCODE_BBE_SAVNX16_XP;
  if (Field_fld_inst_23_22_Slot_inst_get (insn) == 2 &&
      Field_fld_inst_19_16_Slot_inst_get (insn) == 6 &&
      Field_fld_inst_7_0_Slot_inst_get (insn) == 0)
    return OPCODE_BBE_LANX16_IP;
  if (Field_fld_inst_23_22_Slot_inst_get (insn) == 2 &&
      Field_fld_inst_19_16_Slot_inst_get (insn) == 6 &&
      Field_fld_inst_7_0_Slot_inst_get (insn) == 16)
    return OPCODE_BBE_SANX16_IP;
  if (Field_op0_Slot_inst_get (insn) == 0)
    {
      if (Field_op1_Slot_inst_get (insn) == 0)
	{
	  if (Field_op2_Slot_inst_get (insn) == 0)
	    {
	      if (Field_r_Slot_inst_get (insn) == 0)
		{
		  if (Field_m_Slot_inst_get (insn) == 0 &&
		      Field_s_Slot_inst_get (insn) == 0 &&
		      Field_n_Slot_inst_get (insn) == 0)
		    return OPCODE_ILL;
		  if (Field_m_Slot_inst_get (insn) == 2)
		    {
		      if (Field_n_Slot_inst_get (insn) == 0)
			return OPCODE_RET;
		      if (Field_n_Slot_inst_get (insn) == 1)
			return OPCODE_RETW;
		      if (Field_n_Slot_inst_get (insn) == 2)
			return OPCODE_JX;
		    }
		  if (Field_m_Slot_inst_get (insn) == 3)
		    {
		      if (Field_n_Slot_inst_get (insn) == 0)
			return OPCODE_CALLX0;
		      if (Field_n_Slot_inst_get (insn) == 1)
			return OPCODE_CALLX4;
		      if (Field_n_Slot_inst_get (insn) == 2)
			return OPCODE_CALLX8;
		      if (Field_n_Slot_inst_get (insn) == 3)
			return OPCODE_CALLX12;
		    }
		}
	      if (Field_r_Slot_inst_get (insn) == 1)
		return OPCODE_MOVSP;
	      if (Field_r_Slot_inst_get (insn) == 2)
		{
		  if (Field_s_Slot_inst_get (insn) == 0)
		    {
		      if (Field_t_Slot_inst_get (insn) == 0)
			return OPCODE_ISYNC;
		      if (Field_t_Slot_inst_get (insn) == 1)
			return OPCODE_RSYNC;
		      if (Field_t_Slot_inst_get (insn) == 2)
			return OPCODE_ESYNC;
		      if (Field_t_Slot_inst_get (insn) == 3)
			return OPCODE_DSYNC;
		      if (Field_t_Slot_inst_get (insn) == 8)
			return OPCODE_EXCW;
		      if (Field_t_Slot_inst_get (insn) == 12)
			return OPCODE_MEMW;
		      if (Field_t_Slot_inst_get (insn) == 13)
			return OPCODE_EXTW;
		      if (Field_t_Slot_inst_get (insn) == 15)
			return OPCODE_NOP;
		    }
		}
	      if (Field_r_Slot_inst_get (insn) == 3)
		{
		  if (Field_t_Slot_inst_get (insn) == 0)
		    {
		      if (Field_s_Slot_inst_get (insn) == 0)
			return OPCODE_RFE;
		      if (Field_s_Slot_inst_get (insn) == 2)
			return OPCODE_RFDE;
		      if (Field_s_Slot_inst_get (insn) == 4)
			return OPCODE_RFWO;
		      if (Field_s_Slot_inst_get (insn) == 5)
			return OPCODE_RFWU;
		    }
		  if (Field_t_Slot_inst_get (insn) == 1)
		    return OPCODE_RFI;
		  if (Field_t_Slot_inst_get (insn) == 2 &&
		      Field_s_Slot_inst_get (insn) == 0)
		    return OPCODE_RFME;
		  if (Field_t_Slot_inst_get (insn) == 2 &&
		      Field_s_Slot_inst_get (insn) == 1)
		    return OPCODE_CLREX;
		}
	      if (Field_r_Slot_inst_get (insn) == 4)
		return OPCODE_BREAK;
	      if (Field_r_Slot_inst_get (insn) == 5)
		{
		  if (Field_s_Slot_inst_get (insn) == 0 &&
		      Field_t_Slot_inst_get (insn) == 0)
		    return OPCODE_SYSCALL;
		  if (Field_s_Slot_inst_get (insn) == 1 &&
		      Field_t_Slot_inst_get (insn) == 0)
		    return OPCODE_SIMCALL;
		}
	      if (Field_r_Slot_inst_get (insn) == 6)
		return OPCODE_RSIL;
	      if (Field_r_Slot_inst_get (insn) == 7 &&
		  Field_t_Slot_inst_get (insn) == 0)
		return OPCODE_WAITI;
	      if (Field_r_Slot_inst_get (insn) == 7)
		{
		  if (Field_t_Slot_inst_get (insn) == 14)
		    return OPCODE_LDDR32_P;
		  if (Field_t_Slot_inst_get (insn) == 15)
		    return OPCODE_SDDR32_P;
		}
	      if (Field_r_Slot_inst_get (insn) == 8)
		return OPCODE_ANY4;
	      if (Field_r_Slot_inst_get (insn) == 9)
		return OPCODE_ALL4;
	      if (Field_r_Slot_inst_get (insn) == 10)
		return OPCODE_ANY8;
	      if (Field_r_Slot_inst_get (insn) == 11)
		return OPCODE_ALL8;
	    }
	  if (Field_op2_Slot_inst_get (insn) == 1)
	    return OPCODE_AND;
	  if (Field_op2_Slot_inst_get (insn) == 2)
	    return OPCODE_OR;
	  if (Field_op2_Slot_inst_get (insn) == 3)
	    return OPCODE_XOR;
	  if (Field_op2_Slot_inst_get (insn) == 4)
	    {
	      if (Field_r_Slot_inst_get (insn) == 0 &&
		  Field_t_Slot_inst_get (insn) == 0)
		return OPCODE_SSR;
	      if (Field_r_Slot_inst_get (insn) == 1 &&
		  Field_t_Slot_inst_get (insn) == 0)
		return OPCODE_SSL;
	      if (Field_r_Slot_inst_get (insn) == 2 &&
		  Field_t_Slot_inst_get (insn) == 0)
		return OPCODE_SSA8L;
	      if (Field_r_Slot_inst_get (insn) == 3 &&
		  Field_t_Slot_inst_get (insn) == 0)
		return OPCODE_SSA8B;
	      if (Field_r_Slot_inst_get (insn) == 4 &&
		  Field_thi3_Slot_inst_get (insn) == 0)
		return OPCODE_SSAI;
	      if (Field_r_Slot_inst_get (insn) == 6)
		return OPCODE_RER;
	      if (Field_r_Slot_inst_get (insn) == 7)
		return OPCODE_WER;
	      if (Field_r_Slot_inst_get (insn) == 8 &&
		  Field_s_Slot_inst_get (insn) == 0)
		return OPCODE_ROTW;
	      if (Field_r_Slot_inst_get (insn) == 10 &&
		  Field_s_Slot_inst_get (insn) == 0)
		return OPCODE_GETEX;
	      if (Field_r_Slot_inst_get (insn) == 14)
		return OPCODE_NSA;
	      if (Field_r_Slot_inst_get (insn) == 15)
		return OPCODE_NSAU;
	    }
	  if (Field_op2_Slot_inst_get (insn) == 5)
	    {
	      if (Field_r_Slot_inst_get (insn) == 11)
		return OPCODE_RPTLB0;
	      if (Field_r_Slot_inst_get (insn) == 13)
		return OPCODE_PPTLB;
	      if (Field_r_Slot_inst_get (insn) == 14)
		return OPCODE_WPTLB;
	      if (Field_r_Slot_inst_get (insn) == 15)
		return OPCODE_RPTLB1;
	    }
	  if (Field_op2_Slot_inst_get (insn) == 6)
	    {
	      if (Field_s_Slot_inst_get (insn) == 0)
		return OPCODE_NEG;
	      if (Field_s_Slot_inst_get (insn) == 1)
		return OPCODE_ABS;
	    }
	  if (Field_op2_Slot_inst_get (insn) == 8)
	    return OPCODE_ADD;
	  if (Field_op2_Slot_inst_get (insn) == 9)
	    return OPCODE_ADDX2;
	  if (Field_op2_Slot_inst_get (insn) == 10)
	    return OPCODE_ADDX4;
	  if (Field_op2_Slot_inst_get (insn) == 11)
	    return OPCODE_ADDX8;
	  if (Field_op2_Slot_inst_get (insn) == 12)
	    return OPCODE_SUB;
	  if (Field_op2_Slot_inst_get (insn) == 13)
	    return OPCODE_SUBX2;
	  if (Field_op2_Slot_inst_get (insn) == 14)
	    return OPCODE_SUBX4;
	  if (Field_op2_Slot_inst_get (insn) == 15)
	    return OPCODE_SUBX8;
	}
      if (Field_op1_Slot_inst_get (insn) == 1)
	{
	  if ((Field_op2_Slot_inst_get (insn) == 0 ||
	       Field_op2_Slot_inst_get (insn) == 1))
	    return OPCODE_SLLI;
	  if ((Field_op2_Slot_inst_get (insn) == 2 ||
	       Field_op2_Slot_inst_get (insn) == 3))
	    return OPCODE_SRAI;
	  if (Field_op2_Slot_inst_get (insn) == 4)
	    return OPCODE_SRLI;
	  if (Field_op2_Slot_inst_get (insn) == 6)
	    {
	      if (Field_sr_Slot_inst_get (insn) == 0)
		return OPCODE_XSR_LBEG;
	      if (Field_sr_Slot_inst_get (insn) == 1)
		return OPCODE_XSR_LEND;
	      if (Field_sr_Slot_inst_get (insn) == 2)
		return OPCODE_XSR_LCOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 3)
		return OPCODE_XSR_SAR;
	      if (Field_sr_Slot_inst_get (insn) == 4)
		return OPCODE_XSR_BR;
	      if (Field_sr_Slot_inst_get (insn) == 5)
		return OPCODE_XSR_LITBASE;
	      if (Field_sr_Slot_inst_get (insn) == 72)
		return OPCODE_XSR_WINDOWBASE;
	      if (Field_sr_Slot_inst_get (insn) == 73)
		return OPCODE_XSR_WINDOWSTART;
	      if (Field_sr_Slot_inst_get (insn) == 90)
		return OPCODE_XSR_MPUENB;
	      if (Field_sr_Slot_inst_get (insn) == 95)
		return OPCODE_XSR_ERACCESS;
	      if (Field_sr_Slot_inst_get (insn) == 96)
		return OPCODE_XSR_IBREAKENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 97)
		return OPCODE_XSR_MEMCTL;
	      if (Field_sr_Slot_inst_get (insn) == 98)
		return OPCODE_XSR_CACHEADRDIS;
	      if (Field_sr_Slot_inst_get (insn) == 99)
		return OPCODE_XSR_ATOMCTL;
	      if (Field_sr_Slot_inst_get (insn) == 104)
		return OPCODE_XSR_DDR;
	      if (Field_sr_Slot_inst_get (insn) == 106)
		return OPCODE_XSR_MEPC;
	      if (Field_sr_Slot_inst_get (insn) == 107)
		return OPCODE_XSR_MEPS;
	      if (Field_sr_Slot_inst_get (insn) == 108)
		return OPCODE_XSR_MESAVE;
	      if (Field_sr_Slot_inst_get (insn) == 109)
		return OPCODE_XSR_MESR;
	      if (Field_sr_Slot_inst_get (insn) == 110)
		return OPCODE_XSR_MECR;
	      if (Field_sr_Slot_inst_get (insn) == 111)
		return OPCODE_XSR_MEVADDR;
	      if (Field_sr_Slot_inst_get (insn) == 128)
		return OPCODE_XSR_IBREAKA0;
	      if (Field_sr_Slot_inst_get (insn) == 129)
		return OPCODE_XSR_IBREAKA1;
	      if (Field_sr_Slot_inst_get (insn) == 144)
		return OPCODE_XSR_DBREAKA0;
	      if (Field_sr_Slot_inst_get (insn) == 145)
		return OPCODE_XSR_DBREAKA1;
	      if (Field_sr_Slot_inst_get (insn) == 160)
		return OPCODE_XSR_DBREAKC0;
	      if (Field_sr_Slot_inst_get (insn) == 161)
		return OPCODE_XSR_DBREAKC1;
	      if (Field_sr_Slot_inst_get (insn) == 177)
		return OPCODE_XSR_EPC1;
	      if (Field_sr_Slot_inst_get (insn) == 178)
		return OPCODE_XSR_EPC2;
	      if (Field_sr_Slot_inst_get (insn) == 192)
		return OPCODE_XSR_DEPC;
	      if (Field_sr_Slot_inst_get (insn) == 194)
		return OPCODE_XSR_EPS2;
	      if (Field_sr_Slot_inst_get (insn) == 209)
		return OPCODE_XSR_EXCSAVE1;
	      if (Field_sr_Slot_inst_get (insn) == 210)
		return OPCODE_XSR_EXCSAVE2;
	      if (Field_sr_Slot_inst_get (insn) == 224)
		return OPCODE_XSR_CPENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 228)
		return OPCODE_XSR_INTENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 230)
		return OPCODE_XSR_PS;
	      if (Field_sr_Slot_inst_get (insn) == 231)
		return OPCODE_XSR_VECBASE;
	      if (Field_sr_Slot_inst_get (insn) == 232)
		return OPCODE_XSR_EXCCAUSE;
	      if (Field_sr_Slot_inst_get (insn) == 233)
		return OPCODE_XSR_DEBUGCAUSE;
	      if (Field_sr_Slot_inst_get (insn) == 234)
		return OPCODE_XSR_CCOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 236)
		return OPCODE_XSR_ICOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 237)
		return OPCODE_XSR_ICOUNTLEVEL;
	      if (Field_sr_Slot_inst_get (insn) == 238)
		return OPCODE_XSR_EXCVADDR;
	      if (Field_sr_Slot_inst_get (insn) == 240)
		return OPCODE_XSR_CCOMPARE0;
	      if (Field_sr_Slot_inst_get (insn) == 244)
		return OPCODE_XSR_MISC0;
	      if (Field_sr_Slot_inst_get (insn) == 245)
		return OPCODE_XSR_MISC1;
	    }
	  if (Field_op2_Slot_inst_get (insn) == 8)
	    return OPCODE_SRC;
	  if (Field_op2_Slot_inst_get (insn) == 9 &&
	      Field_s_Slot_inst_get (insn) == 0)
	    return OPCODE_SRL;
	  if (Field_op2_Slot_inst_get (insn) == 10 &&
	      Field_t_Slot_inst_get (insn) == 0)
	    return OPCODE_SLL;
	  if (Field_op2_Slot_inst_get (insn) == 11 &&
	      Field_s_Slot_inst_get (insn) == 0)
	    return OPCODE_SRA;
	  if (Field_op2_Slot_inst_get (insn) == 12)
	    return OPCODE_MUL16U;
	  if (Field_op2_Slot_inst_get (insn) == 13)
	    return OPCODE_MUL16S;
	  if (Field_op2_Slot_inst_get (insn) == 15)
	    {
	      if (Field_r_Slot_inst_get (insn) == 0)
		return OPCODE_LICT;
	      if (Field_r_Slot_inst_get (insn) == 1)
		return OPCODE_SICT;
	      if (Field_r_Slot_inst_get (insn) == 2)
		return OPCODE_LICW;
	      if (Field_r_Slot_inst_get (insn) == 3)
		return OPCODE_SICW;
	      if (Field_r_Slot_inst_get (insn) == 4)
		return OPCODE_L32EX;
	      if (Field_r_Slot_inst_get (insn) == 5)
		return OPCODE_S32EX;
	      if (Field_r_Slot_inst_get (insn) == 14 &&
		  Field_t_Slot_inst_get (insn) == 0)
		return OPCODE_RFDO;
	      if (Field_r_Slot_inst_get (insn) == 14 &&
		  Field_t_Slot_inst_get (insn) == 1)
		return OPCODE_RFDD;
	    }
	}
      if (Field_op1_Slot_inst_get (insn) == 2)
	{
	  if (Field_op2_Slot_inst_get (insn) == 0)
	    return OPCODE_ANDB;
	  if (Field_op2_Slot_inst_get (insn) == 1)
	    return OPCODE_ANDBC;
	  if (Field_op2_Slot_inst_get (insn) == 2)
	    return OPCODE_ORB;
	  if (Field_op2_Slot_inst_get (insn) == 3)
	    return OPCODE_ORBC;
	  if (Field_op2_Slot_inst_get (insn) == 4)
	    return OPCODE_XORB;
	  if (Field_op2_Slot_inst_get (insn) == 6)
	    return OPCODE_SALTU;
	  if (Field_op2_Slot_inst_get (insn) == 7)
	    return OPCODE_SALT;
	  if (Field_op2_Slot_inst_get (insn) == 8)
	    return OPCODE_MULL;
	  if (Field_op2_Slot_inst_get (insn) == 10)
	    return OPCODE_MULUH;
	  if (Field_op2_Slot_inst_get (insn) == 11)
	    return OPCODE_MULSH;
	  if (Field_op2_Slot_inst_get (insn) == 12)
	    return OPCODE_QUOU;
	  if (Field_op2_Slot_inst_get (insn) == 13)
	    return OPCODE_QUOS;
	  if (Field_op2_Slot_inst_get (insn) == 14)
	    return OPCODE_REMU;
	  if (Field_op2_Slot_inst_get (insn) == 15)
	    return OPCODE_REMS;
	}
      if (Field_op1_Slot_inst_get (insn) == 3)
	{
	  if (Field_op2_Slot_inst_get (insn) == 0)
	    {
	      if (Field_sr_Slot_inst_get (insn) == 0)
		return OPCODE_RSR_LBEG;
	      if (Field_sr_Slot_inst_get (insn) == 1)
		return OPCODE_RSR_LEND;
	      if (Field_sr_Slot_inst_get (insn) == 2)
		return OPCODE_RSR_LCOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 3)
		return OPCODE_RSR_SAR;
	      if (Field_sr_Slot_inst_get (insn) == 4)
		return OPCODE_RSR_BR;
	      if (Field_sr_Slot_inst_get (insn) == 5)
		return OPCODE_RSR_LITBASE;
	      if (Field_sr_Slot_inst_get (insn) == 72)
		return OPCODE_RSR_WINDOWBASE;
	      if (Field_sr_Slot_inst_get (insn) == 73)
		return OPCODE_RSR_WINDOWSTART;
	      if (Field_sr_Slot_inst_get (insn) == 90)
		return OPCODE_RSR_MPUENB;
	      if (Field_sr_Slot_inst_get (insn) == 92)
		return OPCODE_RSR_MPUCFG;
	      if (Field_sr_Slot_inst_get (insn) == 95)
		return OPCODE_RSR_ERACCESS;
	      if (Field_sr_Slot_inst_get (insn) == 96)
		return OPCODE_RSR_IBREAKENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 97)
		return OPCODE_RSR_MEMCTL;
	      if (Field_sr_Slot_inst_get (insn) == 98)
		return OPCODE_RSR_CACHEADRDIS;
	      if (Field_sr_Slot_inst_get (insn) == 99)
		return OPCODE_RSR_ATOMCTL;
	      if (Field_sr_Slot_inst_get (insn) == 104)
		return OPCODE_RSR_DDR;
	      if (Field_sr_Slot_inst_get (insn) == 106)
		return OPCODE_RSR_MEPC;
	      if (Field_sr_Slot_inst_get (insn) == 107)
		return OPCODE_RSR_MEPS;
	      if (Field_sr_Slot_inst_get (insn) == 108)
		return OPCODE_RSR_MESAVE;
	      if (Field_sr_Slot_inst_get (insn) == 109)
		return OPCODE_RSR_MESR;
	      if (Field_sr_Slot_inst_get (insn) == 110)
		return OPCODE_RSR_MECR;
	      if (Field_sr_Slot_inst_get (insn) == 111)
		return OPCODE_RSR_MEVADDR;
	      if (Field_sr_Slot_inst_get (insn) == 128)
		return OPCODE_RSR_IBREAKA0;
	      if (Field_sr_Slot_inst_get (insn) == 129)
		return OPCODE_RSR_IBREAKA1;
	      if (Field_sr_Slot_inst_get (insn) == 144)
		return OPCODE_RSR_DBREAKA0;
	      if (Field_sr_Slot_inst_get (insn) == 145)
		return OPCODE_RSR_DBREAKA1;
	      if (Field_sr_Slot_inst_get (insn) == 160)
		return OPCODE_RSR_DBREAKC0;
	      if (Field_sr_Slot_inst_get (insn) == 161)
		return OPCODE_RSR_DBREAKC1;
	      if (Field_sr_Slot_inst_get (insn) == 176)
		return OPCODE_RSR_CONFIGID0;
	      if (Field_sr_Slot_inst_get (insn) == 177)
		return OPCODE_RSR_EPC1;
	      if (Field_sr_Slot_inst_get (insn) == 178)
		return OPCODE_RSR_EPC2;
	      if (Field_sr_Slot_inst_get (insn) == 192)
		return OPCODE_RSR_DEPC;
	      if (Field_sr_Slot_inst_get (insn) == 194)
		return OPCODE_RSR_EPS2;
	      if (Field_sr_Slot_inst_get (insn) == 208)
		return OPCODE_RSR_CONFIGID1;
	      if (Field_sr_Slot_inst_get (insn) == 209)
		return OPCODE_RSR_EXCSAVE1;
	      if (Field_sr_Slot_inst_get (insn) == 210)
		return OPCODE_RSR_EXCSAVE2;
	      if (Field_sr_Slot_inst_get (insn) == 224)
		return OPCODE_RSR_CPENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 226)
		return OPCODE_RSR_INTERRUPT;
	      if (Field_sr_Slot_inst_get (insn) == 228)
		return OPCODE_RSR_INTENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 230)
		return OPCODE_RSR_PS;
	      if (Field_sr_Slot_inst_get (insn) == 231)
		return OPCODE_RSR_VECBASE;
	      if (Field_sr_Slot_inst_get (insn) == 232)
		return OPCODE_RSR_EXCCAUSE;
	      if (Field_sr_Slot_inst_get (insn) == 233)
		return OPCODE_RSR_DEBUGCAUSE;
	      if (Field_sr_Slot_inst_get (insn) == 234)
		return OPCODE_RSR_CCOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 235)
		return OPCODE_RSR_PRID;
	      if (Field_sr_Slot_inst_get (insn) == 236)
		return OPCODE_RSR_ICOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 237)
		return OPCODE_RSR_ICOUNTLEVEL;
	      if (Field_sr_Slot_inst_get (insn) == 238)
		return OPCODE_RSR_EXCVADDR;
	      if (Field_sr_Slot_inst_get (insn) == 240)
		return OPCODE_RSR_CCOMPARE0;
	      if (Field_sr_Slot_inst_get (insn) == 244)
		return OPCODE_RSR_MISC0;
	      if (Field_sr_Slot_inst_get (insn) == 245)
		return OPCODE_RSR_MISC1;
	    }
	  if (Field_op2_Slot_inst_get (insn) == 1)
	    {
	      if (Field_sr_Slot_inst_get (insn) == 0)
		return OPCODE_WSR_LBEG;
	      if (Field_sr_Slot_inst_get (insn) == 1)
		return OPCODE_WSR_LEND;
	      if (Field_sr_Slot_inst_get (insn) == 2)
		return OPCODE_WSR_LCOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 3)
		return OPCODE_WSR_SAR;
	      if (Field_sr_Slot_inst_get (insn) == 4)
		return OPCODE_WSR_BR;
	      if (Field_sr_Slot_inst_get (insn) == 5)
		return OPCODE_WSR_LITBASE;
	      if (Field_sr_Slot_inst_get (insn) == 72)
		return OPCODE_WSR_WINDOWBASE;
	      if (Field_sr_Slot_inst_get (insn) == 73)
		return OPCODE_WSR_WINDOWSTART;
	      if (Field_sr_Slot_inst_get (insn) == 89)
		return OPCODE_WSR_MMID;
	      if (Field_sr_Slot_inst_get (insn) == 90)
		return OPCODE_WSR_MPUENB;
	      if (Field_sr_Slot_inst_get (insn) == 92)
		return OPCODE_WSR_MPUCFG;
	      if (Field_sr_Slot_inst_get (insn) == 95)
		return OPCODE_WSR_ERACCESS;
	      if (Field_sr_Slot_inst_get (insn) == 96)
		return OPCODE_WSR_IBREAKENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 97)
		return OPCODE_WSR_MEMCTL;
	      if (Field_sr_Slot_inst_get (insn) == 98)
		return OPCODE_WSR_CACHEADRDIS;
	      if (Field_sr_Slot_inst_get (insn) == 99)
		return OPCODE_WSR_ATOMCTL;
	      if (Field_sr_Slot_inst_get (insn) == 104)
		return OPCODE_WSR_DDR;
	      if (Field_sr_Slot_inst_get (insn) == 106)
		return OPCODE_WSR_MEPC;
	      if (Field_sr_Slot_inst_get (insn) == 107)
		return OPCODE_WSR_MEPS;
	      if (Field_sr_Slot_inst_get (insn) == 108)
		return OPCODE_WSR_MESAVE;
	      if (Field_sr_Slot_inst_get (insn) == 109)
		return OPCODE_WSR_MESR;
	      if (Field_sr_Slot_inst_get (insn) == 110)
		return OPCODE_WSR_MECR;
	      if (Field_sr_Slot_inst_get (insn) == 111)
		return OPCODE_WSR_MEVADDR;
	      if (Field_sr_Slot_inst_get (insn) == 128)
		return OPCODE_WSR_IBREAKA0;
	      if (Field_sr_Slot_inst_get (insn) == 129)
		return OPCODE_WSR_IBREAKA1;
	      if (Field_sr_Slot_inst_get (insn) == 144)
		return OPCODE_WSR_DBREAKA0;
	      if (Field_sr_Slot_inst_get (insn) == 145)
		return OPCODE_WSR_DBREAKA1;
	      if (Field_sr_Slot_inst_get (insn) == 160)
		return OPCODE_WSR_DBREAKC0;
	      if (Field_sr_Slot_inst_get (insn) == 161)
		return OPCODE_WSR_DBREAKC1;
	      if (Field_sr_Slot_inst_get (insn) == 176)
		return OPCODE_WSR_CONFIGID0;
	      if (Field_sr_Slot_inst_get (insn) == 177)
		return OPCODE_WSR_EPC1;
	      if (Field_sr_Slot_inst_get (insn) == 178)
		return OPCODE_WSR_EPC2;
	      if (Field_sr_Slot_inst_get (insn) == 192)
		return OPCODE_WSR_DEPC;
	      if (Field_sr_Slot_inst_get (insn) == 194)
		return OPCODE_WSR_EPS2;
	      if (Field_sr_Slot_inst_get (insn) == 209)
		return OPCODE_WSR_EXCSAVE1;
	      if (Field_sr_Slot_inst_get (insn) == 210)
		return OPCODE_WSR_EXCSAVE2;
	      if (Field_sr_Slot_inst_get (insn) == 224)
		return OPCODE_WSR_CPENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 226)
		return OPCODE_WSR_INTSET;
	      if (Field_sr_Slot_inst_get (insn) == 227)
		return OPCODE_WSR_INTCLEAR;
	      if (Field_sr_Slot_inst_get (insn) == 228)
		return OPCODE_WSR_INTENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 230)
		return OPCODE_WSR_PS;
	      if (Field_sr_Slot_inst_get (insn) == 231)
		return OPCODE_WSR_VECBASE;
	      if (Field_sr_Slot_inst_get (insn) == 232)
		return OPCODE_WSR_EXCCAUSE;
	      if (Field_sr_Slot_inst_get (insn) == 233)
		return OPCODE_WSR_DEBUGCAUSE;
	      if (Field_sr_Slot_inst_get (insn) == 234)
		return OPCODE_WSR_CCOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 236)
		return OPCODE_WSR_ICOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 237)
		return OPCODE_WSR_ICOUNTLEVEL;
	      if (Field_sr_Slot_inst_get (insn) == 238)
		return OPCODE_WSR_EXCVADDR;
	      if (Field_sr_Slot_inst_get (insn) == 240)
		return OPCODE_WSR_CCOMPARE0;
	      if (Field_sr_Slot_inst_get (insn) == 244)
		return OPCODE_WSR_MISC0;
	      if (Field_sr_Slot_inst_get (insn) == 245)
		return OPCODE_WSR_MISC1;
	    }
	  if (Field_op2_Slot_inst_get (insn) == 2)
	    return OPCODE_SEXT;
	  if (Field_op2_Slot_inst_get (insn) == 3)
	    return OPCODE_CLAMPS;
	  if (Field_op2_Slot_inst_get (insn) == 4)
	    return OPCODE_MIN;
	  if (Field_op2_Slot_inst_get (insn) == 5)
	    return OPCODE_MAX;
	  if (Field_op2_Slot_inst_get (insn) == 6)
	    return OPCODE_MINU;
	  if (Field_op2_Slot_inst_get (insn) == 7)
	    return OPCODE_MAXU;
	  if (Field_op2_Slot_inst_get (insn) == 8)
	    return OPCODE_MOVEQZ;
	  if (Field_op2_Slot_inst_get (insn) == 9)
	    return OPCODE_MOVNEZ;
	  if (Field_op2_Slot_inst_get (insn) == 10)
	    return OPCODE_MOVLTZ;
	  if (Field_op2_Slot_inst_get (insn) == 11)
	    return OPCODE_MOVGEZ;
	  if (Field_op2_Slot_inst_get (insn) == 12)
	    return OPCODE_MOVF;
	  if (Field_op2_Slot_inst_get (insn) == 13)
	    return OPCODE_MOVT;
	  if (Field_op2_Slot_inst_get (insn) == 14)
	    {
	      if (Field_st_Slot_inst_get (insn) == 0)
		return OPCODE_RUR_bbx_ur_opreg;
	      if (Field_st_Slot_inst_get (insn) == 1)
		return OPCODE_RUR_bbx_ur_treg;
	      if (Field_st_Slot_inst_get (insn) == 232)
		return OPCODE_RUR_FCR;
	      if (Field_st_Slot_inst_get (insn) == 233)
		return OPCODE_RUR_FSR;
	      if (Field_st_Slot_inst_get (insn) == 246)
		return OPCODE_RUR_CBEGIN;
	      if (Field_st_Slot_inst_get (insn) == 247)
		return OPCODE_RUR_CEND;
	    }
	  if (Field_op2_Slot_inst_get (insn) == 15)
	    {
	      if (Field_sr_Slot_inst_get (insn) == 0)
		return OPCODE_WUR_bbx_ur_opreg;
	      if (Field_sr_Slot_inst_get (insn) == 1)
		return OPCODE_WUR_bbx_ur_treg;
	      if (Field_sr_Slot_inst_get (insn) == 232)
		return OPCODE_WUR_FCR;
	      if (Field_sr_Slot_inst_get (insn) == 233)
		return OPCODE_WUR_FSR;
	      if (Field_sr_Slot_inst_get (insn) == 246)
		return OPCODE_WUR_CBEGIN;
	      if (Field_sr_Slot_inst_get (insn) == 247)
		return OPCODE_WUR_CEND;
	    }
	}
      if ((Field_op1_Slot_inst_get (insn) == 4 ||
	   Field_op1_Slot_inst_get (insn) == 5))
	return OPCODE_EXTUI;
      if (Field_op1_Slot_inst_get (insn) == 8)
	{
	  if (Field_op2_Slot_inst_get (insn) == 0)
	    return OPCODE_LSX;
	  if (Field_op2_Slot_inst_get (insn) == 1)
	    return OPCODE_LSXP;
	  if (Field_op2_Slot_inst_get (insn) == 4)
	    return OPCODE_SSX;
	  if (Field_op2_Slot_inst_get (insn) == 5)
	    return OPCODE_SSXP;
	}
      if (Field_op1_Slot_inst_get (insn) == 9)
	{
	  if (Field_op2_Slot_inst_get (insn) == 0)
	    return OPCODE_L32E;
	  if (Field_op2_Slot_inst_get (insn) == 4)
	    return OPCODE_S32E;
	  if (Field_op2_Slot_inst_get (insn) == 5)
	    return OPCODE_S32NB;
	}
      if (Field_op1_Slot_inst_get (insn) == 10)
	{
	  if (Field_op2_Slot_inst_get (insn) == 0)
	    return OPCODE_ADD_S;
	  if (Field_op2_Slot_inst_get (insn) == 1)
	    return OPCODE_SUB_S;
	  if (Field_op2_Slot_inst_get (insn) == 2)
	    return OPCODE_MUL_S;
	  if (Field_op2_Slot_inst_get (insn) == 4)
	    return OPCODE_MADD_S;
	  if (Field_op2_Slot_inst_get (insn) == 5)
	    return OPCODE_MSUB_S;
	  if (Field_op2_Slot_inst_get (insn) == 6)
	    return OPCODE_MADDN_S;
	  if (Field_op2_Slot_inst_get (insn) == 7)
	    return OPCODE_DIVN_S;
	  if (Field_op2_Slot_inst_get (insn) == 8)
	    return OPCODE_ROUND_S;
	  if (Field_op2_Slot_inst_get (insn) == 9)
	    return OPCODE_TRUNC_S;
	  if (Field_op2_Slot_inst_get (insn) == 10)
	    return OPCODE_FLOOR_S;
	  if (Field_op2_Slot_inst_get (insn) == 11)
	    return OPCODE_CEIL_S;
	  if (Field_op2_Slot_inst_get (insn) == 12)
	    return OPCODE_FLOAT_S;
	  if (Field_op2_Slot_inst_get (insn) == 13)
	    return OPCODE_UFLOAT_S;
	  if (Field_op2_Slot_inst_get (insn) == 14)
	    return OPCODE_UTRUNC_S;
	  if (Field_op2_Slot_inst_get (insn) == 15)
	    {
	      if (Field_t_Slot_inst_get (insn) == 0)
		return OPCODE_MOV_S;
	      if (Field_t_Slot_inst_get (insn) == 1)
		return OPCODE_ABS_S;
	      if (Field_t_Slot_inst_get (insn) == 3)
		return OPCODE_CONST_S;
	      if (Field_t_Slot_inst_get (insn) == 4)
		return OPCODE_RFR;
	      if (Field_t_Slot_inst_get (insn) == 5)
		return OPCODE_WFR;
	      if (Field_t_Slot_inst_get (insn) == 6)
		return OPCODE_NEG_S;
	      if (Field_t_Slot_inst_get (insn) == 7)
		return OPCODE_DIV0_S;
	      if (Field_t_Slot_inst_get (insn) == 8)
		return OPCODE_RECIP0_S;
	      if (Field_t_Slot_inst_get (insn) == 9)
		return OPCODE_SQRT0_S;
	      if (Field_t_Slot_inst_get (insn) == 10)
		return OPCODE_RSQRT0_S;
	      if (Field_t_Slot_inst_get (insn) == 11)
		return OPCODE_NEXP01_S;
	      if (Field_t_Slot_inst_get (insn) == 12)
		return OPCODE_MKSADJ_S;
	      if (Field_t_Slot_inst_get (insn) == 13)
		return OPCODE_MKDADJ_S;
	      if (Field_t_Slot_inst_get (insn) == 14)
		return OPCODE_ADDEXP_S;
	      if (Field_t_Slot_inst_get (insn) == 15)
		return OPCODE_ADDEXPM_S;
	    }
	}
      if (Field_op1_Slot_inst_get (insn) == 11)
	{
	  if (Field_op2_Slot_inst_get (insn) == 1)
	    return OPCODE_UN_S;
	  if (Field_op2_Slot_inst_get (insn) == 2)
	    return OPCODE_OEQ_S;
	  if (Field_op2_Slot_inst_get (insn) == 3)
	    return OPCODE_UEQ_S;
	  if (Field_op2_Slot_inst_get (insn) == 4)
	    return OPCODE_OLT_S;
	  if (Field_op2_Slot_inst_get (insn) == 5)
	    return OPCODE_ULT_S;
	  if (Field_op2_Slot_inst_get (insn) == 6)
	    return OPCODE_OLE_S;
	  if (Field_op2_Slot_inst_get (insn) == 7)
	    return OPCODE_ULE_S;
	  if (Field_op2_Slot_inst_get (insn) == 8)
	    return OPCODE_MOVEQZ_S;
	  if (Field_op2_Slot_inst_get (insn) == 9)
	    return OPCODE_MOVNEZ_S;
	  if (Field_op2_Slot_inst_get (insn) == 10)
	    return OPCODE_MOVLTZ_S;
	  if (Field_op2_Slot_inst_get (insn) == 11)
	    return OPCODE_MOVGEZ_S;
	  if (Field_op2_Slot_inst_get (insn) == 12)
	    return OPCODE_MOVF_S;
	  if (Field_op2_Slot_inst_get (insn) == 13)
	    return OPCODE_MOVT_S;
	}
    }
  if (Field_op0_Slot_inst_get (insn) == 1)
    return OPCODE_L32R;
  if (Field_op0_Slot_inst_get (insn) == 2)
    {
      if (Field_r_Slot_inst_get (insn) == 0)
	return OPCODE_L8UI;
      if (Field_r_Slot_inst_get (insn) == 1)
	return OPCODE_L16UI;
      if (Field_r_Slot_inst_get (insn) == 2)
	return OPCODE_L32I;
      if (Field_r_Slot_inst_get (insn) == 4)
	return OPCODE_S8I;
      if (Field_r_Slot_inst_get (insn) == 5)
	return OPCODE_S16I;
      if (Field_r_Slot_inst_get (insn) == 6)
	return OPCODE_S32I;
      if (Field_r_Slot_inst_get (insn) == 7)
	{
	  if (Field_t_Slot_inst_get (insn) == 12)
	    return OPCODE_IPF;
	  if (Field_t_Slot_inst_get (insn) == 14)
	    return OPCODE_IHI;
	  if (Field_t_Slot_inst_get (insn) == 15)
	    return OPCODE_III;
	}
      if (Field_r_Slot_inst_get (insn) == 9)
	return OPCODE_L16SI;
      if (Field_r_Slot_inst_get (insn) == 10)
	return OPCODE_MOVI;
      if (Field_r_Slot_inst_get (insn) == 11)
	return OPCODE_L32AI;
      if (Field_r_Slot_inst_get (insn) == 12)
	return OPCODE_ADDI;
      if (Field_r_Slot_inst_get (insn) == 13)
	return OPCODE_ADDMI;
      if (Field_r_Slot_inst_get (insn) == 15)
	return OPCODE_S32RI;
    }
  if (Field_op0_Slot_inst_get (insn) == 3)
    {
      if (Field_r_Slot_inst_get (insn) == 0)
	return OPCODE_LSI;
      if (Field_r_Slot_inst_get (insn) == 4)
	return OPCODE_SSI;
      if (Field_r_Slot_inst_get (insn) == 8)
	return OPCODE_LSIP;
      if (Field_r_Slot_inst_get (insn) == 12)
	return OPCODE_SSIP;
    }
  if (Field_op0_Slot_inst_get (insn) == 4)
    return OPCODE_CONST16;
  if (Field_op0_Slot_inst_get (insn) == 5)
    {
      if (Field_n_Slot_inst_get (insn) == 0)
	return OPCODE_CALL0;
      if (Field_n_Slot_inst_get (insn) == 1)
	return OPCODE_CALL4;
      if (Field_n_Slot_inst_get (insn) == 2)
	return OPCODE_CALL8;
      if (Field_n_Slot_inst_get (insn) == 3)
	return OPCODE_CALL12;
    }
  if (Field_op0_Slot_inst_get (insn) == 6)
    {
      if (Field_n_Slot_inst_get (insn) == 0)
	return OPCODE_J;
      if (Field_n_Slot_inst_get (insn) == 1)
	{
	  if (Field_m_Slot_inst_get (insn) == 0)
	    return OPCODE_BEQZ;
	  if (Field_m_Slot_inst_get (insn) == 1)
	    return OPCODE_BNEZ;
	  if (Field_m_Slot_inst_get (insn) == 2)
	    return OPCODE_BLTZ;
	  if (Field_m_Slot_inst_get (insn) == 3)
	    return OPCODE_BGEZ;
	}
      if (Field_n_Slot_inst_get (insn) == 2)
	{
	  if (Field_m_Slot_inst_get (insn) == 0)
	    return OPCODE_BEQI;
	  if (Field_m_Slot_inst_get (insn) == 1)
	    return OPCODE_BNEI;
	  if (Field_m_Slot_inst_get (insn) == 2)
	    return OPCODE_BLTI;
	  if (Field_m_Slot_inst_get (insn) == 3)
	    return OPCODE_BGEI;
	}
      if (Field_n_Slot_inst_get (insn) == 3)
	{
	  if (Field_m_Slot_inst_get (insn) == 0)
	    return OPCODE_ENTRY;
	  if (Field_m_Slot_inst_get (insn) == 1)
	    {
	      if (Field_r_Slot_inst_get (insn) == 0)
		return OPCODE_BF;
	      if (Field_r_Slot_inst_get (insn) == 1)
		return OPCODE_BT;
	      if (Field_r_Slot_inst_get (insn) == 8)
		return OPCODE_LOOP;
	      if (Field_r_Slot_inst_get (insn) == 9)
		return OPCODE_LOOPNEZ;
	      if (Field_r_Slot_inst_get (insn) == 10)
		return OPCODE_LOOPGTZ;
	    }
	  if (Field_m_Slot_inst_get (insn) == 2)
	    return OPCODE_BLTUI;
	  if (Field_m_Slot_inst_get (insn) == 3)
	    return OPCODE_BGEUI;
	}
    }
  if (Field_op0_Slot_inst_get (insn) == 7)
    {
      if (Field_r_Slot_inst_get (insn) == 0)
	return OPCODE_BNONE;
      if (Field_r_Slot_inst_get (insn) == 1)
	return OPCODE_BEQ;
      if (Field_r_Slot_inst_get (insn) == 2)
	return OPCODE_BLT;
      if (Field_r_Slot_inst_get (insn) == 3)
	return OPCODE_BLTU;
      if (Field_r_Slot_inst_get (insn) == 4)
	return OPCODE_BALL;
      if (Field_r_Slot_inst_get (insn) == 5)
	return OPCODE_BBC;
      if ((Field_r_Slot_inst_get (insn) == 6 ||
	   Field_r_Slot_inst_get (insn) == 7))
	return OPCODE_BBCI;
      if (Field_r_Slot_inst_get (insn) == 8)
	return OPCODE_BANY;
      if (Field_r_Slot_inst_get (insn) == 9)
	return OPCODE_BNE;
      if (Field_r_Slot_inst_get (insn) == 10)
	return OPCODE_BGE;
      if (Field_r_Slot_inst_get (insn) == 11)
	return OPCODE_BGEU;
      if (Field_r_Slot_inst_get (insn) == 12)
	return OPCODE_BNALL;
      if (Field_r_Slot_inst_get (insn) == 13)
	return OPCODE_BBS;
      if ((Field_r_Slot_inst_get (insn) == 14 ||
	   Field_r_Slot_inst_get (insn) == 15))
	return OPCODE_BBSI;
    }
  return XTENSA_UNDEFINED;
}

static int
Slot_inst16b_decode (const xtensa_insnbuf insn)
{
  if (Field_op0_Slot_inst16b_get (insn) == 12)
    {
      if (Field_i_Slot_inst16b_get (insn) == 0)
	return OPCODE_MOVI_N;
      if (Field_i_Slot_inst16b_get (insn) == 1)
	{
	  if (Field_z_Slot_inst16b_get (insn) == 0)
	    return OPCODE_BEQZ_N;
	  if (Field_z_Slot_inst16b_get (insn) == 1)
	    return OPCODE_BNEZ_N;
	}
    }
  if (Field_op0_Slot_inst16b_get (insn) == 13)
    {
      if (Field_r_Slot_inst16b_get (insn) == 0)
	return OPCODE_MOV_N;
      if (Field_r_Slot_inst16b_get (insn) == 15)
	{
	  if (Field_t_Slot_inst16b_get (insn) == 0)
	    return OPCODE_RET_N;
	  if (Field_t_Slot_inst16b_get (insn) == 1)
	    return OPCODE_RETW_N;
	  if (Field_t_Slot_inst16b_get (insn) == 2)
	    return OPCODE_BREAK_N;
	  if (Field_t_Slot_inst16b_get (insn) == 3 &&
	      Field_s_Slot_inst16b_get (insn) == 0)
	    return OPCODE_NOP_N;
	  if (Field_t_Slot_inst16b_get (insn) == 6 &&
	      Field_s_Slot_inst16b_get (insn) == 0)
	    return OPCODE_ILL_N;
	}
    }
  return XTENSA_UNDEFINED;
}

static int
Slot_inst16a_decode (const xtensa_insnbuf insn)
{
  if (Field_op0_Slot_inst16a_get (insn) == 8)
    return OPCODE_L32I_N;
  if (Field_op0_Slot_inst16a_get (insn) == 9)
    return OPCODE_S32I_N;
  if (Field_op0_Slot_inst16a_get (insn) == 10)
    return OPCODE_ADD_N;
  if (Field_op0_Slot_inst16a_get (insn) == 11)
    return OPCODE_ADDI_N;
  return XTENSA_UNDEFINED;
}

static int
Slot_f0_s1_ldpk_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f0_s1_ldpk_17_0_Slot_f0_s1_ldpk_get (insn) == 163915)
    return OPCODE_NOP;
  if (Field_fld_f0_s1_ldpk_17_10_Slot_f0_s1_ldpk_get (insn) == 157 &&
      Field_fld_f0_s1_ldpk_7_7_Slot_f0_s1_ldpk_get (insn) == 1 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 0)
    return OPCODE_BBX_MOVSW2L;
  if (Field_fld_f0_s1_ldpk_17_10_Slot_f0_s1_ldpk_get (insn) == 157 &&
      Field_fld_f0_s1_ldpk_7_7_Slot_f0_s1_ldpk_get (insn) == 0 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 0)
    return OPCODE_BBX_MOVHW2L;
  if (Field_fld_f0_s1_ldpk_17_10_Slot_f0_s1_ldpk_get (insn) == 157 &&
      Field_fld_f0_s1_ldpk_7_7_Slot_f0_s1_ldpk_get (insn) == 0 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBX_MOVLW2L;
  if (Field_fld_f0_s1_ldpk_17_10_Slot_f0_s1_ldpk_get (insn) == 157 &&
      Field_fld_f0_s1_ldpk_7_7_Slot_f0_s1_ldpk_get (insn) == 1 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBX_MVBW2L;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 10)
    return OPCODE_ADD;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 11)
    return OPCODE_ADDI_N;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 12)
    return OPCODE_ADDX2;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 13)
    return OPCODE_ADDX4;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 14)
    return OPCODE_ADDX8;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 15)
    return OPCODE_AND;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 16)
    return OPCODE_BBE_ADDMOD16U;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 17)
    return OPCODE_BBE_LVNX16_X;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 18)
    return OPCODE_BBE_LVNX16_XP;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 19)
    return OPCODE_OR;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 20)
    return OPCODE_SUB;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 21)
    return OPCODE_XOR;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 22)
    return OPCODE_BBE_L32I_N_S1;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 27)
    return OPCODE_BBE_LVNX16_IP;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 28)
    return OPCODE_BBE_LVNX16_I_N;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 29)
    return OPCODE_SRLI;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 34 &&
      Field_fld_f0_s1_ldpk_5_5_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_LBN_IP;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 34 &&
      Field_fld_f0_s1_ldpk_5_5_Slot_f0_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_LBN_2_IP;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 35 &&
      Field_fld_f0_s1_ldpk_5_5_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_LVNX16T_IC;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 35 &&
      Field_fld_f0_s1_ldpk_5_5_Slot_f0_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_LVNX16F_IC;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 36 &&
      Field_fld_f0_s1_ldpk_5_5_Slot_f0_s1_ldpk_get (insn) == 0)
    return OPCODE_MOVI_N;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 36 &&
      Field_fld_f0_s1_ldpk_5_5_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_MOVPINT16;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 37 &&
      Field_fld_f0_s1_ldpk_5_5_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_MOVVINT16;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 37 &&
      Field_fld_f0_s1_ldpk_5_5_Slot_f0_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_MOVQINT16;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 38 &&
      Field_fld_f0_s1_ldpk_7_7_Slot_f0_s1_ldpk_get (insn) == 1 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 2)
    return OPCODE_BBE_ANDB;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 38 &&
      Field_fld_f0_s1_ldpk_7_7_Slot_f0_s1_ldpk_get (insn) == 1 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 3)
    return OPCODE_BBE_ANDNOTB;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 38 &&
      Field_fld_f0_s1_ldpk_7_7_Slot_f0_s1_ldpk_get (insn) == 0 &&
      Field_fld_f0_s1_ldpk_5_5_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_MOVVINX16;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 39 &&
      Field_fld_f0_s1_ldpk_7_7_Slot_f0_s1_ldpk_get (insn) == 0 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 2)
    return OPCODE_BBE_ORB;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 39 &&
      Field_fld_f0_s1_ldpk_7_7_Slot_f0_s1_ldpk_get (insn) == 1 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 2)
    return OPCODE_BBE_XORB;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 39 &&
      Field_fld_f0_s1_ldpk_7_3_Slot_f0_s1_ldpk_get (insn) == 30)
    return OPCODE_BBE_MOVVVS;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 39 &&
      Field_fld_f0_s1_ldpk_7_4_Slot_f0_s1_ldpk_get (insn) == 11)
    return OPCODE_BBE_LVNX16_IC;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 39 &&
      Field_fld_f0_s1_ldpk_7_4_Slot_f0_s1_ldpk_get (insn) == 3)
    return OPCODE_BBE_MOVPA16;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 39 &&
      Field_fld_f0_s1_ldpk_7_4_Slot_f0_s1_ldpk_get (insn) == 7)
    return OPCODE_BBE_MOVQA16;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 40 &&
      Field_fld_f0_s1_ldpk_7_0_Slot_f0_s1_ldpk_get (insn) == 11)
    return OPCODE_BBE_SEQNX16;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 40 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 2)
    return OPCODE_BBX_MOVHW2LT;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 40 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 3)
    return OPCODE_BBX_MOVLW2LT;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 42 &&
      Field_fld_f0_s1_ldpk_9_7_Slot_f0_s1_ldpk_get (insn) == 5 &&
      Field_fld_f0_s1_ldpk_5_3_Slot_f0_s1_ldpk_get (insn) == 2)
    return OPCODE_BBE_NOTB;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 42 &&
      Field_fld_f0_s1_ldpk_9_7_Slot_f0_s1_ldpk_get (insn) == 5 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_LTRN;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 42 &&
      Field_fld_f0_s1_ldpk_9_9_Slot_f0_s1_ldpk_get (insn) == 1 &&
      Field_fld_f0_s1_ldpk_7_7_Slot_f0_s1_ldpk_get (insn) == 0 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_LTRNI;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 42 &&
      Field_fld_f0_s1_ldpk_9_7_Slot_f0_s1_ldpk_get (insn) == 7 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_LTRN_2;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 42 &&
      Field_fld_f0_s1_ldpk_9_7_Slot_f0_s1_ldpk_get (insn) == 4 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_LTRN_2I;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 42 &&
      Field_fld_f0_s1_ldpk_10_8_Slot_f0_s1_ldpk_get (insn) == 4)
    return OPCODE_BBE_PACKVNX40;
  if (Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get (insn) == 43 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 0)
    return OPCODE_BBX_MOVSW2LT;
  if (Field_fld_f0_s1_ldpk_17_13_Slot_f0_s1_ldpk_get (insn) == 0)
    return OPCODE_SLLI;
  if (Field_fld_f0_s1_ldpk_17_13_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_LBN_2_I;
  if (Field_fld_f0_s1_ldpk_17_13_Slot_f0_s1_ldpk_get (insn) == 2)
    return OPCODE_BBE_LBN_I;
  if (Field_fld_f0_s1_ldpk_17_13_Slot_f0_s1_ldpk_get (insn) == 3)
    return OPCODE_SRAI;
  if (Field_fld_f0_s1_ldpk_17_13_Slot_f0_s1_ldpk_get (insn) == 22)
    return OPCODE_BBX_LVNX24_X;
  if (Field_fld_f0_s1_ldpk_17_13_Slot_f0_s1_ldpk_get (insn) == 25)
    return OPCODE_BBX_LVNX24_IP;
  if (Field_fld_f0_s1_ldpk_17_13_Slot_f0_s1_ldpk_get (insn) == 26)
    return OPCODE_BBX_LVNX24_I;
  if (Field_fld_f0_s1_ldpk_17_13_Slot_f0_s1_ldpk_get (insn) == 30)
    return OPCODE_BBX_LVNX24_XP;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 618 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_MOVAW32;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 619 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_MOVAWU32;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 620 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_DIPACKQUNX40;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 621 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_DIPACKSUNX40;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 622 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_MOVAW40H;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 623 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_MOVSVWH;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 632 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_MOVSVWL;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 634 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_MOVVWHH;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 635 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_MOVVWL;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 637 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_MOVVWH;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 638 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_MOVVWHL;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 639 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_MOVVWLH;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 674 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 2)
    return OPCODE_BBE_MOVVWLL;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 675 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 2)
    return OPCODE_BBE_PACKLNX40;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 675 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_DIPACKLNX40;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 679 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 2)
    return OPCODE_BBE_PACKPNX40;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 682 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 2)
    return OPCODE_BBE_PACKQNX40;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 686 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 2)
    return OPCODE_BBE_PACKSNX40;
  if (Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get (insn) == 687 &&
      Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_DIPACKPUNX40;
  return XTENSA_UNDEFINED;
}

static int
Slot_f0_s3_alu_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f0_s3_alu_21_0_Slot_f0_s3_alu_get (insn) == 2142459)
    return OPCODE_NOP;
  if (Field_fld_f0_s3_alu_21_0_Slot_f0_s3_alu_get (insn) == 2207995)
    return OPCODE_BBX_POPMQ;
  if (Field_fld_f0_s3_alu_21_11_Slot_f0_s3_alu_get (insn) == 1281 &&
      Field_fld_f0_s3_alu_7_4_Slot_f0_s3_alu_get (insn) == 3)
    return OPCODE_BBE_MOVVSA32;
  if (Field_fld_f0_s3_alu_21_15_Slot_f0_s3_alu_get (insn) == 82 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 4)
    return OPCODE_MOVI_N;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 32 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 6)
    return OPCODE_BBE_ADDNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 32 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 7)
    return OPCODE_BBE_MINNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 32 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 42)
    return OPCODE_BBE_RADDNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 32 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBE_SUBSNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 32 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 58)
    return OPCODE_BBE_RADDNX16C;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 33 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 7)
    return OPCODE_BBE_MINUNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 33 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 6)
    return OPCODE_BBE_ADDSNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 33 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 58)
    return OPCODE_BBE_RADDSNX16C;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 33 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBE_SUBSR1RNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 33 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 42)
    return OPCODE_BBE_RADDSNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 34 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBE_XORNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 34 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 7)
    return OPCODE_BBE_MULSGNNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 34 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 42)
    return OPCODE_BBE_RMAXNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 34 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 58)
    return OPCODE_BBE_RMAXUNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 34 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 6)
    return OPCODE_BBE_ADDSR1RNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 35 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBE_SLLINX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 35 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 6)
    return OPCODE_BBE_ANDNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 35 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 42)
    return OPCODE_BBE_RMINNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 35 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 58)
    return OPCODE_BBE_RMINUNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 35 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 7)
    return OPCODE_BBE_NANDNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 36 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBE_SLSINX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 36 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 7)
    return OPCODE_BBE_ORNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 37 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBE_SRAINX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 38 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBE_SRLINX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 38 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 6)
    return OPCODE_BBE_MAXNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 39 &&
      Field_fld_f0_s3_alu_11_11_Slot_f0_s3_alu_get (insn) == 0 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBE_REPNX16C;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 39 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 12 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBE_MOVVV;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 39 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 15 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBE_NOTNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 39 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 7)
    return OPCODE_BBE_SUBNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 39 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 13 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBE_NEGNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 39 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 6)
    return OPCODE_BBE_MAXUNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 39 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 14 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBE_NEGSNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 39 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 10 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBE_CONJNX16C;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 39 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 11 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBE_CONJSNX16C;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 39 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 8 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBE_ABSNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 39 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 9 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBE_ABSSNX16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 40 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 4)
    return OPCODE_ADDI_N;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 44 &&
      Field_fld_f0_s3_alu_11_4_Slot_f0_s3_alu_get (insn) == 64)
    return OPCODE_BBE_MOVVA16;
  if (Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get (insn) == 45 &&
      Field_fld_f0_s3_alu_11_4_Slot_f0_s3_alu_get (insn) == 64)
    return OPCODE_BBE_MOVVA16C;
  if (Field_fld_f0_s3_alu_21_17_Slot_f0_s3_alu_get (insn) == 16 &&
      Field_fld_f0_s3_alu_11_11_Slot_f0_s3_alu_get (insn) == 1 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 5)
    return OPCODE_BBE_POLYNX16_OFF;
  if (Field_fld_f0_s3_alu_21_17_Slot_f0_s3_alu_get (insn) == 17 &&
      Field_fld_f0_s3_alu_11_11_Slot_f0_s3_alu_get (insn) == 1 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 5)
    return OPCODE_BBE_REPNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 0)
    return OPCODE_BBE_SELUNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 1)
    return OPCODE_BBE_SELNX16I;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 2 &&
      Field_fld_f0_s3_alu_15_12_Slot_f0_s3_alu_get (insn) == 0 &&
      Field_fld_f0_s3_alu_9_0_Slot_f0_s3_alu_get (insn) == 16)
    return OPCODE_BBX_LDCQ128;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 2 &&
      Field_fld_f0_s3_alu_15_12_Slot_f0_s3_alu_get (insn) == 0 &&
      Field_fld_f0_s3_alu_9_4_Slot_f0_s3_alu_get (insn) == 0)
    return OPCODE_BBX_LDCQ128NB;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 5)
    return OPCODE_BBE_BMAXNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 6)
    return OPCODE_BBE_BMINNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 12)
    return OPCODE_BBE_MOVNX16T;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 1)
    return OPCODE_BBE_ADDNX16T;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 0)
    return OPCODE_BBE_ADDNX16F;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 14)
    return OPCODE_BBE_SUBNX16T;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 13)
    return OPCODE_BBE_SUBNX16F;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 11)
    return OPCODE_BBE_MAXNX16T;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 10)
    return OPCODE_BBE_MAXNX16F;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 3)
    return OPCODE_BBE_ADDSNX16T;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 2)
    return OPCODE_BBE_ADDSNX16F;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 15)
    return OPCODE_BBE_SUBSNX16F;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 4)
    return OPCODE_BBE_BMAXABSNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_15_14_Slot_f0_s3_alu_get (insn) == 2 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBX_SLLSNX24;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_15_14_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBX_SRASNX24;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_15_14_Slot_f0_s3_alu_get (insn) == 0 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBX_SLASNX24;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_15_14_Slot_f0_s3_alu_get (insn) == 1 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBX_SLASNX24C;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 7)
    return OPCODE_BBX_XORNX24;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_9_8_Slot_f0_s3_alu_get (insn) == 1 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 9)
    return OPCODE_BBX_SELNX24C;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_9_8_Slot_f0_s3_alu_get (insn) == 0 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 9)
    return OPCODE_BBX_REPNX24C;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_9_8_Slot_f0_s3_alu_get (insn) == 2 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 9)
    return OPCODE_BBX_SHFNX24;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_9_8_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 9)
    return OPCODE_BBX_SHFNX24C;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_15_11_Slot_f0_s3_alu_get (insn) == 22 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 203)
    return OPCODE_BBE_MOVVSVS;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_11_0_Slot_f0_s3_alu_get (insn) == 394)
    return OPCODE_BBE_MOVVVS;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_15_12_Slot_f0_s3_alu_get (insn) == 0 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 11)
    return OPCODE_BBE_MOVVSV;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_15_8_Slot_f0_s3_alu_get (insn) == 194 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 11)
    return OPCODE_BBE_NSANX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_15_8_Slot_f0_s3_alu_get (insn) == 210 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 11)
    return OPCODE_BBE_NSAUNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_15_12_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 11)
    return OPCODE_BBE_LTNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_15_12_Slot_f0_s3_alu_get (insn) == 3 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 11)
    return OPCODE_BBE_LENX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_15_12_Slot_f0_s3_alu_get (insn) == 1 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 11)
    return OPCODE_BBE_EQNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_15_12_Slot_f0_s3_alu_get (insn) == 7 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 11)
    return OPCODE_BBE_NEQNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_15_12_Slot_f0_s3_alu_get (insn) == 6 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 11)
    return OPCODE_BBE_LTUNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_15_12_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 11)
    return OPCODE_BBE_LEUNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 153)
    return OPCODE_BBE_RBMINNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 137)
    return OPCODE_BBE_RBMAXNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 57)
    return OPCODE_BBE_RADDNX16T;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 41)
    return OPCODE_BBE_RADDNX16F;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 185)
    return OPCODE_BBE_RMAXNX16T;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 169)
    return OPCODE_BBE_RMAXNX16F;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 249)
    return OPCODE_BBE_RMINNX16T;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 233)
    return OPCODE_BBE_RMINNX16F;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 217)
    return OPCODE_BBE_RMAXUNX16T;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 201)
    return OPCODE_BBE_RMAXUNX16F;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 26)
    return OPCODE_BBE_RMINUNX16T;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 10)
    return OPCODE_BBE_RMINUNX16F;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 0)
    return OPCODE_BBE_SUBSNX16T;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 2)
    return OPCODE_BBE_SELNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_11_11_Slot_f0_s3_alu_get (insn) == 0 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 5)
    return OPCODE_BBE_SHFLNX16I;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_15_8_Slot_f0_s3_alu_get (insn) == 195 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 11)
    return OPCODE_BBE_NSANX16C;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_15_12_Slot_f0_s3_alu_get (insn) == 2 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 11)
    return OPCODE_BBE_EQNX16C;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_15_12_Slot_f0_s3_alu_get (insn) == 8 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 11)
    return OPCODE_BBE_NEQNX16C;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 25)
    return OPCODE_BBE_RADDNX16CT;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 9)
    return OPCODE_BBE_RADDNX16CF;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 89)
    return OPCODE_BBE_RADDSNX16CT;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 73)
    return OPCODE_BBE_RADDSNX16CF;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 121)
    return OPCODE_BBE_RADDSNX16T;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get (insn) == 105)
    return OPCODE_BBE_RADDSNX16F;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_15_14_Slot_f0_s3_alu_get (insn) == 0 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 3)
    return OPCODE_BBX_SRASNX24C;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 13)
    return OPCODE_BBX_SRRINX24;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_15_14_Slot_f0_s3_alu_get (insn) == 2 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 3)
    return OPCODE_BBX_SRRNX24;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_15_14_Slot_f0_s3_alu_get (insn) == 1 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 3)
    return OPCODE_BBX_SRLSNX24;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 12)
    return OPCODE_BBX_ANDNX24;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 4)
    return OPCODE_BBX_ORNX24;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_9_5_Slot_f0_s3_alu_get (insn) == 13 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 10)
    return OPCODE_BBX_NOTNX24;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_9_9_Slot_f0_s3_alu_get (insn) == 1 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 1)
    return OPCODE_BBX_SELNX24;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_9_9_Slot_f0_s3_alu_get (insn) == 0 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 1)
    return OPCODE_BBX_REPNX24;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_9_5_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 10)
    return OPCODE_BBX_SWPNX24C;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 14)
    return OPCODE_BBX_INTLNX24C;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 4 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 15)
    return OPCODE_BBX_INTHNX24C;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 10)
    return OPCODE_BBE_SLLNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 13)
    return OPCODE_BBE_SRLNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 9)
    return OPCODE_BBE_SLANX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 12)
    return OPCODE_BBE_SRANX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 11)
    return OPCODE_BBE_SLSNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 14)
    return OPCODE_BBE_SRSNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 5)
    return OPCODE_BBE_NEGNX16T;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 4)
    return OPCODE_BBE_NEGNX16F;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 7)
    return OPCODE_BBE_NEGSNX16T;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 6)
    return OPCODE_BBE_NEGSNX16F;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 8)
    return OPCODE_BBE_SHFLNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 0)
    return OPCODE_BBE_MOVIDXINX16T;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 1)
    return OPCODE_BBE_CONJNX16CT;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 0)
    return OPCODE_BBE_CONJNX16CF;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 3)
    return OPCODE_BBE_CONJSNX16CT;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get (insn) == 2)
    return OPCODE_BBE_CONJSNX16CF;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 2)
    return OPCODE_BBE_MOVIDXNX16T;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 1)
    return OPCODE_BBE_MOVIDXNX16F;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 5 &&
      Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get (insn) == 3)
    return OPCODE_BBE_SHFLUNX16;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 7 &&
      Field_fld_f0_s3_alu_3_1_Slot_f0_s3_alu_get (insn) == 1)
    return OPCODE_BBX_SLLSINX24;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 7 &&
      Field_fld_f0_s3_alu_3_1_Slot_f0_s3_alu_get (insn) == 2)
    return OPCODE_BBX_SRASINX24;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 7 &&
      Field_fld_f0_s3_alu_3_1_Slot_f0_s3_alu_get (insn) == 0)
    return OPCODE_BBX_SLASINX24;
  if (Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get (insn) == 7 &&
      Field_fld_f0_s3_alu_3_1_Slot_f0_s3_alu_get (insn) == 3)
    return OPCODE_BBX_SRLSINX24;
  if (Field_fld_f0_s3_alu_21_4_Slot_f0_s3_alu_get (insn) == 168067)
    return OPCODE_BBX_POPMQNB;
  if (Field_fld_f0_s3_alu_21_4_Slot_f0_s3_alu_get (insn) == 168083)
    return OPCODE_BBX_STRQ32;
  return XTENSA_UNDEFINED;
}

static int
Slot_f100_s1_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f100_s1_19_0_Slot_f100_s1_get (insn) == 671941)
    return OPCODE_NOP;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 140)
    return OPCODE_ADD;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 141)
    return OPCODE_ADDX2;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 142)
    return OPCODE_ADDX4;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 143)
    return OPCODE_ADDX8;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 144)
    return OPCODE_AND;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 145)
    return OPCODE_BBE_LVNX16_X;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 146)
    return OPCODE_BBE_LVNX16_XP;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 147)
    return OPCODE_LSX;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 148)
    return OPCODE_LSXP;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 149)
    return OPCODE_OR;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 150)
    return OPCODE_SUB;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 151)
    return OPCODE_XOR;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 152)
    return OPCODE_ADDI_N;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 153)
    return OPCODE_BBE_LVNX16_IP;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 154)
    return OPCODE_BBE_LVNX16_I_N;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 155)
    return OPCODE_FLOAT_S;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 156)
    return OPCODE_UFLOAT_S;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 157)
    return OPCODE_SRLI;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 158)
    return OPCODE_CEIL_S;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 159)
    return OPCODE_FLOOR_S;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 160)
    return OPCODE_ROUND_S;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 161)
    return OPCODE_TRUNC_S;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 162)
    return OPCODE_UTRUNC_S;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 163 &&
      Field_fld_f100_s1_7_7_Slot_f100_s1_get (insn) == 1)
    return OPCODE_BBE_LVNX16T_IC;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 163 &&
      Field_fld_f100_s1_7_7_Slot_f100_s1_get (insn) == 0)
    return OPCODE_BBE_LVNX16F_IC;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 164 &&
      Field_fld_f100_s1_7_7_Slot_f100_s1_get (insn) == 0)
    return OPCODE_MOVI_N;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 164 &&
      Field_fld_f100_s1_7_4_Slot_f100_s1_get (insn) == 10)
    return OPCODE_BBE_LVNX16_IC;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 164 &&
      Field_fld_f100_s1_7_5_Slot_f100_s1_get (insn) == 6 &&
      Field_fld_f100_s1_2_0_Slot_f100_s1_get (insn) == 3)
    return OPCODE_BBE_PACKSNX40;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 164 &&
      Field_fld_f100_s1_7_5_Slot_f100_s1_get (insn) == 6 &&
      Field_fld_f100_s1_2_0_Slot_f100_s1_get (insn) == 0)
    return OPCODE_BBE_PACKLNX40;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 164 &&
      Field_fld_f100_s1_7_5_Slot_f100_s1_get (insn) == 4)
    return OPCODE_BBE_PACKVNX40;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 164 &&
      Field_fld_f100_s1_7_5_Slot_f100_s1_get (insn) == 6 &&
      Field_fld_f100_s1_2_0_Slot_f100_s1_get (insn) == 1)
    return OPCODE_BBE_PACKPNX40;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 164 &&
      Field_fld_f100_s1_7_0_Slot_f100_s1_get (insn) == 196)
    return OPCODE_BBE_SEQNX16;
  if (Field_fld_f100_s1_19_12_Slot_f100_s1_get (insn) == 164 &&
      Field_fld_f100_s1_7_5_Slot_f100_s1_get (insn) == 6 &&
      Field_fld_f100_s1_2_0_Slot_f100_s1_get (insn) == 2)
    return OPCODE_BBE_PACKQNX40;
  if (Field_fld_f100_s1_19_13_Slot_f100_s1_get (insn) == 64)
    return OPCODE_SLLI;
  if (Field_fld_f100_s1_19_13_Slot_f100_s1_get (insn) == 65)
    return OPCODE_BBX_LVNX24_X;
  if (Field_fld_f100_s1_19_13_Slot_f100_s1_get (insn) == 66)
    return OPCODE_BBX_LVNX24_XP;
  if (Field_fld_f100_s1_19_13_Slot_f100_s1_get (insn) == 67)
    return OPCODE_SRAI;
  if (Field_fld_f100_s1_19_13_Slot_f100_s1_get (insn) == 68)
    return OPCODE_BBX_LVNX24_I;
  if (Field_fld_f100_s1_19_13_Slot_f100_s1_get (insn) == 69)
    return OPCODE_BBX_LVNX24_IP;
  if (Field_fld_f100_s1_19_15_Slot_f100_s1_get (insn) == 4)
    return OPCODE_BBX_LOB0NX24_I;
  if (Field_fld_f100_s1_19_15_Slot_f100_s1_get (insn) == 5)
    return OPCODE_BBX_LOB0NX24_IP;
  if (Field_fld_f100_s1_19_15_Slot_f100_s1_get (insn) == 6)
    return OPCODE_BBX_LOB1NX24_I;
  if (Field_fld_f100_s1_19_15_Slot_f100_s1_get (insn) == 7)
    return OPCODE_BBX_LOB1NX24_IP;
  if (Field_fld_f100_s1_19_15_Slot_f100_s1_get (insn) == 8)
    return OPCODE_BBX_LTB0NX24_I;
  if (Field_fld_f100_s1_19_15_Slot_f100_s1_get (insn) == 9)
    return OPCODE_BBX_LTB0NX24_IP;
  if (Field_fld_f100_s1_19_15_Slot_f100_s1_get (insn) == 10)
    return OPCODE_BBX_LTB1NX24_I;
  if (Field_fld_f100_s1_19_15_Slot_f100_s1_get (insn) == 11)
    return OPCODE_BBX_LTB1NX24_IP;
  if (Field_fld_f100_s1_19_15_Slot_f100_s1_get (insn) == 12 &&
      Field_fld_f100_s1_12_12_Slot_f100_s1_get (insn) == 0)
    return OPCODE_BBX_LOB0NX16_I;
  if (Field_fld_f100_s1_19_15_Slot_f100_s1_get (insn) == 12 &&
      Field_fld_f100_s1_12_12_Slot_f100_s1_get (insn) == 1)
    return OPCODE_BBX_LOB0NX16_IP;
  if (Field_fld_f100_s1_19_15_Slot_f100_s1_get (insn) == 13 &&
      Field_fld_f100_s1_12_12_Slot_f100_s1_get (insn) == 0)
    return OPCODE_BBX_LOB1NX16_I;
  if (Field_fld_f100_s1_19_15_Slot_f100_s1_get (insn) == 13 &&
      Field_fld_f100_s1_12_12_Slot_f100_s1_get (insn) == 1)
    return OPCODE_BBX_LOB1NX16_IP;
  if (Field_fld_f100_s1_19_15_Slot_f100_s1_get (insn) == 14 &&
      Field_fld_f100_s1_12_12_Slot_f100_s1_get (insn) == 0)
    return OPCODE_BBX_LTB0NX16_I;
  if (Field_fld_f100_s1_19_15_Slot_f100_s1_get (insn) == 14 &&
      Field_fld_f100_s1_12_12_Slot_f100_s1_get (insn) == 1)
    return OPCODE_BBX_LTB0NX16_IP;
  if (Field_fld_f100_s1_19_15_Slot_f100_s1_get (insn) == 15 &&
      Field_fld_f100_s1_12_12_Slot_f100_s1_get (insn) == 0)
    return OPCODE_BBX_LTB1NX16_I;
  if (Field_fld_f100_s1_19_15_Slot_f100_s1_get (insn) == 15 &&
      Field_fld_f100_s1_12_12_Slot_f100_s1_get (insn) == 1)
    return OPCODE_BBX_LTB1NX16_IP;
  if (Field_fld_f100_s1_19_16_Slot_f100_s1_get (insn) == 0)
    return OPCODE_LSI;
  if (Field_fld_f100_s1_19_16_Slot_f100_s1_get (insn) == 1)
    return OPCODE_LSIP;
  return XTENSA_UNDEFINED;
}

static int
Slot_f110_s1_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f110_s1_18_0_Slot_f110_s1_get (insn) == 422032)
    return OPCODE_NOP;
  if (Field_fld_f110_s1_18_12_Slot_f110_s1_get (insn) == 100 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_BBE_LVNX16F_IC;
  if (Field_fld_f110_s1_18_12_Slot_f110_s1_get (insn) == 101 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_BBE_LVNX16T_IC;
  if (Field_fld_f110_s1_18_12_Slot_f110_s1_get (insn) == 102 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_MOVI_N;
  if (Field_fld_f110_s1_18_12_Slot_f110_s1_get (insn) == 103 &&
      Field_fld_f110_s1_7_4_Slot_f110_s1_get (insn) == 8)
    return OPCODE_BBE_LVNX16_IC;
  if (Field_fld_f110_s1_18_14_Slot_f110_s1_get (insn) == 16 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_SLLI;
  if (Field_fld_f110_s1_18_14_Slot_f110_s1_get (insn) == 17 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_SRAI;
  if (Field_fld_f110_s1_18_14_Slot_f110_s1_get (insn) == 18 &&
      Field_fld_f110_s1_12_12_Slot_f110_s1_get (insn) == 1 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_ADDI_N;
  if (Field_fld_f110_s1_18_14_Slot_f110_s1_get (insn) == 18 &&
      Field_fld_f110_s1_12_12_Slot_f110_s1_get (insn) == 0 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_ADD;
  if (Field_fld_f110_s1_18_14_Slot_f110_s1_get (insn) == 19 &&
      Field_fld_f110_s1_12_12_Slot_f110_s1_get (insn) == 0 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_ADDX2;
  if (Field_fld_f110_s1_18_14_Slot_f110_s1_get (insn) == 19 &&
      Field_fld_f110_s1_12_12_Slot_f110_s1_get (insn) == 1 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_ADDX4;
  if (Field_fld_f110_s1_18_14_Slot_f110_s1_get (insn) == 20 &&
      Field_fld_f110_s1_12_12_Slot_f110_s1_get (insn) == 0 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_ADDX8;
  if (Field_fld_f110_s1_18_14_Slot_f110_s1_get (insn) == 20 &&
      Field_fld_f110_s1_12_12_Slot_f110_s1_get (insn) == 1 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_AND;
  if (Field_fld_f110_s1_18_14_Slot_f110_s1_get (insn) == 21 &&
      Field_fld_f110_s1_12_12_Slot_f110_s1_get (insn) == 0 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_BBE_LVNX16_X;
  if (Field_fld_f110_s1_18_14_Slot_f110_s1_get (insn) == 21 &&
      Field_fld_f110_s1_12_12_Slot_f110_s1_get (insn) == 1 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_BBE_LVNX16_XP;
  if (Field_fld_f110_s1_18_14_Slot_f110_s1_get (insn) == 22 &&
      Field_fld_f110_s1_12_12_Slot_f110_s1_get (insn) == 1 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_SUB;
  if (Field_fld_f110_s1_18_14_Slot_f110_s1_get (insn) == 22 &&
      Field_fld_f110_s1_12_12_Slot_f110_s1_get (insn) == 0 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_OR;
  if (Field_fld_f110_s1_18_14_Slot_f110_s1_get (insn) == 23 &&
      Field_fld_f110_s1_12_12_Slot_f110_s1_get (insn) == 0 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_XOR;
  if (Field_fld_f110_s1_18_14_Slot_f110_s1_get (insn) == 23 &&
      Field_fld_f110_s1_12_12_Slot_f110_s1_get (insn) == 1 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_BBE_LVNX16_IP;
  if (Field_fld_f110_s1_18_14_Slot_f110_s1_get (insn) == 24 &&
      Field_fld_f110_s1_12_12_Slot_f110_s1_get (insn) == 1 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_SRLI;
  if (Field_fld_f110_s1_18_14_Slot_f110_s1_get (insn) == 24 &&
      Field_fld_f110_s1_12_12_Slot_f110_s1_get (insn) == 0 &&
      Field_fld_f110_s1_7_7_Slot_f110_s1_get (insn) == 1)
    return OPCODE_BBE_LVNX16_I_N;
  if (Field_fld_f110_s1_18_18_Slot_f110_s1_get (insn) == 0 &&
      Field_fld_f110_s1_11_9_Slot_f110_s1_get (insn) == 0)
    return OPCODE_BBX_LOB0NX24_I;
  if (Field_fld_f110_s1_18_18_Slot_f110_s1_get (insn) == 0 &&
      Field_fld_f110_s1_11_9_Slot_f110_s1_get (insn) == 1)
    return OPCODE_BBX_LOB0NX24_IP;
  if (Field_fld_f110_s1_18_18_Slot_f110_s1_get (insn) == 0 &&
      Field_fld_f110_s1_11_9_Slot_f110_s1_get (insn) == 2)
    return OPCODE_BBX_LOB1NX24_I;
  if (Field_fld_f110_s1_18_18_Slot_f110_s1_get (insn) == 0 &&
      Field_fld_f110_s1_11_9_Slot_f110_s1_get (insn) == 3)
    return OPCODE_BBX_LOB1NX24_IP;
  if (Field_fld_f110_s1_18_18_Slot_f110_s1_get (insn) == 0 &&
      Field_fld_f110_s1_11_9_Slot_f110_s1_get (insn) == 4)
    return OPCODE_BBX_LTB0NX24_I;
  if (Field_fld_f110_s1_18_18_Slot_f110_s1_get (insn) == 0 &&
      Field_fld_f110_s1_11_9_Slot_f110_s1_get (insn) == 5)
    return OPCODE_BBX_LTB0NX24_IP;
  if (Field_fld_f110_s1_18_18_Slot_f110_s1_get (insn) == 0 &&
      Field_fld_f110_s1_11_9_Slot_f110_s1_get (insn) == 6)
    return OPCODE_BBX_LTB1NX24_I;
  if (Field_fld_f110_s1_18_18_Slot_f110_s1_get (insn) == 0 &&
      Field_fld_f110_s1_11_9_Slot_f110_s1_get (insn) == 7)
    return OPCODE_BBX_LTB1NX24_IP;
  if (Field_fld_f110_s1_18_18_Slot_f110_s1_get (insn) == 1 &&
      Field_fld_f110_s1_7_4_Slot_f110_s1_get (insn) == 0)
    return OPCODE_BBX_LOB0NX16_I;
  if (Field_fld_f110_s1_18_18_Slot_f110_s1_get (insn) == 1 &&
      Field_fld_f110_s1_7_4_Slot_f110_s1_get (insn) == 1)
    return OPCODE_BBX_LOB0NX16_IP;
  if (Field_fld_f110_s1_18_18_Slot_f110_s1_get (insn) == 1 &&
      Field_fld_f110_s1_7_4_Slot_f110_s1_get (insn) == 2)
    return OPCODE_BBX_LOB1NX16_I;
  if (Field_fld_f110_s1_18_18_Slot_f110_s1_get (insn) == 1 &&
      Field_fld_f110_s1_7_4_Slot_f110_s1_get (insn) == 3)
    return OPCODE_BBX_LOB1NX16_IP;
  if (Field_fld_f110_s1_18_18_Slot_f110_s1_get (insn) == 1 &&
      Field_fld_f110_s1_7_4_Slot_f110_s1_get (insn) == 4)
    return OPCODE_BBX_LTB0NX16_I;
  if (Field_fld_f110_s1_18_18_Slot_f110_s1_get (insn) == 1 &&
      Field_fld_f110_s1_7_4_Slot_f110_s1_get (insn) == 5)
    return OPCODE_BBX_LTB0NX16_IP;
  if (Field_fld_f110_s1_18_18_Slot_f110_s1_get (insn) == 1 &&
      Field_fld_f110_s1_7_4_Slot_f110_s1_get (insn) == 6)
    return OPCODE_BBX_LTB1NX16_I;
  if (Field_fld_f110_s1_18_18_Slot_f110_s1_get (insn) == 1 &&
      Field_fld_f110_s1_7_4_Slot_f110_s1_get (insn) == 7)
    return OPCODE_BBX_LTB1NX16_IP;
  return XTENSA_UNDEFINED;
}

static int
Slot_f11_s1_ldpk_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f11_s1_ldpk_17_0_Slot_f11_s1_ldpk_get (insn) == 225522)
    return OPCODE_NOP;
  if (Field_fld_f11_s1_ldpk_17_0_Slot_f11_s1_ldpk_get (insn) == 225778)
    return OPCODE_BBX_POPMQ;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 26)
    return OPCODE_ADD;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 27)
    return OPCODE_ADDI_N;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 28)
    return OPCODE_ADDX2;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 29)
    return OPCODE_ADDX4;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 30)
    return OPCODE_ADDX8;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 31)
    return OPCODE_AND;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 32)
    return OPCODE_BBE_ADDMOD16U;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 33)
    return OPCODE_BBE_LVNX16_X;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 34)
    return OPCODE_BBE_LVNX16_XP;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 35)
    return OPCODE_OR;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 36)
    return OPCODE_SUB;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 37)
    return OPCODE_XOR;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 38)
    return OPCODE_BBE_L32I_N_S1;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 39)
    return OPCODE_MADDN_S;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 40)
    return OPCODE_MADD_S;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 41)
    return OPCODE_MOVF_S;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 42)
    return OPCODE_ADD_S;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 43)
    return OPCODE_BBE_LVNX16_IP;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 44)
    return OPCODE_BBE_LVNX16_I_N;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 45)
    return OPCODE_SRLI;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 50 &&
      Field_fld_f11_s1_ldpk_5_5_Slot_f11_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_LBN_IP;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 50 &&
      Field_fld_f11_s1_ldpk_5_5_Slot_f11_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_LBN_2_IP;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 51 &&
      Field_fld_f11_s1_ldpk_5_5_Slot_f11_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_LVNX16T_IC;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 51 &&
      Field_fld_f11_s1_ldpk_5_5_Slot_f11_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_LVNX16F_IC;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 52 &&
      Field_fld_f11_s1_ldpk_5_5_Slot_f11_s1_ldpk_get (insn) == 0)
    return OPCODE_MOVI_N;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 52 &&
      Field_fld_f11_s1_ldpk_5_5_Slot_f11_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_MOVPINT16;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 53 &&
      Field_fld_f11_s1_ldpk_5_5_Slot_f11_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_MOVVINT16;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 53 &&
      Field_fld_f11_s1_ldpk_5_5_Slot_f11_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_MOVQINT16;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 54 &&
      Field_fld_f11_s1_ldpk_5_3_Slot_f11_s1_ldpk_get (insn) == 6)
    return OPCODE_BBE_ANDB;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 54 &&
      Field_fld_f11_s1_ldpk_5_3_Slot_f11_s1_ldpk_get (insn) == 7)
    return OPCODE_BBE_ANDNOTB;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 54 &&
      Field_fld_f11_s1_ldpk_5_4_Slot_f11_s1_ldpk_get (insn) == 2)
    return OPCODE_BBE_MOVVINX16;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 54 &&
      Field_fld_f11_s1_ldpk_5_4_Slot_f11_s1_ldpk_get (insn) == 1)
    return OPCODE_BBX_MOVSW2LT;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 54 &&
      Field_fld_f11_s1_ldpk_5_4_Slot_f11_s1_ldpk_get (insn) == 0)
    return OPCODE_BBX_MOVHW2LT;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 55 &&
      Field_fld_f11_s1_ldpk_5_3_Slot_f11_s1_ldpk_get (insn) == 4)
    return OPCODE_BBE_ORB;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 55 &&
      Field_fld_f11_s1_ldpk_5_3_Slot_f11_s1_ldpk_get (insn) == 5)
    return OPCODE_BBE_XORB;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 55 &&
      Field_fld_f11_s1_ldpk_7_4_Slot_f11_s1_ldpk_get (insn) == 11)
    return OPCODE_BBE_LVNX16_IC;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 55 &&
      Field_fld_f11_s1_ldpk_7_4_Slot_f11_s1_ldpk_get (insn) == 3)
    return OPCODE_BBE_MOVPA16;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 55 &&
      Field_fld_f11_s1_ldpk_7_4_Slot_f11_s1_ldpk_get (insn) == 7)
    return OPCODE_BBE_MOVQA16;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 55 &&
      Field_fld_f11_s1_ldpk_7_0_Slot_f11_s1_ldpk_get (insn) == 241)
    return OPCODE_BBE_SEQNX16;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 55 &&
      Field_fld_f11_s1_ldpk_7_4_Slot_f11_s1_ldpk_get (insn) == 1)
    return OPCODE_ABS_S;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 55 &&
      Field_fld_f11_s1_ldpk_7_4_Slot_f11_s1_ldpk_get (insn) == 9)
    return OPCODE_NEG_S;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 55 &&
      Field_fld_f11_s1_ldpk_7_4_Slot_f11_s1_ldpk_get (insn) == 5)
    return OPCODE_MOV_S;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 55 &&
      Field_fld_f11_s1_ldpk_5_4_Slot_f11_s1_ldpk_get (insn) == 0)
    return OPCODE_BBX_MOVLW2LT;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 56 &&
      Field_fld_f11_s1_ldpk_10_8_Slot_f11_s1_ldpk_get (insn) == 6 &&
      Field_fld_f11_s1_ldpk_5_4_Slot_f11_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_LTRN;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 56 &&
      Field_fld_f11_s1_ldpk_10_9_Slot_f11_s1_ldpk_get (insn) == 2 &&
      Field_fld_f11_s1_ldpk_5_4_Slot_f11_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_LTRNI;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 56 &&
      Field_fld_f11_s1_ldpk_10_8_Slot_f11_s1_ldpk_get (insn) == 7 &&
      Field_fld_f11_s1_ldpk_5_4_Slot_f11_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_LTRN_2;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 56 &&
      Field_fld_f11_s1_ldpk_10_8_Slot_f11_s1_ldpk_get (insn) == 4 &&
      Field_fld_f11_s1_ldpk_5_4_Slot_f11_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_LTRN_2I;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 56 &&
      Field_fld_f11_s1_ldpk_10_8_Slot_f11_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_PACKVNX40;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 56 &&
      Field_fld_f11_s1_ldpk_10_8_Slot_f11_s1_ldpk_get (insn) == 7 &&
      Field_fld_f11_s1_ldpk_5_4_Slot_f11_s1_ldpk_get (insn) == 2)
    return OPCODE_BBX_MOVSW2L;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 56 &&
      Field_fld_f11_s1_ldpk_10_8_Slot_f11_s1_ldpk_get (insn) == 6 &&
      Field_fld_f11_s1_ldpk_5_4_Slot_f11_s1_ldpk_get (insn) == 1)
    return OPCODE_BBX_MOVHW2L;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 56 &&
      Field_fld_f11_s1_ldpk_10_8_Slot_f11_s1_ldpk_get (insn) == 7 &&
      Field_fld_f11_s1_ldpk_5_4_Slot_f11_s1_ldpk_get (insn) == 1)
    return OPCODE_BBX_MOVLW2L;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 56 &&
      Field_fld_f11_s1_ldpk_10_8_Slot_f11_s1_ldpk_get (insn) == 7 &&
      Field_fld_f11_s1_ldpk_5_4_Slot_f11_s1_ldpk_get (insn) == 3)
    return OPCODE_BBX_MVBW2L;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 56 &&
      Field_fld_f11_s1_ldpk_10_8_Slot_f11_s1_ldpk_get (insn) == 0)
    return OPCODE_BBX_LDCQ128NB;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 57 &&
      Field_fld_f11_s1_ldpk_5_0_Slot_f11_s1_ldpk_get (insn) == 15)
    return OPCODE_BBE_NOTB;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 57 &&
      Field_fld_f11_s1_ldpk_5_0_Slot_f11_s1_ldpk_get (insn) == 14)
    return OPCODE_BBE_PACKSNX40;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 57 &&
      Field_fld_f11_s1_ldpk_5_0_Slot_f11_s1_ldpk_get (insn) == 11)
    return OPCODE_BBE_PACKLNX40;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 57 &&
      Field_fld_f11_s1_ldpk_5_0_Slot_f11_s1_ldpk_get (insn) == 7)
    return OPCODE_BBE_DIPACKSUNX40;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 57 &&
      Field_fld_f11_s1_ldpk_5_0_Slot_f11_s1_ldpk_get (insn) == 5)
    return OPCODE_BBE_DIPACKQUNX40;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 57 &&
      Field_fld_f11_s1_ldpk_5_0_Slot_f11_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_DIPACKLNX40;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 57 &&
      Field_fld_f11_s1_ldpk_5_0_Slot_f11_s1_ldpk_get (insn) == 3)
    return OPCODE_BBE_DIPACKPUNX40;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 57 &&
      Field_fld_f11_s1_ldpk_5_0_Slot_f11_s1_ldpk_get (insn) == 12)
    return OPCODE_BBE_PACKPNX40;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 57 &&
      Field_fld_f11_s1_ldpk_5_0_Slot_f11_s1_ldpk_get (insn) == 13)
    return OPCODE_BBE_PACKQNX40;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 57 &&
      Field_fld_f11_s1_ldpk_10_8_Slot_f11_s1_ldpk_get (insn) == 0 &&
      Field_fld_f11_s1_ldpk_3_0_Slot_f11_s1_ldpk_get (insn) == 1)
    return OPCODE_BBX_LDCQ128;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 58)
    return OPCODE_MOVT_S;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 59)
    return OPCODE_MSUB_S;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 62)
    return OPCODE_MUL_S;
  if (Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get (insn) == 63)
    return OPCODE_SUB_S;
  if (Field_fld_f11_s1_ldpk_17_13_Slot_f11_s1_ldpk_get (insn) == 8)
    return OPCODE_SLLI;
  if (Field_fld_f11_s1_ldpk_17_13_Slot_f11_s1_ldpk_get (insn) == 9)
    return OPCODE_BBE_LBN_2_I;
  if (Field_fld_f11_s1_ldpk_17_13_Slot_f11_s1_ldpk_get (insn) == 10)
    return OPCODE_BBE_LBN_I;
  if (Field_fld_f11_s1_ldpk_17_13_Slot_f11_s1_ldpk_get (insn) == 11)
    return OPCODE_SRAI;
  if (Field_fld_f11_s1_ldpk_17_13_Slot_f11_s1_ldpk_get (insn) == 12)
    return OPCODE_BBX_LVNX24_X;
  if (Field_fld_f11_s1_ldpk_17_13_Slot_f11_s1_ldpk_get (insn) == 23)
    return OPCODE_BBX_LVNX24_I;
  if (Field_fld_f11_s1_ldpk_17_13_Slot_f11_s1_ldpk_get (insn) == 24)
    return OPCODE_BBX_LVNX24_XP;
  if (Field_fld_f11_s1_ldpk_17_13_Slot_f11_s1_ldpk_get (insn) == 30)
    return OPCODE_BBX_LVNX24_IP;
  if (Field_fld_f11_s1_ldpk_17_16_Slot_f11_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_L16SI_S1;
  if (Field_fld_f11_s1_ldpk_17_4_Slot_f11_s1_ldpk_get (insn) == 14545)
    return OPCODE_BBX_POPMQNB;
  if (Field_fld_f11_s1_ldpk_17_4_Slot_f11_s1_ldpk_get (insn) == 14549)
    return OPCODE_BBX_STRQ32;
  if (Field_fld_f11_s1_ldpk_17_8_Slot_f11_s1_ldpk_get (insn) == 901 &&
      Field_fld_f11_s1_ldpk_5_4_Slot_f11_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_MOVAW32;
  return XTENSA_UNDEFINED;
}

static int
Slot_f1_s1_base_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f1_s1_base_14_0_Slot_f1_s1_base_get (insn) == 15375)
    return OPCODE_NOP;
  if (Field_fld_f1_s1_base_14_10_Slot_f1_s1_base_get (insn) == 15 &&
      Field_fld_f1_s1_base_3_0_Slot_f1_s1_base_get (insn) == 12)
    return OPCODE_BBE_MOVVSVS;
  if (Field_fld_f1_s1_base_14_12_Slot_f1_s1_base_get (insn) == 0)
    return OPCODE_ADDI_N;
  if (Field_fld_f1_s1_base_14_12_Slot_f1_s1_base_get (insn) == 1)
    return OPCODE_BBE_L32I_N_S1;
  return XTENSA_UNDEFINED;
}

static int
Slot_f2_s3_alu_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f2_s3_alu_21_0_Slot_f2_s3_alu_get (insn) == 2163137)
    return OPCODE_NOP;
  if (Field_fld_f2_s3_alu_21_11_Slot_f2_s3_alu_get (insn) == 1025 &&
      Field_fld_f2_s3_alu_7_4_Slot_f2_s3_alu_get (insn) == 0)
    return OPCODE_BBE_MOVVSA32;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 24 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 11)
    return OPCODE_BBE_SRAINX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 24 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 9)
    return OPCODE_BBE_MAXNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 24 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 45)
    return OPCODE_BBE_RADDNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 24 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 15 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_ABSNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 25 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 11)
    return OPCODE_BBE_SRLINX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 25 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 9)
    return OPCODE_BBE_MAXUNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 25 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 45)
    return OPCODE_BBE_RADDNX16C;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 25 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 10)
    return OPCODE_BBE_POLYNX16_OFF;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 25 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 15 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_ABSSNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 26 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 11)
    return OPCODE_BBE_REPNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 26 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 10)
    return OPCODE_BBE_SUBNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 26 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 9)
    return OPCODE_BBE_MINNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 26 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 15 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_CONJNX16C;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 26 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 45)
    return OPCODE_BBE_RADDSNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 27 &&
      Field_fld_f2_s3_alu_11_11_Slot_f2_s3_alu_get (insn) == 0 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 11)
    return OPCODE_BBE_REPNX16C;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 27 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 9)
    return OPCODE_BBE_MINUNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 27 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 10)
    return OPCODE_BBE_SUBSNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 27 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 15 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_CONJSNX16C;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 27 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 45)
    return OPCODE_BBE_RADDSNX16C;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 28 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 15 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_MOVVV;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 28 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 8)
    return OPCODE_BBE_ADDNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 28 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 9)
    return OPCODE_BBE_MULSGNNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 28 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 45)
    return OPCODE_BBE_RMAXNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 28 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 10)
    return OPCODE_BBE_SUBSR1RNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 29 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 10)
    return OPCODE_BBE_XORNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 29 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 15 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_NEGNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 29 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 45)
    return OPCODE_BBE_RMAXUNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 29 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 9)
    return OPCODE_BBE_NANDNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 29 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 8)
    return OPCODE_BBE_ADDSNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 30 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 10)
    return OPCODE_BBE_SLLINX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 30 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 9)
    return OPCODE_BBE_ORNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 30 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 45)
    return OPCODE_BBE_RMINNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 30 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 15 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_NEGSNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 30 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 8)
    return OPCODE_BBE_ADDSR1RNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 31 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 10)
    return OPCODE_BBE_SLSINX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 31 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 8)
    return OPCODE_BBE_ANDNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 31 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 15 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_NOTNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 31 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 45)
    return OPCODE_BBE_RMINUNX16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 32 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 1)
    return OPCODE_ADDI_N;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 33 &&
      Field_fld_f2_s3_alu_11_7_Slot_f2_s3_alu_get (insn) == 2)
    return OPCODE_MOVI_N;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 33 &&
      Field_fld_f2_s3_alu_11_4_Slot_f2_s3_alu_get (insn) == 24)
    return OPCODE_BBE_MOVVA16;
  if (Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get (insn) == 33 &&
      Field_fld_f2_s3_alu_11_4_Slot_f2_s3_alu_get (insn) == 25)
    return OPCODE_BBE_MOVVA16C;
  if (Field_fld_f2_s3_alu_21_18_Slot_f2_s3_alu_get (insn) == 6 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 8)
    return OPCODE_BBE_SHFLNX16I;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 0)
    return OPCODE_BBE_SELUNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 1)
    return OPCODE_BBE_SELNX16I;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 5)
    return OPCODE_BBE_BMAXNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 6)
    return OPCODE_BBE_BMINNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 15)
    return OPCODE_BBE_MOVNX16T;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 1)
    return OPCODE_BBE_ADDNX16T;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 0)
    return OPCODE_BBE_ADDNX16F;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 8)
    return OPCODE_BBE_MAXNX16T;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 7)
    return OPCODE_BBE_MAXNX16F;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 12)
    return OPCODE_BBE_MINNX16T;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 11)
    return OPCODE_BBE_MINNX16F;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 10)
    return OPCODE_BBE_MAXUNX16T;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 9)
    return OPCODE_BBE_MAXUNX16F;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_MINUNX16T;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 13)
    return OPCODE_BBE_MINUNX16F;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 3)
    return OPCODE_BBE_ADDSNX16T;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 2)
    return OPCODE_BBE_ADDSNX16F;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 4)
    return OPCODE_BBE_BMAXABSNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_15_11_Slot_f2_s3_alu_get (insn) == 18 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 79)
    return OPCODE_BBE_MOVVSVS;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_11_0_Slot_f2_s3_alu_get (insn) == 77)
    return OPCODE_BBE_MOVVVS;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_15_12_Slot_f2_s3_alu_get (insn) == 0 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 15)
    return OPCODE_BBE_MOVVSV;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 10 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_SLLNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 13 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_SRLNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 9 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_SLANX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 12 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_SRANX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 11 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_SLSNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 14 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_SRSNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_15_8_Slot_f2_s3_alu_get (insn) == 154 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 15)
    return OPCODE_BBE_NSANX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_15_8_Slot_f2_s3_alu_get (insn) == 156 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 15)
    return OPCODE_BBE_NSAUNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_15_12_Slot_f2_s3_alu_get (insn) == 5 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 15)
    return OPCODE_BBE_LTNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_15_12_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 15)
    return OPCODE_BBE_LENX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_15_12_Slot_f2_s3_alu_get (insn) == 1 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 15)
    return OPCODE_BBE_EQNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_15_12_Slot_f2_s3_alu_get (insn) == 7 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 15)
    return OPCODE_BBE_NEQNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_15_12_Slot_f2_s3_alu_get (insn) == 6 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 15)
    return OPCODE_BBE_LTUNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_15_12_Slot_f2_s3_alu_get (insn) == 4 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 15)
    return OPCODE_BBE_LEUNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 156)
    return OPCODE_BBE_RBMINNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 140)
    return OPCODE_BBE_RBMAXNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 60)
    return OPCODE_BBE_RADDNX16T;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 44)
    return OPCODE_BBE_RADDNX16F;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 188)
    return OPCODE_BBE_RMAXNX16T;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 172)
    return OPCODE_BBE_RMAXNX16F;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 252)
    return OPCODE_BBE_RMINNX16T;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 236)
    return OPCODE_BBE_RMINNX16F;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 220)
    return OPCODE_BBE_RMAXUNX16T;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 204)
    return OPCODE_BBE_RMAXUNX16F;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 29)
    return OPCODE_BBE_RMINUNX16T;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 13)
    return OPCODE_BBE_RMINUNX16F;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 1)
    return OPCODE_BBE_SUBNX16T;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 0)
    return OPCODE_BBE_SUBNX16F;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 5 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_NEGNX16T;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 4 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_NEGNX16F;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 3)
    return OPCODE_BBE_SUBSNX16T;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 2)
    return OPCODE_BBE_SUBSNX16F;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 7 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_NEGSNX16T;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 6 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_NEGSNX16F;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 5)
    return OPCODE_BBE_SELNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 8 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_SHFLNX16;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_15_8_Slot_f2_s3_alu_get (insn) == 155 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 15)
    return OPCODE_BBE_NSANX16C;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_15_12_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 15)
    return OPCODE_BBE_EQNX16C;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_15_12_Slot_f2_s3_alu_get (insn) == 8 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 15)
    return OPCODE_BBE_NEQNX16C;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 28)
    return OPCODE_BBE_RADDNX16CT;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 12)
    return OPCODE_BBE_RADDNX16CF;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 1 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_CONJNX16CT;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 0 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_CONJNX16CF;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_CONJSNX16CT;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 2 &&
      Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get (insn) == 14)
    return OPCODE_BBE_CONJSNX16CF;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 92)
    return OPCODE_BBE_RADDSNX16CT;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 76)
    return OPCODE_BBE_RADDSNX16CF;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 124)
    return OPCODE_BBE_RADDSNX16T;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 3 &&
      Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get (insn) == 108)
    return OPCODE_BBE_RADDSNX16F;
  if (Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get (insn) == 4 &&
      Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get (insn) == 0)
    return OPCODE_BBE_SHFLUNX16;
  return XTENSA_UNDEFINED;
}

static int
Slot_f3_s3_alu_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f3_s3_alu_20_0_Slot_f3_s3_alu_get (insn) == 1052793)
    return OPCODE_NOP;
  if (Field_fld_f3_s3_alu_20_11_Slot_f3_s3_alu_get (insn) == 769 &&
      Field_fld_f3_s3_alu_7_4_Slot_f3_s3_alu_get (insn) == 0)
    return OPCODE_BBE_MOVVSA32;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 16 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 7)
    return OPCODE_BBE_XORNX16;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 17 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 7)
    return OPCODE_BBE_SLLINX16;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 17 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 6)
    return OPCODE_BBE_ORNX16;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 18 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 7)
    return OPCODE_BBE_SLSINX16;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 19 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 7)
    return OPCODE_BBE_SRAINX16;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 20 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 7)
    return OPCODE_BBE_SRLINX16;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 20 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 5)
    return OPCODE_BBE_ADDNX16;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 20 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 6)
    return OPCODE_BBE_POLYNX16_OFF;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 21 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 7)
    return OPCODE_BBE_REPNX16;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 21 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 6)
    return OPCODE_BBE_SUBNX16;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 21 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 5)
    return OPCODE_BBE_ADDSNX16;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 22 &&
      Field_fld_f3_s3_alu_11_11_Slot_f3_s3_alu_get (insn) == 0 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 7)
    return OPCODE_BBE_REPNX16C;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 22 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 6)
    return OPCODE_BBE_SUBSNX16;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 22 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 5)
    return OPCODE_BBE_ADDSR1RNX16;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 23 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 7)
    return OPCODE_BBE_MOVVV;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 23 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 4 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 7)
    return OPCODE_BBE_NEGNX16;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 23 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 5 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 7)
    return OPCODE_BBE_NEGSNX16;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 23 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 0 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 7)
    return OPCODE_BBE_CONJNX16C;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 23 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 1 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 7)
    return OPCODE_BBE_CONJSNX16C;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 23 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 6)
    return OPCODE_BBE_SUBSR1RNX16;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 24 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 1)
    return OPCODE_ADDI_N;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 25 &&
      Field_fld_f3_s3_alu_11_7_Slot_f3_s3_alu_get (insn) == 2)
    return OPCODE_MOVI_N;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 25 &&
      Field_fld_f3_s3_alu_11_4_Slot_f3_s3_alu_get (insn) == 24)
    return OPCODE_BBE_MOVVA16;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 25 &&
      Field_fld_f3_s3_alu_11_4_Slot_f3_s3_alu_get (insn) == 25)
    return OPCODE_BBE_MOVVA16C;
  if (Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get (insn) == 25 &&
      Field_fld_f3_s3_alu_11_5_Slot_f3_s3_alu_get (insn) == 40)
    return OPCODE_BBX_MOVL2A;
  if (Field_fld_f3_s3_alu_20_17_Slot_f3_s3_alu_get (insn) == 12 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 6 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 3)
    return OPCODE_BBX_MOVSL2N;
  if (Field_fld_f3_s3_alu_20_17_Slot_f3_s3_alu_get (insn) == 14 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 6 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 4)
    return OPCODE_BBX_MOVHL2N;
  if (Field_fld_f3_s3_alu_20_17_Slot_f3_s3_alu_get (insn) == 15 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 6 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 4)
    return OPCODE_BBX_MOVLL2N;
  if (Field_fld_f3_s3_alu_20_18_Slot_f3_s3_alu_get (insn) == 4 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 5)
    return OPCODE_BBE_SHFLNX16I;
  if (Field_fld_f3_s3_alu_20_18_Slot_f3_s3_alu_get (insn) == 4 &&
      Field_fld_f3_s3_alu_11_11_Slot_f3_s3_alu_get (insn) == 0 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 10)
    return OPCODE_BBX_MOVL2LT;
  if (Field_fld_f3_s3_alu_20_18_Slot_f3_s3_alu_get (insn) == 6 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 6 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 4)
    return OPCODE_BBX_MOVL2L;
  if (Field_fld_f3_s3_alu_20_18_Slot_f3_s3_alu_get (insn) == 6 &&
      Field_fld_f3_s3_alu_15_11_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_4_4_Slot_f3_s3_alu_get (insn) == 0)
    return OPCODE_BBX_MOVN2LT;
  if (Field_fld_f3_s3_alu_20_18_Slot_f3_s3_alu_get (insn) == 6 &&
      Field_fld_f3_s3_alu_15_11_Slot_f3_s3_alu_get (insn) == 17 &&
      Field_fld_f3_s3_alu_4_3_Slot_f3_s3_alu_get (insn) == 0)
    return OPCODE_BBX_MOVI2LT;
  if (Field_fld_f3_s3_alu_20_18_Slot_f3_s3_alu_get (insn) == 7 &&
      Field_fld_f3_s3_alu_15_8_Slot_f3_s3_alu_get (insn) == 152 &&
      Field_fld_f3_s3_alu_4_4_Slot_f3_s3_alu_get (insn) == 0)
    return OPCODE_BBX_MOVN2L;
  if (Field_fld_f3_s3_alu_20_18_Slot_f3_s3_alu_get (insn) == 7 &&
      Field_fld_f3_s3_alu_15_8_Slot_f3_s3_alu_get (insn) == 137 &&
      Field_fld_f3_s3_alu_4_4_Slot_f3_s3_alu_get (insn) == 0)
    return OPCODE_BBX_MOVUN2L;
  if (Field_fld_f3_s3_alu_20_18_Slot_f3_s3_alu_get (insn) == 7 &&
      Field_fld_f3_s3_alu_15_11_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_4_4_Slot_f3_s3_alu_get (insn) == 0)
    return OPCODE_BBX_MOVUN2LT;
  if (Field_fld_f3_s3_alu_20_18_Slot_f3_s3_alu_get (insn) == 7 &&
      Field_fld_f3_s3_alu_15_8_Slot_f3_s3_alu_get (insn) == 153 &&
      Field_fld_f3_s3_alu_4_3_Slot_f3_s3_alu_get (insn) == 0)
    return OPCODE_BBX_MOVI2L;
  if (Field_fld_f3_s3_alu_20_18_Slot_f3_s3_alu_get (insn) == 7 &&
      Field_fld_f3_s3_alu_15_8_Slot_f3_s3_alu_get (insn) == 136 &&
      Field_fld_f3_s3_alu_4_4_Slot_f3_s3_alu_get (insn) == 0)
    return OPCODE_BBX_MOVA2L;
  if (Field_fld_f3_s3_alu_20_18_Slot_f3_s3_alu_get (insn) == 7 &&
      Field_fld_f3_s3_alu_15_11_Slot_f3_s3_alu_get (insn) == 1 &&
      Field_fld_f3_s3_alu_4_4_Slot_f3_s3_alu_get (insn) == 0)
    return OPCODE_BBX_MOVA2LT;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 0)
    return OPCODE_BBE_SELUNX16;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 1)
    return OPCODE_BBE_SELNX16I;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_15_11_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_7_0_Slot_f3_s3_alu_get (insn) == 73)
    return OPCODE_BBE_MOVVSVS;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_11_0_Slot_f3_s3_alu_get (insn) == 25)
    return OPCODE_BBE_MOVVVS;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_15_12_Slot_f3_s3_alu_get (insn) == 0 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 8)
    return OPCODE_BBE_MOVVSV;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_15_12_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 8)
    return OPCODE_BBE_LTNX16;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_15_12_Slot_f3_s3_alu_get (insn) == 1 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 8)
    return OPCODE_BBE_LENX16;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_15_12_Slot_f3_s3_alu_get (insn) == 5 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 8)
    return OPCODE_BBE_NEQNX16;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_15_12_Slot_f3_s3_alu_get (insn) == 4 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 8)
    return OPCODE_BBE_LTUNX16;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_15_12_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 8)
    return OPCODE_BBE_LEUNX16;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 2)
    return OPCODE_BBE_MOVNX16T;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 4)
    return OPCODE_BBE_SELNX16;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_15_12_Slot_f3_s3_alu_get (insn) == 6 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 8)
    return OPCODE_BBE_NEQNX16C;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 3)
    return OPCODE_BBE_SLLNX16;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 4)
    return OPCODE_BBE_SRLNX16;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 2)
    return OPCODE_BBE_SLANX16;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 4)
    return OPCODE_BBE_SRANX16;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 3)
    return OPCODE_BBE_SLSNX16;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 5)
    return OPCODE_BBE_SRSNX16;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_15_8_Slot_f3_s3_alu_get (insn) == 18 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 6)
    return OPCODE_BBE_NSANX16;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 0)
    return OPCODE_BBE_NEGNX16T;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 0)
    return OPCODE_BBE_NEGNX16F;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 1)
    return OPCODE_BBE_NEGSNX16T;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 1)
    return OPCODE_BBE_NEGSNX16F;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 2 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 2)
    return OPCODE_BBE_SHFLNX16;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_15_8_Slot_f3_s3_alu_get (insn) == 18 &&
      Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get (insn) == 7)
    return OPCODE_BBE_NSANX16C;
  if (Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get (insn) == 3 &&
      Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get (insn) == 0)
    return OPCODE_BBE_SHFLUNX16;
  return XTENSA_UNDEFINED;
}

static int
Slot_f4_s1_ldpkdiv_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f4_s1_ldpkdiv_18_0_Slot_f4_s1_ldpkdiv_get (insn) == 143383)
    return OPCODE_NOP;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 8)
    return OPCODE_ADD;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 9)
    return OPCODE_ADDI_N;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 10)
    return OPCODE_ADDX2;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 11)
    return OPCODE_ADDX4;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 12)
    return OPCODE_ADDX8;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 13)
    return OPCODE_AND;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 14)
    return OPCODE_BBE_ADDMOD16U;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 15)
    return OPCODE_BBE_LVNX16_X;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 16)
    return OPCODE_BBE_LVNX16_XP;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 17)
    return OPCODE_OR;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 18)
    return OPCODE_SUB;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 19)
    return OPCODE_XOR;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 20)
    return OPCODE_BBE_L32I_N_S1;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 25)
    return OPCODE_BBE_LVNX16_IP;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 26)
    return OPCODE_BBE_LVNX16_I_N;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 27)
    return OPCODE_SRLI;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 28 &&
      Field_fld_f4_s1_ldpkdiv_7_7_Slot_f4_s1_ldpkdiv_get (insn) == 1)
    return OPCODE_BBE_LBN_IP;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 28 &&
      Field_fld_f4_s1_ldpkdiv_7_7_Slot_f4_s1_ldpkdiv_get (insn) == 0)
    return OPCODE_BBE_LBN_2_IP;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 29 &&
      Field_fld_f4_s1_ldpkdiv_7_7_Slot_f4_s1_ldpkdiv_get (insn) == 1)
    return OPCODE_BBE_LVNX16T_IC;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 29 &&
      Field_fld_f4_s1_ldpkdiv_7_7_Slot_f4_s1_ldpkdiv_get (insn) == 0)
    return OPCODE_BBE_LVNX16F_IC;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 30 &&
      Field_fld_f4_s1_ldpkdiv_7_7_Slot_f4_s1_ldpkdiv_get (insn) == 0)
    return OPCODE_MOVI_N;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 30 &&
      Field_fld_f4_s1_ldpkdiv_7_7_Slot_f4_s1_ldpkdiv_get (insn) == 1)
    return OPCODE_BBE_MOVPINT16;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 31 &&
      Field_fld_f4_s1_ldpkdiv_7_7_Slot_f4_s1_ldpkdiv_get (insn) == 1)
    return OPCODE_BBE_MOVVINT16;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 31 &&
      Field_fld_f4_s1_ldpkdiv_7_7_Slot_f4_s1_ldpkdiv_get (insn) == 0)
    return OPCODE_BBE_MOVQINT16;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 32 &&
      Field_fld_f4_s1_ldpkdiv_7_6_Slot_f4_s1_ldpkdiv_get (insn) == 0)
    return OPCODE_BBE_MOVVINX16;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 33 &&
      Field_fld_f4_s1_ldpkdiv_9_5_Slot_f4_s1_ldpkdiv_get (insn) == 15 &&
      Field_fld_f4_s1_ldpkdiv_3_3_Slot_f4_s1_ldpkdiv_get (insn) == 0)
    return OPCODE_BBE_NOTB;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 33 &&
      Field_fld_f4_s1_ldpkdiv_7_5_Slot_f4_s1_ldpkdiv_get (insn) == 0)
    return OPCODE_BBE_ANDB;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 33 &&
      Field_fld_f4_s1_ldpkdiv_7_5_Slot_f4_s1_ldpkdiv_get (insn) == 2)
    return OPCODE_BBE_ORB;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 33 &&
      Field_fld_f4_s1_ldpkdiv_7_5_Slot_f4_s1_ldpkdiv_get (insn) == 3)
    return OPCODE_BBE_XORB;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 33 &&
      Field_fld_f4_s1_ldpkdiv_7_5_Slot_f4_s1_ldpkdiv_get (insn) == 1)
    return OPCODE_BBE_ANDNOTB;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 33 &&
      Field_fld_f4_s1_ldpkdiv_9_5_Slot_f4_s1_ldpkdiv_get (insn) == 22)
    return OPCODE_BBE_LTRN;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 33 &&
      Field_fld_f4_s1_ldpkdiv_9_9_Slot_f4_s1_ldpkdiv_get (insn) == 0 &&
      Field_fld_f4_s1_ldpkdiv_7_5_Slot_f4_s1_ldpkdiv_get (insn) == 6)
    return OPCODE_BBE_LTRNI;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 33 &&
      Field_fld_f4_s1_ldpkdiv_9_5_Slot_f4_s1_ldpkdiv_get (insn) == 30)
    return OPCODE_BBE_LTRN_2;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 33 &&
      Field_fld_f4_s1_ldpkdiv_9_5_Slot_f4_s1_ldpkdiv_get (insn) == 7)
    return OPCODE_BBE_LTRN_2I;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 33 &&
      Field_fld_f4_s1_ldpkdiv_7_3_Slot_f4_s1_ldpkdiv_get (insn) == 22)
    return OPCODE_BBE_MOVVVS;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 33 &&
      Field_fld_f4_s1_ldpkdiv_7_4_Slot_f4_s1_ldpkdiv_get (insn) == 10)
    return OPCODE_BBE_LVNX16_IC;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 33 &&
      Field_fld_f4_s1_ldpkdiv_7_4_Slot_f4_s1_ldpkdiv_get (insn) == 8)
    return OPCODE_BBE_MOVPA16;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 33 &&
      Field_fld_f4_s1_ldpkdiv_7_4_Slot_f4_s1_ldpkdiv_get (insn) == 9)
    return OPCODE_BBE_MOVQA16;
  if (Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get (insn) == 35 &&
      Field_fld_f4_s1_ldpkdiv_7_0_Slot_f4_s1_ldpkdiv_get (insn) == 7)
    return OPCODE_BBE_SEQNX16;
  if (Field_fld_f4_s1_ldpkdiv_18_13_Slot_f4_s1_ldpkdiv_get (insn) == 0)
    return OPCODE_SLLI;
  if (Field_fld_f4_s1_ldpkdiv_18_13_Slot_f4_s1_ldpkdiv_get (insn) == 1)
    return OPCODE_BBE_LBN_2_I;
  if (Field_fld_f4_s1_ldpkdiv_18_13_Slot_f4_s1_ldpkdiv_get (insn) == 2)
    return OPCODE_BBE_LBN_I;
  if (Field_fld_f4_s1_ldpkdiv_18_13_Slot_f4_s1_ldpkdiv_get (insn) == 3)
    return OPCODE_SRAI;
  return XTENSA_UNDEFINED;
}

static int
Slot_f6_s1_ldpk_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f6_s1_ldpk_16_0_Slot_f6_s1_ldpk_get (insn) == 77868)
    return OPCODE_NOP;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 4)
    return OPCODE_ADDI_N;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 5)
    return OPCODE_BBE_L32I_N_S1;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 10)
    return OPCODE_BBE_LVNX16_IP;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 11)
    return OPCODE_BBE_LVNX16_I_N;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 12)
    return OPCODE_BBE_LVNX16_X;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 13)
    return OPCODE_BBE_LVNX16_XP;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 14 &&
      Field_fld_f6_s1_ldpk_7_7_Slot_f6_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_LVNX16T_IC;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 14 &&
      Field_fld_f6_s1_ldpk_7_7_Slot_f6_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_LVNX16F_IC;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 15 &&
      Field_fld_f6_s1_ldpk_7_7_Slot_f6_s1_ldpk_get (insn) == 1 &&
      Field_fld_f6_s1_ldpk_2_2_Slot_f6_s1_ldpk_get (insn) == 0)
    return OPCODE_BBX_MOVSW2LT;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 15 &&
      Field_fld_f6_s1_ldpk_7_7_Slot_f6_s1_ldpk_get (insn) == 0 &&
      Field_fld_f6_s1_ldpk_2_2_Slot_f6_s1_ldpk_get (insn) == 0)
    return OPCODE_BBX_MOVHW2LT;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 15 &&
      Field_fld_f6_s1_ldpk_7_7_Slot_f6_s1_ldpk_get (insn) == 0 &&
      Field_fld_f6_s1_ldpk_2_2_Slot_f6_s1_ldpk_get (insn) == 1)
    return OPCODE_BBX_MOVLW2LT;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 17 &&
      Field_fld_f6_s1_ldpk_7_5_Slot_f6_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_PACKVNX40;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 17 &&
      Field_fld_f6_s1_ldpk_7_4_Slot_f6_s1_ldpk_get (insn) == 7 &&
      Field_fld_f6_s1_ldpk_2_2_Slot_f6_s1_ldpk_get (insn) == 0)
    return OPCODE_BBX_MOVSW2L;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 17 &&
      Field_fld_f6_s1_ldpk_7_4_Slot_f6_s1_ldpk_get (insn) == 6 &&
      Field_fld_f6_s1_ldpk_2_2_Slot_f6_s1_ldpk_get (insn) == 0)
    return OPCODE_BBX_MOVHW2L;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 17 &&
      Field_fld_f6_s1_ldpk_7_4_Slot_f6_s1_ldpk_get (insn) == 6 &&
      Field_fld_f6_s1_ldpk_2_2_Slot_f6_s1_ldpk_get (insn) == 1)
    return OPCODE_BBX_MOVLW2L;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 17 &&
      Field_fld_f6_s1_ldpk_7_4_Slot_f6_s1_ldpk_get (insn) == 7 &&
      Field_fld_f6_s1_ldpk_2_2_Slot_f6_s1_ldpk_get (insn) == 1)
    return OPCODE_BBX_MVBW2L;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 18 &&
      Field_fld_f6_s1_ldpk_7_5_Slot_f6_s1_ldpk_get (insn) == 1 &&
      Field_fld_f6_s1_ldpk_2_0_Slot_f6_s1_ldpk_get (insn) == 7)
    return OPCODE_BBE_DIPACKSUNX40;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 18 &&
      Field_fld_f6_s1_ldpk_7_5_Slot_f6_s1_ldpk_get (insn) == 1 &&
      Field_fld_f6_s1_ldpk_2_0_Slot_f6_s1_ldpk_get (insn) == 5)
    return OPCODE_BBE_DIPACKQUNX40;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 18 &&
      Field_fld_f6_s1_ldpk_7_5_Slot_f6_s1_ldpk_get (insn) == 1 &&
      Field_fld_f6_s1_ldpk_2_0_Slot_f6_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_DIPACKLNX40;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 18 &&
      Field_fld_f6_s1_ldpk_7_5_Slot_f6_s1_ldpk_get (insn) == 1 &&
      Field_fld_f6_s1_ldpk_2_0_Slot_f6_s1_ldpk_get (insn) == 3)
    return OPCODE_BBE_DIPACKPUNX40;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 19 &&
      Field_fld_f6_s1_ldpk_7_2_Slot_f6_s1_ldpk_get (insn) == 9)
    return OPCODE_BBE_NOTB;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 19 &&
      Field_fld_f6_s1_ldpk_7_5_Slot_f6_s1_ldpk_get (insn) == 1 &&
      Field_fld_f6_s1_ldpk_2_0_Slot_f6_s1_ldpk_get (insn) == 3)
    return OPCODE_BBE_PACKSNX40;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 19 &&
      Field_fld_f6_s1_ldpk_7_5_Slot_f6_s1_ldpk_get (insn) == 1 &&
      Field_fld_f6_s1_ldpk_2_0_Slot_f6_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_PACKLNX40;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 19 &&
      Field_fld_f6_s1_ldpk_7_5_Slot_f6_s1_ldpk_get (insn) == 1 &&
      Field_fld_f6_s1_ldpk_2_0_Slot_f6_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_PACKPNX40;
  if (Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get (insn) == 19 &&
      Field_fld_f6_s1_ldpk_7_5_Slot_f6_s1_ldpk_get (insn) == 1 &&
      Field_fld_f6_s1_ldpk_2_0_Slot_f6_s1_ldpk_get (insn) == 2)
    return OPCODE_BBE_PACKQNX40;
  if (Field_fld_f6_s1_ldpk_16_13_Slot_f6_s1_ldpk_get (insn) == 3)
    return OPCODE_BBX_LVNX24_X;
  if (Field_fld_f6_s1_ldpk_16_13_Slot_f6_s1_ldpk_get (insn) == 4)
    return OPCODE_BBX_LVNX24_XP;
  if (Field_fld_f6_s1_ldpk_16_13_Slot_f6_s1_ldpk_get (insn) == 12)
    return OPCODE_BBX_LVNX24_I;
  if (Field_fld_f6_s1_ldpk_16_13_Slot_f6_s1_ldpk_get (insn) == 13)
    return OPCODE_BBX_LVNX24_IP;
  if (Field_fld_f6_s1_ldpk_16_14_Slot_f6_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_LAVNX16_XP;
  if (Field_fld_f6_s1_ldpk_16_14_Slot_f6_s1_ldpk_get (insn) == 4 &&
      Field_fld_f6_s1_ldpk_7_4_Slot_f6_s1_ldpk_get (insn) == 1)
    return OPCODE_BBE_LANX16_IP;
  if (Field_fld_f6_s1_ldpk_16_14_Slot_f6_s1_ldpk_get (insn) == 4 &&
      Field_fld_f6_s1_ldpk_7_4_Slot_f6_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_LANX16_IC;
  if (Field_fld_f6_s1_ldpk_16_14_Slot_f6_s1_ldpk_get (insn) == 5 &&
      Field_fld_f6_s1_ldpk_11_8_Slot_f6_s1_ldpk_get (insn) == 0)
    return OPCODE_BBE_LALIGN_IP;
  if (Field_fld_f6_s1_ldpk_16_14_Slot_f6_s1_ldpk_get (insn) == 5 &&
      Field_fld_f6_s1_ldpk_11_4_Slot_f6_s1_ldpk_get (insn) == 48)
    return OPCODE_BBE_LA_PP;
  if (Field_fld_f6_s1_ldpk_16_14_Slot_f6_s1_ldpk_get (insn) == 5 &&
      Field_fld_f6_s1_ldpk_11_4_Slot_f6_s1_ldpk_get (insn) == 32)
    return OPCODE_BBE_LAPOS_PC;
  return XTENSA_UNDEFINED;
}

static int
Slot_f9_s3_alu_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f9_s3_alu_19_0_Slot_f9_s3_alu_get (insn) == 524888)
    return OPCODE_NOP;
  if (Field_fld_f9_s3_alu_19_15_Slot_f9_s3_alu_get (insn) == 28 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 0 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 6)
    return OPCODE_BBE_MOVVSA32;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 8 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 4)
    return OPCODE_BBE_ADDNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 8 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 11 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 7)
    return OPCODE_BBE_RADDNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 8 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 5)
    return OPCODE_BBE_SUBSNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 8 &&
      Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (insn) == 56)
    return OPCODE_BBE_ABSNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 9 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 5)
    return OPCODE_BBE_SLLINX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 9 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 4)
    return OPCODE_BBE_ADDSNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 9 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 11 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 7)
    return OPCODE_BBE_RADDNX16C;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 9 &&
      Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (insn) == 56)
    return OPCODE_BBE_ABSSNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 10 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 5)
    return OPCODE_BBE_SLSINX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 10 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 4)
    return OPCODE_BBE_MAXNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 10 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 11 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 7)
    return OPCODE_BBE_RMAXNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 10 &&
      Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (insn) == 56)
    return OPCODE_BBE_CONJNX16C;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 11 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 5)
    return OPCODE_BBE_SRAINX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 11 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 4)
    return OPCODE_BBE_MAXUNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 11 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 11 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 7)
    return OPCODE_BBE_RMAXUNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 11 &&
      Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (insn) == 56)
    return OPCODE_BBE_CONJSNX16C;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 12 &&
      Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (insn) == 56)
    return OPCODE_BBE_MOVVV;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 12 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 5)
    return OPCODE_BBE_SRLINX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 12 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 4)
    return OPCODE_BBE_MINNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 12 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 11 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 7)
    return OPCODE_BBE_RMINNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 13 &&
      Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (insn) == 56)
    return OPCODE_BBE_NEGNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 13 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 4)
    return OPCODE_BBE_MINUNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 13 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 11 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 7)
    return OPCODE_BBE_RMINUNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 14 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 4)
    return OPCODE_BBE_MULSGNNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 14 &&
      Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (insn) == 56)
    return OPCODE_BBE_NEGSNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 15 &&
      Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (insn) == 56)
    return OPCODE_BBE_NOTNX16;
  if (Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get (insn) == 15 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 4)
    return OPCODE_BBE_SUBNX16;
  if (Field_fld_f9_s3_alu_19_18_Slot_f9_s3_alu_get (insn) == 2 &&
      Field_fld_f9_s3_alu_10_8_Slot_f9_s3_alu_get (insn) == 0 &&
      Field_fld_f9_s3_alu_3_1_Slot_f9_s3_alu_get (insn) == 3)
    return OPCODE_ADDI_N;
  if (Field_fld_f9_s3_alu_19_18_Slot_f9_s3_alu_get (insn) == 2 &&
      Field_fld_f9_s3_alu_7_1_Slot_f9_s3_alu_get (insn) == 5)
    return OPCODE_MOVI_N;
  if (Field_fld_f9_s3_alu_19_18_Slot_f9_s3_alu_get (insn) == 2 &&
      Field_fld_f9_s3_alu_10_1_Slot_f9_s3_alu_get (insn) == 13)
    return OPCODE_BBE_MOVVA16;
  if (Field_fld_f9_s3_alu_19_18_Slot_f9_s3_alu_get (insn) == 2 &&
      Field_fld_f9_s3_alu_10_1_Slot_f9_s3_alu_get (insn) == 141)
    return OPCODE_BBE_MOVVA16C;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 0)
    return OPCODE_BBE_SELNX16I;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_7_5_Slot_f9_s3_alu_get (insn) == 4 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 3)
    return OPCODE_BBE_REPNX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (insn) == 24)
    return OPCODE_BBE_REPNX16C;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_15_15_Slot_f9_s3_alu_get (insn) == 0 &&
      Field_fld_f9_s3_alu_11_0_Slot_f9_s3_alu_get (insn) == 584)
    return OPCODE_BBE_MOVVSVS;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_11_0_Slot_f9_s3_alu_get (insn) == 376)
    return OPCODE_BBE_MOVVVS;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 6)
    return OPCODE_BBE_MOVVSV;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (insn) == 195)
    return OPCODE_BBE_SLLNX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (insn) == 243)
    return OPCODE_BBE_SRLNX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (insn) == 179)
    return OPCODE_BBE_SLANX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (insn) == 227)
    return OPCODE_BBE_SRANX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (insn) == 211)
    return OPCODE_BBE_SLSNX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (insn) == 8)
    return OPCODE_BBE_SRSNX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_11_0_Slot_f9_s3_alu_get (insn) == 104)
    return OPCODE_BBE_NSANX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_11_0_Slot_f9_s3_alu_get (insn) == 328)
    return OPCODE_BBE_NSAUNX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 10 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 6)
    return OPCODE_BBE_LTNX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 9 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 7)
    return OPCODE_BBE_LENX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 9 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 6)
    return OPCODE_BBE_EQNX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 11 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 6)
    return OPCODE_BBE_NEQNX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 3 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 6)
    return OPCODE_BBE_LTUNX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 2 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 6)
    return OPCODE_BBE_LEUNX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 3 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 7)
    return OPCODE_BBE_RBMINNX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 10 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 7)
    return OPCODE_BBE_RBMAXNX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 1)
    return OPCODE_BBE_MOVNX16T;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (insn) == 40)
    return OPCODE_BBE_NEGNX16F;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 0)
    return OPCODE_BBE_SELNX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get (insn) == 163)
    return OPCODE_BBE_SHFLNX16;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_7_7_Slot_f9_s3_alu_get (insn) == 0 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 3)
    return OPCODE_BBE_SHFLNX16I;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_11_0_Slot_f9_s3_alu_get (insn) == 120)
    return OPCODE_BBE_NSANX16C;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 7)
    return OPCODE_BBE_EQNX16C;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get (insn) == 2 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 7)
    return OPCODE_BBE_NEQNX16C;
  if (Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get (insn) == 1 &&
      Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get (insn) == 2)
    return OPCODE_BBE_SHFLUNX16;
  return XTENSA_UNDEFINED;
}

static int
Slot_f10_s0_ldstalu_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f10_s0_ldstalu_20_0_Slot_f10_s0_ldstalu_get (insn) == 558880)
    return OPCODE_NOP;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 104)
    return OPCODE_ADD;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 105)
    return OPCODE_BBE_LVNX16_IP;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 106)
    return OPCODE_BBE_LVNX16_I_N;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 107)
    return OPCODE_BBE_LVNX16_X;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 108)
    return OPCODE_BBE_LVNX16_XP;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 109)
    return OPCODE_BBE_SPNX16_IP;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 110)
    return OPCODE_BBE_SPNX16_X;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 111)
    return OPCODE_BBE_SPNX16_XP;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 112)
    return OPCODE_BBE_SSNX16_IP;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 113)
    return OPCODE_BBE_SSNX16_X;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 114)
    return OPCODE_BBE_SSNX16_XP;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 115)
    return OPCODE_BBE_SVNX16_IP;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 116)
    return OPCODE_BBE_SVNX16_I_N;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 117)
    return OPCODE_BBE_SVNX16_X;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 118)
    return OPCODE_BBE_SVNX16_XP;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 119)
    return OPCODE_L32I_N;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 120)
    return OPCODE_S32I_N;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 121)
    return OPCODE_SUB;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 122)
    return OPCODE_BBE_ADDNX16;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 123)
    return OPCODE_BBE_ADDSNX16;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 124)
    return OPCODE_BBE_MAXNX16;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 125)
    return OPCODE_BBE_MAXUNX16;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 126)
    return OPCODE_BBE_MINNX16;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 127)
    return OPCODE_BBE_MINUNX16;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 128)
    return OPCODE_BBE_SUBNX16;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 129)
    return OPCODE_BBE_SUBSNX16;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 130 &&
      Field_fld_f10_s0_ldstalu_3_0_Slot_f10_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBE_NOTNX16;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 130 &&
      Field_fld_f10_s0_ldstalu_3_0_Slot_f10_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBE_NEGNX16;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 130 &&
      Field_fld_f10_s0_ldstalu_3_0_Slot_f10_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBE_NEGSNX16;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 131 &&
      Field_fld_f10_s0_ldstalu_7_4_Slot_f10_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBE_LVNX16_IC;
  if (Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get (insn) == 131 &&
      Field_fld_f10_s0_ldstalu_7_4_Slot_f10_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBE_SVNX16_IC;
  if (Field_fld_f10_s0_ldstalu_20_13_Slot_f10_s0_ldstalu_get (insn) == 160 &&
      Field_fld_f10_s0_ldstalu_9_5_Slot_f10_s0_ldstalu_get (insn) == 5)
    return OPCODE_BBX_NSANX24;
  if (Field_fld_f10_s0_ldstalu_20_13_Slot_f10_s0_ldstalu_get (insn) == 161 &&
      Field_fld_f10_s0_ldstalu_9_5_Slot_f10_s0_ldstalu_get (insn) == 5)
    return OPCODE_BBX_NSANX24C;
  if (Field_fld_f10_s0_ldstalu_20_13_Slot_f10_s0_ldstalu_get (insn) == 162 &&
      Field_fld_f10_s0_ldstalu_9_5_Slot_f10_s0_ldstalu_get (insn) == 5)
    return OPCODE_BBX_NSAUNX24;
  if (Field_fld_f10_s0_ldstalu_20_14_Slot_f10_s0_ldstalu_get (insn) == 20)
    return OPCODE_BBE_LAVNX16_XP;
  if (Field_fld_f10_s0_ldstalu_20_14_Slot_f10_s0_ldstalu_get (insn) == 21)
    return OPCODE_BBE_LPNX16_I;
  if (Field_fld_f10_s0_ldstalu_20_14_Slot_f10_s0_ldstalu_get (insn) == 22)
    return OPCODE_BBE_LSNX16_I;
  if (Field_fld_f10_s0_ldstalu_20_14_Slot_f10_s0_ldstalu_get (insn) == 23)
    return OPCODE_BBE_SAVNX16_XP;
  if (Field_fld_f10_s0_ldstalu_20_14_Slot_f10_s0_ldstalu_get (insn) == 24)
    return OPCODE_BBE_SPNX16_I;
  if (Field_fld_f10_s0_ldstalu_20_14_Slot_f10_s0_ldstalu_get (insn) == 25)
    return OPCODE_BBE_SSNX16_I;
  if (Field_fld_f10_s0_ldstalu_20_14_Slot_f10_s0_ldstalu_get (insn) == 33 &&
      Field_fld_f10_s0_ldstalu_7_4_Slot_f10_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBE_LANX16_IP;
  if (Field_fld_f10_s0_ldstalu_20_14_Slot_f10_s0_ldstalu_get (insn) == 33 &&
      Field_fld_f10_s0_ldstalu_7_4_Slot_f10_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBE_SANX16_IP;
  if (Field_fld_f10_s0_ldstalu_20_14_Slot_f10_s0_ldstalu_get (insn) == 33 &&
      Field_fld_f10_s0_ldstalu_7_4_Slot_f10_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBE_LANX16_IC;
  if (Field_fld_f10_s0_ldstalu_20_14_Slot_f10_s0_ldstalu_get (insn) == 33 &&
      Field_fld_f10_s0_ldstalu_7_4_Slot_f10_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBE_SANX16_IC;
  if (Field_fld_f10_s0_ldstalu_20_14_Slot_f10_s0_ldstalu_get (insn) == 34 &&
      Field_fld_f10_s0_ldstalu_11_4_Slot_f10_s0_ldstalu_get (insn) == 113)
    return OPCODE_BBE_LA_PP;
  if (Field_fld_f10_s0_ldstalu_20_14_Slot_f10_s0_ldstalu_get (insn) == 34 &&
      Field_fld_f10_s0_ldstalu_11_4_Slot_f10_s0_ldstalu_get (insn) == 112)
    return OPCODE_BBE_LAPOS_PC;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 6)
    return OPCODE_BBE_MOVIDXNX16T;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBE_BMAXNX16;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 8)
    return OPCODE_BBE_BMINNX16;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 9)
    return OPCODE_BBE_MOVNX16T;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 17 &&
      Field_fld_f10_s0_ldstalu_11_8_Slot_f10_s0_ldstalu_get (insn) == 4)
    return OPCODE_BBE_LTNX16;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 17 &&
      Field_fld_f10_s0_ldstalu_11_8_Slot_f10_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBE_LENX16;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 17 &&
      Field_fld_f10_s0_ldstalu_11_8_Slot_f10_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBE_EQNX16;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 17 &&
      Field_fld_f10_s0_ldstalu_11_8_Slot_f10_s0_ldstalu_get (insn) == 5)
    return OPCODE_BBE_NEQNX16;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 17 &&
      Field_fld_f10_s0_ldstalu_11_8_Slot_f10_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBE_LEUNX16;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 17 &&
      Field_fld_f10_s0_ldstalu_11_8_Slot_f10_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBE_EQNX16C;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 17 &&
      Field_fld_f10_s0_ldstalu_11_8_Slot_f10_s0_ldstalu_get (insn) == 6)
    return OPCODE_BBE_NEQNX16C;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 18 &&
      Field_fld_f10_s0_ldstalu_4_3_Slot_f10_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_RADDNX24T;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 18 &&
      Field_fld_f10_s0_ldstalu_4_3_Slot_f10_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_RADDSNX24T;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 18 &&
      Field_fld_f10_s0_ldstalu_4_3_Slot_f10_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_RMAXNX24T;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 18 &&
      Field_fld_f10_s0_ldstalu_4_3_Slot_f10_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_RMAXUNX24T;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 19 &&
      Field_fld_f10_s0_ldstalu_4_0_Slot_f10_s0_ldstalu_get (insn) == 16)
    return OPCODE_BBX_RADDNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 19 &&
      Field_fld_f10_s0_ldstalu_4_0_Slot_f10_s0_ldstalu_get (insn) == 17)
    return OPCODE_BBX_RADDSNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 19 &&
      Field_fld_f10_s0_ldstalu_4_0_Slot_f10_s0_ldstalu_get (insn) == 18)
    return OPCODE_BBX_RAVGNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 19 &&
      Field_fld_f10_s0_ldstalu_4_0_Slot_f10_s0_ldstalu_get (insn) == 19)
    return OPCODE_BBX_RMAXNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 19 &&
      Field_fld_f10_s0_ldstalu_4_0_Slot_f10_s0_ldstalu_get (insn) == 20)
    return OPCODE_BBX_RMAXUNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 19 &&
      Field_fld_f10_s0_ldstalu_4_0_Slot_f10_s0_ldstalu_get (insn) == 21)
    return OPCODE_BBX_RMINNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 19 &&
      Field_fld_f10_s0_ldstalu_4_3_Slot_f10_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_RMINNX24T;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 19 &&
      Field_fld_f10_s0_ldstalu_4_0_Slot_f10_s0_ldstalu_get (insn) == 22)
    return OPCODE_BBX_RMINUNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 19 &&
      Field_fld_f10_s0_ldstalu_4_3_Slot_f10_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_RMINUNX24T;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 24)
    return OPCODE_BBX_ADDNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 25)
    return OPCODE_BBX_ADDSNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 26)
    return OPCODE_BBX_MINNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 27)
    return OPCODE_BBX_MINUNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 28)
    return OPCODE_BBX_MAXNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 29)
    return OPCODE_BBX_MAXUNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 30)
    return OPCODE_BBX_SUBNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 31)
    return OPCODE_BBX_SUBSNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 40 &&
      Field_fld_f10_s0_ldstalu_9_5_Slot_f10_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_ABSNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 40 &&
      Field_fld_f10_s0_ldstalu_9_5_Slot_f10_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_NEGNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 40 &&
      Field_fld_f10_s0_ldstalu_9_5_Slot_f10_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_CONJNX24;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 40 &&
      Field_fld_f10_s0_ldstalu_9_5_Slot_f10_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_MIXNX24C;
  if (Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get (insn) == 40 &&
      Field_fld_f10_s0_ldstalu_9_5_Slot_f10_s0_ldstalu_get (insn) == 4)
    return OPCODE_BBX_POPCNX24;
  if (Field_fld_f10_s0_ldstalu_20_16_Slot_f10_s0_ldstalu_get (insn) == 0)
    return OPCODE_L16SI;
  if (Field_fld_f10_s0_ldstalu_20_16_Slot_f10_s0_ldstalu_get (insn) == 1)
    return OPCODE_L16UI;
  if (Field_fld_f10_s0_ldstalu_20_16_Slot_f10_s0_ldstalu_get (insn) == 2)
    return OPCODE_S16I;
  if (Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get (insn) == 5 &&
      Field_fld_f10_s0_ldstalu_9_8_Slot_f10_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_LOB0NX24_I;
  if (Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get (insn) == 5 &&
      Field_fld_f10_s0_ldstalu_9_8_Slot_f10_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_LOB0NX24_IP;
  if (Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get (insn) == 5 &&
      Field_fld_f10_s0_ldstalu_9_8_Slot_f10_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_LOB1NX24_I;
  if (Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get (insn) == 5 &&
      Field_fld_f10_s0_ldstalu_9_8_Slot_f10_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_LOB1NX24_IP;
  if (Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get (insn) == 8 &&
      Field_fld_f10_s0_ldstalu_9_8_Slot_f10_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_LTB0NX24_I;
  if (Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get (insn) == 8 &&
      Field_fld_f10_s0_ldstalu_9_8_Slot_f10_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_LTB0NX24_IP;
  if (Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get (insn) == 8 &&
      Field_fld_f10_s0_ldstalu_9_8_Slot_f10_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_LTB1NX24_I;
  if (Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get (insn) == 8 &&
      Field_fld_f10_s0_ldstalu_9_8_Slot_f10_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_LTB1NX24_IP;
  if (Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get (insn) == 9 &&
      Field_fld_f10_s0_ldstalu_14_12_Slot_f10_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_LOB0NX16_I;
  if (Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get (insn) == 9 &&
      Field_fld_f10_s0_ldstalu_14_12_Slot_f10_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_LOB0NX16_IP;
  if (Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get (insn) == 9 &&
      Field_fld_f10_s0_ldstalu_14_12_Slot_f10_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_LOB1NX16_I;
  if (Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get (insn) == 9 &&
      Field_fld_f10_s0_ldstalu_14_12_Slot_f10_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_LOB1NX16_IP;
  if (Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get (insn) == 9 &&
      Field_fld_f10_s0_ldstalu_14_12_Slot_f10_s0_ldstalu_get (insn) == 4)
    return OPCODE_BBX_LTB0NX16_I;
  if (Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get (insn) == 9 &&
      Field_fld_f10_s0_ldstalu_14_12_Slot_f10_s0_ldstalu_get (insn) == 5)
    return OPCODE_BBX_LTB0NX16_IP;
  if (Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get (insn) == 9 &&
      Field_fld_f10_s0_ldstalu_14_12_Slot_f10_s0_ldstalu_get (insn) == 6)
    return OPCODE_BBX_LTB1NX16_I;
  if (Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get (insn) == 9 &&
      Field_fld_f10_s0_ldstalu_14_12_Slot_f10_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBX_LTB1NX16_IP;
  return XTENSA_UNDEFINED;
}

static int
Slot_f11_s0_ldstalu_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f11_s0_ldstalu_22_0_Slot_f11_s0_ldstalu_get (insn) == 3015077)
    return OPCODE_NOP;
  if (Field_fld_f11_s0_ldstalu_22_10_Slot_f11_s0_ldstalu_get (insn) == 2944 &&
      Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_NSANX24;
  if (Field_fld_f11_s0_ldstalu_22_10_Slot_f11_s0_ldstalu_get (insn) == 2945 &&
      Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_NSANX24C;
  if (Field_fld_f11_s0_ldstalu_22_10_Slot_f11_s0_ldstalu_get (insn) == 2946 &&
      Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_NSAUNX24;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 628)
    return OPCODE_LSX;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 629)
    return OPCODE_BBE_LPNX16_X;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 630)
    return OPCODE_BBE_LPNX16_XP;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 631)
    return OPCODE_BBE_LSNX16_X;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 640)
    return OPCODE_BBE_LSNX16_XP;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 641)
    return OPCODE_BBE_LVNX16_X;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 642)
    return OPCODE_BBE_LVNX16_XP;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 643)
    return OPCODE_BBE_SPNX16_X;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 644)
    return OPCODE_BBE_SPNX16_XP;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 645)
    return OPCODE_BBE_SSNX16_X;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 646)
    return OPCODE_BBE_SSNX16_XP;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 647)
    return OPCODE_BBE_SVNX16_X;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 648)
    return OPCODE_BBE_SVNX16_XP;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 649)
    return OPCODE_LSXP;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 650)
    return OPCODE_SSXP;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 651)
    return OPCODE_ADD;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 652)
    return OPCODE_ADDX2;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 653)
    return OPCODE_ADDX4;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 654)
    return OPCODE_ADDX8;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 655)
    return OPCODE_AND;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 656)
    return OPCODE_L32I_N;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 657)
    return OPCODE_MAX;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 658)
    return OPCODE_MAXU;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 659)
    return OPCODE_MIN;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 660)
    return OPCODE_MINU;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 661)
    return OPCODE_MOVEQZ;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 662)
    return OPCODE_MOVGEZ;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 663)
    return OPCODE_MOVLTZ;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 664)
    return OPCODE_MOVNEZ;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 665)
    return OPCODE_MUL16S;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 666)
    return OPCODE_MUL16U;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 667)
    return OPCODE_MULL;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 668)
    return OPCODE_MULSH;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 669)
    return OPCODE_MULUH;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 670)
    return OPCODE_OR;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 671)
    return OPCODE_S32I_N;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 672)
    return OPCODE_SRC;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 673)
    return OPCODE_SUB;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 674)
    return OPCODE_SUBX2;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 675)
    return OPCODE_SUBX4;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 676)
    return OPCODE_SUBX8;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 677)
    return OPCODE_XOR;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 678)
    return OPCODE_CLAMPS;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 679)
    return OPCODE_SEXT;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 680)
    return OPCODE_BBE_LPNX16_IP;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 681)
    return OPCODE_BBE_LSNX16_IP;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 682)
    return OPCODE_BBE_LVNX16_IP;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 683)
    return OPCODE_BBE_LVNX16_I_N;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 684)
    return OPCODE_BBE_SPNX16_IP;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 685)
    return OPCODE_BBE_SSNX16_IP;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 686)
    return OPCODE_BBE_SVNX16_IP;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 687)
    return OPCODE_BBE_SVNX16_I_N;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 688)
    return OPCODE_SSX;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 689)
    return OPCODE_SRLI;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 690)
    return OPCODE_BBE_ADDNX16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 691)
    return OPCODE_BBE_ADDSNX16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 692)
    return OPCODE_BBE_ANDNX16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 693)
    return OPCODE_BBE_MAXNX16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 694)
    return OPCODE_BBE_MAXUNX16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 695)
    return OPCODE_BBE_MINNX16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 696)
    return OPCODE_BBE_MINUNX16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 697)
    return OPCODE_BBE_NANDNX16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 698)
    return OPCODE_BBE_ORNX16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 699)
    return OPCODE_BBE_SUBNX16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 700)
    return OPCODE_BBE_SUBSNX16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 701)
    return OPCODE_BBE_XORNX16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 702)
    return OPCODE_BBE_SELSNX16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 703 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 8)
    return OPCODE_ABS;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 703 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 9)
    return OPCODE_NEG;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 703 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 10)
    return OPCODE_SRA;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 703 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 11)
    return OPCODE_SRL;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 703 &&
      Field_fld_f11_s0_ldstalu_3_3_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBE_SELSNX16C;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 703 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 14)
    return OPCODE_BBE_CONJNX16C;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 703 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 15)
    return OPCODE_BBE_CONJSNX16C;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 703 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 12)
    return OPCODE_BBE_ABSNX16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 703 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 13)
    return OPCODE_BBE_ABSSNX16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 736 &&
      Field_fld_f11_s0_ldstalu_7_1_Slot_f11_s0_ldstalu_get (insn) == 81)
    return OPCODE_SSAI;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 736 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 8)
    return OPCODE_SLL;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 736 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 9)
    return OPCODE_BBE_MOVAV16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 737 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 8)
    return OPCODE_BBE_LVNX16_IC;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 737 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 9)
    return OPCODE_BBE_MOVAV16C;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 737 &&
      Field_fld_f11_s0_ldstalu_7_0_Slot_f11_s0_ldstalu_get (insn) == 162)
    return OPCODE_BBX_GETOPBR0;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 737 &&
      Field_fld_f11_s0_ldstalu_7_0_Slot_f11_s0_ldstalu_get (insn) == 163)
    return OPCODE_BBX_GETOPBR1;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 738 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 8)
    return OPCODE_BBE_SVNX16_IC;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 738 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 9)
    return OPCODE_BBE_MOVAVU16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 738 &&
      Field_fld_f11_s0_ldstalu_7_0_Slot_f11_s0_ldstalu_get (insn) == 162)
    return OPCODE_BBX_GETOPBW0;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 738 &&
      Field_fld_f11_s0_ldstalu_7_0_Slot_f11_s0_ldstalu_get (insn) == 163)
    return OPCODE_BBX_GETTBR0;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 739 &&
      Field_fld_f11_s0_ldstalu_7_0_Slot_f11_s0_ldstalu_get (insn) == 162)
    return OPCODE_BBX_GETTBR1;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 739 &&
      Field_fld_f11_s0_ldstalu_7_0_Slot_f11_s0_ldstalu_get (insn) == 163)
    return OPCODE_BBX_GETTBW0;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 739 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 9)
    return OPCODE_BBX_INITOPBR;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 739 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 8)
    return OPCODE_BBX_INITTBR;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 744 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 8)
    return OPCODE_BBE_MOVVV;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 744 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 11)
    return OPCODE_BBE_NOTNX16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 744 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 9)
    return OPCODE_BBE_NEGNX16;
  if (Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get (insn) == 744 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 10)
    return OPCODE_BBE_NEGSNX16;
  if (Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_get (insn) == 294)
    return OPCODE_BBX_SVNX24U_X;
  if (Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_get (insn) == 295)
    return OPCODE_BBX_SVNX24U_XP;
  if (Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_get (insn) == 298)
    return OPCODE_BBX_LVNX24_X;
  if (Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_get (insn) == 299)
    return OPCODE_BBX_LVNX24_XP;
  if (Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_get (insn) == 312)
    return OPCODE_SLLI;
  if (Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_get (insn) == 313)
    return OPCODE_SRAI;
  if (Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_get (insn) == 354)
    return OPCODE_BBX_SVNX24_X;
  if (Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_get (insn) == 355)
    return OPCODE_BBX_SLV128_I;
  if (Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_get (insn) == 358)
    return OPCODE_BBX_SVNX24_XP;
  if (Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_get (insn) == 359)
    return OPCODE_BBX_SVNX24U_I;
  if (Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_get (insn) == 362)
    return OPCODE_BBX_LVNX24_I;
  if (Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_get (insn) == 363)
    return OPCODE_BBX_SVNX24U_IP;
  if (Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_get (insn) == 366)
    return OPCODE_BBX_LVNX24_IP;
  if (Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_get (insn) == 367)
    return OPCODE_BBX_SVNX24_I;
  if (Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_get (insn) == 944)
    return OPCODE_BBX_SVNX24_IP;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 146)
    return OPCODE_BBE_LAVNX16_XP;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 148)
    return OPCODE_BBE_SAVNX16_XP;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 150)
    return OPCODE_BBE_LPNX16_I;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 151)
    return OPCODE_BBE_LSNX16_I;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 152)
    return OPCODE_BBE_LV4X16_I;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 153)
    return OPCODE_BBE_SPNX16_I;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 154)
    return OPCODE_BBE_SSNX16_I;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 155)
    return OPCODE_BBE_SV4X16_I;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 176 &&
      Field_fld_f11_s0_ldstalu_11_8_Slot_f11_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBE_LALIGN_IP;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 176 &&
      Field_fld_f11_s0_ldstalu_11_8_Slot_f11_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBE_SALIGN_IP;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 178 &&
      Field_fld_f11_s0_ldstalu_11_4_Slot_f11_s0_ldstalu_get (insn) == 49)
    return OPCODE_BBE_LA_PP;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 178 &&
      Field_fld_f11_s0_ldstalu_11_4_Slot_f11_s0_ldstalu_get (insn) == 50)
    return OPCODE_BBE_SAPOS_FP;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 178 &&
      Field_fld_f11_s0_ldstalu_11_4_Slot_f11_s0_ldstalu_get (insn) == 48)
    return OPCODE_BBE_LAPOS_PC;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 184 &&
      Field_fld_f11_s0_ldstalu_11_2_Slot_f11_s0_ldstalu_get (insn) == 41)
    return OPCODE_BBE_MALIGN;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 184 &&
      Field_fld_f11_s0_ldstalu_11_0_Slot_f11_s0_ldstalu_get (insn) == 420)
    return OPCODE_BBE_ZALIGN;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 184 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBE_SANX16_IP;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 184 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 5)
    return OPCODE_BBE_LANX16_IC;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 184 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 6)
    return OPCODE_BBE_SANX16_IC;
  if (Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get (insn) == 185 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 5)
    return OPCODE_BBE_LANX16_IP;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 44)
    return OPCODE_BBE_MOVIDXINX16T;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 45)
    return OPCODE_BBE_MOVIDXNX16F;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 46)
    return OPCODE_BBE_MOVIDXNX16T;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 47)
    return OPCODE_BBE_LVNX16F_X;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 48)
    return OPCODE_BBE_LVNX16F_XP;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 49)
    return OPCODE_BBE_LVNX16T_X;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 50)
    return OPCODE_BBE_LVNX16T_XP;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 51)
    return OPCODE_BBX_ADDNX24;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 52)
    return OPCODE_BBE_SVNX16F_X;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 53)
    return OPCODE_BBE_SVNX16F_XP;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 54)
    return OPCODE_BBE_SVNX16T_X;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 55)
    return OPCODE_BBE_SVNX16T_XP;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 56)
    return OPCODE_BBE_LVNX16F_IP;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 57)
    return OPCODE_BBE_LVNX16T_IP;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 58)
    return OPCODE_BBE_SVNX16F_IP;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 59)
    return OPCODE_BBE_SVNX16T_IP;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 60)
    return OPCODE_BBE_ADDNX16F;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 61)
    return OPCODE_BBE_ADDNX16T;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 62)
    return OPCODE_BBE_ADDSNX16F;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 63)
    return OPCODE_BBE_ADDSNX16T;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 64)
    return OPCODE_BBE_BMAXNX16;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 65)
    return OPCODE_BBE_BMINNX16;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 66)
    return OPCODE_BBE_MAXNX16F;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 67)
    return OPCODE_BBE_MAXNX16T;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 68)
    return OPCODE_BBE_MOVNX16T;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 69)
    return OPCODE_BBE_SUBNX16F;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 70)
    return OPCODE_BBE_SUBNX16T;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 71)
    return OPCODE_BBE_SUBSNX16F;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 72)
    return OPCODE_BBE_SUBSNX16T;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 79 &&
      Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBE_SBN_I;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 79 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 13)
    return OPCODE_BBE_SBN_IP;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 79 &&
      Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBE_SBN_2_I;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 79 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 12)
    return OPCODE_BBE_SBN_2_IP;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 79 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 14)
    return OPCODE_BBE_EQNX16;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 79 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 9)
    return OPCODE_BBE_LVNX16T_IC;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 79 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 11)
    return OPCODE_BBE_SVNX16T_IC;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 79 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 15)
    return OPCODE_BBE_EQNX16C;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 79 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 8)
    return OPCODE_BBE_LVNX16F_IC;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 79 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 10)
    return OPCODE_BBE_SVNX16F_IC;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 92 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBE_LTNX16;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 92 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBE_LENX16;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 92 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBE_NEQNX16;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 92 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBE_LEUNX16;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 92 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 4)
    return OPCODE_BBE_NEQNX16C;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 93 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 5)
    return OPCODE_BBE_NEGNX16T;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 93 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 4)
    return OPCODE_BBE_NEGNX16F;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 93 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBE_NEGSNX16T;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 93 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 6)
    return OPCODE_BBE_NEGSNX16F;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 93 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBE_CONJNX16CT;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 93 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBE_CONJNX16CF;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 93 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBE_CONJSNX16CT;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 93 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBE_CONJSNX16CF;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 96 &&
      Field_fld_f11_s0_ldstalu_11_9_Slot_f11_s0_ldstalu_get (insn) == 4 &&
      Field_fld_f11_s0_ldstalu_5_4_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_ABSNX24;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 96 &&
      Field_fld_f11_s0_ldstalu_11_9_Slot_f11_s0_ldstalu_get (insn) == 7 &&
      Field_fld_f11_s0_ldstalu_5_4_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_NEGNX24;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 96 &&
      Field_fld_f11_s0_ldstalu_11_9_Slot_f11_s0_ldstalu_get (insn) == 5 &&
      Field_fld_f11_s0_ldstalu_5_4_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_CONJNX24;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 96 &&
      Field_fld_f11_s0_ldstalu_11_9_Slot_f11_s0_ldstalu_get (insn) == 6 &&
      Field_fld_f11_s0_ldstalu_5_4_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_MIXNX24C;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 97 &&
      Field_fld_f11_s0_ldstalu_11_9_Slot_f11_s0_ldstalu_get (insn) == 4 &&
      Field_fld_f11_s0_ldstalu_5_4_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_POPCNX24;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 97 &&
      Field_fld_f11_s0_ldstalu_11_9_Slot_f11_s0_ldstalu_get (insn) == 5 &&
      Field_fld_f11_s0_ldstalu_5_4_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_NOTNX24;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 104)
    return OPCODE_BBX_MINUNX24;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 105)
    return OPCODE_BBX_SUBNX24;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 106)
    return OPCODE_BBX_SUBSNX24;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 107)
    return OPCODE_BBX_LLU0NX24_I;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 108)
    return OPCODE_BBX_LLU0NX24_IP;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 109)
    return OPCODE_BBX_LLU1NX24_I;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 110)
    return OPCODE_BBX_LLU1NX24_IP;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 111)
    return OPCODE_BBX_ANDNX24;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 232)
    return OPCODE_BBX_ORNX24;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 233)
    return OPCODE_BBX_XORNX24;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 234 &&
      Field_fld_f11_s0_ldstalu_12_12_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_LLU0NX16_I;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 234 &&
      Field_fld_f11_s0_ldstalu_12_12_Slot_f11_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_LLU0NX16_IP;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 235 &&
      Field_fld_f11_s0_ldstalu_12_12_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_LLU1NX16_I;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 235 &&
      Field_fld_f11_s0_ldstalu_12_12_Slot_f11_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_LLU1NX16_IP;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 244)
    return OPCODE_BBX_ADDSNX24;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 245)
    return OPCODE_BBX_MAXNX24;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 246)
    return OPCODE_BBX_MAXUNX24;
  if (Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get (insn) == 247)
    return OPCODE_BBX_MINNX24;
  if (Field_fld_f11_s0_ldstalu_22_16_Slot_f11_s0_ldstalu_get (insn) == 14)
    return OPCODE_ADDMI;
  if (Field_fld_f11_s0_ldstalu_22_16_Slot_f11_s0_ldstalu_get (insn) == 15)
    return OPCODE_L16SI;
  if (Field_fld_f11_s0_ldstalu_22_16_Slot_f11_s0_ldstalu_get (insn) == 16)
    return OPCODE_L16UI;
  if (Field_fld_f11_s0_ldstalu_22_16_Slot_f11_s0_ldstalu_get (insn) == 17)
    return OPCODE_L8UI;
  if (Field_fld_f11_s0_ldstalu_22_16_Slot_f11_s0_ldstalu_get (insn) == 18)
    return OPCODE_S16I;
  if (Field_fld_f11_s0_ldstalu_22_16_Slot_f11_s0_ldstalu_get (insn) == 19)
    return OPCODE_S8I;
  if (Field_fld_f11_s0_ldstalu_22_16_Slot_f11_s0_ldstalu_get (insn) == 20)
    return OPCODE_LSI;
  if (Field_fld_f11_s0_ldstalu_22_16_Slot_f11_s0_ldstalu_get (insn) == 21)
    return OPCODE_MOVI;
  if (Field_fld_f11_s0_ldstalu_22_16_Slot_f11_s0_ldstalu_get (insn) == 47)
    return OPCODE_LSIP;
  if (Field_fld_f11_s0_ldstalu_22_16_Slot_f11_s0_ldstalu_get (insn) == 120)
    return OPCODE_SSI;
  if (Field_fld_f11_s0_ldstalu_22_16_Slot_f11_s0_ldstalu_get (insn) == 121)
    return OPCODE_SSIP;
  if (Field_fld_f11_s0_ldstalu_22_17_Slot_f11_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBE_LVNX16F_I;
  if (Field_fld_f11_s0_ldstalu_22_17_Slot_f11_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBE_LVNX16T_I;
  if (Field_fld_f11_s0_ldstalu_22_17_Slot_f11_s0_ldstalu_get (insn) == 4)
    return OPCODE_BBE_SVNX16F_I;
  if (Field_fld_f11_s0_ldstalu_22_17_Slot_f11_s0_ldstalu_get (insn) == 5)
    return OPCODE_BBE_SVNX16T_I;
  if (Field_fld_f11_s0_ldstalu_22_17_Slot_f11_s0_ldstalu_get (insn) == 6)
    return OPCODE_EXTUI;
  if (Field_fld_f11_s0_ldstalu_22_17_Slot_f11_s0_ldstalu_get (insn) == 22 &&
      Field_fld_f11_s0_ldstalu_14_14_Slot_f11_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f11_s0_ldstalu_11_8_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBE_LALIGN_I;
  if (Field_fld_f11_s0_ldstalu_22_17_Slot_f11_s0_ldstalu_get (insn) == 22 &&
      Field_fld_f11_s0_ldstalu_14_14_Slot_f11_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f11_s0_ldstalu_11_8_Slot_f11_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBE_SALIGN_I;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_J;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 12 &&
      Field_fld_f11_s0_ldstalu_11_9_Slot_f11_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f11_s0_ldstalu_5_4_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_ABSNX24T;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 12 &&
      Field_fld_f11_s0_ldstalu_11_9_Slot_f11_s0_ldstalu_get (insn) == 2 &&
      Field_fld_f11_s0_ldstalu_5_4_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_NEGNX24T;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 12 &&
      Field_fld_f11_s0_ldstalu_11_9_Slot_f11_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f11_s0_ldstalu_5_4_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_CONJNX24T;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 12 &&
      Field_fld_f11_s0_ldstalu_14_9_Slot_f11_s0_ldstalu_get (insn) == 19 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 12)
    return OPCODE_BBX_LTNX24C;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 12 &&
      Field_fld_f11_s0_ldstalu_11_9_Slot_f11_s0_ldstalu_get (insn) == 3 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 8)
    return OPCODE_BBX_LTNX24CT;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 12 &&
      Field_fld_f11_s0_ldstalu_14_9_Slot_f11_s0_ldstalu_get (insn) == 11 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 12)
    return OPCODE_BBX_LTENX24C;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 12 &&
      Field_fld_f11_s0_ldstalu_11_9_Slot_f11_s0_ldstalu_get (insn) == 3 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 4)
    return OPCODE_BBX_LTENX24CT;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 12 &&
      Field_fld_f11_s0_ldstalu_14_9_Slot_f11_s0_ldstalu_get (insn) == 3 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 12)
    return OPCODE_BBX_EQNX24C;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 12 &&
      Field_fld_f11_s0_ldstalu_11_9_Slot_f11_s0_ldstalu_get (insn) == 3 &&
      Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_EQNX24CT;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 14 &&
      Field_fld_f11_s0_ldstalu_14_12_Slot_f11_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_LTNX24;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 14 &&
      Field_fld_f11_s0_ldstalu_14_12_Slot_f11_s0_ldstalu_get (insn) == 2 &&
      Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_LTUNX24;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 14 &&
      Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_LTUNX24T;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 14 &&
      Field_fld_f11_s0_ldstalu_14_12_Slot_f11_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_LTENX24;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 14 &&
      Field_fld_f11_s0_ldstalu_14_12_Slot_f11_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_LTEUNX24;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 14 &&
      Field_fld_f11_s0_ldstalu_14_12_Slot_f11_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_EQNX24;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 14 &&
      Field_fld_f11_s0_ldstalu_14_12_Slot_f11_s0_ldstalu_get (insn) == 2 &&
      Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_NEQNX24;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 14 &&
      Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_NEQNX24T;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 16)
    return OPCODE_BBX_MINUNX24T;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 17)
    return OPCODE_BBX_SLU0NX24_IP;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 18)
    return OPCODE_BBX_MAXNX24T;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 19)
    return OPCODE_BBX_SUBSNX24T;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 20)
    return OPCODE_BBX_MINNX24T;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 21)
    return OPCODE_BBX_MAXUNX24T;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 22)
    return OPCODE_BBX_SLU0NX24_I;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 23 &&
      Field_fld_f11_s0_ldstalu_12_12_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_SLU0NX16_I;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 23 &&
      Field_fld_f11_s0_ldstalu_12_12_Slot_f11_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_SLU0NX16_IP;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 24)
    return OPCODE_BBX_SUBNX24T;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 25)
    return OPCODE_BBX_ADDSNX24T;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 26)
    return OPCODE_BBX_ADDNX24T;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 27 &&
      Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_LTNX24T;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 27 &&
      Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_LTENX24T;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 27 &&
      Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_LTEUNX24T;
  if (Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get (insn) == 27 &&
      Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_EQNX24T;
  if (Field_fld_f11_s0_ldstalu_22_4_Slot_f11_s0_ldstalu_get (insn) == 182323)
    return OPCODE_SSA8L;
  if (Field_fld_f11_s0_ldstalu_22_4_Slot_f11_s0_ldstalu_get (insn) == 182579)
    return OPCODE_SSL;
  if (Field_fld_f11_s0_ldstalu_22_4_Slot_f11_s0_ldstalu_get (insn) == 182835)
    return OPCODE_SSR;
  if (Field_fld_f11_s0_ldstalu_22_8_Slot_f11_s0_ldstalu_get (insn) == 11270)
    return OPCODE_BBX_SCRLU;
  if (Field_fld_f11_s0_ldstalu_22_8_Slot_f11_s0_ldstalu_get (insn) == 11286)
    return OPCODE_BBX_STS0;
  if (Field_fld_f11_s0_ldstalu_22_8_Slot_f11_s0_ldstalu_get (insn) == 11394)
    return OPCODE_NSA;
  if (Field_fld_f11_s0_ldstalu_22_8_Slot_f11_s0_ldstalu_get (insn) == 11398)
    return OPCODE_BBX_LCRLU;
  if (Field_fld_f11_s0_ldstalu_22_8_Slot_f11_s0_ldstalu_get (insn) == 11410)
    return OPCODE_NSAU;
  if (Field_fld_f11_s0_ldstalu_22_8_Slot_f11_s0_ldstalu_get (insn) == 11414)
    return OPCODE_BBX_LDS0;
  if (Field_fld_f11_s0_ldstalu_22_8_Slot_f11_s0_ldstalu_get (insn) == 11426 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_WUR_CBEGIN;
  if (Field_fld_f11_s0_ldstalu_22_8_Slot_f11_s0_ldstalu_get (insn) == 11442 &&
      Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get (insn) == 0)
    return OPCODE_WUR_CEND;
  return XTENSA_UNDEFINED;
}

static int
Slot_f9_s0_ldstalu_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f9_s0_ldstalu_18_0_Slot_f9_s0_ldstalu_get (insn) == 229968)
    return OPCODE_NOP;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 40)
    return OPCODE_ADD;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 41)
    return OPCODE_BBE_LVNX16_IP;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 42)
    return OPCODE_BBE_LVNX16_I_N;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 43)
    return OPCODE_BBE_LVNX16_X;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 44)
    return OPCODE_BBE_LVNX16_XP;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 45)
    return OPCODE_BBE_SVNX16_IP;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 46)
    return OPCODE_BBE_SVNX16_I_N;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 47)
    return OPCODE_BBE_SVNX16_X;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 48)
    return OPCODE_BBE_SVNX16_XP;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 49)
    return OPCODE_L32I_N;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 50)
    return OPCODE_S32I_N;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 51)
    return OPCODE_SUB;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 52)
    return OPCODE_BBE_ADDNX16;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 53)
    return OPCODE_BBE_ADDSNX16;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 54)
    return OPCODE_BBE_SUBNX16;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 55)
    return OPCODE_BBE_SUBSNX16;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 56 &&
      Field_fld_f9_s0_ldstalu_7_4_Slot_f9_s0_ldstalu_get (insn) == 4)
    return OPCODE_BBE_LVNX16_IC;
  if (Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get (insn) == 57 &&
      Field_fld_f9_s0_ldstalu_7_4_Slot_f9_s0_ldstalu_get (insn) == 4)
    return OPCODE_BBE_SVNX16_IC;
  if (Field_fld_f9_s0_ldstalu_18_14_Slot_f9_s0_ldstalu_get (insn) == 8)
    return OPCODE_BBE_LAVNX16_XP;
  if (Field_fld_f9_s0_ldstalu_18_14_Slot_f9_s0_ldstalu_get (insn) == 9)
    return OPCODE_BBE_SAVNX16_XP;
  if (Field_fld_f9_s0_ldstalu_18_14_Slot_f9_s0_ldstalu_get (insn) == 14 &&
      Field_fld_f9_s0_ldstalu_11_4_Slot_f9_s0_ldstalu_get (insn) == 21)
    return OPCODE_BBE_LA_PP;
  if (Field_fld_f9_s0_ldstalu_18_14_Slot_f9_s0_ldstalu_get (insn) == 14 &&
      Field_fld_f9_s0_ldstalu_7_4_Slot_f9_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBE_LANX16_IP;
  if (Field_fld_f9_s0_ldstalu_18_14_Slot_f9_s0_ldstalu_get (insn) == 14 &&
      Field_fld_f9_s0_ldstalu_7_4_Slot_f9_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBE_SANX16_IP;
  if (Field_fld_f9_s0_ldstalu_18_14_Slot_f9_s0_ldstalu_get (insn) == 14 &&
      Field_fld_f9_s0_ldstalu_11_4_Slot_f9_s0_ldstalu_get (insn) == 5)
    return OPCODE_BBE_LAPOS_PC;
  if (Field_fld_f9_s0_ldstalu_18_14_Slot_f9_s0_ldstalu_get (insn) == 14 &&
      Field_fld_f9_s0_ldstalu_7_4_Slot_f9_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBE_LANX16_IC;
  if (Field_fld_f9_s0_ldstalu_18_14_Slot_f9_s0_ldstalu_get (insn) == 14 &&
      Field_fld_f9_s0_ldstalu_7_4_Slot_f9_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBE_SANX16_IC;
  if (Field_fld_f9_s0_ldstalu_18_15_Slot_f9_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBE_MOVIDXNX16T;
  if (Field_fld_f9_s0_ldstalu_18_15_Slot_f9_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBE_BMAXNX16;
  if (Field_fld_f9_s0_ldstalu_18_15_Slot_f9_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBE_BMINNX16;
  if (Field_fld_f9_s0_ldstalu_18_15_Slot_f9_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBE_MOVNX16T;
  return XTENSA_UNDEFINED;
}

static int
Slot_f0_s0_ldstalu_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f0_s0_ldstalu_28_10_Slot_f0_s0_ldstalu_get (insn) == 264996 &&
      Field_fld_f0_s0_ldstalu_4_4_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_MOVHL2N;
  if (Field_fld_f0_s0_ldstalu_28_10_Slot_f0_s0_ldstalu_get (insn) == 264996 &&
      Field_fld_f0_s0_ldstalu_4_4_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_MOVL2A;
  if (Field_fld_f0_s0_ldstalu_28_10_Slot_f0_s0_ldstalu_get (insn) == 264997 &&
      Field_fld_f0_s0_ldstalu_4_4_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_MOVSL2N;
  if (Field_fld_f0_s0_ldstalu_28_10_Slot_f0_s0_ldstalu_get (insn) == 264997 &&
      Field_fld_f0_s0_ldstalu_4_4_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_MOVLL2N;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66229)
    return OPCODE_BBE_LPNX16_X;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66230)
    return OPCODE_BBE_LPNX16_XP;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66231)
    return OPCODE_BBE_LSNX16_X;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66240)
    return OPCODE_BBE_LSNX16_XP;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66241)
    return OPCODE_BBE_LVNX16_X;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66242)
    return OPCODE_BBE_LVNX16_XP;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66243)
    return OPCODE_BBE_SPNX16_X;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66244)
    return OPCODE_BBE_SPNX16_XP;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66245)
    return OPCODE_BBE_SSNX16_X;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66246)
    return OPCODE_BBE_SSNX16_XP;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66247)
    return OPCODE_BBE_SVNX16_X;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66248)
    return OPCODE_BBE_SVNX16_XP;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66251)
    return OPCODE_ADD;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66252)
    return OPCODE_ADDX2;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66253)
    return OPCODE_ADDX4;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66254)
    return OPCODE_ADDX8;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66255)
    return OPCODE_AND;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66256)
    return OPCODE_MAX;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66257)
    return OPCODE_MAXU;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66258)
    return OPCODE_MIN;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66259)
    return OPCODE_MINU;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66260)
    return OPCODE_MOVEQZ;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66261)
    return OPCODE_MOVGEZ;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66262)
    return OPCODE_MOVLTZ;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66263)
    return OPCODE_MOVNEZ;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66264)
    return OPCODE_MUL16S;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66265)
    return OPCODE_MUL16U;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66266)
    return OPCODE_MULL;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66267)
    return OPCODE_MULSH;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66268)
    return OPCODE_MULUH;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66269)
    return OPCODE_OR;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66270)
    return OPCODE_SRC;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66271)
    return OPCODE_SUB;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66272)
    return OPCODE_SUBX2;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66273)
    return OPCODE_SUBX4;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66274)
    return OPCODE_SUBX8;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66275)
    return OPCODE_XOR;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66276)
    return OPCODE_CLAMPS;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66277)
    return OPCODE_SEXT;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66278)
    return OPCODE_BBE_LPNX16_IP;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66279)
    return OPCODE_BBE_LSNX16_IP;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66280)
    return OPCODE_BBE_LVNX16_IP;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66281)
    return OPCODE_BBE_SPNX16_IP;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66282)
    return OPCODE_BBE_SSNX16_IP;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66283)
    return OPCODE_BBE_SVNX16_IP;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66285)
    return OPCODE_SRLI;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66286)
    return OPCODE_BBE_ADDNX16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66287)
    return OPCODE_BBE_ADDSNX16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66288)
    return OPCODE_BBE_ANDNX16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66289)
    return OPCODE_BBE_MAXNX16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66290)
    return OPCODE_BBE_MAXUNX16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66291)
    return OPCODE_BBE_MINNX16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66292)
    return OPCODE_BBE_MINUNX16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66293)
    return OPCODE_BBE_NANDNX16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66294)
    return OPCODE_BBE_ORNX16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66295)
    return OPCODE_BBE_SUBNX16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66296)
    return OPCODE_BBE_SUBSNX16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66297)
    return OPCODE_BBE_XORNX16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66298)
    return OPCODE_BBE_REPNX16_S0;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66299)
    return OPCODE_BBE_SELSNX16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66300 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 2)
    return OPCODE_SLL;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66300 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBE_MOVAV16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66301 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBE_LVNX16_IC;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66301 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBE_MOVAV16C;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66302 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBE_SVNX16_IC;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66302 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBE_MOVAVU16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66344 &&
      Field_fld_f0_s0_ldstalu_3_3_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBE_REPNX16C_S0;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66345 &&
      Field_fld_f0_s0_ldstalu_3_3_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBE_SELSNX16C;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66346 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 8)
    return OPCODE_ABS;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66346 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 9)
    return OPCODE_NEG;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66346 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 10)
    return OPCODE_SRA;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66346 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 11)
    return OPCODE_SRL;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66346 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 14)
    return OPCODE_BBE_CONJNX16C;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66346 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 15)
    return OPCODE_BBE_CONJSNX16C;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66346 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 12)
    return OPCODE_BBE_ABSNX16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66346 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 13)
    return OPCODE_BBE_ABSSNX16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66347 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 8)
    return OPCODE_BBE_MOVVV;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66347 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 11)
    return OPCODE_BBE_NOTNX16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66347 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 9)
    return OPCODE_BBE_NEGNX16;
  if (Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get (insn) == 66347 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 10)
    return OPCODE_BBE_NEGSNX16;
  if (Field_fld_f0_s0_ldstalu_28_13_Slot_f0_s0_ldstalu_get (insn) == 33094)
    return OPCODE_BBX_SVNX24U_X;
  if (Field_fld_f0_s0_ldstalu_28_13_Slot_f0_s0_ldstalu_get (insn) == 33095)
    return OPCODE_BBX_SVNX24U_XP;
  if (Field_fld_f0_s0_ldstalu_28_13_Slot_f0_s0_ldstalu_get (insn) == 33098)
    return OPCODE_BBX_SVNX24_X;
  if (Field_fld_f0_s0_ldstalu_28_13_Slot_f0_s0_ldstalu_get (insn) == 33099)
    return OPCODE_BBX_SVNX24_XP;
  if (Field_fld_f0_s0_ldstalu_28_13_Slot_f0_s0_ldstalu_get (insn) == 33112)
    return OPCODE_SLLI;
  if (Field_fld_f0_s0_ldstalu_28_13_Slot_f0_s0_ldstalu_get (insn) == 33113)
    return OPCODE_SRAI;
  if (Field_fld_f0_s0_ldstalu_28_13_Slot_f0_s0_ldstalu_get (insn) == 33154)
    return OPCODE_BBX_SVNX24_IP;
  if (Field_fld_f0_s0_ldstalu_28_13_Slot_f0_s0_ldstalu_get (insn) == 41308)
    return OPCODE_BBX_SLV128_I;
  if (Field_fld_f0_s0_ldstalu_28_13_Slot_f0_s0_ldstalu_get (insn) == 41309)
    return OPCODE_BBX_SVNX24U_I;
  if (Field_fld_f0_s0_ldstalu_28_13_Slot_f0_s0_ldstalu_get (insn) == 41310)
    return OPCODE_BBX_SVNX24U_IP;
  if (Field_fld_f0_s0_ldstalu_28_13_Slot_f0_s0_ldstalu_get (insn) == 41311)
    return OPCODE_BBX_SVNX24_I;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16546)
    return OPCODE_BBE_LAVNX16_XP;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16548)
    return OPCODE_BBE_SAVNX16_XP;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16550)
    return OPCODE_BBE_LPNX16_I;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16551)
    return OPCODE_BBE_LSNX16_I;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16552)
    return OPCODE_BBE_LV4X16_I;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16553)
    return OPCODE_BBE_SPNX16_I;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16554)
    return OPCODE_BBE_SSNX16_I;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16555)
    return OPCODE_BBE_SV4X16_I;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16576 &&
      Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBE_LALIGN_IP;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16576 &&
      Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBE_SALIGN_IP;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16578 &&
      Field_fld_f0_s0_ldstalu_11_4_Slot_f0_s0_ldstalu_get (insn) == 49)
    return OPCODE_BBE_LA_PP;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16578 &&
      Field_fld_f0_s0_ldstalu_11_4_Slot_f0_s0_ldstalu_get (insn) == 50)
    return OPCODE_BBE_SAPOS_FP;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16578 &&
      Field_fld_f0_s0_ldstalu_11_2_Slot_f0_s0_ldstalu_get (insn) == 208)
    return OPCODE_BBE_MALIGN;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16578 &&
      Field_fld_f0_s0_ldstalu_11_0_Slot_f0_s0_ldstalu_get (insn) == 836)
    return OPCODE_BBE_ZALIGN;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16578 &&
      Field_fld_f0_s0_ldstalu_11_4_Slot_f0_s0_ldstalu_get (insn) == 48)
    return OPCODE_BBE_LAPOS_PC;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16584 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBE_LANX16_IP;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16584 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 6)
    return OPCODE_BBE_LANX16_IC;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16585 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBE_SANX16_IP;
  if (Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get (insn) == 16585 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 6)
    return OPCODE_BBE_SANX16_IC;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8244)
    return OPCODE_BBE_MOVIDXINX16T;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8245)
    return OPCODE_BBE_MOVIDXNX16F;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8246)
    return OPCODE_BBE_MOVIDXNX16T;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8247)
    return OPCODE_BBE_LVNX16F_X;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8248)
    return OPCODE_BBE_LVNX16F_XP;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8249)
    return OPCODE_BBE_LVNX16T_X;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8250)
    return OPCODE_BBE_LVNX16T_XP;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8251)
    return OPCODE_BBX_ADDNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8252)
    return OPCODE_BBE_SVNX16F_X;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8253)
    return OPCODE_BBE_SVNX16F_XP;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8254)
    return OPCODE_BBE_SVNX16T_X;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8255)
    return OPCODE_BBE_SVNX16T_XP;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8256)
    return OPCODE_BBE_LVNX16F_IP;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8257)
    return OPCODE_BBE_LVNX16T_IP;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8258)
    return OPCODE_BBE_SVNX16F_IP;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8259)
    return OPCODE_BBE_SVNX16T_IP;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8260)
    return OPCODE_BBE_ADDNX16F;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8261)
    return OPCODE_BBE_ADDNX16T;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8262)
    return OPCODE_BBE_ADDSNX16F;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8263)
    return OPCODE_BBE_ADDSNX16T;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8264)
    return OPCODE_BBE_BMAXNX16;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8265)
    return OPCODE_BBE_BMINNX16;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8266)
    return OPCODE_BBE_MAXNX16F;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8267)
    return OPCODE_BBE_MAXNX16T;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8268)
    return OPCODE_BBE_MOVNX16T;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8269)
    return OPCODE_BBE_SUBNX16F;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8270)
    return OPCODE_BBE_SUBNX16T;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8271)
    return OPCODE_BBE_SUBSNX16F;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8272)
    return OPCODE_BBE_SUBSNX16T;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8279 &&
      Field_fld_f0_s0_ldstalu_7_6_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBE_SBN_I;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8279 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 13)
    return OPCODE_BBE_SBN_IP;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8279 &&
      Field_fld_f0_s0_ldstalu_7_6_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBE_SBN_2_I;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8279 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 12)
    return OPCODE_BBE_SBN_2_IP;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8279 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 14)
    return OPCODE_BBE_EQNX16;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8279 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 9)
    return OPCODE_BBE_LVNX16T_IC;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8279 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 11)
    return OPCODE_BBE_SVNX16T_IC;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8279 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 15)
    return OPCODE_BBE_EQNX16C;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8279 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 8)
    return OPCODE_BBE_LVNX16F_IC;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8279 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 10)
    return OPCODE_BBE_SVNX16F_IC;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8292 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBE_LTNX16;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8292 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBE_LENX16;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8292 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 4)
    return OPCODE_BBE_NEQNX16;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8292 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBE_LTUNX16;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8292 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBE_LEUNX16;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8292 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 5)
    return OPCODE_BBE_NEQNX16C;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8293 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 5)
    return OPCODE_BBE_NEGNX16T;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8293 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 4)
    return OPCODE_BBE_NEGNX16F;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8293 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBE_NEGSNX16T;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8293 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 6)
    return OPCODE_BBE_NEGSNX16F;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8293 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBE_CONJNX16CT;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8293 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBE_CONJNX16CF;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8293 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBE_CONJSNX16CT;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 8293 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBE_CONJSNX16CF;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 10320)
    return OPCODE_BBX_ADDSNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 10321)
    return OPCODE_BBX_MAXNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 10322)
    return OPCODE_BBX_MAXUNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 10323)
    return OPCODE_BBX_MINNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 10324)
    return OPCODE_BBX_MINUNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 10325)
    return OPCODE_BBX_SUBNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 10326)
    return OPCODE_BBX_SUBSNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 10328 &&
      Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBX_MOVL2L;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 10329 &&
      Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBX_RADDNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 10330 &&
      Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBX_RADDSNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 10331 &&
      Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBX_RAVGNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 10332 &&
      Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBX_RMAXNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 10333 &&
      Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBX_RMAXUNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 10334 &&
      Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBX_RMINNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 10335 &&
      Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBX_RMINUNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 11296 &&
      Field_fld_f0_s0_ldstalu_9_8_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_LVNX24_X;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 11297 &&
      Field_fld_f0_s0_ldstalu_9_8_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_LVNX24_XP;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 11298 &&
      Field_fld_f0_s0_ldstalu_9_8_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_LVNX24_I;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 11299 &&
      Field_fld_f0_s0_ldstalu_9_8_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_LVNX24_IP;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 11304 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 15)
    return OPCODE_BBX_ABSNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 11305 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 15)
    return OPCODE_BBX_CONJNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 11306 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 13)
    return OPCODE_BBX_NEGNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 11306 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 12)
    return OPCODE_BBX_MIXNX24C;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 11306 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 14)
    return OPCODE_BBX_POPCNX24;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 11306 &&
      Field_fld_f0_s0_ldstalu_9_4_Slot_f0_s0_ldstalu_get (insn) == 30)
    return OPCODE_BBX_MOVA2L;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 11312 &&
      Field_fld_f0_s0_ldstalu_9_8_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 4)
    return OPCODE_BBX_MOVN2L;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 11312 &&
      Field_fld_f0_s0_ldstalu_9_8_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 5)
    return OPCODE_BBX_MOVUN2L;
  if (Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get (insn) == 11312 &&
      Field_fld_f0_s0_ldstalu_9_8_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (insn) == 6)
    return OPCODE_BBX_MOVI2L;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4110)
    return OPCODE_ADDMI;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4111)
    return OPCODE_L16SI;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4112)
    return OPCODE_L16UI;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4113)
    return OPCODE_L32I;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4114)
    return OPCODE_L8UI;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4115)
    return OPCODE_S16I;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4116)
    return OPCODE_S32I;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4117)
    return OPCODE_S8I;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4118)
    return OPCODE_BBE_LVNX16_I;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4119)
    return OPCODE_BBE_SVNX16_I;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4120)
    return OPCODE_BBX_EQNX24T;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4121)
    return OPCODE_MOVI;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4145 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBX_LTNX24;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4145 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 5)
    return OPCODE_BBX_LTENX24;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4145 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 6)
    return OPCODE_BBX_LTEUNX24;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4145 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 4)
    return OPCODE_BBX_EQNX24;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4147)
    return OPCODE_BBX_LTENX24T;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4640 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_LTUNX24;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4640 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_NEQNX24;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4641 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 2 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_LTNX24C;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4641 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 2 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_LTENX24C;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 4641 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 2 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_EQNX24C;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 5156)
    return OPCODE_BBX_LTEUNX24T;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 5157)
    return OPCODE_BBX_LTNX24T;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 5158)
    return OPCODE_BBX_LTUNX24T;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 5159)
    return OPCODE_BBX_NEQNX24T;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 5652 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 14)
    return OPCODE_BBX_LTNX24CT;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 5652 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 13)
    return OPCODE_BBX_LTENX24CT;
  if (Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get (insn) == 5652 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 12)
    return OPCODE_BBX_EQNX24CT;
  if (Field_fld_f0_s0_ldstalu_28_17_Slot_f0_s0_ldstalu_get (insn) == 2050)
    return OPCODE_BBE_LVNX16F_I;
  if (Field_fld_f0_s0_ldstalu_28_17_Slot_f0_s0_ldstalu_get (insn) == 2051)
    return OPCODE_BBE_LVNX16T_I;
  if (Field_fld_f0_s0_ldstalu_28_17_Slot_f0_s0_ldstalu_get (insn) == 2052)
    return OPCODE_BBE_SVNX16F_I;
  if (Field_fld_f0_s0_ldstalu_28_17_Slot_f0_s0_ldstalu_get (insn) == 2053)
    return OPCODE_BBE_SVNX16T_I;
  if (Field_fld_f0_s0_ldstalu_28_17_Slot_f0_s0_ldstalu_get (insn) == 2054)
    return OPCODE_EXTUI;
  if (Field_fld_f0_s0_ldstalu_28_17_Slot_f0_s0_ldstalu_get (insn) == 2072 &&
      Field_fld_f0_s0_ldstalu_14_14_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBE_LALIGN_I;
  if (Field_fld_f0_s0_ldstalu_28_17_Slot_f0_s0_ldstalu_get (insn) == 2072 &&
      Field_fld_f0_s0_ldstalu_14_14_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBE_SALIGN_I;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1024)
    return OPCODE_J;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1037)
    return OPCODE_BBX_ADDSNX24T;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1038)
    return OPCODE_BBX_ADDNX24T;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1039)
    return OPCODE_BBX_MAXNX24T;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1161 &&
      Field_fld_f0_s0_ldstalu_14_10_Slot_f0_s0_ldstalu_get (insn) == 10 &&
      Field_fld_f0_s0_ldstalu_4_4_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_MOVSL2NT;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1161 &&
      Field_fld_f0_s0_ldstalu_14_10_Slot_f0_s0_ldstalu_get (insn) == 8 &&
      Field_fld_f0_s0_ldstalu_4_4_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_MOVHL2NT;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1161 &&
      Field_fld_f0_s0_ldstalu_14_10_Slot_f0_s0_ldstalu_get (insn) == 9 &&
      Field_fld_f0_s0_ldstalu_4_4_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_MOVLL2NT;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1284)
    return OPCODE_BBX_MAXUNX24T;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1285)
    return OPCODE_BBX_MINNX24T;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1286)
    return OPCODE_BBX_MINUNX24T;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1287)
    return OPCODE_BBX_SUBNX24T;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1288)
    return OPCODE_BBX_SUBSNX24T;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1291 &&
      Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_RADDNX24T;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1291 &&
      Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_RADDSNX24T;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1291 &&
      Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_RMAXNX24T;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1291 &&
      Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (insn) == 4)
    return OPCODE_BBX_RMAXUNX24T;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1291 &&
      Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (insn) == 5)
    return OPCODE_BBX_RMINNX24T;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1291 &&
      Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (insn) == 6)
    return OPCODE_BBX_RMINUNX24T;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1291 &&
      Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_MOVL2LT;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1413 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 8)
    return OPCODE_BBX_ABSNX24T;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1413 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 10)
    return OPCODE_BBX_NEGNX24T;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1413 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 9)
    return OPCODE_BBX_CONJNX24T;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1413 &&
      Field_fld_f0_s0_ldstalu_9_4_Slot_f0_s0_ldstalu_get (insn) == 22)
    return OPCODE_BBX_MOVA2LT;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1414 &&
      Field_fld_f0_s0_ldstalu_9_8_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_MOVN2LT;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1414 &&
      Field_fld_f0_s0_ldstalu_9_8_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_MOVUN2LT;
  if (Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get (insn) == 1414 &&
      Field_fld_f0_s0_ldstalu_9_8_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_MOVI2LT;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 289 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 4)
    return OPCODE_BBX_SLU0NX16_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 289 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 5)
    return OPCODE_BBX_SLU0NX16_IP;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 289 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 6)
    return OPCODE_BBX_LOB0NX24_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 289 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBX_LOB0NX24_IP;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 289 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 14)
    return OPCODE_BBX_LOB1NX24_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 289 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 15)
    return OPCODE_BBX_LOB1NX24_IP;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 289 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 22)
    return OPCODE_BBX_LTB0NX24_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 289 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 23)
    return OPCODE_BBX_LTB0NX24_IP;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 289 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 30)
    return OPCODE_BBX_LTB1NX24_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 289 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 31)
    return OPCODE_BBX_LTB1NX24_IP;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 289 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_SOB0NX16_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 289 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_SOB0NX16_IP;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 289 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_STB0NX16_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 289 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_STB0NX16_IP;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 290 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_LLU0NX16_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 290 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_LLU0NX16_IP;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 290 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_LLU1NX16_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 290 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_LLU1NX16_IP;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 290 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_LOB0NX16_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 290 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_LOB0NX16_IP;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 290 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_LOB1NX16_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 290 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_LOB1NX16_IP;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 290 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 4)
    return OPCODE_BBX_LTB0NX16_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 290 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 5)
    return OPCODE_BBX_LTB0NX16_IP;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 290 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 6)
    return OPCODE_BBX_LTB1NX16_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 290 &&
      Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBX_LTB1NX16_IP;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 320 &&
      Field_fld_f0_s0_ldstalu_11_10_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_SLU0NX24_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 320 &&
      Field_fld_f0_s0_ldstalu_11_10_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_SLU0NX24_IP;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 323 &&
      Field_fld_f0_s0_ldstalu_11_10_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_SOB0NX24_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 323 &&
      Field_fld_f0_s0_ldstalu_11_10_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_SOB0NX24_IP;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 323 &&
      Field_fld_f0_s0_ldstalu_11_10_Slot_f0_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_STB0NX24_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 323 &&
      Field_fld_f0_s0_ldstalu_11_10_Slot_f0_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_STB0NX24_IP;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 353 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBX_LLU0NX24_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 353 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBX_LLU0NX24_IP;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 353 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 2)
    return OPCODE_BBX_LLU1NX24_I;
  if (Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get (insn) == 353 &&
      Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get (insn) == 3)
    return OPCODE_BBX_LLU1NX24_IP;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_11_9_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BBCI_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_11_9_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BBSI_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get (insn) == 4)
    return OPCODE_BALL_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get (insn) == 5)
    return OPCODE_BANY_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get (insn) == 6)
    return OPCODE_BBC_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get (insn) == 7)
    return OPCODE_BBS_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get (insn) == 8)
    return OPCODE_BEQ_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get (insn) == 9)
    return OPCODE_BGEU_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get (insn) == 10)
    return OPCODE_BGE_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get (insn) == 11)
    return OPCODE_BLTU_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get (insn) == 12)
    return OPCODE_BLT_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get (insn) == 13)
    return OPCODE_BNALL_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get (insn) == 14)
    return OPCODE_BNE_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 0 &&
      Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get (insn) == 15)
    return OPCODE_BNONE_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_11_4_Slot_f0_s0_ldstalu_get (insn) == 6)
    return OPCODE_BEQZ_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_11_4_Slot_f0_s0_ldstalu_get (insn) == 22)
    return OPCODE_BGEZ_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_11_4_Slot_f0_s0_ldstalu_get (insn) == 38)
    return OPCODE_BLTZ_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_11_4_Slot_f0_s0_ldstalu_get (insn) == 54)
    return OPCODE_BNEZ_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_BEQI_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_BGEI_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 3)
    return OPCODE_BLTI_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 5)
    return OPCODE_BNEI_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 2)
    return OPCODE_BGEUI_W15;
  if (Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get (insn) == 1 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 4)
    return OPCODE_BLTUI_W15;
  if (Field_fld_f0_s0_ldstalu_28_4_Slot_f0_s0_ldstalu_get (insn) == 16973603)
    return OPCODE_SSA8L;
  if (Field_fld_f0_s0_ldstalu_28_4_Slot_f0_s0_ldstalu_get (insn) == 16973619)
    return OPCODE_SSL;
  if (Field_fld_f0_s0_ldstalu_28_4_Slot_f0_s0_ldstalu_get (insn) == 16973699)
    return OPCODE_BBX_GETOPBR1;
  if (Field_fld_f0_s0_ldstalu_28_4_Slot_f0_s0_ldstalu_get (insn) == 16973715)
    return OPCODE_BBX_GETOPBW0;
  if (Field_fld_f0_s0_ldstalu_28_4_Slot_f0_s0_ldstalu_get (insn) == 16973731)
    return OPCODE_BBX_GETTBW0;
  if (Field_fld_f0_s0_ldstalu_28_4_Slot_f0_s0_ldstalu_get (insn) == 16975923)
    return OPCODE_SSR;
  if (Field_fld_f0_s0_ldstalu_28_4_Slot_f0_s0_ldstalu_get (insn) == 16975924 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 5)
    return OPCODE_NOP;
  if (Field_fld_f0_s0_ldstalu_28_4_Slot_f0_s0_ldstalu_get (insn) == 16976179)
    return OPCODE_BBX_GETOPBR0;
  if (Field_fld_f0_s0_ldstalu_28_4_Slot_f0_s0_ldstalu_get (insn) == 16976435)
    return OPCODE_BBX_GETTBR0;
  if (Field_fld_f0_s0_ldstalu_28_4_Slot_f0_s0_ldstalu_get (insn) == 16976691)
    return OPCODE_BBX_GETTBR1;
  if (Field_fld_f0_s0_ldstalu_28_8_Slot_f0_s0_ldstalu_get (insn) == 1059992)
    return OPCODE_BBX_NSANX24;
  if (Field_fld_f0_s0_ldstalu_28_8_Slot_f0_s0_ldstalu_get (insn) == 1059993)
    return OPCODE_BBX_NSAUNX24;
  if (Field_fld_f0_s0_ldstalu_28_8_Slot_f0_s0_ldstalu_get (insn) == 1059994)
    return OPCODE_BBX_LDS0;
  if (Field_fld_f0_s0_ldstalu_28_8_Slot_f0_s0_ldstalu_get (insn) == 1059995)
    return OPCODE_BBX_STS0;
  if (Field_fld_f0_s0_ldstalu_28_8_Slot_f0_s0_ldstalu_get (insn) == 1059996)
    return OPCODE_BBX_NSANX24C;
  if (Field_fld_f0_s0_ldstalu_28_8_Slot_f0_s0_ldstalu_get (insn) == 1059997)
    return OPCODE_BBX_LCRLU;
  if (Field_fld_f0_s0_ldstalu_28_8_Slot_f0_s0_ldstalu_get (insn) == 1059998)
    return OPCODE_BBX_SCRLU;
  if (Field_fld_f0_s0_ldstalu_28_8_Slot_f0_s0_ldstalu_get (insn) == 1059999)
    return OPCODE_BBX_INITOPBR;
  if (Field_fld_f0_s0_ldstalu_28_8_Slot_f0_s0_ldstalu_get (insn) == 1060994)
    return OPCODE_NSA;
  if (Field_fld_f0_s0_ldstalu_28_8_Slot_f0_s0_ldstalu_get (insn) == 1061002)
    return OPCODE_BBX_INITTBR;
  if (Field_fld_f0_s0_ldstalu_28_8_Slot_f0_s0_ldstalu_get (insn) == 1061010)
    return OPCODE_NSAU;
  if (Field_fld_f0_s0_ldstalu_28_8_Slot_f0_s0_ldstalu_get (insn) == 1061026 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 0)
    return OPCODE_WUR_CBEGIN;
  if (Field_fld_f0_s0_ldstalu_28_8_Slot_f0_s0_ldstalu_get (insn) == 1061026 &&
      Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get (insn) == 1)
    return OPCODE_WUR_CEND;
  if (Field_fld_f0_s0_ldstalu_28_9_Slot_f0_s0_ldstalu_get (insn) == 530424 &&
      Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get (insn) == 3)
    return OPCODE_SSAI;
  return XTENSA_UNDEFINED;
}

static int
Slot_f100_s0_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66561)
    return OPCODE_SSX;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66563)
    return OPCODE_SSXP;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66565)
    return OPCODE_SUB;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66567)
    return OPCODE_SUBX2;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66569)
    return OPCODE_SUBX4;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66571)
    return OPCODE_SUBX8;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66573)
    return OPCODE_XOR;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66575)
    return OPCODE_CLAMPS;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66577)
    return OPCODE_SEXT;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66579)
    return OPCODE_BBE_LPNX16_IP;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66581)
    return OPCODE_BBE_LSNX16_IP;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66583)
    return OPCODE_BBE_LVNX16_IP;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66585)
    return OPCODE_BBE_SVNX16_IP;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66587)
    return OPCODE_SRLI;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66589 &&
      Field_fld_f100_s0_3_0_Slot_f100_s0_get (insn) == 0)
    return OPCODE_ABS;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66589 &&
      Field_fld_f100_s0_3_0_Slot_f100_s0_get (insn) == 1)
    return OPCODE_NEG;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66589 &&
      Field_fld_f100_s0_3_0_Slot_f100_s0_get (insn) == 2)
    return OPCODE_SRA;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66589 &&
      Field_fld_f100_s0_3_0_Slot_f100_s0_get (insn) == 3)
    return OPCODE_SRL;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66650)
    return OPCODE_ADD;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66651)
    return OPCODE_ADDX2;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66652)
    return OPCODE_ADDX4;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66653)
    return OPCODE_ADDX8;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66654)
    return OPCODE_AND;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66655)
    return OPCODE_BBE_LPNX16_X;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66664)
    return OPCODE_BBE_LPNX16_XP;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66665)
    return OPCODE_BBE_LSNX16_X;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66666)
    return OPCODE_BBE_LSNX16_XP;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66667)
    return OPCODE_BBE_LVNX16_X;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66668)
    return OPCODE_BBE_LVNX16_XP;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66669)
    return OPCODE_BBE_SVNX16_X;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66670)
    return OPCODE_BBE_SVNX16_XP;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66671)
    return OPCODE_LSX;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66672)
    return OPCODE_LSXP;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66673)
    return OPCODE_MAX;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66674)
    return OPCODE_MAXU;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66675)
    return OPCODE_MIN;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66676)
    return OPCODE_MINU;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66677)
    return OPCODE_MOVEQZ;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66678)
    return OPCODE_MOVGEZ;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66679)
    return OPCODE_MOVLTZ;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66680)
    return OPCODE_MOVNEZ;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66681)
    return OPCODE_MUL16S;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66682)
    return OPCODE_MUL16U;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66683)
    return OPCODE_MULL;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66684)
    return OPCODE_MULSH;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66685)
    return OPCODE_MULUH;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66686)
    return OPCODE_OR;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66687)
    return OPCODE_SRC;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66720 &&
      Field_fld_f100_s0_7_4_Slot_f100_s0_get (insn) == 6)
    return OPCODE_SLL;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66720 &&
      Field_fld_f100_s0_7_4_Slot_f100_s0_get (insn) == 7)
    return OPCODE_BBE_LVNX16_IC;
  if (Field_fld_f100_s0_28_12_Slot_f100_s0_get (insn) == 66721 &&
      Field_fld_f100_s0_7_4_Slot_f100_s0_get (insn) == 6)
    return OPCODE_BBE_SVNX16_IC;
  if (Field_fld_f100_s0_28_13_Slot_f100_s0_get (insn) == 33246)
    return OPCODE_SLLI;
  if (Field_fld_f100_s0_28_13_Slot_f100_s0_get (insn) == 33247)
    return OPCODE_SRAI;
  if (Field_fld_f100_s0_28_13_Slot_f100_s0_get (insn) == 33312)
    return OPCODE_BBX_LVNX24_X;
  if (Field_fld_f100_s0_28_13_Slot_f100_s0_get (insn) == 33313)
    return OPCODE_BBX_LVNX24_XP;
  if (Field_fld_f100_s0_28_13_Slot_f100_s0_get (insn) == 33314)
    return OPCODE_BBX_SVNX24U_X;
  if (Field_fld_f100_s0_28_13_Slot_f100_s0_get (insn) == 33315)
    return OPCODE_BBX_SVNX24U_XP;
  if (Field_fld_f100_s0_28_13_Slot_f100_s0_get (insn) == 33316)
    return OPCODE_BBX_SVNX24_X;
  if (Field_fld_f100_s0_28_13_Slot_f100_s0_get (insn) == 33317)
    return OPCODE_BBX_SVNX24_XP;
  if (Field_fld_f100_s0_28_13_Slot_f100_s0_get (insn) == 33318)
    return OPCODE_BBX_LVNX24_I;
  if (Field_fld_f100_s0_28_13_Slot_f100_s0_get (insn) == 33319)
    return OPCODE_BBX_LVNX24_IP;
  if (Field_fld_f100_s0_28_13_Slot_f100_s0_get (insn) == 33320)
    return OPCODE_BBX_SLV128_I;
  if (Field_fld_f100_s0_28_13_Slot_f100_s0_get (insn) == 33321)
    return OPCODE_BBX_SVNX24U_I;
  if (Field_fld_f100_s0_28_13_Slot_f100_s0_get (insn) == 33322)
    return OPCODE_BBX_SVNX24U_IP;
  if (Field_fld_f100_s0_28_13_Slot_f100_s0_get (insn) == 33323)
    return OPCODE_BBX_SVNX24_I;
  if (Field_fld_f100_s0_28_13_Slot_f100_s0_get (insn) == 33324)
    return OPCODE_BBX_SVNX24_IP;
  if (Field_fld_f100_s0_28_14_Slot_f100_s0_get (insn) == 16620)
    return OPCODE_BBE_LAVNX16_XP;
  if (Field_fld_f100_s0_28_14_Slot_f100_s0_get (insn) == 16621)
    return OPCODE_BBE_LPNX16_I;
  if (Field_fld_f100_s0_28_14_Slot_f100_s0_get (insn) == 16622)
    return OPCODE_BBE_LSNX16_I;
  if (Field_fld_f100_s0_28_14_Slot_f100_s0_get (insn) == 16664 &&
      Field_fld_f100_s0_11_8_Slot_f100_s0_get (insn) == 10)
    return OPCODE_BBE_LALIGN_IP;
  if (Field_fld_f100_s0_28_14_Slot_f100_s0_get (insn) == 16680 &&
      Field_fld_f100_s0_7_4_Slot_f100_s0_get (insn) == 5)
    return OPCODE_BBE_LANX16_IP;
  if (Field_fld_f100_s0_28_14_Slot_f100_s0_get (insn) == 16680 &&
      Field_fld_f100_s0_7_4_Slot_f100_s0_get (insn) == 4)
    return OPCODE_BBE_LANX16_IC;
  if (Field_fld_f100_s0_28_14_Slot_f100_s0_get (insn) == 16681 &&
      Field_fld_f100_s0_11_4_Slot_f100_s0_get (insn) == 5)
    return OPCODE_BBE_LA_PP;
  if (Field_fld_f100_s0_28_14_Slot_f100_s0_get (insn) == 16681 &&
      Field_fld_f100_s0_11_4_Slot_f100_s0_get (insn) == 4)
    return OPCODE_BBE_LAPOS_PC;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8298)
    return OPCODE_BBE_LVNX16F_X;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8299)
    return OPCODE_BBE_LVNX16F_XP;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8300)
    return OPCODE_BBE_LVNX16T_X;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8301)
    return OPCODE_BBE_LVNX16T_XP;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8302)
    return OPCODE_BBE_SVNX16F_X;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8303)
    return OPCODE_BBE_SVNX16F_XP;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8304)
    return OPCODE_BBE_SVNX16T_X;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8305)
    return OPCODE_BBE_SVNX16T_XP;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8306)
    return OPCODE_BBE_LVNX16F_IP;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8307)
    return OPCODE_BBE_LVNX16T_IP;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8308)
    return OPCODE_BBE_SVNX16F_IP;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8309)
    return OPCODE_BBE_SVNX16T_IP;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8332 &&
      Field_fld_f100_s0_11_10_Slot_f100_s0_get (insn) == 1)
    return OPCODE_BBE_LBN_I;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8332 &&
      Field_fld_f100_s0_11_8_Slot_f100_s0_get (insn) == 9)
    return OPCODE_BBE_LBN_IP;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8332 &&
      Field_fld_f100_s0_11_10_Slot_f100_s0_get (insn) == 0)
    return OPCODE_BBE_LBN_2_I;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8332 &&
      Field_fld_f100_s0_11_8_Slot_f100_s0_get (insn) == 8)
    return OPCODE_BBE_LBN_2_IP;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8340 &&
      Field_fld_f100_s0_7_4_Slot_f100_s0_get (insn) == 1)
    return OPCODE_BBE_LVNX16T_IC;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8340 &&
      Field_fld_f100_s0_7_4_Slot_f100_s0_get (insn) == 3)
    return OPCODE_BBE_SVNX16T_IC;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8340 &&
      Field_fld_f100_s0_7_4_Slot_f100_s0_get (insn) == 0)
    return OPCODE_BBE_LVNX16F_IC;
  if (Field_fld_f100_s0_28_15_Slot_f100_s0_get (insn) == 8340 &&
      Field_fld_f100_s0_7_4_Slot_f100_s0_get (insn) == 2)
    return OPCODE_BBE_SVNX16F_IC;
  if (Field_fld_f100_s0_28_16_Slot_f100_s0_get (insn) == 4126)
    return OPCODE_ADDMI;
  if (Field_fld_f100_s0_28_16_Slot_f100_s0_get (insn) == 4127)
    return OPCODE_L16SI;
  if (Field_fld_f100_s0_28_16_Slot_f100_s0_get (insn) == 4136)
    return OPCODE_L16UI;
  if (Field_fld_f100_s0_28_16_Slot_f100_s0_get (insn) == 4137)
    return OPCODE_L32I;
  if (Field_fld_f100_s0_28_16_Slot_f100_s0_get (insn) == 4138)
    return OPCODE_L8UI;
  if (Field_fld_f100_s0_28_16_Slot_f100_s0_get (insn) == 4139)
    return OPCODE_S16I;
  if (Field_fld_f100_s0_28_16_Slot_f100_s0_get (insn) == 4140)
    return OPCODE_S32I;
  if (Field_fld_f100_s0_28_16_Slot_f100_s0_get (insn) == 4141)
    return OPCODE_S8I;
  if (Field_fld_f100_s0_28_16_Slot_f100_s0_get (insn) == 4142)
    return OPCODE_BBE_LVNX16_I;
  if (Field_fld_f100_s0_28_16_Slot_f100_s0_get (insn) == 4143)
    return OPCODE_BBE_SVNX16_I;
  if (Field_fld_f100_s0_28_16_Slot_f100_s0_get (insn) == 4144)
    return OPCODE_LSI;
  if (Field_fld_f100_s0_28_16_Slot_f100_s0_get (insn) == 4145)
    return OPCODE_LSIP;
  if (Field_fld_f100_s0_28_16_Slot_f100_s0_get (insn) == 4146)
    return OPCODE_SSI;
  if (Field_fld_f100_s0_28_16_Slot_f100_s0_get (insn) == 4147)
    return OPCODE_SSIP;
  if (Field_fld_f100_s0_28_16_Slot_f100_s0_get (insn) == 4148)
    return OPCODE_MOVI;
  if (Field_fld_f100_s0_28_17_Slot_f100_s0_get (insn) == 2058)
    return OPCODE_BBE_LVNX16F_I;
  if (Field_fld_f100_s0_28_17_Slot_f100_s0_get (insn) == 2059)
    return OPCODE_BBE_LVNX16T_I;
  if (Field_fld_f100_s0_28_17_Slot_f100_s0_get (insn) == 2060)
    return OPCODE_BBE_SVNX16F_I;
  if (Field_fld_f100_s0_28_17_Slot_f100_s0_get (insn) == 2061)
    return OPCODE_BBE_SVNX16T_I;
  if (Field_fld_f100_s0_28_17_Slot_f100_s0_get (insn) == 2062)
    return OPCODE_EXTUI;
  if (Field_fld_f100_s0_28_17_Slot_f100_s0_get (insn) == 2084 &&
      Field_fld_f100_s0_14_14_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_11_8_Slot_f100_s0_get (insn) == 0)
    return OPCODE_BBE_LALIGN_I;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1024)
    return OPCODE_BBX_SOB0NX24_I;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1025)
    return OPCODE_BBX_SOB0NX24_IP;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1026)
    return OPCODE_BBX_STB0NX24_I;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1027)
    return OPCODE_BBX_STB0NX24_IP;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1028)
    return OPCODE_J;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1032 &&
      Field_fld_f100_s0_12_12_Slot_f100_s0_get (insn) == 0)
    return OPCODE_BBX_SOB0NX16_I;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1032 &&
      Field_fld_f100_s0_12_12_Slot_f100_s0_get (insn) == 1)
    return OPCODE_BBX_SOB0NX16_IP;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1033 &&
      Field_fld_f100_s0_12_12_Slot_f100_s0_get (insn) == 0)
    return OPCODE_BBX_STB0NX16_I;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1033 &&
      Field_fld_f100_s0_12_12_Slot_f100_s0_get (insn) == 1)
    return OPCODE_BBX_STB0NX16_IP;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1039 &&
      Field_fld_f100_s0_6_4_Slot_f100_s0_get (insn) == 0)
    return OPCODE_BBX_LOB0NX24_I;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1039 &&
      Field_fld_f100_s0_6_4_Slot_f100_s0_get (insn) == 1)
    return OPCODE_BBX_LOB0NX24_IP;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1039 &&
      Field_fld_f100_s0_6_4_Slot_f100_s0_get (insn) == 2)
    return OPCODE_BBX_LOB1NX24_I;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1039 &&
      Field_fld_f100_s0_6_4_Slot_f100_s0_get (insn) == 3)
    return OPCODE_BBX_LOB1NX24_IP;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1039 &&
      Field_fld_f100_s0_6_4_Slot_f100_s0_get (insn) == 4)
    return OPCODE_BBX_LTB0NX24_I;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1039 &&
      Field_fld_f100_s0_6_4_Slot_f100_s0_get (insn) == 5)
    return OPCODE_BBX_LTB0NX24_IP;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1039 &&
      Field_fld_f100_s0_6_4_Slot_f100_s0_get (insn) == 6)
    return OPCODE_BBX_LTB1NX24_I;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1039 &&
      Field_fld_f100_s0_6_4_Slot_f100_s0_get (insn) == 7)
    return OPCODE_BBX_LTB1NX24_IP;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1040 &&
      Field_fld_f100_s0_12_12_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_6_4_Slot_f100_s0_get (insn) == 0)
    return OPCODE_BBX_LOB0NX16_I;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1040 &&
      Field_fld_f100_s0_12_12_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_6_4_Slot_f100_s0_get (insn) == 1)
    return OPCODE_BBX_LOB0NX16_IP;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1040 &&
      Field_fld_f100_s0_12_12_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_6_4_Slot_f100_s0_get (insn) == 2)
    return OPCODE_BBX_LOB1NX16_I;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1040 &&
      Field_fld_f100_s0_12_12_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_6_4_Slot_f100_s0_get (insn) == 3)
    return OPCODE_BBX_LOB1NX16_IP;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1040 &&
      Field_fld_f100_s0_12_12_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_6_4_Slot_f100_s0_get (insn) == 4)
    return OPCODE_BBX_LTB0NX16_I;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1040 &&
      Field_fld_f100_s0_12_12_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_6_4_Slot_f100_s0_get (insn) == 5)
    return OPCODE_BBX_LTB0NX16_IP;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1040 &&
      Field_fld_f100_s0_12_12_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_6_4_Slot_f100_s0_get (insn) == 6)
    return OPCODE_BBX_LTB1NX16_I;
  if (Field_fld_f100_s0_28_18_Slot_f100_s0_get (insn) == 1040 &&
      Field_fld_f100_s0_12_12_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_6_4_Slot_f100_s0_get (insn) == 7)
    return OPCODE_BBX_LTB1NX16_IP;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_11_9_Slot_f100_s0_get (insn) == 0)
    return OPCODE_BBCI_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_11_9_Slot_f100_s0_get (insn) == 1)
    return OPCODE_BBSI_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_11_8_Slot_f100_s0_get (insn) == 4)
    return OPCODE_BALL_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_11_8_Slot_f100_s0_get (insn) == 5)
    return OPCODE_BANY_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_11_8_Slot_f100_s0_get (insn) == 6)
    return OPCODE_BBC_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_11_8_Slot_f100_s0_get (insn) == 7)
    return OPCODE_BBS_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_11_8_Slot_f100_s0_get (insn) == 8)
    return OPCODE_BEQ_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_11_8_Slot_f100_s0_get (insn) == 9)
    return OPCODE_BGEU_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_11_8_Slot_f100_s0_get (insn) == 10)
    return OPCODE_BGE_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_11_8_Slot_f100_s0_get (insn) == 11)
    return OPCODE_BLTU_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_11_8_Slot_f100_s0_get (insn) == 12)
    return OPCODE_BLT_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_11_8_Slot_f100_s0_get (insn) == 13)
    return OPCODE_BNALL_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_11_8_Slot_f100_s0_get (insn) == 14)
    return OPCODE_BNE_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 0 &&
      Field_fld_f100_s0_11_8_Slot_f100_s0_get (insn) == 15)
    return OPCODE_BNONE_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 1 &&
      Field_fld_f100_s0_11_4_Slot_f100_s0_get (insn) == 3)
    return OPCODE_BEQZ_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 1 &&
      Field_fld_f100_s0_11_4_Slot_f100_s0_get (insn) == 11)
    return OPCODE_BGEZ_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 1 &&
      Field_fld_f100_s0_11_4_Slot_f100_s0_get (insn) == 19)
    return OPCODE_BLTZ_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 1 &&
      Field_fld_f100_s0_11_4_Slot_f100_s0_get (insn) == 27)
    return OPCODE_BNEZ_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 1 &&
      Field_fld_f100_s0_7_4_Slot_f100_s0_get (insn) == 0)
    return OPCODE_BEQI_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 1 &&
      Field_fld_f100_s0_7_4_Slot_f100_s0_get (insn) == 8)
    return OPCODE_BGEI_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 1 &&
      Field_fld_f100_s0_7_4_Slot_f100_s0_get (insn) == 9)
    return OPCODE_BLTI_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 1 &&
      Field_fld_f100_s0_7_4_Slot_f100_s0_get (insn) == 10)
    return OPCODE_BNEI_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 1 &&
      Field_fld_f100_s0_7_4_Slot_f100_s0_get (insn) == 1)
    return OPCODE_BGEUI_W15;
  if (Field_fld_f100_s0_28_27_Slot_f100_s0_get (insn) == 1 &&
      Field_fld_f100_s0_7_4_Slot_f100_s0_get (insn) == 2)
    return OPCODE_BLTUI_W15;
  if (Field_fld_f100_s0_28_4_Slot_f100_s0_get (insn) == 17080615)
    return OPCODE_SSA8L;
  if (Field_fld_f100_s0_28_4_Slot_f100_s0_get (insn) == 17080631)
    return OPCODE_SSL;
  if (Field_fld_f100_s0_28_4_Slot_f100_s0_get (insn) == 17080647)
    return OPCODE_SSR;
  if (Field_fld_f100_s0_28_4_Slot_f100_s0_get (insn) == 17080663 &&
      Field_fld_f100_s0_3_0_Slot_f100_s0_get (insn) == 0)
    return OPCODE_NOP;
  if (Field_fld_f100_s0_28_8_Slot_f100_s0_get (insn) == 1066507)
    return OPCODE_NSA;
  if (Field_fld_f100_s0_28_8_Slot_f100_s0_get (insn) == 1066523)
    return OPCODE_NSAU;
  if (Field_fld_f100_s0_28_8_Slot_f100_s0_get (insn) == 1066539)
    return OPCODE_BBX_LCRLU;
  if (Field_fld_f100_s0_28_8_Slot_f100_s0_get (insn) == 1066555)
    return OPCODE_BBX_LDS0;
  if (Field_fld_f100_s0_28_8_Slot_f100_s0_get (insn) == 1066570)
    return OPCODE_BBX_SCRLU;
  if (Field_fld_f100_s0_28_8_Slot_f100_s0_get (insn) == 1066571)
    return OPCODE_BBX_STS0;
  if (Field_fld_f100_s0_28_8_Slot_f100_s0_get (insn) == 1066586 &&
      Field_fld_f100_s0_3_0_Slot_f100_s0_get (insn) == 0)
    return OPCODE_WUR_CBEGIN;
  if (Field_fld_f100_s0_28_8_Slot_f100_s0_get (insn) == 1066586 &&
      Field_fld_f100_s0_3_0_Slot_f100_s0_get (insn) == 1)
    return OPCODE_WUR_CEND;
  if (Field_fld_f100_s0_28_9_Slot_f100_s0_get (insn) == 533768 &&
      Field_fld_f100_s0_7_4_Slot_f100_s0_get (insn) == 7)
    return OPCODE_SSAI;
  return XTENSA_UNDEFINED;
}

static int
Slot_f110_s0_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66308)
    return OPCODE_ADD;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66309)
    return OPCODE_ADDX2;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66310)
    return OPCODE_ADDX4;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66311)
    return OPCODE_ADDX8;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66312)
    return OPCODE_AND;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66313)
    return OPCODE_BBE_SVNX16_X;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66314)
    return OPCODE_BBE_SVNX16_XP;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66315)
    return OPCODE_MAX;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66316)
    return OPCODE_MAXU;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66317)
    return OPCODE_MIN;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66318)
    return OPCODE_MINU;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66319)
    return OPCODE_MOVEQZ;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66320)
    return OPCODE_MOVGEZ;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66321)
    return OPCODE_MOVLTZ;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66322)
    return OPCODE_MOVNEZ;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66323)
    return OPCODE_MUL16S;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66324)
    return OPCODE_MUL16U;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66325)
    return OPCODE_MULL;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66326)
    return OPCODE_MULSH;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66327)
    return OPCODE_MULUH;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66328)
    return OPCODE_OR;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66329)
    return OPCODE_SRC;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66330)
    return OPCODE_SUB;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66331)
    return OPCODE_SUBX2;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66332)
    return OPCODE_SUBX4;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66333)
    return OPCODE_SUBX8;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66334)
    return OPCODE_XOR;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66335)
    return OPCODE_CLAMPS;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66336)
    return OPCODE_SEXT;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66337)
    return OPCODE_BBE_SVNX16_IP;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66338)
    return OPCODE_BBE_SVNX16_I_N;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66339)
    return OPCODE_SRLI;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66340 &&
      Field_fld_f110_s0_3_0_Slot_f110_s0_get (insn) == 0)
    return OPCODE_ABS;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66340 &&
      Field_fld_f110_s0_3_0_Slot_f110_s0_get (insn) == 1)
    return OPCODE_NEG;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66340 &&
      Field_fld_f110_s0_3_0_Slot_f110_s0_get (insn) == 2)
    return OPCODE_SRA;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66340 &&
      Field_fld_f110_s0_3_0_Slot_f110_s0_get (insn) == 3)
    return OPCODE_SRL;
  if (Field_fld_f110_s0_28_12_Slot_f110_s0_get (insn) == 66342 &&
      Field_fld_f110_s0_7_4_Slot_f110_s0_get (insn) == 0)
    return OPCODE_SLL;
  if (Field_fld_f110_s0_28_13_Slot_f110_s0_get (insn) == 33152)
    return OPCODE_SLLI;
  if (Field_fld_f110_s0_28_13_Slot_f110_s0_get (insn) == 33153)
    return OPCODE_SRAI;
  if (Field_fld_f110_s0_28_16_Slot_f110_s0_get (insn) == 4134)
    return OPCODE_ADDMI;
  if (Field_fld_f110_s0_28_16_Slot_f110_s0_get (insn) == 4135)
    return OPCODE_L16SI;
  if (Field_fld_f110_s0_28_16_Slot_f110_s0_get (insn) == 4136)
    return OPCODE_L16UI;
  if (Field_fld_f110_s0_28_16_Slot_f110_s0_get (insn) == 4137)
    return OPCODE_L32I;
  if (Field_fld_f110_s0_28_16_Slot_f110_s0_get (insn) == 4138)
    return OPCODE_L8UI;
  if (Field_fld_f110_s0_28_16_Slot_f110_s0_get (insn) == 4139)
    return OPCODE_S16I;
  if (Field_fld_f110_s0_28_16_Slot_f110_s0_get (insn) == 4140)
    return OPCODE_S32I;
  if (Field_fld_f110_s0_28_16_Slot_f110_s0_get (insn) == 4141)
    return OPCODE_S8I;
  if (Field_fld_f110_s0_28_16_Slot_f110_s0_get (insn) == 4142)
    return OPCODE_BBE_SVNX16_I;
  if (Field_fld_f110_s0_28_16_Slot_f110_s0_get (insn) == 4143)
    return OPCODE_MOVI;
  if (Field_fld_f110_s0_28_17_Slot_f110_s0_get (insn) == 2066)
    return OPCODE_EXTUI;
  if (Field_fld_f110_s0_28_18_Slot_f110_s0_get (insn) == 1032)
    return OPCODE_J;
  if (Field_fld_f110_s0_28_21_Slot_f110_s0_get (insn) == 128 &&
      Field_fld_f110_s0_11_9_Slot_f110_s0_get (insn) == 0)
    return OPCODE_BBX_SOB0NX24_I;
  if (Field_fld_f110_s0_28_21_Slot_f110_s0_get (insn) == 128 &&
      Field_fld_f110_s0_11_9_Slot_f110_s0_get (insn) == 1)
    return OPCODE_BBX_SOB0NX24_IP;
  if (Field_fld_f110_s0_28_21_Slot_f110_s0_get (insn) == 128 &&
      Field_fld_f110_s0_11_9_Slot_f110_s0_get (insn) == 2)
    return OPCODE_BBX_STB0NX24_I;
  if (Field_fld_f110_s0_28_21_Slot_f110_s0_get (insn) == 128 &&
      Field_fld_f110_s0_11_9_Slot_f110_s0_get (insn) == 3)
    return OPCODE_BBX_STB0NX24_IP;
  if (Field_fld_f110_s0_28_21_Slot_f110_s0_get (insn) == 130 &&
      Field_fld_f110_s0_7_4_Slot_f110_s0_get (insn) == 0)
    return OPCODE_BBX_SOB0NX16_I;
  if (Field_fld_f110_s0_28_21_Slot_f110_s0_get (insn) == 130 &&
      Field_fld_f110_s0_7_4_Slot_f110_s0_get (insn) == 1)
    return OPCODE_BBX_SOB0NX16_IP;
  if (Field_fld_f110_s0_28_21_Slot_f110_s0_get (insn) == 130 &&
      Field_fld_f110_s0_7_4_Slot_f110_s0_get (insn) == 2)
    return OPCODE_BBX_STB0NX16_I;
  if (Field_fld_f110_s0_28_21_Slot_f110_s0_get (insn) == 130 &&
      Field_fld_f110_s0_7_4_Slot_f110_s0_get (insn) == 3)
    return OPCODE_BBX_STB0NX16_IP;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 0 &&
      Field_fld_f110_s0_11_9_Slot_f110_s0_get (insn) == 0)
    return OPCODE_BBCI_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 0 &&
      Field_fld_f110_s0_11_9_Slot_f110_s0_get (insn) == 1)
    return OPCODE_BBSI_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 0 &&
      Field_fld_f110_s0_11_8_Slot_f110_s0_get (insn) == 4)
    return OPCODE_BALL_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 0 &&
      Field_fld_f110_s0_11_8_Slot_f110_s0_get (insn) == 5)
    return OPCODE_BANY_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 0 &&
      Field_fld_f110_s0_11_8_Slot_f110_s0_get (insn) == 6)
    return OPCODE_BBC_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 0 &&
      Field_fld_f110_s0_11_8_Slot_f110_s0_get (insn) == 7)
    return OPCODE_BBS_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 0 &&
      Field_fld_f110_s0_11_8_Slot_f110_s0_get (insn) == 8)
    return OPCODE_BEQ_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 0 &&
      Field_fld_f110_s0_11_8_Slot_f110_s0_get (insn) == 9)
    return OPCODE_BGEU_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 0 &&
      Field_fld_f110_s0_11_8_Slot_f110_s0_get (insn) == 10)
    return OPCODE_BGE_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 0 &&
      Field_fld_f110_s0_11_8_Slot_f110_s0_get (insn) == 11)
    return OPCODE_BLTU_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 0 &&
      Field_fld_f110_s0_11_8_Slot_f110_s0_get (insn) == 12)
    return OPCODE_BLT_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 0 &&
      Field_fld_f110_s0_11_8_Slot_f110_s0_get (insn) == 13)
    return OPCODE_BNALL_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 0 &&
      Field_fld_f110_s0_11_8_Slot_f110_s0_get (insn) == 14)
    return OPCODE_BNE_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 0 &&
      Field_fld_f110_s0_11_8_Slot_f110_s0_get (insn) == 15)
    return OPCODE_BNONE_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 1 &&
      Field_fld_f110_s0_11_4_Slot_f110_s0_get (insn) == 6)
    return OPCODE_BEQZ_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 1 &&
      Field_fld_f110_s0_11_4_Slot_f110_s0_get (insn) == 7)
    return OPCODE_BGEZ_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 1 &&
      Field_fld_f110_s0_11_4_Slot_f110_s0_get (insn) == 22)
    return OPCODE_BLTZ_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 1 &&
      Field_fld_f110_s0_11_4_Slot_f110_s0_get (insn) == 23)
    return OPCODE_BNEZ_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 1 &&
      Field_fld_f110_s0_7_4_Slot_f110_s0_get (insn) == 0)
    return OPCODE_BEQI_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 1 &&
      Field_fld_f110_s0_7_4_Slot_f110_s0_get (insn) == 1)
    return OPCODE_BGEI_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 1 &&
      Field_fld_f110_s0_7_4_Slot_f110_s0_get (insn) == 3)
    return OPCODE_BLTI_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 1 &&
      Field_fld_f110_s0_7_4_Slot_f110_s0_get (insn) == 5)
    return OPCODE_BNEI_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 1 &&
      Field_fld_f110_s0_7_4_Slot_f110_s0_get (insn) == 2)
    return OPCODE_BGEUI_W15;
  if (Field_fld_f110_s0_28_27_Slot_f110_s0_get (insn) == 1 &&
      Field_fld_f110_s0_7_4_Slot_f110_s0_get (insn) == 4)
    return OPCODE_BLTUI_W15;
  if (Field_fld_f110_s0_28_4_Slot_f110_s0_get (insn) == 16983570)
    return OPCODE_SSA8L;
  if (Field_fld_f110_s0_28_4_Slot_f110_s0_get (insn) == 16983571)
    return OPCODE_SSL;
  if (Field_fld_f110_s0_28_4_Slot_f110_s0_get (insn) == 16983586)
    return OPCODE_SSR;
  if (Field_fld_f110_s0_28_4_Slot_f110_s0_get (insn) == 16983587 &&
      Field_fld_f110_s0_3_0_Slot_f110_s0_get (insn) == 0)
    return OPCODE_NOP;
  if (Field_fld_f110_s0_28_5_Slot_f110_s0_get (insn) == 8491777)
    return OPCODE_SSAI;
  if (Field_fld_f110_s0_28_8_Slot_f110_s0_get (insn) == 1061456)
    return OPCODE_NSA;
  if (Field_fld_f110_s0_28_8_Slot_f110_s0_get (insn) == 1061457)
    return OPCODE_NSAU;
  if (Field_fld_f110_s0_28_8_Slot_f110_s0_get (insn) == 1061458 &&
      Field_fld_f110_s0_3_0_Slot_f110_s0_get (insn) == 0)
    return OPCODE_WUR_CBEGIN;
  if (Field_fld_f110_s0_28_8_Slot_f110_s0_get (insn) == 1061458 &&
      Field_fld_f110_s0_3_0_Slot_f110_s0_get (insn) == 1)
    return OPCODE_WUR_CEND;
  return XTENSA_UNDEFINED;
}

static int
Slot_f1_s0_st_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f1_s0_st_21_0_Slot_f1_s0_st_get (insn) == 1356336)
    return OPCODE_NOP;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 284)
    return OPCODE_BBE_SPNX16_X;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 285)
    return OPCODE_BBE_SPNX16_XP;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 286)
    return OPCODE_BBE_SSNX16_X;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 287)
    return OPCODE_BBE_SSNX16_XP;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 296)
    return OPCODE_BBE_SVNX16_X;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 297)
    return OPCODE_BBE_SVNX16_XP;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 298)
    return OPCODE_ADD;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 299)
    return OPCODE_ADDX2;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 300)
    return OPCODE_ADDX4;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 301)
    return OPCODE_ADDX8;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 302)
    return OPCODE_AND;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 303)
    return OPCODE_MAX;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 304)
    return OPCODE_MAXU;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 305)
    return OPCODE_MIN;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 306)
    return OPCODE_MINU;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 307)
    return OPCODE_MOVEQZ;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 308)
    return OPCODE_MOVGEZ;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 309)
    return OPCODE_MOVLTZ;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 310)
    return OPCODE_MOVNEZ;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 311)
    return OPCODE_MUL16S;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 312)
    return OPCODE_MUL16U;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 313)
    return OPCODE_MULL;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 314)
    return OPCODE_MULSH;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 315)
    return OPCODE_MULUH;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 316)
    return OPCODE_OR;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 317)
    return OPCODE_SRC;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 318)
    return OPCODE_SUB;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 319)
    return OPCODE_SUBX2;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 320)
    return OPCODE_SUBX4;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 321)
    return OPCODE_SUBX8;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 322)
    return OPCODE_XOR;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 323)
    return OPCODE_CLAMPS;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 324)
    return OPCODE_SEXT;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 325)
    return OPCODE_BBE_SPNX16_IP;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 326)
    return OPCODE_BBE_SSNX16_IP;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 327)
    return OPCODE_BBE_SVNX16_IP;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 328)
    return OPCODE_SRLI;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 329 &&
      Field_fld_f1_s0_st_3_0_Slot_f1_s0_st_get (insn) == 0)
    return OPCODE_ABS;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 329 &&
      Field_fld_f1_s0_st_3_0_Slot_f1_s0_st_get (insn) == 1)
    return OPCODE_NEG;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 329 &&
      Field_fld_f1_s0_st_3_0_Slot_f1_s0_st_get (insn) == 2)
    return OPCODE_SRA;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 329 &&
      Field_fld_f1_s0_st_3_0_Slot_f1_s0_st_get (insn) == 3)
    return OPCODE_SRL;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 330 &&
      Field_fld_f1_s0_st_7_4_Slot_f1_s0_st_get (insn) == 0)
    return OPCODE_SLL;
  if (Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get (insn) == 330 &&
      Field_fld_f1_s0_st_7_4_Slot_f1_s0_st_get (insn) == 1)
    return OPCODE_BBE_SVNX16_IC;
  if (Field_fld_f1_s0_st_21_13_Slot_f1_s0_st_get (insn) == 104)
    return OPCODE_BBX_SLV128_I;
  if (Field_fld_f1_s0_st_21_13_Slot_f1_s0_st_get (insn) == 105)
    return OPCODE_BBX_SVNX24U_I;
  if (Field_fld_f1_s0_st_21_13_Slot_f1_s0_st_get (insn) == 106)
    return OPCODE_BBX_SVNX24U_IP;
  if (Field_fld_f1_s0_st_21_13_Slot_f1_s0_st_get (insn) == 107)
    return OPCODE_BBX_SVNX24_I;
  if (Field_fld_f1_s0_st_21_13_Slot_f1_s0_st_get (insn) == 132)
    return OPCODE_BBX_SVNX24_X;
  if (Field_fld_f1_s0_st_21_13_Slot_f1_s0_st_get (insn) == 133)
    return OPCODE_BBX_SVNX24_XP;
  if (Field_fld_f1_s0_st_21_13_Slot_f1_s0_st_get (insn) == 140)
    return OPCODE_SLLI;
  if (Field_fld_f1_s0_st_21_13_Slot_f1_s0_st_get (insn) == 141)
    return OPCODE_SRAI;
  if (Field_fld_f1_s0_st_21_13_Slot_f1_s0_st_get (insn) == 166)
    return OPCODE_BBX_SVNX24U_X;
  if (Field_fld_f1_s0_st_21_13_Slot_f1_s0_st_get (insn) == 167)
    return OPCODE_BBX_SVNX24U_XP;
  if (Field_fld_f1_s0_st_21_13_Slot_f1_s0_st_get (insn) == 172)
    return OPCODE_BBX_SVNX24_IP;
  if (Field_fld_f1_s0_st_21_14_Slot_f1_s0_st_get (insn) == 67)
    return OPCODE_BBE_SAVNX16_XP;
  if (Field_fld_f1_s0_st_21_14_Slot_f1_s0_st_get (insn) == 68)
    return OPCODE_BBE_SPNX16_I;
  if (Field_fld_f1_s0_st_21_14_Slot_f1_s0_st_get (insn) == 69)
    return OPCODE_BBE_SSNX16_I;
  if (Field_fld_f1_s0_st_21_14_Slot_f1_s0_st_get (insn) == 84 &&
      Field_fld_f1_s0_st_7_4_Slot_f1_s0_st_get (insn) == 3)
    return OPCODE_BBE_SANX16_IP;
  if (Field_fld_f1_s0_st_21_14_Slot_f1_s0_st_get (insn) == 84 &&
      Field_fld_f1_s0_st_7_4_Slot_f1_s0_st_get (insn) == 2)
    return OPCODE_BBE_SANX16_IC;
  if (Field_fld_f1_s0_st_21_15_Slot_f1_s0_st_get (insn) == 27)
    return OPCODE_BBE_SVNX16F_X;
  if (Field_fld_f1_s0_st_21_15_Slot_f1_s0_st_get (insn) == 28)
    return OPCODE_BBE_SVNX16F_XP;
  if (Field_fld_f1_s0_st_21_15_Slot_f1_s0_st_get (insn) == 29)
    return OPCODE_BBE_SVNX16T_X;
  if (Field_fld_f1_s0_st_21_15_Slot_f1_s0_st_get (insn) == 30)
    return OPCODE_BBE_SVNX16T_XP;
  if (Field_fld_f1_s0_st_21_15_Slot_f1_s0_st_get (insn) == 31)
    return OPCODE_BBE_SVNX16F_IP;
  if (Field_fld_f1_s0_st_21_15_Slot_f1_s0_st_get (insn) == 32)
    return OPCODE_BBE_SVNX16T_IP;
  if (Field_fld_f1_s0_st_21_15_Slot_f1_s0_st_get (insn) == 36 &&
      Field_fld_f1_s0_st_11_10_Slot_f1_s0_st_get (insn) == 1)
    return OPCODE_BBE_SBN_I;
  if (Field_fld_f1_s0_st_21_15_Slot_f1_s0_st_get (insn) == 36 &&
      Field_fld_f1_s0_st_11_8_Slot_f1_s0_st_get (insn) == 9)
    return OPCODE_BBE_SBN_IP;
  if (Field_fld_f1_s0_st_21_15_Slot_f1_s0_st_get (insn) == 36 &&
      Field_fld_f1_s0_st_11_10_Slot_f1_s0_st_get (insn) == 0)
    return OPCODE_BBE_SBN_2_I;
  if (Field_fld_f1_s0_st_21_15_Slot_f1_s0_st_get (insn) == 36 &&
      Field_fld_f1_s0_st_11_8_Slot_f1_s0_st_get (insn) == 8)
    return OPCODE_BBE_SBN_2_IP;
  if (Field_fld_f1_s0_st_21_15_Slot_f1_s0_st_get (insn) == 42 &&
      Field_fld_f1_s0_st_7_4_Slot_f1_s0_st_get (insn) == 1)
    return OPCODE_BBE_SVNX16T_IC;
  if (Field_fld_f1_s0_st_21_15_Slot_f1_s0_st_get (insn) == 42 &&
      Field_fld_f1_s0_st_7_4_Slot_f1_s0_st_get (insn) == 0)
    return OPCODE_BBE_SVNX16F_IC;
  if (Field_fld_f1_s0_st_21_16_Slot_f1_s0_st_get (insn) == 4)
    return OPCODE_L16SI;
  if (Field_fld_f1_s0_st_21_16_Slot_f1_s0_st_get (insn) == 5)
    return OPCODE_L16UI;
  if (Field_fld_f1_s0_st_21_16_Slot_f1_s0_st_get (insn) == 6)
    return OPCODE_L32I;
  if (Field_fld_f1_s0_st_21_16_Slot_f1_s0_st_get (insn) == 7)
    return OPCODE_L8UI;
  if (Field_fld_f1_s0_st_21_16_Slot_f1_s0_st_get (insn) == 8)
    return OPCODE_S16I;
  if (Field_fld_f1_s0_st_21_16_Slot_f1_s0_st_get (insn) == 9)
    return OPCODE_S32I;
  if (Field_fld_f1_s0_st_21_16_Slot_f1_s0_st_get (insn) == 10)
    return OPCODE_S8I;
  if (Field_fld_f1_s0_st_21_16_Slot_f1_s0_st_get (insn) == 11)
    return OPCODE_BBE_SVNX16_I;
  if (Field_fld_f1_s0_st_21_16_Slot_f1_s0_st_get (insn) == 12)
    return OPCODE_MOVI;
  if (Field_fld_f1_s0_st_21_17_Slot_f1_s0_st_get (insn) == 0)
    return OPCODE_BBE_SVNX16F_I;
  if (Field_fld_f1_s0_st_21_17_Slot_f1_s0_st_get (insn) == 1)
    return OPCODE_BBE_SVNX16T_I;
  if (Field_fld_f1_s0_st_21_4_Slot_f1_s0_st_get (insn) == 84769)
    return OPCODE_SSA8L;
  if (Field_fld_f1_s0_st_21_4_Slot_f1_s0_st_get (insn) == 84770)
    return OPCODE_SSR;
  if (Field_fld_f1_s0_st_21_4_Slot_f1_s0_st_get (insn) == 84785)
    return OPCODE_SSL;
  if (Field_fld_f1_s0_st_21_8_Slot_f1_s0_st_get (insn) == 5296)
    return OPCODE_NSA;
  if (Field_fld_f1_s0_st_21_8_Slot_f1_s0_st_get (insn) == 5297)
    return OPCODE_NSAU;
  if (Field_fld_f1_s0_st_21_8_Slot_f1_s0_st_get (insn) == 5300 &&
      Field_fld_f1_s0_st_3_0_Slot_f1_s0_st_get (insn) == 0)
    return OPCODE_WUR_CBEGIN;
  if (Field_fld_f1_s0_st_21_8_Slot_f1_s0_st_get (insn) == 5300 &&
      Field_fld_f1_s0_st_3_0_Slot_f1_s0_st_get (insn) == 1)
    return OPCODE_WUR_CEND;
  if (Field_fld_f1_s0_st_21_9_Slot_f1_s0_st_get (insn) == 2649 &&
      Field_fld_f1_s0_st_7_4_Slot_f1_s0_st_get (insn) == 0)
    return OPCODE_SSAI;
  return XTENSA_UNDEFINED;
}

static int
Slot_f3_s0_st_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f3_s0_st_19_0_Slot_f3_s0_st_get (insn) == 524645)
    return OPCODE_NOP;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 88)
    return OPCODE_BBE_SPNX16_X;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 89)
    return OPCODE_BBE_SPNX16_XP;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 90)
    return OPCODE_BBE_SSNX16_XP;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 91)
    return OPCODE_BBE_SVNX16_X;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 92)
    return OPCODE_BBE_SVNX16_XP;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 95)
    return OPCODE_ADD;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 96)
    return OPCODE_MAX;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 97)
    return OPCODE_MAXU;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 98)
    return OPCODE_MIN;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 99)
    return OPCODE_MINU;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 100)
    return OPCODE_MOVEQZ;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 101)
    return OPCODE_MOVGEZ;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 102)
    return OPCODE_MOVLTZ;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 103)
    return OPCODE_MOVNEZ;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 104)
    return OPCODE_MUL16S;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 105)
    return OPCODE_MUL16U;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 106)
    return OPCODE_MULL;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 107)
    return OPCODE_MULSH;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 108)
    return OPCODE_MULUH;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 109)
    return OPCODE_OR;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 110)
    return OPCODE_SRC;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 111)
    return OPCODE_SUB;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 112)
    return OPCODE_SUBX2;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 113)
    return OPCODE_SUBX4;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 114)
    return OPCODE_SUBX8;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 115)
    return OPCODE_XOR;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 116)
    return OPCODE_CLAMPS;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 117)
    return OPCODE_SEXT;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 118)
    return OPCODE_BBE_SPNX16_IP;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 119)
    return OPCODE_BBE_SSNX16_IP;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 120)
    return OPCODE_BBE_SVNX16_IP;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 122)
    return OPCODE_SRLI;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 123 &&
      Field_fld_f3_s0_st_7_7_Slot_f3_s0_st_get (insn) == 1)
    return OPCODE_BBE_SVNX16T_IC;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 123 &&
      Field_fld_f3_s0_st_7_7_Slot_f3_s0_st_get (insn) == 0)
    return OPCODE_BBE_SVNX16F_IC;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 128 &&
      Field_fld_f3_s0_st_7_4_Slot_f3_s0_st_get (insn) == 4)
    return OPCODE_SLL;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 129 &&
      Field_fld_f3_s0_st_7_4_Slot_f3_s0_st_get (insn) == 4)
    return OPCODE_BBE_SVNX16_IC;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 132 &&
      Field_fld_f3_s0_st_3_0_Slot_f3_s0_st_get (insn) == 0)
    return OPCODE_ABS;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 132 &&
      Field_fld_f3_s0_st_3_0_Slot_f3_s0_st_get (insn) == 1)
    return OPCODE_NEG;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 132 &&
      Field_fld_f3_s0_st_3_0_Slot_f3_s0_st_get (insn) == 2)
    return OPCODE_SRA;
  if (Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get (insn) == 132 &&
      Field_fld_f3_s0_st_3_0_Slot_f3_s0_st_get (insn) == 3)
    return OPCODE_SRL;
  if (Field_fld_f3_s0_st_19_14_Slot_f3_s0_st_get (insn) == 19)
    return OPCODE_BBE_SAVNX16_XP;
  if (Field_fld_f3_s0_st_19_14_Slot_f3_s0_st_get (insn) == 21)
    return OPCODE_BBE_SPNX16_I;
  if (Field_fld_f3_s0_st_19_14_Slot_f3_s0_st_get (insn) == 31 &&
      Field_fld_f3_s0_st_11_10_Slot_f3_s0_st_get (insn) == 0)
    return OPCODE_BBE_LALIGN_I;
  if (Field_fld_f3_s0_st_19_14_Slot_f3_s0_st_get (insn) == 31 &&
      Field_fld_f3_s0_st_11_8_Slot_f3_s0_st_get (insn) == 4)
    return OPCODE_BBE_LALIGN_IP;
  if (Field_fld_f3_s0_st_19_14_Slot_f3_s0_st_get (insn) == 31 &&
      Field_fld_f3_s0_st_11_8_Slot_f3_s0_st_get (insn) == 5)
    return OPCODE_BBE_SALIGN_IP;
  if (Field_fld_f3_s0_st_19_14_Slot_f3_s0_st_get (insn) == 32 &&
      Field_fld_f3_s0_st_11_4_Slot_f3_s0_st_get (insn) == 21)
    return OPCODE_BBE_LA_PP;
  if (Field_fld_f3_s0_st_19_14_Slot_f3_s0_st_get (insn) == 32 &&
      Field_fld_f3_s0_st_11_4_Slot_f3_s0_st_get (insn) == 37)
    return OPCODE_BBE_SAPOS_FP;
  if (Field_fld_f3_s0_st_19_14_Slot_f3_s0_st_get (insn) == 32 &&
      Field_fld_f3_s0_st_11_2_Slot_f3_s0_st_get (insn) == 25)
    return OPCODE_BBE_MALIGN;
  if (Field_fld_f3_s0_st_19_14_Slot_f3_s0_st_get (insn) == 32 &&
      Field_fld_f3_s0_st_11_0_Slot_f3_s0_st_get (insn) == 356)
    return OPCODE_BBE_ZALIGN;
  if (Field_fld_f3_s0_st_19_14_Slot_f3_s0_st_get (insn) == 32 &&
      Field_fld_f3_s0_st_7_4_Slot_f3_s0_st_get (insn) == 1)
    return OPCODE_BBE_SANX16_IP;
  if (Field_fld_f3_s0_st_19_14_Slot_f3_s0_st_get (insn) == 32 &&
      Field_fld_f3_s0_st_11_4_Slot_f3_s0_st_get (insn) == 5)
    return OPCODE_BBE_LAPOS_PC;
  if (Field_fld_f3_s0_st_19_14_Slot_f3_s0_st_get (insn) == 32 &&
      Field_fld_f3_s0_st_7_4_Slot_f3_s0_st_get (insn) == 0)
    return OPCODE_BBE_SANX16_IC;
  if (Field_fld_f3_s0_st_19_16_Slot_f3_s0_st_get (insn) == 0)
    return OPCODE_L32I;
  if (Field_fld_f3_s0_st_19_16_Slot_f3_s0_st_get (insn) == 1)
    return OPCODE_S32I;
  if (Field_fld_f3_s0_st_19_16_Slot_f3_s0_st_get (insn) == 2)
    return OPCODE_BBE_SVNX16_I;
  if (Field_fld_f3_s0_st_19_4_Slot_f3_s0_st_get (insn) == 32821)
    return OPCODE_SSR;
  if (Field_fld_f3_s0_st_19_4_Slot_f3_s0_st_get (insn) == 32869)
    return OPCODE_SSA8L;
  if (Field_fld_f3_s0_st_19_4_Slot_f3_s0_st_get (insn) == 32885)
    return OPCODE_SSL;
  if (Field_fld_f3_s0_st_19_8_Slot_f3_s0_st_get (insn) == 1990)
    return OPCODE_NSA;
  if (Field_fld_f3_s0_st_19_8_Slot_f3_s0_st_get (insn) == 2006)
    return OPCODE_NSAU;
  if (Field_fld_f3_s0_st_19_8_Slot_f3_s0_st_get (insn) == 2022 &&
      Field_fld_f3_s0_st_3_0_Slot_f3_s0_st_get (insn) == 0)
    return OPCODE_WUR_CBEGIN;
  if (Field_fld_f3_s0_st_19_8_Slot_f3_s0_st_get (insn) == 2038 &&
      Field_fld_f3_s0_st_3_0_Slot_f3_s0_st_get (insn) == 0)
    return OPCODE_WUR_CEND;
  if (Field_fld_f3_s0_st_19_9_Slot_f3_s0_st_get (insn) == 1026 &&
      Field_fld_f3_s0_st_7_4_Slot_f3_s0_st_get (insn) == 5)
    return OPCODE_SSAI;
  return XTENSA_UNDEFINED;
}

static int
Slot_f4_s0_ldst_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f4_s0_ldst_22_0_Slot_f4_s0_ldst_get (insn) == 2655045)
    return OPCODE_NOP;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 577)
    return OPCODE_BBE_LPNX16_X;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 578)
    return OPCODE_BBE_LPNX16_XP;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 579)
    return OPCODE_BBE_LSNX16_X;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 580)
    return OPCODE_BBE_LSNX16_XP;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 581)
    return OPCODE_BBE_LVNX16_X;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 582)
    return OPCODE_BBE_LVNX16_XP;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 583)
    return OPCODE_BBE_SPNX16_X;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 584)
    return OPCODE_BBE_SPNX16_XP;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 585)
    return OPCODE_BBE_SSNX16_X;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 586)
    return OPCODE_BBE_SSNX16_XP;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 587)
    return OPCODE_BBE_SVNX16_X;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 588)
    return OPCODE_BBE_SVNX16_XP;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 591)
    return OPCODE_ADD;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 592)
    return OPCODE_ADDX2;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 593)
    return OPCODE_ADDX4;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 594)
    return OPCODE_ADDX8;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 595)
    return OPCODE_AND;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 596)
    return OPCODE_MAX;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 597)
    return OPCODE_MAXU;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 598)
    return OPCODE_MIN;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 599)
    return OPCODE_MINU;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 600)
    return OPCODE_MOVEQZ;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 601)
    return OPCODE_MOVGEZ;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 602)
    return OPCODE_MOVLTZ;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 603)
    return OPCODE_MOVNEZ;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 604)
    return OPCODE_MUL16S;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 605)
    return OPCODE_MUL16U;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 606)
    return OPCODE_MULL;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 607)
    return OPCODE_MULSH;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 608)
    return OPCODE_MULUH;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 609)
    return OPCODE_OR;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 610)
    return OPCODE_SRC;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 611)
    return OPCODE_SUB;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 612)
    return OPCODE_SUBX2;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 613)
    return OPCODE_SUBX4;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 614)
    return OPCODE_SUBX8;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 615)
    return OPCODE_XOR;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 616)
    return OPCODE_CLAMPS;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 617)
    return OPCODE_SEXT;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 618)
    return OPCODE_BBE_LPNX16_IP;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 619)
    return OPCODE_BBE_LSNX16_IP;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 620)
    return OPCODE_BBE_LVNX16_IP;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 621)
    return OPCODE_BBE_SPNX16_IP;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 622)
    return OPCODE_BBE_SSNX16_IP;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 623)
    return OPCODE_BBE_SVNX16_IP;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 625)
    return OPCODE_SRLI;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 626)
    return OPCODE_BBE_ADDNX16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 627)
    return OPCODE_BBE_ADDSNX16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 628)
    return OPCODE_BBE_ANDNX16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 629)
    return OPCODE_BBE_MAXNX16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 630)
    return OPCODE_BBE_MAXUNX16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 631)
    return OPCODE_BBE_MINNX16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 632)
    return OPCODE_BBE_MINUNX16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 633)
    return OPCODE_BBE_NANDNX16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 634)
    return OPCODE_BBE_ORNX16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 635)
    return OPCODE_BBE_SUBNX16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 636)
    return OPCODE_BBE_SUBSNX16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 637)
    return OPCODE_BBE_XORNX16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 638)
    return OPCODE_BBE_REPNX16_S0;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 639)
    return OPCODE_BBE_SELSNX16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 672 &&
      Field_fld_f4_s0_ldst_7_1_Slot_f4_s0_ldst_get (insn) == 81)
    return OPCODE_SSAI;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 672 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 8)
    return OPCODE_SLL;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 672 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 9)
    return OPCODE_BBE_MOVAV16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 673 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 8)
    return OPCODE_BBE_LVNX16_IC;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 673 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 9)
    return OPCODE_BBE_MOVAV16C;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 674 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 8)
    return OPCODE_BBE_SVNX16_IC;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 674 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 9)
    return OPCODE_BBE_MOVAVU16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 680 &&
      Field_fld_f4_s0_ldst_3_3_Slot_f4_s0_ldst_get (insn) == 1)
    return OPCODE_BBE_REPNX16C_S0;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 681 &&
      Field_fld_f4_s0_ldst_3_3_Slot_f4_s0_ldst_get (insn) == 1)
    return OPCODE_BBE_SELSNX16C;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 682 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 8)
    return OPCODE_ABS;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 682 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 9)
    return OPCODE_NEG;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 682 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 10)
    return OPCODE_SRA;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 682 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 11)
    return OPCODE_SRL;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 682 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 14)
    return OPCODE_BBE_CONJNX16C;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 682 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 15)
    return OPCODE_BBE_CONJSNX16C;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 682 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 12)
    return OPCODE_BBE_ABSNX16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 682 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 13)
    return OPCODE_BBE_ABSSNX16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 683 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 8)
    return OPCODE_BBE_MOVVV;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 683 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 11)
    return OPCODE_BBE_NOTNX16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 683 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 9)
    return OPCODE_BBE_NEGNX16;
  if (Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get (insn) == 683 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 10)
    return OPCODE_BBE_NEGSNX16;
  if (Field_fld_f4_s0_ldst_22_13_Slot_f4_s0_ldst_get (insn) == 282)
    return OPCODE_SLLI;
  if (Field_fld_f4_s0_ldst_22_13_Slot_f4_s0_ldst_get (insn) == 283)
    return OPCODE_SRAI;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 132)
    return OPCODE_BBE_LAVNX16_XP;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 133)
    return OPCODE_BBE_SAVNX16_XP;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 135)
    return OPCODE_BBE_LPNX16_I;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 136)
    return OPCODE_BBE_LSNX16_I;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 137)
    return OPCODE_BBE_LV4X16_I;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 138)
    return OPCODE_BBE_SPNX16_I;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 139)
    return OPCODE_BBE_SSNX16_I;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 140)
    return OPCODE_BBE_SV4X16_I;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 160 &&
      Field_fld_f4_s0_ldst_11_8_Slot_f4_s0_ldst_get (insn) == 2)
    return OPCODE_BBE_LALIGN_IP;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 160 &&
      Field_fld_f4_s0_ldst_11_8_Slot_f4_s0_ldst_get (insn) == 3)
    return OPCODE_BBE_SALIGN_IP;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 162 &&
      Field_fld_f4_s0_ldst_11_4_Slot_f4_s0_ldst_get (insn) == 49)
    return OPCODE_BBE_LA_PP;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 162 &&
      Field_fld_f4_s0_ldst_11_4_Slot_f4_s0_ldst_get (insn) == 50)
    return OPCODE_BBE_SAPOS_FP;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 162 &&
      Field_fld_f4_s0_ldst_11_2_Slot_f4_s0_ldst_get (insn) == 208)
    return OPCODE_BBE_MALIGN;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 162 &&
      Field_fld_f4_s0_ldst_11_0_Slot_f4_s0_ldst_get (insn) == 836)
    return OPCODE_BBE_ZALIGN;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 162 &&
      Field_fld_f4_s0_ldst_11_4_Slot_f4_s0_ldst_get (insn) == 48)
    return OPCODE_BBE_LAPOS_PC;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 168 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 7)
    return OPCODE_BBE_LANX16_IP;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 168 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 6)
    return OPCODE_BBE_LANX16_IC;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 169 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 7)
    return OPCODE_BBE_SANX16_IP;
  if (Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get (insn) == 169 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 6)
    return OPCODE_BBE_SANX16_IC;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 38)
    return OPCODE_BBE_MOVIDXINX16T;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 39)
    return OPCODE_BBE_MOVIDXNX16F;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 40)
    return OPCODE_BBE_MOVIDXNX16T;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 41)
    return OPCODE_BBE_LVNX16F_X;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 42)
    return OPCODE_BBE_LVNX16F_XP;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 43)
    return OPCODE_BBE_LVNX16T_X;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 44)
    return OPCODE_BBE_LVNX16T_XP;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 45)
    return OPCODE_BBE_SVNX16F_X;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 46)
    return OPCODE_BBE_SVNX16F_XP;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 47)
    return OPCODE_BBE_SVNX16T_X;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 48)
    return OPCODE_BBE_SVNX16T_XP;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 49)
    return OPCODE_BBE_LVNX16F_IP;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 50)
    return OPCODE_BBE_LVNX16T_IP;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 51)
    return OPCODE_BBE_SVNX16F_IP;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 52)
    return OPCODE_BBE_SVNX16T_IP;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 53)
    return OPCODE_BBE_ADDNX16F;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 54)
    return OPCODE_BBE_ADDNX16T;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 55)
    return OPCODE_BBE_ADDSNX16F;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 56)
    return OPCODE_BBE_ADDSNX16T;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 57)
    return OPCODE_BBE_BMAXNX16;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 58)
    return OPCODE_BBE_BMINNX16;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 59)
    return OPCODE_BBE_MAXNX16F;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 60)
    return OPCODE_BBE_MAXNX16T;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 61)
    return OPCODE_BBE_MOVNX16T;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 62)
    return OPCODE_BBE_SUBNX16F;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 63)
    return OPCODE_BBE_SUBNX16T;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 64)
    return OPCODE_BBE_SUBSNX16F;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 65)
    return OPCODE_BBE_SUBSNX16T;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 71 &&
      Field_fld_f4_s0_ldst_7_6_Slot_f4_s0_ldst_get (insn) == 1)
    return OPCODE_BBE_SBN_I;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 71 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 13)
    return OPCODE_BBE_SBN_IP;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 71 &&
      Field_fld_f4_s0_ldst_7_6_Slot_f4_s0_ldst_get (insn) == 0)
    return OPCODE_BBE_SBN_2_I;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 71 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 12)
    return OPCODE_BBE_SBN_2_IP;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 71 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 14)
    return OPCODE_BBE_EQNX16;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 71 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 9)
    return OPCODE_BBE_LVNX16T_IC;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 71 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 11)
    return OPCODE_BBE_SVNX16T_IC;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 71 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 15)
    return OPCODE_BBE_EQNX16C;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 71 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 8)
    return OPCODE_BBE_LVNX16F_IC;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 71 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 10)
    return OPCODE_BBE_SVNX16F_IC;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 84 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 2)
    return OPCODE_BBE_LTNX16;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 84 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 0)
    return OPCODE_BBE_LENX16;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 84 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 4)
    return OPCODE_BBE_NEQNX16;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 84 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 3)
    return OPCODE_BBE_LTUNX16;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 84 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 1)
    return OPCODE_BBE_LEUNX16;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 84 &&
      Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get (insn) == 5)
    return OPCODE_BBE_NEQNX16C;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 85 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 5)
    return OPCODE_BBE_NEGNX16T;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 85 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 4)
    return OPCODE_BBE_NEGNX16F;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 85 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 7)
    return OPCODE_BBE_NEGSNX16T;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 85 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 6)
    return OPCODE_BBE_NEGSNX16F;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 85 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 1)
    return OPCODE_BBE_CONJNX16CT;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 85 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 0)
    return OPCODE_BBE_CONJNX16CF;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 85 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 3)
    return OPCODE_BBE_CONJSNX16CT;
  if (Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get (insn) == 85 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 2)
    return OPCODE_BBE_CONJSNX16CF;
  if (Field_fld_f4_s0_ldst_22_16_Slot_f4_s0_ldst_get (insn) == 8)
    return OPCODE_L16SI;
  if (Field_fld_f4_s0_ldst_22_16_Slot_f4_s0_ldst_get (insn) == 9)
    return OPCODE_L16UI;
  if (Field_fld_f4_s0_ldst_22_16_Slot_f4_s0_ldst_get (insn) == 10)
    return OPCODE_L32I;
  if (Field_fld_f4_s0_ldst_22_16_Slot_f4_s0_ldst_get (insn) == 11)
    return OPCODE_L8UI;
  if (Field_fld_f4_s0_ldst_22_16_Slot_f4_s0_ldst_get (insn) == 12)
    return OPCODE_S16I;
  if (Field_fld_f4_s0_ldst_22_16_Slot_f4_s0_ldst_get (insn) == 13)
    return OPCODE_S32I;
  if (Field_fld_f4_s0_ldst_22_16_Slot_f4_s0_ldst_get (insn) == 14)
    return OPCODE_S8I;
  if (Field_fld_f4_s0_ldst_22_16_Slot_f4_s0_ldst_get (insn) == 15)
    return OPCODE_BBE_LVNX16_I;
  if (Field_fld_f4_s0_ldst_22_16_Slot_f4_s0_ldst_get (insn) == 16)
    return OPCODE_BBE_SVNX16_I;
  if (Field_fld_f4_s0_ldst_22_16_Slot_f4_s0_ldst_get (insn) == 18)
    return OPCODE_MOVI;
  if (Field_fld_f4_s0_ldst_22_17_Slot_f4_s0_ldst_get (insn) == 0)
    return OPCODE_BBE_LVNX16F_I;
  if (Field_fld_f4_s0_ldst_22_17_Slot_f4_s0_ldst_get (insn) == 1)
    return OPCODE_BBE_LVNX16T_I;
  if (Field_fld_f4_s0_ldst_22_17_Slot_f4_s0_ldst_get (insn) == 2)
    return OPCODE_BBE_SVNX16F_I;
  if (Field_fld_f4_s0_ldst_22_17_Slot_f4_s0_ldst_get (insn) == 3)
    return OPCODE_BBE_SVNX16T_I;
  if (Field_fld_f4_s0_ldst_22_17_Slot_f4_s0_ldst_get (insn) == 20 &&
      Field_fld_f4_s0_ldst_14_14_Slot_f4_s0_ldst_get (insn) == 0 &&
      Field_fld_f4_s0_ldst_11_8_Slot_f4_s0_ldst_get (insn) == 0)
    return OPCODE_BBE_LALIGN_I;
  if (Field_fld_f4_s0_ldst_22_17_Slot_f4_s0_ldst_get (insn) == 20 &&
      Field_fld_f4_s0_ldst_14_14_Slot_f4_s0_ldst_get (insn) == 0 &&
      Field_fld_f4_s0_ldst_11_8_Slot_f4_s0_ldst_get (insn) == 1)
    return OPCODE_BBE_SALIGN_I;
  if (Field_fld_f4_s0_ldst_22_4_Slot_f4_s0_ldst_get (insn) == 165939)
    return OPCODE_SSA8L;
  if (Field_fld_f4_s0_ldst_22_4_Slot_f4_s0_ldst_get (insn) == 166195)
    return OPCODE_SSL;
  if (Field_fld_f4_s0_ldst_22_4_Slot_f4_s0_ldst_get (insn) == 166451)
    return OPCODE_SSR;
  if (Field_fld_f4_s0_ldst_22_8_Slot_f4_s0_ldst_get (insn) == 10370)
    return OPCODE_NSA;
  if (Field_fld_f4_s0_ldst_22_8_Slot_f4_s0_ldst_get (insn) == 10386)
    return OPCODE_NSAU;
  if (Field_fld_f4_s0_ldst_22_8_Slot_f4_s0_ldst_get (insn) == 10402 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 0)
    return OPCODE_WUR_CBEGIN;
  if (Field_fld_f4_s0_ldst_22_8_Slot_f4_s0_ldst_get (insn) == 10402 &&
      Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get (insn) == 1)
    return OPCODE_WUR_CEND;
  return XTENSA_UNDEFINED;
}

static int
Slot_f6_s0_st_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f6_s0_st_18_0_Slot_f6_s0_st_get (insn) == 361392)
    return OPCODE_NOP;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 48)
    return OPCODE_BBE_SPNX16_X;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 49)
    return OPCODE_BBE_SPNX16_XP;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 50)
    return OPCODE_BBE_SSNX16_X;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 51)
    return OPCODE_BBE_SSNX16_XP;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 52)
    return OPCODE_BBE_SVNX16_X;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 53)
    return OPCODE_BBE_SVNX16_XP;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 56)
    return OPCODE_ADD;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 57)
    return OPCODE_ADDX2;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 58)
    return OPCODE_ADDX4;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 59)
    return OPCODE_ADDX8;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 60)
    return OPCODE_AND;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 61)
    return OPCODE_MAX;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 62)
    return OPCODE_MAXU;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 63)
    return OPCODE_MIN;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 64)
    return OPCODE_MINU;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 65)
    return OPCODE_MOVEQZ;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 66)
    return OPCODE_MOVGEZ;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 67)
    return OPCODE_MOVLTZ;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 68)
    return OPCODE_MOVNEZ;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 69)
    return OPCODE_MUL16S;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 70)
    return OPCODE_MUL16U;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 71)
    return OPCODE_MULL;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 72)
    return OPCODE_MULSH;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 73)
    return OPCODE_MULUH;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 74)
    return OPCODE_OR;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 75)
    return OPCODE_SRC;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 76)
    return OPCODE_SUB;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 77)
    return OPCODE_SUBX2;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 78)
    return OPCODE_SUBX4;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 79)
    return OPCODE_SUBX8;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 80)
    return OPCODE_XOR;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 81)
    return OPCODE_CLAMPS;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 82)
    return OPCODE_SEXT;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 83)
    return OPCODE_BBE_SPNX16_IP;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 84)
    return OPCODE_BBE_SSNX16_IP;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 85)
    return OPCODE_SRLI;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 86 &&
      Field_fld_f6_s0_st_7_7_Slot_f6_s0_st_get (insn) == 1)
    return OPCODE_BBE_SVNX16T_IC;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 86 &&
      Field_fld_f6_s0_st_7_7_Slot_f6_s0_st_get (insn) == 0)
    return OPCODE_BBE_SVNX16F_IC;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 87 &&
      Field_fld_f6_s0_st_3_0_Slot_f6_s0_st_get (insn) == 0)
    return OPCODE_ABS;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 87 &&
      Field_fld_f6_s0_st_3_0_Slot_f6_s0_st_get (insn) == 1)
    return OPCODE_NEG;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 87 &&
      Field_fld_f6_s0_st_3_0_Slot_f6_s0_st_get (insn) == 2)
    return OPCODE_SRA;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 87 &&
      Field_fld_f6_s0_st_3_0_Slot_f6_s0_st_get (insn) == 3)
    return OPCODE_SRL;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 88 &&
      Field_fld_f6_s0_st_7_1_Slot_f6_s0_st_get (insn) == 80)
    return OPCODE_SSAI;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 88 &&
      Field_fld_f6_s0_st_7_4_Slot_f6_s0_st_get (insn) == 2)
    return OPCODE_SLL;
  if (Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get (insn) == 88 &&
      Field_fld_f6_s0_st_7_4_Slot_f6_s0_st_get (insn) == 3)
    return OPCODE_BBE_SVNX16_IC;
  if (Field_fld_f6_s0_st_18_13_Slot_f6_s0_st_get (insn) == 8)
    return OPCODE_BBX_SVNX24_IP;
  if (Field_fld_f6_s0_st_18_13_Slot_f6_s0_st_get (insn) == 22)
    return OPCODE_SLLI;
  if (Field_fld_f6_s0_st_18_13_Slot_f6_s0_st_get (insn) == 23)
    return OPCODE_SRAI;
  if (Field_fld_f6_s0_st_18_13_Slot_f6_s0_st_get (insn) == 27)
    return OPCODE_BBX_SVNX24U_XP;
  if (Field_fld_f6_s0_st_18_13_Slot_f6_s0_st_get (insn) == 49)
    return OPCODE_BBX_SVNX24U_X;
  if (Field_fld_f6_s0_st_18_13_Slot_f6_s0_st_get (insn) == 50)
    return OPCODE_BBX_SVNX24_X;
  if (Field_fld_f6_s0_st_18_13_Slot_f6_s0_st_get (insn) == 51)
    return OPCODE_BBX_SVNX24_XP;
  if (Field_fld_f6_s0_st_18_13_Slot_f6_s0_st_get (insn) == 52)
    return OPCODE_BBX_SLV128_I;
  if (Field_fld_f6_s0_st_18_13_Slot_f6_s0_st_get (insn) == 53)
    return OPCODE_BBX_SVNX24U_I;
  if (Field_fld_f6_s0_st_18_13_Slot_f6_s0_st_get (insn) == 54)
    return OPCODE_BBX_SVNX24U_IP;
  if (Field_fld_f6_s0_st_18_13_Slot_f6_s0_st_get (insn) == 55)
    return OPCODE_BBX_SVNX24_I;
  if (Field_fld_f6_s0_st_18_14_Slot_f6_s0_st_get (insn) == 10)
    return OPCODE_BBE_SSNX16_I;
  if (Field_fld_f6_s0_st_18_15_Slot_f6_s0_st_get (insn) == 4)
    return OPCODE_BBE_SVNX16F_IP;
  if (Field_fld_f6_s0_st_18_15_Slot_f6_s0_st_get (insn) == 11 &&
      Field_fld_f6_s0_st_6_4_Slot_f6_s0_st_get (insn) == 0)
    return OPCODE_BBE_SVNX16_IP;
  if (Field_fld_f6_s0_st_18_16_Slot_f6_s0_st_get (insn) == 0)
    return OPCODE_BBE_SVNX16_I;
  if (Field_fld_f6_s0_st_18_4_Slot_f6_s0_st_get (insn) == 22539)
    return OPCODE_SSA8L;
  if (Field_fld_f6_s0_st_18_4_Slot_f6_s0_st_get (insn) == 22555)
    return OPCODE_SSL;
  if (Field_fld_f6_s0_st_18_4_Slot_f6_s0_st_get (insn) == 22571)
    return OPCODE_SSR;
  if (Field_fld_f6_s0_st_18_8_Slot_f6_s0_st_get (insn) == 1536)
    return OPCODE_NSA;
  if (Field_fld_f6_s0_st_18_8_Slot_f6_s0_st_get (insn) == 1537)
    return OPCODE_NSAU;
  if (Field_fld_f6_s0_st_18_8_Slot_f6_s0_st_get (insn) == 1538 &&
      Field_fld_f6_s0_st_3_0_Slot_f6_s0_st_get (insn) == 0)
    return OPCODE_WUR_CBEGIN;
  if (Field_fld_f6_s0_st_18_8_Slot_f6_s0_st_get (insn) == 1539 &&
      Field_fld_f6_s0_st_3_0_Slot_f6_s0_st_get (insn) == 0)
    return OPCODE_WUR_CEND;
  return XTENSA_UNDEFINED;
}

static int
Slot_f2_s0_ldst_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f2_s0_ldst_19_0_Slot_f2_s0_ldst_get (insn) == 750384)
    return OPCODE_NOP;
  if (Field_fld_f2_s0_ldst_19_10_Slot_f2_s0_ldst_get (insn) == 732 &&
      Field_fld_f2_s0_ldst_7_7_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_BBX_MOVL2A;
  if (Field_fld_f2_s0_ldst_19_11_Slot_f2_s0_ldst_get (insn) == 370 &&
      Field_fld_f2_s0_ldst_3_2_Slot_f2_s0_ldst_get (insn) == 2)
    return OPCODE_BBX_MOVSL2N;
  if (Field_fld_f2_s0_ldst_19_11_Slot_f2_s0_ldst_get (insn) == 370 &&
      Field_fld_f2_s0_ldst_3_2_Slot_f2_s0_ldst_get (insn) == 0)
    return OPCODE_BBX_MOVHL2N;
  if (Field_fld_f2_s0_ldst_19_11_Slot_f2_s0_ldst_get (insn) == 370 &&
      Field_fld_f2_s0_ldst_3_2_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_BBX_MOVLL2N;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 133)
    return OPCODE_BBE_LPNX16_X;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 134)
    return OPCODE_BBE_LPNX16_XP;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 135)
    return OPCODE_BBE_LSNX16_X;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 136)
    return OPCODE_BBE_LSNX16_XP;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 137)
    return OPCODE_BBE_LVNX16_X;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 138)
    return OPCODE_BBE_LVNX16_XP;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 139)
    return OPCODE_BBE_SPNX16_X;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 140)
    return OPCODE_BBE_SPNX16_XP;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 141)
    return OPCODE_BBE_SSNX16_XP;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 142)
    return OPCODE_BBE_SVNX16_X;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 143)
    return OPCODE_BBE_SVNX16_XP;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 144)
    return OPCODE_MAX;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 145)
    return OPCODE_MAXU;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 146)
    return OPCODE_MIN;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 147)
    return OPCODE_MINU;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 148)
    return OPCODE_MOVEQZ;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 149)
    return OPCODE_MOVGEZ;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 150)
    return OPCODE_MOVLTZ;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 151)
    return OPCODE_MOVNEZ;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 152)
    return OPCODE_MUL16S;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 153)
    return OPCODE_MUL16U;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 154)
    return OPCODE_MULL;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 155)
    return OPCODE_MULSH;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 156)
    return OPCODE_MULUH;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 157)
    return OPCODE_OR;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 158)
    return OPCODE_SRC;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 159)
    return OPCODE_SUB;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 160)
    return OPCODE_SUBX2;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 161)
    return OPCODE_SUBX4;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 162)
    return OPCODE_SUBX8;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 163)
    return OPCODE_XOR;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 164)
    return OPCODE_CLAMPS;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 165)
    return OPCODE_SEXT;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 166)
    return OPCODE_BBE_LPNX16_IP;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 167)
    return OPCODE_BBE_LSNX16_IP;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 168)
    return OPCODE_BBE_LVNX16_IP;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 169)
    return OPCODE_BBE_SPNX16_IP;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 170)
    return OPCODE_BBE_SSNX16_IP;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 171)
    return OPCODE_BBE_SVNX16_IP;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 172)
    return OPCODE_SRLI;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 173)
    return OPCODE_BBE_REPNX16_S0;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 174)
    return OPCODE_BBE_SELSNX16;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 175 &&
      Field_fld_f2_s0_ldst_3_3_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_BBE_CONJNX16CT;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 175 &&
      Field_fld_f2_s0_ldst_3_3_Slot_f2_s0_ldst_get (insn) == 0)
    return OPCODE_BBE_CONJNX16CF;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 176 &&
      Field_fld_f2_s0_ldst_3_3_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_BBE_CONJSNX16CT;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 176 &&
      Field_fld_f2_s0_ldst_3_3_Slot_f2_s0_ldst_get (insn) == 0)
    return OPCODE_BBE_CONJSNX16CF;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 177 &&
      Field_fld_f2_s0_ldst_3_3_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_BBE_NEGNX16T;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 177 &&
      Field_fld_f2_s0_ldst_3_3_Slot_f2_s0_ldst_get (insn) == 0)
    return OPCODE_BBE_NEGNX16F;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 178 &&
      Field_fld_f2_s0_ldst_3_3_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_BBE_NEGSNX16T;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 178 &&
      Field_fld_f2_s0_ldst_3_3_Slot_f2_s0_ldst_get (insn) == 0)
    return OPCODE_BBE_NEGSNX16F;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 179 &&
      Field_fld_f2_s0_ldst_3_3_Slot_f2_s0_ldst_get (insn) == 0)
    return OPCODE_BBE_REPNX16C_S0;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 179 &&
      Field_fld_f2_s0_ldst_3_3_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_BBE_SELSNX16C;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 180 &&
      Field_fld_f2_s0_ldst_7_7_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_BBE_LVNX16T_IC;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 180 &&
      Field_fld_f2_s0_ldst_7_7_Slot_f2_s0_ldst_get (insn) == 0)
    return OPCODE_BBE_LVNX16F_IC;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 181 &&
      Field_fld_f2_s0_ldst_7_7_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_BBE_SVNX16T_IC;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 181 &&
      Field_fld_f2_s0_ldst_7_7_Slot_f2_s0_ldst_get (insn) == 0)
    return OPCODE_BBE_SVNX16F_IC;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 182 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 0)
    return OPCODE_ABS;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 182 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_NEG;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 182 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 2)
    return OPCODE_SRA;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 182 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 3)
    return OPCODE_SRL;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 182 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 8)
    return OPCODE_BBE_MOVVV;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 182 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 11)
    return OPCODE_BBE_NOTNX16;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 182 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 9)
    return OPCODE_BBE_NEGNX16;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 182 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 10)
    return OPCODE_BBE_NEGSNX16;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 182 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 6)
    return OPCODE_BBE_CONJNX16C;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 182 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 7)
    return OPCODE_BBE_CONJSNX16C;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 182 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 4)
    return OPCODE_BBE_ABSNX16;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 182 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 5)
    return OPCODE_BBE_ABSSNX16;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 183 &&
      Field_fld_f2_s0_ldst_7_5_Slot_f2_s0_ldst_get (insn) == 2 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 0)
    return OPCODE_SSAI;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 183 &&
      Field_fld_f2_s0_ldst_7_4_Slot_f2_s0_ldst_get (insn) == 0)
    return OPCODE_SLL;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 183 &&
      Field_fld_f2_s0_ldst_7_4_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_BBE_LVNX16_IC;
  if (Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get (insn) == 183 &&
      Field_fld_f2_s0_ldst_7_4_Slot_f2_s0_ldst_get (insn) == 2)
    return OPCODE_BBE_SVNX16_IC;
  if (Field_fld_f2_s0_ldst_19_13_Slot_f2_s0_ldst_get (insn) == 93)
    return OPCODE_BBX_LVNX24_XP;
  if (Field_fld_f2_s0_ldst_19_13_Slot_f2_s0_ldst_get (insn) == 95)
    return OPCODE_BBX_LVNX24_X;
  if (Field_fld_f2_s0_ldst_19_13_Slot_f2_s0_ldst_get (insn) == 96)
    return OPCODE_BBX_SVNX24U_X;
  if (Field_fld_f2_s0_ldst_19_13_Slot_f2_s0_ldst_get (insn) == 97)
    return OPCODE_BBX_SVNX24U_XP;
  if (Field_fld_f2_s0_ldst_19_13_Slot_f2_s0_ldst_get (insn) == 98)
    return OPCODE_BBX_SVNX24U_IP;
  if (Field_fld_f2_s0_ldst_19_13_Slot_f2_s0_ldst_get (insn) == 99)
    return OPCODE_BBX_SVNX24_IP;
  if (Field_fld_f2_s0_ldst_19_13_Slot_f2_s0_ldst_get (insn) == 102)
    return OPCODE_BBX_LVNX24_I;
  if (Field_fld_f2_s0_ldst_19_13_Slot_f2_s0_ldst_get (insn) == 103)
    return OPCODE_BBX_LVNX24_IP;
  if (Field_fld_f2_s0_ldst_19_13_Slot_f2_s0_ldst_get (insn) == 104)
    return OPCODE_BBX_SVNX24_X;
  if (Field_fld_f2_s0_ldst_19_13_Slot_f2_s0_ldst_get (insn) == 105)
    return OPCODE_BBX_SVNX24_XP;
  if (Field_fld_f2_s0_ldst_19_13_Slot_f2_s0_ldst_get (insn) == 106)
    return OPCODE_BBX_SVNX24U_I;
  if (Field_fld_f2_s0_ldst_19_13_Slot_f2_s0_ldst_get (insn) == 107)
    return OPCODE_BBX_SVNX24_I;
  if (Field_fld_f2_s0_ldst_19_13_Slot_f2_s0_ldst_get (insn) == 110)
    return OPCODE_BBX_SLV128_I;
  if (Field_fld_f2_s0_ldst_19_14_Slot_f2_s0_ldst_get (insn) == 32)
    return OPCODE_BBE_LSNX16_I;
  if (Field_fld_f2_s0_ldst_19_14_Slot_f2_s0_ldst_get (insn) == 56 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 3)
    return OPCODE_BBX_MOVL2L;
  if (Field_fld_f2_s0_ldst_19_14_Slot_f2_s0_ldst_get (insn) == 56 &&
      Field_fld_f2_s0_ldst_9_8_Slot_f2_s0_ldst_get (insn) == 0 &&
      Field_fld_f2_s0_ldst_6_3_Slot_f2_s0_ldst_get (insn) == 3)
    return OPCODE_BBX_MOVI2L;
  if (Field_fld_f2_s0_ldst_19_14_Slot_f2_s0_ldst_get (insn) == 57 &&
      Field_fld_f2_s0_ldst_9_9_Slot_f2_s0_ldst_get (insn) == 1 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 3)
    return OPCODE_BBX_MOVN2L;
  if (Field_fld_f2_s0_ldst_19_14_Slot_f2_s0_ldst_get (insn) == 57 &&
      Field_fld_f2_s0_ldst_9_9_Slot_f2_s0_ldst_get (insn) == 0 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 3)
    return OPCODE_BBX_MOVA2L;
  if (Field_fld_f2_s0_ldst_19_14_Slot_f2_s0_ldst_get (insn) == 58 &&
      Field_fld_f2_s0_ldst_9_9_Slot_f2_s0_ldst_get (insn) == 0 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 3)
    return OPCODE_BBX_MOVUN2L;
  if (Field_fld_f2_s0_ldst_19_16_Slot_f2_s0_ldst_get (insn) == 4)
    return OPCODE_L32I;
  if (Field_fld_f2_s0_ldst_19_16_Slot_f2_s0_ldst_get (insn) == 5)
    return OPCODE_S32I;
  if (Field_fld_f2_s0_ldst_19_16_Slot_f2_s0_ldst_get (insn) == 6)
    return OPCODE_BBE_LVNX16_I;
  if (Field_fld_f2_s0_ldst_19_16_Slot_f2_s0_ldst_get (insn) == 7)
    return OPCODE_BBE_SVNX16_I;
  if (Field_fld_f2_s0_ldst_19_17_Slot_f2_s0_ldst_get (insn) == 0)
    return OPCODE_BBE_LVNX16F_I;
  if (Field_fld_f2_s0_ldst_19_17_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_BBE_LVNX16T_I;
  if (Field_fld_f2_s0_ldst_19_17_Slot_f2_s0_ldst_get (insn) == 7 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 0)
    return OPCODE_BBX_MOVL2LT;
  if (Field_fld_f2_s0_ldst_19_17_Slot_f2_s0_ldst_get (insn) == 7 &&
      Field_fld_f2_s0_ldst_9_9_Slot_f2_s0_ldst_get (insn) == 1 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_BBX_MOVN2LT;
  if (Field_fld_f2_s0_ldst_19_17_Slot_f2_s0_ldst_get (insn) == 7 &&
      Field_fld_f2_s0_ldst_9_9_Slot_f2_s0_ldst_get (insn) == 0 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 2)
    return OPCODE_BBX_MOVUN2LT;
  if (Field_fld_f2_s0_ldst_19_17_Slot_f2_s0_ldst_get (insn) == 7 &&
      Field_fld_f2_s0_ldst_13_11_Slot_f2_s0_ldst_get (insn) == 2 &&
      Field_fld_f2_s0_ldst_3_2_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_BBX_MOVSL2NT;
  if (Field_fld_f2_s0_ldst_19_17_Slot_f2_s0_ldst_get (insn) == 7 &&
      Field_fld_f2_s0_ldst_13_11_Slot_f2_s0_ldst_get (insn) == 0 &&
      Field_fld_f2_s0_ldst_3_2_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_BBX_MOVHL2NT;
  if (Field_fld_f2_s0_ldst_19_17_Slot_f2_s0_ldst_get (insn) == 7 &&
      Field_fld_f2_s0_ldst_13_11_Slot_f2_s0_ldst_get (insn) == 1 &&
      Field_fld_f2_s0_ldst_3_2_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_BBX_MOVLL2NT;
  if (Field_fld_f2_s0_ldst_19_17_Slot_f2_s0_ldst_get (insn) == 7 &&
      Field_fld_f2_s0_ldst_9_8_Slot_f2_s0_ldst_get (insn) == 0 &&
      Field_fld_f2_s0_ldst_6_3_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_BBX_MOVI2LT;
  if (Field_fld_f2_s0_ldst_19_17_Slot_f2_s0_ldst_get (insn) == 7 &&
      Field_fld_f2_s0_ldst_9_9_Slot_f2_s0_ldst_get (insn) == 0 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_BBX_MOVA2LT;
  if (Field_fld_f2_s0_ldst_19_4_Slot_f2_s0_ldst_get (insn) == 46851)
    return OPCODE_SSA8L;
  if (Field_fld_f2_s0_ldst_19_4_Slot_f2_s0_ldst_get (insn) == 46867)
    return OPCODE_SSL;
  if (Field_fld_f2_s0_ldst_19_4_Slot_f2_s0_ldst_get (insn) == 46883)
    return OPCODE_SSR;
  if (Field_fld_f2_s0_ldst_19_8_Slot_f2_s0_ldst_get (insn) == 2944)
    return OPCODE_NSA;
  if (Field_fld_f2_s0_ldst_19_8_Slot_f2_s0_ldst_get (insn) == 2945)
    return OPCODE_NSAU;
  if (Field_fld_f2_s0_ldst_19_8_Slot_f2_s0_ldst_get (insn) == 2946 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 0)
    return OPCODE_WUR_CBEGIN;
  if (Field_fld_f2_s0_ldst_19_8_Slot_f2_s0_ldst_get (insn) == 2946 &&
      Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get (insn) == 1)
    return OPCODE_WUR_CEND;
  if (Field_fld_f2_s0_ldst_19_8_Slot_f2_s0_ldst_get (insn) == 2950)
    return OPCODE_BBX_STS0;
  if (Field_fld_f2_s0_ldst_19_8_Slot_f2_s0_ldst_get (insn) == 2952)
    return OPCODE_BBX_SCRLU;
  if (Field_fld_f2_s0_ldst_19_8_Slot_f2_s0_ldst_get (insn) == 2953)
    return OPCODE_BBX_LDS0;
  if (Field_fld_f2_s0_ldst_19_8_Slot_f2_s0_ldst_get (insn) == 2954)
    return OPCODE_BBX_LCRLU;
  return XTENSA_UNDEFINED;
}

static int
Slot_f0_s2_mul_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f0_s2_mul_18_0_Slot_f0_s2_mul_get (insn) == 366608)
    return OPCODE_NOP;
  if (Field_fld_f0_s2_mul_18_11_Slot_f0_s2_mul_get (insn) == 176 &&
      Field_fld_f0_s2_mul_7_7_Slot_f0_s2_mul_get (insn) == 0)
    return OPCODE_BBE_SQZN;
  if (Field_fld_f0_s2_mul_18_11_Slot_f0_s2_mul_get (insn) == 178 &&
      Field_fld_f0_s2_mul_7_7_Slot_f0_s2_mul_get (insn) == 0)
    return OPCODE_BBE_UNSQZN;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 6)
    return OPCODE_BBE_MULANX16PR;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 7)
    return OPCODE_BBE_MULNX16PR;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 16 &&
      Field_fld_f0_s2_mul_3_3_Slot_f0_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MULANX16CT;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 16 &&
      Field_fld_f0_s2_mul_3_3_Slot_f0_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MULANX16JT;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 17 &&
      Field_fld_f0_s2_mul_3_3_Slot_f0_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MULUSANX16T;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 17 &&
      Field_fld_f0_s2_mul_3_3_Slot_f0_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MULANX16T;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 18 &&
      Field_fld_f0_s2_mul_3_3_Slot_f0_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MULUSRNX16;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 18 &&
      Field_fld_f0_s2_mul_3_3_Slot_f0_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MULUUANX16T;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 19 &&
      Field_fld_f0_s2_mul_3_1_Slot_f0_s2_mul_get (insn) == 2)
    return OPCODE_BBE_MOVVSV;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 19 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 12)
    return OPCODE_BBE_MULANX16;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 19 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 7)
    return OPCODE_BBE_ADDWNX16;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 19 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 6)
    return OPCODE_BBE_ADDWANX16;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 19 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 9)
    return OPCODE_BBE_ADDWUNX16;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 19 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 8)
    return OPCODE_BBE_ADDWUANX16;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 19 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 13)
    return OPCODE_BBE_MULANX16C;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 19 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 14)
    return OPCODE_BBE_MULANX16J;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 19 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 11)
    return OPCODE_BBE_MAGINX16C;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 19 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 10)
    return OPCODE_BBE_MAGIANX16C;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 20 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 13)
    return OPCODE_BBE_MULUUSNX16;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 20 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MULNX16;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 20 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 6)
    return OPCODE_BBE_MULSNX16;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 20 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 12)
    return OPCODE_BBE_MULUUNX16;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 20 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 11)
    return OPCODE_BBE_MULUUANX16;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 20 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 10)
    return OPCODE_BBE_MULUSNX16;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 20 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 9)
    return OPCODE_BBE_MULUSANX16;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 20 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 2)
    return OPCODE_BBE_MULNX16C;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 20 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 3)
    return OPCODE_BBE_MULNX16J;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 20 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 7)
    return OPCODE_BBE_MULSNX16C;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 20 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 8)
    return OPCODE_BBE_MULSNX16J;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 20 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 14)
    return OPCODE_BBE_MOVSWV;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 21 &&
      Field_fld_f0_s2_mul_7_7_Slot_f0_s2_mul_get (insn) == 0 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 7)
    return OPCODE_BBE_MOVPINT40;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 21 &&
      Field_fld_f0_s2_mul_7_7_Slot_f0_s2_mul_get (insn) == 1 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 7)
    return OPCODE_BBE_MOVQINT40;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 21 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 2)
    return OPCODE_BBE_MOVWV;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 21 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MOVW2VL;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 21 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MOVW2VH;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 22 &&
      Field_fld_f0_s2_mul_7_0_Slot_f0_s2_mul_get (insn) == 146)
    return OPCODE_BBE_UNPKSNX16;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 22 &&
      Field_fld_f0_s2_mul_7_0_Slot_f0_s2_mul_get (insn) == 147)
    return OPCODE_BBE_UNPKUNX16;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 22 &&
      Field_fld_f0_s2_mul_7_0_Slot_f0_s2_mul_get (insn) == 131)
    return OPCODE_BBE_UNPKQNX16;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 22 &&
      Field_fld_f0_s2_mul_7_0_Slot_f0_s2_mul_get (insn) == 130)
    return OPCODE_BBE_UNPKPNX16;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 22 &&
      Field_fld_f0_s2_mul_7_7_Slot_f0_s2_mul_get (insn) == 1 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MOVWINT40;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 22 &&
      Field_fld_f0_s2_mul_7_6_Slot_f0_s2_mul_get (insn) == 2 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MOVWINX40;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 22 &&
      Field_fld_f0_s2_mul_7_0_Slot_f0_s2_mul_get (insn) == 209)
    return OPCODE_BBE_MOVWVL;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 22 &&
      Field_fld_f0_s2_mul_7_0_Slot_f0_s2_mul_get (insn) == 193)
    return OPCODE_BBE_MOVSWVL;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 22 &&
      Field_fld_f0_s2_mul_7_0_Slot_f0_s2_mul_get (insn) == 225)
    return OPCODE_BBE_MOVWVLL;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 22 &&
      Field_fld_f0_s2_mul_11_11_Slot_f0_s2_mul_get (insn) == 0 &&
      Field_fld_f0_s2_mul_7_6_Slot_f0_s2_mul_get (insn) == 3 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 2)
    return OPCODE_BBX_MOVUL2W;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 22 &&
      Field_fld_f0_s2_mul_11_11_Slot_f0_s2_mul_get (insn) == 0 &&
      Field_fld_f0_s2_mul_7_6_Slot_f0_s2_mul_get (insn) == 2 &&
      Field_fld_f0_s2_mul_3_3_Slot_f0_s2_mul_get (insn) == 1)
    return OPCODE_BBX_MOVUL2WT;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 22 &&
      Field_fld_f0_s2_mul_11_11_Slot_f0_s2_mul_get (insn) == 1 &&
      Field_fld_f0_s2_mul_7_6_Slot_f0_s2_mul_get (insn) == 3 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 3)
    return OPCODE_BBX_MOVSW2L;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 22 &&
      Field_fld_f0_s2_mul_11_11_Slot_f0_s2_mul_get (insn) == 0 &&
      Field_fld_f0_s2_mul_7_6_Slot_f0_s2_mul_get (insn) == 3 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 3)
    return OPCODE_BBX_MOVLW2L;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 22 &&
      Field_fld_f0_s2_mul_11_11_Slot_f0_s2_mul_get (insn) == 1 &&
      Field_fld_f0_s2_mul_7_6_Slot_f0_s2_mul_get (insn) == 3 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 2)
    return OPCODE_BBX_MVBL2W;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 23 &&
      Field_fld_f0_s2_mul_11_6_Slot_f0_s2_mul_get (insn) == 1 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MOVWW;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 23 &&
      Field_fld_f0_s2_mul_11_4_Slot_f0_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MOVPA32;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 23 &&
      Field_fld_f0_s2_mul_11_4_Slot_f0_s2_mul_get (insn) == 2)
    return OPCODE_BBE_MOVWA32;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 23 &&
      Field_fld_f0_s2_mul_11_4_Slot_f0_s2_mul_get (insn) == 3)
    return OPCODE_BBE_MOVWAU32;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 23 &&
      Field_fld_f0_s2_mul_11_4_Slot_f0_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MOVQA32;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 23 &&
      Field_fld_f0_s2_mul_11_11_Slot_f0_s2_mul_get (insn) == 1 &&
      Field_fld_f0_s2_mul_7_6_Slot_f0_s2_mul_get (insn) == 1 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 1)
    return OPCODE_BBX_MOVL2W;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 23 &&
      Field_fld_f0_s2_mul_11_11_Slot_f0_s2_mul_get (insn) == 1 &&
      Field_fld_f0_s2_mul_7_6_Slot_f0_s2_mul_get (insn) == 0 &&
      Field_fld_f0_s2_mul_3_3_Slot_f0_s2_mul_get (insn) == 1)
    return OPCODE_BBX_MOVL2WT;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 23 &&
      Field_fld_f0_s2_mul_11_11_Slot_f0_s2_mul_get (insn) == 1 &&
      Field_fld_f0_s2_mul_7_6_Slot_f0_s2_mul_get (insn) == 0 &&
      Field_fld_f0_s2_mul_3_3_Slot_f0_s2_mul_get (insn) == 0)
    return OPCODE_BBX_MOVSW2LT;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 23 &&
      Field_fld_f0_s2_mul_11_11_Slot_f0_s2_mul_get (insn) == 1 &&
      Field_fld_f0_s2_mul_7_6_Slot_f0_s2_mul_get (insn) == 1 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 0)
    return OPCODE_BBX_MOVHW2L;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 23 &&
      Field_fld_f0_s2_mul_11_11_Slot_f0_s2_mul_get (insn) == 0 &&
      Field_fld_f0_s2_mul_7_6_Slot_f0_s2_mul_get (insn) == 1 &&
      Field_fld_f0_s2_mul_3_3_Slot_f0_s2_mul_get (insn) == 1)
    return OPCODE_BBX_MOVHW2LT;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 23 &&
      Field_fld_f0_s2_mul_11_11_Slot_f0_s2_mul_get (insn) == 1 &&
      Field_fld_f0_s2_mul_7_6_Slot_f0_s2_mul_get (insn) == 1 &&
      Field_fld_f0_s2_mul_3_3_Slot_f0_s2_mul_get (insn) == 1)
    return OPCODE_BBX_MOVLW2LT;
  if (Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get (insn) == 23 &&
      Field_fld_f0_s2_mul_11_11_Slot_f0_s2_mul_get (insn) == 0 &&
      Field_fld_f0_s2_mul_7_6_Slot_f0_s2_mul_get (insn) == 1 &&
      Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get (insn) == 1)
    return OPCODE_BBX_MVBW2L;
  return XTENSA_UNDEFINED;
}

static int
Slot_f100_s2_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f100_s2_21_0_Slot_f100_s2_get (insn) == 3197137)
    return OPCODE_NOP;
  if (Field_fld_f100_s2_21_12_Slot_f100_s2_get (insn) == 596)
    return OPCODE_ADD_S;
  if (Field_fld_f100_s2_21_12_Slot_f100_s2_get (insn) == 597)
    return OPCODE_DIVN_S;
  if (Field_fld_f100_s2_21_12_Slot_f100_s2_get (insn) == 598)
    return OPCODE_MADDN_S;
  if (Field_fld_f100_s2_21_12_Slot_f100_s2_get (insn) == 599)
    return OPCODE_MADD_S;
  if (Field_fld_f100_s2_21_12_Slot_f100_s2_get (insn) == 604)
    return OPCODE_MOVF_S;
  if (Field_fld_f100_s2_21_12_Slot_f100_s2_get (insn) == 605)
    return OPCODE_MOVT_S;
  if (Field_fld_f100_s2_21_12_Slot_f100_s2_get (insn) == 606)
    return OPCODE_MSUB_S;
  if (Field_fld_f100_s2_21_12_Slot_f100_s2_get (insn) == 607)
    return OPCODE_MUL_S;
  if (Field_fld_f100_s2_21_12_Slot_f100_s2_get (insn) == 706)
    return OPCODE_SUB_S;
  if (Field_fld_f100_s2_21_12_Slot_f100_s2_get (insn) == 707)
    return OPCODE_OEQ_S;
  if (Field_fld_f100_s2_21_12_Slot_f100_s2_get (insn) == 714)
    return OPCODE_OLE_S;
  if (Field_fld_f100_s2_21_12_Slot_f100_s2_get (insn) == 715)
    return OPCODE_OLT_S;
  if (Field_fld_f100_s2_21_12_Slot_f100_s2_get (insn) == 722)
    return OPCODE_UEQ_S;
  if (Field_fld_f100_s2_21_12_Slot_f100_s2_get (insn) == 723)
    return OPCODE_ULE_S;
  if (Field_fld_f100_s2_21_12_Slot_f100_s2_get (insn) == 730)
    return OPCODE_ULT_S;
  if (Field_fld_f100_s2_21_12_Slot_f100_s2_get (insn) == 731)
    return OPCODE_UN_S;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 145)
    return OPCODE_BBE_MULANX16PR;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 147 &&
      Field_fld_f100_s2_3_3_Slot_f100_s2_get (insn) == 1)
    return OPCODE_BBE_MULUSRNX16;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 147 &&
      Field_fld_f100_s2_3_3_Slot_f100_s2_get (insn) == 0)
    return OPCODE_BBE_MAGIRNX16C;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 177 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 6)
    return OPCODE_BBE_MULSNX16C;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 177 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 7)
    return OPCODE_BBE_MULSNX16J;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 177 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 5)
    return OPCODE_BBE_MAGINX16C;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 177 &&
      Field_fld_f100_s2_11_10_Slot_f100_s2_get (insn) == 0 &&
      Field_fld_f100_s2_4_0_Slot_f100_s2_get (insn) == 9)
    return OPCODE_BBX_MOVL2W;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 177 &&
      Field_fld_f100_s2_11_10_Slot_f100_s2_get (insn) == 0 &&
      Field_fld_f100_s2_4_0_Slot_f100_s2_get (insn) == 25)
    return OPCODE_BBX_MOVUL2W;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 179 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 5)
    return OPCODE_BBE_MULANX16;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 179 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 7)
    return OPCODE_BBE_MULUSNX16;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 179 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 6)
    return OPCODE_BBE_MULUSANX16;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 179 &&
      Field_fld_f100_s2_11_10_Slot_f100_s2_get (insn) == 0 &&
      Field_fld_f100_s2_4_0_Slot_f100_s2_get (insn) == 9)
    return OPCODE_BBX_MVBL2W;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 181 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 7)
    return OPCODE_BBE_MULUUNX16;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 181 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 6)
    return OPCODE_BBE_MULUUANX16;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 181 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 5)
    return OPCODE_BBE_MULANX16C;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 183 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 6)
    return OPCODE_BBE_MULUUSNX16;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 183 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 7)
    return OPCODE_BBE_SLLINX40;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 183 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 5)
    return OPCODE_BBE_MULANX16J;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 185 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 5)
    return OPCODE_BBE_MULNX16;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 185 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 6)
    return OPCODE_BBE_SLSINX40;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 185 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 7)
    return OPCODE_BBE_SRAINX40;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 187 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 6)
    return OPCODE_BBE_SRLINX40;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 187 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 5)
    return OPCODE_BBE_MULNX16C;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 187 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 7)
    return OPCODE_BBE_SHFLNX40I;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 189 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 5)
    return OPCODE_BBE_MULNX16J;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 191 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 5)
    return OPCODE_BBE_MULSNX16;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 194 &&
      Field_fld_f100_s2_11_6_Slot_f100_s2_get (insn) == 19 &&
      Field_fld_f100_s2_3_3_Slot_f100_s2_get (insn) == 0)
    return OPCODE_BBE_SLLNX40;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 194 &&
      Field_fld_f100_s2_11_6_Slot_f100_s2_get (insn) == 3 &&
      Field_fld_f100_s2_3_3_Slot_f100_s2_get (insn) == 0)
    return OPCODE_BBE_SLANX40;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 194 &&
      Field_fld_f100_s2_11_6_Slot_f100_s2_get (insn) == 51 &&
      Field_fld_f100_s2_3_3_Slot_f100_s2_get (insn) == 0)
    return OPCODE_BBE_SRANX40;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 194 &&
      Field_fld_f100_s2_11_6_Slot_f100_s2_get (insn) == 35 &&
      Field_fld_f100_s2_3_3_Slot_f100_s2_get (insn) == 0)
    return OPCODE_BBE_SLSNX40;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 195 &&
      Field_fld_f100_s2_11_6_Slot_f100_s2_get (insn) == 3 &&
      Field_fld_f100_s2_3_3_Slot_f100_s2_get (insn) == 0)
    return OPCODE_BBE_SRLNX40;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 195 &&
      Field_fld_f100_s2_11_6_Slot_f100_s2_get (insn) == 19 &&
      Field_fld_f100_s2_3_3_Slot_f100_s2_get (insn) == 0)
    return OPCODE_BBE_SRSNX40;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 195 &&
      Field_fld_f100_s2_11_6_Slot_f100_s2_get (insn) == 35 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 0)
    return OPCODE_BBE_CONJNX40C;
  if (Field_fld_f100_s2_21_14_Slot_f100_s2_get (insn) == 195 &&
      Field_fld_f100_s2_11_0_Slot_f100_s2_get (insn) == 2241)
    return OPCODE_BBE_SEQNX40;
  if (Field_fld_f100_s2_21_15_Slot_f100_s2_get (insn) == 80)
    return OPCODE_BBX_ADDNX24;
  if (Field_fld_f100_s2_21_15_Slot_f100_s2_get (insn) == 81)
    return OPCODE_BBX_ADDSNX24;
  if (Field_fld_f100_s2_21_15_Slot_f100_s2_get (insn) == 82)
    return OPCODE_BBX_MAXNX24;
  if (Field_fld_f100_s2_21_15_Slot_f100_s2_get (insn) == 83)
    return OPCODE_BBX_MAXUNX24;
  if (Field_fld_f100_s2_21_15_Slot_f100_s2_get (insn) == 84)
    return OPCODE_BBX_MINNX24;
  if (Field_fld_f100_s2_21_15_Slot_f100_s2_get (insn) == 85)
    return OPCODE_BBX_MINUNX24;
  if (Field_fld_f100_s2_21_15_Slot_f100_s2_get (insn) == 86)
    return OPCODE_BBX_SUBNX24;
  if (Field_fld_f100_s2_21_15_Slot_f100_s2_get (insn) == 87)
    return OPCODE_BBX_SUBSNX24;
  if (Field_fld_f100_s2_21_15_Slot_f100_s2_get (insn) == 96 &&
      Field_fld_f100_s2_9_5_Slot_f100_s2_get (insn) == 4)
    return OPCODE_BBX_ABSNX24;
  if (Field_fld_f100_s2_21_15_Slot_f100_s2_get (insn) == 96 &&
      Field_fld_f100_s2_9_5_Slot_f100_s2_get (insn) == 7)
    return OPCODE_BBX_NEGNX24;
  if (Field_fld_f100_s2_21_15_Slot_f100_s2_get (insn) == 96 &&
      Field_fld_f100_s2_9_5_Slot_f100_s2_get (insn) == 5)
    return OPCODE_BBX_CONJNX24;
  if (Field_fld_f100_s2_21_15_Slot_f100_s2_get (insn) == 96 &&
      Field_fld_f100_s2_9_5_Slot_f100_s2_get (insn) == 6)
    return OPCODE_BBX_MIXNX24C;
  if (Field_fld_f100_s2_21_15_Slot_f100_s2_get (insn) == 96 &&
      Field_fld_f100_s2_9_6_Slot_f100_s2_get (insn) == 4 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 3)
    return OPCODE_BBX_MOVHW2L;
  if (Field_fld_f100_s2_21_15_Slot_f100_s2_get (insn) == 97 &&
      Field_fld_f100_s2_9_5_Slot_f100_s2_get (insn) == 4)
    return OPCODE_BBX_POPCNX24;
  if (Field_fld_f100_s2_21_15_Slot_f100_s2_get (insn) == 97 &&
      Field_fld_f100_s2_9_6_Slot_f100_s2_get (insn) == 4 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 3)
    return OPCODE_BBX_MOVLW2L;
  if (Field_fld_f100_s2_21_15_Slot_f100_s2_get (insn) == 98 &&
      Field_fld_f100_s2_9_6_Slot_f100_s2_get (insn) == 4 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 3)
    return OPCODE_BBX_MOVSW2L;
  if (Field_fld_f100_s2_21_15_Slot_f100_s2_get (insn) == 99 &&
      Field_fld_f100_s2_9_6_Slot_f100_s2_get (insn) == 4 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 3)
    return OPCODE_BBX_MVBW2L;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 0)
    return OPCODE_BBX_ADDNX24T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 1)
    return OPCODE_BBX_ADDSNX24T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 2)
    return OPCODE_BBX_MAXNX24T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 3)
    return OPCODE_BBX_MAXUNX24T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 4)
    return OPCODE_BBX_MINNX24T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 5)
    return OPCODE_BBX_MINUNX24T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 6)
    return OPCODE_BBX_SUBNX24T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 7)
    return OPCODE_BBX_SUBSNX24T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 8 &&
      Field_fld_f100_s2_14_13_Slot_f100_s2_get (insn) == 3)
    return OPCODE_BBX_LTNX24T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 8 &&
      Field_fld_f100_s2_14_13_Slot_f100_s2_get (insn) == 1)
    return OPCODE_BBX_LTENX24T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 8 &&
      Field_fld_f100_s2_14_13_Slot_f100_s2_get (insn) == 2)
    return OPCODE_BBX_LTEUNX24T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 8 &&
      Field_fld_f100_s2_14_13_Slot_f100_s2_get (insn) == 0)
    return OPCODE_BBX_EQNX24T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 9 &&
      Field_fld_f100_s2_14_13_Slot_f100_s2_get (insn) == 0)
    return OPCODE_BBX_LTUNX24T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 9 &&
      Field_fld_f100_s2_14_13_Slot_f100_s2_get (insn) == 1)
    return OPCODE_BBX_NEQNX24T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 11 &&
      Field_fld_f100_s2_14_14_Slot_f100_s2_get (insn) == 1 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 3)
    return OPCODE_BBE_MULUSANX16T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 11 &&
      Field_fld_f100_s2_14_14_Slot_f100_s2_get (insn) == 1 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 2)
    return OPCODE_BBE_MULANX16T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 11 &&
      Field_fld_f100_s2_14_14_Slot_f100_s2_get (insn) == 1 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 4)
    return OPCODE_BBE_MULUUANX16T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 11 &&
      Field_fld_f100_s2_14_14_Slot_f100_s2_get (insn) == 1 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 0)
    return OPCODE_BBE_MULANX16CT;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 11 &&
      Field_fld_f100_s2_14_14_Slot_f100_s2_get (insn) == 1 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 1)
    return OPCODE_BBE_MULANX16JT;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 11 &&
      Field_fld_f100_s2_14_14_Slot_f100_s2_get (insn) == 1 &&
      Field_fld_f100_s2_11_10_Slot_f100_s2_get (insn) == 0 &&
      Field_fld_f100_s2_4_0_Slot_f100_s2_get (insn) == 8)
    return OPCODE_BBX_MOVL2WT;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 11 &&
      Field_fld_f100_s2_14_14_Slot_f100_s2_get (insn) == 1 &&
      Field_fld_f100_s2_11_10_Slot_f100_s2_get (insn) == 0 &&
      Field_fld_f100_s2_4_0_Slot_f100_s2_get (insn) == 24)
    return OPCODE_BBX_MOVUL2WT;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 11 &&
      Field_fld_f100_s2_14_10_Slot_f100_s2_get (insn) == 3)
    return OPCODE_BBX_LTNX24;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 11 &&
      Field_fld_f100_s2_14_10_Slot_f100_s2_get (insn) == 4)
    return OPCODE_BBX_LTUNX24;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 11 &&
      Field_fld_f100_s2_14_10_Slot_f100_s2_get (insn) == 1)
    return OPCODE_BBX_LTENX24;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 11 &&
      Field_fld_f100_s2_14_10_Slot_f100_s2_get (insn) == 2)
    return OPCODE_BBX_LTEUNX24;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 11 &&
      Field_fld_f100_s2_14_10_Slot_f100_s2_get (insn) == 0)
    return OPCODE_BBX_EQNX24;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 11 &&
      Field_fld_f100_s2_14_10_Slot_f100_s2_get (insn) == 5)
    return OPCODE_BBX_NEQNX24;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 12 &&
      Field_fld_f100_s2_9_5_Slot_f100_s2_get (insn) == 0)
    return OPCODE_BBX_ABSNX24T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 12 &&
      Field_fld_f100_s2_9_5_Slot_f100_s2_get (insn) == 2)
    return OPCODE_BBX_NEGNX24T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 12 &&
      Field_fld_f100_s2_9_5_Slot_f100_s2_get (insn) == 1)
    return OPCODE_BBX_CONJNX24T;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 12 &&
      Field_fld_f100_s2_9_6_Slot_f100_s2_get (insn) == 4 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 2)
    return OPCODE_BBX_MOVSW2LT;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 12 &&
      Field_fld_f100_s2_9_6_Slot_f100_s2_get (insn) == 4 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 0)
    return OPCODE_BBX_MOVHW2LT;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 12 &&
      Field_fld_f100_s2_9_6_Slot_f100_s2_get (insn) == 4 &&
      Field_fld_f100_s2_3_0_Slot_f100_s2_get (insn) == 1)
    return OPCODE_BBX_MOVLW2LT;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 12 &&
      Field_fld_f100_s2_14_5_Slot_f100_s2_get (insn) == 803)
    return OPCODE_BBX_LTNX24C;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 12 &&
      Field_fld_f100_s2_14_13_Slot_f100_s2_get (insn) == 2 &&
      Field_fld_f100_s2_9_5_Slot_f100_s2_get (insn) == 3)
    return OPCODE_BBX_LTNX24CT;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 12 &&
      Field_fld_f100_s2_14_5_Slot_f100_s2_get (insn) == 899)
    return OPCODE_BBX_LTENX24C;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 12 &&
      Field_fld_f100_s2_14_13_Slot_f100_s2_get (insn) == 1 &&
      Field_fld_f100_s2_9_5_Slot_f100_s2_get (insn) == 3)
    return OPCODE_BBX_LTENX24CT;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 12 &&
      Field_fld_f100_s2_14_5_Slot_f100_s2_get (insn) == 771)
    return OPCODE_BBX_EQNX24C;
  if (Field_fld_f100_s2_21_18_Slot_f100_s2_get (insn) == 12 &&
      Field_fld_f100_s2_14_13_Slot_f100_s2_get (insn) == 0 &&
      Field_fld_f100_s2_9_5_Slot_f100_s2_get (insn) == 3)
    return OPCODE_BBX_EQNX24CT;
  if (Field_fld_f100_s2_21_8_Slot_f100_s2_get (insn) == 11288)
    return OPCODE_WFR;
  if (Field_fld_f100_s2_21_8_Slot_f100_s2_get (insn) == 11289)
    return OPCODE_ADDEXPM_S;
  if (Field_fld_f100_s2_21_8_Slot_f100_s2_get (insn) == 11290)
    return OPCODE_CONST_S;
  if (Field_fld_f100_s2_21_8_Slot_f100_s2_get (insn) == 11291)
    return OPCODE_MKDADJ_S;
  if (Field_fld_f100_s2_21_8_Slot_f100_s2_get (insn) == 11292)
    return OPCODE_ABS_S;
  if (Field_fld_f100_s2_21_8_Slot_f100_s2_get (insn) == 11293)
    return OPCODE_ADDEXP_S;
  if (Field_fld_f100_s2_21_8_Slot_f100_s2_get (insn) == 11294)
    return OPCODE_DIV0_S;
  if (Field_fld_f100_s2_21_8_Slot_f100_s2_get (insn) == 11295)
    return OPCODE_MKSADJ_S;
  if (Field_fld_f100_s2_21_8_Slot_f100_s2_get (insn) == 11416)
    return OPCODE_MOV_S;
  if (Field_fld_f100_s2_21_8_Slot_f100_s2_get (insn) == 11417)
    return OPCODE_NEXP01_S;
  if (Field_fld_f100_s2_21_8_Slot_f100_s2_get (insn) == 11418)
    return OPCODE_RSQRT0_S;
  if (Field_fld_f100_s2_21_8_Slot_f100_s2_get (insn) == 11419)
    return OPCODE_BBX_NSANX24;
  if (Field_fld_f100_s2_21_8_Slot_f100_s2_get (insn) == 11420)
    return OPCODE_NEG_S;
  if (Field_fld_f100_s2_21_8_Slot_f100_s2_get (insn) == 11421)
    return OPCODE_RECIP0_S;
  if (Field_fld_f100_s2_21_8_Slot_f100_s2_get (insn) == 11422)
    return OPCODE_SQRT0_S;
  if (Field_fld_f100_s2_21_8_Slot_f100_s2_get (insn) == 11423)
    return OPCODE_BBX_NSANX24C;
  if (Field_fld_f100_s2_21_8_Slot_f100_s2_get (insn) == 11544)
    return OPCODE_BBX_NSAUNX24;
  return XTENSA_UNDEFINED;
}

static int
Slot_f100_s3_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f100_s3_22_0_Slot_f100_s3_get (insn) == 4097799)
    return OPCODE_BBX_POPMQ;
  if (Field_fld_f100_s3_22_0_Slot_f100_s3_get (insn) == 4097815)
    return OPCODE_NOP;
  if (Field_fld_f100_s3_22_10_Slot_f100_s3_get (insn) == 4000 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_MOVL2A;
  if (Field_fld_f100_s3_22_14_Slot_f100_s3_get (insn) == 186 &&
      Field_fld_f100_s3_9_4_Slot_f100_s3_get (insn) == 49)
    return OPCODE_BBE_CONJNX16C;
  if (Field_fld_f100_s3_22_14_Slot_f100_s3_get (insn) == 187 &&
      Field_fld_f100_s3_9_4_Slot_f100_s3_get (insn) == 49)
    return OPCODE_BBE_CONJSNX16C;
  if (Field_fld_f100_s3_22_14_Slot_f100_s3_get (insn) == 257 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 8 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_MOVHL2N;
  if (Field_fld_f100_s3_22_14_Slot_f100_s3_get (insn) == 259 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 8 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_MOVLL2N;
  if (Field_fld_f100_s3_22_14_Slot_f100_s3_get (insn) == 261 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 8 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_MOVSL2N;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 88 &&
      Field_fld_f100_s3_9_8_Slot_f100_s3_get (insn) == 3)
    return OPCODE_BBX_REPNX24C;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 89 &&
      Field_fld_f100_s3_9_8_Slot_f100_s3_get (insn) == 3)
    return OPCODE_BBX_SELNX24C;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 90 &&
      Field_fld_f100_s3_9_8_Slot_f100_s3_get (insn) == 3)
    return OPCODE_BBX_SHFNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 91 &&
      Field_fld_f100_s3_9_8_Slot_f100_s3_get (insn) == 3)
    return OPCODE_BBX_SHFNX24C;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 92 &&
      Field_fld_f100_s3_9_8_Slot_f100_s3_get (insn) == 3 &&
      Field_fld_f100_s3_3_1_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_ABSNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 92 &&
      Field_fld_f100_s3_9_8_Slot_f100_s3_get (insn) == 3 &&
      Field_fld_f100_s3_3_1_Slot_f100_s3_get (insn) == 3)
    return OPCODE_BBX_NEGNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 92 &&
      Field_fld_f100_s3_9_8_Slot_f100_s3_get (insn) == 3 &&
      Field_fld_f100_s3_3_1_Slot_f100_s3_get (insn) == 1)
    return OPCODE_BBX_CONJNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 92 &&
      Field_fld_f100_s3_9_8_Slot_f100_s3_get (insn) == 3 &&
      Field_fld_f100_s3_3_1_Slot_f100_s3_get (insn) == 2)
    return OPCODE_BBX_MIXNX24C;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 92 &&
      Field_fld_f100_s3_9_8_Slot_f100_s3_get (insn) == 3 &&
      Field_fld_f100_s3_3_1_Slot_f100_s3_get (insn) == 4)
    return OPCODE_BBX_POPCNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 92 &&
      Field_fld_f100_s3_9_8_Slot_f100_s3_get (insn) == 3 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 14)
    return OPCODE_BBX_MOVN2L;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 92 &&
      Field_fld_f100_s3_9_8_Slot_f100_s3_get (insn) == 3 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 15)
    return OPCODE_BBX_MOVUN2L;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 92 &&
      Field_fld_f100_s3_9_8_Slot_f100_s3_get (insn) == 3 &&
      Field_fld_f100_s3_3_1_Slot_f100_s3_get (insn) == 6)
    return OPCODE_BBX_NOTNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 92 &&
      Field_fld_f100_s3_9_8_Slot_f100_s3_get (insn) == 3 &&
      Field_fld_f100_s3_3_1_Slot_f100_s3_get (insn) == 5)
    return OPCODE_BBX_SWPNX24C;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 93 &&
      Field_fld_f100_s3_9_4_Slot_f100_s3_get (insn) == 50 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_MOVI2L;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 93 &&
      Field_fld_f100_s3_9_4_Slot_f100_s3_get (insn) == 48)
    return OPCODE_BBX_MOVA2L;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 93 &&
      Field_fld_f100_s3_9_0_Slot_f100_s3_get (insn) == 816)
    return OPCODE_BBX_LDCQ128;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 100)
    return OPCODE_BBE_SELNX16;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 101)
    return OPCODE_BBE_SHFLUNX16;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 102)
    return OPCODE_BBX_SRRINX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 103)
    return OPCODE_BBX_ADDNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 108)
    return OPCODE_BBX_ADDSNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 109)
    return OPCODE_BBX_MAXNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 110)
    return OPCODE_BBX_MAXUNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 111)
    return OPCODE_BBX_MINNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 112)
    return OPCODE_BBX_MINUNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 113)
    return OPCODE_BBX_SUBNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 114)
    return OPCODE_BBX_SUBSNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 115)
    return OPCODE_BBX_INTHNX24C;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 116)
    return OPCODE_BBX_INTLNX24C;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 117)
    return OPCODE_BBX_ANDNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 118)
    return OPCODE_BBX_ORNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 119)
    return OPCODE_BBX_XORNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 120 &&
      Field_fld_f100_s3_9_9_Slot_f100_s3_get (insn) == 1)
    return OPCODE_BBX_SELNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 120 &&
      Field_fld_f100_s3_9_9_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_REPNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 121 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBE_SHFLNX16I;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 121 &&
      Field_fld_f100_s3_7_7_Slot_f100_s3_get (insn) == 0 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 1)
    return OPCODE_BBX_SLASNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 121 &&
      Field_fld_f100_s3_7_7_Slot_f100_s3_get (insn) == 1 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 1)
    return OPCODE_BBX_SLASNX24C;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 122 &&
      Field_fld_f100_s3_7_7_Slot_f100_s3_get (insn) == 0 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_SLLSNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 122 &&
      Field_fld_f100_s3_7_7_Slot_f100_s3_get (insn) == 1 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_SRASNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 122 &&
      Field_fld_f100_s3_7_7_Slot_f100_s3_get (insn) == 0 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 1)
    return OPCODE_BBX_SRASNX24C;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 122 &&
      Field_fld_f100_s3_7_7_Slot_f100_s3_get (insn) == 1 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 1)
    return OPCODE_BBX_SRLSNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 123 &&
      Field_fld_f100_s3_3_2_Slot_f100_s3_get (insn) == 0 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 1)
    return OPCODE_BBE_REPNX16;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 123 &&
      Field_fld_f100_s3_3_2_Slot_f100_s3_get (insn) == 1 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 1)
    return OPCODE_BBE_SELSNX16;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 123 &&
      Field_fld_f100_s3_3_2_Slot_f100_s3_get (insn) == 2 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 1)
    return OPCODE_BBE_SLLINX16;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 123 &&
      Field_fld_f100_s3_3_2_Slot_f100_s3_get (insn) == 3 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 1)
    return OPCODE_BBE_SLSINX16;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 123 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 9 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_RADDNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 123 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 10 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_RADDSNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 123 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 11 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_RAVGNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 123 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 12 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_RMAXNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 123 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 13 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_RMAXUNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 123 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 14 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_RMINNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 123 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 15 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_RMINUNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 123 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 8 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_MOVL2L;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 123 &&
      Field_fld_f100_s3_7_7_Slot_f100_s3_get (insn) == 0 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_SRRNX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 124 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 8)
    return OPCODE_BBE_REPNX16C;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 124 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 10)
    return OPCODE_BBE_SELSNX16C;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 124 &&
      Field_fld_f100_s3_3_2_Slot_f100_s3_get (insn) == 0 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBE_SRAINX16;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 124 &&
      Field_fld_f100_s3_3_2_Slot_f100_s3_get (insn) == 1 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBE_SRLINX16;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 124 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 1)
    return OPCODE_BBE_SLLNX16;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 124 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 7)
    return OPCODE_BBE_SRLNX16;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 124 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 14)
    return OPCODE_BBE_SLANX16;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 124 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 5)
    return OPCODE_BBE_SRANX16;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 124 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 3)
    return OPCODE_BBE_SLSNX16;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 124 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 9)
    return OPCODE_BBE_SRSNX16;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 124 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 12)
    return OPCODE_BBE_SHFLNX16;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 124 &&
      Field_fld_f100_s3_9_8_Slot_f100_s3_get (insn) == 0 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 11)
    return OPCODE_BBX_LDCQ128NB;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 125 &&
      Field_fld_f100_s3_13_10_Slot_f100_s3_get (insn) == 1 &&
      Field_fld_f100_s3_3_1_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_NSANX24;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 125 &&
      Field_fld_f100_s3_13_10_Slot_f100_s3_get (insn) == 1 &&
      Field_fld_f100_s3_3_1_Slot_f100_s3_get (insn) == 1)
    return OPCODE_BBX_NSANX24C;
  if (Field_fld_f100_s3_22_15_Slot_f100_s3_get (insn) == 125 &&
      Field_fld_f100_s3_13_10_Slot_f100_s3_get (insn) == 1 &&
      Field_fld_f100_s3_3_1_Slot_f100_s3_get (insn) == 2)
    return OPCODE_BBX_NSAUNX24;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 10)
    return OPCODE_BBX_SRRINX24T;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 11 &&
      Field_fld_f100_s3_9_9_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_REPNX24T;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 11 &&
      Field_fld_f100_s3_9_8_Slot_f100_s3_get (insn) == 2)
    return OPCODE_BBX_REPNX24CT;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 16 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 1 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_RADDNX24T;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 16 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 2 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_RADDSNX24T;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 16 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 3 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_RMAXNX24T;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 16 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 4 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_RMAXUNX24T;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 16 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 5 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_RMINNX24T;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 16 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 6 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_RMINUNX24T;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 16 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 0 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_MOVL2LT;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 16 &&
      Field_fld_f100_s3_9_8_Slot_f100_s3_get (insn) == 0 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 1)
    return OPCODE_BBX_MOVN2LT;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 16 &&
      Field_fld_f100_s3_9_8_Slot_f100_s3_get (insn) == 0 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 3)
    return OPCODE_BBX_MOVUN2LT;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 16 &&
      Field_fld_f100_s3_14_14_Slot_f100_s3_get (insn) == 0 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 8 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_MOVSL2NT;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 16 &&
      Field_fld_f100_s3_14_14_Slot_f100_s3_get (insn) == 0 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 7 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_MOVHL2NT;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 16 &&
      Field_fld_f100_s3_14_14_Slot_f100_s3_get (insn) == 1 &&
      Field_fld_f100_s3_7_4_Slot_f100_s3_get (insn) == 7 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_MOVLL2NT;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 17 &&
      Field_fld_f100_s3_14_14_Slot_f100_s3_get (insn) == 1 &&
      Field_fld_f100_s3_9_4_Slot_f100_s3_get (insn) == 1)
    return OPCODE_BBE_CONJNX16CT;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 17 &&
      Field_fld_f100_s3_14_14_Slot_f100_s3_get (insn) == 0 &&
      Field_fld_f100_s3_9_4_Slot_f100_s3_get (insn) == 1)
    return OPCODE_BBE_CONJNX16CF;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 17 &&
      Field_fld_f100_s3_14_14_Slot_f100_s3_get (insn) == 1 &&
      Field_fld_f100_s3_9_4_Slot_f100_s3_get (insn) == 2)
    return OPCODE_BBE_CONJSNX16CT;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 17 &&
      Field_fld_f100_s3_14_14_Slot_f100_s3_get (insn) == 0 &&
      Field_fld_f100_s3_9_4_Slot_f100_s3_get (insn) == 2)
    return OPCODE_BBE_CONJSNX16CF;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 17 &&
      Field_fld_f100_s3_9_4_Slot_f100_s3_get (insn) == 3 &&
      Field_fld_f100_s3_0_0_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_MOVI2LT;
  if (Field_fld_f100_s3_22_18_Slot_f100_s3_get (insn) == 17 &&
      Field_fld_f100_s3_9_4_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_MOVA2LT;
  if (Field_fld_f100_s3_22_19_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBE_SELNX16I;
  if (Field_fld_f100_s3_22_19_Slot_f100_s3_get (insn) == 1)
    return OPCODE_BBX_SLASINX24T;
  if (Field_fld_f100_s3_22_19_Slot_f100_s3_get (insn) == 2)
    return OPCODE_BBX_SLLSINX24T;
  if (Field_fld_f100_s3_22_19_Slot_f100_s3_get (insn) == 3)
    return OPCODE_BBX_SRASINX24T;
  if (Field_fld_f100_s3_22_19_Slot_f100_s3_get (insn) == 4)
    return OPCODE_BBX_SRLSINX24T;
  if (Field_fld_f100_s3_22_19_Slot_f100_s3_get (insn) == 6 &&
      Field_fld_f100_s3_17_15_Slot_f100_s3_get (insn) == 1)
    return OPCODE_BBX_SLLSINX24;
  if (Field_fld_f100_s3_22_19_Slot_f100_s3_get (insn) == 6 &&
      Field_fld_f100_s3_17_15_Slot_f100_s3_get (insn) == 2)
    return OPCODE_BBX_SRASINX24;
  if (Field_fld_f100_s3_22_19_Slot_f100_s3_get (insn) == 6 &&
      Field_fld_f100_s3_17_15_Slot_f100_s3_get (insn) == 0)
    return OPCODE_BBX_SLASINX24;
  if (Field_fld_f100_s3_22_19_Slot_f100_s3_get (insn) == 6 &&
      Field_fld_f100_s3_17_15_Slot_f100_s3_get (insn) == 3)
    return OPCODE_BBX_SRLSINX24;
  if (Field_fld_f100_s3_22_4_Slot_f100_s3_get (insn) == 257056)
    return OPCODE_BBX_STRQ32;
  if (Field_fld_f100_s3_22_8_Slot_f100_s3_get (insn) == 16004 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 6)
    return OPCODE_BBX_GETOPBR0;
  if (Field_fld_f100_s3_22_8_Slot_f100_s3_get (insn) == 16004 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 7)
    return OPCODE_BBX_GETOPBR1;
  if (Field_fld_f100_s3_22_8_Slot_f100_s3_get (insn) == 16005 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 6)
    return OPCODE_BBX_GETOPBW0;
  if (Field_fld_f100_s3_22_8_Slot_f100_s3_get (insn) == 16005 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 7)
    return OPCODE_BBX_GETTBR0;
  if (Field_fld_f100_s3_22_8_Slot_f100_s3_get (insn) == 16006 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 6)
    return OPCODE_BBX_GETTBR1;
  if (Field_fld_f100_s3_22_8_Slot_f100_s3_get (insn) == 16006 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 7)
    return OPCODE_BBX_GETTBW0;
  if (Field_fld_f100_s3_22_8_Slot_f100_s3_get (insn) == 16007 &&
      Field_fld_f100_s3_3_0_Slot_f100_s3_get (insn) == 6)
    return OPCODE_BBX_POPMQNB;
  if (Field_fld_f100_s3_22_8_Slot_f100_s3_get (insn) == 16064)
    return OPCODE_BBX_INITOPBR;
  if (Field_fld_f100_s3_22_8_Slot_f100_s3_get (insn) == 16065)
    return OPCODE_BBX_INITTBR;
  return XTENSA_UNDEFINED;
}

static int
Slot_f10_s1_none_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f10_s1_none_0_0_Slot_f10_s1_none_get (insn) == 0)
    return OPCODE_NOP;
  return XTENSA_UNDEFINED;
}

static int
Slot_f10_s2_mul_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f10_s2_mul_18_0_Slot_f10_s2_mul_get (insn) == 262730)
    return OPCODE_NOP;
  if (Field_fld_f10_s2_mul_18_15_Slot_f10_s2_mul_get (insn) == 8 &&
      Field_fld_f10_s2_mul_11_10_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_7_0_Slot_f10_s2_mul_get (insn) == 25)
    return OPCODE_BBE_NSANX40;
  if (Field_fld_f10_s2_mul_18_15_Slot_f10_s2_mul_get (insn) == 8 &&
      Field_fld_f10_s2_mul_11_10_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_7_0_Slot_f10_s2_mul_get (insn) == 25)
    return OPCODE_BBE_NSAUNX40;
  if (Field_fld_f10_s2_mul_18_15_Slot_f10_s2_mul_get (insn) == 9 &&
      Field_fld_f10_s2_mul_11_10_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_7_0_Slot_f10_s2_mul_get (insn) == 25)
    return OPCODE_BBE_NSANX40C;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MULRNX16PR;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 3 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 2)
    return OPCODE_BBE_MULUUSNX16;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 3)
    return OPCODE_BBE_SLLINX40;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 3 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 3)
    return OPCODE_BBE_SLSINX40;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 3 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 4)
    return OPCODE_BBE_SRLINX40;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 4)
    return OPCODE_BBE_SRAINX40;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 2)
    return OPCODE_BBE_MULUUNX16;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 3 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MULUUANX16;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MULUSNX16;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 3 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MULUSANX16;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MULSNX16C;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MULNX16PR;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MULANX16PR;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 3 &&
      Field_fld_f10_s2_mul_7_7_Slot_f10_s2_mul_get (insn) == 0 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 7)
    return OPCODE_BBE_MOVWINT40;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_4_Slot_f10_s2_mul_get (insn) == 1024)
    return OPCODE_BBE_MOVWA32;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 7)
    return OPCODE_BBE_MOVWV;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 5)
    return OPCODE_BBE_MOVSWV;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 3 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 6)
    return OPCODE_BBE_MOVW2VL;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 6)
    return OPCODE_BBE_MOVW2VH;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_11_Slot_f10_s2_mul_get (insn) == 3 &&
      Field_fld_f10_s2_mul_7_7_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 8)
    return OPCODE_BBE_REPNX40;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_11_Slot_f10_s2_mul_get (insn) == 4 &&
      Field_fld_f10_s2_mul_7_7_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 8)
    return OPCODE_BBE_SELSNX40;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_10_Slot_f10_s2_mul_get (insn) == 16 &&
      Field_fld_f10_s2_mul_7_7_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 8)
    return OPCODE_BBE_REPNX40C;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_10_Slot_f10_s2_mul_get (insn) == 20 &&
      Field_fld_f10_s2_mul_7_7_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 8)
    return OPCODE_BBE_SELSNX40C;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 4 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 7)
    return OPCODE_BBE_MULNX16;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 7)
    return OPCODE_BBE_MULANX16;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_8_Slot_f10_s2_mul_get (insn) == 0 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 10)
    return OPCODE_BBE_ADDNX40;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_8_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 10)
    return OPCODE_BBE_SUBNX40;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_6_Slot_f10_s2_mul_get (insn) == 8 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 10)
    return OPCODE_BBE_MOVWW;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_10_Slot_f10_s2_mul_get (insn) == 13 &&
      Field_fld_f10_s2_mul_7_7_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 8)
    return OPCODE_BBE_SLLNX40;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_10_Slot_f10_s2_mul_get (insn) == 11 &&
      Field_fld_f10_s2_mul_7_7_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 8)
    return OPCODE_BBE_SRLNX40;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_10_Slot_f10_s2_mul_get (insn) == 12 &&
      Field_fld_f10_s2_mul_7_7_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 8)
    return OPCODE_BBE_SLANX40;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_10_Slot_f10_s2_mul_get (insn) == 14 &&
      Field_fld_f10_s2_mul_7_7_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 8)
    return OPCODE_BBE_SRANX40;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_10_Slot_f10_s2_mul_get (insn) == 10 &&
      Field_fld_f10_s2_mul_7_7_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 8)
    return OPCODE_BBE_SLSNX40;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_10_Slot_f10_s2_mul_get (insn) == 15 &&
      Field_fld_f10_s2_mul_7_7_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 8)
    return OPCODE_BBE_SRSNX40;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 7 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 7)
    return OPCODE_BBE_MULSNX16;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MULRNX16;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 5)
    return OPCODE_BBE_MULUSRNX16;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 6)
    return OPCODE_BBE_MULUURNX16;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_10_Slot_f10_s2_mul_get (insn) == 13 &&
      Field_fld_f10_s2_mul_7_0_Slot_f10_s2_mul_get (insn) == 9)
    return OPCODE_BBE_RADDNX40C;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 5 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 7)
    return OPCODE_BBE_MULNX16C;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 3 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 7)
    return OPCODE_BBE_MULANX16C;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 6 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 7)
    return OPCODE_BBE_MULNX16J;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 7)
    return OPCODE_BBE_MAGINX16C;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 0 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 7)
    return OPCODE_BBE_MAGIANX16C;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 2)
    return OPCODE_BBE_MULRNX16C;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MAGIRNX16C;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_11_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_7_7_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get (insn) == 8)
    return OPCODE_BBE_MOVWINX40;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_10_Slot_f10_s2_mul_get (insn) == 12 &&
      Field_fld_f10_s2_mul_7_0_Slot_f10_s2_mul_get (insn) == 9)
    return OPCODE_BBE_RADDNX40;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 1 &&
      Field_fld_f10_s2_mul_7_0_Slot_f10_s2_mul_get (insn) == 9)
    return OPCODE_BBE_MOVWVL;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 0 &&
      Field_fld_f10_s2_mul_7_0_Slot_f10_s2_mul_get (insn) == 9)
    return OPCODE_BBE_MOVSWVL;
  if (Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get (insn) == 2 &&
      Field_fld_f10_s2_mul_7_0_Slot_f10_s2_mul_get (insn) == 9)
    return OPCODE_BBE_MOVWVLL;
  return XTENSA_UNDEFINED;
}

static int
Slot_f110_s2_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f110_s2_22_0_Slot_f110_s2_get (insn) == 6392600)
    return OPCODE_NOP;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 144 &&
      Field_fld_f110_s2_4_3_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBX_SLASNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 145 &&
      Field_fld_f110_s2_4_3_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBX_SLASNX24C;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 146 &&
      Field_fld_f110_s2_4_3_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBX_SLLSNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 147 &&
      Field_fld_f110_s2_4_3_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBX_SRASNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 148 &&
      Field_fld_f110_s2_4_3_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBX_SRASNX24C;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 149 &&
      Field_fld_f110_s2_4_3_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBX_SRLSNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 150 &&
      Field_fld_f110_s2_4_3_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBX_SRRNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 151 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 8)
    return OPCODE_BBX_RADDNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 151 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 9)
    return OPCODE_BBX_RADDSNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 151 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 10)
    return OPCODE_BBX_RAVGNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 151 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 11)
    return OPCODE_BBX_RMAXNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 151 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 12)
    return OPCODE_BBX_RMAXUNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 151 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 13)
    return OPCODE_BBX_RMINNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 151 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 14)
    return OPCODE_BBX_RMINUNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 163)
    return OPCODE_BBX_SRRINX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 164)
    return OPCODE_BBX_MAXUNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 165)
    return OPCODE_BBX_SUBSNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 166)
    return OPCODE_BBX_ORNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 167 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 1 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBE_MULSGNNX16;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 167 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MULNX16CPACKL;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 167 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 3 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MULNX16JPACKL;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 167 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 1 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MAGINX16CPACKL;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 167 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 0 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBE_MULNX16PACKL;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 171)
    return OPCODE_BBX_ADDNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 172)
    return OPCODE_BBX_MINNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 173)
    return OPCODE_BBX_INTHNX24C;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 174)
    return OPCODE_BBX_XORNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 175 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 0 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBE_MULNX16PACKP;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 175 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MULNX16CPACKP;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 175 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 3 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MULNX16JPACKP;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 175 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 1 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MAGINX16CPACKPU;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 179)
    return OPCODE_BBX_ADDSNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 180)
    return OPCODE_BBX_MINUNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 181)
    return OPCODE_BBX_INTLNX24C;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 182 &&
      Field_fld_f110_s2_9_9_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBX_REPNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 182 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 2)
    return OPCODE_BBX_REPNX24C;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 182 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 3)
    return OPCODE_BBX_SHFNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 183 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MULNX16CPACKQ;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 183 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 3 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MULNX16JPACKQ;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 183 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 1 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MAGINX16CPACKQU;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 183 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 0 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBE_MULNX16PACKQ;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 187)
    return OPCODE_BBX_MAXNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 188)
    return OPCODE_BBX_SUBNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 189)
    return OPCODE_BBX_ANDNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 190 &&
      Field_fld_f110_s2_9_9_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBX_SELNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 190 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 2)
    return OPCODE_BBX_SELNX24C;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 190 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 3)
    return OPCODE_BBX_SHFNX24C;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 191 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 0 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBE_MULNX16PACKS;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 191 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MULNX16CPACKS;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 191 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 3 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MULNX16JPACKS;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 191 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 1 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MAGINX16CPACKSU;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 232 &&
      Field_fld_f110_s2_9_5_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBX_ABSNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 232 &&
      Field_fld_f110_s2_9_5_Slot_f110_s2_get (insn) == 3)
    return OPCODE_BBX_NEGNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 232 &&
      Field_fld_f110_s2_9_5_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBX_CONJNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 232 &&
      Field_fld_f110_s2_9_5_Slot_f110_s2_get (insn) == 2)
    return OPCODE_BBX_MIXNX24C;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 232 &&
      Field_fld_f110_s2_9_5_Slot_f110_s2_get (insn) == 4)
    return OPCODE_BBX_POPCNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 232 &&
      Field_fld_f110_s2_9_5_Slot_f110_s2_get (insn) == 6)
    return OPCODE_BBX_NOTNX24;
  if (Field_fld_f110_s2_22_15_Slot_f110_s2_get (insn) == 232 &&
      Field_fld_f110_s2_9_5_Slot_f110_s2_get (insn) == 5)
    return OPCODE_BBX_SWPNX24C;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 8)
    return OPCODE_BBX_SRRINX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 9)
    return OPCODE_BBX_ADDNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 10)
    return OPCODE_BBX_ADDSNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 11)
    return OPCODE_BBX_MAXNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 12)
    return OPCODE_BBX_MAXUNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 13)
    return OPCODE_BBX_MINNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 14)
    return OPCODE_BBX_MINUNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 15)
    return OPCODE_BBX_SUBNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 16)
    return OPCODE_BBX_SUBSNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 17 &&
      Field_fld_f110_s2_9_5_Slot_f110_s2_get (insn) == 24)
    return OPCODE_BBX_ABSNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 17 &&
      Field_fld_f110_s2_9_5_Slot_f110_s2_get (insn) == 26)
    return OPCODE_BBX_NEGNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 17 &&
      Field_fld_f110_s2_9_5_Slot_f110_s2_get (insn) == 25)
    return OPCODE_BBX_CONJNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 17 &&
      Field_fld_f110_s2_9_4_Slot_f110_s2_get (insn) == 55)
    return OPCODE_BBX_MOVN2LT;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 17 &&
      Field_fld_f110_s2_9_4_Slot_f110_s2_get (insn) == 56)
    return OPCODE_BBX_MOVUN2LT;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 17 &&
      Field_fld_f110_s2_9_4_Slot_f110_s2_get (insn) == 54)
    return OPCODE_BBX_MOVA2LT;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 17 &&
      Field_fld_f110_s2_9_9_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBX_REPNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 17 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 2)
    return OPCODE_BBX_REPNX24CT;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 18 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBX_RADDNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 18 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBX_RADDSNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 18 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 2)
    return OPCODE_BBX_RMAXNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 18 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 3)
    return OPCODE_BBX_RMAXUNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 18 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 4)
    return OPCODE_BBX_RMINNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 18 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 5)
    return OPCODE_BBX_RMINUNX24T;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 18 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 6)
    return OPCODE_BBX_MOVL2LT;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 18 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 0 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 7)
    return OPCODE_BBX_MOVI2LT;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 28 &&
      Field_fld_f110_s2_14_10_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBX_MOVSL2NT;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 28 &&
      Field_fld_f110_s2_14_10_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBX_MOVHL2NT;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 28 &&
      Field_fld_f110_s2_14_10_Slot_f110_s2_get (insn) == 7 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBX_MOVLL2NT;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 28 &&
      Field_fld_f110_s2_14_10_Slot_f110_s2_get (insn) == 3)
    return OPCODE_BBX_LTNX24;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 28 &&
      Field_fld_f110_s2_14_10_Slot_f110_s2_get (insn) == 4)
    return OPCODE_BBX_LTUNX24;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 28 &&
      Field_fld_f110_s2_14_10_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBX_LTENX24;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 28 &&
      Field_fld_f110_s2_14_10_Slot_f110_s2_get (insn) == 2)
    return OPCODE_BBX_LTEUNX24;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 28 &&
      Field_fld_f110_s2_14_10_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBX_EQNX24;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 28 &&
      Field_fld_f110_s2_14_10_Slot_f110_s2_get (insn) == 5)
    return OPCODE_BBX_NEQNX24;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 29 &&
      Field_fld_f110_s2_14_5_Slot_f110_s2_get (insn) == 9)
    return OPCODE_BBX_LTNX24C;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 29 &&
      Field_fld_f110_s2_14_5_Slot_f110_s2_get (insn) == 40)
    return OPCODE_BBX_LTENX24C;
  if (Field_fld_f110_s2_22_18_Slot_f110_s2_get (insn) == 29 &&
      Field_fld_f110_s2_14_5_Slot_f110_s2_get (insn) == 8)
    return OPCODE_BBX_EQNX24C;
  if (Field_fld_f110_s2_22_19_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBX_SLASINX24T;
  if (Field_fld_f110_s2_22_19_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBX_SLLSINX24T;
  if (Field_fld_f110_s2_22_19_Slot_f110_s2_get (insn) == 2)
    return OPCODE_BBX_SRASINX24T;
  if (Field_fld_f110_s2_22_19_Slot_f110_s2_get (insn) == 3)
    return OPCODE_BBX_SRLSINX24T;
  if (Field_fld_f110_s2_22_19_Slot_f110_s2_get (insn) == 10 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 2)
    return OPCODE_BBX_SRASINX24;
  if (Field_fld_f110_s2_22_19_Slot_f110_s2_get (insn) == 10 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBX_SLASINX24;
  if (Field_fld_f110_s2_22_19_Slot_f110_s2_get (insn) == 11 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBX_SLLSINX24;
  if (Field_fld_f110_s2_22_19_Slot_f110_s2_get (insn) == 11 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 2)
    return OPCODE_BBX_SRLSINX24;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 5 &&
      Field_fld_f110_s2_17_4_Slot_f110_s2_get (insn) == 14439)
    return OPCODE_BBE_PACKSNX40;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 5 &&
      Field_fld_f110_s2_17_4_Slot_f110_s2_get (insn) == 14433)
    return OPCODE_BBE_PACKLNX40;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 5 &&
      Field_fld_f110_s2_17_8_Slot_f110_s2_get (insn) == 898 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 1)
    return OPCODE_BBE_PACKVNX40;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 5 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 7 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 0 &&
      Field_fld_f110_s2_4_4_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MULANX16PR;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 5 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MULRNX16PR;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 5 &&
      Field_fld_f110_s2_17_4_Slot_f110_s2_get (insn) == 14435)
    return OPCODE_BBE_PACKPNX40;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 5 &&
      Field_fld_f110_s2_17_4_Slot_f110_s2_get (insn) == 14437)
    return OPCODE_BBE_PACKQNX40;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 3 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 3 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 8)
    return OPCODE_BBE_MULUUSNX16;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 4 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 24)
    return OPCODE_BBE_MULNX16;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 1 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 24)
    return OPCODE_BBE_MULANX16;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_11_Slot_f110_s2_get (insn) == 48 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 3 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 24)
    return OPCODE_BBE_MULSGNNX40;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 7 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 24)
    return OPCODE_BBE_MULSNX16;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 4 &&
      Field_fld_f110_s2_3_0_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MULRNX16;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 3 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 24)
    return OPCODE_BBE_MULUUNX16;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 3 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 8)
    return OPCODE_BBE_MULUUANX16;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 1 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 3 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 24)
    return OPCODE_BBE_MULUSNX16;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 1 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 3 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 8)
    return OPCODE_BBE_MULUSANX16;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 1 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 24)
    return OPCODE_BBE_MULUSANX16T;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_3_0_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MULUSRNX16;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 5 &&
      Field_fld_f110_s2_3_0_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MULUURNX16;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 1 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 8)
    return OPCODE_BBE_MULANX16T;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 8)
    return OPCODE_BBE_MULUUANX16T;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 5 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 24)
    return OPCODE_BBE_MULNX16C;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 24)
    return OPCODE_BBE_MULANX16C;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 24)
    return OPCODE_BBE_MULNX16J;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 3 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 24)
    return OPCODE_BBE_MULANX16J;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 0 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 3 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 8)
    return OPCODE_BBE_MULSNX16C;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 0 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 3 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 24)
    return OPCODE_BBE_MULSNX16J;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 0 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 24)
    return OPCODE_BBE_MAGINX16C;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 1 &&
      Field_fld_f110_s2_3_0_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MULRNX16C;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 3 &&
      Field_fld_f110_s2_3_0_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MULRNX16J;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 0 &&
      Field_fld_f110_s2_3_0_Slot_f110_s2_get (insn) == 0)
    return OPCODE_BBE_MAGIRNX16C;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 0 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 8)
    return OPCODE_BBE_MULANX16CT;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_9_8_Slot_f110_s2_get (insn) == 0 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 24)
    return OPCODE_BBE_MULANX16JT;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_10_Slot_f110_s2_get (insn) == 0 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 10)
    return OPCODE_BBX_MOVL2W;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_14_10_Slot_f110_s2_get (insn) == 0 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 2)
    return OPCODE_BBX_MOVL2WT;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_10_Slot_f110_s2_get (insn) == 0 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 14)
    return OPCODE_BBX_MOVUL2W;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_14_10_Slot_f110_s2_get (insn) == 0 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 6)
    return OPCODE_BBX_MOVUL2WT;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 2 &&
      Field_fld_f110_s2_9_0_Slot_f110_s2_get (insn) == 44)
    return OPCODE_BBX_MOVSW2L;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_9_0_Slot_f110_s2_get (insn) == 36)
    return OPCODE_BBX_MOVSW2LT;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 0 &&
      Field_fld_f110_s2_9_0_Slot_f110_s2_get (insn) == 44)
    return OPCODE_BBX_MOVHW2L;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_9_0_Slot_f110_s2_get (insn) == 4)
    return OPCODE_BBX_MOVHW2LT;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 1 &&
      Field_fld_f110_s2_9_0_Slot_f110_s2_get (insn) == 44)
    return OPCODE_BBX_MOVLW2L;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_9_0_Slot_f110_s2_get (insn) == 12)
    return OPCODE_BBX_MOVLW2LT;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_10_Slot_f110_s2_get (insn) == 32 &&
      Field_fld_f110_s2_4_0_Slot_f110_s2_get (insn) == 10)
    return OPCODE_BBX_MVBL2W;
  if (Field_fld_f110_s2_22_20_Slot_f110_s2_get (insn) == 6 &&
      Field_fld_f110_s2_17_15_Slot_f110_s2_get (insn) == 3 &&
      Field_fld_f110_s2_9_0_Slot_f110_s2_get (insn) == 44)
    return OPCODE_BBX_MVBW2L;
  if (Field_fld_f110_s2_22_8_Slot_f110_s2_get (insn) == 29824)
    return OPCODE_BBX_NSANX24;
  if (Field_fld_f110_s2_22_8_Slot_f110_s2_get (insn) == 29828)
    return OPCODE_BBX_NSANX24C;
  if (Field_fld_f110_s2_22_8_Slot_f110_s2_get (insn) == 29832)
    return OPCODE_BBX_NSAUNX24;
  return XTENSA_UNDEFINED;
}

static int
Slot_f110_s3_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f110_s3_18_0_Slot_f110_s3_get (insn) == 393734)
    return OPCODE_NOP;
  if (Field_fld_f110_s3_18_15_Slot_f110_s3_get (insn) == 0)
    return OPCODE_BBX_LOB0NX24_I;
  if (Field_fld_f110_s3_18_15_Slot_f110_s3_get (insn) == 1)
    return OPCODE_BBX_LOB0NX24_IP;
  if (Field_fld_f110_s3_18_15_Slot_f110_s3_get (insn) == 2)
    return OPCODE_BBX_LOB1NX24_I;
  if (Field_fld_f110_s3_18_15_Slot_f110_s3_get (insn) == 3)
    return OPCODE_BBX_LOB1NX24_IP;
  if (Field_fld_f110_s3_18_15_Slot_f110_s3_get (insn) == 4)
    return OPCODE_BBX_LTB0NX24_I;
  if (Field_fld_f110_s3_18_15_Slot_f110_s3_get (insn) == 5)
    return OPCODE_BBX_LTB0NX24_IP;
  if (Field_fld_f110_s3_18_15_Slot_f110_s3_get (insn) == 6)
    return OPCODE_BBX_LTB1NX24_I;
  if (Field_fld_f110_s3_18_15_Slot_f110_s3_get (insn) == 7)
    return OPCODE_BBX_LTB1NX24_IP;
  if (Field_fld_f110_s3_18_15_Slot_f110_s3_get (insn) == 8 &&
      Field_fld_f110_s3_8_8_Slot_f110_s3_get (insn) == 0)
    return OPCODE_BBX_LOB0NX16_I;
  if (Field_fld_f110_s3_18_15_Slot_f110_s3_get (insn) == 8 &&
      Field_fld_f110_s3_8_8_Slot_f110_s3_get (insn) == 1)
    return OPCODE_BBX_LOB0NX16_IP;
  if (Field_fld_f110_s3_18_15_Slot_f110_s3_get (insn) == 9 &&
      Field_fld_f110_s3_8_8_Slot_f110_s3_get (insn) == 0)
    return OPCODE_BBX_LOB1NX16_I;
  if (Field_fld_f110_s3_18_15_Slot_f110_s3_get (insn) == 9 &&
      Field_fld_f110_s3_8_8_Slot_f110_s3_get (insn) == 1)
    return OPCODE_BBX_LOB1NX16_IP;
  if (Field_fld_f110_s3_18_15_Slot_f110_s3_get (insn) == 10 &&
      Field_fld_f110_s3_8_8_Slot_f110_s3_get (insn) == 0)
    return OPCODE_BBX_LTB0NX16_I;
  if (Field_fld_f110_s3_18_15_Slot_f110_s3_get (insn) == 10 &&
      Field_fld_f110_s3_8_8_Slot_f110_s3_get (insn) == 1)
    return OPCODE_BBX_LTB0NX16_IP;
  if (Field_fld_f110_s3_18_15_Slot_f110_s3_get (insn) == 11 &&
      Field_fld_f110_s3_8_8_Slot_f110_s3_get (insn) == 0)
    return OPCODE_BBX_LTB1NX16_I;
  if (Field_fld_f110_s3_18_15_Slot_f110_s3_get (insn) == 11 &&
      Field_fld_f110_s3_8_8_Slot_f110_s3_get (insn) == 1)
    return OPCODE_BBX_LTB1NX16_IP;
  if (Field_fld_f110_s3_18_8_Slot_f110_s3_get (insn) == 1536)
    return OPCODE_BBX_INITOPBR;
  if (Field_fld_f110_s3_18_8_Slot_f110_s3_get (insn) == 1537)
    return OPCODE_BBX_INITTBR;
  if (Field_fld_f110_s3_18_8_Slot_f110_s3_get (insn) == 1538 &&
      Field_fld_f110_s3_3_0_Slot_f110_s3_get (insn) == 0)
    return OPCODE_BBX_GETOPBR0;
  if (Field_fld_f110_s3_18_8_Slot_f110_s3_get (insn) == 1538 &&
      Field_fld_f110_s3_3_0_Slot_f110_s3_get (insn) == 1)
    return OPCODE_BBX_GETOPBR1;
  if (Field_fld_f110_s3_18_8_Slot_f110_s3_get (insn) == 1538 &&
      Field_fld_f110_s3_3_0_Slot_f110_s3_get (insn) == 2)
    return OPCODE_BBX_GETOPBW0;
  if (Field_fld_f110_s3_18_8_Slot_f110_s3_get (insn) == 1538 &&
      Field_fld_f110_s3_3_0_Slot_f110_s3_get (insn) == 3)
    return OPCODE_BBX_GETTBR0;
  if (Field_fld_f110_s3_18_8_Slot_f110_s3_get (insn) == 1538 &&
      Field_fld_f110_s3_3_0_Slot_f110_s3_get (insn) == 4)
    return OPCODE_BBX_GETTBR1;
  if (Field_fld_f110_s3_18_8_Slot_f110_s3_get (insn) == 1538 &&
      Field_fld_f110_s3_3_0_Slot_f110_s3_get (insn) == 5)
    return OPCODE_BBX_GETTBW0;
  return XTENSA_UNDEFINED;
}

static int
Slot_f12_s0_st_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f12_s0_st_18_0_Slot_f12_s0_st_get (insn) == 90129)
    return OPCODE_NOP;
  if (Field_fld_f12_s0_st_18_12_Slot_f12_s0_st_get (insn) == 16)
    return OPCODE_BBE_L32IP;
  if (Field_fld_f12_s0_st_18_12_Slot_f12_s0_st_get (insn) == 17)
    return OPCODE_BBE_L32X;
  if (Field_fld_f12_s0_st_18_12_Slot_f12_s0_st_get (insn) == 18)
    return OPCODE_BBE_L32XP;
  if (Field_fld_f12_s0_st_18_12_Slot_f12_s0_st_get (insn) == 19)
    return OPCODE_BBE_SVNX16_IP;
  if (Field_fld_f12_s0_st_18_12_Slot_f12_s0_st_get (insn) == 20)
    return OPCODE_BBE_SVNX16_X;
  if (Field_fld_f12_s0_st_18_12_Slot_f12_s0_st_get (insn) == 21)
    return OPCODE_BBE_SVNX16_XP;
  if (Field_fld_f12_s0_st_18_12_Slot_f12_s0_st_get (insn) == 22 &&
      Field_fld_f12_s0_st_7_4_Slot_f12_s0_st_get (insn) == 0)
    return OPCODE_BBE_SVNX16_IC;
  if (Field_fld_f12_s0_st_18_13_Slot_f12_s0_st_get (insn) == 12)
    return OPCODE_BBX_LVNX24_X;
  if (Field_fld_f12_s0_st_18_13_Slot_f12_s0_st_get (insn) == 13)
    return OPCODE_BBX_LVNX24_XP;
  if (Field_fld_f12_s0_st_18_13_Slot_f12_s0_st_get (insn) == 14)
    return OPCODE_BBX_SVNX24U_X;
  if (Field_fld_f12_s0_st_18_13_Slot_f12_s0_st_get (insn) == 15)
    return OPCODE_BBX_SVNX24U_XP;
  if (Field_fld_f12_s0_st_18_13_Slot_f12_s0_st_get (insn) == 32)
    return OPCODE_BBX_SVNX24_IP;
  if (Field_fld_f12_s0_st_18_13_Slot_f12_s0_st_get (insn) == 40)
    return OPCODE_BBX_SVNX24_X;
  if (Field_fld_f12_s0_st_18_13_Slot_f12_s0_st_get (insn) == 41)
    return OPCODE_BBX_SVNX24_XP;
  if (Field_fld_f12_s0_st_18_13_Slot_f12_s0_st_get (insn) == 42)
    return OPCODE_BBX_LVNX24_I;
  if (Field_fld_f12_s0_st_18_13_Slot_f12_s0_st_get (insn) == 43)
    return OPCODE_BBX_LVNX24_IP;
  if (Field_fld_f12_s0_st_18_13_Slot_f12_s0_st_get (insn) == 44)
    return OPCODE_BBX_SLV128_I;
  if (Field_fld_f12_s0_st_18_13_Slot_f12_s0_st_get (insn) == 45)
    return OPCODE_BBX_SVNX24U_I;
  if (Field_fld_f12_s0_st_18_13_Slot_f12_s0_st_get (insn) == 46)
    return OPCODE_BBX_SVNX24U_IP;
  if (Field_fld_f12_s0_st_18_13_Slot_f12_s0_st_get (insn) == 47)
    return OPCODE_BBX_SVNX24_I;
  if (Field_fld_f12_s0_st_18_16_Slot_f12_s0_st_get (insn) == 0)
    return OPCODE_BBE_SVNX16_I;
  return XTENSA_UNDEFINED;
}

static int
Slot_f12_s1_ld_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f12_s1_ld_18_0_Slot_f12_s1_ld_get (insn) == 90340)
    return OPCODE_NOP;
  if (Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_get (insn) == 16)
    return OPCODE_BBE_L32IP;
  if (Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_get (insn) == 17)
    return OPCODE_BBE_L32X;
  if (Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_get (insn) == 18)
    return OPCODE_BBE_L32XP;
  if (Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_get (insn) == 19)
    return OPCODE_BBE_LVNX16_IP;
  if (Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_get (insn) == 20)
    return OPCODE_BBE_LVNX16_X;
  if (Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_get (insn) == 21)
    return OPCODE_BBE_LVNX16_XP;
  if (Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_get (insn) == 22 &&
      Field_fld_f12_s1_ld_7_4_Slot_f12_s1_ld_get (insn) == 12)
    return OPCODE_BBE_LVNX16_IC;
  if (Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_get (insn) == 22 &&
      Field_fld_f12_s1_ld_7_6_Slot_f12_s1_ld_get (insn) == 1)
    return OPCODE_BBE_LANX16_IP;
  if (Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_get (insn) == 22 &&
      Field_fld_f12_s1_ld_7_6_Slot_f12_s1_ld_get (insn) == 0)
    return OPCODE_BBE_LANX16_IC;
  if (Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_get (insn) == 22 &&
      Field_fld_f12_s1_ld_7_5_Slot_f12_s1_ld_get (insn) == 7 &&
      Field_fld_f12_s1_ld_2_0_Slot_f12_s1_ld_get (insn) == 3)
    return OPCODE_BBE_PACKSNX40;
  if (Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_get (insn) == 22 &&
      Field_fld_f12_s1_ld_7_5_Slot_f12_s1_ld_get (insn) == 7 &&
      Field_fld_f12_s1_ld_2_0_Slot_f12_s1_ld_get (insn) == 0)
    return OPCODE_BBE_PACKLNX40;
  if (Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_get (insn) == 22 &&
      Field_fld_f12_s1_ld_7_5_Slot_f12_s1_ld_get (insn) == 5)
    return OPCODE_BBE_PACKVNX40;
  if (Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_get (insn) == 22 &&
      Field_fld_f12_s1_ld_7_5_Slot_f12_s1_ld_get (insn) == 7 &&
      Field_fld_f12_s1_ld_2_0_Slot_f12_s1_ld_get (insn) == 1)
    return OPCODE_BBE_PACKPNX40;
  if (Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_get (insn) == 22 &&
      Field_fld_f12_s1_ld_7_5_Slot_f12_s1_ld_get (insn) == 7 &&
      Field_fld_f12_s1_ld_2_0_Slot_f12_s1_ld_get (insn) == 2)
    return OPCODE_BBE_PACKQNX40;
  if (Field_fld_f12_s1_ld_18_16_Slot_f12_s1_ld_get (insn) == 0)
    return OPCODE_BBE_LVNX16_I;
  return XTENSA_UNDEFINED;
}

static int
Slot_f12_s2_mul_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f12_s2_mul_17_0_Slot_f12_s2_mul_get (insn) == 49166)
    return OPCODE_NOP;
  if (Field_fld_f12_s2_mul_17_14_Slot_f12_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MULANX16PR;
  if (Field_fld_f12_s2_mul_17_14_Slot_f12_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MULNX16PR;
  if (Field_fld_f12_s2_mul_17_14_Slot_f12_s2_mul_get (insn) == 2 &&
      Field_fld_f12_s2_mul_3_3_Slot_f12_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MULRNX16;
  if (Field_fld_f12_s2_mul_17_14_Slot_f12_s2_mul_get (insn) == 2 &&
      Field_fld_f12_s2_mul_3_3_Slot_f12_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MULRNX16C;
  if (Field_fld_f12_s2_mul_17_14_Slot_f12_s2_mul_get (insn) == 3 &&
      Field_fld_f12_s2_mul_3_0_Slot_f12_s2_mul_get (insn) == 11)
    return OPCODE_BBE_MULNX16;
  if (Field_fld_f12_s2_mul_17_14_Slot_f12_s2_mul_get (insn) == 3 &&
      Field_fld_f12_s2_mul_3_0_Slot_f12_s2_mul_get (insn) == 8)
    return OPCODE_BBE_MULANX16;
  if (Field_fld_f12_s2_mul_17_14_Slot_f12_s2_mul_get (insn) == 3 &&
      Field_fld_f12_s2_mul_3_0_Slot_f12_s2_mul_get (insn) == 12)
    return OPCODE_BBE_MULNX16C;
  if (Field_fld_f12_s2_mul_17_14_Slot_f12_s2_mul_get (insn) == 3 &&
      Field_fld_f12_s2_mul_3_0_Slot_f12_s2_mul_get (insn) == 9)
    return OPCODE_BBE_MULANX16C;
  if (Field_fld_f12_s2_mul_17_14_Slot_f12_s2_mul_get (insn) == 3 &&
      Field_fld_f12_s2_mul_3_0_Slot_f12_s2_mul_get (insn) == 13)
    return OPCODE_BBE_MULNX16J;
  if (Field_fld_f12_s2_mul_17_14_Slot_f12_s2_mul_get (insn) == 3 &&
      Field_fld_f12_s2_mul_3_0_Slot_f12_s2_mul_get (insn) == 10)
    return OPCODE_BBE_MULANX16J;
  if (Field_fld_f12_s2_mul_17_14_Slot_f12_s2_mul_get (insn) == 3 &&
      Field_fld_f12_s2_mul_3_3_Slot_f12_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MULRNX16J;
  return XTENSA_UNDEFINED;
}

static int
Slot_f12_s3_alufirfft_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f12_s3_alufirfft_22_0_Slot_f12_s3_alufirfft_get (insn) == 2490370)
    return OPCODE_NOP;
  if (Field_fld_f12_s3_alufirfft_22_17_Slot_f12_s3_alufirfft_get (insn) == 16)
    return OPCODE_BBE_DSELNX16I_H;
  if (Field_fld_f12_s3_alufirfft_22_19_Slot_f12_s3_alufirfft_get (insn) == 2)
    return OPCODE_BBE_DSELNX16I;
  if (Field_fld_f12_s3_alufirfft_22_19_Slot_f12_s3_alufirfft_get (insn) == 3)
    return OPCODE_BBE_SELPCNX16I;
  if (Field_fld_f12_s3_alufirfft_22_20_Slot_f12_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBE_SELPRNX16I;
  return XTENSA_UNDEFINED;
}

static int
Slot_f12_s4_move_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f12_s4_move_5_0_Slot_f12_s4_move_get (insn) == 16)
    return OPCODE_NOP;
  return XTENSA_UNDEFINED;
}

static int
Slot_f1_s2_walumul_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f1_s2_walumul_18_0_Slot_f1_s2_walumul_get (insn) == 394032)
    return OPCODE_NOP;
  if (Field_fld_f1_s2_walumul_18_10_Slot_f1_s2_walumul_get (insn) == 265 &&
      Field_fld_f1_s2_walumul_7_7_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_PACKVNX40;
  if (Field_fld_f1_s2_walumul_18_10_Slot_f1_s2_walumul_get (insn) == 297 &&
      Field_fld_f1_s2_walumul_7_4_Slot_f1_s2_walumul_get (insn) == 7)
    return OPCODE_BBE_MOVVWL;
  if (Field_fld_f1_s2_walumul_18_10_Slot_f1_s2_walumul_get (insn) == 297 &&
      Field_fld_f1_s2_walumul_7_4_Slot_f1_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_MOVSVWL;
  if (Field_fld_f1_s2_walumul_18_10_Slot_f1_s2_walumul_get (insn) == 297 &&
      Field_fld_f1_s2_walumul_7_4_Slot_f1_s2_walumul_get (insn) == 4)
    return OPCODE_BBE_MOVVWH;
  if (Field_fld_f1_s2_walumul_18_10_Slot_f1_s2_walumul_get (insn) == 297 &&
      Field_fld_f1_s2_walumul_7_4_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_MOVSVWH;
  if (Field_fld_f1_s2_walumul_18_10_Slot_f1_s2_walumul_get (insn) == 297 &&
      Field_fld_f1_s2_walumul_7_4_Slot_f1_s2_walumul_get (insn) == 6)
    return OPCODE_BBE_MOVVWHL;
  if (Field_fld_f1_s2_walumul_18_10_Slot_f1_s2_walumul_get (insn) == 297 &&
      Field_fld_f1_s2_walumul_7_4_Slot_f1_s2_walumul_get (insn) == 5)
    return OPCODE_BBE_MOVVWHH;
  if (Field_fld_f1_s2_walumul_18_10_Slot_f1_s2_walumul_get (insn) == 329 &&
      Field_fld_f1_s2_walumul_7_4_Slot_f1_s2_walumul_get (insn) == 3)
    return OPCODE_BBE_PACKSNX40;
  if (Field_fld_f1_s2_walumul_18_10_Slot_f1_s2_walumul_get (insn) == 329 &&
      Field_fld_f1_s2_walumul_7_4_Slot_f1_s2_walumul_get (insn) == 2)
    return OPCODE_BBE_PACKPNX40;
  if (Field_fld_f1_s2_walumul_18_10_Slot_f1_s2_walumul_get (insn) == 329 &&
      Field_fld_f1_s2_walumul_7_4_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_MOVVWLH;
  if (Field_fld_f1_s2_walumul_18_10_Slot_f1_s2_walumul_get (insn) == 361 &&
      Field_fld_f1_s2_walumul_7_4_Slot_f1_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_PACKLNX40;
  if (Field_fld_f1_s2_walumul_18_10_Slot_f1_s2_walumul_get (insn) == 361 &&
      Field_fld_f1_s2_walumul_7_4_Slot_f1_s2_walumul_get (insn) == 2)
    return OPCODE_BBE_PACKQNX40;
  if (Field_fld_f1_s2_walumul_18_10_Slot_f1_s2_walumul_get (insn) == 361 &&
      Field_fld_f1_s2_walumul_7_4_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_MOVVWLL;
  if (Field_fld_f1_s2_walumul_18_15_Slot_f1_s2_walumul_get (insn) == 4 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 12)
    return OPCODE_BBE_LENX16;
  if (Field_fld_f1_s2_walumul_18_15_Slot_f1_s2_walumul_get (insn) == 4 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 13)
    return OPCODE_BBE_NEQNX16C;
  if (Field_fld_f1_s2_walumul_18_15_Slot_f1_s2_walumul_get (insn) == 5 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 12)
    return OPCODE_BBE_LEUNX16;
  if (Field_fld_f1_s2_walumul_18_15_Slot_f1_s2_walumul_get (insn) == 6 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 12)
    return OPCODE_BBE_LTNX16;
  if (Field_fld_f1_s2_walumul_18_15_Slot_f1_s2_walumul_get (insn) == 7 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 12)
    return OPCODE_BBE_LTUNX16;
  if (Field_fld_f1_s2_walumul_18_15_Slot_f1_s2_walumul_get (insn) == 12 &&
      Field_fld_f1_s2_walumul_11_8_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_EQNX40;
  if (Field_fld_f1_s2_walumul_18_15_Slot_f1_s2_walumul_get (insn) == 12 &&
      Field_fld_f1_s2_walumul_11_8_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_NEQNX40;
  if (Field_fld_f1_s2_walumul_18_15_Slot_f1_s2_walumul_get (insn) == 13 &&
      Field_fld_f1_s2_walumul_11_8_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_EQNX40C;
  if (Field_fld_f1_s2_walumul_18_15_Slot_f1_s2_walumul_get (insn) == 13 &&
      Field_fld_f1_s2_walumul_11_8_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_NEQNX40C;
  if (Field_fld_f1_s2_walumul_18_15_Slot_f1_s2_walumul_get (insn) == 14 &&
      Field_fld_f1_s2_walumul_11_8_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_LENX40;
  if (Field_fld_f1_s2_walumul_18_15_Slot_f1_s2_walumul_get (insn) == 15 &&
      Field_fld_f1_s2_walumul_11_8_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_LTNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_MULRNX16PR;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 0 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 15)
    return OPCODE_BBE_MULNX16;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 6 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 11)
    return OPCODE_BBE_MULANX16;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 14)
    return OPCODE_BBE_MULSNX16;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 3)
    return OPCODE_BBE_MULRNX16;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 5 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 14)
    return OPCODE_BBE_MULUUNX16;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 4 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 15)
    return OPCODE_BBE_MULUUANX16;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 4 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 14)
    return OPCODE_BBE_MULUSNX16;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 15)
    return OPCODE_BBE_MULUSANX16;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 6)
    return OPCODE_BBE_MULUSANX16T;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 7)
    return OPCODE_BBE_MULUSRNX16;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 9)
    return OPCODE_BBE_MULUURNX16;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 2)
    return OPCODE_BBE_MULANX16T;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 8)
    return OPCODE_BBE_MULUUANX16T;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 14)
    return OPCODE_BBE_MULNX16C;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 7 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 11)
    return OPCODE_BBE_MULANX16C;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 15)
    return OPCODE_BBE_MULNX16J;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 0 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 14)
    return OPCODE_BBE_MULANX16J;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 15)
    return OPCODE_BBE_MULSNX16C;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 14)
    return OPCODE_BBE_MULSNX16J;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 5 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 11)
    return OPCODE_BBE_MAGINX16C;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 4 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 11)
    return OPCODE_BBE_MAGIANX16C;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 4)
    return OPCODE_BBE_MULRNX16C;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 5)
    return OPCODE_BBE_MULRNX16J;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_MAGIRNX16C;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_MULANX16JT;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 10)
    return OPCODE_BBE_SELNX40I;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 7 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 15)
    return OPCODE_BBE_MOVWV;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 5 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 15)
    return OPCODE_BBE_MOVSWV;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 7 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 14)
    return OPCODE_BBE_MOVW2VL;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 6 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 15)
    return OPCODE_BBE_MOVW2VH;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_10_Slot_f1_s2_walumul_get (insn) == 6 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 7)
    return OPCODE_BBE_REPNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_10_Slot_f1_s2_walumul_get (insn) == 7 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 6)
    return OPCODE_BBE_SELSNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_9_Slot_f1_s2_walumul_get (insn) == 17 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_REPNX40C;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_9_Slot_f1_s2_walumul_get (insn) == 17 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_SELSNX40C;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_SLLINX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 2)
    return OPCODE_BBE_SLSINX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 4)
    return OPCODE_BBE_SRLINX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 3)
    return OPCODE_BBE_SRAINX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_8_Slot_f1_s2_walumul_get (insn) == 34 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 6)
    return OPCODE_BBE_XORNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_8_Slot_f1_s2_walumul_get (insn) == 35 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 3)
    return OPCODE_BBE_ANDNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_8_Slot_f1_s2_walumul_get (insn) == 34 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 5)
    return OPCODE_BBE_ORNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_6_Slot_f1_s2_walumul_get (insn) == 139 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 7)
    return OPCODE_BBE_NOTNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_8_Slot_f1_s2_walumul_get (insn) == 34 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 2)
    return OPCODE_BBE_ADDNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_8_Slot_f1_s2_walumul_get (insn) == 35 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 2)
    return OPCODE_BBE_SUBNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_6_Slot_f1_s2_walumul_get (insn) == 138 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 7)
    return OPCODE_BBE_NEGNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_8_Slot_f1_s2_walumul_get (insn) == 34 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 3)
    return OPCODE_BBE_MULSGNNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_6_Slot_f1_s2_walumul_get (insn) == 161 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 6)
    return OPCODE_BBE_SATSNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_7_0_Slot_f1_s2_walumul_get (insn) == 104)
    return OPCODE_BBE_UNPKSNX16;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_7_0_Slot_f1_s2_walumul_get (insn) == 120)
    return OPCODE_BBE_UNPKUNX16;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_7_0_Slot_f1_s2_walumul_get (insn) == 88)
    return OPCODE_BBE_UNPKQNX16;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_6_Slot_f1_s2_walumul_get (insn) == 161 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 7)
    return OPCODE_BBE_SATUNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_10_Slot_f1_s2_walumul_get (insn) == 7 &&
      Field_fld_f1_s2_walumul_7_7_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 7)
    return OPCODE_BBE_SLLNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_10_Slot_f1_s2_walumul_get (insn) == 9 &&
      Field_fld_f1_s2_walumul_7_7_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 2)
    return OPCODE_BBE_SRLNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_10_Slot_f1_s2_walumul_get (insn) == 7 &&
      Field_fld_f1_s2_walumul_7_7_Slot_f1_s2_walumul_get (insn) == 0 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 7)
    return OPCODE_BBE_SLANX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_10_Slot_f1_s2_walumul_get (insn) == 9 &&
      Field_fld_f1_s2_walumul_7_7_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_SRANX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_10_Slot_f1_s2_walumul_get (insn) == 9 &&
      Field_fld_f1_s2_walumul_7_7_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_SLSNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_10_Slot_f1_s2_walumul_get (insn) == 9 &&
      Field_fld_f1_s2_walumul_7_7_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 3)
    return OPCODE_BBE_SRSNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_6_Slot_f1_s2_walumul_get (insn) == 161 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 2)
    return OPCODE_BBE_RMAXNX40_STEP0;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_6_Slot_f1_s2_walumul_get (insn) == 161 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 3)
    return OPCODE_BBE_RMAXNX40_STEP1;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_6_Slot_f1_s2_walumul_get (insn) == 161 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 4)
    return OPCODE_BBE_RMINNX40_STEP0;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_6_Slot_f1_s2_walumul_get (insn) == 161 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 5)
    return OPCODE_BBE_RMINNX40_STEP1;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_6_Slot_f1_s2_walumul_get (insn) == 137 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 7)
    return OPCODE_BBE_CONJNX40C;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_6_Slot_f1_s2_walumul_get (insn) == 161 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_RADDNX40C;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_8_Slot_f1_s2_walumul_get (insn) == 32)
    return OPCODE_BBE_MOVWA32C;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_7_0_Slot_f1_s2_walumul_get (insn) == 72)
    return OPCODE_BBE_UNPKPNX16;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_11_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 7)
    return OPCODE_BBE_MOVWINT40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_11_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 6)
    return OPCODE_BBE_MOVQINT40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_10_Slot_f1_s2_walumul_get (insn) == 6 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 6)
    return OPCODE_BBE_MOVWINX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_8_Slot_f1_s2_walumul_get (insn) == 34 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 4)
    return OPCODE_BBE_NANDNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_SHFLNX40I;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_4_Slot_f1_s2_walumul_get (insn) == 640)
    return OPCODE_BBE_MOVWA32;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_8_Slot_f1_s2_walumul_get (insn) == 33)
    return OPCODE_BBE_MOVWA40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_6_Slot_f1_s2_walumul_get (insn) == 161 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_RADDNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_7_0_Slot_f1_s2_walumul_get (insn) == 24)
    return OPCODE_BBE_MOVWVL;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_7_0_Slot_f1_s2_walumul_get (insn) == 8)
    return OPCODE_BBE_MOVSWVL;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get (insn) == 1 &&
      Field_fld_f1_s2_walumul_7_0_Slot_f1_s2_walumul_get (insn) == 40)
    return OPCODE_BBE_MOVWVLL;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 2 &&
      Field_fld_f1_s2_walumul_14_6_Slot_f1_s2_walumul_get (insn) == 136 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 7)
    return OPCODE_BBE_ABSNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_14_8_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_5_0_Slot_f1_s2_walumul_get (insn) == 32)
    return OPCODE_BBE_MOVWW;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_11_8_Slot_f1_s2_walumul_get (insn) == 0 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_MOVNX40T;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_11_8_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_5_0_Slot_f1_s2_walumul_get (insn) == 16)
    return OPCODE_BBE_RNDSADJNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_11_8_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_5_0_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_RNDADJNX40;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 8)
    return OPCODE_BBX_LTNX24;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_11_7_Slot_f1_s2_walumul_get (insn) == 10 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBX_LTNX24C;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 9)
    return OPCODE_BBX_LTUNX24;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 1)
    return OPCODE_BBX_LTENX24;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_11_7_Slot_f1_s2_walumul_get (insn) == 9 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBX_LTENX24C;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 3)
    return OPCODE_BBX_LTEUNX24;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 2)
    return OPCODE_BBX_EQNX24;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_11_7_Slot_f1_s2_walumul_get (insn) == 8 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 0)
    return OPCODE_BBX_EQNX24C;
  if (Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get (insn) == 3 &&
      Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get (insn) == 10)
    return OPCODE_BBX_NEQNX24;
  return XTENSA_UNDEFINED;
}

static int
Slot_f1_s3_alu_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f1_s3_alu_14_0_Slot_f1_s3_alu_get (insn) == 27176)
    return OPCODE_NOP;
  if (Field_fld_f1_s3_alu_14_11_Slot_f1_s3_alu_get (insn) == 6)
    return OPCODE_BBE_LENX16;
  if (Field_fld_f1_s3_alu_14_11_Slot_f1_s3_alu_get (insn) == 7)
    return OPCODE_BBE_LEUNX16;
  if (Field_fld_f1_s3_alu_14_11_Slot_f1_s3_alu_get (insn) == 8)
    return OPCODE_BBE_LTNX16;
  if (Field_fld_f1_s3_alu_14_11_Slot_f1_s3_alu_get (insn) == 9)
    return OPCODE_BBE_LTUNX16;
  if (Field_fld_f1_s3_alu_14_11_Slot_f1_s3_alu_get (insn) == 10)
    return OPCODE_BBE_MOVVSV;
  if (Field_fld_f1_s3_alu_14_11_Slot_f1_s3_alu_get (insn) == 11)
    return OPCODE_BBE_NEQNX16C;
  if (Field_fld_f1_s3_alu_14_12_Slot_f1_s3_alu_get (insn) == 2)
    return OPCODE_BBE_REPNX16;
  if (Field_fld_f1_s3_alu_14_12_Slot_f1_s3_alu_get (insn) == 6 &&
      Field_fld_f1_s3_alu_5_5_Slot_f1_s3_alu_get (insn) == 0)
    return OPCODE_BBE_REPNX16C;
  if (Field_fld_f1_s3_alu_14_9_Slot_f1_s3_alu_get (insn) == 50 &&
      Field_fld_f1_s3_alu_5_4_Slot_f1_s3_alu_get (insn) == 2)
    return OPCODE_BBE_NSANX16;
  if (Field_fld_f1_s3_alu_14_9_Slot_f1_s3_alu_get (insn) == 50 &&
      Field_fld_f1_s3_alu_5_4_Slot_f1_s3_alu_get (insn) == 3)
    return OPCODE_BBE_NSANX16C;
  if (Field_fld_f1_s3_alu_14_9_Slot_f1_s3_alu_get (insn) == 51 &&
      Field_fld_f1_s3_alu_5_4_Slot_f1_s3_alu_get (insn) == 2)
    return OPCODE_BBE_NSAUNX16;
  if (Field_fld_f1_s3_alu_14_9_Slot_f1_s3_alu_get (insn) == 52 &&
      Field_fld_f1_s3_alu_5_3_Slot_f1_s3_alu_get (insn) == 6)
    return OPCODE_BBE_MOVVSVS;
  if (Field_fld_f1_s3_alu_14_9_Slot_f1_s3_alu_get (insn) == 63)
    return OPCODE_BBE_EXTRACTB;
  return XTENSA_UNDEFINED;
}

static int
Slot_f1_s4_move_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f1_s4_move_13_0_Slot_f1_s4_move_get (insn) == 12299)
    return OPCODE_NOP;
  if (Field_fld_f1_s4_move_13_12_Slot_f1_s4_move_get (insn) == 0)
    return OPCODE_BBE_EXTRANX16;
  if (Field_fld_f1_s4_move_13_12_Slot_f1_s4_move_get (insn) == 1)
    return OPCODE_BBE_EXTRANX16C;
  if (Field_fld_f1_s4_move_13_12_Slot_f1_s4_move_get (insn) == 2)
    return OPCODE_BBE_EXTRNX16;
  if (Field_fld_f1_s4_move_13_12_Slot_f1_s4_move_get (insn) == 3 &&
      Field_fld_f1_s4_move_3_3_Slot_f1_s4_move_get (insn) == 0)
    return OPCODE_BBE_EXTRNX16C;
  if (Field_fld_f1_s4_move_13_12_Slot_f1_s4_move_get (insn) == 3 &&
      Field_fld_f1_s4_move_3_0_Slot_f1_s4_move_get (insn) == 8)
    return OPCODE_BBE_MOVAV16C_S2;
  if (Field_fld_f1_s4_move_13_12_Slot_f1_s4_move_get (insn) == 3 &&
      Field_fld_f1_s4_move_3_0_Slot_f1_s4_move_get (insn) == 9)
    return OPCODE_BBE_MOVAV16_S2;
  if (Field_fld_f1_s4_move_13_12_Slot_f1_s4_move_get (insn) == 3 &&
      Field_fld_f1_s4_move_3_0_Slot_f1_s4_move_get (insn) == 10)
    return OPCODE_BBE_MOVAVU16_S2;
  return XTENSA_UNDEFINED;
}

static int
Slot_f2_s1_ld_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f2_s1_ld_15_0_Slot_f2_s1_ld_get (insn) == 32849)
    return OPCODE_NOP;
  if (Field_fld_f2_s1_ld_15_12_Slot_f2_s1_ld_get (insn) == 4)
    return OPCODE_BBE_LVNX16_XP;
  if (Field_fld_f2_s1_ld_15_12_Slot_f2_s1_ld_get (insn) == 5)
    return OPCODE_BBE_L32I_N_S1;
  if (Field_fld_f2_s1_ld_15_12_Slot_f2_s1_ld_get (insn) == 6)
    return OPCODE_BBE_LVNX16_IP;
  if (Field_fld_f2_s1_ld_15_12_Slot_f2_s1_ld_get (insn) == 7)
    return OPCODE_BBE_LVNX16_I_N;
  if (Field_fld_f2_s1_ld_15_12_Slot_f2_s1_ld_get (insn) == 8 &&
      Field_fld_f2_s1_ld_7_0_Slot_f2_s1_ld_get (insn) == 17)
    return OPCODE_BBE_SEQNX16;
  if (Field_fld_f2_s1_ld_15_12_Slot_f2_s1_ld_get (insn) == 9 &&
      Field_fld_f2_s1_ld_7_3_Slot_f2_s1_ld_get (insn) == 28)
    return OPCODE_BBE_MOVVVS;
  if (Field_fld_f2_s1_ld_15_13_Slot_f2_s1_ld_get (insn) == 4 &&
      Field_fld_f2_s1_ld_5_0_Slot_f2_s1_ld_get (insn) == 16)
    return OPCODE_BBE_MOVBVBR;
  if (Field_fld_f2_s1_ld_15_13_Slot_f2_s1_ld_get (insn) == 6 &&
      Field_fld_f2_s1_ld_11_8_Slot_f2_s1_ld_get (insn) == 1)
    return OPCODE_BBE_ANDB;
  if (Field_fld_f2_s1_ld_15_13_Slot_f2_s1_ld_get (insn) == 6 &&
      Field_fld_f2_s1_ld_11_8_Slot_f2_s1_ld_get (insn) == 2)
    return OPCODE_BBE_ORB;
  if (Field_fld_f2_s1_ld_15_13_Slot_f2_s1_ld_get (insn) == 6 &&
      Field_fld_f2_s1_ld_11_8_Slot_f2_s1_ld_get (insn) == 3)
    return OPCODE_BBE_XORB;
  if (Field_fld_f2_s1_ld_15_13_Slot_f2_s1_ld_get (insn) == 7 &&
      Field_fld_f2_s1_ld_11_8_Slot_f2_s1_ld_get (insn) == 2 &&
      Field_fld_f2_s1_ld_5_3_Slot_f2_s1_ld_get (insn) == 3)
    return OPCODE_BBE_NOTB;
  if (Field_fld_f2_s1_ld_15_13_Slot_f2_s1_ld_get (insn) == 7 &&
      Field_fld_f2_s1_ld_11_8_Slot_f2_s1_ld_get (insn) == 1)
    return OPCODE_BBE_ANDNOTB;
  if (Field_fld_f2_s1_ld_15_13_Slot_f2_s1_ld_get (insn) == 7 &&
      Field_fld_f2_s1_ld_11_8_Slot_f2_s1_ld_get (insn) == 2 &&
      Field_fld_f2_s1_ld_5_3_Slot_f2_s1_ld_get (insn) == 2)
    return OPCODE_BBE_MB;
  if (Field_fld_f2_s1_ld_15_13_Slot_f2_s1_ld_get (insn) == 7 &&
      Field_fld_f2_s1_ld_11_8_Slot_f2_s1_ld_get (insn) == 2 &&
      Field_fld_f2_s1_ld_5_4_Slot_f2_s1_ld_get (insn) == 0)
    return OPCODE_BBE_LTRN;
  if (Field_fld_f2_s1_ld_15_13_Slot_f2_s1_ld_get (insn) == 7 &&
      Field_fld_f2_s1_ld_11_8_Slot_f2_s1_ld_get (insn) == 3 &&
      Field_fld_f2_s1_ld_5_4_Slot_f2_s1_ld_get (insn) == 0)
    return OPCODE_BBE_LTRN_2;
  if (Field_fld_f2_s1_ld_15_14_Slot_f2_s1_ld_get (insn) == 0)
    return OPCODE_BBE_LAVNX16_XP;
  if (Field_fld_f2_s1_ld_15_14_Slot_f2_s1_ld_get (insn) == 2 &&
      Field_fld_f2_s1_ld_5_4_Slot_f2_s1_ld_get (insn) == 0)
    return OPCODE_BBE_LALIGN_I;
  if (Field_fld_f2_s1_ld_15_14_Slot_f2_s1_ld_get (insn) == 2 &&
      Field_fld_f2_s1_ld_11_4_Slot_f2_s1_ld_get (insn) == 27)
    return OPCODE_BBE_LA_PP;
  if (Field_fld_f2_s1_ld_15_14_Slot_f2_s1_ld_get (insn) == 2 &&
      Field_fld_f2_s1_ld_7_4_Slot_f2_s1_ld_get (insn) == 7)
    return OPCODE_BBE_LANX16_IP;
  if (Field_fld_f2_s1_ld_15_14_Slot_f2_s1_ld_get (insn) == 2 &&
      Field_fld_f2_s1_ld_11_4_Slot_f2_s1_ld_get (insn) == 11)
    return OPCODE_BBE_LAPOS_PC;
  if (Field_fld_f2_s1_ld_15_14_Slot_f2_s1_ld_get (insn) == 2 &&
      Field_fld_f2_s1_ld_7_4_Slot_f2_s1_ld_get (insn) == 6)
    return OPCODE_BBE_LANX16_IC;
  if (Field_fld_f2_s1_ld_15_14_Slot_f2_s1_ld_get (insn) == 2 &&
      Field_fld_f2_s1_ld_7_5_Slot_f2_s1_ld_get (insn) == 1)
    return OPCODE_BBE_MOVVINT16;
  if (Field_fld_f2_s1_ld_15_14_Slot_f2_s1_ld_get (insn) == 2 &&
      Field_fld_f2_s1_ld_7_4_Slot_f2_s1_ld_get (insn) == 10)
    return OPCODE_BBE_MOVVINX16;
  if (Field_fld_f2_s1_ld_15_14_Slot_f2_s1_ld_get (insn) == 3 &&
      Field_fld_f2_s1_ld_11_8_Slot_f2_s1_ld_get (insn) == 0)
    return OPCODE_BBE_LALIGN_IP;
  if (Field_fld_f2_s1_ld_15_8_Slot_f2_s1_ld_get (insn) == 196 &&
      Field_fld_f2_s1_ld_3_3_Slot_f2_s1_ld_get (insn) == 0)
    return OPCODE_BBE_MOVBRBV;
  return XTENSA_UNDEFINED;
}

static int
Slot_f2_s2_walumul_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f2_s2_walumul_17_0_Slot_f2_s2_walumul_get (insn) == 163895)
    return OPCODE_NOP;
  if (Field_fld_f2_s2_walumul_17_10_Slot_f2_s2_walumul_get (insn) == 160 &&
      Field_fld_f2_s2_walumul_7_6_Slot_f2_s2_walumul_get (insn) == 1 &&
      Field_fld_f2_s2_walumul_2_0_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_NSANX40;
  if (Field_fld_f2_s2_walumul_17_10_Slot_f2_s2_walumul_get (insn) == 160 &&
      Field_fld_f2_s2_walumul_7_6_Slot_f2_s2_walumul_get (insn) == 1 &&
      Field_fld_f2_s2_walumul_2_0_Slot_f2_s2_walumul_get (insn) == 2)
    return OPCODE_BBE_NSAUNX40;
  if (Field_fld_f2_s2_walumul_17_10_Slot_f2_s2_walumul_get (insn) == 162 &&
      Field_fld_f2_s2_walumul_7_6_Slot_f2_s2_walumul_get (insn) == 1 &&
      Field_fld_f2_s2_walumul_2_0_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_NSANX40C;
  if (Field_fld_f2_s2_walumul_17_11_Slot_f2_s2_walumul_get (insn) == 80 &&
      Field_fld_f2_s2_walumul_7_4_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_EQNX40;
  if (Field_fld_f2_s2_walumul_17_11_Slot_f2_s2_walumul_get (insn) == 80 &&
      Field_fld_f2_s2_walumul_7_4_Slot_f2_s2_walumul_get (insn) == 2)
    return OPCODE_BBE_NEQNX40;
  if (Field_fld_f2_s2_walumul_17_11_Slot_f2_s2_walumul_get (insn) == 81 &&
      Field_fld_f2_s2_walumul_7_4_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_EQNX40C;
  if (Field_fld_f2_s2_walumul_17_11_Slot_f2_s2_walumul_get (insn) == 81 &&
      Field_fld_f2_s2_walumul_7_4_Slot_f2_s2_walumul_get (insn) == 2)
    return OPCODE_BBE_NEQNX40C;
  if (Field_fld_f2_s2_walumul_17_11_Slot_f2_s2_walumul_get (insn) == 82 &&
      Field_fld_f2_s2_walumul_7_4_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_LENX40;
  if (Field_fld_f2_s2_walumul_17_11_Slot_f2_s2_walumul_get (insn) == 83 &&
      Field_fld_f2_s2_walumul_7_4_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_LTNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_MULANX16CT;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_MULANX16JT;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 2)
    return OPCODE_BBE_MULANX16T;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 3)
    return OPCODE_BBE_MULRNX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 4)
    return OPCODE_BBE_MULRNX16C;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 5)
    return OPCODE_BBE_MULRNX16J;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 8)
    return OPCODE_BBE_MULUSANX16T;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 9)
    return OPCODE_BBE_MULUSRNX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 10)
    return OPCODE_BBE_MULUUANX16T;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 11)
    return OPCODE_BBE_MULUURNX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 12)
    return OPCODE_BBE_SELNX40I;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 13 &&
      Field_fld_f2_s2_walumul_10_10_Slot_f2_s2_walumul_get (insn) == 1 &&
      Field_fld_f2_s2_walumul_2_2_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_MOVVSV;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 13 &&
      Field_fld_f2_s2_walumul_10_2_Slot_f2_s2_walumul_get (insn) == 333)
    return OPCODE_BBE_SATSNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 13 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 4 &&
      Field_fld_f2_s2_walumul_3_0_Slot_f2_s2_walumul_get (insn) == 14)
    return OPCODE_BBE_UNPKSNX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 13 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 4 &&
      Field_fld_f2_s2_walumul_3_0_Slot_f2_s2_walumul_get (insn) == 15)
    return OPCODE_BBE_UNPKUNX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 13 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 4 &&
      Field_fld_f2_s2_walumul_3_0_Slot_f2_s2_walumul_get (insn) == 13)
    return OPCODE_BBE_UNPKQNX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 13 &&
      Field_fld_f2_s2_walumul_10_2_Slot_f2_s2_walumul_get (insn) == 335)
    return OPCODE_BBE_SATUNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 13 &&
      Field_fld_f2_s2_walumul_10_2_Slot_f2_s2_walumul_get (insn) == 325)
    return OPCODE_BBE_RMAXNX40_STEP0;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 13 &&
      Field_fld_f2_s2_walumul_10_2_Slot_f2_s2_walumul_get (insn) == 327)
    return OPCODE_BBE_RMAXNX40_STEP1;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 13 &&
      Field_fld_f2_s2_walumul_10_2_Slot_f2_s2_walumul_get (insn) == 329)
    return OPCODE_BBE_RMINNX40_STEP0;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 13 &&
      Field_fld_f2_s2_walumul_10_2_Slot_f2_s2_walumul_get (insn) == 331)
    return OPCODE_BBE_RMINNX40_STEP1;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 13 &&
      Field_fld_f2_s2_walumul_10_2_Slot_f2_s2_walumul_get (insn) == 323)
    return OPCODE_BBE_RADDNX40C;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 13 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 4 &&
      Field_fld_f2_s2_walumul_3_0_Slot_f2_s2_walumul_get (insn) == 12)
    return OPCODE_BBE_UNPKPNX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 13 &&
      Field_fld_f2_s2_walumul_10_2_Slot_f2_s2_walumul_get (insn) == 321)
    return OPCODE_BBE_RADDNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 13 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 4 &&
      Field_fld_f2_s2_walumul_3_0_Slot_f2_s2_walumul_get (insn) == 5)
    return OPCODE_BBE_MOVWVL;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 13 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 4 &&
      Field_fld_f2_s2_walumul_3_0_Slot_f2_s2_walumul_get (insn) == 4)
    return OPCODE_BBE_MOVSWVL;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 13 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 4 &&
      Field_fld_f2_s2_walumul_3_0_Slot_f2_s2_walumul_get (insn) == 6)
    return OPCODE_BBE_MOVWVLL;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 14 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 6)
    return OPCODE_BBE_MULANX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 14 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_ADDWNX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 14 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_ADDWANX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 14 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 3)
    return OPCODE_BBE_ADDWUNX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 14 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 2)
    return OPCODE_BBE_ADDWUANX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 14 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 7)
    return OPCODE_BBE_MULANX16C;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 14 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 5)
    return OPCODE_BBE_MAGINX16C;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 14 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 4)
    return OPCODE_BBE_MAGIANX16C;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 15 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 3)
    return OPCODE_BBE_MULNX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 15 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 4)
    return OPCODE_BBE_MULNX16C;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 15 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 5)
    return OPCODE_BBE_MULNX16J;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 15 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_MULANX16J;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 16 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 7)
    return OPCODE_BBE_MULUUSNX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 16 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_MULSNX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 16 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 6)
    return OPCODE_BBE_MULUUNX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 16 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 5)
    return OPCODE_BBE_MULUUANX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 16 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 4)
    return OPCODE_BBE_MULUSNX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 16 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 3)
    return OPCODE_BBE_MULUSANX16;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 16 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_MULSNX16C;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 16 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 2)
    return OPCODE_BBE_MULSNX16J;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 17 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 6)
    return OPCODE_BBE_SLLINX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 17 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 7)
    return OPCODE_BBE_SLSINX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 17 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 5)
    return OPCODE_BBE_SHFLNX40I;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 17 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 4)
    return OPCODE_BBE_MOVWV;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 17 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_MOVSWV;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 17 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 3)
    return OPCODE_BBE_MOVW2VL;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 17 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 2)
    return OPCODE_BBE_MOVW2VH;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 18 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_SRLINX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 18 &&
      Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_SRAINX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get (insn) == 15)
    return OPCODE_BBE_REPNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get (insn) == 20)
    return OPCODE_BBE_SELSNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_5_Slot_f2_s2_walumul_get (insn) == 48)
    return OPCODE_BBE_REPNX40C;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_5_Slot_f2_s2_walumul_get (insn) == 49)
    return OPCODE_BBE_SELSNX40C;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_4_Slot_f2_s2_walumul_get (insn) == 118)
    return OPCODE_BBE_XORNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_4_Slot_f2_s2_walumul_get (insn) == 115)
    return OPCODE_BBE_ANDNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_4_Slot_f2_s2_walumul_get (insn) == 117)
    return OPCODE_BBE_ORNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_2_Slot_f2_s2_walumul_get (insn) == 479)
    return OPCODE_BBE_NOTNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_4_Slot_f2_s2_walumul_get (insn) == 112)
    return OPCODE_BBE_ADDNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_4_Slot_f2_s2_walumul_get (insn) == 114)
    return OPCODE_BBE_SUBNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_2_Slot_f2_s2_walumul_get (insn) == 478)
    return OPCODE_BBE_NEGNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_4_Slot_f2_s2_walumul_get (insn) == 113)
    return OPCODE_BBE_MULSGNNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get (insn) == 21 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_SLLNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get (insn) == 23 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_SRLNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get (insn) == 21 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_SLANX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get (insn) == 22 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_SRANX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get (insn) == 22 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_SLSNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get (insn) == 23 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_SRSNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_2_Slot_f2_s2_walumul_get (insn) == 477)
    return OPCODE_BBE_CONJNX40C;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_7_Slot_f2_s2_walumul_get (insn) == 4)
    return OPCODE_BBE_MOVPINT40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_4_Slot_f2_s2_walumul_get (insn) == 100)
    return OPCODE_BBE_MOVPA32;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_7_Slot_f2_s2_walumul_get (insn) == 5)
    return OPCODE_BBE_MOVWINT40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_7_Slot_f2_s2_walumul_get (insn) == 6)
    return OPCODE_BBE_MOVQINT40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get (insn) == 14)
    return OPCODE_BBE_MOVWINX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_4_Slot_f2_s2_walumul_get (insn) == 116)
    return OPCODE_BBE_NANDNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_4_Slot_f2_s2_walumul_get (insn) == 102)
    return OPCODE_BBE_MOVWA32;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_4_Slot_f2_s2_walumul_get (insn) == 103)
    return OPCODE_BBE_MOVWAU32;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_4_Slot_f2_s2_walumul_get (insn) == 101)
    return OPCODE_BBE_MOVQA32;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_2_Slot_f2_s2_walumul_get (insn) == 476)
    return OPCODE_BBE_ABSNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get (insn) == 26 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBX_MOVL2W;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get (insn) == 26 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBX_MOVUL2W;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get (insn) == 31 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBX_MOVSW2L;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get (insn) == 30 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBX_MOVHW2L;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get (insn) == 30 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBX_MOVLW2L;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get (insn) == 27 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBX_MVBL2W;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 19 &&
      Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get (insn) == 31 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBX_MVBW2L;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 20 &&
      Field_fld_f2_s2_walumul_10_4_Slot_f2_s2_walumul_get (insn) == 3 &&
      Field_fld_f2_s2_walumul_1_0_Slot_f2_s2_walumul_get (insn) == 2)
    return OPCODE_BBE_MOVWW;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 20 &&
      Field_fld_f2_s2_walumul_7_4_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_MOVNX40T;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 20 &&
      Field_fld_f2_s2_walumul_7_4_Slot_f2_s2_walumul_get (insn) == 3 &&
      Field_fld_f2_s2_walumul_1_0_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBE_RNDSADJNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 20 &&
      Field_fld_f2_s2_walumul_7_4_Slot_f2_s2_walumul_get (insn) == 3 &&
      Field_fld_f2_s2_walumul_1_0_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBE_RNDADJNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 20 &&
      Field_fld_f2_s2_walumul_10_0_Slot_f2_s2_walumul_get (insn) == 51)
    return OPCODE_BBE_SEQNX40;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 20 &&
      Field_fld_f2_s2_walumul_7_6_Slot_f2_s2_walumul_get (insn) == 3 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBX_MOVL2WT;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 20 &&
      Field_fld_f2_s2_walumul_7_6_Slot_f2_s2_walumul_get (insn) == 3 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBX_MOVSW2LT;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 20 &&
      Field_fld_f2_s2_walumul_7_6_Slot_f2_s2_walumul_get (insn) == 2 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBX_MOVHW2LT;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 20 &&
      Field_fld_f2_s2_walumul_7_6_Slot_f2_s2_walumul_get (insn) == 2 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 1)
    return OPCODE_BBX_MOVLW2LT;
  if (Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get (insn) == 25 &&
      Field_fld_f2_s2_walumul_7_6_Slot_f2_s2_walumul_get (insn) == 0 &&
      Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get (insn) == 0)
    return OPCODE_BBX_MOVUL2WT;
  return XTENSA_UNDEFINED;
}

static int
Slot_f2_s4_move_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f2_s4_move_12_0_Slot_f2_s4_move_get (insn) == 6928)
    return OPCODE_NOP;
  if (Field_fld_f2_s4_move_12_11_Slot_f2_s4_move_get (insn) == 2)
    return OPCODE_BBE_EXTRNX16C;
  if (Field_fld_f2_s4_move_12_12_Slot_f2_s4_move_get (insn) == 0)
    return OPCODE_BBE_EXTRNX16;
  if (Field_fld_f2_s4_move_12_8_Slot_f2_s4_move_get (insn) == 24)
    return OPCODE_BBE_MOVAV16C_S2;
  if (Field_fld_f2_s4_move_12_8_Slot_f2_s4_move_get (insn) == 25)
    return OPCODE_BBE_MOVAV16_S2;
  if (Field_fld_f2_s4_move_12_8_Slot_f2_s4_move_get (insn) == 26)
    return OPCODE_BBE_MOVAVU16_S2;
  return XTENSA_UNDEFINED;
}

static int
Slot_f3_s1_ld_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f3_s1_ld_14_0_Slot_f3_s1_ld_get (insn) == 22563)
    return OPCODE_NOP;
  if (Field_fld_f3_s1_ld_14_11_Slot_f3_s1_ld_get (insn) == 10 &&
      Field_fld_f3_s1_ld_3_0_Slot_f3_s1_ld_get (insn) == 1)
    return OPCODE_BBE_MOVBRBV;
  if (Field_fld_f3_s1_ld_14_11_Slot_f3_s1_ld_get (insn) == 10 &&
      Field_fld_f3_s1_ld_1_0_Slot_f3_s1_ld_get (insn) == 0)
    return OPCODE_BBE_JOINB;
  if (Field_fld_f3_s1_ld_14_12_Slot_f3_s1_ld_get (insn) == 0)
    return OPCODE_BBE_LVNX16_XP;
  if (Field_fld_f3_s1_ld_14_12_Slot_f3_s1_ld_get (insn) == 1)
    return OPCODE_BBE_L32I_N_S1;
  if (Field_fld_f3_s1_ld_14_12_Slot_f3_s1_ld_get (insn) == 2)
    return OPCODE_BBE_LVNX16_IP;
  if (Field_fld_f3_s1_ld_14_12_Slot_f3_s1_ld_get (insn) == 3)
    return OPCODE_BBE_LVNX16_I_N;
  if (Field_fld_f3_s1_ld_14_12_Slot_f3_s1_ld_get (insn) == 4 &&
      Field_fld_f3_s1_ld_7_7_Slot_f3_s1_ld_get (insn) == 0)
    return OPCODE_BBE_MOVVINT16;
  if (Field_fld_f3_s1_ld_14_12_Slot_f3_s1_ld_get (insn) == 4 &&
      Field_fld_f3_s1_ld_7_6_Slot_f3_s1_ld_get (insn) == 3)
    return OPCODE_BBE_MOVVINX16;
  return XTENSA_UNDEFINED;
}

static int
Slot_f3_s2_alumul_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f3_s2_alumul_19_0_Slot_f3_s2_alumul_get (insn) == 698289)
    return OPCODE_NOP;
  if (Field_fld_f3_s2_alumul_19_10_Slot_f3_s2_alumul_get (insn) == 681 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 0 &&
      Field_fld_f3_s2_alumul_2_0_Slot_f3_s2_alumul_get (insn) == 1)
    return OPCODE_BBE_NSANX40;
  if (Field_fld_f3_s2_alumul_19_10_Slot_f3_s2_alumul_get (insn) == 681 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 0 &&
      Field_fld_f3_s2_alumul_2_0_Slot_f3_s2_alumul_get (insn) == 2)
    return OPCODE_BBE_NSAUNX40;
  if (Field_fld_f3_s2_alumul_19_10_Slot_f3_s2_alumul_get (insn) == 683 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 0 &&
      Field_fld_f3_s2_alumul_2_0_Slot_f3_s2_alumul_get (insn) == 1)
    return OPCODE_BBE_NSANX40C;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 132 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 3)
    return OPCODE_BBX_MOVL2WT;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 132 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 2)
    return OPCODE_BBX_MOVSW2LT;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 132 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 0)
    return OPCODE_BBX_MOVHW2LT;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 132 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 1)
    return OPCODE_BBX_MOVLW2LT;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 133)
    return OPCODE_BBE_MAGINX16CPACKL;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 134)
    return OPCODE_BBE_MAGINX16CPACKPU;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 135)
    return OPCODE_BBE_MAGINX16CPACKQU;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 136)
    return OPCODE_BBE_MAGINX16CPACKSU;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 137)
    return OPCODE_BBE_MULNX16CPACKL;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 138)
    return OPCODE_BBE_MULNX16CPACKP;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 139)
    return OPCODE_BBE_MULNX16CPACKQ;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 140)
    return OPCODE_BBE_MULNX16CPACKS;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 141)
    return OPCODE_BBE_MULNX16JPACKL;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 142)
    return OPCODE_BBE_MULNX16JPACKP;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 143)
    return OPCODE_BBE_MULNX16JPACKQ;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 144)
    return OPCODE_BBE_MULNX16JPACKS;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 145)
    return OPCODE_BBE_MULNX16PACKL;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 146)
    return OPCODE_BBE_MULNX16PACKP;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 147)
    return OPCODE_BBE_MULNX16PACKQ;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 148)
    return OPCODE_BBE_MULNX16PACKS;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 151)
    return OPCODE_BBE_ADDNX16;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 152)
    return OPCODE_BBE_ADDSNX16;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 154 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 0)
    return OPCODE_BBX_MOVUL2WT;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 155)
    return OPCODE_BBE_SUBNX16;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 156)
    return OPCODE_BBE_SUBSNX16;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 157 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 0)
    return OPCODE_BBE_MOVVV;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 157 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 1)
    return OPCODE_BBE_NEGNX16;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 157 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 2)
    return OPCODE_BBE_NEGSNX16;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 157 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 2 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 10)
    return OPCODE_BBE_PACKSNX40;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 157 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 1 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 11)
    return OPCODE_BBE_PACKLNX40;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 157 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 2 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 8)
    return OPCODE_BBE_PACKPNX40;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 157 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 2 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 9)
    return OPCODE_BBE_PACKQNX40;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 157 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 0 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 11)
    return OPCODE_BBE_MOVVWL;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 157 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 1 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 3)
    return OPCODE_BBE_MOVSVWL;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 157 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 1 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 9)
    return OPCODE_BBE_MOVVWLL;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 157 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 0 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 8)
    return OPCODE_BBE_MOVVWH;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 157 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 0 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 3)
    return OPCODE_BBE_MOVSVWH;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 157 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 1 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 8)
    return OPCODE_BBE_MOVVWLH;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 157 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 0 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 10)
    return OPCODE_BBE_MOVVWHL;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 157 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 0 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 9)
    return OPCODE_BBE_MOVVWHH;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 162 &&
      Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get (insn) == 24)
    return OPCODE_BBX_MOVL2W;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 162 &&
      Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get (insn) == 25)
    return OPCODE_BBX_MOVUL2W;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 162 &&
      Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get (insn) == 26)
    return OPCODE_BBX_MVBL2W;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 170 &&
      Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get (insn) == 3 &&
      Field_fld_f3_s2_alumul_3_3_Slot_f3_s2_alumul_get (insn) == 0)
    return OPCODE_BBE_PACKVNX40;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 170 &&
      Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get (insn) == 25)
    return OPCODE_BBX_MOVSW2L;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 170 &&
      Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get (insn) == 17)
    return OPCODE_BBX_MOVHW2L;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 170 &&
      Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get (insn) == 21)
    return OPCODE_BBX_MOVLW2L;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 170 &&
      Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get (insn) == 29)
    return OPCODE_BBX_MVBW2L;
  if (Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get (insn) == 171 &&
      Field_fld_f3_s2_alumul_7_3_Slot_f3_s2_alumul_get (insn) == 24)
    return OPCODE_BBE_MOVVVS;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 54)
    return OPCODE_BBE_MAGIRNX16C;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 55)
    return OPCODE_BBE_MULANX16T;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 56)
    return OPCODE_BBE_MULRNX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 57)
    return OPCODE_BBE_MULRNX16C;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 58)
    return OPCODE_BBE_MULRNX16J;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 61)
    return OPCODE_BBE_MULUSANX16T;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 62)
    return OPCODE_BBE_MULUSRNX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 63)
    return OPCODE_BBE_MULUUANX16T;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 64)
    return OPCODE_BBE_MULUURNX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 65)
    return OPCODE_BBE_SELNX40I;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 79 &&
      Field_fld_f3_s2_alumul_10_10_Slot_f3_s2_alumul_get (insn) == 1 &&
      Field_fld_f3_s2_alumul_2_2_Slot_f3_s2_alumul_get (insn) == 0)
    return OPCODE_BBE_MOVVSV;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 80 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 6)
    return OPCODE_BBE_MULANX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 80 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 1)
    return OPCODE_BBE_ADDWNX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 80 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 0)
    return OPCODE_BBE_ADDWANX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 80 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 3)
    return OPCODE_BBE_ADDWUNX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 80 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 2)
    return OPCODE_BBE_ADDWUANX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 80 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 7)
    return OPCODE_BBE_MULANX16C;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 80 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 5)
    return OPCODE_BBE_MAGINX16C;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 80 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 4)
    return OPCODE_BBE_MAGIANX16C;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 81 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 3)
    return OPCODE_BBE_MULNX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 81 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 4)
    return OPCODE_BBE_MULNX16C;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 81 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 5)
    return OPCODE_BBE_MULNX16J;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 81 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 0)
    return OPCODE_BBE_MULANX16J;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 82 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 7)
    return OPCODE_BBE_MULUUSNX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 82 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 0)
    return OPCODE_BBE_MULSNX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 82 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 6)
    return OPCODE_BBE_MULUUNX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 82 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 5)
    return OPCODE_BBE_MULUUANX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 82 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 4)
    return OPCODE_BBE_MULUSNX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 82 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 3)
    return OPCODE_BBE_MULUSANX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 82 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 1)
    return OPCODE_BBE_MULSNX16C;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 82 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 2)
    return OPCODE_BBE_MULSNX16J;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 83 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 6)
    return OPCODE_BBE_SLLINX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 83 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 7)
    return OPCODE_BBE_SLSINX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 83 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 5)
    return OPCODE_BBE_SHFLNX40I;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 83 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 4)
    return OPCODE_BBE_MOVWV;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 83 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 0)
    return OPCODE_BBE_MOVSWV;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 83 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 3)
    return OPCODE_BBE_MOVW2VL;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 83 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 2)
    return OPCODE_BBE_MOVW2VH;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 84 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 1)
    return OPCODE_BBE_SRLINX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 84 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 0)
    return OPCODE_BBE_SRAINX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 84 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 3 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 10)
    return OPCODE_BBE_UNPKSNX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 84 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 3 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 11)
    return OPCODE_BBE_UNPKUNX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 84 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 3 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 9)
    return OPCODE_BBE_UNPKQNX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 84 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 3 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 8)
    return OPCODE_BBE_UNPKPNX16;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 84 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 2 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 9)
    return OPCODE_BBE_MOVWVL;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 84 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 2 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 8)
    return OPCODE_BBE_MOVSWVL;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 84 &&
      Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get (insn) == 2 &&
      Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get (insn) == 10)
    return OPCODE_BBE_MOVWVLL;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get (insn) == 12)
    return OPCODE_BBE_REPNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get (insn) == 9)
    return OPCODE_BBE_SELSNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_5_Slot_f3_s2_alumul_get (insn) == 5)
    return OPCODE_BBE_REPNX40C;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_5_Slot_f3_s2_alumul_get (insn) == 13)
    return OPCODE_BBE_SELSNX40C;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_4_Slot_f3_s2_alumul_get (insn) == 91)
    return OPCODE_BBE_XORNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_4_Slot_f3_s2_alumul_get (insn) == 59)
    return OPCODE_BBE_ANDNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_4_Slot_f3_s2_alumul_get (insn) == 90)
    return OPCODE_BBE_ORNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_2_Slot_f3_s2_alumul_get (insn) == 427)
    return OPCODE_BBE_NOTNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_4_Slot_f3_s2_alumul_get (insn) == 42)
    return OPCODE_BBE_ADDNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_4_Slot_f3_s2_alumul_get (insn) == 58)
    return OPCODE_BBE_SUBNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_2_Slot_f3_s2_alumul_get (insn) == 426)
    return OPCODE_BBE_NEGNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_4_Slot_f3_s2_alumul_get (insn) == 43)
    return OPCODE_BBE_MULSGNNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_2_Slot_f3_s2_alumul_get (insn) == 490)
    return OPCODE_BBE_SATSNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_4_Slot_f3_s2_alumul_get (insn) == 123 &&
      Field_fld_f3_s2_alumul_1_0_Slot_f3_s2_alumul_get (insn) == 0)
    return OPCODE_BBE_MOVWW;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_7_4_Slot_f3_s2_alumul_get (insn) == 8)
    return OPCODE_BBE_MOVNX40T;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_2_Slot_f3_s2_alumul_get (insn) == 491)
    return OPCODE_BBE_SATUNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get (insn) == 13 &&
      Field_fld_f3_s2_alumul_3_3_Slot_f3_s2_alumul_get (insn) == 1)
    return OPCODE_BBE_SLLNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get (insn) == 11 &&
      Field_fld_f3_s2_alumul_3_3_Slot_f3_s2_alumul_get (insn) == 1)
    return OPCODE_BBE_SRLNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get (insn) == 13 &&
      Field_fld_f3_s2_alumul_3_3_Slot_f3_s2_alumul_get (insn) == 0)
    return OPCODE_BBE_SLANX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get (insn) == 7 &&
      Field_fld_f3_s2_alumul_3_3_Slot_f3_s2_alumul_get (insn) == 1)
    return OPCODE_BBE_SRANX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get (insn) == 3 &&
      Field_fld_f3_s2_alumul_3_3_Slot_f3_s2_alumul_get (insn) == 1)
    return OPCODE_BBE_SLSNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get (insn) == 15 &&
      Field_fld_f3_s2_alumul_3_3_Slot_f3_s2_alumul_get (insn) == 1)
    return OPCODE_BBE_SRSNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_2_Slot_f3_s2_alumul_get (insn) == 430)
    return OPCODE_BBE_RMAXNX40_STEP0;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_2_Slot_f3_s2_alumul_get (insn) == 431)
    return OPCODE_BBE_RMAXNX40_STEP1;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_2_Slot_f3_s2_alumul_get (insn) == 488)
    return OPCODE_BBE_RMINNX40_STEP0;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_2_Slot_f3_s2_alumul_get (insn) == 489)
    return OPCODE_BBE_RMINNX40_STEP1;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_7_4_Slot_f3_s2_alumul_get (insn) == 9 &&
      Field_fld_f3_s2_alumul_1_0_Slot_f3_s2_alumul_get (insn) == 1)
    return OPCODE_BBE_RNDSADJNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_7_4_Slot_f3_s2_alumul_get (insn) == 9 &&
      Field_fld_f3_s2_alumul_1_0_Slot_f3_s2_alumul_get (insn) == 0)
    return OPCODE_BBE_RNDADJNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_2_Slot_f3_s2_alumul_get (insn) == 425)
    return OPCODE_BBE_CONJNX40C;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_2_Slot_f3_s2_alumul_get (insn) == 429)
    return OPCODE_BBE_RADDNX40C;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_7_Slot_f3_s2_alumul_get (insn) == 2)
    return OPCODE_BBE_MOVWINT40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_7_Slot_f3_s2_alumul_get (insn) == 0)
    return OPCODE_BBE_MOVQINT40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get (insn) == 8)
    return OPCODE_BBE_MOVWINX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_4_Slot_f3_s2_alumul_get (insn) == 75)
    return OPCODE_BBE_NANDNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_4_Slot_f3_s2_alumul_get (insn) == 74)
    return OPCODE_BBE_MOVWA32;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_2_Slot_f3_s2_alumul_get (insn) == 428)
    return OPCODE_BBE_RADDNX40;
  if (Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get (insn) == 85 &&
      Field_fld_f3_s2_alumul_10_2_Slot_f3_s2_alumul_get (insn) == 424)
    return OPCODE_BBE_ABSNX40;
  if (Field_fld_f3_s2_alumul_19_16_Slot_f3_s2_alumul_get (insn) == 4)
    return OPCODE_BBE_DESCRNX16;
  if (Field_fld_f3_s2_alumul_19_17_Slot_f3_s2_alumul_get (insn) == 0)
    return OPCODE_BBE_DESCRNX16C;
  if (Field_fld_f3_s2_alumul_19_17_Slot_f3_s2_alumul_get (insn) == 1 &&
      Field_fld_f3_s2_alumul_15_15_Slot_f3_s2_alumul_get (insn) == 0)
    return OPCODE_BBE_DESCRNX8C;
  return XTENSA_UNDEFINED;
}

static int
Slot_f3_s4_move_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f3_s4_move_13_0_Slot_f3_s4_move_get (insn) == 12548)
    return OPCODE_NOP;
  if (Field_fld_f3_s4_move_13_11_Slot_f3_s4_move_get (insn) == 4)
    return OPCODE_BBE_EXTRBN;
  if (Field_fld_f3_s4_move_13_11_Slot_f3_s4_move_get (insn) == 5)
    return OPCODE_BBE_EXTRNX16C;
  if (Field_fld_f3_s4_move_13_12_Slot_f3_s4_move_get (insn) == 0)
    return OPCODE_BBE_EXTRBN_2;
  if (Field_fld_f3_s4_move_13_12_Slot_f3_s4_move_get (insn) == 1)
    return OPCODE_BBE_EXTRNX16;
  if (Field_fld_f3_s4_move_13_8_Slot_f3_s4_move_get (insn) == 48)
    return OPCODE_BBE_MOVAVU16_S2;
  return XTENSA_UNDEFINED;
}

static int
Slot_f4_s2_mul_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f4_s2_mul_20_0_Slot_f4_s2_mul_get (insn) == 1117508)
    return OPCODE_NOP;
  if (Field_fld_f4_s2_mul_20_17_Slot_f4_s2_mul_get (insn) == 8 &&
      Field_fld_f4_s2_mul_13_8_Slot_f4_s2_mul_get (insn) == 8 &&
      Field_fld_f4_s2_mul_3_0_Slot_f4_s2_mul_get (insn) == 5)
    return OPCODE_BBE_NSAUNX16;
  if (Field_fld_f4_s2_mul_20_17_Slot_f4_s2_mul_get (insn) == 10 &&
      Field_fld_f4_s2_mul_13_8_Slot_f4_s2_mul_get (insn) == 8 &&
      Field_fld_f4_s2_mul_3_0_Slot_f4_s2_mul_get (insn) == 4)
    return OPCODE_BBE_NSANX16;
  if (Field_fld_f4_s2_mul_20_17_Slot_f4_s2_mul_get (insn) == 11 &&
      Field_fld_f4_s2_mul_13_8_Slot_f4_s2_mul_get (insn) == 8 &&
      Field_fld_f4_s2_mul_3_0_Slot_f4_s2_mul_get (insn) == 4)
    return OPCODE_BBE_NSANX16C;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_13_8_Slot_f4_s2_mul_get (insn) == 8 &&
      Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MOVVSV;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 459)
    return OPCODE_BBE_MULUUSNX16;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 202)
    return OPCODE_BBE_MULNX16;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 393)
    return OPCODE_BBE_MULANX16;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_2_Slot_f4_s2_mul_get (insn) == 17232)
    return OPCODE_BBE_MOVWW;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 72 &&
      Field_fld_f4_s2_mul_3_0_Slot_f4_s2_mul_get (insn) == 6)
    return OPCODE_BBE_UNPKSNX16;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 72 &&
      Field_fld_f4_s2_mul_3_0_Slot_f4_s2_mul_get (insn) == 7)
    return OPCODE_BBE_UNPKUNX16;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 8 &&
      Field_fld_f4_s2_mul_3_0_Slot_f4_s2_mul_get (insn) == 7)
    return OPCODE_BBE_UNPKQNX16;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 73)
    return OPCODE_BBE_ADDWNX16;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 9)
    return OPCODE_BBE_ADDWANX16;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 201)
    return OPCODE_BBE_ADDWUNX16;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 137)
    return OPCODE_BBE_ADDWUANX16;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 11)
    return OPCODE_BBE_MULSNX16;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 395)
    return OPCODE_BBE_MULUUNX16;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 331)
    return OPCODE_BBE_MULUUANX16;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 267)
    return OPCODE_BBE_MULUSNX16;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 203)
    return OPCODE_BBE_MULUSANX16;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_11_Slot_f4_s2_mul_get (insn) == 40)
    return OPCODE_BBE_MULUSANX16T;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_11_Slot_f4_s2_mul_get (insn) == 48)
    return OPCODE_BBE_MULUSRNX16;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_11_Slot_f4_s2_mul_get (insn) == 16)
    return OPCODE_BBE_MULANX16T;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_11_Slot_f4_s2_mul_get (insn) == 56)
    return OPCODE_BBE_MULUUANX16T;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 266)
    return OPCODE_BBE_MULNX16C;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 457)
    return OPCODE_BBE_MULANX16C;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 330)
    return OPCODE_BBE_MULNX16J;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 10)
    return OPCODE_BBE_MULANX16J;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 75)
    return OPCODE_BBE_MULSNX16C;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 139)
    return OPCODE_BBE_MULSNX16J;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 329)
    return OPCODE_BBE_MAGINX16C;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 265)
    return OPCODE_BBE_MAGIANX16C;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_11_Slot_f4_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MULANX16CT;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_11_Slot_f4_s2_mul_get (insn) == 8)
    return OPCODE_BBE_MULANX16JT;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 77 &&
      Field_fld_f4_s2_mul_3_3_Slot_f4_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MOVPINT40;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_4_Slot_f4_s2_mul_get (insn) == 4304)
    return OPCODE_BBE_MOVPA32;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 8 &&
      Field_fld_f4_s2_mul_3_0_Slot_f4_s2_mul_get (insn) == 6)
    return OPCODE_BBE_UNPKPNX16;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 141 &&
      Field_fld_f4_s2_mul_3_3_Slot_f4_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MOVWINT40;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 77 &&
      Field_fld_f4_s2_mul_3_3_Slot_f4_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MOVQINT40;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 205 &&
      Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MOVWINX40;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_4_Slot_f4_s2_mul_get (insn) == 4306)
    return OPCODE_BBE_MOVWA32;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_4_Slot_f4_s2_mul_get (insn) == 4307)
    return OPCODE_BBE_MOVWAU32;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_4_Slot_f4_s2_mul_get (insn) == 4305)
    return OPCODE_BBE_MOVQA32;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 205 &&
      Field_fld_f4_s2_mul_3_0_Slot_f4_s2_mul_get (insn) == 5)
    return OPCODE_BBE_MOVWVL;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 268)
    return OPCODE_BBE_MOVWV;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 205 &&
      Field_fld_f4_s2_mul_3_0_Slot_f4_s2_mul_get (insn) == 4)
    return OPCODE_BBE_MOVSWVL;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 12)
    return OPCODE_BBE_MOVSWV;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 205 &&
      Field_fld_f4_s2_mul_3_0_Slot_f4_s2_mul_get (insn) == 6)
    return OPCODE_BBE_MOVWVLL;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 204)
    return OPCODE_BBE_MOVW2VL;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get (insn) == 140)
    return OPCODE_BBE_MOVW2VH;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_7_Slot_f4_s2_mul_get (insn) == 282 &&
      Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_get (insn) == 2)
    return OPCODE_BBX_MOVL2W;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_11_Slot_f4_s2_mul_get (insn) == 24 &&
      Field_fld_f4_s2_mul_7_7_Slot_f4_s2_mul_get (insn) == 0 &&
      Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_get (insn) == 3)
    return OPCODE_BBX_MOVL2WT;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_7_Slot_f4_s2_mul_get (insn) == 282 &&
      Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_get (insn) == 3)
    return OPCODE_BBX_MOVUL2W;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_11_Slot_f4_s2_mul_get (insn) == 24 &&
      Field_fld_f4_s2_mul_7_7_Slot_f4_s2_mul_get (insn) == 1 &&
      Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_get (insn) == 0)
    return OPCODE_BBX_MOVUL2WT;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_7_Slot_f4_s2_mul_get (insn) == 539 &&
      Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_get (insn) == 2)
    return OPCODE_BBX_MOVSW2L;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_11_Slot_f4_s2_mul_get (insn) == 24 &&
      Field_fld_f4_s2_mul_7_7_Slot_f4_s2_mul_get (insn) == 0 &&
      Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_get (insn) == 2)
    return OPCODE_BBX_MOVSW2LT;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_7_Slot_f4_s2_mul_get (insn) == 539 &&
      Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_get (insn) == 0)
    return OPCODE_BBX_MOVHW2L;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_11_Slot_f4_s2_mul_get (insn) == 24 &&
      Field_fld_f4_s2_mul_7_7_Slot_f4_s2_mul_get (insn) == 0 &&
      Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_get (insn) == 0)
    return OPCODE_BBX_MOVHW2LT;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_7_Slot_f4_s2_mul_get (insn) == 539 &&
      Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_get (insn) == 1)
    return OPCODE_BBX_MOVLW2L;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_11_Slot_f4_s2_mul_get (insn) == 24 &&
      Field_fld_f4_s2_mul_7_7_Slot_f4_s2_mul_get (insn) == 0 &&
      Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_get (insn) == 1)
    return OPCODE_BBX_MOVLW2LT;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_7_Slot_f4_s2_mul_get (insn) == 283 &&
      Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_get (insn) == 2)
    return OPCODE_BBX_MVBL2W;
  if (Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get (insn) == 2 &&
      Field_fld_f4_s2_mul_16_7_Slot_f4_s2_mul_get (insn) == 539 &&
      Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_get (insn) == 3)
    return OPCODE_BBX_MVBW2L;
  return XTENSA_UNDEFINED;
}

static int
Slot_f4_s3_alu_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f4_s3_alu_21_0_Slot_f4_s3_alu_get (insn) == 3017586)
    return OPCODE_NOP;
  if (Field_fld_f4_s3_alu_21_11_Slot_f4_s3_alu_get (insn) == 1027 &&
      Field_fld_f4_s3_alu_7_4_Slot_f4_s3_alu_get (insn) == 1)
    return OPCODE_BBE_MOVVSA32;
  if (Field_fld_f4_s3_alu_21_13_Slot_f4_s3_alu_get (insn) == 384 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 0)
    return OPCODE_BBX_MOVL2A;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 24 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 14)
    return OPCODE_BBE_SRAINX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 24 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 12)
    return OPCODE_BBE_ADDNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 24 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 13)
    return OPCODE_BBE_MULSGNNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 25 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 14)
    return OPCODE_BBE_SRLINX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 25 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 13)
    return OPCODE_BBE_NANDNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 25 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 12)
    return OPCODE_BBE_ADDSNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 26 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 13)
    return OPCODE_BBE_ORNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 26 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 12)
    return OPCODE_BBE_ADDSR1RNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 27 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 12)
    return OPCODE_BBE_ANDNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 27 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 13)
    return OPCODE_BBE_SUBNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 28 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 12)
    return OPCODE_BBE_MAXNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 28 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 13)
    return OPCODE_BBE_SUBSNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 29 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 12)
    return OPCODE_BBE_MAXUNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 29 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 13)
    return OPCODE_BBE_SUBSR1RNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 30 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 13)
    return OPCODE_BBE_SLLINX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 30 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 12)
    return OPCODE_BBE_MINNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 31 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 13)
    return OPCODE_BBE_SLSINX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 31 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 12)
    return OPCODE_BBE_MINUNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 32 &&
      Field_fld_f4_s3_alu_11_4_Slot_f4_s3_alu_get (insn) == 64)
    return OPCODE_BBE_MOVVA16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 32 &&
      Field_fld_f4_s3_alu_11_4_Slot_f4_s3_alu_get (insn) == 72)
    return OPCODE_BBE_MOVVA16C;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 40 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 10 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_MOVVV;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 40 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 11 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_NEGNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 40 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 33)
    return OPCODE_BBE_RADDNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 40 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 49)
    return OPCODE_BBE_RADDNX16C;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 41 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 11 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_NOTNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 41 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 10 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_NEGSNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 41 &&
      Field_fld_f4_s3_alu_11_9_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_PACKVNX40;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 41 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 49)
    return OPCODE_BBE_RADDSNX16C;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 41 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 33)
    return OPCODE_BBE_RADDSNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 42 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 33)
    return OPCODE_BBE_RMAXNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 42 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 49)
    return OPCODE_BBE_RMAXUNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 42 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 6 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_ABSNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 42 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 7 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_ABSSNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 43 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 33)
    return OPCODE_BBE_RMINNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 43 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 49)
    return OPCODE_BBE_RMINUNX16;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 43 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 6 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_CONJNX16C;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 43 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 7 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_CONJSNX16C;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 46 &&
      Field_fld_f4_s3_alu_11_9_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_6_0_Slot_f4_s3_alu_get (insn) == 98)
    return OPCODE_BBE_PACKSNX40;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 46 &&
      Field_fld_f4_s3_alu_11_9_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_6_0_Slot_f4_s3_alu_get (insn) == 50)
    return OPCODE_BBE_PACKLNX40;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 46 &&
      Field_fld_f4_s3_alu_11_9_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_6_0_Slot_f4_s3_alu_get (insn) == 66)
    return OPCODE_BBE_PACKPNX40;
  if (Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get (insn) == 46 &&
      Field_fld_f4_s3_alu_11_9_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_6_0_Slot_f4_s3_alu_get (insn) == 82)
    return OPCODE_BBE_PACKQNX40;
  if (Field_fld_f4_s3_alu_21_17_Slot_f4_s3_alu_get (insn) == 21 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 11 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBX_MOVHL2N;
  if (Field_fld_f4_s3_alu_21_17_Slot_f4_s3_alu_get (insn) == 21 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 10 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBX_MOVLL2N;
  if (Field_fld_f4_s3_alu_21_17_Slot_f4_s3_alu_get (insn) == 22 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 7 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBX_MOVSL2N;
  if (Field_fld_f4_s3_alu_21_18_Slot_f4_s3_alu_get (insn) == 7 &&
      Field_fld_f4_s3_alu_11_11_Slot_f4_s3_alu_get (insn) == 0 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 14)
    return OPCODE_BBX_MOVL2LT;
  if (Field_fld_f4_s3_alu_21_18_Slot_f4_s3_alu_get (insn) == 7 &&
      Field_fld_f4_s3_alu_12_11_Slot_f4_s3_alu_get (insn) == 1 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 14)
    return OPCODE_BBX_MOVN2LT;
  if (Field_fld_f4_s3_alu_21_18_Slot_f4_s3_alu_get (insn) == 7 &&
      Field_fld_f4_s3_alu_12_11_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 14)
    return OPCODE_BBX_MOVUN2LT;
  if (Field_fld_f4_s3_alu_21_18_Slot_f4_s3_alu_get (insn) == 8 &&
      Field_fld_f4_s3_alu_12_4_Slot_f4_s3_alu_get (insn) == 80)
    return OPCODE_BBX_MOVA2L;
  if (Field_fld_f4_s3_alu_21_18_Slot_f4_s3_alu_get (insn) == 8 &&
      Field_fld_f4_s3_alu_12_11_Slot_f4_s3_alu_get (insn) == 1 &&
      Field_fld_f4_s3_alu_7_4_Slot_f4_s3_alu_get (insn) == 9)
    return OPCODE_BBX_MOVA2LT;
  if (Field_fld_f4_s3_alu_21_18_Slot_f4_s3_alu_get (insn) == 10 &&
      Field_fld_f4_s3_alu_11_9_Slot_f4_s3_alu_get (insn) == 2 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_REPNX16C;
  if (Field_fld_f4_s3_alu_21_18_Slot_f4_s3_alu_get (insn) == 10 &&
      Field_fld_f4_s3_alu_12_11_Slot_f4_s3_alu_get (insn) == 0 &&
      Field_fld_f4_s3_alu_7_7_Slot_f4_s3_alu_get (insn) == 0 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 5)
    return OPCODE_BBX_MOVI2LT;
  if (Field_fld_f4_s3_alu_21_18_Slot_f4_s3_alu_get (insn) == 11 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 6 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBX_MOVL2L;
  if (Field_fld_f4_s3_alu_21_18_Slot_f4_s3_alu_get (insn) == 11 &&
      Field_fld_f4_s3_alu_12_8_Slot_f4_s3_alu_get (insn) == 4 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBX_MOVN2L;
  if (Field_fld_f4_s3_alu_21_18_Slot_f4_s3_alu_get (insn) == 11 &&
      Field_fld_f4_s3_alu_12_8_Slot_f4_s3_alu_get (insn) == 20 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBX_MOVUN2L;
  if (Field_fld_f4_s3_alu_21_18_Slot_f4_s3_alu_get (insn) == 11 &&
      Field_fld_f4_s3_alu_12_7_Slot_f4_s3_alu_get (insn) == 10 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBX_MOVI2L;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 0)
    return OPCODE_BBE_SELUNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 1)
    return OPCODE_BBE_SELNX16I;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 2 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 5)
    return OPCODE_BBE_BMAXNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 2 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 6)
    return OPCODE_BBE_BMINNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 2 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 1)
    return OPCODE_BBE_ADDNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 2 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 0)
    return OPCODE_BBE_ADDNX16F;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 2 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 11)
    return OPCODE_BBE_MAXNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 2 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 10)
    return OPCODE_BBE_MAXNX16F;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 2 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 15)
    return OPCODE_BBE_MINNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 2 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 14)
    return OPCODE_BBE_MINNX16F;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 2 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 13)
    return OPCODE_BBE_MAXUNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 2 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 12)
    return OPCODE_BBE_MAXUNX16F;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 2 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 3)
    return OPCODE_BBE_ADDSNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 2 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_ADDSNX16F;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 2 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 4)
    return OPCODE_BBE_BMAXABSNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_11_9_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 11)
    return OPCODE_BBE_REPNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 14 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 15)
    return OPCODE_BBE_SLLNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 13 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 15)
    return OPCODE_BBE_SLANX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 15 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 15)
    return OPCODE_BBE_SLSNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_MOVNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 4)
    return OPCODE_BBE_SUBNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 3)
    return OPCODE_BBE_SUBNX16F;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 9 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 15)
    return OPCODE_BBE_NEGNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 8 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 15)
    return OPCODE_BBE_NEGNX16F;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 1)
    return OPCODE_BBE_MINUNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 0)
    return OPCODE_BBE_MINUNX16F;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 6)
    return OPCODE_BBE_SUBSNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 5)
    return OPCODE_BBE_SUBSNX16F;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 11 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 15)
    return OPCODE_BBE_NEGSNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 10 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 15)
    return OPCODE_BBE_NEGSNX16F;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 8)
    return OPCODE_BBE_SELNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 12 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 15)
    return OPCODE_BBE_SHFLNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_11_11_Slot_f4_s3_alu_get (insn) == 0 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 11)
    return OPCODE_BBE_SHFLNX16I;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 15)
    return OPCODE_BBE_CONJNX16CT;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 4 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 15)
    return OPCODE_BBE_CONJNX16CF;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 7 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 15)
    return OPCODE_BBE_CONJSNX16CT;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 6 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 15)
    return OPCODE_BBE_CONJSNX16CF;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_11_9_Slot_f4_s3_alu_get (insn) == 4 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 11)
    return OPCODE_BBE_POLYNX16_OFF;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 4 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 0)
    return OPCODE_BBE_MOVIDXINX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 4 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_MOVIDXNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 4 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 1)
    return OPCODE_BBE_MOVIDXNX16F;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 4 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 3)
    return OPCODE_BBE_SHFLUNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_15_11_Slot_f4_s3_alu_get (insn) == 22 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 195)
    return OPCODE_BBE_MOVVSVS;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_11_0_Slot_f4_s3_alu_get (insn) == 2178)
    return OPCODE_BBE_MOVVVS;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_15_12_Slot_f4_s3_alu_get (insn) == 0 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 3)
    return OPCODE_BBE_MOVVSV;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 1 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_SRLNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 0 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_SRANX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get (insn) == 2 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_SRSNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_15_8_Slot_f4_s3_alu_get (insn) == 137 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_NSANX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_15_8_Slot_f4_s3_alu_get (insn) == 169 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_NSAUNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_15_12_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 3)
    return OPCODE_BBE_LTNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_15_12_Slot_f4_s3_alu_get (insn) == 3 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 3)
    return OPCODE_BBE_LENX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_15_12_Slot_f4_s3_alu_get (insn) == 1 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 3)
    return OPCODE_BBE_EQNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_15_12_Slot_f4_s3_alu_get (insn) == 7 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 3)
    return OPCODE_BBE_NEQNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_15_12_Slot_f4_s3_alu_get (insn) == 6 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 3)
    return OPCODE_BBE_LTUNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_15_12_Slot_f4_s3_alu_get (insn) == 4 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 3)
    return OPCODE_BBE_LEUNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 80)
    return OPCODE_BBE_RBMINNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 64)
    return OPCODE_BBE_RBMAXNX16;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 48)
    return OPCODE_BBE_RADDNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 32)
    return OPCODE_BBE_RADDNX16F;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 112)
    return OPCODE_BBE_RMAXNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 96)
    return OPCODE_BBE_RMAXNX16F;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 240)
    return OPCODE_BBE_RMINNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 224)
    return OPCODE_BBE_RMINNX16F;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 208)
    return OPCODE_BBE_RMAXUNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 192)
    return OPCODE_BBE_RMAXUNX16F;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 17)
    return OPCODE_BBE_RMINUNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 1)
    return OPCODE_BBE_RMINUNX16F;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_15_8_Slot_f4_s3_alu_get (insn) == 153 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 2)
    return OPCODE_BBE_NSANX16C;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_15_12_Slot_f4_s3_alu_get (insn) == 2 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 3)
    return OPCODE_BBE_EQNX16C;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_15_12_Slot_f4_s3_alu_get (insn) == 8 &&
      Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get (insn) == 3)
    return OPCODE_BBE_NEQNX16C;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 16)
    return OPCODE_BBE_RADDNX16CT;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 0)
    return OPCODE_BBE_RADDNX16CF;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 144)
    return OPCODE_BBE_RADDSNX16CT;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 128)
    return OPCODE_BBE_RADDSNX16CF;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 176)
    return OPCODE_BBE_RADDSNX16T;
  if (Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get (insn) == 5 &&
      Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get (insn) == 160)
    return OPCODE_BBE_RADDSNX16F;
  return XTENSA_UNDEFINED;
}

static int
Slot_f6_s2_mul_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f6_s2_mul_16_0_Slot_f6_s2_mul_get (insn) == 114763)
    return OPCODE_NOP;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MULANX16PR;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MULNX16PR;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 2 &&
      Field_fld_f6_s2_mul_3_3_Slot_f6_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MULRNX16;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 2 &&
      Field_fld_f6_s2_mul_3_3_Slot_f6_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MULRNX16C;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 3 &&
      Field_fld_f6_s2_mul_3_3_Slot_f6_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MULRNX16J;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 4 &&
      Field_fld_f6_s2_mul_3_3_Slot_f6_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MULUSRNX16;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 5 &&
      Field_fld_f6_s2_mul_3_1_Slot_f6_s2_mul_get (insn) == 4)
    return OPCODE_BBE_MOVVSV;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 5 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 12)
    return OPCODE_BBE_MULANX16;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 5 &&
      Field_fld_f6_s2_mul_3_3_Slot_f6_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MULUURNX16;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 5 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 13)
    return OPCODE_BBE_MULANX16C;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 5 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 14)
    return OPCODE_BBE_MULANX16J;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 5 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 11)
    return OPCODE_BBE_MAGINX16C;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 5 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 10)
    return OPCODE_BBE_MAGIANX16C;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 6 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 13)
    return OPCODE_BBE_MULUUSNX16;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 6 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MULNX16;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 6 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 6)
    return OPCODE_BBE_MULSNX16;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 6 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 12)
    return OPCODE_BBE_MULUUNX16;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 6 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 11)
    return OPCODE_BBE_MULUUANX16;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 6 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 10)
    return OPCODE_BBE_MULUSNX16;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 6 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 9)
    return OPCODE_BBE_MULUSANX16;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 6 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 2)
    return OPCODE_BBE_MULNX16C;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 6 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 3)
    return OPCODE_BBE_MULNX16J;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 6 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 7)
    return OPCODE_BBE_MULSNX16C;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 6 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 8)
    return OPCODE_BBE_MULSNX16J;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 6 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 14)
    return OPCODE_BBE_MOVSWV;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_11_6_Slot_f6_s2_mul_get (insn) == 1 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 10)
    return OPCODE_BBE_MOVWW;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_7_0_Slot_f6_s2_mul_get (insn) == 26)
    return OPCODE_BBE_UNPKSNX16;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_7_0_Slot_f6_s2_mul_get (insn) == 27)
    return OPCODE_BBE_UNPKUNX16;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_7_0_Slot_f6_s2_mul_get (insn) == 11)
    return OPCODE_BBE_UNPKQNX16;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_7_7_Slot_f6_s2_mul_get (insn) == 0 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 7)
    return OPCODE_BBE_MOVPINT40;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_11_10_Slot_f6_s2_mul_get (insn) == 0 &&
      Field_fld_f6_s2_mul_7_5_Slot_f6_s2_mul_get (insn) == 1 &&
      Field_fld_f6_s2_mul_3_1_Slot_f6_s2_mul_get (insn) == 5)
    return OPCODE_BBE_MOVPA32;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_7_0_Slot_f6_s2_mul_get (insn) == 10)
    return OPCODE_BBE_UNPKPNX16;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_7_7_Slot_f6_s2_mul_get (insn) == 0 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 8)
    return OPCODE_BBE_MOVWINT40;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_7_7_Slot_f6_s2_mul_get (insn) == 1 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 7)
    return OPCODE_BBE_MOVQINT40;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_7_6_Slot_f6_s2_mul_get (insn) == 0 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 9)
    return OPCODE_BBE_MOVWINX40;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_11_10_Slot_f6_s2_mul_get (insn) == 2 &&
      Field_fld_f6_s2_mul_7_5_Slot_f6_s2_mul_get (insn) == 1 &&
      Field_fld_f6_s2_mul_3_1_Slot_f6_s2_mul_get (insn) == 5)
    return OPCODE_BBE_MOVWA32;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_11_10_Slot_f6_s2_mul_get (insn) == 3 &&
      Field_fld_f6_s2_mul_7_5_Slot_f6_s2_mul_get (insn) == 1 &&
      Field_fld_f6_s2_mul_3_1_Slot_f6_s2_mul_get (insn) == 5)
    return OPCODE_BBE_MOVWAU32;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_11_10_Slot_f6_s2_mul_get (insn) == 1 &&
      Field_fld_f6_s2_mul_7_5_Slot_f6_s2_mul_get (insn) == 1 &&
      Field_fld_f6_s2_mul_3_1_Slot_f6_s2_mul_get (insn) == 5)
    return OPCODE_BBE_MOVQA32;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_7_0_Slot_f6_s2_mul_get (insn) == 89)
    return OPCODE_BBE_MOVWVL;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 2)
    return OPCODE_BBE_MOVWV;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_7_0_Slot_f6_s2_mul_get (insn) == 73)
    return OPCODE_BBE_MOVSWVL;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_7_0_Slot_f6_s2_mul_get (insn) == 105)
    return OPCODE_BBE_MOVWVLL;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 1)
    return OPCODE_BBE_MOVW2VL;
  if (Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get (insn) == 7 &&
      Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get (insn) == 0)
    return OPCODE_BBE_MOVW2VH;
  return XTENSA_UNDEFINED;
}

static int
Slot_f6_s3_alufirfft_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f6_s3_alufirfft_21_0_Slot_f6_s3_alufirfft_get (insn) == 3349712)
    return OPCODE_NOP;
  if (Field_fld_f6_s3_alufirfft_21_10_Slot_f6_s3_alufirfft_get (insn) == 3270 &&
      Field_fld_f6_s3_alufirfft_7_4_Slot_f6_s3_alufirfft_get (insn) == 13)
    return OPCODE_BBE_MOVVSVS;
  if (Field_fld_f6_s3_alufirfft_21_11_Slot_f6_s3_alufirfft_get (insn) == 1538)
    return OPCODE_BBE_LENX16;
  if (Field_fld_f6_s3_alufirfft_21_11_Slot_f6_s3_alufirfft_get (insn) == 1539)
    return OPCODE_BBE_LEUNX16;
  if (Field_fld_f6_s3_alufirfft_21_11_Slot_f6_s3_alufirfft_get (insn) == 1570)
    return OPCODE_BBE_LTNX16;
  if (Field_fld_f6_s3_alufirfft_21_11_Slot_f6_s3_alufirfft_get (insn) == 1571)
    return OPCODE_BBE_LTUNX16;
  if (Field_fld_f6_s3_alufirfft_21_11_Slot_f6_s3_alufirfft_get (insn) == 1597 &&
      Field_fld_f6_s3_alufirfft_8_7_Slot_f6_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBX_MOVL2A;
  if (Field_fld_f6_s3_alufirfft_21_11_Slot_f6_s3_alufirfft_get (insn) == 1602)
    return OPCODE_BBE_NEQNX16C;
  if (Field_fld_f6_s3_alufirfft_21_11_Slot_f6_s3_alufirfft_get (insn) == 1634 &&
      Field_fld_f6_s3_alufirfft_7_4_Slot_f6_s3_alufirfft_get (insn) == 12)
    return OPCODE_BBE_NSANX16;
  if (Field_fld_f6_s3_alufirfft_21_11_Slot_f6_s3_alufirfft_get (insn) == 1634 &&
      Field_fld_f6_s3_alufirfft_7_4_Slot_f6_s3_alufirfft_get (insn) == 14)
    return OPCODE_BBE_NSAUNX16;
  if (Field_fld_f6_s3_alufirfft_21_11_Slot_f6_s3_alufirfft_get (insn) == 1634 &&
      Field_fld_f6_s3_alufirfft_7_4_Slot_f6_s3_alufirfft_get (insn) == 13)
    return OPCODE_BBE_NSANX16C;
  if (Field_fld_f6_s3_alufirfft_21_12_Slot_f6_s3_alufirfft_get (insn) == 817 &&
      Field_fld_f6_s3_alufirfft_7_7_Slot_f6_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBE_MOVVSV;
  if (Field_fld_f6_s3_alufirfft_21_12_Slot_f6_s3_alufirfft_get (insn) == 817 &&
      Field_fld_f6_s3_alufirfft_7_4_Slot_f6_s3_alufirfft_get (insn) == 8)
    return OPCODE_BBE_MOVVV;
  if (Field_fld_f6_s3_alufirfft_21_12_Slot_f6_s3_alufirfft_get (insn) == 817 &&
      Field_fld_f6_s3_alufirfft_7_4_Slot_f6_s3_alufirfft_get (insn) == 9)
    return OPCODE_BBE_NEGNX16;
  if (Field_fld_f6_s3_alufirfft_21_12_Slot_f6_s3_alufirfft_get (insn) == 817 &&
      Field_fld_f6_s3_alufirfft_7_4_Slot_f6_s3_alufirfft_get (insn) == 10)
    return OPCODE_BBE_NEGSNX16;
  if (Field_fld_f6_s3_alufirfft_21_17_Slot_f6_s3_alufirfft_get (insn) == 16)
    return OPCODE_BBE_DSELNX16I_H;
  if (Field_fld_f6_s3_alufirfft_21_18_Slot_f6_s3_alufirfft_get (insn) == 14 &&
      Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_get (insn) == 2 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 8)
    return OPCODE_BBX_MOVSL2NT;
  if (Field_fld_f6_s3_alufirfft_21_18_Slot_f6_s3_alufirfft_get (insn) == 14 &&
      Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_get (insn) == 2 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 7)
    return OPCODE_BBX_MOVHL2NT;
  if (Field_fld_f6_s3_alufirfft_21_18_Slot_f6_s3_alufirfft_get (insn) == 15 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 9 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 8)
    return OPCODE_BBX_MOVSL2N;
  if (Field_fld_f6_s3_alufirfft_21_18_Slot_f6_s3_alufirfft_get (insn) == 15 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 8 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 8)
    return OPCODE_BBX_MOVHL2N;
  if (Field_fld_f6_s3_alufirfft_21_18_Slot_f6_s3_alufirfft_get (insn) == 15 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 8 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 1 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 8)
    return OPCODE_BBX_MOVLL2N;
  if (Field_fld_f6_s3_alufirfft_21_18_Slot_f6_s3_alufirfft_get (insn) == 15 &&
      Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_get (insn) == 2 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 7)
    return OPCODE_BBX_MOVLL2NT;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 2)
    return OPCODE_BBE_DSELNX16I;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 3)
    return OPCODE_BBE_SELPCNX16I;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 5 &&
      Field_fld_f6_s3_alufirfft_15_13_Slot_f6_s3_alufirfft_get (insn) == 7)
    return OPCODE_BBX_SLLSINX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 5 &&
      Field_fld_f6_s3_alufirfft_15_13_Slot_f6_s3_alufirfft_get (insn) == 6)
    return OPCODE_BBX_SLASINX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 5 &&
      Field_fld_f6_s3_alufirfft_15_13_Slot_f6_s3_alufirfft_get (insn) == 3)
    return OPCODE_BBX_LTNX24T;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 5 &&
      Field_fld_f6_s3_alufirfft_15_13_Slot_f6_s3_alufirfft_get (insn) == 4)
    return OPCODE_BBX_LTUNX24T;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 5 &&
      Field_fld_f6_s3_alufirfft_15_13_Slot_f6_s3_alufirfft_get (insn) == 1)
    return OPCODE_BBX_LTENX24T;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 5 &&
      Field_fld_f6_s3_alufirfft_15_13_Slot_f6_s3_alufirfft_get (insn) == 2)
    return OPCODE_BBX_LTEUNX24T;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 5 &&
      Field_fld_f6_s3_alufirfft_15_13_Slot_f6_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBX_EQNX24T;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 5 &&
      Field_fld_f6_s3_alufirfft_15_13_Slot_f6_s3_alufirfft_get (insn) == 5)
    return OPCODE_BBX_NEQNX24T;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_7_4_Slot_f6_s3_alufirfft_get (insn) == 1)
    return OPCODE_BBE_REPNX16C;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 3)
    return OPCODE_BBX_ADDNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 5)
    return OPCODE_BBX_ADDSNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 13 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 1 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 9)
    return OPCODE_BBX_RADDNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 13 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 1 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 10)
    return OPCODE_BBX_RADDSNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 13 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 1 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 11)
    return OPCODE_BBX_RAVGNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 7)
    return OPCODE_BBX_MAXNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 4)
    return OPCODE_BBX_MAXUNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 13 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 1 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 12)
    return OPCODE_BBX_RMAXNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 13 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 1 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 13)
    return OPCODE_BBX_RMAXUNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 13 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 1 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 14)
    return OPCODE_BBX_RMINNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 13 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 1 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 15)
    return OPCODE_BBX_RMINUNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 13 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 1 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 8)
    return OPCODE_BBX_MOVL2L;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_13_Slot_f6_s3_alufirfft_get (insn) == 4)
    return OPCODE_BBX_SRASINX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 12 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_3_3_Slot_f6_s3_alufirfft_get (insn) == 1)
    return OPCODE_BBX_SLLSNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 12 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 1 &&
      Field_fld_f6_s3_alufirfft_3_3_Slot_f6_s3_alufirfft_get (insn) == 1)
    return OPCODE_BBX_SRASNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 13 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_3_3_Slot_f6_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBX_SRASNX24C;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 13 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_3_3_Slot_f6_s3_alufirfft_get (insn) == 1)
    return OPCODE_BBX_SRRNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 12 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_3_3_Slot_f6_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBX_SLASNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 12 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 1 &&
      Field_fld_f6_s3_alufirfft_3_3_Slot_f6_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBX_SLASNX24C;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_13_Slot_f6_s3_alufirfft_get (insn) == 5)
    return OPCODE_BBX_SRLSINX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 13 &&
      Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get (insn) == 1 &&
      Field_fld_f6_s3_alufirfft_3_3_Slot_f6_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBX_SRLSNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_16_13_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_11_11_Slot_f6_s3_alufirfft_get (insn) == 1 &&
      Field_fld_f6_s3_alufirfft_7_7_Slot_f6_s3_alufirfft_get (insn) == 1)
    return OPCODE_BBX_LTNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_16_13_Slot_f6_s3_alufirfft_get (insn) == 15 &&
      Field_fld_f6_s3_alufirfft_11_9_Slot_f6_s3_alufirfft_get (insn) == 4 &&
      Field_fld_f6_s3_alufirfft_7_4_Slot_f6_s3_alufirfft_get (insn) == 10)
    return OPCODE_BBX_LTNX24C;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_16_13_Slot_f6_s3_alufirfft_get (insn) == 15 &&
      Field_fld_f6_s3_alufirfft_11_11_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_7_7_Slot_f6_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBX_LTUNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_16_13_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_11_11_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_7_7_Slot_f6_s3_alufirfft_get (insn) == 1)
    return OPCODE_BBX_LTENX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_16_13_Slot_f6_s3_alufirfft_get (insn) == 15 &&
      Field_fld_f6_s3_alufirfft_11_9_Slot_f6_s3_alufirfft_get (insn) == 4 &&
      Field_fld_f6_s3_alufirfft_7_4_Slot_f6_s3_alufirfft_get (insn) == 9)
    return OPCODE_BBX_LTENX24C;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_16_13_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_11_11_Slot_f6_s3_alufirfft_get (insn) == 1 &&
      Field_fld_f6_s3_alufirfft_7_7_Slot_f6_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBX_LTEUNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_16_13_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_11_11_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_7_7_Slot_f6_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBX_EQNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_16_13_Slot_f6_s3_alufirfft_get (insn) == 15 &&
      Field_fld_f6_s3_alufirfft_11_9_Slot_f6_s3_alufirfft_get (insn) == 4 &&
      Field_fld_f6_s3_alufirfft_7_4_Slot_f6_s3_alufirfft_get (insn) == 8)
    return OPCODE_BBX_EQNX24C;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_16_13_Slot_f6_s3_alufirfft_get (insn) == 15 &&
      Field_fld_f6_s3_alufirfft_11_11_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_7_7_Slot_f6_s3_alufirfft_get (insn) == 1)
    return OPCODE_BBX_NEQNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 3)
    return OPCODE_BBX_SUBNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 5)
    return OPCODE_BBX_SUBSNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 12 &&
      Field_fld_f6_s3_alufirfft_10_9_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_get (insn) == 5)
    return OPCODE_BBX_ABSNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 12 &&
      Field_fld_f6_s3_alufirfft_10_9_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_get (insn) == 7)
    return OPCODE_BBX_NEGNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 13 &&
      Field_fld_f6_s3_alufirfft_10_9_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_get (insn) == 5)
    return OPCODE_BBX_CONJNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_get (insn) == 2 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 1)
    return OPCODE_BBX_RADDNX24T;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_get (insn) == 2 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 2)
    return OPCODE_BBX_RADDSNX24T;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 4)
    return OPCODE_BBX_MINNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 1)
    return OPCODE_BBX_MINUNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 12 &&
      Field_fld_f6_s3_alufirfft_10_9_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_get (insn) == 6)
    return OPCODE_BBX_MIXNX24C;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_get (insn) == 2 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 3)
    return OPCODE_BBX_RMAXNX24T;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_get (insn) == 2 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 4)
    return OPCODE_BBX_RMAXUNX24T;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_get (insn) == 2 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 5)
    return OPCODE_BBX_RMINNX24T;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_get (insn) == 2 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 6)
    return OPCODE_BBX_RMINUNX24T;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 13 &&
      Field_fld_f6_s3_alufirfft_10_9_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_get (insn) == 6)
    return OPCODE_BBX_POPCNX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_get (insn) == 2 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBX_MOVL2LT;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 13 &&
      Field_fld_f6_s3_alufirfft_10_8_Slot_f6_s3_alufirfft_get (insn) == 1 &&
      Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_get (insn) == 7)
    return OPCODE_BBX_MOVN2L;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_get (insn) == 3 &&
      Field_fld_f6_s3_alufirfft_10_9_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_get (insn) == 1)
    return OPCODE_BBX_MOVN2LT;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 14 &&
      Field_fld_f6_s3_alufirfft_10_8_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_get (insn) == 4)
    return OPCODE_BBX_MOVUN2L;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_get (insn) == 3 &&
      Field_fld_f6_s3_alufirfft_10_9_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_get (insn) == 2)
    return OPCODE_BBX_MOVUN2LT;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 8 &&
      Field_fld_f6_s3_alufirfft_10_8_Slot_f6_s3_alufirfft_get (insn) == 2 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 9)
    return OPCODE_BBX_MOVI2L;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_get (insn) == 2 &&
      Field_fld_f6_s3_alufirfft_10_9_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get (insn) == 9)
    return OPCODE_BBX_MOVI2LT;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 13 &&
      Field_fld_f6_s3_alufirfft_10_8_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_get (insn) == 7)
    return OPCODE_BBX_MOVA2L;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_get (insn) == 3 &&
      Field_fld_f6_s3_alufirfft_10_9_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBX_MOVA2LT;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 7)
    return OPCODE_BBX_SRRINX24;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_13_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_10_9_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_get (insn) == 4)
    return OPCODE_BBX_LTNX24CT;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_13_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_10_9_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_get (insn) == 3)
    return OPCODE_BBX_LTENX24CT;
  if (Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get (insn) == 7 &&
      Field_fld_f6_s3_alufirfft_15_13_Slot_f6_s3_alufirfft_get (insn) == 6 &&
      Field_fld_f6_s3_alufirfft_10_9_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_get (insn) == 3)
    return OPCODE_BBX_EQNX24CT;
  if (Field_fld_f6_s3_alufirfft_21_20_Slot_f6_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBE_SELPRNX16I;
  if (Field_fld_f6_s3_alufirfft_21_20_Slot_f6_s3_alufirfft_get (insn) == 3 &&
      Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get (insn) == 0 &&
      Field_fld_f6_s3_alufirfft_7_4_Slot_f6_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBE_REPNX16;
  if (Field_fld_f6_s3_alufirfft_21_8_Slot_f6_s3_alufirfft_get (insn) == 12824)
    return OPCODE_BBE_MOVAV16C;
  if (Field_fld_f6_s3_alufirfft_21_9_Slot_f6_s3_alufirfft_get (insn) == 6644 &&
      Field_fld_f6_s3_alufirfft_7_7_Slot_f6_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBX_NSANX24;
  if (Field_fld_f6_s3_alufirfft_21_9_Slot_f6_s3_alufirfft_get (insn) == 6645 &&
      Field_fld_f6_s3_alufirfft_7_7_Slot_f6_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBX_NSANX24C;
  if (Field_fld_f6_s3_alufirfft_21_9_Slot_f6_s3_alufirfft_get (insn) == 6646 &&
      Field_fld_f6_s3_alufirfft_7_7_Slot_f6_s3_alufirfft_get (insn) == 0)
    return OPCODE_BBX_NSAUNX24;
  return XTENSA_UNDEFINED;
}

static int
Slot_f6_s4_move_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f6_s4_move_12_0_Slot_f6_s4_move_get (insn) == 6148)
    return OPCODE_NOP;
  if (Field_fld_f6_s4_move_12_11_Slot_f6_s4_move_get (insn) == 2)
    return OPCODE_BBE_EXTRNX16C;
  if (Field_fld_f6_s4_move_12_12_Slot_f6_s4_move_get (insn) == 0)
    return OPCODE_BBE_EXTRNX16;
  return XTENSA_UNDEFINED;
}

static int
Slot_f9_s1_none_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f9_s1_none_0_0_Slot_f9_s1_none_get (insn) == 0)
    return OPCODE_NOP;
  return XTENSA_UNDEFINED;
}

static int
Slot_f9_s2_none_decode (const xtensa_insnbuf insn)
{
  if (Field_fld_f9_s2_none_0_0_Slot_f9_s2_none_get (insn) == 0)
    return OPCODE_NOP;
  return XTENSA_UNDEFINED;
}


/* Instruction slots.  */

static void
Slot_x24_Format_inst_0_get (const xtensa_insnbuf insn,
			    xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = (insn[0] & 0xffffff);
}

static void
Slot_x24_Format_inst_0_set (xtensa_insnbuf insn,
			    const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xffffff) | (slotbuf[0] & 0xffffff);
}

static void
Slot_x16a_Format_inst16a_0_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = (insn[0] & 0xffff);
}

static void
Slot_x16a_Format_inst16a_0_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xffff) | (slotbuf[0] & 0xffff);
}

static void
Slot_x16b_Format_inst16b_0_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = (insn[0] & 0xffff);
}

static void
Slot_x16b_Format_inst16b_0_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xffff) | (slotbuf[0] & 0xffff);
}

static void
Slot_f0_Format_f0_s0_ldstalu_5_get (const xtensa_insnbuf insn,
				    xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xf00) >> 8);
  slotbuf[0] = (slotbuf[0] & ~0x10) | (((insn[0] & 0x10000) >> 16) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xe0) | (((insn[0] & 0xe0) >> 5) << 5);
  slotbuf[0] = (slotbuf[0] & ~0xf00) | (((insn[0] & 0xf000) >> 12) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x7000) | (((insn[0] & 0x700000) >> 20) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x8000) | (((insn[0] & 0x80000000) >> 31) << 15);
  slotbuf[0] = (slotbuf[0] & ~0x10000) | ((insn[1] & 0x1) << 16);
  slotbuf[0] = (slotbuf[0] & ~0x20000) | (((insn[1] & 0x200000) >> 21) << 17);
  slotbuf[0] = (slotbuf[0] & ~0xc0000) | (((insn[1] & 0x1800000) >> 23) << 18);
  slotbuf[0] = (slotbuf[0] & ~0x1ff00000) | (((insn[2] & 0x7fc0) >> 6) << 20);
}

static void
Slot_f0_Format_f0_s0_ldstalu_5_set (xtensa_insnbuf insn,
				    const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xf00) | ((slotbuf[0] & 0xf) << 8);
  insn[0] = (insn[0] & ~0x10000) | (((slotbuf[0] & 0x10) >> 4) << 16);
  insn[0] = (insn[0] & ~0xe0) | (((slotbuf[0] & 0xe0) >> 5) << 5);
  insn[0] = (insn[0] & ~0xf000) | (((slotbuf[0] & 0xf00) >> 8) << 12);
  insn[0] = (insn[0] & ~0x700000) | (((slotbuf[0] & 0x7000) >> 12) << 20);
  insn[0] = (insn[0] & ~0x80000000) | (((slotbuf[0] & 0x8000) >> 15) << 31);
  insn[1] = (insn[1] & ~0x1) | ((slotbuf[0] & 0x10000) >> 16);
  insn[1] = (insn[1] & ~0x200000) | (((slotbuf[0] & 0x20000) >> 17) << 21);
  insn[1] = (insn[1] & ~0x1800000) | (((slotbuf[0] & 0xc0000) >> 18) << 23);
  insn[2] = (insn[2] & ~0x7fc0) | (((slotbuf[0] & 0x1ff00000) >> 20) << 6);
}

static void
Slot_f0_Format_f0_s1_ldpk_17_get (const xtensa_insnbuf insn,
				 xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xe0000) >> 17);
  slotbuf[0] = (slotbuf[0] & ~0x8) | (((insn[0] & 0x800000) >> 23) << 3);
  slotbuf[0] = (slotbuf[0] & ~0x30) | (((insn[0] & 0x18000000) >> 27) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xc0) | (((insn[1] & 0x6) >> 1) << 6);
  slotbuf[0] = (slotbuf[0] & ~0x700) | (((insn[0] & 0x7000000) >> 24) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x800) | (((insn[0] & 0x20000000) >> 29) << 11);
  slotbuf[0] = (slotbuf[0] & ~0x1000) | (((insn[1] & 0x100000) >> 20) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x3e000) | (((insn[2] & 0xf8000) >> 15) << 13);
}

static void
Slot_f0_Format_f0_s1_ldpk_17_set (xtensa_insnbuf insn,
				 const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xe0000) | ((slotbuf[0] & 0x7) << 17);
  insn[0] = (insn[0] & ~0x800000) | (((slotbuf[0] & 0x8) >> 3) << 23);
  insn[0] = (insn[0] & ~0x18000000) | (((slotbuf[0] & 0x30) >> 4) << 27);
  insn[1] = (insn[1] & ~0x6) | (((slotbuf[0] & 0xc0) >> 6) << 1);
  insn[0] = (insn[0] & ~0x7000000) | (((slotbuf[0] & 0x700) >> 8) << 24);
  insn[0] = (insn[0] & ~0x20000000) | (((slotbuf[0] & 0x800) >> 11) << 29);
  insn[1] = (insn[1] & ~0x100000) | (((slotbuf[0] & 0x1000) >> 12) << 20);
  insn[2] = (insn[2] & ~0xf8000) | (((slotbuf[0] & 0x3e000) >> 13) << 15);
}

static void
Slot_f0_Format_f0_s2_mul_4_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0x10) >> 4);
  slotbuf[0] = (slotbuf[0] & ~0x2) | (((insn[0] & 0x40000000) >> 30) << 1);
  slotbuf[0] = (slotbuf[0] & ~0x4) | (((insn[1] & 0x8) >> 3) << 2);
  slotbuf[0] = (slotbuf[0] & ~0x8) | (((insn[2] & 0x8) >> 3) << 3);
  slotbuf[0] = (slotbuf[0] & ~0x70) | ((insn[2] & 0x7) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x80) | (((insn[1] & 0x400000) >> 22) << 7);
  slotbuf[0] = (slotbuf[0] & ~0xf00) | (((insn[1] & 0xf0) >> 4) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x3000) | (((insn[1] & 0x60000) >> 17) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x7c000) | (((insn[2] & 0x1f00000) >> 20) << 14);
}

static void
Slot_f0_Format_f0_s2_mul_4_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0x10) | ((slotbuf[0] & 0x1) << 4);
  insn[0] = (insn[0] & ~0x40000000) | (((slotbuf[0] & 0x2) >> 1) << 30);
  insn[1] = (insn[1] & ~0x8) | (((slotbuf[0] & 0x4) >> 2) << 3);
  insn[2] = (insn[2] & ~0x8) | (((slotbuf[0] & 0x8) >> 3) << 3);
  insn[2] = (insn[2] & ~0x7) | ((slotbuf[0] & 0x70) >> 4);
  insn[1] = (insn[1] & ~0x400000) | (((slotbuf[0] & 0x80) >> 7) << 22);
  insn[1] = (insn[1] & ~0xf0) | (((slotbuf[0] & 0xf00) >> 8) << 4);
  insn[1] = (insn[1] & ~0x60000) | (((slotbuf[0] & 0x3000) >> 12) << 17);
  insn[2] = (insn[2] & ~0x1f00000) | (((slotbuf[0] & 0x7c000) >> 14) << 20);
}

static void
Slot_f0_Format_f0_s3_alu_40_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[1] & 0xf0000000) >> 28);
  slotbuf[0] = (slotbuf[0] & ~0x70) | (((insn[1] & 0x3800) >> 11) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x80) | (((insn[1] & 0x80000) >> 19) << 7);
  slotbuf[0] = (slotbuf[0] & ~0x700) | (((insn[1] & 0x1c000) >> 14) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x800) | (((insn[1] & 0x2000000) >> 25) << 11);
  slotbuf[0] = (slotbuf[0] & ~0x3000) | (((insn[2] & 0x30) >> 4) << 12);
  slotbuf[0] = (slotbuf[0] & ~0xc000) | (((insn[1] & 0xc000000) >> 26) << 14);
  slotbuf[0] = (slotbuf[0] & ~0x70000) | (((insn[1] & 0x700) >> 8) << 16);
  slotbuf[0] = (slotbuf[0] & ~0x380000) | (((insn[2] & 0xe000000) >> 25) << 19);
}

static void
Slot_f0_Format_f0_s3_alu_40_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[1] = (insn[1] & ~0xf0000000) | ((slotbuf[0] & 0xf) << 28);
  insn[1] = (insn[1] & ~0x3800) | (((slotbuf[0] & 0x70) >> 4) << 11);
  insn[1] = (insn[1] & ~0x80000) | (((slotbuf[0] & 0x80) >> 7) << 19);
  insn[1] = (insn[1] & ~0x1c000) | (((slotbuf[0] & 0x700) >> 8) << 14);
  insn[1] = (insn[1] & ~0x2000000) | (((slotbuf[0] & 0x800) >> 11) << 25);
  insn[2] = (insn[2] & ~0x30) | (((slotbuf[0] & 0x3000) >> 12) << 4);
  insn[1] = (insn[1] & ~0xc000000) | (((slotbuf[0] & 0xc000) >> 14) << 26);
  insn[1] = (insn[1] & ~0x700) | (((slotbuf[0] & 0x70000) >> 16) << 8);
  insn[2] = (insn[2] & ~0xe000000) | (((slotbuf[0] & 0x380000) >> 19) << 25);
}

static void
Slot_f1_Format_f1_s0_st_5_get (const xtensa_insnbuf insn,
			       xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xf00) >> 8);
  slotbuf[0] = (slotbuf[0] & ~0x10) | (((insn[0] & 0x10000) >> 16) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xe0) | (((insn[0] & 0xe0) >> 5) << 5);
  slotbuf[0] = (slotbuf[0] & ~0xf00) | (((insn[0] & 0xf000) >> 12) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x7000) | (((insn[0] & 0x700000) >> 20) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x1f8000) | (((insn[2] & 0x3f00) >> 8) << 15);
  slotbuf[0] = (slotbuf[0] & ~0x200000) | (((insn[2] & 0x2000000) >> 25) << 21);
}

static void
Slot_f1_Format_f1_s0_st_5_set (xtensa_insnbuf insn,
			       const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xf00) | ((slotbuf[0] & 0xf) << 8);
  insn[0] = (insn[0] & ~0x10000) | (((slotbuf[0] & 0x10) >> 4) << 16);
  insn[0] = (insn[0] & ~0xe0) | (((slotbuf[0] & 0xe0) >> 5) << 5);
  insn[0] = (insn[0] & ~0xf000) | (((slotbuf[0] & 0xf00) >> 8) << 12);
  insn[0] = (insn[0] & ~0x700000) | (((slotbuf[0] & 0x7000) >> 12) << 20);
  insn[2] = (insn[2] & ~0x3f00) | (((slotbuf[0] & 0x1f8000) >> 15) << 8);
  insn[2] = (insn[2] & ~0x2000000) | (((slotbuf[0] & 0x200000) >> 21) << 25);
}

static void
Slot_f1_Format_f1_s1_base_17_get (const xtensa_insnbuf insn,
				 xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xe0000) >> 17);
  slotbuf[0] = (slotbuf[0] & ~0x78) | (((insn[0] & 0x7800000) >> 23) << 3);
  slotbuf[0] = (slotbuf[0] & ~0x80) | (((insn[0] & 0x20000000) >> 29) << 7);
  slotbuf[0] = (slotbuf[0] & ~0xf00) | (((insn[1] & 0x780000) >> 19) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x3000) | (((insn[2] & 0xc000) >> 14) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x4000) | (((insn[2] & 0x4000000) >> 26) << 14);
}

static void
Slot_f1_Format_f1_s1_base_17_set (xtensa_insnbuf insn,
				 const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xe0000) | ((slotbuf[0] & 0x7) << 17);
  insn[0] = (insn[0] & ~0x7800000) | (((slotbuf[0] & 0x78) >> 3) << 23);
  insn[0] = (insn[0] & ~0x20000000) | (((slotbuf[0] & 0x80) >> 7) << 29);
  insn[1] = (insn[1] & ~0x780000) | (((slotbuf[0] & 0xf00) >> 8) << 19);
  insn[2] = (insn[2] & ~0xc000) | (((slotbuf[0] & 0x3000) >> 12) << 14);
  insn[2] = (insn[2] & ~0x4000000) | (((slotbuf[0] & 0x4000) >> 14) << 26);
}

static void
Slot_f1_Format_f1_s2_walumul_4_get (const xtensa_insnbuf insn,
				    xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[1] & 0xf0) >> 4);
  slotbuf[0] = (slotbuf[0] & ~0x30) | (((insn[0] & 0x18000000) >> 27) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xc0) | (((insn[1] & 0x6) >> 1) << 6);
  slotbuf[0] = (slotbuf[0] & ~0x100) | (((insn[0] & 0x80000000) >> 31) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x200) | ((insn[1] & 0x1) << 9);
  slotbuf[0] = (slotbuf[0] & ~0xc00) | (((insn[1] & 0x1800000) >> 23) << 10);
  slotbuf[0] = (slotbuf[0] & ~0x1000) | (((insn[0] & 0x10) >> 4) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x2000) | (((insn[0] & 0x40000000) >> 30) << 13);
  slotbuf[0] = (slotbuf[0] & ~0x4000) | (((insn[1] & 0x8) >> 3) << 14);
  slotbuf[0] = (slotbuf[0] & ~0x18000) | (((insn[1] & 0x60000) >> 17) << 15);
  slotbuf[0] = (slotbuf[0] & ~0x60000) | (((insn[2] & 0x30000) >> 16) << 17);
}

static void
Slot_f1_Format_f1_s2_walumul_4_set (xtensa_insnbuf insn,
				    const xtensa_insnbuf slotbuf)
{
  insn[1] = (insn[1] & ~0xf0) | ((slotbuf[0] & 0xf) << 4);
  insn[0] = (insn[0] & ~0x18000000) | (((slotbuf[0] & 0x30) >> 4) << 27);
  insn[1] = (insn[1] & ~0x6) | (((slotbuf[0] & 0xc0) >> 6) << 1);
  insn[0] = (insn[0] & ~0x80000000) | (((slotbuf[0] & 0x100) >> 8) << 31);
  insn[1] = (insn[1] & ~0x1) | ((slotbuf[0] & 0x200) >> 9);
  insn[1] = (insn[1] & ~0x1800000) | (((slotbuf[0] & 0xc00) >> 10) << 23);
  insn[0] = (insn[0] & ~0x10) | (((slotbuf[0] & 0x1000) >> 12) << 4);
  insn[0] = (insn[0] & ~0x40000000) | (((slotbuf[0] & 0x2000) >> 13) << 30);
  insn[1] = (insn[1] & ~0x8) | (((slotbuf[0] & 0x4000) >> 14) << 3);
  insn[1] = (insn[1] & ~0x60000) | (((slotbuf[0] & 0x18000) >> 15) << 17);
  insn[2] = (insn[2] & ~0x30000) | (((slotbuf[0] & 0x60000) >> 17) << 16);
}

static void
Slot_f1_Format_f1_s3_alu_40_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[1] & 0x1ff00) >> 8);
  slotbuf[0] = (slotbuf[0] & ~0xe00) | (((insn[1] & 0xe000000) >> 25) << 9);
  slotbuf[0] = (slotbuf[0] & ~0x7000) | (((insn[2] & 0x1c0000) >> 18) << 12);
}

static void
Slot_f1_Format_f1_s3_alu_40_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[1] = (insn[1] & ~0x1ff00) | ((slotbuf[0] & 0x1ff) << 8);
  insn[1] = (insn[1] & ~0xe000000) | (((slotbuf[0] & 0xe00) >> 9) << 25);
  insn[2] = (insn[2] & ~0x1c0000) | (((slotbuf[0] & 0x7000) >> 12) << 18);
}

static void
Slot_f1_Format_f1_s4_move_60_get (const xtensa_insnbuf insn,
				 xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[1] & 0xf0000000) >> 28);
  slotbuf[0] = (slotbuf[0] & ~0xff0) | ((insn[2] & 0xff) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x3000) | (((insn[2] & 0x600000) >> 21) << 12);
}

static void
Slot_f1_Format_f1_s4_move_60_set (xtensa_insnbuf insn,
				 const xtensa_insnbuf slotbuf)
{
  insn[1] = (insn[1] & ~0xf0000000) | ((slotbuf[0] & 0xf) << 28);
  insn[2] = (insn[2] & ~0xff) | ((slotbuf[0] & 0xff0) >> 4);
  insn[2] = (insn[2] & ~0x600000) | (((slotbuf[0] & 0x3000) >> 12) << 21);
}

static void
Slot_f2_Format_f2_s0_ldst_5_get (const xtensa_insnbuf insn,
				 xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xf00) >> 8);
  slotbuf[0] = (slotbuf[0] & ~0x10) | (((insn[0] & 0x10000) >> 16) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xe0) | (((insn[0] & 0xe0) >> 5) << 5);
  slotbuf[0] = (slotbuf[0] & ~0xf00) | (((insn[0] & 0xf000) >> 12) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x3000) | (((insn[1] & 0x3000) >> 12) << 12);
  slotbuf[0] = (slotbuf[0] & ~0xfc000) | (((insn[2] & 0x3f00) >> 8) << 14);
}

static void
Slot_f2_Format_f2_s0_ldst_5_set (xtensa_insnbuf insn,
				 const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xf00) | ((slotbuf[0] & 0xf) << 8);
  insn[0] = (insn[0] & ~0x10000) | (((slotbuf[0] & 0x10) >> 4) << 16);
  insn[0] = (insn[0] & ~0xe0) | (((slotbuf[0] & 0xe0) >> 5) << 5);
  insn[0] = (insn[0] & ~0xf000) | (((slotbuf[0] & 0xf00) >> 8) << 12);
  insn[1] = (insn[1] & ~0x3000) | (((slotbuf[0] & 0x3000) >> 12) << 12);
  insn[2] = (insn[2] & ~0x3f00) | (((slotbuf[0] & 0xfc000) >> 14) << 8);
}

static void
Slot_f2_Format_f2_s1_ld_17_get (const xtensa_insnbuf insn,
			       xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xe0000) >> 17);
  slotbuf[0] = (slotbuf[0] & ~0x8) | (((insn[0] & 0x800000) >> 23) << 3);
  slotbuf[0] = (slotbuf[0] & ~0x30) | (((insn[0] & 0x18000000) >> 27) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xc0) | (((insn[1] & 0x6) >> 1) << 6);
  slotbuf[0] = (slotbuf[0] & ~0x100) | (((insn[0] & 0x20000000) >> 29) << 8);
  slotbuf[0] = (slotbuf[0] & ~0xe00) | (((insn[1] & 0x380000) >> 19) << 9);
  slotbuf[0] = (slotbuf[0] & ~0x3000) | (((insn[0] & 0x300000) >> 20) << 12);
  slotbuf[0] = (slotbuf[0] & ~0xc000) | (((insn[2] & 0xc000) >> 14) << 14);
}

static void
Slot_f2_Format_f2_s1_ld_17_set (xtensa_insnbuf insn,
			       const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xe0000) | ((slotbuf[0] & 0x7) << 17);
  insn[0] = (insn[0] & ~0x800000) | (((slotbuf[0] & 0x8) >> 3) << 23);
  insn[0] = (insn[0] & ~0x18000000) | (((slotbuf[0] & 0x30) >> 4) << 27);
  insn[1] = (insn[1] & ~0x6) | (((slotbuf[0] & 0xc0) >> 6) << 1);
  insn[0] = (insn[0] & ~0x20000000) | (((slotbuf[0] & 0x100) >> 8) << 29);
  insn[1] = (insn[1] & ~0x380000) | (((slotbuf[0] & 0xe00) >> 9) << 19);
  insn[0] = (insn[0] & ~0x300000) | (((slotbuf[0] & 0x3000) >> 12) << 20);
  insn[2] = (insn[2] & ~0xc000) | (((slotbuf[0] & 0xc000) >> 14) << 14);
}

static void
Slot_f2_Format_f2_s2_walumul_4_get (const xtensa_insnbuf insn,
				    xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0x400000) >> 22);
  slotbuf[0] = (slotbuf[0] & ~0x2) | (((insn[0] & 0x4000000) >> 26) << 1);
  slotbuf[0] = (slotbuf[0] & ~0x4) | (((insn[1] & 0x800) >> 11) << 2);
  slotbuf[0] = (slotbuf[0] & ~0x8) | (((insn[1] & 0x400000) >> 22) << 3);
  slotbuf[0] = (slotbuf[0] & ~0x10) | (((insn[0] & 0x80000000) >> 31) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x20) | ((insn[1] & 0x1) << 5);
  slotbuf[0] = (slotbuf[0] & ~0xc0) | (((insn[1] & 0x1800000) >> 23) << 6);
  slotbuf[0] = (slotbuf[0] & ~0x100) | (((insn[0] & 0x10) >> 4) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x200) | (((insn[0] & 0x40000000) >> 30) << 9);
  slotbuf[0] = (slotbuf[0] & ~0x400) | (((insn[1] & 0x8) >> 3) << 10);
  slotbuf[0] = (slotbuf[0] & ~0x1800) | (((insn[1] & 0x60000) >> 17) << 11);
  slotbuf[0] = (slotbuf[0] & ~0x3e000) | (((insn[2] & 0x1f0000) >> 16) << 13);
}

static void
Slot_f2_Format_f2_s2_walumul_4_set (xtensa_insnbuf insn,
				    const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0x400000) | ((slotbuf[0] & 0x1) << 22);
  insn[0] = (insn[0] & ~0x4000000) | (((slotbuf[0] & 0x2) >> 1) << 26);
  insn[1] = (insn[1] & ~0x800) | (((slotbuf[0] & 0x4) >> 2) << 11);
  insn[1] = (insn[1] & ~0x400000) | (((slotbuf[0] & 0x8) >> 3) << 22);
  insn[0] = (insn[0] & ~0x80000000) | (((slotbuf[0] & 0x10) >> 4) << 31);
  insn[1] = (insn[1] & ~0x1) | ((slotbuf[0] & 0x20) >> 5);
  insn[1] = (insn[1] & ~0x1800000) | (((slotbuf[0] & 0xc0) >> 6) << 23);
  insn[0] = (insn[0] & ~0x10) | (((slotbuf[0] & 0x100) >> 8) << 4);
  insn[0] = (insn[0] & ~0x40000000) | (((slotbuf[0] & 0x200) >> 9) << 30);
  insn[1] = (insn[1] & ~0x8) | (((slotbuf[0] & 0x400) >> 10) << 3);
  insn[1] = (insn[1] & ~0x60000) | (((slotbuf[0] & 0x1800) >> 11) << 17);
  insn[2] = (insn[2] & ~0x1f0000) | (((slotbuf[0] & 0x3e000) >> 13) << 16);
}

static void
Slot_f2_Format_f2_s3_alu_36_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[1] & 0xf0000000) >> 28);
  slotbuf[0] = (slotbuf[0] & ~0xf0) | (((insn[1] & 0xf0) >> 4) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x700) | (((insn[1] & 0x1c000) >> 14) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x800) | (((insn[1] & 0x2000000) >> 25) << 11);
  slotbuf[0] = (slotbuf[0] & ~0x3000) | (((insn[2] & 0x30) >> 4) << 12);
  slotbuf[0] = (slotbuf[0] & ~0xc000) | (((insn[1] & 0xc000000) >> 26) << 14);
  slotbuf[0] = (slotbuf[0] & ~0x70000) | (((insn[1] & 0x700) >> 8) << 16);
  slotbuf[0] = (slotbuf[0] & ~0x380000) | (((insn[2] & 0xe00000) >> 21) << 19);
}

static void
Slot_f2_Format_f2_s3_alu_36_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[1] = (insn[1] & ~0xf0000000) | ((slotbuf[0] & 0xf) << 28);
  insn[1] = (insn[1] & ~0xf0) | (((slotbuf[0] & 0xf0) >> 4) << 4);
  insn[1] = (insn[1] & ~0x1c000) | (((slotbuf[0] & 0x700) >> 8) << 14);
  insn[1] = (insn[1] & ~0x2000000) | (((slotbuf[0] & 0x800) >> 11) << 25);
  insn[2] = (insn[2] & ~0x30) | (((slotbuf[0] & 0x3000) >> 12) << 4);
  insn[1] = (insn[1] & ~0xc000000) | (((slotbuf[0] & 0xc000) >> 14) << 26);
  insn[1] = (insn[1] & ~0x700) | (((slotbuf[0] & 0x70000) >> 16) << 8);
  insn[2] = (insn[2] & ~0xe00000) | (((slotbuf[0] & 0x380000) >> 19) << 21);
}

static void
Slot_f2_Format_f2_s4_move_24_get (const xtensa_insnbuf insn,
				 xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = (insn[2] & 0xf);
  slotbuf[0] = (slotbuf[0] & ~0x30) | (((insn[0] & 0x3000000) >> 24) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xc0) | (((insn[2] & 0xc0) >> 6) << 6);
  slotbuf[0] = (slotbuf[0] & ~0x1f00) | (((insn[2] & 0x1f000000) >> 24) << 8);
}

static void
Slot_f2_Format_f2_s4_move_24_set (xtensa_insnbuf insn,
				 const xtensa_insnbuf slotbuf)
{
  insn[2] = (insn[2] & ~0xf) | (slotbuf[0] & 0xf);
  insn[0] = (insn[0] & ~0x3000000) | (((slotbuf[0] & 0x30) >> 4) << 24);
  insn[2] = (insn[2] & ~0xc0) | (((slotbuf[0] & 0xc0) >> 6) << 6);
  insn[2] = (insn[2] & ~0x1f000000) | (((slotbuf[0] & 0x1f00) >> 8) << 24);
}

static void
Slot_f3_Format_f3_s0_st_5_get (const xtensa_insnbuf insn,
			       xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xf00) >> 8);
  slotbuf[0] = (slotbuf[0] & ~0x10) | (((insn[0] & 0x10000) >> 16) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xe0) | (((insn[0] & 0xe0) >> 5) << 5);
  slotbuf[0] = (slotbuf[0] & ~0xf00) | (((insn[0] & 0xf000) >> 12) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x3000) | (((insn[0] & 0x300000) >> 20) << 12);
  slotbuf[0] = (slotbuf[0] & ~0xc000) | (((insn[1] & 0x3000) >> 12) << 14);
  slotbuf[0] = (slotbuf[0] & ~0xf0000) | (((insn[2] & 0xf00) >> 8) << 16);
}

static void
Slot_f3_Format_f3_s0_st_5_set (xtensa_insnbuf insn,
			       const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xf00) | ((slotbuf[0] & 0xf) << 8);
  insn[0] = (insn[0] & ~0x10000) | (((slotbuf[0] & 0x10) >> 4) << 16);
  insn[0] = (insn[0] & ~0xe0) | (((slotbuf[0] & 0xe0) >> 5) << 5);
  insn[0] = (insn[0] & ~0xf000) | (((slotbuf[0] & 0xf00) >> 8) << 12);
  insn[0] = (insn[0] & ~0x300000) | (((slotbuf[0] & 0x3000) >> 12) << 20);
  insn[1] = (insn[1] & ~0x3000) | (((slotbuf[0] & 0xc000) >> 14) << 12);
  insn[2] = (insn[2] & ~0xf00) | (((slotbuf[0] & 0xf0000) >> 16) << 8);
}

static void
Slot_f3_Format_f3_s1_ld_17_get (const xtensa_insnbuf insn,
			       xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xe0000) >> 17);
  slotbuf[0] = (slotbuf[0] & ~0x8) | (((insn[0] & 0x800000) >> 23) << 3);
  slotbuf[0] = (slotbuf[0] & ~0x30) | (((insn[0] & 0x18000000) >> 27) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xc0) | (((insn[1] & 0x6) >> 1) << 6);
  slotbuf[0] = (slotbuf[0] & ~0x100) | (((insn[0] & 0x20000000) >> 29) << 8);
  slotbuf[0] = (slotbuf[0] & ~0xe00) | (((insn[1] & 0x380000) >> 19) << 9);
  slotbuf[0] = (slotbuf[0] & ~0x7000) | (((insn[2] & 0x7000) >> 12) << 12);
}

static void
Slot_f3_Format_f3_s1_ld_17_set (xtensa_insnbuf insn,
			       const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xe0000) | ((slotbuf[0] & 0x7) << 17);
  insn[0] = (insn[0] & ~0x800000) | (((slotbuf[0] & 0x8) >> 3) << 23);
  insn[0] = (insn[0] & ~0x18000000) | (((slotbuf[0] & 0x30) >> 4) << 27);
  insn[1] = (insn[1] & ~0x6) | (((slotbuf[0] & 0xc0) >> 6) << 1);
  insn[0] = (insn[0] & ~0x20000000) | (((slotbuf[0] & 0x100) >> 8) << 29);
  insn[1] = (insn[1] & ~0x380000) | (((slotbuf[0] & 0xe00) >> 9) << 19);
  insn[2] = (insn[2] & ~0x7000) | (((slotbuf[0] & 0x7000) >> 12) << 12);
}

static void
Slot_f3_Format_f3_s2_alumul_4_get (const xtensa_insnbuf insn,
				   xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0x400000) >> 22);
  slotbuf[0] = (slotbuf[0] & ~0x2) | (((insn[0] & 0x4000000) >> 26) << 1);
  slotbuf[0] = (slotbuf[0] & ~0x4) | (((insn[1] & 0x800) >> 11) << 2);
  slotbuf[0] = (slotbuf[0] & ~0x8) | (((insn[1] & 0x400000) >> 22) << 3);
  slotbuf[0] = (slotbuf[0] & ~0x10) | (((insn[0] & 0x80000000) >> 31) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x20) | ((insn[1] & 0x1) << 5);
  slotbuf[0] = (slotbuf[0] & ~0xc0) | (((insn[1] & 0x1800000) >> 23) << 6);
  slotbuf[0] = (slotbuf[0] & ~0x100) | (((insn[0] & 0x10) >> 4) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x200) | (((insn[0] & 0x40000000) >> 30) << 9);
  slotbuf[0] = (slotbuf[0] & ~0x400) | (((insn[1] & 0x8) >> 3) << 10);
  slotbuf[0] = (slotbuf[0] & ~0x1800) | (((insn[1] & 0x60000) >> 17) << 11);
  slotbuf[0] = (slotbuf[0] & ~0xfe000) | (((insn[2] & 0x3f8000) >> 15) << 13);
}

static void
Slot_f3_Format_f3_s2_alumul_4_set (xtensa_insnbuf insn,
				   const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0x400000) | ((slotbuf[0] & 0x1) << 22);
  insn[0] = (insn[0] & ~0x4000000) | (((slotbuf[0] & 0x2) >> 1) << 26);
  insn[1] = (insn[1] & ~0x800) | (((slotbuf[0] & 0x4) >> 2) << 11);
  insn[1] = (insn[1] & ~0x400000) | (((slotbuf[0] & 0x8) >> 3) << 22);
  insn[0] = (insn[0] & ~0x80000000) | (((slotbuf[0] & 0x10) >> 4) << 31);
  insn[1] = (insn[1] & ~0x1) | ((slotbuf[0] & 0x20) >> 5);
  insn[1] = (insn[1] & ~0x1800000) | (((slotbuf[0] & 0xc0) >> 6) << 23);
  insn[0] = (insn[0] & ~0x10) | (((slotbuf[0] & 0x100) >> 8) << 4);
  insn[0] = (insn[0] & ~0x40000000) | (((slotbuf[0] & 0x200) >> 9) << 30);
  insn[1] = (insn[1] & ~0x8) | (((slotbuf[0] & 0x400) >> 10) << 3);
  insn[1] = (insn[1] & ~0x60000) | (((slotbuf[0] & 0x1800) >> 11) << 17);
  insn[2] = (insn[2] & ~0x3f8000) | (((slotbuf[0] & 0xfe000) >> 13) << 15);
}

static void
Slot_f3_Format_f3_s3_alu_36_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[1] & 0xf0000000) >> 28);
  slotbuf[0] = (slotbuf[0] & ~0xf0) | (((insn[1] & 0xf0) >> 4) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x700) | (((insn[1] & 0x1c000) >> 14) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x800) | (((insn[1] & 0x2000000) >> 25) << 11);
  slotbuf[0] = (slotbuf[0] & ~0x3000) | (((insn[2] & 0x30) >> 4) << 12);
  slotbuf[0] = (slotbuf[0] & ~0xc000) | (((insn[1] & 0xc000000) >> 26) << 14);
  slotbuf[0] = (slotbuf[0] & ~0x70000) | (((insn[1] & 0x700) >> 8) << 16);
  slotbuf[0] = (slotbuf[0] & ~0x180000) | (((insn[2] & 0xc00000) >> 22) << 19);
}

static void
Slot_f3_Format_f3_s3_alu_36_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[1] = (insn[1] & ~0xf0000000) | ((slotbuf[0] & 0xf) << 28);
  insn[1] = (insn[1] & ~0xf0) | (((slotbuf[0] & 0xf0) >> 4) << 4);
  insn[1] = (insn[1] & ~0x1c000) | (((slotbuf[0] & 0x700) >> 8) << 14);
  insn[1] = (insn[1] & ~0x2000000) | (((slotbuf[0] & 0x800) >> 11) << 25);
  insn[2] = (insn[2] & ~0x30) | (((slotbuf[0] & 0x3000) >> 12) << 4);
  insn[1] = (insn[1] & ~0xc000000) | (((slotbuf[0] & 0xc000) >> 14) << 26);
  insn[1] = (insn[1] & ~0x700) | (((slotbuf[0] & 0x70000) >> 16) << 8);
  insn[2] = (insn[2] & ~0xc00000) | (((slotbuf[0] & 0x180000) >> 19) << 22);
}

static void
Slot_f3_Format_f3_s4_move_24_get (const xtensa_insnbuf insn,
				 xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = (insn[2] & 0xf);
  slotbuf[0] = (slotbuf[0] & ~0x30) | (((insn[0] & 0x3000000) >> 24) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xc0) | (((insn[2] & 0xc0) >> 6) << 6);
  slotbuf[0] = (slotbuf[0] & ~0x3f00) | (((insn[2] & 0x3f000000) >> 24) << 8);
}

static void
Slot_f3_Format_f3_s4_move_24_set (xtensa_insnbuf insn,
				 const xtensa_insnbuf slotbuf)
{
  insn[2] = (insn[2] & ~0xf) | (slotbuf[0] & 0xf);
  insn[0] = (insn[0] & ~0x3000000) | (((slotbuf[0] & 0x30) >> 4) << 24);
  insn[2] = (insn[2] & ~0xc0) | (((slotbuf[0] & 0xc0) >> 6) << 6);
  insn[2] = (insn[2] & ~0x3f000000) | (((slotbuf[0] & 0x3f00) >> 8) << 24);
}

static void
Slot_f4_Format_f4_s0_ldst_5_get (const xtensa_insnbuf insn,
				 xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xf00) >> 8);
  slotbuf[0] = (slotbuf[0] & ~0x10) | (((insn[0] & 0x10000) >> 16) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xe0) | (((insn[0] & 0xe0) >> 5) << 5);
  slotbuf[0] = (slotbuf[0] & ~0xf00) | (((insn[0] & 0xf000) >> 12) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x7000) | (((insn[0] & 0x700000) >> 20) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x8000) | (((insn[2] & 0x8) >> 3) << 15);
  slotbuf[0] = (slotbuf[0] & ~0x3f0000) | (((insn[2] & 0xfc0) >> 6) << 16);
  slotbuf[0] = (slotbuf[0] & ~0x400000) | (((insn[2] & 0x2000000) >> 25) << 22);
}

static void
Slot_f4_Format_f4_s0_ldst_5_set (xtensa_insnbuf insn,
				 const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xf00) | ((slotbuf[0] & 0xf) << 8);
  insn[0] = (insn[0] & ~0x10000) | (((slotbuf[0] & 0x10) >> 4) << 16);
  insn[0] = (insn[0] & ~0xe0) | (((slotbuf[0] & 0xe0) >> 5) << 5);
  insn[0] = (insn[0] & ~0xf000) | (((slotbuf[0] & 0xf00) >> 8) << 12);
  insn[0] = (insn[0] & ~0x700000) | (((slotbuf[0] & 0x7000) >> 12) << 20);
  insn[2] = (insn[2] & ~0x8) | (((slotbuf[0] & 0x8000) >> 15) << 3);
  insn[2] = (insn[2] & ~0xfc0) | (((slotbuf[0] & 0x3f0000) >> 16) << 6);
  insn[2] = (insn[2] & ~0x2000000) | (((slotbuf[0] & 0x400000) >> 22) << 25);
}

static void
Slot_f4_Format_f4_s1_ldpkdiv_17_get (const xtensa_insnbuf insn,
				    xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xe0000) >> 17);
  slotbuf[0] = (slotbuf[0] & ~0x8) | (((insn[0] & 0x800000) >> 23) << 3);
  slotbuf[0] = (slotbuf[0] & ~0x30) | (((insn[0] & 0x18000000) >> 27) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xc0) | (((insn[1] & 0x6) >> 1) << 6);
  slotbuf[0] = (slotbuf[0] & ~0x700) | (((insn[0] & 0x7000000) >> 24) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x800) | (((insn[0] & 0x20000000) >> 29) << 11);
  slotbuf[0] = (slotbuf[0] & ~0x3f000) | (((insn[2] & 0x3f000) >> 12) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x40000) | (((insn[2] & 0x4000000) >> 26) << 18);
}

static void
Slot_f4_Format_f4_s1_ldpkdiv_17_set (xtensa_insnbuf insn,
				    const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xe0000) | ((slotbuf[0] & 0x7) << 17);
  insn[0] = (insn[0] & ~0x800000) | (((slotbuf[0] & 0x8) >> 3) << 23);
  insn[0] = (insn[0] & ~0x18000000) | (((slotbuf[0] & 0x30) >> 4) << 27);
  insn[1] = (insn[1] & ~0x6) | (((slotbuf[0] & 0xc0) >> 6) << 1);
  insn[0] = (insn[0] & ~0x7000000) | (((slotbuf[0] & 0x700) >> 8) << 24);
  insn[0] = (insn[0] & ~0x20000000) | (((slotbuf[0] & 0x800) >> 11) << 29);
  insn[2] = (insn[2] & ~0x3f000) | (((slotbuf[0] & 0x3f000) >> 12) << 12);
  insn[2] = (insn[2] & ~0x4000000) | (((slotbuf[0] & 0x40000) >> 18) << 26);
}

static void
Slot_f4_Format_f4_s2_mul_4_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[1] & 0xf0) >> 4);
  slotbuf[0] = (slotbuf[0] & ~0x10) | (((insn[0] & 0x80000000) >> 31) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x20) | ((insn[1] & 0x1) << 5);
  slotbuf[0] = (slotbuf[0] & ~0xc0) | (((insn[1] & 0x1800000) >> 23) << 6);
  slotbuf[0] = (slotbuf[0] & ~0x100) | (((insn[0] & 0x10) >> 4) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x200) | (((insn[0] & 0x40000000) >> 30) << 9);
  slotbuf[0] = (slotbuf[0] & ~0x400) | (((insn[1] & 0x8) >> 3) << 10);
  slotbuf[0] = (slotbuf[0] & ~0x3800) | (((insn[1] & 0x700000) >> 20) << 11);
  slotbuf[0] = (slotbuf[0] & ~0x1c000) | ((insn[2] & 0x7) << 14);
  slotbuf[0] = (slotbuf[0] & ~0x60000) | (((insn[1] & 0x60000) >> 17) << 17);
  slotbuf[0] = (slotbuf[0] & ~0x180000) | (((insn[2] & 0xc0000) >> 18) << 19);
}

static void
Slot_f4_Format_f4_s2_mul_4_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[1] = (insn[1] & ~0xf0) | ((slotbuf[0] & 0xf) << 4);
  insn[0] = (insn[0] & ~0x80000000) | (((slotbuf[0] & 0x10) >> 4) << 31);
  insn[1] = (insn[1] & ~0x1) | ((slotbuf[0] & 0x20) >> 5);
  insn[1] = (insn[1] & ~0x1800000) | (((slotbuf[0] & 0xc0) >> 6) << 23);
  insn[0] = (insn[0] & ~0x10) | (((slotbuf[0] & 0x100) >> 8) << 4);
  insn[0] = (insn[0] & ~0x40000000) | (((slotbuf[0] & 0x200) >> 9) << 30);
  insn[1] = (insn[1] & ~0x8) | (((slotbuf[0] & 0x400) >> 10) << 3);
  insn[1] = (insn[1] & ~0x700000) | (((slotbuf[0] & 0x3800) >> 11) << 20);
  insn[2] = (insn[2] & ~0x7) | ((slotbuf[0] & 0x1c000) >> 14);
  insn[1] = (insn[1] & ~0x60000) | (((slotbuf[0] & 0x60000) >> 17) << 17);
  insn[2] = (insn[2] & ~0xc0000) | (((slotbuf[0] & 0x180000) >> 19) << 18);
}

static void
Slot_f4_Format_f4_s3_alu_40_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[1] & 0xf0000000) >> 28);
  slotbuf[0] = (slotbuf[0] & ~0x70) | (((insn[1] & 0x3800) >> 11) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x80) | (((insn[1] & 0x80000) >> 19) << 7);
  slotbuf[0] = (slotbuf[0] & ~0x700) | (((insn[1] & 0x1c000) >> 14) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x800) | (((insn[1] & 0x2000000) >> 25) << 11);
  slotbuf[0] = (slotbuf[0] & ~0x3000) | (((insn[2] & 0x30) >> 4) << 12);
  slotbuf[0] = (slotbuf[0] & ~0xc000) | (((insn[1] & 0xc000000) >> 26) << 14);
  slotbuf[0] = (slotbuf[0] & ~0x70000) | (((insn[1] & 0x700) >> 8) << 16);
  slotbuf[0] = (slotbuf[0] & ~0x380000) | (((insn[2] & 0x700000) >> 20) << 19);
}

static void
Slot_f4_Format_f4_s3_alu_40_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[1] = (insn[1] & ~0xf0000000) | ((slotbuf[0] & 0xf) << 28);
  insn[1] = (insn[1] & ~0x3800) | (((slotbuf[0] & 0x70) >> 4) << 11);
  insn[1] = (insn[1] & ~0x80000) | (((slotbuf[0] & 0x80) >> 7) << 19);
  insn[1] = (insn[1] & ~0x1c000) | (((slotbuf[0] & 0x700) >> 8) << 14);
  insn[1] = (insn[1] & ~0x2000000) | (((slotbuf[0] & 0x800) >> 11) << 25);
  insn[2] = (insn[2] & ~0x30) | (((slotbuf[0] & 0x3000) >> 12) << 4);
  insn[1] = (insn[1] & ~0xc000000) | (((slotbuf[0] & 0xc000) >> 14) << 26);
  insn[1] = (insn[1] & ~0x700) | (((slotbuf[0] & 0x70000) >> 16) << 8);
  insn[2] = (insn[2] & ~0x700000) | (((slotbuf[0] & 0x380000) >> 19) << 20);
}

static void
Slot_f6_Format_f6_s0_st_5_get (const xtensa_insnbuf insn,
			       xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xf00) >> 8);
  slotbuf[0] = (slotbuf[0] & ~0x10) | (((insn[0] & 0x10000) >> 16) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xe0) | (((insn[0] & 0xe0) >> 5) << 5);
  slotbuf[0] = (slotbuf[0] & ~0xf00) | (((insn[0] & 0xf000) >> 12) << 8);
  slotbuf[0] = (slotbuf[0] & ~0xf000) | (((insn[1] & 0xf0000000) >> 28) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x70000) | (((insn[2] & 0x700) >> 8) << 16);
}

static void
Slot_f6_Format_f6_s0_st_5_set (xtensa_insnbuf insn,
			       const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xf00) | ((slotbuf[0] & 0xf) << 8);
  insn[0] = (insn[0] & ~0x10000) | (((slotbuf[0] & 0x10) >> 4) << 16);
  insn[0] = (insn[0] & ~0xe0) | (((slotbuf[0] & 0xe0) >> 5) << 5);
  insn[0] = (insn[0] & ~0xf000) | (((slotbuf[0] & 0xf00) >> 8) << 12);
  insn[1] = (insn[1] & ~0xf0000000) | (((slotbuf[0] & 0xf000) >> 12) << 28);
  insn[2] = (insn[2] & ~0x700) | (((slotbuf[0] & 0x70000) >> 16) << 8);
}

static void
Slot_f6_Format_f6_s1_ldpk_17_get (const xtensa_insnbuf insn,
				 xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xe0000) >> 17);
  slotbuf[0] = (slotbuf[0] & ~0x8) | (((insn[0] & 0x800000) >> 23) << 3);
  slotbuf[0] = (slotbuf[0] & ~0x30) | (((insn[0] & 0x18000000) >> 27) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xc0) | (((insn[1] & 0x6) >> 1) << 6);
  slotbuf[0] = (slotbuf[0] & ~0x700) | (((insn[0] & 0x7000000) >> 24) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x800) | (((insn[0] & 0x20000000) >> 29) << 11);
  slotbuf[0] = (slotbuf[0] & ~0x3000) | (((insn[0] & 0x300000) >> 20) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x1c000) | (((insn[2] & 0x3800) >> 11) << 14);
}

static void
Slot_f6_Format_f6_s1_ldpk_17_set (xtensa_insnbuf insn,
				 const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xe0000) | ((slotbuf[0] & 0x7) << 17);
  insn[0] = (insn[0] & ~0x800000) | (((slotbuf[0] & 0x8) >> 3) << 23);
  insn[0] = (insn[0] & ~0x18000000) | (((slotbuf[0] & 0x30) >> 4) << 27);
  insn[1] = (insn[1] & ~0x6) | (((slotbuf[0] & 0xc0) >> 6) << 1);
  insn[0] = (insn[0] & ~0x7000000) | (((slotbuf[0] & 0x700) >> 8) << 24);
  insn[0] = (insn[0] & ~0x20000000) | (((slotbuf[0] & 0x800) >> 11) << 29);
  insn[0] = (insn[0] & ~0x300000) | (((slotbuf[0] & 0x3000) >> 12) << 20);
  insn[2] = (insn[2] & ~0x3800) | (((slotbuf[0] & 0x1c000) >> 14) << 11);
}

static void
Slot_f6_Format_f6_s2_mul_4_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0x10) >> 4);
  slotbuf[0] = (slotbuf[0] & ~0x2) | (((insn[0] & 0x40000000) >> 30) << 1);
  slotbuf[0] = (slotbuf[0] & ~0x4) | (((insn[1] & 0x8) >> 3) << 2);
  slotbuf[0] = (slotbuf[0] & ~0x8) | (((insn[1] & 0x100) >> 8) << 3);
  slotbuf[0] = (slotbuf[0] & ~0xf0) | (((insn[1] & 0x780000) >> 19) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x100) | (((insn[0] & 0x80000000) >> 31) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x200) | ((insn[1] & 0x1) << 9);
  slotbuf[0] = (slotbuf[0] & ~0xc00) | (((insn[1] & 0x1800000) >> 23) << 10);
  slotbuf[0] = (slotbuf[0] & ~0x3000) | (((insn[1] & 0x60000) >> 17) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x1c000) | (((insn[2] & 0x1c000) >> 14) << 14);
}

static void
Slot_f6_Format_f6_s2_mul_4_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0x10) | ((slotbuf[0] & 0x1) << 4);
  insn[0] = (insn[0] & ~0x40000000) | (((slotbuf[0] & 0x2) >> 1) << 30);
  insn[1] = (insn[1] & ~0x8) | (((slotbuf[0] & 0x4) >> 2) << 3);
  insn[1] = (insn[1] & ~0x100) | (((slotbuf[0] & 0x8) >> 3) << 8);
  insn[1] = (insn[1] & ~0x780000) | (((slotbuf[0] & 0xf0) >> 4) << 19);
  insn[0] = (insn[0] & ~0x80000000) | (((slotbuf[0] & 0x100) >> 8) << 31);
  insn[1] = (insn[1] & ~0x1) | ((slotbuf[0] & 0x200) >> 9);
  insn[1] = (insn[1] & ~0x1800000) | (((slotbuf[0] & 0xc00) >> 10) << 23);
  insn[1] = (insn[1] & ~0x60000) | (((slotbuf[0] & 0x3000) >> 12) << 17);
  insn[2] = (insn[2] & ~0x1c000) | (((slotbuf[0] & 0x1c000) >> 14) << 14);
}

static void
Slot_f6_Format_f6_s3_alufirfft_22_get (const xtensa_insnbuf insn,
				      xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[1] & 0xf0) >> 4);
  slotbuf[0] = (slotbuf[0] & ~0x30) | (((insn[1] & 0x3000) >> 12) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x40) | (((insn[1] & 0x4000000) >> 26) << 6);
  slotbuf[0] = (slotbuf[0] & ~0x80) | (((insn[1] & 0x2000000) >> 25) << 7);
  slotbuf[0] = (slotbuf[0] & ~0x700) | (((insn[1] & 0x1c000) >> 14) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x800) | (((insn[1] & 0x8000000) >> 27) << 11);
  slotbuf[0] = (slotbuf[0] & ~0x1000) | (((insn[0] & 0x400000) >> 22) << 12);
  slotbuf[0] = (slotbuf[0] & ~0xe000) | (((insn[1] & 0xe00) >> 9) << 13);
  slotbuf[0] = (slotbuf[0] & ~0x3f0000) | (((insn[2] & 0x7e0000) >> 17) << 16);
}

static void
Slot_f6_Format_f6_s3_alufirfft_22_set (xtensa_insnbuf insn,
				      const xtensa_insnbuf slotbuf)
{
  insn[1] = (insn[1] & ~0xf0) | ((slotbuf[0] & 0xf) << 4);
  insn[1] = (insn[1] & ~0x3000) | (((slotbuf[0] & 0x30) >> 4) << 12);
  insn[1] = (insn[1] & ~0x4000000) | (((slotbuf[0] & 0x40) >> 6) << 26);
  insn[1] = (insn[1] & ~0x2000000) | (((slotbuf[0] & 0x80) >> 7) << 25);
  insn[1] = (insn[1] & ~0x1c000) | (((slotbuf[0] & 0x700) >> 8) << 14);
  insn[1] = (insn[1] & ~0x8000000) | (((slotbuf[0] & 0x800) >> 11) << 27);
  insn[0] = (insn[0] & ~0x400000) | (((slotbuf[0] & 0x1000) >> 12) << 22);
  insn[1] = (insn[1] & ~0xe00) | (((slotbuf[0] & 0xe000) >> 13) << 9);
  insn[2] = (insn[2] & ~0x7e0000) | (((slotbuf[0] & 0x3f0000) >> 16) << 17);
}

static void
Slot_f6_Format_f6_s4_move_64_get (const xtensa_insnbuf insn,
				 xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = (insn[2] & 0xff);
  slotbuf[0] = (slotbuf[0] & ~0x1f00) | (((insn[2] & 0xf800000) >> 23) << 8);
}

static void
Slot_f6_Format_f6_s4_move_64_set (xtensa_insnbuf insn,
				 const xtensa_insnbuf slotbuf)
{
  insn[2] = (insn[2] & ~0xff) | (slotbuf[0] & 0xff);
  insn[2] = (insn[2] & ~0xf800000) | (((slotbuf[0] & 0x1f00) >> 8) << 23);
}

static void
Slot_f11_Format_f11_s0_ldstalu_5_get (const xtensa_insnbuf insn,
				      xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xf00) >> 8);
  slotbuf[0] = (slotbuf[0] & ~0x10) | (((insn[0] & 0x10000) >> 16) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xe0) | (((insn[0] & 0xe0) >> 5) << 5);
  slotbuf[0] = (slotbuf[0] & ~0xf00) | (((insn[0] & 0xf000) >> 12) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x7000) | (((insn[0] & 0x700000) >> 20) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x18000) | (((insn[0] & 0xc0000000) >> 30) << 15);
  slotbuf[0] = (slotbuf[0] & ~0x20000) | ((insn[1] & 0x1) << 17);
  slotbuf[0] = (slotbuf[0] & ~0x3c0000) | (((insn[1] & 0xf0) >> 4) << 18);
  slotbuf[0] = (slotbuf[0] & ~0x400000) | (((insn[1] & 0x8000) >> 15) << 22);
}

static void
Slot_f11_Format_f11_s0_ldstalu_5_set (xtensa_insnbuf insn,
				      const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xf00) | ((slotbuf[0] & 0xf) << 8);
  insn[0] = (insn[0] & ~0x10000) | (((slotbuf[0] & 0x10) >> 4) << 16);
  insn[0] = (insn[0] & ~0xe0) | (((slotbuf[0] & 0xe0) >> 5) << 5);
  insn[0] = (insn[0] & ~0xf000) | (((slotbuf[0] & 0xf00) >> 8) << 12);
  insn[0] = (insn[0] & ~0x700000) | (((slotbuf[0] & 0x7000) >> 12) << 20);
  insn[0] = (insn[0] & ~0xc0000000) | (((slotbuf[0] & 0x18000) >> 15) << 30);
  insn[1] = (insn[1] & ~0x1) | ((slotbuf[0] & 0x20000) >> 17);
  insn[1] = (insn[1] & ~0xf0) | (((slotbuf[0] & 0x3c0000) >> 18) << 4);
  insn[1] = (insn[1] & ~0x8000) | (((slotbuf[0] & 0x400000) >> 22) << 15);
}

static void
Slot_f11_Format_f11_s1_ldpk_17_get (const xtensa_insnbuf insn,
				   xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xe0000) >> 17);
  slotbuf[0] = (slotbuf[0] & ~0x8) | (((insn[0] & 0x800000) >> 23) << 3);
  slotbuf[0] = (slotbuf[0] & ~0x30) | (((insn[0] & 0x18000000) >> 27) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xc0) | (((insn[1] & 0x6) >> 1) << 6);
  slotbuf[0] = (slotbuf[0] & ~0x700) | (((insn[0] & 0x7000000) >> 24) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x800) | (((insn[0] & 0x20000000) >> 29) << 11);
  slotbuf[0] = (slotbuf[0] & ~0x1000) | (((insn[1] & 0x8) >> 3) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x3e000) | (((insn[1] & 0x1f00) >> 8) << 13);
}

static void
Slot_f11_Format_f11_s1_ldpk_17_set (xtensa_insnbuf insn,
				   const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xe0000) | ((slotbuf[0] & 0x7) << 17);
  insn[0] = (insn[0] & ~0x800000) | (((slotbuf[0] & 0x8) >> 3) << 23);
  insn[0] = (insn[0] & ~0x18000000) | (((slotbuf[0] & 0x30) >> 4) << 27);
  insn[1] = (insn[1] & ~0x6) | (((slotbuf[0] & 0xc0) >> 6) << 1);
  insn[0] = (insn[0] & ~0x7000000) | (((slotbuf[0] & 0x700) >> 8) << 24);
  insn[0] = (insn[0] & ~0x20000000) | (((slotbuf[0] & 0x800) >> 11) << 29);
  insn[1] = (insn[1] & ~0x8) | (((slotbuf[0] & 0x1000) >> 12) << 3);
  insn[1] = (insn[1] & ~0x1f00) | (((slotbuf[0] & 0x3e000) >> 13) << 8);
}

static void
Slot_f9_Format_f9_s0_ldstalu_5_get (const xtensa_insnbuf insn,
				    xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xf00) >> 8);
  slotbuf[0] = (slotbuf[0] & ~0x10) | (((insn[0] & 0x10000) >> 16) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xe0) | (((insn[0] & 0xe0) >> 5) << 5);
  slotbuf[0] = (slotbuf[0] & ~0xf00) | (((insn[0] & 0xf000) >> 12) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x7000) | (((insn[0] & 0x700000) >> 20) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x38000) | (((insn[1] & 0x70) >> 4) << 15);
  slotbuf[0] = (slotbuf[0] & ~0x40000) | (((insn[1] & 0x8000) >> 15) << 18);
}

static void
Slot_f9_Format_f9_s0_ldstalu_5_set (xtensa_insnbuf insn,
				    const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xf00) | ((slotbuf[0] & 0xf) << 8);
  insn[0] = (insn[0] & ~0x10000) | (((slotbuf[0] & 0x10) >> 4) << 16);
  insn[0] = (insn[0] & ~0xe0) | (((slotbuf[0] & 0xe0) >> 5) << 5);
  insn[0] = (insn[0] & ~0xf000) | (((slotbuf[0] & 0xf00) >> 8) << 12);
  insn[0] = (insn[0] & ~0x700000) | (((slotbuf[0] & 0x7000) >> 12) << 20);
  insn[1] = (insn[1] & ~0x70) | (((slotbuf[0] & 0x38000) >> 15) << 4);
  insn[1] = (insn[1] & ~0x8000) | (((slotbuf[0] & 0x40000) >> 18) << 15);
}

static void
Slot_f9_Format_f9_s1_none_39_get (const xtensa_insnbuf insn,
				 xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[1] & 0x80) >> 7);
}

static void
Slot_f9_Format_f9_s1_none_39_set (xtensa_insnbuf insn,
				 const xtensa_insnbuf slotbuf)
{
  insn[1] = (insn[1] & ~0x80) | ((slotbuf[0] & 0x1) << 7);
}

static void
Slot_f9_Format_f9_s2_none_40_get (const xtensa_insnbuf insn,
				 xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[1] & 0x100) >> 8);
}

static void
Slot_f9_Format_f9_s2_none_40_set (xtensa_insnbuf insn,
				 const xtensa_insnbuf slotbuf)
{
  insn[1] = (insn[1] & ~0x100) | ((slotbuf[0] & 0x1) << 8);
}

static void
Slot_f9_Format_f9_s3_alu_17_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0x8000000) >> 27);
  slotbuf[0] = (slotbuf[0] & ~0xe) | (((insn[1] & 0xe00) >> 9) << 1);
  slotbuf[0] = (slotbuf[0] & ~0xf0) | (((insn[0] & 0x7800000) >> 23) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x700) | (((insn[0] & 0xe0000000) >> 29) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x800) | (((insn[0] & 0x10000000) >> 28) << 11);
  slotbuf[0] = (slotbuf[0] & ~0xf000) | ((insn[1] & 0xf) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x70000) | (((insn[0] & 0xe0000) >> 17) << 16);
  slotbuf[0] = (slotbuf[0] & ~0x80000) | (((insn[1] & 0x1000) >> 12) << 19);
}

static void
Slot_f9_Format_f9_s3_alu_17_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0x8000000) | ((slotbuf[0] & 0x1) << 27);
  insn[1] = (insn[1] & ~0xe00) | (((slotbuf[0] & 0xe) >> 1) << 9);
  insn[0] = (insn[0] & ~0x7800000) | (((slotbuf[0] & 0xf0) >> 4) << 23);
  insn[0] = (insn[0] & ~0xe0000000) | (((slotbuf[0] & 0x700) >> 8) << 29);
  insn[0] = (insn[0] & ~0x10000000) | (((slotbuf[0] & 0x800) >> 11) << 28);
  insn[1] = (insn[1] & ~0xf) | ((slotbuf[0] & 0xf000) >> 12);
  insn[0] = (insn[0] & ~0xe0000) | (((slotbuf[0] & 0x70000) >> 16) << 17);
  insn[1] = (insn[1] & ~0x1000) | (((slotbuf[0] & 0x80000) >> 19) << 12);
}

static void
Slot_f10_Format_f10_s0_ldstalu_5_get (const xtensa_insnbuf insn,
				      xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xf00) >> 8);
  slotbuf[0] = (slotbuf[0] & ~0x10) | (((insn[0] & 0x10000) >> 16) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xe0) | (((insn[0] & 0xe0) >> 5) << 5);
  slotbuf[0] = (slotbuf[0] & ~0xf00) | (((insn[0] & 0xf000) >> 12) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x7000) | (((insn[0] & 0x700000) >> 20) << 12);
  slotbuf[0] = (slotbuf[0] & ~0xf8000) | (((insn[1] & 0x3e0) >> 5) << 15);
  slotbuf[0] = (slotbuf[0] & ~0x100000) | (((insn[1] & 0x8000) >> 15) << 20);
}

static void
Slot_f10_Format_f10_s0_ldstalu_5_set (xtensa_insnbuf insn,
				      const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xf00) | ((slotbuf[0] & 0xf) << 8);
  insn[0] = (insn[0] & ~0x10000) | (((slotbuf[0] & 0x10) >> 4) << 16);
  insn[0] = (insn[0] & ~0xe0) | (((slotbuf[0] & 0xe0) >> 5) << 5);
  insn[0] = (insn[0] & ~0xf000) | (((slotbuf[0] & 0xf00) >> 8) << 12);
  insn[0] = (insn[0] & ~0x700000) | (((slotbuf[0] & 0x7000) >> 12) << 20);
  insn[1] = (insn[1] & ~0x3e0) | (((slotbuf[0] & 0xf8000) >> 15) << 5);
  insn[1] = (insn[1] & ~0x8000) | (((slotbuf[0] & 0x100000) >> 20) << 15);
}

static void
Slot_f10_Format_f10_s1_none_42_get (const xtensa_insnbuf insn,
				   xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[1] & 0x400) >> 10);
}

static void
Slot_f10_Format_f10_s1_none_42_set (xtensa_insnbuf insn,
				   const xtensa_insnbuf slotbuf)
{
  insn[1] = (insn[1] & ~0x400) | ((slotbuf[0] & 0x1) << 10);
}

static void
Slot_f10_Format_f10_s2_mul_17_get (const xtensa_insnbuf insn,
				  xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xfe000000) >> 25);
  slotbuf[0] = (slotbuf[0] & ~0xf80) | ((insn[1] & 0x1f) << 7);
  slotbuf[0] = (slotbuf[0] & ~0x7000) | (((insn[0] & 0xe0000) >> 17) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x18000) | (((insn[0] & 0x1800000) >> 23) << 15);
  slotbuf[0] = (slotbuf[0] & ~0x60000) | (((insn[1] & 0x1800) >> 11) << 17);
}

static void
Slot_f10_Format_f10_s2_mul_17_set (xtensa_insnbuf insn,
				  const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xfe000000) | ((slotbuf[0] & 0x7f) << 25);
  insn[1] = (insn[1] & ~0x1f) | ((slotbuf[0] & 0xf80) >> 7);
  insn[0] = (insn[0] & ~0xe0000) | (((slotbuf[0] & 0x7000) >> 12) << 17);
  insn[0] = (insn[0] & ~0x1800000) | (((slotbuf[0] & 0x18000) >> 15) << 23);
  insn[1] = (insn[1] & ~0x1800) | (((slotbuf[0] & 0x60000) >> 17) << 11);
}

static void
Slot_f12_Format_f12_s0_st_4_get (const xtensa_insnbuf insn,
				 xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xf00) >> 8);
  slotbuf[0] = (slotbuf[0] & ~0x10) | (((insn[0] & 0x10000) >> 16) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xe0) | (((insn[0] & 0xe0) >> 5) << 5);
  slotbuf[0] = (slotbuf[0] & ~0xf00) | (((insn[1] & 0xf0000000) >> 28) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x1000) | (((insn[0] & 0x10) >> 4) << 12);
  slotbuf[0] = (slotbuf[0] & ~0xe000) | (((insn[0] & 0x700000) >> 20) << 13);
  slotbuf[0] = (slotbuf[0] & ~0x10000) | (((insn[0] & 0x4000000) >> 26) << 16);
  slotbuf[0] = (slotbuf[0] & ~0x20000) | (((insn[2] & 0x20000) >> 17) << 17);
  slotbuf[0] = (slotbuf[0] & ~0x40000) | (((insn[2] & 0x40000) >> 18) << 18);
}

static void
Slot_f12_Format_f12_s0_st_4_set (xtensa_insnbuf insn,
				 const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xf00) | ((slotbuf[0] & 0xf) << 8);
  insn[0] = (insn[0] & ~0x10000) | (((slotbuf[0] & 0x10) >> 4) << 16);
  insn[0] = (insn[0] & ~0xe0) | (((slotbuf[0] & 0xe0) >> 5) << 5);
  insn[1] = (insn[1] & ~0xf0000000) | (((slotbuf[0] & 0xf00) >> 8) << 28);
  insn[0] = (insn[0] & ~0x10) | (((slotbuf[0] & 0x1000) >> 12) << 4);
  insn[0] = (insn[0] & ~0x700000) | (((slotbuf[0] & 0xe000) >> 13) << 20);
  insn[0] = (insn[0] & ~0x4000000) | (((slotbuf[0] & 0x10000) >> 16) << 26);
  insn[2] = (insn[2] & ~0x20000) | (((slotbuf[0] & 0x20000) >> 17) << 17);
  insn[2] = (insn[2] & ~0x40000) | (((slotbuf[0] & 0x40000) >> 18) << 18);
}

static void
Slot_f12_Format_f12_s1_ld_17_get (const xtensa_insnbuf insn,
				 xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xe0000) >> 17);
  slotbuf[0] = (slotbuf[0] & ~0x8) | (((insn[0] & 0x800000) >> 23) << 3);
  slotbuf[0] = (slotbuf[0] & ~0x30) | (((insn[0] & 0x18000000) >> 27) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xc0) | (((insn[1] & 0x6) >> 1) << 6);
  slotbuf[0] = (slotbuf[0] & ~0xf00) | ((insn[2] & 0xf) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x3000) | (((insn[0] & 0x60000000) >> 29) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x4000) | (((insn[1] & 0x8) >> 3) << 14);
  slotbuf[0] = (slotbuf[0] & ~0x18000) | (((insn[1] & 0x3000) >> 12) << 15);
  slotbuf[0] = (slotbuf[0] & ~0x20000) | (((insn[2] & 0x80000) >> 19) << 17);
  slotbuf[0] = (slotbuf[0] & ~0x40000) | (((insn[2] & 0x100000) >> 20) << 18);
}

static void
Slot_f12_Format_f12_s1_ld_17_set (xtensa_insnbuf insn,
				 const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xe0000) | ((slotbuf[0] & 0x7) << 17);
  insn[0] = (insn[0] & ~0x800000) | (((slotbuf[0] & 0x8) >> 3) << 23);
  insn[0] = (insn[0] & ~0x18000000) | (((slotbuf[0] & 0x30) >> 4) << 27);
  insn[1] = (insn[1] & ~0x6) | (((slotbuf[0] & 0xc0) >> 6) << 1);
  insn[2] = (insn[2] & ~0xf) | ((slotbuf[0] & 0xf00) >> 8);
  insn[0] = (insn[0] & ~0x60000000) | (((slotbuf[0] & 0x3000) >> 12) << 29);
  insn[1] = (insn[1] & ~0x8) | (((slotbuf[0] & 0x4000) >> 14) << 3);
  insn[1] = (insn[1] & ~0x3000) | (((slotbuf[0] & 0x18000) >> 15) << 12);
  insn[2] = (insn[2] & ~0x80000) | (((slotbuf[0] & 0x20000) >> 17) << 19);
  insn[2] = (insn[2] & ~0x100000) | (((slotbuf[0] & 0x40000) >> 18) << 20);
}

static void
Slot_f12_Format_f12_s2_mul_31_get (const xtensa_insnbuf insn,
				  xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[1] & 0xf0) >> 4);
  slotbuf[0] = (slotbuf[0] & ~0xf0) | (((insn[1] & 0x780000) >> 19) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x100) | (((insn[0] & 0x80000000) >> 31) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x200) | ((insn[1] & 0x1) << 9);
  slotbuf[0] = (slotbuf[0] & ~0xc00) | (((insn[1] & 0x1800000) >> 23) << 10);
  slotbuf[0] = (slotbuf[0] & ~0x3000) | (((insn[1] & 0x60000) >> 17) << 12);
  slotbuf[0] = (slotbuf[0] & ~0xc000) | (((insn[2] & 0x300) >> 8) << 14);
  slotbuf[0] = (slotbuf[0] & ~0x10000) | (((insn[2] & 0x200000) >> 21) << 16);
  slotbuf[0] = (slotbuf[0] & ~0x20000) | (((insn[2] & 0x400000) >> 22) << 17);
}

static void
Slot_f12_Format_f12_s2_mul_31_set (xtensa_insnbuf insn,
				  const xtensa_insnbuf slotbuf)
{
  insn[1] = (insn[1] & ~0xf0) | ((slotbuf[0] & 0xf) << 4);
  insn[1] = (insn[1] & ~0x780000) | (((slotbuf[0] & 0xf0) >> 4) << 19);
  insn[0] = (insn[0] & ~0x80000000) | (((slotbuf[0] & 0x100) >> 8) << 31);
  insn[1] = (insn[1] & ~0x1) | ((slotbuf[0] & 0x200) >> 9);
  insn[1] = (insn[1] & ~0x1800000) | (((slotbuf[0] & 0xc00) >> 10) << 23);
  insn[1] = (insn[1] & ~0x60000) | (((slotbuf[0] & 0x3000) >> 12) << 17);
  insn[2] = (insn[2] & ~0x300) | (((slotbuf[0] & 0xc000) >> 14) << 8);
  insn[2] = (insn[2] & ~0x200000) | (((slotbuf[0] & 0x10000) >> 16) << 21);
  insn[2] = (insn[2] & ~0x400000) | (((slotbuf[0] & 0x20000) >> 17) << 22);
}

static void
Slot_f12_Format_f12_s3_alufirfft_12_get (const xtensa_insnbuf insn,
					xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[1] & 0x1c000) >> 14);
  slotbuf[0] = (slotbuf[0] & ~0x8) | (((insn[1] & 0x2000000) >> 25) << 3);
  slotbuf[0] = (slotbuf[0] & ~0xf0) | (((insn[1] & 0xf00) >> 8) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xf00) | (((insn[0] & 0xf000) >> 12) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x3000) | (((insn[2] & 0x30) >> 4) << 12);
  slotbuf[0] = (slotbuf[0] & ~0xc000) | (((insn[1] & 0xc000000) >> 26) << 14);
  slotbuf[0] = (slotbuf[0] & ~0x3f0000) | (((insn[2] & 0xfc00) >> 10) << 16);
  slotbuf[0] = (slotbuf[0] & ~0x400000) | (((insn[2] & 0x2000000) >> 25) << 22);
}

static void
Slot_f12_Format_f12_s3_alufirfft_12_set (xtensa_insnbuf insn,
					const xtensa_insnbuf slotbuf)
{
  insn[1] = (insn[1] & ~0x1c000) | ((slotbuf[0] & 0x7) << 14);
  insn[1] = (insn[1] & ~0x2000000) | (((slotbuf[0] & 0x8) >> 3) << 25);
  insn[1] = (insn[1] & ~0xf00) | (((slotbuf[0] & 0xf0) >> 4) << 8);
  insn[0] = (insn[0] & ~0xf000) | (((slotbuf[0] & 0xf00) >> 8) << 12);
  insn[2] = (insn[2] & ~0x30) | (((slotbuf[0] & 0x3000) >> 12) << 4);
  insn[1] = (insn[1] & ~0xc000000) | (((slotbuf[0] & 0xc000) >> 14) << 26);
  insn[2] = (insn[2] & ~0xfc00) | (((slotbuf[0] & 0x3f0000) >> 16) << 10);
  insn[2] = (insn[2] & ~0x2000000) | (((slotbuf[0] & 0x400000) >> 22) << 25);
}

static void
Slot_f12_Format_f12_s4_move_24_get (const xtensa_insnbuf insn,
				   xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0x3000000) >> 24);
  slotbuf[0] = (slotbuf[0] & ~0xc) | (((insn[2] & 0xc0) >> 6) << 2);
  slotbuf[0] = (slotbuf[0] & ~0x10) | (((insn[2] & 0x10000) >> 16) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x20) | (((insn[2] & 0x4000000) >> 26) << 5);
}

static void
Slot_f12_Format_f12_s4_move_24_set (xtensa_insnbuf insn,
				   const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0x3000000) | ((slotbuf[0] & 0x3) << 24);
  insn[2] = (insn[2] & ~0xc0) | (((slotbuf[0] & 0xc) >> 2) << 6);
  insn[2] = (insn[2] & ~0x10000) | (((slotbuf[0] & 0x10) >> 4) << 16);
  insn[2] = (insn[2] & ~0x4000000) | (((slotbuf[0] & 0x20) >> 5) << 26);
}

static void
Slot_f100_Format_f100_s3_36_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[1] & 0xf0) >> 4);
  slotbuf[0] = (slotbuf[0] & ~0xf0) | (((insn[1] & 0xf0000000) >> 28) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x300) | (((insn[1] & 0x300) >> 8) << 8);
  slotbuf[0] = (slotbuf[0] & ~0xc00) | (((insn[2] & 0x30) >> 4) << 10);
  slotbuf[0] = (slotbuf[0] & ~0x3000) | (((insn[1] & 0xc000000) >> 26) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x4000) | (((insn[1] & 0x400) >> 10) << 14);
  slotbuf[0] = (slotbuf[0] & ~0x38000) | (((insn[1] & 0x1c000) >> 14) << 15);
  slotbuf[0] = (slotbuf[0] & ~0x40000) | (((insn[2] & 0x80000000) >> 31) << 18);
  slotbuf[0] = (slotbuf[0] & ~0x780000) | ((insn[3] & 0xf) << 19);
}

static void
Slot_f100_Format_f100_s3_36_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[1] = (insn[1] & ~0xf0) | ((slotbuf[0] & 0xf) << 4);
  insn[1] = (insn[1] & ~0xf0000000) | (((slotbuf[0] & 0xf0) >> 4) << 28);
  insn[1] = (insn[1] & ~0x300) | (((slotbuf[0] & 0x300) >> 8) << 8);
  insn[2] = (insn[2] & ~0x30) | (((slotbuf[0] & 0xc00) >> 10) << 4);
  insn[1] = (insn[1] & ~0xc000000) | (((slotbuf[0] & 0x3000) >> 12) << 26);
  insn[1] = (insn[1] & ~0x400) | (((slotbuf[0] & 0x4000) >> 14) << 10);
  insn[1] = (insn[1] & ~0x1c000) | (((slotbuf[0] & 0x38000) >> 15) << 14);
  insn[2] = (insn[2] & ~0x80000000) | (((slotbuf[0] & 0x40000) >> 18) << 31);
  insn[3] = (insn[3] & ~0xf) | ((slotbuf[0] & 0x780000) >> 19);
}

static void
Slot_f100_Format_f100_s2_6_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0x10000) >> 16);
  slotbuf[0] = (slotbuf[0] & ~0x2) | (((insn[0] & 0x40000000) >> 30) << 1);
  slotbuf[0] = (slotbuf[0] & ~0x4) | (((insn[1] & 0x8) >> 3) << 2);
  slotbuf[0] = (slotbuf[0] & ~0x8) | (((insn[2] & 0x8) >> 3) << 3);
  slotbuf[0] = (slotbuf[0] & ~0x70) | ((insn[2] & 0x7) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x80) | (((insn[1] & 0x400000) >> 22) << 7);
  slotbuf[0] = (slotbuf[0] & ~0x100) | (((insn[0] & 0x40) >> 6) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x200) | (((insn[1] & 0x80000) >> 19) << 9);
  slotbuf[0] = (slotbuf[0] & ~0xc00) | (((insn[1] & 0x1800000) >> 23) << 10);
  slotbuf[0] = (slotbuf[0] & ~0x3000) | (((insn[1] & 0x60000) >> 17) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x4000) | (((insn[1] & 0x2000000) >> 25) << 14);
  slotbuf[0] = (slotbuf[0] & ~0x38000) | (((insn[0] & 0x700000) >> 20) << 15);
  slotbuf[0] = (slotbuf[0] & ~0x3c0000) | (((insn[2] & 0x78000000) >> 27) << 18);
}

static void
Slot_f100_Format_f100_s2_6_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0x10000) | ((slotbuf[0] & 0x1) << 16);
  insn[0] = (insn[0] & ~0x40000000) | (((slotbuf[0] & 0x2) >> 1) << 30);
  insn[1] = (insn[1] & ~0x8) | (((slotbuf[0] & 0x4) >> 2) << 3);
  insn[2] = (insn[2] & ~0x8) | (((slotbuf[0] & 0x8) >> 3) << 3);
  insn[2] = (insn[2] & ~0x7) | ((slotbuf[0] & 0x70) >> 4);
  insn[1] = (insn[1] & ~0x400000) | (((slotbuf[0] & 0x80) >> 7) << 22);
  insn[0] = (insn[0] & ~0x40) | (((slotbuf[0] & 0x100) >> 8) << 6);
  insn[1] = (insn[1] & ~0x80000) | (((slotbuf[0] & 0x200) >> 9) << 19);
  insn[1] = (insn[1] & ~0x1800000) | (((slotbuf[0] & 0xc00) >> 10) << 23);
  insn[1] = (insn[1] & ~0x60000) | (((slotbuf[0] & 0x3000) >> 12) << 17);
  insn[1] = (insn[1] & ~0x2000000) | (((slotbuf[0] & 0x4000) >> 14) << 25);
  insn[0] = (insn[0] & ~0x700000) | (((slotbuf[0] & 0x38000) >> 15) << 20);
  insn[2] = (insn[2] & ~0x78000000) | (((slotbuf[0] & 0x3c0000) >> 18) << 27);
}

static void
Slot_f100_Format_f100_s1_17_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xe0000) >> 17);
  slotbuf[0] = (slotbuf[0] & ~0x8) | (((insn[0] & 0x800000) >> 23) << 3);
  slotbuf[0] = (slotbuf[0] & ~0x30) | (((insn[0] & 0x18000000) >> 27) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xc0) | (((insn[1] & 0x6) >> 1) << 6);
  slotbuf[0] = (slotbuf[0] & ~0x700) | (((insn[0] & 0x7000000) >> 24) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x800) | (((insn[0] & 0x20000000) >> 29) << 11);
  slotbuf[0] = (slotbuf[0] & ~0x1000) | (((insn[1] & 0x100000) >> 20) << 12);
  slotbuf[0] = (slotbuf[0] & ~0xfe000) | (((insn[2] & 0x7f00000) >> 20) << 13);
}

static void
Slot_f100_Format_f100_s1_17_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xe0000) | ((slotbuf[0] & 0x7) << 17);
  insn[0] = (insn[0] & ~0x800000) | (((slotbuf[0] & 0x8) >> 3) << 23);
  insn[0] = (insn[0] & ~0x18000000) | (((slotbuf[0] & 0x30) >> 4) << 27);
  insn[1] = (insn[1] & ~0x6) | (((slotbuf[0] & 0xc0) >> 6) << 1);
  insn[0] = (insn[0] & ~0x7000000) | (((slotbuf[0] & 0x700) >> 8) << 24);
  insn[0] = (insn[0] & ~0x20000000) | (((slotbuf[0] & 0x800) >> 11) << 29);
  insn[1] = (insn[1] & ~0x100000) | (((slotbuf[0] & 0x1000) >> 12) << 20);
  insn[2] = (insn[2] & ~0x7f00000) | (((slotbuf[0] & 0xfe000) >> 13) << 20);
}

static void
Slot_f100_Format_f100_s0_7_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xf00) >> 8);
  slotbuf[0] = (slotbuf[0] & ~0x10) | (((insn[0] & 0x80000000) >> 31) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x20) | ((insn[1] & 0x1) << 5);
  slotbuf[0] = (slotbuf[0] & ~0x40) | (((insn[1] & 0x200000) >> 21) << 6);
  slotbuf[0] = (slotbuf[0] & ~0x80) | (((insn[0] & 0x80) >> 7) << 7);
  slotbuf[0] = (slotbuf[0] & ~0xf00) | (((insn[0] & 0xf000) >> 12) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x7000) | (((insn[2] & 0x700) >> 8) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x38000) | (((insn[1] & 0x3800) >> 11) << 15);
  slotbuf[0] = (slotbuf[0] & ~0xc0000) | (((insn[2] & 0xc0) >> 6) << 18);
  slotbuf[0] = (slotbuf[0] & ~0x1ff00000) | (((insn[2] & 0xff800) >> 11) << 20);
}

static void
Slot_f100_Format_f100_s0_7_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xf00) | ((slotbuf[0] & 0xf) << 8);
  insn[0] = (insn[0] & ~0x80000000) | (((slotbuf[0] & 0x10) >> 4) << 31);
  insn[1] = (insn[1] & ~0x1) | ((slotbuf[0] & 0x20) >> 5);
  insn[1] = (insn[1] & ~0x200000) | (((slotbuf[0] & 0x40) >> 6) << 21);
  insn[0] = (insn[0] & ~0x80) | (((slotbuf[0] & 0x80) >> 7) << 7);
  insn[0] = (insn[0] & ~0xf000) | (((slotbuf[0] & 0xf00) >> 8) << 12);
  insn[2] = (insn[2] & ~0x700) | (((slotbuf[0] & 0x7000) >> 12) << 8);
  insn[1] = (insn[1] & ~0x3800) | (((slotbuf[0] & 0x38000) >> 15) << 11);
  insn[2] = (insn[2] & ~0xc0) | (((slotbuf[0] & 0xc0000) >> 18) << 6);
  insn[2] = (insn[2] & ~0xff800) | (((slotbuf[0] & 0x1ff00000) >> 20) << 11);
}

static void
Slot_f110_Format_f110_s3_22_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[1] & 0xf0000000) >> 28);
  slotbuf[0] = (slotbuf[0] & ~0x70) | (((insn[1] & 0x3800) >> 11) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x80) | (((insn[1] & 0x80000) >> 19) << 7);
  slotbuf[0] = (slotbuf[0] & ~0x100) | (((insn[0] & 0x400000) >> 22) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x7fe00) | (((insn[2] & 0x3ff00000) >> 20) << 9);
}

static void
Slot_f110_Format_f110_s3_22_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[1] = (insn[1] & ~0xf0000000) | ((slotbuf[0] & 0xf) << 28);
  insn[1] = (insn[1] & ~0x3800) | (((slotbuf[0] & 0x70) >> 4) << 11);
  insn[1] = (insn[1] & ~0x80000) | (((slotbuf[0] & 0x80) >> 7) << 19);
  insn[0] = (insn[0] & ~0x400000) | (((slotbuf[0] & 0x100) >> 8) << 22);
  insn[2] = (insn[2] & ~0x3ff00000) | (((slotbuf[0] & 0x7fe00) >> 9) << 20);
}

static void
Slot_f110_Format_f110_s2_4_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[1] & 0xf0) >> 4);
  slotbuf[0] = (slotbuf[0] & ~0x10) | (((insn[1] & 0x200) >> 9) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x20) | (((insn[0] & 0x80000000) >> 31) << 5);
  slotbuf[0] = (slotbuf[0] & ~0x40) | ((insn[1] & 0x1) << 6);
  slotbuf[0] = (slotbuf[0] & ~0x80) | (((insn[1] & 0x800000) >> 23) << 7);
  slotbuf[0] = (slotbuf[0] & ~0x300) | (((insn[1] & 0x6000000) >> 25) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x1c00) | ((insn[2] & 0x7) << 10);
  slotbuf[0] = (slotbuf[0] & ~0x2000) | (((insn[1] & 0x400000) >> 22) << 13);
  slotbuf[0] = (slotbuf[0] & ~0x4000) | (((insn[1] & 0x1000000) >> 24) << 14);
  slotbuf[0] = (slotbuf[0] & ~0x8000) | (((insn[0] & 0x10) >> 4) << 15);
  slotbuf[0] = (slotbuf[0] & ~0x10000) | (((insn[0] & 0x40000000) >> 30) << 16);
  slotbuf[0] = (slotbuf[0] & ~0x20000) | (((insn[1] & 0x8) >> 3) << 17);
  slotbuf[0] = (slotbuf[0] & ~0xc0000) | (((insn[1] & 0x60000) >> 17) << 18);
  slotbuf[0] = (slotbuf[0] & ~0x700000) | (((insn[2] & 0xe0000) >> 17) << 20);
}

static void
Slot_f110_Format_f110_s2_4_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[1] = (insn[1] & ~0xf0) | ((slotbuf[0] & 0xf) << 4);
  insn[1] = (insn[1] & ~0x200) | (((slotbuf[0] & 0x10) >> 4) << 9);
  insn[0] = (insn[0] & ~0x80000000) | (((slotbuf[0] & 0x20) >> 5) << 31);
  insn[1] = (insn[1] & ~0x1) | ((slotbuf[0] & 0x40) >> 6);
  insn[1] = (insn[1] & ~0x800000) | (((slotbuf[0] & 0x80) >> 7) << 23);
  insn[1] = (insn[1] & ~0x6000000) | (((slotbuf[0] & 0x300) >> 8) << 25);
  insn[2] = (insn[2] & ~0x7) | ((slotbuf[0] & 0x1c00) >> 10);
  insn[1] = (insn[1] & ~0x400000) | (((slotbuf[0] & 0x2000) >> 13) << 22);
  insn[1] = (insn[1] & ~0x1000000) | (((slotbuf[0] & 0x4000) >> 14) << 24);
  insn[0] = (insn[0] & ~0x10) | (((slotbuf[0] & 0x8000) >> 15) << 4);
  insn[0] = (insn[0] & ~0x40000000) | (((slotbuf[0] & 0x10000) >> 16) << 30);
  insn[1] = (insn[1] & ~0x8) | (((slotbuf[0] & 0x20000) >> 17) << 3);
  insn[1] = (insn[1] & ~0x60000) | (((slotbuf[0] & 0xc0000) >> 18) << 17);
  insn[2] = (insn[2] & ~0xe0000) | (((slotbuf[0] & 0x700000) >> 20) << 17);
}

static void
Slot_f110_Format_f110_s1_17_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xe0000) >> 17);
  slotbuf[0] = (slotbuf[0] & ~0x8) | (((insn[0] & 0x800000) >> 23) << 3);
  slotbuf[0] = (slotbuf[0] & ~0x30) | (((insn[0] & 0x18000000) >> 27) << 4);
  slotbuf[0] = (slotbuf[0] & ~0x40) | (((insn[1] & 0x2) >> 1) << 6);
  slotbuf[0] = (slotbuf[0] & ~0x80) | (((insn[1] & 0x100) >> 8) << 7);
  slotbuf[0] = (slotbuf[0] & ~0x700) | (((insn[0] & 0x7000000) >> 24) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x800) | (((insn[0] & 0x20000000) >> 29) << 11);
  slotbuf[0] = (slotbuf[0] & ~0x1000) | (((insn[2] & 0x800) >> 11) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x2000) | (((insn[1] & 0x4) >> 2) << 13);
  slotbuf[0] = (slotbuf[0] & ~0x7c000) | (((insn[2] & 0x1f000) >> 12) << 14);
}

static void
Slot_f110_Format_f110_s1_17_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xe0000) | ((slotbuf[0] & 0x7) << 17);
  insn[0] = (insn[0] & ~0x800000) | (((slotbuf[0] & 0x8) >> 3) << 23);
  insn[0] = (insn[0] & ~0x18000000) | (((slotbuf[0] & 0x30) >> 4) << 27);
  insn[1] = (insn[1] & ~0x2) | (((slotbuf[0] & 0x40) >> 6) << 1);
  insn[1] = (insn[1] & ~0x100) | (((slotbuf[0] & 0x80) >> 7) << 8);
  insn[0] = (insn[0] & ~0x7000000) | (((slotbuf[0] & 0x700) >> 8) << 24);
  insn[0] = (insn[0] & ~0x20000000) | (((slotbuf[0] & 0x800) >> 11) << 29);
  insn[2] = (insn[2] & ~0x800) | (((slotbuf[0] & 0x1000) >> 12) << 11);
  insn[1] = (insn[1] & ~0x4) | (((slotbuf[0] & 0x2000) >> 13) << 2);
  insn[2] = (insn[2] & ~0x1f000) | (((slotbuf[0] & 0x7c000) >> 14) << 12);
}

static void
Slot_f110_Format_f110_s0_5_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[2] = 0;
  slotbuf[3] = 0;
  slotbuf[0] = ((insn[0] & 0xf00) >> 8);
  slotbuf[0] = (slotbuf[0] & ~0x10) | (((insn[0] & 0x10000) >> 16) << 4);
  slotbuf[0] = (slotbuf[0] & ~0xe0) | (((insn[0] & 0xe0) >> 5) << 5);
  slotbuf[0] = (slotbuf[0] & ~0xf00) | (((insn[0] & 0xf000) >> 12) << 8);
  slotbuf[0] = (slotbuf[0] & ~0x7000) | (((insn[2] & 0x700) >> 8) << 12);
  slotbuf[0] = (slotbuf[0] & ~0x18000) | (((insn[0] & 0x300000) >> 20) << 15);
  slotbuf[0] = (slotbuf[0] & ~0x20000) | (((insn[1] & 0x400) >> 10) << 17);
  slotbuf[0] = (slotbuf[0] & ~0x1c0000) | (((insn[1] & 0x1c000) >> 14) << 18);
  slotbuf[0] = (slotbuf[0] & ~0x600000) | (((insn[1] & 0x300000) >> 20) << 21);
  slotbuf[0] = (slotbuf[0] & ~0x800000) | (((insn[1] & 0x8000000) >> 27) << 23);
  slotbuf[0] = (slotbuf[0] & ~0x1f000000) | (((insn[2] & 0xf8) >> 3) << 24);
}

static void
Slot_f110_Format_f110_s0_5_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xf00) | ((slotbuf[0] & 0xf) << 8);
  insn[0] = (insn[0] & ~0x10000) | (((slotbuf[0] & 0x10) >> 4) << 16);
  insn[0] = (insn[0] & ~0xe0) | (((slotbuf[0] & 0xe0) >> 5) << 5);
  insn[0] = (insn[0] & ~0xf000) | (((slotbuf[0] & 0xf00) >> 8) << 12);
  insn[2] = (insn[2] & ~0x700) | (((slotbuf[0] & 0x7000) >> 12) << 8);
  insn[0] = (insn[0] & ~0x300000) | (((slotbuf[0] & 0x18000) >> 15) << 20);
  insn[1] = (insn[1] & ~0x400) | (((slotbuf[0] & 0x20000) >> 17) << 10);
  insn[1] = (insn[1] & ~0x1c000) | (((slotbuf[0] & 0x1c0000) >> 18) << 14);
  insn[1] = (insn[1] & ~0x300000) | (((slotbuf[0] & 0x600000) >> 21) << 20);
  insn[1] = (insn[1] & ~0x8000000) | (((slotbuf[0] & 0x800000) >> 23) << 27);
  insn[2] = (insn[2] & ~0xf8) | (((slotbuf[0] & 0x1f000000) >> 24) << 3);
}

static xtensa_get_field_fn
Slot_inst_get_field_fns[] = {
  Field_t_Slot_inst_get,
  Field_bbi4_Slot_inst_get,
  Field_bbi_Slot_inst_get,
  Field_imm12_Slot_inst_get,
  Field_imm8_Slot_inst_get,
  Field_s_Slot_inst_get,
  Field_imm12b_Slot_inst_get,
  Field_imm16_Slot_inst_get,
  Field_m_Slot_inst_get,
  Field_n_Slot_inst_get,
  Field_offset_Slot_inst_get,
  Field_op0_Slot_inst_get,
  Field_op1_Slot_inst_get,
  Field_op2_Slot_inst_get,
  Field_r_Slot_inst_get,
  Field_r_disp_Slot_inst_get,
  Field_r_3_Slot_inst_get,
  Field_sa4_Slot_inst_get,
  Field_sae4_Slot_inst_get,
  Field_sae_Slot_inst_get,
  Field_sal_Slot_inst_get,
  Field_sargt_Slot_inst_get,
  Field_sas4_Slot_inst_get,
  Field_sas_Slot_inst_get,
  Field_sr_Slot_inst_get,
  Field_st_Slot_inst_get,
  Field_thi3_Slot_inst_get,
  Field_imm4_Slot_inst_get,
  Field_mn_Slot_inst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_t2_Slot_inst_get,
  Field_s2_Slot_inst_get,
  Field_r2_Slot_inst_get,
  Field_t4_Slot_inst_get,
  Field_s4_Slot_inst_get,
  Field_r4_Slot_inst_get,
  Field_t8_Slot_inst_get,
  Field_s8_Slot_inst_get,
  Field_r8_Slot_inst_get,
  Field_xt_wbr15_imm_Slot_inst_get,
  Field_xt_wbr18_imm_Slot_inst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_inst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_uul_Slot_inst_get,
  Field_fld_bbe_sem_ld_st_uus_Slot_inst_get,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_inst_get,
  Field_fld_bbe_sem_ld_st_vrul_Slot_inst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_inst_19_16_Slot_inst_get,
  Field_fld_inst_23_16_Slot_inst_get,
  Field_fld_inst_23_22_Slot_inst_get,
  Field_fld_inst_3_0_Slot_inst_get,
  Field_fld_inst_7_0_Slot_inst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_inst_set_field_fns[] = {
  Field_t_Slot_inst_set,
  Field_bbi4_Slot_inst_set,
  Field_bbi_Slot_inst_set,
  Field_imm12_Slot_inst_set,
  Field_imm8_Slot_inst_set,
  Field_s_Slot_inst_set,
  Field_imm12b_Slot_inst_set,
  Field_imm16_Slot_inst_set,
  Field_m_Slot_inst_set,
  Field_n_Slot_inst_set,
  Field_offset_Slot_inst_set,
  Field_op0_Slot_inst_set,
  Field_op1_Slot_inst_set,
  Field_op2_Slot_inst_set,
  Field_r_Slot_inst_set,
  Field_r_disp_Slot_inst_set,
  Field_r_3_Slot_inst_set,
  Field_sa4_Slot_inst_set,
  Field_sae4_Slot_inst_set,
  Field_sae_Slot_inst_set,
  Field_sal_Slot_inst_set,
  Field_sargt_Slot_inst_set,
  Field_sas4_Slot_inst_set,
  Field_sas_Slot_inst_set,
  Field_sr_Slot_inst_set,
  Field_st_Slot_inst_set,
  Field_thi3_Slot_inst_set,
  Field_imm4_Slot_inst_set,
  Field_mn_Slot_inst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_t2_Slot_inst_set,
  Field_s2_Slot_inst_set,
  Field_r2_Slot_inst_set,
  Field_t4_Slot_inst_set,
  Field_s4_Slot_inst_set,
  Field_r4_Slot_inst_set,
  Field_t8_Slot_inst_set,
  Field_s8_Slot_inst_set,
  Field_r8_Slot_inst_set,
  Field_xt_wbr15_imm_Slot_inst_set,
  Field_xt_wbr18_imm_Slot_inst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_inst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_uul_Slot_inst_set,
  Field_fld_bbe_sem_ld_st_uus_Slot_inst_set,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_inst_set,
  Field_fld_bbe_sem_ld_st_vrul_Slot_inst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_inst_19_16_Slot_inst_set,
  Field_fld_inst_23_16_Slot_inst_set,
  Field_fld_inst_23_22_Slot_inst_set,
  Field_fld_inst_3_0_Slot_inst_set,
  Field_fld_inst_7_0_Slot_inst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_inst16a_get_field_fns[] = {
  Field_t_Slot_inst16a_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_inst16a_get,
  0,
  0,
  0,
  0,
  0,
  Field_op0_Slot_inst16a_get,
  0,
  0,
  Field_r_Slot_inst16a_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_i_Slot_inst16a_get,
  Field_imm6lo_Slot_inst16a_get,
  Field_imm6hi_Slot_inst16a_get,
  Field_imm7lo_Slot_inst16a_get,
  Field_imm7hi_Slot_inst16a_get,
  Field_z_Slot_inst16a_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_inst16a_set_field_fns[] = {
  Field_t_Slot_inst16a_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_inst16a_set,
  0,
  0,
  0,
  0,
  0,
  Field_op0_Slot_inst16a_set,
  0,
  0,
  Field_r_Slot_inst16a_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_i_Slot_inst16a_set,
  Field_imm6lo_Slot_inst16a_set,
  Field_imm6hi_Slot_inst16a_set,
  Field_imm7lo_Slot_inst16a_set,
  Field_imm7hi_Slot_inst16a_set,
  Field_z_Slot_inst16a_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_inst16b_get_field_fns[] = {
  Field_t_Slot_inst16b_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_inst16b_get,
  0,
  0,
  0,
  0,
  0,
  Field_op0_Slot_inst16b_get,
  0,
  0,
  Field_r_Slot_inst16b_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_i_Slot_inst16b_get,
  Field_imm6lo_Slot_inst16b_get,
  Field_imm6hi_Slot_inst16b_get,
  Field_imm7lo_Slot_inst16b_get,
  Field_imm7hi_Slot_inst16b_get,
  Field_z_Slot_inst16b_get,
  Field_imm6_Slot_inst16b_get,
  Field_imm7_Slot_inst16b_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_inst16b_set_field_fns[] = {
  Field_t_Slot_inst16b_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_inst16b_set,
  0,
  0,
  0,
  0,
  0,
  Field_op0_Slot_inst16b_set,
  0,
  0,
  Field_r_Slot_inst16b_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_i_Slot_inst16b_set,
  Field_imm6lo_Slot_inst16b_set,
  Field_imm6hi_Slot_inst16b_set,
  Field_imm7lo_Slot_inst16b_set,
  Field_imm7hi_Slot_inst16b_set,
  Field_z_Slot_inst16b_set,
  Field_imm6_Slot_inst16b_set,
  Field_imm7_Slot_inst16b_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f0_s0_ldstalu_get_field_fns[] = {
  Field_t_Slot_f0_s0_ldstalu_get,
  0,
  Field_bbi_Slot_f0_s0_ldstalu_get,
  0,
  Field_imm8_Slot_f0_s0_ldstalu_get,
  Field_s_Slot_f0_s0_ldstalu_get,
  Field_imm12b_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  Field_offset_Slot_f0_s0_ldstalu_get,
  0,
  0,
  Field_op2_Slot_f0_s0_ldstalu_get,
  Field_r_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  Field_sae_Slot_f0_s0_ldstalu_get,
  Field_sal_Slot_f0_s0_ldstalu_get,
  Field_sargt_Slot_f0_s0_ldstalu_get,
  0,
  Field_sas_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_xt_wbr15_imm_Slot_f0_s0_ldstalu_get,
  0,
  Field_fld_f0_s0_ldstalu_11_0_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_11_2_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_11_4_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_11_9_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_14_14_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_28_13_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_28_17_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_28_4_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_28_8_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_28_9_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_3_3_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_7_0_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_7_6_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm6x8_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_intlv_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_uul_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_uus_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_uusm_1_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_valignr_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_vr_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_mov_vr_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f0_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_loadstoresemantic_ars_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_loadstoresemantic_z24_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_loadstoresemantic_offsetn_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_loadstoresemantic_x24_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  Field_fld_f0_s0_ldstalu_9_8_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_alusem_y24_Slot_f0_s0_ldstalu_get,
  0,
  Field_fld_radar_alupredsem_y24_Slot_f0_s0_ldstalu_get,
  0,
  Field_fld_radar_alusem_x24_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_alusem_z24_Slot_f0_s0_ldstalu_get,
  0,
  0,
  Field_fld_radar_alupredsem_vb16_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_alupredsem_x24_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_alupredsem_z24_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  Field_fld_radar_redopssem_x24_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_redopssem_z24_Slot_f0_s0_ldstalu_get,
  0,
  Field_fld_radar_redopssem_vb16_Slot_f0_s0_ldstalu_get,
  0,
  Field_fld_radar_alusem_vs16_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_movesemantic_x16_Slot_f0_s0_ldstalu_get,
  0,
  0,
  Field_fld_radar_movesemantic_x24_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_movesemantic_z16_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  Field_fld_f0_s0_ldstalu_28_10_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  Field_fld_f0_s0_ldstalu_4_4_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_14_10_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ival_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ars_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_movesemantic_z24_Slot_f0_s0_ldstalu_get,
  0,
  0,
  Field_fld_radar_movesemantic_vb16_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f0_s0_ldstalu_9_4_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_movesemantic_arr_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_miscsemanticls_offset_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_miscsemanticls_ars_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_miscsemanticls_arr_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_miscsemanticls_art_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_comparesem_y24_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_comparesem_x24_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_comparesem_vbz16_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_comparesem_vb16_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_lookup_oneonly_z24_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_lookup_oneonly_mode_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_lookup_oneonly_offset_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_lookup_oneonly_ars_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_lookup_oneonly_z16_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_lookup_oneonly_x24_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_lookup_oneonly_vb16_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_lookup_oneonly_x16_Slot_f0_s0_ldstalu_get,
  0,
  Field_fld_radar_lookup_banked_z24_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_lookup_banked_mode_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_lookup_banked_offset_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_lookup_banked_ars_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_lookup_banked_z16_Slot_f0_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_lookup_banked_x24_Slot_f0_s0_ldstalu_get,
  0,
  0,
  Field_fld_f0_s0_ldstalu_11_10_Slot_f0_s0_ldstalu_get,
  Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_lookup_banked_vb16_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_lookup_banked_x16_Slot_f0_s0_ldstalu_get,
  0,
  Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_setgetbt_semantic_valout_Slot_f0_s0_ldstalu_get,
  0,
  Field_fld_radar_setgetbt_semantic_val_Slot_f0_s0_ldstalu_get,
  Field_fld_radar_setgetbt_semantic_writeok_Slot_f0_s0_ldstalu_get,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f0_s0_ldstalu_set_field_fns[] = {
  Field_t_Slot_f0_s0_ldstalu_set,
  0,
  Field_bbi_Slot_f0_s0_ldstalu_set,
  0,
  Field_imm8_Slot_f0_s0_ldstalu_set,
  Field_s_Slot_f0_s0_ldstalu_set,
  Field_imm12b_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  Field_offset_Slot_f0_s0_ldstalu_set,
  0,
  0,
  Field_op2_Slot_f0_s0_ldstalu_set,
  Field_r_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  Field_sae_Slot_f0_s0_ldstalu_set,
  Field_sal_Slot_f0_s0_ldstalu_set,
  Field_sargt_Slot_f0_s0_ldstalu_set,
  0,
  Field_sas_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_xt_wbr15_imm_Slot_f0_s0_ldstalu_set,
  0,
  Field_fld_f0_s0_ldstalu_11_0_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_11_2_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_11_4_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_11_8_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_11_9_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_14_14_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_28_12_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_28_13_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_28_14_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_28_15_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_28_16_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_28_17_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_28_18_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_28_27_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_28_4_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_28_8_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_28_9_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_3_0_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_3_3_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_7_0_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_7_4_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_7_6_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm6x8_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_intlv_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_uul_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_uus_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_uusm_1_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_valignr_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_vr_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_mov_vr_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f0_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_loadstoresemantic_ars_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_loadstoresemantic_z24_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_loadstoresemantic_offsetn_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_loadstoresemantic_x24_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  Field_fld_f0_s0_ldstalu_9_8_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_alusem_y24_Slot_f0_s0_ldstalu_set,
  0,
  Field_fld_radar_alupredsem_y24_Slot_f0_s0_ldstalu_set,
  0,
  Field_fld_radar_alusem_x24_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_alusem_z24_Slot_f0_s0_ldstalu_set,
  0,
  0,
  Field_fld_radar_alupredsem_vb16_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_alupredsem_x24_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_alupredsem_z24_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  Field_fld_radar_redopssem_x24_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_redopssem_z24_Slot_f0_s0_ldstalu_set,
  0,
  Field_fld_radar_redopssem_vb16_Slot_f0_s0_ldstalu_set,
  0,
  Field_fld_radar_alusem_vs16_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f0_s0_ldstalu_4_0_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_movesemantic_x16_Slot_f0_s0_ldstalu_set,
  0,
  0,
  Field_fld_radar_movesemantic_x24_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_movesemantic_z16_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  Field_fld_f0_s0_ldstalu_28_10_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  Field_fld_f0_s0_ldstalu_4_4_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_14_10_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ival_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ars_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_movesemantic_z24_Slot_f0_s0_ldstalu_set,
  0,
  0,
  Field_fld_radar_movesemantic_vb16_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f0_s0_ldstalu_9_4_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_movesemantic_arr_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_miscsemanticls_offset_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_miscsemanticls_ars_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_miscsemanticls_arr_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_miscsemanticls_art_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_comparesem_y24_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_comparesem_x24_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_comparesem_vbz16_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_comparesem_vb16_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_lookup_oneonly_z24_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_lookup_oneonly_mode_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_lookup_oneonly_offset_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_lookup_oneonly_ars_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_lookup_oneonly_z16_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_lookup_oneonly_x24_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_lookup_oneonly_vb16_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_lookup_oneonly_x16_Slot_f0_s0_ldstalu_set,
  0,
  Field_fld_radar_lookup_banked_z24_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f0_s0_ldstalu_9_5_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_lookup_banked_mode_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_lookup_banked_offset_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_lookup_banked_ars_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_lookup_banked_z16_Slot_f0_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  Field_fld_f0_s0_ldstalu_14_12_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_lookup_banked_x24_Slot_f0_s0_ldstalu_set,
  0,
  0,
  Field_fld_f0_s0_ldstalu_11_10_Slot_f0_s0_ldstalu_set,
  Field_fld_f0_s0_ldstalu_28_20_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_lookup_banked_vb16_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_lookup_banked_x16_Slot_f0_s0_ldstalu_set,
  0,
  Field_fld_f0_s0_ldstalu_7_5_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_setgetbt_semantic_valout_Slot_f0_s0_ldstalu_set,
  0,
  Field_fld_radar_setgetbt_semantic_val_Slot_f0_s0_ldstalu_set,
  Field_fld_radar_setgetbt_semantic_writeok_Slot_f0_s0_ldstalu_set,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f0_s1_ldpk_get_field_fns[] = {
  Field_t_Slot_f0_s1_ldpk_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_f0_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f0_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  Field_sal_Slot_f0_s1_ldpk_get,
  Field_sargt_Slot_f0_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f0_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f0_s1_ldpk_get,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f0_s1_ldpk_get,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f0_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_ld_st_vr_Slot_f0_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f0_s1_ldpk_10_8_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_11_11_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_17_0_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_17_11_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_17_13_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_3_0_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_3_1_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_5_0_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_5_3_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_5_5_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_7_0_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_7_3_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_7_4_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_7_7_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_9_7_Slot_f0_s1_ldpk_get,
  Field_fld_f0_s1_ldpk_9_9_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_ld_st_arr_s1_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_mov_i_imm_movint_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_mov_immmovvi_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_mov_sr_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_mov_vt_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_vbool_alu_ltr_immn_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_vbool_alu_ltr_immn_2_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_vec_shift_select_arr_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_vec_shift_select_iselvsni_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_vec_shift_select_ss_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_wvec_pack_art_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f0_s1_ldpk_get,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f0_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f0_s1_ldpk_get,
  Field_fld_radar_loadstoresemantic_ars_Slot_f0_s1_ldpk_get,
  Field_fld_radar_loadstoresemantic_z24_Slot_f0_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x40_Slot_f0_s1_ldpk_get,
  Field_fld_radar_movewidesemantic_z24_Slot_f0_s1_ldpk_get,
  0,
  Field_fld_f0_s1_ldpk_17_10_Slot_f0_s1_ldpk_get,
  Field_fld_radar_movewidesemantic_vb16_Slot_f0_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f0_s1_ldpk_set_field_fns[] = {
  Field_t_Slot_f0_s1_ldpk_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_f0_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f0_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  Field_sal_Slot_f0_s1_ldpk_set,
  Field_sargt_Slot_f0_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f0_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f0_s1_ldpk_set,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f0_s1_ldpk_set,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f0_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_ld_st_vr_Slot_f0_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f0_s1_ldpk_10_8_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_11_11_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_17_0_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_17_11_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_17_12_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_17_13_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_17_8_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_3_0_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_3_1_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_5_0_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_5_3_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_5_4_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_5_5_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_7_0_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_7_3_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_7_4_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_7_7_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_9_7_Slot_f0_s1_ldpk_set,
  Field_fld_f0_s1_ldpk_9_9_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_ld_st_arr_s1_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_mov_i_imm_movint_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_mov_immmovvi_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_mov_sr_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_mov_vt_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_vbool_alu_ltr_immn_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_vbool_alu_ltr_immn_2_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_vec_shift_select_arr_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_vec_shift_select_iselvsni_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_vec_shift_select_ss_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_wvec_pack_art_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f0_s1_ldpk_set,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f0_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f0_s1_ldpk_set,
  Field_fld_radar_loadstoresemantic_ars_Slot_f0_s1_ldpk_set,
  Field_fld_radar_loadstoresemantic_z24_Slot_f0_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x40_Slot_f0_s1_ldpk_set,
  Field_fld_radar_movewidesemantic_z24_Slot_f0_s1_ldpk_set,
  0,
  Field_fld_f0_s1_ldpk_17_10_Slot_f0_s1_ldpk_set,
  Field_fld_radar_movewidesemantic_vb16_Slot_f0_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f0_s2_mul_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  Field_s_Slot_f0_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f0_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f0_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f0_s2_mul_11_4_Slot_f0_s2_mul_get,
  Field_fld_f0_s2_mul_11_6_Slot_f0_s2_mul_get,
  Field_fld_f0_s2_mul_18_0_Slot_f0_s2_mul_get,
  Field_fld_f0_s2_mul_18_11_Slot_f0_s2_mul_get,
  Field_fld_f0_s2_mul_18_13_Slot_f0_s2_mul_get,
  Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_get,
  Field_fld_f0_s2_mul_18_15_Slot_f0_s2_mul_get,
  Field_fld_f0_s2_mul_18_4_Slot_f0_s2_mul_get,
  Field_fld_f0_s2_mul_18_7_Slot_f0_s2_mul_get,
  Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_get,
  Field_fld_f0_s2_mul_3_1_Slot_f0_s2_mul_get,
  Field_fld_f0_s2_mul_3_3_Slot_f0_s2_mul_get,
  Field_fld_f0_s2_mul_7_0_Slot_f0_s2_mul_get,
  Field_fld_f0_s2_mul_7_6_Slot_f0_s2_mul_get,
  Field_fld_f0_s2_mul_7_7_Slot_f0_s2_mul_get,
  Field_fld_saimm5_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_multiply_dspr_code_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_multiply_idx16_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_multiply_idx2_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_multiply_idx8_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_multiply_mvt_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_multiply_sr_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_multiply_vbr_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_multiply_vr_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_multiply_vs_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_multiply_wvrm2_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_multiply_wvt_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_squeeze_st_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_squeeze_vbr_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_vec_alu_st_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_vec_shift_select_ars_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f0_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f0_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x24_Slot_f0_s2_mul_get,
  Field_fld_radar_movewidesemantic_z40_Slot_f0_s2_mul_get,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x40_Slot_f0_s2_mul_get,
  Field_fld_radar_movewidesemantic_z24_Slot_f0_s2_mul_get,
  0,
  0,
  Field_fld_radar_movewidesemantic_vb16_Slot_f0_s2_mul_get,
  0,
  0,
  0,
  0,
  Field_fld_f0_s2_mul_11_11_Slot_f0_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f0_s2_mul_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  Field_s_Slot_f0_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f0_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f0_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f0_s2_mul_11_4_Slot_f0_s2_mul_set,
  Field_fld_f0_s2_mul_11_6_Slot_f0_s2_mul_set,
  Field_fld_f0_s2_mul_18_0_Slot_f0_s2_mul_set,
  Field_fld_f0_s2_mul_18_11_Slot_f0_s2_mul_set,
  Field_fld_f0_s2_mul_18_13_Slot_f0_s2_mul_set,
  Field_fld_f0_s2_mul_18_14_Slot_f0_s2_mul_set,
  Field_fld_f0_s2_mul_18_15_Slot_f0_s2_mul_set,
  Field_fld_f0_s2_mul_18_4_Slot_f0_s2_mul_set,
  Field_fld_f0_s2_mul_18_7_Slot_f0_s2_mul_set,
  Field_fld_f0_s2_mul_3_0_Slot_f0_s2_mul_set,
  Field_fld_f0_s2_mul_3_1_Slot_f0_s2_mul_set,
  Field_fld_f0_s2_mul_3_3_Slot_f0_s2_mul_set,
  Field_fld_f0_s2_mul_7_0_Slot_f0_s2_mul_set,
  Field_fld_f0_s2_mul_7_6_Slot_f0_s2_mul_set,
  Field_fld_f0_s2_mul_7_7_Slot_f0_s2_mul_set,
  Field_fld_saimm5_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_multiply_dspr_code_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_multiply_idx16_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_multiply_idx2_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_multiply_idx8_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_multiply_mvt_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_multiply_sr_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_multiply_vbr_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_multiply_vr_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_multiply_vs_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_multiply_wvrm2_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_multiply_wvt_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_squeeze_st_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_squeeze_vbr_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_vec_alu_st_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_vec_shift_select_ars_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f0_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f0_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x24_Slot_f0_s2_mul_set,
  Field_fld_radar_movewidesemantic_z40_Slot_f0_s2_mul_set,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x40_Slot_f0_s2_mul_set,
  Field_fld_radar_movewidesemantic_z24_Slot_f0_s2_mul_set,
  0,
  0,
  Field_fld_radar_movewidesemantic_vb16_Slot_f0_s2_mul_set,
  0,
  0,
  0,
  0,
  Field_fld_f0_s2_mul_11_11_Slot_f0_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f0_s3_alu_get_field_fns[] = {
  Field_t_Slot_f0_s3_alu_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_f0_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f0_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f0_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f0_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_sr_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_mov_vt_Slot_f0_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_arr_Slot_f0_s3_alu_get,
  0,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ss_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_wvec_pack_art_Slot_f0_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f0_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ars_Slot_f0_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f0_s3_alu_11_0_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_11_11_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_11_4_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_11_7_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_15_11_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_15_12_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_15_13_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_15_14_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_15_8_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_21_0_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_21_11_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_21_15_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_21_17_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_7_4_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_7_6_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_7_7_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_invllr_llr_sel_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_invllr_mod_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_invllr_neg_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_invllr_vr_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_invllr_vs_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_invllr_vt_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_opsel_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_poly_sa_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_poly_sl_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_sel_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_sr_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_st_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_radd_rminmax_vbr_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_radd_rminmax_vbt_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_radd_rminmax_vr_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_radd_rminmax_vt_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_isel_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_selodd_Slot_f0_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_vs_Slot_f0_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_shiftsemantic_svalu_Slot_f0_s3_alu_get,
  0,
  0,
  0,
  Field_fld_radar_shiftsemantic_sval_Slot_f0_s3_alu_get,
  Field_fld_radar_shiftsemantic_x24_Slot_f0_s3_alu_get,
  Field_fld_radar_shiftsemantic_z24_Slot_f0_s3_alu_get,
  0,
  Field_fld_f0_s3_alu_3_1_Slot_f0_s3_alu_get,
  0,
  0,
  Field_fld_radar_shiftsemantic_vs16_Slot_f0_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f0_s3_alu_21_4_Slot_f0_s3_alu_get,
  0,
  Field_fld_radar_miscsemantic_z24_Slot_f0_s3_alu_get,
  0,
  0,
  Field_fld_f0_s3_alu_9_0_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_9_4_Slot_f0_s3_alu_get,
  Field_fld_radar_miscsemantic_ars_Slot_f0_s3_alu_get,
  0,
  0,
  0,
  0,
  Field_fld_radar_logicalsemantic_y24_Slot_f0_s3_alu_get,
  Field_fld_radar_logicalsemantic_x24_Slot_f0_s3_alu_get,
  Field_fld_radar_logicalsemantic_z24_Slot_f0_s3_alu_get,
  Field_fld_radar_selectsemantic_sval_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_9_9_Slot_f0_s3_alu_get,
  0,
  0,
  Field_fld_radar_selectsemantic_svalc_Slot_f0_s3_alu_get,
  Field_fld_f0_s3_alu_9_8_Slot_f0_s3_alu_get,
  0,
  0,
  0,
  Field_fld_f0_s3_alu_9_5_Slot_f0_s3_alu_get,
  Field_fld_radar_selectsemantic_y24_Slot_f0_s3_alu_get,
  Field_fld_radar_selectsemantic_x24_Slot_f0_s3_alu_get,
  Field_fld_radar_selectsemantic_z24_Slot_f0_s3_alu_get,
  Field_fld_radar_selectsemantic_vs16_Slot_f0_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f0_s3_alu_set_field_fns[] = {
  Field_t_Slot_f0_s3_alu_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_f0_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f0_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f0_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f0_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_sr_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_mov_vt_Slot_f0_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_arr_Slot_f0_s3_alu_set,
  0,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ss_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_wvec_pack_art_Slot_f0_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f0_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ars_Slot_f0_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f0_s3_alu_11_0_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_11_11_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_11_4_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_11_7_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_11_8_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_15_11_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_15_12_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_15_13_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_15_14_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_15_8_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_21_0_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_21_11_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_21_15_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_21_16_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_21_17_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_21_19_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_3_0_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_7_0_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_7_4_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_7_6_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_7_7_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_invllr_llr_sel_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_invllr_mod_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_invllr_neg_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_invllr_vr_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_invllr_vs_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_invllr_vt_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_opsel_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_poly_sa_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_poly_sl_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_sel_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_sr_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_st_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_radd_rminmax_vbr_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_radd_rminmax_vbt_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_radd_rminmax_vr_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_radd_rminmax_vt_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_isel_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_selodd_Slot_f0_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_vs_Slot_f0_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_shiftsemantic_svalu_Slot_f0_s3_alu_set,
  0,
  0,
  0,
  Field_fld_radar_shiftsemantic_sval_Slot_f0_s3_alu_set,
  Field_fld_radar_shiftsemantic_x24_Slot_f0_s3_alu_set,
  Field_fld_radar_shiftsemantic_z24_Slot_f0_s3_alu_set,
  0,
  Field_fld_f0_s3_alu_3_1_Slot_f0_s3_alu_set,
  0,
  0,
  Field_fld_radar_shiftsemantic_vs16_Slot_f0_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f0_s3_alu_21_4_Slot_f0_s3_alu_set,
  0,
  Field_fld_radar_miscsemantic_z24_Slot_f0_s3_alu_set,
  0,
  0,
  Field_fld_f0_s3_alu_9_0_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_9_4_Slot_f0_s3_alu_set,
  Field_fld_radar_miscsemantic_ars_Slot_f0_s3_alu_set,
  0,
  0,
  0,
  0,
  Field_fld_radar_logicalsemantic_y24_Slot_f0_s3_alu_set,
  Field_fld_radar_logicalsemantic_x24_Slot_f0_s3_alu_set,
  Field_fld_radar_logicalsemantic_z24_Slot_f0_s3_alu_set,
  Field_fld_radar_selectsemantic_sval_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_9_9_Slot_f0_s3_alu_set,
  0,
  0,
  Field_fld_radar_selectsemantic_svalc_Slot_f0_s3_alu_set,
  Field_fld_f0_s3_alu_9_8_Slot_f0_s3_alu_set,
  0,
  0,
  0,
  Field_fld_f0_s3_alu_9_5_Slot_f0_s3_alu_set,
  Field_fld_radar_selectsemantic_y24_Slot_f0_s3_alu_set,
  Field_fld_radar_selectsemantic_x24_Slot_f0_s3_alu_set,
  Field_fld_radar_selectsemantic_z24_Slot_f0_s3_alu_set,
  Field_fld_radar_selectsemantic_vs16_Slot_f0_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f1_s0_st_get_field_fns[] = {
  Field_t_Slot_f1_s0_st_get,
  0,
  0,
  0,
  Field_imm8_Slot_f1_s0_st_get,
  Field_s_Slot_f1_s0_st_get,
  Field_imm12b_Slot_f1_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f1_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  Field_sal_Slot_f1_s0_st_get,
  Field_sargt_Slot_f1_s0_st_get,
  0,
  Field_sas_Slot_f1_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f1_s0_st_get,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f1_s0_st_get,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f1_s0_st_get,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f1_s0_st_get,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f1_s0_st_get,
  Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f1_s0_st_get,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f1_s0_st_get,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f1_s0_st_get,
  Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f1_s0_st_get,
  Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f1_s0_st_get,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f1_s0_st_get,
  Field_fld_bbe_sem_ld_st_intlv_Slot_f1_s0_st_get,
  0,
  Field_fld_bbe_sem_ld_st_uus_Slot_f1_s0_st_get,
  Field_fld_bbe_sem_ld_st_uusm_1_Slot_f1_s0_st_get,
  0,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f1_s0_st_get,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f1_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f1_s0_st_11_10_Slot_f1_s0_st_get,
  Field_fld_f1_s0_st_11_8_Slot_f1_s0_st_get,
  Field_fld_f1_s0_st_21_0_Slot_f1_s0_st_get,
  Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_get,
  Field_fld_f1_s0_st_21_13_Slot_f1_s0_st_get,
  Field_fld_f1_s0_st_21_14_Slot_f1_s0_st_get,
  Field_fld_f1_s0_st_21_15_Slot_f1_s0_st_get,
  Field_fld_f1_s0_st_21_16_Slot_f1_s0_st_get,
  Field_fld_f1_s0_st_21_17_Slot_f1_s0_st_get,
  Field_fld_f1_s0_st_21_4_Slot_f1_s0_st_get,
  Field_fld_f1_s0_st_21_8_Slot_f1_s0_st_get,
  Field_fld_f1_s0_st_21_9_Slot_f1_s0_st_get,
  Field_fld_f1_s0_st_3_0_Slot_f1_s0_st_get,
  Field_fld_f1_s0_st_7_0_Slot_f1_s0_st_get,
  Field_fld_f1_s0_st_7_4_Slot_f1_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f1_s0_st_get,
  Field_fld_radar_loadstoresemantic_ars_Slot_f1_s0_st_get,
  0,
  Field_fld_radar_loadstoresemantic_offsetn_Slot_f1_s0_st_get,
  Field_fld_radar_loadstoresemantic_x24_Slot_f1_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f1_s0_st_set_field_fns[] = {
  Field_t_Slot_f1_s0_st_set,
  0,
  0,
  0,
  Field_imm8_Slot_f1_s0_st_set,
  Field_s_Slot_f1_s0_st_set,
  Field_imm12b_Slot_f1_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f1_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  Field_sal_Slot_f1_s0_st_set,
  Field_sargt_Slot_f1_s0_st_set,
  0,
  Field_sas_Slot_f1_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f1_s0_st_set,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f1_s0_st_set,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f1_s0_st_set,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f1_s0_st_set,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f1_s0_st_set,
  Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f1_s0_st_set,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f1_s0_st_set,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f1_s0_st_set,
  Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f1_s0_st_set,
  Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f1_s0_st_set,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f1_s0_st_set,
  Field_fld_bbe_sem_ld_st_intlv_Slot_f1_s0_st_set,
  0,
  Field_fld_bbe_sem_ld_st_uus_Slot_f1_s0_st_set,
  Field_fld_bbe_sem_ld_st_uusm_1_Slot_f1_s0_st_set,
  0,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f1_s0_st_set,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f1_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f1_s0_st_11_10_Slot_f1_s0_st_set,
  Field_fld_f1_s0_st_11_8_Slot_f1_s0_st_set,
  Field_fld_f1_s0_st_21_0_Slot_f1_s0_st_set,
  Field_fld_f1_s0_st_21_12_Slot_f1_s0_st_set,
  Field_fld_f1_s0_st_21_13_Slot_f1_s0_st_set,
  Field_fld_f1_s0_st_21_14_Slot_f1_s0_st_set,
  Field_fld_f1_s0_st_21_15_Slot_f1_s0_st_set,
  Field_fld_f1_s0_st_21_16_Slot_f1_s0_st_set,
  Field_fld_f1_s0_st_21_17_Slot_f1_s0_st_set,
  Field_fld_f1_s0_st_21_4_Slot_f1_s0_st_set,
  Field_fld_f1_s0_st_21_8_Slot_f1_s0_st_set,
  Field_fld_f1_s0_st_21_9_Slot_f1_s0_st_set,
  Field_fld_f1_s0_st_3_0_Slot_f1_s0_st_set,
  Field_fld_f1_s0_st_7_0_Slot_f1_s0_st_set,
  Field_fld_f1_s0_st_7_4_Slot_f1_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f1_s0_st_set,
  Field_fld_radar_loadstoresemantic_ars_Slot_f1_s0_st_set,
  0,
  Field_fld_radar_loadstoresemantic_offsetn_Slot_f1_s0_st_set,
  Field_fld_radar_loadstoresemantic_x24_Slot_f1_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f1_s1_base_get_field_fns[] = {
  Field_t_Slot_f1_s1_base_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_f1_s1_base_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f1_s1_base_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_arr_s1_Slot_f1_s1_base_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_arr_Slot_f1_s1_base_get,
  Field_fld_bbe_sem_vec_shift_select_iselvsni_Slot_f1_s1_base_get,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f1_s1_base_get,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f1_s1_base_get,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f1_s1_base_get,
  Field_fld_bbe_sem_vec_shift_select_ss_Slot_f1_s1_base_get,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f1_s1_base_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f1_s1_base_14_0_Slot_f1_s1_base_get,
  Field_fld_f1_s1_base_14_10_Slot_f1_s1_base_get,
  Field_fld_f1_s1_base_14_12_Slot_f1_s1_base_get,
  Field_fld_f1_s1_base_3_0_Slot_f1_s1_base_get,
  Field_fld_f1_s1_base_3_2_Slot_f1_s1_base_get,
  Field_fld_f1_s1_base_3_3_Slot_f1_s1_base_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f1_s1_base_set_field_fns[] = {
  Field_t_Slot_f1_s1_base_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_f1_s1_base_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f1_s1_base_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_arr_s1_Slot_f1_s1_base_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_arr_Slot_f1_s1_base_set,
  Field_fld_bbe_sem_vec_shift_select_iselvsni_Slot_f1_s1_base_set,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f1_s1_base_set,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f1_s1_base_set,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f1_s1_base_set,
  Field_fld_bbe_sem_vec_shift_select_ss_Slot_f1_s1_base_set,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f1_s1_base_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f1_s1_base_14_0_Slot_f1_s1_base_set,
  Field_fld_f1_s1_base_14_10_Slot_f1_s1_base_set,
  Field_fld_f1_s1_base_14_12_Slot_f1_s1_base_set,
  Field_fld_f1_s1_base_3_0_Slot_f1_s1_base_set,
  Field_fld_f1_s1_base_3_2_Slot_f1_s1_base_set,
  Field_fld_f1_s1_base_3_3_Slot_f1_s1_base_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f1_s2_walumul_get_field_fns[] = {
  Field_t_Slot_f1_s2_walumul_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_f1_s2_walumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f1_s2_walumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f1_s2_walumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_mvt_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_multiply_sr_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_multiply_vbr_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_multiply_vr_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_multiply_vs_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_multiply_wvrm2_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_multiply_wvt_Slot_f1_s2_walumul_get,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f1_s2_walumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f1_s2_walumul_11_10_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_11_8_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_14_10_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_14_11_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_14_14_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_14_4_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_14_6_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_14_8_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_14_9_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_18_0_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_18_10_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_18_15_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_18_16_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_5_0_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_7_0_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_7_4_Slot_f1_s2_walumul_get,
  Field_fld_f1_s2_walumul_7_7_Slot_f1_s2_walumul_get,
  Field_fld_saimm6_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_adv_rsqrt_reciplu_vt_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_adv_rsqrt_reciplu_vu_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_adv_rsqrt_reciplu_wvr_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_adv_rsqrt_reciplu_wvt_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_multiply_vbt_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_multiply_wvr_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_multiply_wvsm2_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_ic_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_isel_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_ishfl_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvsm1_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_shift_packv_vr_Slot_f1_s2_walumul_get,
  Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f1_s2_walumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_comparesem_y24_Slot_f1_s2_walumul_get,
  Field_fld_radar_comparesem_x24_Slot_f1_s2_walumul_get,
  Field_fld_radar_comparesem_vbz16_Slot_f1_s2_walumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f1_s2_walumul_11_7_Slot_f1_s2_walumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f1_s2_walumul_set_field_fns[] = {
  Field_t_Slot_f1_s2_walumul_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_f1_s2_walumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f1_s2_walumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f1_s2_walumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_mvt_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_multiply_sr_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_multiply_vbr_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_multiply_vr_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_multiply_vs_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_multiply_wvrm2_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_multiply_wvt_Slot_f1_s2_walumul_set,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f1_s2_walumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f1_s2_walumul_11_10_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_11_8_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_14_10_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_14_11_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_14_12_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_14_14_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_14_4_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_14_6_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_14_8_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_14_9_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_18_0_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_18_10_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_18_15_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_18_16_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_18_17_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_3_0_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_5_0_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_7_0_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_7_4_Slot_f1_s2_walumul_set,
  Field_fld_f1_s2_walumul_7_7_Slot_f1_s2_walumul_set,
  Field_fld_saimm6_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_adv_rsqrt_reciplu_vt_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_adv_rsqrt_reciplu_vu_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_adv_rsqrt_reciplu_wvr_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_adv_rsqrt_reciplu_wvt_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_multiply_vbt_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_multiply_wvr_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_multiply_wvsm2_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_ic_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_isel_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_ishfl_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvsm1_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_shift_packv_vr_Slot_f1_s2_walumul_set,
  Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f1_s2_walumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_comparesem_y24_Slot_f1_s2_walumul_set,
  Field_fld_radar_comparesem_x24_Slot_f1_s2_walumul_set,
  Field_fld_radar_comparesem_vbz16_Slot_f1_s2_walumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f1_s2_walumul_11_7_Slot_f1_s2_walumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f1_s3_alu_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f1_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f1_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f1_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f1_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f1_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f1_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f1_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f1_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f1_s3_alu_get,
  0,
  Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f1_s3_alu_get,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f1_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f1_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f1_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ss_Slot_f1_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f1_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f1_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f1_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f1_s3_alu_14_0_Slot_f1_s3_alu_get,
  Field_fld_f1_s3_alu_14_11_Slot_f1_s3_alu_get,
  Field_fld_f1_s3_alu_14_12_Slot_f1_s3_alu_get,
  Field_fld_f1_s3_alu_14_9_Slot_f1_s3_alu_get,
  Field_fld_f1_s3_alu_5_3_Slot_f1_s3_alu_get,
  Field_fld_f1_s3_alu_5_4_Slot_f1_s3_alu_get,
  Field_fld_f1_s3_alu_5_5_Slot_f1_s3_alu_get,
  Field_fld_bbe_sem_vbool_alu_ltr_vbu_Slot_f1_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f1_s3_alu_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f1_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f1_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f1_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f1_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f1_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f1_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f1_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f1_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f1_s3_alu_set,
  0,
  Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f1_s3_alu_set,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f1_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f1_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f1_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ss_Slot_f1_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f1_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f1_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f1_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f1_s3_alu_14_0_Slot_f1_s3_alu_set,
  Field_fld_f1_s3_alu_14_11_Slot_f1_s3_alu_set,
  Field_fld_f1_s3_alu_14_12_Slot_f1_s3_alu_set,
  Field_fld_f1_s3_alu_14_9_Slot_f1_s3_alu_set,
  Field_fld_f1_s3_alu_5_3_Slot_f1_s3_alu_set,
  Field_fld_f1_s3_alu_5_4_Slot_f1_s3_alu_set,
  Field_fld_f1_s3_alu_5_5_Slot_f1_s3_alu_set,
  Field_fld_bbe_sem_vbool_alu_ltr_vbu_Slot_f1_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f1_s4_move_get_field_fns[] = {
  Field_t_Slot_f1_s4_move_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f1_s4_move_13_0_Slot_f1_s4_move_get,
  Field_fld_f1_s4_move_13_12_Slot_f1_s4_move_get,
  Field_fld_f1_s4_move_3_0_Slot_f1_s4_move_get,
  Field_fld_f1_s4_move_3_3_Slot_f1_s4_move_get,
  Field_fld_bbe_sem_vec_s2_select_arr_Slot_f1_s4_move_get,
  Field_fld_bbe_sem_vec_s2_select_i_Slot_f1_s4_move_get,
  Field_fld_bbe_sem_vec_s2_select_ic_Slot_f1_s4_move_get,
  Field_fld_bbe_sem_vec_s2_select_vr_Slot_f1_s4_move_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f1_s4_move_set_field_fns[] = {
  Field_t_Slot_f1_s4_move_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f1_s4_move_13_0_Slot_f1_s4_move_set,
  Field_fld_f1_s4_move_13_12_Slot_f1_s4_move_set,
  Field_fld_f1_s4_move_3_0_Slot_f1_s4_move_set,
  Field_fld_f1_s4_move_3_3_Slot_f1_s4_move_set,
  Field_fld_bbe_sem_vec_s2_select_arr_Slot_f1_s4_move_set,
  Field_fld_bbe_sem_vec_s2_select_i_Slot_f1_s4_move_set,
  Field_fld_bbe_sem_vec_s2_select_ic_Slot_f1_s4_move_set,
  Field_fld_bbe_sem_vec_s2_select_vr_Slot_f1_s4_move_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f2_s0_ldst_get_field_fns[] = {
  Field_t_Slot_f2_s0_ldst_get,
  0,
  0,
  0,
  Field_imm8_Slot_f2_s0_ldst_get,
  Field_s_Slot_f2_s0_ldst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f2_s0_ldst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_sas_Slot_f2_s0_ldst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f2_s0_ldst_get,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f2_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f2_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f2_s0_ldst_get,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f2_s0_ldst_get,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f2_s0_ldst_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f2_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f2_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_vr_Slot_f2_s0_ldst_get,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f2_s0_ldst_get,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f2_s0_ldst_get,
  0,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f2_s0_ldst_get,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f2_s0_ldst_get,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f2_s0_ldst_get,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f2_s0_ldst_get,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f2_s0_ldst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f2_s0_ldst_19_0_Slot_f2_s0_ldst_get,
  Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_get,
  Field_fld_f2_s0_ldst_19_14_Slot_f2_s0_ldst_get,
  Field_fld_f2_s0_ldst_19_16_Slot_f2_s0_ldst_get,
  Field_fld_f2_s0_ldst_19_17_Slot_f2_s0_ldst_get,
  Field_fld_f2_s0_ldst_19_4_Slot_f2_s0_ldst_get,
  Field_fld_f2_s0_ldst_19_8_Slot_f2_s0_ldst_get,
  Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_get,
  Field_fld_f2_s0_ldst_3_3_Slot_f2_s0_ldst_get,
  Field_fld_f2_s0_ldst_7_4_Slot_f2_s0_ldst_get,
  Field_fld_f2_s0_ldst_7_5_Slot_f2_s0_ldst_get,
  Field_fld_f2_s0_ldst_7_7_Slot_f2_s0_ldst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f2_s0_ldst_get,
  Field_fld_radar_loadstoresemantic_ars_Slot_f2_s0_ldst_get,
  Field_fld_radar_loadstoresemantic_z24_Slot_f2_s0_ldst_get,
  Field_fld_radar_loadstoresemantic_offsetn_Slot_f2_s0_ldst_get,
  Field_fld_radar_loadstoresemantic_x24_Slot_f2_s0_ldst_get,
  0,
  0,
  Field_fld_f2_s0_ldst_19_13_Slot_f2_s0_ldst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_x16_Slot_f2_s0_ldst_get,
  0,
  0,
  Field_fld_radar_movesemantic_x24_Slot_f2_s0_ldst_get,
  Field_fld_radar_movesemantic_z16_Slot_f2_s0_ldst_get,
  0,
  0,
  Field_fld_f2_s0_ldst_19_11_Slot_f2_s0_ldst_get,
  0,
  0,
  0,
  Field_fld_f2_s0_ldst_3_2_Slot_f2_s0_ldst_get,
  Field_fld_f2_s0_ldst_13_11_Slot_f2_s0_ldst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ival_Slot_f2_s0_ldst_get,
  0,
  0,
  Field_fld_f2_s0_ldst_6_3_Slot_f2_s0_ldst_get,
  Field_fld_f2_s0_ldst_9_8_Slot_f2_s0_ldst_get,
  Field_fld_radar_movesemantic_ars_Slot_f2_s0_ldst_get,
  Field_fld_radar_movesemantic_z24_Slot_f2_s0_ldst_get,
  0,
  0,
  Field_fld_radar_movesemantic_vb16_Slot_f2_s0_ldst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f2_s0_ldst_9_9_Slot_f2_s0_ldst_get,
  0,
  Field_fld_radar_movesemantic_arr_Slot_f2_s0_ldst_get,
  0,
  0,
  0,
  0,
  Field_fld_f2_s0_ldst_19_10_Slot_f2_s0_ldst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_miscsemanticls_offset_Slot_f2_s0_ldst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_miscsemanticls_ars_Slot_f2_s0_ldst_get,
  Field_fld_radar_miscsemanticls_arr_Slot_f2_s0_ldst_get,
  Field_fld_radar_miscsemanticls_art_Slot_f2_s0_ldst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f2_s0_ldst_set_field_fns[] = {
  Field_t_Slot_f2_s0_ldst_set,
  0,
  0,
  0,
  Field_imm8_Slot_f2_s0_ldst_set,
  Field_s_Slot_f2_s0_ldst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f2_s0_ldst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_sas_Slot_f2_s0_ldst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f2_s0_ldst_set,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f2_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f2_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f2_s0_ldst_set,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f2_s0_ldst_set,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f2_s0_ldst_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f2_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f2_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_vr_Slot_f2_s0_ldst_set,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f2_s0_ldst_set,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f2_s0_ldst_set,
  0,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f2_s0_ldst_set,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f2_s0_ldst_set,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f2_s0_ldst_set,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f2_s0_ldst_set,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f2_s0_ldst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f2_s0_ldst_19_0_Slot_f2_s0_ldst_set,
  Field_fld_f2_s0_ldst_19_12_Slot_f2_s0_ldst_set,
  Field_fld_f2_s0_ldst_19_14_Slot_f2_s0_ldst_set,
  Field_fld_f2_s0_ldst_19_16_Slot_f2_s0_ldst_set,
  Field_fld_f2_s0_ldst_19_17_Slot_f2_s0_ldst_set,
  Field_fld_f2_s0_ldst_19_4_Slot_f2_s0_ldst_set,
  Field_fld_f2_s0_ldst_19_8_Slot_f2_s0_ldst_set,
  Field_fld_f2_s0_ldst_3_0_Slot_f2_s0_ldst_set,
  Field_fld_f2_s0_ldst_3_3_Slot_f2_s0_ldst_set,
  Field_fld_f2_s0_ldst_7_4_Slot_f2_s0_ldst_set,
  Field_fld_f2_s0_ldst_7_5_Slot_f2_s0_ldst_set,
  Field_fld_f2_s0_ldst_7_7_Slot_f2_s0_ldst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f2_s0_ldst_set,
  Field_fld_radar_loadstoresemantic_ars_Slot_f2_s0_ldst_set,
  Field_fld_radar_loadstoresemantic_z24_Slot_f2_s0_ldst_set,
  Field_fld_radar_loadstoresemantic_offsetn_Slot_f2_s0_ldst_set,
  Field_fld_radar_loadstoresemantic_x24_Slot_f2_s0_ldst_set,
  0,
  0,
  Field_fld_f2_s0_ldst_19_13_Slot_f2_s0_ldst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_x16_Slot_f2_s0_ldst_set,
  0,
  0,
  Field_fld_radar_movesemantic_x24_Slot_f2_s0_ldst_set,
  Field_fld_radar_movesemantic_z16_Slot_f2_s0_ldst_set,
  0,
  0,
  Field_fld_f2_s0_ldst_19_11_Slot_f2_s0_ldst_set,
  0,
  0,
  0,
  Field_fld_f2_s0_ldst_3_2_Slot_f2_s0_ldst_set,
  Field_fld_f2_s0_ldst_13_11_Slot_f2_s0_ldst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ival_Slot_f2_s0_ldst_set,
  0,
  0,
  Field_fld_f2_s0_ldst_6_3_Slot_f2_s0_ldst_set,
  Field_fld_f2_s0_ldst_9_8_Slot_f2_s0_ldst_set,
  Field_fld_radar_movesemantic_ars_Slot_f2_s0_ldst_set,
  Field_fld_radar_movesemantic_z24_Slot_f2_s0_ldst_set,
  0,
  0,
  Field_fld_radar_movesemantic_vb16_Slot_f2_s0_ldst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f2_s0_ldst_9_9_Slot_f2_s0_ldst_set,
  0,
  Field_fld_radar_movesemantic_arr_Slot_f2_s0_ldst_set,
  0,
  0,
  0,
  0,
  Field_fld_f2_s0_ldst_19_10_Slot_f2_s0_ldst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_miscsemanticls_offset_Slot_f2_s0_ldst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_miscsemanticls_ars_Slot_f2_s0_ldst_set,
  Field_fld_radar_miscsemanticls_arr_Slot_f2_s0_ldst_set,
  Field_fld_radar_miscsemanticls_art_Slot_f2_s0_ldst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f2_s1_ld_get_field_fns[] = {
  Field_t_Slot_f2_s1_ld_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_f2_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f2_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f2_s1_ld_get,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f2_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_uul_Slot_f2_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f2_s1_ld_get,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f2_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_arr_s1_Slot_f2_s1_ld_get,
  Field_fld_bbe_sem_mov_i_imm_movint_Slot_f2_s1_ld_get,
  Field_fld_bbe_sem_mov_immmovvi_Slot_f2_s1_ld_get,
  Field_fld_bbe_sem_mov_sr_Slot_f2_s1_ld_get,
  Field_fld_bbe_sem_mov_vt_Slot_f2_s1_ld_get,
  0,
  0,
  Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f2_s1_ld_get,
  Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f2_s1_ld_get,
  Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f2_s1_ld_get,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f2_s1_ld_get,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f2_s1_ld_get,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f2_s1_ld_get,
  0,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f2_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f2_s1_ld_11_4_Slot_f2_s1_ld_get,
  Field_fld_f2_s1_ld_11_8_Slot_f2_s1_ld_get,
  Field_fld_f2_s1_ld_15_0_Slot_f2_s1_ld_get,
  Field_fld_f2_s1_ld_15_11_Slot_f2_s1_ld_get,
  Field_fld_f2_s1_ld_15_12_Slot_f2_s1_ld_get,
  Field_fld_f2_s1_ld_15_13_Slot_f2_s1_ld_get,
  Field_fld_f2_s1_ld_15_14_Slot_f2_s1_ld_get,
  Field_fld_f2_s1_ld_15_8_Slot_f2_s1_ld_get,
  Field_fld_f2_s1_ld_3_3_Slot_f2_s1_ld_get,
  Field_fld_f2_s1_ld_5_0_Slot_f2_s1_ld_get,
  Field_fld_f2_s1_ld_5_3_Slot_f2_s1_ld_get,
  Field_fld_f2_s1_ld_5_4_Slot_f2_s1_ld_get,
  Field_fld_f2_s1_ld_7_0_Slot_f2_s1_ld_get,
  Field_fld_f2_s1_ld_7_3_Slot_f2_s1_ld_get,
  Field_fld_f2_s1_ld_7_4_Slot_f2_s1_ld_get,
  Field_fld_f2_s1_ld_7_5_Slot_f2_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f2_s1_ld_set_field_fns[] = {
  Field_t_Slot_f2_s1_ld_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_f2_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f2_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f2_s1_ld_set,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f2_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_uul_Slot_f2_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f2_s1_ld_set,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f2_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_arr_s1_Slot_f2_s1_ld_set,
  Field_fld_bbe_sem_mov_i_imm_movint_Slot_f2_s1_ld_set,
  Field_fld_bbe_sem_mov_immmovvi_Slot_f2_s1_ld_set,
  Field_fld_bbe_sem_mov_sr_Slot_f2_s1_ld_set,
  Field_fld_bbe_sem_mov_vt_Slot_f2_s1_ld_set,
  0,
  0,
  Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f2_s1_ld_set,
  Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f2_s1_ld_set,
  Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f2_s1_ld_set,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f2_s1_ld_set,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f2_s1_ld_set,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f2_s1_ld_set,
  0,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f2_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f2_s1_ld_11_4_Slot_f2_s1_ld_set,
  Field_fld_f2_s1_ld_11_8_Slot_f2_s1_ld_set,
  Field_fld_f2_s1_ld_15_0_Slot_f2_s1_ld_set,
  Field_fld_f2_s1_ld_15_11_Slot_f2_s1_ld_set,
  Field_fld_f2_s1_ld_15_12_Slot_f2_s1_ld_set,
  Field_fld_f2_s1_ld_15_13_Slot_f2_s1_ld_set,
  Field_fld_f2_s1_ld_15_14_Slot_f2_s1_ld_set,
  Field_fld_f2_s1_ld_15_8_Slot_f2_s1_ld_set,
  Field_fld_f2_s1_ld_3_3_Slot_f2_s1_ld_set,
  Field_fld_f2_s1_ld_5_0_Slot_f2_s1_ld_set,
  Field_fld_f2_s1_ld_5_3_Slot_f2_s1_ld_set,
  Field_fld_f2_s1_ld_5_4_Slot_f2_s1_ld_set,
  Field_fld_f2_s1_ld_7_0_Slot_f2_s1_ld_set,
  Field_fld_f2_s1_ld_7_3_Slot_f2_s1_ld_set,
  Field_fld_f2_s1_ld_7_4_Slot_f2_s1_ld_set,
  Field_fld_f2_s1_ld_7_5_Slot_f2_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f2_s2_walumul_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  Field_s_Slot_f2_s2_walumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f2_s2_walumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f2_s2_walumul_get,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f2_s2_walumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f2_s2_walumul_get,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_mvt_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_multiply_sr_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_multiply_vbr_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_multiply_vr_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_multiply_vs_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_multiply_wvrm2_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_multiply_wvt_Slot_f2_s2_walumul_get,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f2_s2_walumul_get,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f2_s2_walumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm6_Slot_f2_s2_walumul_get,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_vbt_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_multiply_wvr_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_multiply_wvsm2_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_ic_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_isel_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_ishfl_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvsm1_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_wvec_shift_packv_vr_Slot_f2_s2_walumul_get,
  Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f2_s2_walumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f2_s2_walumul_10_0_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_10_10_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_10_2_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_10_4_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_10_5_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_10_7_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_17_0_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_17_10_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_17_11_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_17_12_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_17_4_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_1_0_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_2_0_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_2_2_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_3_0_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_7_4_Slot_f2_s2_walumul_get,
  Field_fld_f2_s2_walumul_7_6_Slot_f2_s2_walumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x24_Slot_f2_s2_walumul_get,
  Field_fld_radar_movewidesemantic_z40_Slot_f2_s2_walumul_get,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x40_Slot_f2_s2_walumul_get,
  Field_fld_radar_movewidesemantic_z24_Slot_f2_s2_walumul_get,
  0,
  0,
  Field_fld_radar_movewidesemantic_vb16_Slot_f2_s2_walumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f2_s2_walumul_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  Field_s_Slot_f2_s2_walumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f2_s2_walumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f2_s2_walumul_set,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f2_s2_walumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f2_s2_walumul_set,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_mvt_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_multiply_sr_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_multiply_vbr_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_multiply_vr_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_multiply_vs_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_multiply_wvrm2_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_multiply_wvt_Slot_f2_s2_walumul_set,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f2_s2_walumul_set,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f2_s2_walumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm6_Slot_f2_s2_walumul_set,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_vbt_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_multiply_wvr_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_multiply_wvsm2_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_ic_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_isel_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_ishfl_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvsm1_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_wvec_shift_packv_vr_Slot_f2_s2_walumul_set,
  Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f2_s2_walumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f2_s2_walumul_10_0_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_10_10_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_10_2_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_10_4_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_10_5_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_10_6_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_10_7_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_10_8_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_17_0_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_17_10_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_17_11_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_17_12_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_17_13_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_17_4_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_1_0_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_2_0_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_2_2_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_3_0_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_3_3_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_7_4_Slot_f2_s2_walumul_set,
  Field_fld_f2_s2_walumul_7_6_Slot_f2_s2_walumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x24_Slot_f2_s2_walumul_set,
  Field_fld_radar_movewidesemantic_z40_Slot_f2_s2_walumul_set,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x40_Slot_f2_s2_walumul_set,
  Field_fld_radar_movewidesemantic_z24_Slot_f2_s2_walumul_set,
  0,
  0,
  Field_fld_radar_movewidesemantic_vb16_Slot_f2_s2_walumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f2_s3_alu_get_field_fns[] = {
  Field_t_Slot_f2_s3_alu_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_f2_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f2_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f2_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f2_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_sr_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_mov_vt_Slot_f2_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f2_s3_alu_get,
  0,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f2_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f2_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ars_Slot_f2_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_poly_sa_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_poly_sl_Slot_f2_s3_alu_get,
  0,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_sr_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_st_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_radd_rminmax_vbr_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_radd_rminmax_vbt_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_radd_rminmax_vr_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_radd_rminmax_vt_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_isel_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_selodd_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_vs_Slot_f2_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f2_s3_alu_11_0_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_11_11_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_11_4_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_11_6_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_11_7_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_15_11_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_15_12_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_15_8_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_21_0_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_21_11_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_21_13_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_21_18_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_7_4_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_7_6_Slot_f2_s3_alu_get,
  Field_fld_f2_s3_alu_7_7_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_mov_i_in_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_mov_i_out_Slot_f2_s3_alu_get,
  Field_fld_bbe_sem_mov_vs_Slot_f2_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f2_s3_alu_set_field_fns[] = {
  Field_t_Slot_f2_s3_alu_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_f2_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f2_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f2_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f2_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_sr_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_mov_vt_Slot_f2_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f2_s3_alu_set,
  0,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f2_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f2_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ars_Slot_f2_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_poly_sa_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_poly_sl_Slot_f2_s3_alu_set,
  0,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_sr_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_st_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_radd_rminmax_vbr_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_radd_rminmax_vbt_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_radd_rminmax_vr_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_radd_rminmax_vt_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_isel_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_selodd_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_vs_Slot_f2_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f2_s3_alu_11_0_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_11_11_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_11_4_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_11_6_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_11_7_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_11_8_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_15_11_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_15_12_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_15_8_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_21_0_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_21_11_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_21_13_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_21_16_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_21_18_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_21_19_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_3_0_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_7_0_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_7_4_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_7_6_Slot_f2_s3_alu_set,
  Field_fld_f2_s3_alu_7_7_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_mov_i_in_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_mov_i_out_Slot_f2_s3_alu_set,
  Field_fld_bbe_sem_mov_vs_Slot_f2_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f2_s4_move_get_field_fns[] = {
  Field_t_Slot_f2_s4_move_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_s2_select_i_Slot_f2_s4_move_get,
  Field_fld_bbe_sem_vec_s2_select_ic_Slot_f2_s4_move_get,
  Field_fld_bbe_sem_vec_s2_select_vr_Slot_f2_s4_move_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f2_s4_move_12_0_Slot_f2_s4_move_get,
  Field_fld_f2_s4_move_12_11_Slot_f2_s4_move_get,
  Field_fld_f2_s4_move_12_12_Slot_f2_s4_move_get,
  Field_fld_f2_s4_move_12_4_Slot_f2_s4_move_get,
  Field_fld_f2_s4_move_12_8_Slot_f2_s4_move_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f2_s4_move_set_field_fns[] = {
  Field_t_Slot_f2_s4_move_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_s2_select_i_Slot_f2_s4_move_set,
  Field_fld_bbe_sem_vec_s2_select_ic_Slot_f2_s4_move_set,
  Field_fld_bbe_sem_vec_s2_select_vr_Slot_f2_s4_move_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f2_s4_move_12_0_Slot_f2_s4_move_set,
  Field_fld_f2_s4_move_12_11_Slot_f2_s4_move_set,
  Field_fld_f2_s4_move_12_12_Slot_f2_s4_move_set,
  Field_fld_f2_s4_move_12_4_Slot_f2_s4_move_set,
  Field_fld_f2_s4_move_12_8_Slot_f2_s4_move_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f3_s0_st_get_field_fns[] = {
  Field_t_Slot_f3_s0_st_get,
  0,
  0,
  0,
  Field_imm8_Slot_f3_s0_st_get,
  Field_s_Slot_f3_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f3_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_sas_Slot_f3_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f3_s0_st_get,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f3_s0_st_get,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f3_s0_st_get,
  Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f3_s0_st_get,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f3_s0_st_get,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f3_s0_st_get,
  Field_fld_bbe_sem_ld_st_intlv_Slot_f3_s0_st_get,
  Field_fld_bbe_sem_ld_st_uul_Slot_f3_s0_st_get,
  Field_fld_bbe_sem_ld_st_uus_Slot_f3_s0_st_get,
  Field_fld_bbe_sem_ld_st_uusm_1_Slot_f3_s0_st_get,
  Field_fld_bbe_sem_ld_st_valignr_Slot_f3_s0_st_get,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f3_s0_st_get,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f3_s0_st_get,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f3_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f3_s0_st_11_0_Slot_f3_s0_st_get,
  Field_fld_f3_s0_st_11_10_Slot_f3_s0_st_get,
  Field_fld_f3_s0_st_11_2_Slot_f3_s0_st_get,
  Field_fld_f3_s0_st_11_4_Slot_f3_s0_st_get,
  Field_fld_f3_s0_st_11_8_Slot_f3_s0_st_get,
  Field_fld_f3_s0_st_19_0_Slot_f3_s0_st_get,
  Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_get,
  Field_fld_f3_s0_st_19_14_Slot_f3_s0_st_get,
  Field_fld_f3_s0_st_19_15_Slot_f3_s0_st_get,
  Field_fld_f3_s0_st_19_16_Slot_f3_s0_st_get,
  Field_fld_f3_s0_st_19_4_Slot_f3_s0_st_get,
  Field_fld_f3_s0_st_19_8_Slot_f3_s0_st_get,
  Field_fld_f3_s0_st_19_9_Slot_f3_s0_st_get,
  Field_fld_f3_s0_st_3_0_Slot_f3_s0_st_get,
  Field_fld_f3_s0_st_7_0_Slot_f3_s0_st_get,
  Field_fld_f3_s0_st_7_4_Slot_f3_s0_st_get,
  Field_fld_f3_s0_st_7_7_Slot_f3_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f3_s0_st_set_field_fns[] = {
  Field_t_Slot_f3_s0_st_set,
  0,
  0,
  0,
  Field_imm8_Slot_f3_s0_st_set,
  Field_s_Slot_f3_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f3_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_sas_Slot_f3_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f3_s0_st_set,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f3_s0_st_set,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f3_s0_st_set,
  Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f3_s0_st_set,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f3_s0_st_set,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f3_s0_st_set,
  Field_fld_bbe_sem_ld_st_intlv_Slot_f3_s0_st_set,
  Field_fld_bbe_sem_ld_st_uul_Slot_f3_s0_st_set,
  Field_fld_bbe_sem_ld_st_uus_Slot_f3_s0_st_set,
  Field_fld_bbe_sem_ld_st_uusm_1_Slot_f3_s0_st_set,
  Field_fld_bbe_sem_ld_st_valignr_Slot_f3_s0_st_set,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f3_s0_st_set,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f3_s0_st_set,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f3_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f3_s0_st_11_0_Slot_f3_s0_st_set,
  Field_fld_f3_s0_st_11_10_Slot_f3_s0_st_set,
  Field_fld_f3_s0_st_11_2_Slot_f3_s0_st_set,
  Field_fld_f3_s0_st_11_4_Slot_f3_s0_st_set,
  Field_fld_f3_s0_st_11_8_Slot_f3_s0_st_set,
  Field_fld_f3_s0_st_19_0_Slot_f3_s0_st_set,
  Field_fld_f3_s0_st_19_12_Slot_f3_s0_st_set,
  Field_fld_f3_s0_st_19_14_Slot_f3_s0_st_set,
  Field_fld_f3_s0_st_19_15_Slot_f3_s0_st_set,
  Field_fld_f3_s0_st_19_16_Slot_f3_s0_st_set,
  Field_fld_f3_s0_st_19_4_Slot_f3_s0_st_set,
  Field_fld_f3_s0_st_19_8_Slot_f3_s0_st_set,
  Field_fld_f3_s0_st_19_9_Slot_f3_s0_st_set,
  Field_fld_f3_s0_st_3_0_Slot_f3_s0_st_set,
  Field_fld_f3_s0_st_7_0_Slot_f3_s0_st_set,
  Field_fld_f3_s0_st_7_4_Slot_f3_s0_st_set,
  Field_fld_f3_s0_st_7_7_Slot_f3_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f3_s1_ld_get_field_fns[] = {
  Field_t_Slot_f3_s1_ld_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_f3_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f3_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f3_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f3_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_arr_s1_Slot_f3_s1_ld_get,
  Field_fld_bbe_sem_mov_i_imm_movint_Slot_f3_s1_ld_get,
  Field_fld_bbe_sem_mov_immmovvi_Slot_f3_s1_ld_get,
  0,
  Field_fld_bbe_sem_mov_vt_Slot_f3_s1_ld_get,
  0,
  0,
  Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f3_s1_ld_get,
  Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f3_s1_ld_get,
  Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f3_s1_ld_get,
  0,
  Field_fld_bbe_sem_vec_shift_select_iselvsni_Slot_f3_s1_ld_get,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f3_s1_ld_get,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f3_s1_ld_get,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f3_s1_ld_get,
  Field_fld_bbe_sem_vec_shift_select_ss_Slot_f3_s1_ld_get,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f3_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f3_s1_ld_14_0_Slot_f3_s1_ld_get,
  Field_fld_f3_s1_ld_14_11_Slot_f3_s1_ld_get,
  Field_fld_f3_s1_ld_14_12_Slot_f3_s1_ld_get,
  Field_fld_f3_s1_ld_1_0_Slot_f3_s1_ld_get,
  Field_fld_f3_s1_ld_3_0_Slot_f3_s1_ld_get,
  Field_fld_f3_s1_ld_7_5_Slot_f3_s1_ld_get,
  Field_fld_f3_s1_ld_7_6_Slot_f3_s1_ld_get,
  Field_fld_f3_s1_ld_7_7_Slot_f3_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f3_s1_ld_set_field_fns[] = {
  Field_t_Slot_f3_s1_ld_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_f3_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f3_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f3_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f3_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_arr_s1_Slot_f3_s1_ld_set,
  Field_fld_bbe_sem_mov_i_imm_movint_Slot_f3_s1_ld_set,
  Field_fld_bbe_sem_mov_immmovvi_Slot_f3_s1_ld_set,
  0,
  Field_fld_bbe_sem_mov_vt_Slot_f3_s1_ld_set,
  0,
  0,
  Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f3_s1_ld_set,
  Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f3_s1_ld_set,
  Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f3_s1_ld_set,
  0,
  Field_fld_bbe_sem_vec_shift_select_iselvsni_Slot_f3_s1_ld_set,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f3_s1_ld_set,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f3_s1_ld_set,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f3_s1_ld_set,
  Field_fld_bbe_sem_vec_shift_select_ss_Slot_f3_s1_ld_set,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f3_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f3_s1_ld_14_0_Slot_f3_s1_ld_set,
  Field_fld_f3_s1_ld_14_11_Slot_f3_s1_ld_set,
  Field_fld_f3_s1_ld_14_12_Slot_f3_s1_ld_set,
  Field_fld_f3_s1_ld_1_0_Slot_f3_s1_ld_set,
  Field_fld_f3_s1_ld_3_0_Slot_f3_s1_ld_set,
  Field_fld_f3_s1_ld_7_5_Slot_f3_s1_ld_set,
  Field_fld_f3_s1_ld_7_6_Slot_f3_s1_ld_set,
  Field_fld_f3_s1_ld_7_7_Slot_f3_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f3_s2_alumul_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f3_s2_alumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_sr_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_mov_vt_Slot_f3_s2_alumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f3_s2_alumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_multiply_dspr_code_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_multiply_idx16_Slot_f3_s2_alumul_get,
  0,
  Field_fld_bbe_sem_multiply_idx8_Slot_f3_s2_alumul_get,
  0,
  Field_fld_bbe_sem_multiply_sr_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_multiply_vbr_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_multiply_vr_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_multiply_vs_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_multiply_wvrm2_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_multiply_wvt_Slot_f3_s2_alumul_get,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f3_s2_alumul_get,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f3_s2_alumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_opsel_Slot_f3_s2_alumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm6_Slot_f3_s2_alumul_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_wvr_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_multiply_wvsm2_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_ic_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_isel_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_ishfl_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvsm1_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_shift_packv_vr_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f3_s2_alumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f3_s2_alumul_10_10_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_10_2_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_10_4_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_10_5_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_10_7_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_15_15_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_19_0_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_19_10_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_19_14_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_19_15_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_19_16_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_19_17_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_1_0_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_2_0_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_2_2_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_3_3_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_7_3_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_7_4_Slot_f3_s2_alumul_get,
  Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_multiply_vt_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_sdmap_intlv_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_sdmap_negate_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_sdmap_phase_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_sdmap_vr_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_sdmap_vs_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_sdmap_vt_Slot_f3_s2_alumul_get,
  Field_fld_bbe_sem_vec_alu_scaleid1_Slot_f3_s2_alumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x24_Slot_f3_s2_alumul_get,
  Field_fld_radar_movewidesemantic_z40_Slot_f3_s2_alumul_get,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x40_Slot_f3_s2_alumul_get,
  Field_fld_radar_movewidesemantic_z24_Slot_f3_s2_alumul_get,
  0,
  0,
  Field_fld_radar_movewidesemantic_vb16_Slot_f3_s2_alumul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f3_s2_alumul_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f3_s2_alumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_sr_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_mov_vt_Slot_f3_s2_alumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f3_s2_alumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_multiply_dspr_code_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_multiply_idx16_Slot_f3_s2_alumul_set,
  0,
  Field_fld_bbe_sem_multiply_idx8_Slot_f3_s2_alumul_set,
  0,
  Field_fld_bbe_sem_multiply_sr_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_multiply_vbr_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_multiply_vr_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_multiply_vs_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_multiply_wvrm2_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_multiply_wvt_Slot_f3_s2_alumul_set,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f3_s2_alumul_set,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f3_s2_alumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_opsel_Slot_f3_s2_alumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm6_Slot_f3_s2_alumul_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_wvr_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_multiply_wvsm2_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_ic_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_isel_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_ishfl_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvsm1_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_shift_packv_vr_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f3_s2_alumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f3_s2_alumul_10_10_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_10_2_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_10_4_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_10_5_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_10_6_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_10_7_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_10_8_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_15_15_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_19_0_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_19_10_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_19_12_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_19_13_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_19_14_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_19_15_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_19_16_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_19_17_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_1_0_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_2_0_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_2_2_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_3_0_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_3_3_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_7_3_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_7_4_Slot_f3_s2_alumul_set,
  Field_fld_f3_s2_alumul_7_6_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_multiply_vt_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_sdmap_intlv_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_sdmap_negate_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_sdmap_phase_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_sdmap_vr_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_sdmap_vs_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_sdmap_vt_Slot_f3_s2_alumul_set,
  Field_fld_bbe_sem_vec_alu_scaleid1_Slot_f3_s2_alumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x24_Slot_f3_s2_alumul_set,
  Field_fld_radar_movewidesemantic_z40_Slot_f3_s2_alumul_set,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x40_Slot_f3_s2_alumul_set,
  Field_fld_radar_movewidesemantic_z24_Slot_f3_s2_alumul_set,
  0,
  0,
  Field_fld_radar_movewidesemantic_vb16_Slot_f3_s2_alumul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f3_s3_alu_get_field_fns[] = {
  Field_t_Slot_f3_s3_alu_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_f3_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f3_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f3_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f3_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_sr_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_mov_vt_Slot_f3_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f3_s3_alu_get,
  0,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f3_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f3_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ars_Slot_f3_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_opsel_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_poly_sa_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_poly_sl_Slot_f3_s3_alu_get,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f3_s3_alu_get,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_isel_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_selodd_Slot_f3_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_vs_Slot_f3_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_scaleid1_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_11_0_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_11_11_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_11_4_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_11_7_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_15_11_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_15_12_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_15_8_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_20_0_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_20_11_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_20_12_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_20_18_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_20_4_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_7_0_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_7_4_Slot_f3_s3_alu_get,
  Field_fld_f3_s3_alu_7_6_Slot_f3_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_x16_Slot_f3_s3_alu_get,
  0,
  0,
  Field_fld_radar_movesemantic_x24_Slot_f3_s3_alu_get,
  Field_fld_radar_movesemantic_z16_Slot_f3_s3_alu_get,
  0,
  Field_fld_f3_s3_alu_20_17_Slot_f3_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ival_Slot_f3_s3_alu_get,
  0,
  Field_fld_f3_s3_alu_4_3_Slot_f3_s3_alu_get,
  0,
  0,
  Field_fld_radar_movesemantic_ars_Slot_f3_s3_alu_get,
  Field_fld_radar_movesemantic_z24_Slot_f3_s3_alu_get,
  0,
  0,
  Field_fld_radar_movesemantic_vb16_Slot_f3_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f3_s3_alu_4_4_Slot_f3_s3_alu_get,
  0,
  0,
  Field_fld_radar_movesemantic_arr_Slot_f3_s3_alu_get,
  0,
  0,
  0,
  Field_fld_f3_s3_alu_11_5_Slot_f3_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f3_s3_alu_set_field_fns[] = {
  Field_t_Slot_f3_s3_alu_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_f3_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f3_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f3_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f3_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_sr_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_mov_vt_Slot_f3_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f3_s3_alu_set,
  0,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f3_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f3_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ars_Slot_f3_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_opsel_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_poly_sa_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_poly_sl_Slot_f3_s3_alu_set,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f3_s3_alu_set,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_isel_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_selodd_Slot_f3_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_vs_Slot_f3_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_scaleid1_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_11_0_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_11_11_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_11_4_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_11_7_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_11_8_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_15_11_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_15_12_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_15_8_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_20_0_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_20_11_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_20_12_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_20_16_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_20_18_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_20_19_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_20_4_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_3_0_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_7_0_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_7_4_Slot_f3_s3_alu_set,
  Field_fld_f3_s3_alu_7_6_Slot_f3_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_x16_Slot_f3_s3_alu_set,
  0,
  0,
  Field_fld_radar_movesemantic_x24_Slot_f3_s3_alu_set,
  Field_fld_radar_movesemantic_z16_Slot_f3_s3_alu_set,
  0,
  Field_fld_f3_s3_alu_20_17_Slot_f3_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ival_Slot_f3_s3_alu_set,
  0,
  Field_fld_f3_s3_alu_4_3_Slot_f3_s3_alu_set,
  0,
  0,
  Field_fld_radar_movesemantic_ars_Slot_f3_s3_alu_set,
  Field_fld_radar_movesemantic_z24_Slot_f3_s3_alu_set,
  0,
  0,
  Field_fld_radar_movesemantic_vb16_Slot_f3_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f3_s3_alu_4_4_Slot_f3_s3_alu_set,
  0,
  0,
  Field_fld_radar_movesemantic_arr_Slot_f3_s3_alu_set,
  0,
  0,
  0,
  Field_fld_f3_s3_alu_11_5_Slot_f3_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f3_s4_move_get_field_fns[] = {
  Field_t_Slot_f3_s4_move_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f3_s4_move_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_s2_select_i_Slot_f3_s4_move_get,
  Field_fld_bbe_sem_vec_s2_select_ic_Slot_f3_s4_move_get,
  Field_fld_bbe_sem_vec_s2_select_vr_Slot_f3_s4_move_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f3_s4_move_13_0_Slot_f3_s4_move_get,
  Field_fld_f3_s4_move_13_11_Slot_f3_s4_move_get,
  Field_fld_f3_s4_move_13_12_Slot_f3_s4_move_get,
  Field_fld_f3_s4_move_13_8_Slot_f3_s4_move_get,
  Field_fld_f3_s4_move_3_0_Slot_f3_s4_move_get,
  Field_fld_bbe_sem_vec_s2_select_i_imm4_Slot_f3_s4_move_get,
  Field_fld_bbe_sem_vec_s2_select_i_imm5_Slot_f3_s4_move_get,
  Field_fld_bbe_sem_vec_s2_select_vbt_Slot_f3_s4_move_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f3_s4_move_set_field_fns[] = {
  Field_t_Slot_f3_s4_move_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f3_s4_move_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_s2_select_i_Slot_f3_s4_move_set,
  Field_fld_bbe_sem_vec_s2_select_ic_Slot_f3_s4_move_set,
  Field_fld_bbe_sem_vec_s2_select_vr_Slot_f3_s4_move_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f3_s4_move_13_0_Slot_f3_s4_move_set,
  Field_fld_f3_s4_move_13_11_Slot_f3_s4_move_set,
  Field_fld_f3_s4_move_13_12_Slot_f3_s4_move_set,
  Field_fld_f3_s4_move_13_8_Slot_f3_s4_move_set,
  Field_fld_f3_s4_move_3_0_Slot_f3_s4_move_set,
  Field_fld_bbe_sem_vec_s2_select_i_imm4_Slot_f3_s4_move_set,
  Field_fld_bbe_sem_vec_s2_select_i_imm5_Slot_f3_s4_move_set,
  Field_fld_bbe_sem_vec_s2_select_vbt_Slot_f3_s4_move_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f4_s0_ldst_get_field_fns[] = {
  Field_t_Slot_f4_s0_ldst_get,
  0,
  0,
  0,
  Field_imm8_Slot_f4_s0_ldst_get,
  Field_s_Slot_f4_s0_ldst_get,
  Field_imm12b_Slot_f4_s0_ldst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f4_s0_ldst_get,
  0,
  0,
  0,
  0,
  0,
  Field_sal_Slot_f4_s0_ldst_get,
  Field_sargt_Slot_f4_s0_ldst_get,
  0,
  Field_sas_Slot_f4_s0_ldst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_i_bimm6x8_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f4_s0_ldst_get,
  0,
  Field_fld_bbe_sem_ld_st_uul_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_uus_Slot_f4_s0_ldst_get,
  0,
  Field_fld_bbe_sem_ld_st_valignr_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_vr_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_mov_vr_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f4_s0_ldst_get,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f4_s0_ldst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f4_s0_ldst_11_0_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_11_2_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_11_4_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_11_8_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_14_14_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_22_0_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_22_13_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_22_16_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_22_17_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_22_4_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_22_8_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_3_3_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_7_0_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_7_1_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_get,
  Field_fld_f4_s0_ldst_7_6_Slot_f4_s0_ldst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f4_s0_ldst_set_field_fns[] = {
  Field_t_Slot_f4_s0_ldst_set,
  0,
  0,
  0,
  Field_imm8_Slot_f4_s0_ldst_set,
  Field_s_Slot_f4_s0_ldst_set,
  Field_imm12b_Slot_f4_s0_ldst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f4_s0_ldst_set,
  0,
  0,
  0,
  0,
  0,
  Field_sal_Slot_f4_s0_ldst_set,
  Field_sargt_Slot_f4_s0_ldst_set,
  0,
  Field_sas_Slot_f4_s0_ldst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_i_bimm6x8_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f4_s0_ldst_set,
  0,
  Field_fld_bbe_sem_ld_st_uul_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_uus_Slot_f4_s0_ldst_set,
  0,
  Field_fld_bbe_sem_ld_st_valignr_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_vr_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_mov_vr_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f4_s0_ldst_set,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f4_s0_ldst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f4_s0_ldst_11_0_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_11_2_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_11_4_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_11_8_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_14_14_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_22_0_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_22_12_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_22_13_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_22_14_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_22_15_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_22_16_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_22_17_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_22_4_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_22_8_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_3_0_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_3_3_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_7_0_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_7_1_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_7_4_Slot_f4_s0_ldst_set,
  Field_fld_f4_s0_ldst_7_6_Slot_f4_s0_ldst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f4_s1_ldpkdiv_get_field_fns[] = {
  Field_t_Slot_f4_s1_ldpkdiv_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_f4_s1_ldpkdiv_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f4_s1_ldpkdiv_get,
  0,
  0,
  0,
  0,
  0,
  Field_sal_Slot_f4_s1_ldpkdiv_get,
  Field_sargt_Slot_f4_s1_ldpkdiv_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f4_s1_ldpkdiv_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f4_s1_ldpkdiv_get,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f4_s1_ldpkdiv_get,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f4_s1_ldpkdiv_get,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f4_s1_ldpkdiv_get,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f4_s1_ldpkdiv_get,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f4_s1_ldpkdiv_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f4_s1_ldpkdiv_get,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f4_s1_ldpkdiv_get,
  Field_fld_bbe_sem_ld_st_vr_Slot_f4_s1_ldpkdiv_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_arr_s1_Slot_f4_s1_ldpkdiv_get,
  Field_fld_bbe_sem_mov_i_imm_movint_Slot_f4_s1_ldpkdiv_get,
  Field_fld_bbe_sem_mov_immmovvi_Slot_f4_s1_ldpkdiv_get,
  Field_fld_bbe_sem_mov_sr_Slot_f4_s1_ldpkdiv_get,
  Field_fld_bbe_sem_mov_vt_Slot_f4_s1_ldpkdiv_get,
  Field_fld_bbe_sem_vbool_alu_ltr_immn_Slot_f4_s1_ldpkdiv_get,
  Field_fld_bbe_sem_vbool_alu_ltr_immn_2_Slot_f4_s1_ldpkdiv_get,
  Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f4_s1_ldpkdiv_get,
  Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f4_s1_ldpkdiv_get,
  Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f4_s1_ldpkdiv_get,
  Field_fld_bbe_sem_vec_shift_select_arr_Slot_f4_s1_ldpkdiv_get,
  0,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f4_s1_ldpkdiv_get,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f4_s1_ldpkdiv_get,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f4_s1_ldpkdiv_get,
  0,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f4_s1_ldpkdiv_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f4_s1_ldpkdiv_18_0_Slot_f4_s1_ldpkdiv_get,
  Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_get,
  Field_fld_f4_s1_ldpkdiv_18_13_Slot_f4_s1_ldpkdiv_get,
  Field_fld_f4_s1_ldpkdiv_18_8_Slot_f4_s1_ldpkdiv_get,
  Field_fld_f4_s1_ldpkdiv_3_0_Slot_f4_s1_ldpkdiv_get,
  Field_fld_f4_s1_ldpkdiv_3_2_Slot_f4_s1_ldpkdiv_get,
  Field_fld_f4_s1_ldpkdiv_3_3_Slot_f4_s1_ldpkdiv_get,
  Field_fld_f4_s1_ldpkdiv_7_0_Slot_f4_s1_ldpkdiv_get,
  Field_fld_f4_s1_ldpkdiv_7_3_Slot_f4_s1_ldpkdiv_get,
  Field_fld_f4_s1_ldpkdiv_7_4_Slot_f4_s1_ldpkdiv_get,
  Field_fld_f4_s1_ldpkdiv_7_5_Slot_f4_s1_ldpkdiv_get,
  Field_fld_f4_s1_ldpkdiv_7_6_Slot_f4_s1_ldpkdiv_get,
  Field_fld_f4_s1_ldpkdiv_7_7_Slot_f4_s1_ldpkdiv_get,
  Field_fld_f4_s1_ldpkdiv_9_5_Slot_f4_s1_ldpkdiv_get,
  Field_fld_f4_s1_ldpkdiv_9_9_Slot_f4_s1_ldpkdiv_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f4_s1_ldpkdiv_set_field_fns[] = {
  Field_t_Slot_f4_s1_ldpkdiv_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_f4_s1_ldpkdiv_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f4_s1_ldpkdiv_set,
  0,
  0,
  0,
  0,
  0,
  Field_sal_Slot_f4_s1_ldpkdiv_set,
  Field_sargt_Slot_f4_s1_ldpkdiv_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f4_s1_ldpkdiv_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f4_s1_ldpkdiv_set,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f4_s1_ldpkdiv_set,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f4_s1_ldpkdiv_set,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f4_s1_ldpkdiv_set,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f4_s1_ldpkdiv_set,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f4_s1_ldpkdiv_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f4_s1_ldpkdiv_set,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f4_s1_ldpkdiv_set,
  Field_fld_bbe_sem_ld_st_vr_Slot_f4_s1_ldpkdiv_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_arr_s1_Slot_f4_s1_ldpkdiv_set,
  Field_fld_bbe_sem_mov_i_imm_movint_Slot_f4_s1_ldpkdiv_set,
  Field_fld_bbe_sem_mov_immmovvi_Slot_f4_s1_ldpkdiv_set,
  Field_fld_bbe_sem_mov_sr_Slot_f4_s1_ldpkdiv_set,
  Field_fld_bbe_sem_mov_vt_Slot_f4_s1_ldpkdiv_set,
  Field_fld_bbe_sem_vbool_alu_ltr_immn_Slot_f4_s1_ldpkdiv_set,
  Field_fld_bbe_sem_vbool_alu_ltr_immn_2_Slot_f4_s1_ldpkdiv_set,
  Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f4_s1_ldpkdiv_set,
  Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f4_s1_ldpkdiv_set,
  Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f4_s1_ldpkdiv_set,
  Field_fld_bbe_sem_vec_shift_select_arr_Slot_f4_s1_ldpkdiv_set,
  0,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f4_s1_ldpkdiv_set,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f4_s1_ldpkdiv_set,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f4_s1_ldpkdiv_set,
  0,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f4_s1_ldpkdiv_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f4_s1_ldpkdiv_18_0_Slot_f4_s1_ldpkdiv_set,
  Field_fld_f4_s1_ldpkdiv_18_12_Slot_f4_s1_ldpkdiv_set,
  Field_fld_f4_s1_ldpkdiv_18_13_Slot_f4_s1_ldpkdiv_set,
  Field_fld_f4_s1_ldpkdiv_18_8_Slot_f4_s1_ldpkdiv_set,
  Field_fld_f4_s1_ldpkdiv_3_0_Slot_f4_s1_ldpkdiv_set,
  Field_fld_f4_s1_ldpkdiv_3_2_Slot_f4_s1_ldpkdiv_set,
  Field_fld_f4_s1_ldpkdiv_3_3_Slot_f4_s1_ldpkdiv_set,
  Field_fld_f4_s1_ldpkdiv_7_0_Slot_f4_s1_ldpkdiv_set,
  Field_fld_f4_s1_ldpkdiv_7_3_Slot_f4_s1_ldpkdiv_set,
  Field_fld_f4_s1_ldpkdiv_7_4_Slot_f4_s1_ldpkdiv_set,
  Field_fld_f4_s1_ldpkdiv_7_5_Slot_f4_s1_ldpkdiv_set,
  Field_fld_f4_s1_ldpkdiv_7_6_Slot_f4_s1_ldpkdiv_set,
  Field_fld_f4_s1_ldpkdiv_7_7_Slot_f4_s1_ldpkdiv_set,
  Field_fld_f4_s1_ldpkdiv_9_5_Slot_f4_s1_ldpkdiv_set,
  Field_fld_f4_s1_ldpkdiv_9_9_Slot_f4_s1_ldpkdiv_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f4_s2_mul_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f4_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_multiply_dspr_code_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_multiply_idx16_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_multiply_idx2_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_multiply_idx8_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_multiply_mvt_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_multiply_sr_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_multiply_vbr_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_multiply_vr_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_multiply_vs_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_multiply_wvrm2_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_multiply_wvt_Slot_f4_s2_mul_get,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f4_s2_mul_get,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f4_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f4_s2_mul_11_11_Slot_f4_s2_mul_get,
  Field_fld_f4_s2_mul_13_8_Slot_f4_s2_mul_get,
  Field_fld_f4_s2_mul_16_11_Slot_f4_s2_mul_get,
  Field_fld_f4_s2_mul_16_12_Slot_f4_s2_mul_get,
  Field_fld_f4_s2_mul_16_13_Slot_f4_s2_mul_get,
  Field_fld_f4_s2_mul_16_2_Slot_f4_s2_mul_get,
  Field_fld_f4_s2_mul_16_4_Slot_f4_s2_mul_get,
  Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_get,
  Field_fld_f4_s2_mul_16_9_Slot_f4_s2_mul_get,
  Field_fld_f4_s2_mul_20_0_Slot_f4_s2_mul_get,
  Field_fld_f4_s2_mul_20_17_Slot_f4_s2_mul_get,
  Field_fld_f4_s2_mul_20_18_Slot_f4_s2_mul_get,
  Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_get,
  Field_fld_f4_s2_mul_3_0_Slot_f4_s2_mul_get,
  Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_get,
  Field_fld_f4_s2_mul_3_3_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_multiply_sre1_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_multiply_sse1_Slot_f4_s2_mul_get,
  Field_fld_bbe_sem_multiply_st_Slot_f4_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x24_Slot_f4_s2_mul_get,
  Field_fld_radar_movewidesemantic_z40_Slot_f4_s2_mul_get,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x40_Slot_f4_s2_mul_get,
  Field_fld_radar_movewidesemantic_z24_Slot_f4_s2_mul_get,
  Field_fld_f4_s2_mul_16_7_Slot_f4_s2_mul_get,
  0,
  Field_fld_radar_movewidesemantic_vb16_Slot_f4_s2_mul_get,
  0,
  0,
  0,
  Field_fld_f4_s2_mul_7_7_Slot_f4_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f4_s2_mul_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f4_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_multiply_dspr_code_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_multiply_idx16_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_multiply_idx2_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_multiply_idx8_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_multiply_mvt_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_multiply_sr_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_multiply_vbr_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_multiply_vr_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_multiply_vs_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_multiply_wvrm2_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_multiply_wvt_Slot_f4_s2_mul_set,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f4_s2_mul_set,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f4_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f4_s2_mul_11_11_Slot_f4_s2_mul_set,
  Field_fld_f4_s2_mul_13_8_Slot_f4_s2_mul_set,
  Field_fld_f4_s2_mul_16_11_Slot_f4_s2_mul_set,
  Field_fld_f4_s2_mul_16_12_Slot_f4_s2_mul_set,
  Field_fld_f4_s2_mul_16_13_Slot_f4_s2_mul_set,
  Field_fld_f4_s2_mul_16_2_Slot_f4_s2_mul_set,
  Field_fld_f4_s2_mul_16_4_Slot_f4_s2_mul_set,
  Field_fld_f4_s2_mul_16_8_Slot_f4_s2_mul_set,
  Field_fld_f4_s2_mul_16_9_Slot_f4_s2_mul_set,
  Field_fld_f4_s2_mul_20_0_Slot_f4_s2_mul_set,
  Field_fld_f4_s2_mul_20_17_Slot_f4_s2_mul_set,
  Field_fld_f4_s2_mul_20_18_Slot_f4_s2_mul_set,
  Field_fld_f4_s2_mul_20_19_Slot_f4_s2_mul_set,
  Field_fld_f4_s2_mul_3_0_Slot_f4_s2_mul_set,
  Field_fld_f4_s2_mul_3_2_Slot_f4_s2_mul_set,
  Field_fld_f4_s2_mul_3_3_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_multiply_sre1_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_multiply_sse1_Slot_f4_s2_mul_set,
  Field_fld_bbe_sem_multiply_st_Slot_f4_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x24_Slot_f4_s2_mul_set,
  Field_fld_radar_movewidesemantic_z40_Slot_f4_s2_mul_set,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x40_Slot_f4_s2_mul_set,
  Field_fld_radar_movewidesemantic_z24_Slot_f4_s2_mul_set,
  Field_fld_f4_s2_mul_16_7_Slot_f4_s2_mul_set,
  0,
  Field_fld_radar_movewidesemantic_vb16_Slot_f4_s2_mul_set,
  0,
  0,
  0,
  Field_fld_f4_s2_mul_7_7_Slot_f4_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f4_s3_alu_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  Field_s_Slot_f4_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f4_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_sr_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_mov_vt_Slot_f4_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_arr_Slot_f4_s3_alu_get,
  0,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ss_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f4_s3_alu_get,
  0,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f4_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f4_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ars_Slot_f4_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_opsel_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_poly_sa_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_poly_sl_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_sel_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_sr_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_st_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_radd_rminmax_vbr_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_radd_rminmax_vbt_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_radd_rminmax_vr_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_radd_rminmax_vt_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_isel_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_selodd_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_vs_Slot_f4_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_selmaxidx_arr_Slot_f4_s3_alu_get,
  Field_fld_bbe_selmaxidx_itlv_Slot_f4_s3_alu_get,
  Field_fld_bbe_selmaxidx_vbr_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_11_0_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_11_11_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_11_4_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_11_7_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_11_9_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_15_0_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_15_11_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_15_12_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_15_13_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_15_14_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_15_4_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_15_5_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_15_8_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_15_9_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_21_0_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_21_11_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_21_12_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_21_14_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_21_17_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_21_18_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_21_4_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_21_8_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_6_0_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_7_4_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_7_6_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_7_7_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_divide_vr_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_divide_vs_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_divide_vt_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_divide_wvr_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_dualpeak_arr_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_dualpeak_sa_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_dualpeak_vbr_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_dualpeak_vbt_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_dualpeak_vr_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_dualpeak_vs_Slot_f4_s3_alu_get,
  Field_fld_bbe_sem_dualpeak_wvr_Slot_f4_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_x16_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_12_8_Slot_f4_s3_alu_get,
  0,
  Field_fld_radar_movesemantic_x24_Slot_f4_s3_alu_get,
  Field_fld_radar_movesemantic_z16_Slot_f4_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ival_Slot_f4_s3_alu_get,
  Field_fld_f4_s3_alu_12_7_Slot_f4_s3_alu_get,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ars_Slot_f4_s3_alu_get,
  Field_fld_radar_movesemantic_z24_Slot_f4_s3_alu_get,
  0,
  Field_fld_f4_s3_alu_12_4_Slot_f4_s3_alu_get,
  Field_fld_radar_movesemantic_vb16_Slot_f4_s3_alu_get,
  0,
  0,
  0,
  0,
  Field_fld_f4_s3_alu_12_11_Slot_f4_s3_alu_get,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_arr_Slot_f4_s3_alu_get,
  0,
  0,
  Field_fld_f4_s3_alu_21_13_Slot_f4_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f4_s3_alu_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  Field_s_Slot_f4_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f4_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_sr_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_mov_vt_Slot_f4_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_arr_Slot_f4_s3_alu_set,
  0,
  Field_fld_bbe_sem_vec_shift_select_ishflvsni_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_sr2_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ss_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f4_s3_alu_set,
  0,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f4_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f4_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ars_Slot_f4_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_opsel_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_poly_sa_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_poly_sl_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_sel_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_sr_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_st_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_radd_rminmax_vbr_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_radd_rminmax_vbt_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_radd_rminmax_vr_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_radd_rminmax_vt_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_isel_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_selodd_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_vs_Slot_f4_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_selmaxidx_arr_Slot_f4_s3_alu_set,
  Field_fld_bbe_selmaxidx_itlv_Slot_f4_s3_alu_set,
  Field_fld_bbe_selmaxidx_vbr_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_11_0_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_11_11_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_11_4_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_11_7_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_11_8_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_11_9_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_15_0_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_15_11_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_15_12_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_15_13_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_15_14_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_15_4_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_15_5_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_15_8_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_15_9_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_21_0_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_21_11_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_21_12_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_21_14_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_21_16_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_21_17_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_21_18_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_21_19_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_21_4_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_21_8_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_3_0_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_6_0_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_7_0_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_7_4_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_7_6_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_7_7_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_divide_vr_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_divide_vs_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_divide_vt_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_divide_wvr_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_dualpeak_arr_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_dualpeak_sa_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_dualpeak_vbr_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_dualpeak_vbt_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_dualpeak_vr_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_dualpeak_vs_Slot_f4_s3_alu_set,
  Field_fld_bbe_sem_dualpeak_wvr_Slot_f4_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_x16_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_12_8_Slot_f4_s3_alu_set,
  0,
  Field_fld_radar_movesemantic_x24_Slot_f4_s3_alu_set,
  Field_fld_radar_movesemantic_z16_Slot_f4_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ival_Slot_f4_s3_alu_set,
  Field_fld_f4_s3_alu_12_7_Slot_f4_s3_alu_set,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ars_Slot_f4_s3_alu_set,
  Field_fld_radar_movesemantic_z24_Slot_f4_s3_alu_set,
  0,
  Field_fld_f4_s3_alu_12_4_Slot_f4_s3_alu_set,
  Field_fld_radar_movesemantic_vb16_Slot_f4_s3_alu_set,
  0,
  0,
  0,
  0,
  Field_fld_f4_s3_alu_12_11_Slot_f4_s3_alu_set,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_arr_Slot_f4_s3_alu_set,
  0,
  0,
  Field_fld_f4_s3_alu_21_13_Slot_f4_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f6_s0_st_get_field_fns[] = {
  Field_t_Slot_f6_s0_st_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_f6_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f6_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  Field_sal_Slot_f6_s0_st_get,
  Field_sargt_Slot_f6_s0_st_get,
  0,
  Field_sas_Slot_f6_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f6_s0_st_get,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f6_s0_st_get,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f6_s0_st_get,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f6_s0_st_get,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f6_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f6_s0_st_get,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f6_s0_st_get,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f6_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f6_s0_st_18_0_Slot_f6_s0_st_get,
  Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_get,
  Field_fld_f6_s0_st_18_13_Slot_f6_s0_st_get,
  Field_fld_f6_s0_st_18_14_Slot_f6_s0_st_get,
  Field_fld_f6_s0_st_18_15_Slot_f6_s0_st_get,
  Field_fld_f6_s0_st_18_16_Slot_f6_s0_st_get,
  Field_fld_f6_s0_st_18_4_Slot_f6_s0_st_get,
  Field_fld_f6_s0_st_18_8_Slot_f6_s0_st_get,
  Field_fld_f6_s0_st_3_0_Slot_f6_s0_st_get,
  Field_fld_f6_s0_st_6_4_Slot_f6_s0_st_get,
  Field_fld_f6_s0_st_7_0_Slot_f6_s0_st_get,
  Field_fld_f6_s0_st_7_1_Slot_f6_s0_st_get,
  Field_fld_f6_s0_st_7_4_Slot_f6_s0_st_get,
  Field_fld_f6_s0_st_7_7_Slot_f6_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f6_s0_st_get,
  Field_fld_radar_loadstoresemantic_ars_Slot_f6_s0_st_get,
  0,
  Field_fld_radar_loadstoresemantic_offsetn_Slot_f6_s0_st_get,
  Field_fld_radar_loadstoresemantic_x24_Slot_f6_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f6_s0_st_set_field_fns[] = {
  Field_t_Slot_f6_s0_st_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_f6_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f6_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  Field_sal_Slot_f6_s0_st_set,
  Field_sargt_Slot_f6_s0_st_set,
  0,
  Field_sas_Slot_f6_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f6_s0_st_set,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f6_s0_st_set,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f6_s0_st_set,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f6_s0_st_set,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f6_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f6_s0_st_set,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f6_s0_st_set,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f6_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f6_s0_st_18_0_Slot_f6_s0_st_set,
  Field_fld_f6_s0_st_18_12_Slot_f6_s0_st_set,
  Field_fld_f6_s0_st_18_13_Slot_f6_s0_st_set,
  Field_fld_f6_s0_st_18_14_Slot_f6_s0_st_set,
  Field_fld_f6_s0_st_18_15_Slot_f6_s0_st_set,
  Field_fld_f6_s0_st_18_16_Slot_f6_s0_st_set,
  Field_fld_f6_s0_st_18_4_Slot_f6_s0_st_set,
  Field_fld_f6_s0_st_18_8_Slot_f6_s0_st_set,
  Field_fld_f6_s0_st_3_0_Slot_f6_s0_st_set,
  Field_fld_f6_s0_st_6_4_Slot_f6_s0_st_set,
  Field_fld_f6_s0_st_7_0_Slot_f6_s0_st_set,
  Field_fld_f6_s0_st_7_1_Slot_f6_s0_st_set,
  Field_fld_f6_s0_st_7_4_Slot_f6_s0_st_set,
  Field_fld_f6_s0_st_7_7_Slot_f6_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f6_s0_st_set,
  Field_fld_radar_loadstoresemantic_ars_Slot_f6_s0_st_set,
  0,
  Field_fld_radar_loadstoresemantic_offsetn_Slot_f6_s0_st_set,
  Field_fld_radar_loadstoresemantic_x24_Slot_f6_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f6_s1_ldpk_get_field_fns[] = {
  Field_t_Slot_f6_s1_ldpk_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_f6_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f6_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f6_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f6_s1_ldpk_get,
  0,
  Field_fld_bbe_sem_ld_st_uul_Slot_f6_s1_ldpk_get,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f6_s1_ldpk_get,
  Field_fld_bbe_sem_ld_st_vr_Slot_f6_s1_ldpk_get,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f6_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_arr_s1_Slot_f6_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f6_s1_ldpk_get,
  0,
  Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f6_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f6_s1_ldpk_get,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f6_s1_ldpk_get,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f6_s1_ldpk_get,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f6_s1_ldpk_get,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f6_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f6_s1_ldpk_11_4_Slot_f6_s1_ldpk_get,
  Field_fld_f6_s1_ldpk_11_8_Slot_f6_s1_ldpk_get,
  Field_fld_f6_s1_ldpk_16_0_Slot_f6_s1_ldpk_get,
  Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_get,
  Field_fld_f6_s1_ldpk_16_14_Slot_f6_s1_ldpk_get,
  Field_fld_f6_s1_ldpk_16_8_Slot_f6_s1_ldpk_get,
  Field_fld_f6_s1_ldpk_2_0_Slot_f6_s1_ldpk_get,
  Field_fld_f6_s1_ldpk_7_2_Slot_f6_s1_ldpk_get,
  Field_fld_f6_s1_ldpk_7_4_Slot_f6_s1_ldpk_get,
  Field_fld_f6_s1_ldpk_7_5_Slot_f6_s1_ldpk_get,
  Field_fld_f6_s1_ldpk_7_7_Slot_f6_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f6_s1_ldpk_get,
  Field_fld_radar_loadstoresemantic_ars_Slot_f6_s1_ldpk_get,
  Field_fld_radar_loadstoresemantic_z24_Slot_f6_s1_ldpk_get,
  0,
  0,
  0,
  Field_fld_f6_s1_ldpk_16_13_Slot_f6_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x40_Slot_f6_s1_ldpk_get,
  Field_fld_radar_movewidesemantic_z24_Slot_f6_s1_ldpk_get,
  0,
  0,
  Field_fld_radar_movewidesemantic_vb16_Slot_f6_s1_ldpk_get,
  0,
  0,
  Field_fld_f6_s1_ldpk_2_2_Slot_f6_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f6_s1_ldpk_set_field_fns[] = {
  Field_t_Slot_f6_s1_ldpk_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_f6_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f6_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f6_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f6_s1_ldpk_set,
  0,
  Field_fld_bbe_sem_ld_st_uul_Slot_f6_s1_ldpk_set,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f6_s1_ldpk_set,
  Field_fld_bbe_sem_ld_st_vr_Slot_f6_s1_ldpk_set,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f6_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_arr_s1_Slot_f6_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f6_s1_ldpk_set,
  0,
  Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f6_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f6_s1_ldpk_set,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f6_s1_ldpk_set,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f6_s1_ldpk_set,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f6_s1_ldpk_set,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f6_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f6_s1_ldpk_11_4_Slot_f6_s1_ldpk_set,
  Field_fld_f6_s1_ldpk_11_8_Slot_f6_s1_ldpk_set,
  Field_fld_f6_s1_ldpk_16_0_Slot_f6_s1_ldpk_set,
  Field_fld_f6_s1_ldpk_16_12_Slot_f6_s1_ldpk_set,
  Field_fld_f6_s1_ldpk_16_14_Slot_f6_s1_ldpk_set,
  Field_fld_f6_s1_ldpk_16_8_Slot_f6_s1_ldpk_set,
  Field_fld_f6_s1_ldpk_2_0_Slot_f6_s1_ldpk_set,
  Field_fld_f6_s1_ldpk_7_2_Slot_f6_s1_ldpk_set,
  Field_fld_f6_s1_ldpk_7_4_Slot_f6_s1_ldpk_set,
  Field_fld_f6_s1_ldpk_7_5_Slot_f6_s1_ldpk_set,
  Field_fld_f6_s1_ldpk_7_7_Slot_f6_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f6_s1_ldpk_set,
  Field_fld_radar_loadstoresemantic_ars_Slot_f6_s1_ldpk_set,
  Field_fld_radar_loadstoresemantic_z24_Slot_f6_s1_ldpk_set,
  0,
  0,
  0,
  Field_fld_f6_s1_ldpk_16_13_Slot_f6_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x40_Slot_f6_s1_ldpk_set,
  Field_fld_radar_movewidesemantic_z24_Slot_f6_s1_ldpk_set,
  0,
  0,
  Field_fld_radar_movewidesemantic_vb16_Slot_f6_s1_ldpk_set,
  0,
  0,
  Field_fld_f6_s1_ldpk_2_2_Slot_f6_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f6_s2_mul_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  Field_s_Slot_f6_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f6_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f6_s2_mul_get,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_mvt_Slot_f6_s2_mul_get,
  Field_fld_bbe_sem_multiply_sr_Slot_f6_s2_mul_get,
  0,
  Field_fld_bbe_sem_multiply_vr_Slot_f6_s2_mul_get,
  Field_fld_bbe_sem_multiply_vs_Slot_f6_s2_mul_get,
  Field_fld_bbe_sem_multiply_wvrm2_Slot_f6_s2_mul_get,
  Field_fld_bbe_sem_multiply_wvt_Slot_f6_s2_mul_get,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f6_s2_mul_get,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f6_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f6_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f6_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f6_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f6_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f6_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f6_s2_mul_11_10_Slot_f6_s2_mul_get,
  Field_fld_f6_s2_mul_11_6_Slot_f6_s2_mul_get,
  Field_fld_f6_s2_mul_16_0_Slot_f6_s2_mul_get,
  Field_fld_f6_s2_mul_16_13_Slot_f6_s2_mul_get,
  Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_get,
  Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_get,
  Field_fld_f6_s2_mul_3_1_Slot_f6_s2_mul_get,
  Field_fld_f6_s2_mul_3_3_Slot_f6_s2_mul_get,
  Field_fld_f6_s2_mul_7_0_Slot_f6_s2_mul_get,
  Field_fld_f6_s2_mul_7_5_Slot_f6_s2_mul_get,
  Field_fld_f6_s2_mul_7_6_Slot_f6_s2_mul_get,
  Field_fld_f6_s2_mul_7_7_Slot_f6_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f6_s2_mul_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  Field_s_Slot_f6_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f6_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f6_s2_mul_set,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_mvt_Slot_f6_s2_mul_set,
  Field_fld_bbe_sem_multiply_sr_Slot_f6_s2_mul_set,
  0,
  Field_fld_bbe_sem_multiply_vr_Slot_f6_s2_mul_set,
  Field_fld_bbe_sem_multiply_vs_Slot_f6_s2_mul_set,
  Field_fld_bbe_sem_multiply_wvrm2_Slot_f6_s2_mul_set,
  Field_fld_bbe_sem_multiply_wvt_Slot_f6_s2_mul_set,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f6_s2_mul_set,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f6_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f6_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f6_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f6_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f6_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f6_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f6_s2_mul_11_10_Slot_f6_s2_mul_set,
  Field_fld_f6_s2_mul_11_6_Slot_f6_s2_mul_set,
  Field_fld_f6_s2_mul_16_0_Slot_f6_s2_mul_set,
  Field_fld_f6_s2_mul_16_13_Slot_f6_s2_mul_set,
  Field_fld_f6_s2_mul_16_14_Slot_f6_s2_mul_set,
  Field_fld_f6_s2_mul_3_0_Slot_f6_s2_mul_set,
  Field_fld_f6_s2_mul_3_1_Slot_f6_s2_mul_set,
  Field_fld_f6_s2_mul_3_3_Slot_f6_s2_mul_set,
  Field_fld_f6_s2_mul_7_0_Slot_f6_s2_mul_set,
  Field_fld_f6_s2_mul_7_5_Slot_f6_s2_mul_set,
  Field_fld_f6_s2_mul_7_6_Slot_f6_s2_mul_set,
  Field_fld_f6_s2_mul_7_7_Slot_f6_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f6_s3_alufirfft_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  Field_s_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f6_s3_alufirfft_get,
  0,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f6_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f6_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f6_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f6_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f6_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f6_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f6_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f6_s3_alufirfft_get,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_vs_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_get,
  Field_fld_f6_s3_alufirfft_21_0_Slot_f6_s3_alufirfft_get,
  Field_fld_f6_s3_alufirfft_21_10_Slot_f6_s3_alufirfft_get,
  Field_fld_f6_s3_alufirfft_21_11_Slot_f6_s3_alufirfft_get,
  Field_fld_f6_s3_alufirfft_21_12_Slot_f6_s3_alufirfft_get,
  Field_fld_f6_s3_alufirfft_21_16_Slot_f6_s3_alufirfft_get,
  Field_fld_f6_s3_alufirfft_21_17_Slot_f6_s3_alufirfft_get,
  Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_get,
  Field_fld_f6_s3_alufirfft_21_20_Slot_f6_s3_alufirfft_get,
  Field_fld_f6_s3_alufirfft_21_8_Slot_f6_s3_alufirfft_get,
  Field_fld_f6_s3_alufirfft_7_0_Slot_f6_s3_alufirfft_get,
  Field_fld_f6_s3_alufirfft_7_4_Slot_f6_s3_alufirfft_get,
  Field_fld_f6_s3_alufirfft_7_7_Slot_f6_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_alu_vu_Slot_f6_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_shift_select_slct_Slot_f6_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_shift_select_slct_h_Slot_f6_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_shift_select_vu_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_alusem_y24_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  Field_fld_radar_alusem_x24_Slot_f6_s3_alufirfft_get,
  Field_fld_radar_alusem_z24_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_redopssem_x24_Slot_f6_s3_alufirfft_get,
  Field_fld_radar_redopssem_z24_Slot_f6_s3_alufirfft_get,
  0,
  Field_fld_radar_redopssem_vb16_Slot_f6_s3_alufirfft_get,
  0,
  Field_fld_radar_alusem_vs16_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  Field_fld_f6_s3_alufirfft_21_9_Slot_f6_s3_alufirfft_get,
  0,
  Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_get,
  Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_get,
  0,
  Field_fld_radar_movesemantic_x16_Slot_f6_s3_alufirfft_get,
  0,
  0,
  Field_fld_radar_movesemantic_x24_Slot_f6_s3_alufirfft_get,
  Field_fld_radar_movesemantic_z16_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f6_s3_alufirfft_21_18_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ival_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ars_Slot_f6_s3_alufirfft_get,
  Field_fld_radar_movesemantic_z24_Slot_f6_s3_alufirfft_get,
  Field_fld_f6_s3_alufirfft_10_8_Slot_f6_s3_alufirfft_get,
  0,
  Field_fld_radar_movesemantic_vb16_Slot_f6_s3_alufirfft_get,
  0,
  0,
  Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_get,
  Field_fld_f6_s3_alufirfft_10_9_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_arr_Slot_f6_s3_alufirfft_get,
  0,
  Field_fld_f6_s3_alufirfft_8_7_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  Field_fld_radar_shiftsemantic_svalu_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  Field_fld_radar_shiftsemantic_sval_Slot_f6_s3_alufirfft_get,
  Field_fld_radar_shiftsemantic_x24_Slot_f6_s3_alufirfft_get,
  Field_fld_radar_shiftsemantic_z24_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  Field_fld_radar_shiftsemantic_vs16_Slot_f6_s3_alufirfft_get,
  0,
  0,
  Field_fld_f6_s3_alufirfft_3_3_Slot_f6_s3_alufirfft_get,
  Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_comparesem_y24_Slot_f6_s3_alufirfft_get,
  Field_fld_radar_comparesem_x24_Slot_f6_s3_alufirfft_get,
  Field_fld_radar_comparesem_vbz16_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  Field_fld_f6_s3_alufirfft_11_11_Slot_f6_s3_alufirfft_get,
  Field_fld_f6_s3_alufirfft_16_13_Slot_f6_s3_alufirfft_get,
  0,
  Field_fld_f6_s3_alufirfft_15_13_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  Field_fld_f6_s3_alufirfft_11_9_Slot_f6_s3_alufirfft_get,
  0,
  Field_fld_radar_comparesem_vb16_Slot_f6_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f6_s3_alufirfft_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  Field_s_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f6_s3_alufirfft_set,
  0,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f6_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f6_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f6_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f6_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f6_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f6_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f6_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f6_s3_alufirfft_set,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_vs_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f6_s3_alufirfft_15_12_Slot_f6_s3_alufirfft_set,
  Field_fld_f6_s3_alufirfft_21_0_Slot_f6_s3_alufirfft_set,
  Field_fld_f6_s3_alufirfft_21_10_Slot_f6_s3_alufirfft_set,
  Field_fld_f6_s3_alufirfft_21_11_Slot_f6_s3_alufirfft_set,
  Field_fld_f6_s3_alufirfft_21_12_Slot_f6_s3_alufirfft_set,
  Field_fld_f6_s3_alufirfft_21_16_Slot_f6_s3_alufirfft_set,
  Field_fld_f6_s3_alufirfft_21_17_Slot_f6_s3_alufirfft_set,
  Field_fld_f6_s3_alufirfft_21_19_Slot_f6_s3_alufirfft_set,
  Field_fld_f6_s3_alufirfft_21_20_Slot_f6_s3_alufirfft_set,
  Field_fld_f6_s3_alufirfft_21_8_Slot_f6_s3_alufirfft_set,
  Field_fld_f6_s3_alufirfft_7_0_Slot_f6_s3_alufirfft_set,
  Field_fld_f6_s3_alufirfft_7_4_Slot_f6_s3_alufirfft_set,
  Field_fld_f6_s3_alufirfft_7_7_Slot_f6_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_alu_vu_Slot_f6_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_shift_select_slct_Slot_f6_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_shift_select_slct_h_Slot_f6_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_shift_select_vu_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_alusem_y24_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  Field_fld_radar_alusem_x24_Slot_f6_s3_alufirfft_set,
  Field_fld_radar_alusem_z24_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_redopssem_x24_Slot_f6_s3_alufirfft_set,
  Field_fld_radar_redopssem_z24_Slot_f6_s3_alufirfft_set,
  0,
  Field_fld_radar_redopssem_vb16_Slot_f6_s3_alufirfft_set,
  0,
  Field_fld_radar_alusem_vs16_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  Field_fld_f6_s3_alufirfft_21_9_Slot_f6_s3_alufirfft_set,
  0,
  Field_fld_f6_s3_alufirfft_3_0_Slot_f6_s3_alufirfft_set,
  Field_fld_f6_s3_alufirfft_15_14_Slot_f6_s3_alufirfft_set,
  0,
  Field_fld_radar_movesemantic_x16_Slot_f6_s3_alufirfft_set,
  0,
  0,
  Field_fld_radar_movesemantic_x24_Slot_f6_s3_alufirfft_set,
  Field_fld_radar_movesemantic_z16_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f6_s3_alufirfft_21_18_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ival_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ars_Slot_f6_s3_alufirfft_set,
  Field_fld_radar_movesemantic_z24_Slot_f6_s3_alufirfft_set,
  Field_fld_f6_s3_alufirfft_10_8_Slot_f6_s3_alufirfft_set,
  0,
  Field_fld_radar_movesemantic_vb16_Slot_f6_s3_alufirfft_set,
  0,
  0,
  Field_fld_f6_s3_alufirfft_6_4_Slot_f6_s3_alufirfft_set,
  Field_fld_f6_s3_alufirfft_10_9_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_arr_Slot_f6_s3_alufirfft_set,
  0,
  Field_fld_f6_s3_alufirfft_8_7_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  Field_fld_radar_shiftsemantic_svalu_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  Field_fld_radar_shiftsemantic_sval_Slot_f6_s3_alufirfft_set,
  Field_fld_radar_shiftsemantic_x24_Slot_f6_s3_alufirfft_set,
  Field_fld_radar_shiftsemantic_z24_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  Field_fld_radar_shiftsemantic_vs16_Slot_f6_s3_alufirfft_set,
  0,
  0,
  Field_fld_f6_s3_alufirfft_3_3_Slot_f6_s3_alufirfft_set,
  Field_fld_f6_s3_alufirfft_8_8_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_comparesem_y24_Slot_f6_s3_alufirfft_set,
  Field_fld_radar_comparesem_x24_Slot_f6_s3_alufirfft_set,
  Field_fld_radar_comparesem_vbz16_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  Field_fld_f6_s3_alufirfft_11_11_Slot_f6_s3_alufirfft_set,
  Field_fld_f6_s3_alufirfft_16_13_Slot_f6_s3_alufirfft_set,
  0,
  Field_fld_f6_s3_alufirfft_15_13_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  Field_fld_f6_s3_alufirfft_11_9_Slot_f6_s3_alufirfft_set,
  0,
  Field_fld_radar_comparesem_vb16_Slot_f6_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f6_s4_move_get_field_fns[] = {
  Field_t_Slot_f6_s4_move_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f6_s4_move_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_s2_select_i_Slot_f6_s4_move_get,
  Field_fld_bbe_sem_vec_s2_select_ic_Slot_f6_s4_move_get,
  Field_fld_bbe_sem_vec_s2_select_vr_Slot_f6_s4_move_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f6_s4_move_12_0_Slot_f6_s4_move_get,
  Field_fld_f6_s4_move_12_11_Slot_f6_s4_move_get,
  Field_fld_f6_s4_move_12_12_Slot_f6_s4_move_get,
  Field_fld_f6_s4_move_12_8_Slot_f6_s4_move_get,
  Field_fld_f6_s4_move_3_0_Slot_f6_s4_move_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f6_s4_move_set_field_fns[] = {
  Field_t_Slot_f6_s4_move_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f6_s4_move_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_s2_select_i_Slot_f6_s4_move_set,
  Field_fld_bbe_sem_vec_s2_select_ic_Slot_f6_s4_move_set,
  Field_fld_bbe_sem_vec_s2_select_vr_Slot_f6_s4_move_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f6_s4_move_12_0_Slot_f6_s4_move_set,
  Field_fld_f6_s4_move_12_11_Slot_f6_s4_move_set,
  Field_fld_f6_s4_move_12_12_Slot_f6_s4_move_set,
  Field_fld_f6_s4_move_12_8_Slot_f6_s4_move_set,
  Field_fld_f6_s4_move_3_0_Slot_f6_s4_move_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f11_s0_ldstalu_get_field_fns[] = {
  Field_t_Slot_f11_s0_ldstalu_get,
  0,
  0,
  0,
  Field_imm8_Slot_f11_s0_ldstalu_get,
  Field_s_Slot_f11_s0_ldstalu_get,
  Field_imm12b_Slot_f11_s0_ldstalu_get,
  0,
  0,
  0,
  Field_offset_Slot_f11_s0_ldstalu_get,
  0,
  0,
  Field_op2_Slot_f11_s0_ldstalu_get,
  Field_r_Slot_f11_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  Field_sae_Slot_f11_s0_ldstalu_get,
  Field_sal_Slot_f11_s0_ldstalu_get,
  Field_sargt_Slot_f11_s0_ldstalu_get,
  0,
  Field_sas_Slot_f11_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm6x8_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_intlv_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_uul_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_uus_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_uusm_1_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_valignr_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_vr_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_mov_vr_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f11_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f11_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f11_s0_ldstalu_11_0_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_11_2_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_11_4_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_11_8_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_14_14_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_22_0_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_22_16_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_22_17_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_22_4_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_22_8_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_3_3_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_7_0_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_7_1_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_loadstoresemantic_ars_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_loadstoresemantic_z24_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_loadstoresemantic_offsetn_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_loadstoresemantic_x24_Slot_f11_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  Field_fld_radar_alusem_y24_Slot_f11_s0_ldstalu_get,
  0,
  Field_fld_radar_alupredsem_y24_Slot_f11_s0_ldstalu_get,
  0,
  Field_fld_radar_alusem_x24_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_alusem_z24_Slot_f11_s0_ldstalu_get,
  0,
  0,
  Field_fld_radar_alupredsem_vb16_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_alupredsem_x24_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_alupredsem_z24_Slot_f11_s0_ldstalu_get,
  0,
  0,
  Field_fld_f11_s0_ldstalu_5_4_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_11_9_Slot_f11_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_alusem_vs16_Slot_f11_s0_ldstalu_get,
  0,
  0,
  0,
  Field_fld_f11_s0_ldstalu_22_10_Slot_f11_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_miscsemanticls_offset_Slot_f11_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_miscsemanticls_ars_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_miscsemanticls_arr_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_miscsemanticls_art_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_logicalsemantic_y24_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_logicalsemantic_x24_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_logicalsemantic_z24_Slot_f11_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_comparesem_y24_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_comparesem_x24_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_comparesem_vbz16_Slot_f11_s0_ldstalu_get,
  0,
  0,
  Field_fld_f11_s0_ldstalu_14_12_Slot_f11_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f11_s0_ldstalu_14_9_Slot_f11_s0_ldstalu_get,
  0,
  0,
  Field_fld_radar_comparesem_vb16_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_lookup_oneonly_z24_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_lookup_oneonly_mode_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_lookup_oneonly_offset_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_lookup_oneonly_ars_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_lookup_oneonly_z16_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_lookup_oneonly_x24_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_lookup_oneonly_vb16_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_lookup_oneonly_x16_Slot_f11_s0_ldstalu_get,
  Field_fld_f11_s0_ldstalu_12_12_Slot_f11_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_setgetbt_semantic_valout_Slot_f11_s0_ldstalu_get,
  0,
  Field_fld_radar_setgetbt_semantic_val_Slot_f11_s0_ldstalu_get,
  Field_fld_radar_setgetbt_semantic_writeok_Slot_f11_s0_ldstalu_get,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f11_s0_ldstalu_set_field_fns[] = {
  Field_t_Slot_f11_s0_ldstalu_set,
  0,
  0,
  0,
  Field_imm8_Slot_f11_s0_ldstalu_set,
  Field_s_Slot_f11_s0_ldstalu_set,
  Field_imm12b_Slot_f11_s0_ldstalu_set,
  0,
  0,
  0,
  Field_offset_Slot_f11_s0_ldstalu_set,
  0,
  0,
  Field_op2_Slot_f11_s0_ldstalu_set,
  Field_r_Slot_f11_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  Field_sae_Slot_f11_s0_ldstalu_set,
  Field_sal_Slot_f11_s0_ldstalu_set,
  Field_sargt_Slot_f11_s0_ldstalu_set,
  0,
  Field_sas_Slot_f11_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm6x8_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_intlv_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_uul_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_uus_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_uusm_1_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_valignr_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_vr_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_mov_vr_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f11_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f11_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f11_s0_ldstalu_11_0_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_11_2_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_11_4_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_11_8_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_14_14_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_22_0_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_22_12_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_22_13_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_22_14_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_22_15_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_22_16_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_22_17_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_22_18_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_22_4_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_22_8_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_3_0_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_3_3_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_7_0_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_7_1_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_7_4_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_7_6_Slot_f11_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_loadstoresemantic_ars_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_loadstoresemantic_z24_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_loadstoresemantic_offsetn_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_loadstoresemantic_x24_Slot_f11_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  Field_fld_radar_alusem_y24_Slot_f11_s0_ldstalu_set,
  0,
  Field_fld_radar_alupredsem_y24_Slot_f11_s0_ldstalu_set,
  0,
  Field_fld_radar_alusem_x24_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_alusem_z24_Slot_f11_s0_ldstalu_set,
  0,
  0,
  Field_fld_radar_alupredsem_vb16_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_alupredsem_x24_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_alupredsem_z24_Slot_f11_s0_ldstalu_set,
  0,
  0,
  Field_fld_f11_s0_ldstalu_5_4_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_11_9_Slot_f11_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_alusem_vs16_Slot_f11_s0_ldstalu_set,
  0,
  0,
  0,
  Field_fld_f11_s0_ldstalu_22_10_Slot_f11_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_miscsemanticls_offset_Slot_f11_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_miscsemanticls_ars_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_miscsemanticls_arr_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_miscsemanticls_art_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_logicalsemantic_y24_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_logicalsemantic_x24_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_logicalsemantic_z24_Slot_f11_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_comparesem_y24_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_comparesem_x24_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_comparesem_vbz16_Slot_f11_s0_ldstalu_set,
  0,
  0,
  Field_fld_f11_s0_ldstalu_14_12_Slot_f11_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f11_s0_ldstalu_14_9_Slot_f11_s0_ldstalu_set,
  0,
  0,
  Field_fld_radar_comparesem_vb16_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_lookup_oneonly_z24_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_lookup_oneonly_mode_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_lookup_oneonly_offset_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_lookup_oneonly_ars_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_lookup_oneonly_z16_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_lookup_oneonly_x24_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_lookup_oneonly_vb16_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_lookup_oneonly_x16_Slot_f11_s0_ldstalu_set,
  Field_fld_f11_s0_ldstalu_12_12_Slot_f11_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_setgetbt_semantic_valout_Slot_f11_s0_ldstalu_set,
  0,
  Field_fld_radar_setgetbt_semantic_val_Slot_f11_s0_ldstalu_set,
  Field_fld_radar_setgetbt_semantic_writeok_Slot_f11_s0_ldstalu_set,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f11_s1_ldpk_get_field_fns[] = {
  Field_t_Slot_f11_s1_ldpk_get,
  0,
  0,
  0,
  Field_imm8_Slot_f11_s1_ldpk_get,
  Field_s_Slot_f11_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f11_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  Field_sal_Slot_f11_s1_ldpk_get,
  Field_sargt_Slot_f11_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f11_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f11_s1_ldpk_get,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f11_s1_ldpk_get,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f11_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_ld_st_vr_Slot_f11_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_arr_s1_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_mov_i_imm_movint_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_mov_immmovvi_Slot_f11_s1_ldpk_get,
  0,
  Field_fld_bbe_sem_mov_vt_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_vbool_alu_ltr_immn_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_vbool_alu_ltr_immn_2_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_vec_shift_select_arr_Slot_f11_s1_ldpk_get,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f11_s1_ldpk_get,
  0,
  Field_fld_bbe_sem_vec_shift_select_ss_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_wvec_pack_art_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f11_s1_ldpk_get,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f11_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f11_s1_ldpk_10_8_Slot_f11_s1_ldpk_get,
  Field_fld_f11_s1_ldpk_10_9_Slot_f11_s1_ldpk_get,
  Field_fld_f11_s1_ldpk_11_11_Slot_f11_s1_ldpk_get,
  Field_fld_f11_s1_ldpk_17_0_Slot_f11_s1_ldpk_get,
  Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_get,
  Field_fld_f11_s1_ldpk_17_13_Slot_f11_s1_ldpk_get,
  Field_fld_f11_s1_ldpk_17_16_Slot_f11_s1_ldpk_get,
  Field_fld_f11_s1_ldpk_17_8_Slot_f11_s1_ldpk_get,
  Field_fld_f11_s1_ldpk_5_0_Slot_f11_s1_ldpk_get,
  Field_fld_f11_s1_ldpk_5_3_Slot_f11_s1_ldpk_get,
  Field_fld_f11_s1_ldpk_5_4_Slot_f11_s1_ldpk_get,
  Field_fld_f11_s1_ldpk_5_5_Slot_f11_s1_ldpk_get,
  Field_fld_f11_s1_ldpk_7_0_Slot_f11_s1_ldpk_get,
  Field_fld_f11_s1_ldpk_7_4_Slot_f11_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f11_s1_ldpk_get,
  Field_fld_radar_loadstoresemantic_ars_Slot_f11_s1_ldpk_get,
  Field_fld_radar_loadstoresemantic_z24_Slot_f11_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x40_Slot_f11_s1_ldpk_get,
  Field_fld_radar_movewidesemantic_z24_Slot_f11_s1_ldpk_get,
  0,
  0,
  Field_fld_radar_movewidesemantic_vb16_Slot_f11_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f11_s1_ldpk_17_4_Slot_f11_s1_ldpk_get,
  0,
  0,
  Field_fld_radar_miscsemantic_z24_Slot_f11_s1_ldpk_get,
  0,
  Field_fld_f11_s1_ldpk_3_0_Slot_f11_s1_ldpk_get,
  0,
  0,
  Field_fld_radar_miscsemantic_ars_Slot_f11_s1_ldpk_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f11_s1_ldpk_set_field_fns[] = {
  Field_t_Slot_f11_s1_ldpk_set,
  0,
  0,
  0,
  Field_imm8_Slot_f11_s1_ldpk_set,
  Field_s_Slot_f11_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f11_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  Field_sal_Slot_f11_s1_ldpk_set,
  Field_sargt_Slot_f11_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f11_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f11_s1_ldpk_set,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f11_s1_ldpk_set,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f11_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_ld_st_vr_Slot_f11_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_arr_s1_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_mov_i_imm_movint_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_mov_immmovvi_Slot_f11_s1_ldpk_set,
  0,
  Field_fld_bbe_sem_mov_vt_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_vbool_alu_ltr_immn_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_vbool_alu_ltr_immn_2_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_vbool_alu_ltr_vbr_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_vbool_alu_ltr_vbs_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_vbool_alu_ltr_vbt_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_vec_shift_select_arr_Slot_f11_s1_ldpk_set,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f11_s1_ldpk_set,
  0,
  Field_fld_bbe_sem_vec_shift_select_ss_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_wvec_pack_art_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f11_s1_ldpk_set,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f11_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f11_s1_ldpk_10_8_Slot_f11_s1_ldpk_set,
  Field_fld_f11_s1_ldpk_10_9_Slot_f11_s1_ldpk_set,
  Field_fld_f11_s1_ldpk_11_11_Slot_f11_s1_ldpk_set,
  Field_fld_f11_s1_ldpk_17_0_Slot_f11_s1_ldpk_set,
  Field_fld_f11_s1_ldpk_17_12_Slot_f11_s1_ldpk_set,
  Field_fld_f11_s1_ldpk_17_13_Slot_f11_s1_ldpk_set,
  Field_fld_f11_s1_ldpk_17_16_Slot_f11_s1_ldpk_set,
  Field_fld_f11_s1_ldpk_17_8_Slot_f11_s1_ldpk_set,
  Field_fld_f11_s1_ldpk_5_0_Slot_f11_s1_ldpk_set,
  Field_fld_f11_s1_ldpk_5_3_Slot_f11_s1_ldpk_set,
  Field_fld_f11_s1_ldpk_5_4_Slot_f11_s1_ldpk_set,
  Field_fld_f11_s1_ldpk_5_5_Slot_f11_s1_ldpk_set,
  Field_fld_f11_s1_ldpk_7_0_Slot_f11_s1_ldpk_set,
  Field_fld_f11_s1_ldpk_7_4_Slot_f11_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f11_s1_ldpk_set,
  Field_fld_radar_loadstoresemantic_ars_Slot_f11_s1_ldpk_set,
  Field_fld_radar_loadstoresemantic_z24_Slot_f11_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x40_Slot_f11_s1_ldpk_set,
  Field_fld_radar_movewidesemantic_z24_Slot_f11_s1_ldpk_set,
  0,
  0,
  Field_fld_radar_movewidesemantic_vb16_Slot_f11_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f11_s1_ldpk_17_4_Slot_f11_s1_ldpk_set,
  0,
  0,
  Field_fld_radar_miscsemantic_z24_Slot_f11_s1_ldpk_set,
  0,
  Field_fld_f11_s1_ldpk_3_0_Slot_f11_s1_ldpk_set,
  0,
  0,
  Field_fld_radar_miscsemantic_ars_Slot_f11_s1_ldpk_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f9_s0_ldstalu_get_field_fns[] = {
  Field_t_Slot_f9_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_f9_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f9_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f9_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_uul_Slot_f9_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_uus_Slot_f9_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f9_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f9_s0_ldstalu_get,
  0,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f9_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f9_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f9_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f9_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f9_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f9_s0_ldstalu_11_4_Slot_f9_s0_ldstalu_get,
  Field_fld_f9_s0_ldstalu_18_0_Slot_f9_s0_ldstalu_get,
  Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_get,
  Field_fld_f9_s0_ldstalu_18_14_Slot_f9_s0_ldstalu_get,
  Field_fld_f9_s0_ldstalu_18_15_Slot_f9_s0_ldstalu_get,
  Field_fld_f9_s0_ldstalu_7_4_Slot_f9_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f9_s0_ldstalu_set_field_fns[] = {
  Field_t_Slot_f9_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_f9_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f9_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f9_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_uul_Slot_f9_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_uus_Slot_f9_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f9_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f9_s0_ldstalu_set,
  0,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f9_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f9_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f9_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f9_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f9_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f9_s0_ldstalu_11_4_Slot_f9_s0_ldstalu_set,
  Field_fld_f9_s0_ldstalu_18_0_Slot_f9_s0_ldstalu_set,
  Field_fld_f9_s0_ldstalu_18_12_Slot_f9_s0_ldstalu_set,
  Field_fld_f9_s0_ldstalu_18_14_Slot_f9_s0_ldstalu_set,
  Field_fld_f9_s0_ldstalu_18_15_Slot_f9_s0_ldstalu_set,
  Field_fld_f9_s0_ldstalu_7_4_Slot_f9_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f9_s1_none_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f9_s1_none_0_0_Slot_f9_s1_none_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f9_s1_none_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f9_s1_none_0_0_Slot_f9_s1_none_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f9_s2_none_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f9_s2_none_0_0_Slot_f9_s2_none_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f9_s2_none_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f9_s2_none_0_0_Slot_f9_s2_none_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f9_s3_alu_get_field_fns[] = {
  Field_t_Slot_f9_s3_alu_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_f9_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f9_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f9_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f9_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f9_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f9_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f9_s3_alu_get,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f9_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f9_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f9_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f9_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f9_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_sr_Slot_f9_s3_alu_get,
  Field_fld_bbe_sem_mov_vt_Slot_f9_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f9_s3_alu_get,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f9_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f9_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f9_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ars_Slot_f9_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f9_s3_alu_get,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f9_s3_alu_get,
  0,
  Field_fld_bbe_sem_vec_radd_rminmax_vbt_Slot_f9_s3_alu_get,
  Field_fld_bbe_sem_vec_radd_rminmax_vr_Slot_f9_s3_alu_get,
  Field_fld_bbe_sem_vec_radd_rminmax_vt_Slot_f9_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_isel_Slot_f9_s3_alu_get,
  Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f9_s3_alu_get,
  0,
  Field_fld_bbe_sem_vec_shift_select_vs_Slot_f9_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f9_s3_alu_10_1_Slot_f9_s3_alu_get,
  Field_fld_f9_s3_alu_10_8_Slot_f9_s3_alu_get,
  Field_fld_f9_s3_alu_11_0_Slot_f9_s3_alu_get,
  Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_get,
  Field_fld_f9_s3_alu_15_15_Slot_f9_s3_alu_get,
  Field_fld_f9_s3_alu_19_0_Slot_f9_s3_alu_get,
  Field_fld_f9_s3_alu_19_15_Slot_f9_s3_alu_get,
  Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_get,
  Field_fld_f9_s3_alu_19_18_Slot_f9_s3_alu_get,
  Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_get,
  Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_get,
  Field_fld_f9_s3_alu_3_1_Slot_f9_s3_alu_get,
  Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_get,
  Field_fld_f9_s3_alu_7_1_Slot_f9_s3_alu_get,
  Field_fld_f9_s3_alu_7_5_Slot_f9_s3_alu_get,
  Field_fld_f9_s3_alu_7_7_Slot_f9_s3_alu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f9_s3_alu_set_field_fns[] = {
  Field_t_Slot_f9_s3_alu_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_f9_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f9_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f9_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f9_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f9_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f9_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f9_s3_alu_set,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f9_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f9_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f9_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f9_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f9_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_sr_Slot_f9_s3_alu_set,
  Field_fld_bbe_sem_mov_vt_Slot_f9_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f9_s3_alu_set,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_st_Slot_f9_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f9_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_st_Slot_f9_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ars_Slot_f9_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vr_Slot_f9_s3_alu_set,
  Field_fld_bbe_sem_vec_fastrecip_rsqrt_vt_Slot_f9_s3_alu_set,
  0,
  Field_fld_bbe_sem_vec_radd_rminmax_vbt_Slot_f9_s3_alu_set,
  Field_fld_bbe_sem_vec_radd_rminmax_vr_Slot_f9_s3_alu_set,
  Field_fld_bbe_sem_vec_radd_rminmax_vt_Slot_f9_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_isel_Slot_f9_s3_alu_set,
  Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f9_s3_alu_set,
  0,
  Field_fld_bbe_sem_vec_shift_select_vs_Slot_f9_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f9_s3_alu_10_1_Slot_f9_s3_alu_set,
  Field_fld_f9_s3_alu_10_8_Slot_f9_s3_alu_set,
  Field_fld_f9_s3_alu_11_0_Slot_f9_s3_alu_set,
  Field_fld_f9_s3_alu_11_8_Slot_f9_s3_alu_set,
  Field_fld_f9_s3_alu_15_15_Slot_f9_s3_alu_set,
  Field_fld_f9_s3_alu_19_0_Slot_f9_s3_alu_set,
  Field_fld_f9_s3_alu_19_15_Slot_f9_s3_alu_set,
  Field_fld_f9_s3_alu_19_16_Slot_f9_s3_alu_set,
  Field_fld_f9_s3_alu_19_18_Slot_f9_s3_alu_set,
  Field_fld_f9_s3_alu_19_19_Slot_f9_s3_alu_set,
  Field_fld_f9_s3_alu_3_0_Slot_f9_s3_alu_set,
  Field_fld_f9_s3_alu_3_1_Slot_f9_s3_alu_set,
  Field_fld_f9_s3_alu_7_0_Slot_f9_s3_alu_set,
  Field_fld_f9_s3_alu_7_1_Slot_f9_s3_alu_set,
  Field_fld_f9_s3_alu_7_5_Slot_f9_s3_alu_set,
  Field_fld_f9_s3_alu_7_7_Slot_f9_s3_alu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f10_s0_ldstalu_get_field_fns[] = {
  Field_t_Slot_f10_s0_ldstalu_get,
  0,
  0,
  0,
  Field_imm8_Slot_f10_s0_ldstalu_get,
  Field_s_Slot_f10_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f10_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f10_s0_ldstalu_get,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f10_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f10_s0_ldstalu_get,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f10_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f10_s0_ldstalu_get,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_uul_Slot_f10_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_uus_Slot_f10_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f10_s0_ldstalu_get,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f10_s0_ldstalu_get,
  0,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f10_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f10_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f10_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f10_s0_ldstalu_get,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f10_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f10_s0_ldstalu_11_4_Slot_f10_s0_ldstalu_get,
  Field_fld_f10_s0_ldstalu_11_8_Slot_f10_s0_ldstalu_get,
  Field_fld_f10_s0_ldstalu_20_0_Slot_f10_s0_ldstalu_get,
  Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_get,
  Field_fld_f10_s0_ldstalu_20_14_Slot_f10_s0_ldstalu_get,
  Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_get,
  Field_fld_f10_s0_ldstalu_20_16_Slot_f10_s0_ldstalu_get,
  Field_fld_f10_s0_ldstalu_3_0_Slot_f10_s0_ldstalu_get,
  Field_fld_f10_s0_ldstalu_7_4_Slot_f10_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_alusem_y24_Slot_f10_s0_ldstalu_get,
  0,
  0,
  0,
  Field_fld_radar_alusem_x24_Slot_f10_s0_ldstalu_get,
  Field_fld_radar_alusem_z24_Slot_f10_s0_ldstalu_get,
  0,
  Field_fld_f10_s0_ldstalu_9_5_Slot_f10_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_redopssem_x24_Slot_f10_s0_ldstalu_get,
  Field_fld_radar_redopssem_z24_Slot_f10_s0_ldstalu_get,
  Field_fld_f10_s0_ldstalu_4_0_Slot_f10_s0_ldstalu_get,
  Field_fld_radar_redopssem_vb16_Slot_f10_s0_ldstalu_get,
  Field_fld_f10_s0_ldstalu_4_3_Slot_f10_s0_ldstalu_get,
  Field_fld_radar_alusem_vs16_Slot_f10_s0_ldstalu_get,
  0,
  0,
  Field_fld_f10_s0_ldstalu_20_13_Slot_f10_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_z24_Slot_f10_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f10_s0_ldstalu_9_8_Slot_f10_s0_ldstalu_get,
  Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_get,
  0,
  Field_fld_radar_lookup_banked_mode_Slot_f10_s0_ldstalu_get,
  Field_fld_radar_lookup_banked_offset_Slot_f10_s0_ldstalu_get,
  Field_fld_radar_lookup_banked_ars_Slot_f10_s0_ldstalu_get,
  Field_fld_radar_lookup_banked_z16_Slot_f10_s0_ldstalu_get,
  0,
  0,
  0,
  Field_fld_f10_s0_ldstalu_14_12_Slot_f10_s0_ldstalu_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f10_s0_ldstalu_set_field_fns[] = {
  Field_t_Slot_f10_s0_ldstalu_set,
  0,
  0,
  0,
  Field_imm8_Slot_f10_s0_ldstalu_set,
  Field_s_Slot_f10_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f10_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f10_s0_ldstalu_set,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f10_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f10_s0_ldstalu_set,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f10_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f10_s0_ldstalu_set,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_uul_Slot_f10_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_uus_Slot_f10_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f10_s0_ldstalu_set,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f10_s0_ldstalu_set,
  0,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f10_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vbt_Slot_f10_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f10_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f10_s0_ldstalu_set,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f10_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f10_s0_ldstalu_11_4_Slot_f10_s0_ldstalu_set,
  Field_fld_f10_s0_ldstalu_11_8_Slot_f10_s0_ldstalu_set,
  Field_fld_f10_s0_ldstalu_20_0_Slot_f10_s0_ldstalu_set,
  Field_fld_f10_s0_ldstalu_20_12_Slot_f10_s0_ldstalu_set,
  Field_fld_f10_s0_ldstalu_20_14_Slot_f10_s0_ldstalu_set,
  Field_fld_f10_s0_ldstalu_20_15_Slot_f10_s0_ldstalu_set,
  Field_fld_f10_s0_ldstalu_20_16_Slot_f10_s0_ldstalu_set,
  Field_fld_f10_s0_ldstalu_3_0_Slot_f10_s0_ldstalu_set,
  Field_fld_f10_s0_ldstalu_7_4_Slot_f10_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_alusem_y24_Slot_f10_s0_ldstalu_set,
  0,
  0,
  0,
  Field_fld_radar_alusem_x24_Slot_f10_s0_ldstalu_set,
  Field_fld_radar_alusem_z24_Slot_f10_s0_ldstalu_set,
  0,
  Field_fld_f10_s0_ldstalu_9_5_Slot_f10_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_redopssem_x24_Slot_f10_s0_ldstalu_set,
  Field_fld_radar_redopssem_z24_Slot_f10_s0_ldstalu_set,
  Field_fld_f10_s0_ldstalu_4_0_Slot_f10_s0_ldstalu_set,
  Field_fld_radar_redopssem_vb16_Slot_f10_s0_ldstalu_set,
  Field_fld_f10_s0_ldstalu_4_3_Slot_f10_s0_ldstalu_set,
  Field_fld_radar_alusem_vs16_Slot_f10_s0_ldstalu_set,
  0,
  0,
  Field_fld_f10_s0_ldstalu_20_13_Slot_f10_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_z24_Slot_f10_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f10_s0_ldstalu_9_8_Slot_f10_s0_ldstalu_set,
  Field_fld_f10_s0_ldstalu_20_17_Slot_f10_s0_ldstalu_set,
  0,
  Field_fld_radar_lookup_banked_mode_Slot_f10_s0_ldstalu_set,
  Field_fld_radar_lookup_banked_offset_Slot_f10_s0_ldstalu_set,
  Field_fld_radar_lookup_banked_ars_Slot_f10_s0_ldstalu_set,
  Field_fld_radar_lookup_banked_z16_Slot_f10_s0_ldstalu_set,
  0,
  0,
  0,
  Field_fld_f10_s0_ldstalu_14_12_Slot_f10_s0_ldstalu_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f10_s1_none_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f10_s1_none_0_0_Slot_f10_s1_none_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f10_s1_none_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f10_s1_none_0_0_Slot_f10_s1_none_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f10_s2_mul_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  Field_s_Slot_f10_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f10_s2_mul_get,
  Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f10_s2_mul_get,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f10_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_sr_Slot_f10_s2_mul_get,
  0,
  Field_fld_bbe_sem_multiply_vr_Slot_f10_s2_mul_get,
  Field_fld_bbe_sem_multiply_vs_Slot_f10_s2_mul_get,
  Field_fld_bbe_sem_multiply_wvrm2_Slot_f10_s2_mul_get,
  Field_fld_bbe_sem_multiply_wvt_Slot_f10_s2_mul_get,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f10_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f10_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f10_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f10_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f10_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f10_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm6_Slot_f10_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_wvr_Slot_f10_s2_mul_get,
  Field_fld_bbe_sem_multiply_wvsm2_Slot_f10_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_Slot_f10_s2_mul_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_ic_Slot_f10_s2_mul_get,
  0,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f10_s2_mul_get,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_vr_Slot_f10_s2_mul_get,
  Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f10_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f10_s2_mul_11_10_Slot_f10_s2_mul_get,
  Field_fld_f10_s2_mul_14_10_Slot_f10_s2_mul_get,
  Field_fld_f10_s2_mul_14_11_Slot_f10_s2_mul_get,
  Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_get,
  Field_fld_f10_s2_mul_14_4_Slot_f10_s2_mul_get,
  Field_fld_f10_s2_mul_14_6_Slot_f10_s2_mul_get,
  Field_fld_f10_s2_mul_14_8_Slot_f10_s2_mul_get,
  Field_fld_f10_s2_mul_18_0_Slot_f10_s2_mul_get,
  Field_fld_f10_s2_mul_18_15_Slot_f10_s2_mul_get,
  Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_get,
  Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_get,
  Field_fld_f10_s2_mul_7_0_Slot_f10_s2_mul_get,
  Field_fld_f10_s2_mul_7_7_Slot_f10_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f10_s2_mul_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  Field_s_Slot_f10_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f10_s2_mul_set,
  Field_fld_bbe_sem_wvec_shift_packv_st_Slot_f10_s2_mul_set,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f10_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_sr_Slot_f10_s2_mul_set,
  0,
  Field_fld_bbe_sem_multiply_vr_Slot_f10_s2_mul_set,
  Field_fld_bbe_sem_multiply_vs_Slot_f10_s2_mul_set,
  Field_fld_bbe_sem_multiply_wvrm2_Slot_f10_s2_mul_set,
  Field_fld_bbe_sem_multiply_wvt_Slot_f10_s2_mul_set,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_arr_Slot_f10_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_imm_movint_Slot_f10_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_immmovvi_Slot_f10_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vr_Slot_f10_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_vs_Slot_f10_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f10_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm6_Slot_f10_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_wvr_Slot_f10_s2_mul_set,
  Field_fld_bbe_sem_multiply_wvsm2_Slot_f10_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_i_Slot_f10_s2_mul_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_ic_Slot_f10_s2_mul_set,
  0,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f10_s2_mul_set,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_vr_Slot_f10_s2_mul_set,
  Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f10_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f10_s2_mul_11_10_Slot_f10_s2_mul_set,
  Field_fld_f10_s2_mul_14_10_Slot_f10_s2_mul_set,
  Field_fld_f10_s2_mul_14_11_Slot_f10_s2_mul_set,
  Field_fld_f10_s2_mul_14_12_Slot_f10_s2_mul_set,
  Field_fld_f10_s2_mul_14_4_Slot_f10_s2_mul_set,
  Field_fld_f10_s2_mul_14_6_Slot_f10_s2_mul_set,
  Field_fld_f10_s2_mul_14_8_Slot_f10_s2_mul_set,
  Field_fld_f10_s2_mul_18_0_Slot_f10_s2_mul_set,
  Field_fld_f10_s2_mul_18_15_Slot_f10_s2_mul_set,
  Field_fld_f10_s2_mul_18_17_Slot_f10_s2_mul_set,
  Field_fld_f10_s2_mul_3_0_Slot_f10_s2_mul_set,
  Field_fld_f10_s2_mul_7_0_Slot_f10_s2_mul_set,
  Field_fld_f10_s2_mul_7_7_Slot_f10_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f12_s0_st_get_field_fns[] = {
  Field_t_Slot_f12_s0_st_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_f12_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f12_s0_st_get,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f12_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f12_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f12_s0_st_get,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f12_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f12_s0_st_18_0_Slot_f12_s0_st_get,
  Field_fld_f12_s0_st_18_12_Slot_f12_s0_st_get,
  Field_fld_f12_s0_st_18_16_Slot_f12_s0_st_get,
  Field_fld_f12_s0_st_7_0_Slot_f12_s0_st_get,
  Field_fld_f12_s0_st_7_4_Slot_f12_s0_st_get,
  Field_fld_bbe_sem_ld_st_arr_Slot_f12_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f12_s0_st_get,
  Field_fld_radar_loadstoresemantic_ars_Slot_f12_s0_st_get,
  Field_fld_radar_loadstoresemantic_z24_Slot_f12_s0_st_get,
  Field_fld_radar_loadstoresemantic_offsetn_Slot_f12_s0_st_get,
  Field_fld_radar_loadstoresemantic_x24_Slot_f12_s0_st_get,
  Field_fld_f12_s0_st_18_13_Slot_f12_s0_st_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f12_s0_st_set_field_fns[] = {
  Field_t_Slot_f12_s0_st_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_f12_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f12_s0_st_set,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f12_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f12_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f12_s0_st_set,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f12_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f12_s0_st_18_0_Slot_f12_s0_st_set,
  Field_fld_f12_s0_st_18_12_Slot_f12_s0_st_set,
  Field_fld_f12_s0_st_18_16_Slot_f12_s0_st_set,
  Field_fld_f12_s0_st_7_0_Slot_f12_s0_st_set,
  Field_fld_f12_s0_st_7_4_Slot_f12_s0_st_set,
  Field_fld_bbe_sem_ld_st_arr_Slot_f12_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f12_s0_st_set,
  Field_fld_radar_loadstoresemantic_ars_Slot_f12_s0_st_set,
  Field_fld_radar_loadstoresemantic_z24_Slot_f12_s0_st_set,
  Field_fld_radar_loadstoresemantic_offsetn_Slot_f12_s0_st_set,
  Field_fld_radar_loadstoresemantic_x24_Slot_f12_s0_st_set,
  Field_fld_f12_s0_st_18_13_Slot_f12_s0_st_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f12_s1_ld_get_field_fns[] = {
  Field_t_Slot_f12_s1_ld_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_f12_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f12_s1_ld_get,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f12_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f12_s1_ld_get,
  0,
  Field_fld_bbe_sem_ld_st_uul_Slot_f12_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f12_s1_ld_get,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f12_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f12_s1_ld_get,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f12_s1_ld_get,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f12_s1_ld_get,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f12_s1_ld_get,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f12_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_arr_Slot_f12_s1_ld_get,
  Field_fld_f12_s1_ld_18_0_Slot_f12_s1_ld_get,
  Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_get,
  Field_fld_f12_s1_ld_18_16_Slot_f12_s1_ld_get,
  Field_fld_f12_s1_ld_2_0_Slot_f12_s1_ld_get,
  Field_fld_f12_s1_ld_7_4_Slot_f12_s1_ld_get,
  Field_fld_f12_s1_ld_7_5_Slot_f12_s1_ld_get,
  Field_fld_f12_s1_ld_7_6_Slot_f12_s1_ld_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f12_s1_ld_set_field_fns[] = {
  Field_t_Slot_f12_s1_ld_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_f12_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f12_s1_ld_set,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f12_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f12_s1_ld_set,
  0,
  Field_fld_bbe_sem_ld_st_uul_Slot_f12_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f12_s1_ld_set,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f12_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f12_s1_ld_set,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f12_s1_ld_set,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f12_s1_ld_set,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f12_s1_ld_set,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f12_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_arr_Slot_f12_s1_ld_set,
  Field_fld_f12_s1_ld_18_0_Slot_f12_s1_ld_set,
  Field_fld_f12_s1_ld_18_12_Slot_f12_s1_ld_set,
  Field_fld_f12_s1_ld_18_16_Slot_f12_s1_ld_set,
  Field_fld_f12_s1_ld_2_0_Slot_f12_s1_ld_set,
  Field_fld_f12_s1_ld_7_4_Slot_f12_s1_ld_set,
  Field_fld_f12_s1_ld_7_5_Slot_f12_s1_ld_set,
  Field_fld_f12_s1_ld_7_6_Slot_f12_s1_ld_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f12_s2_mul_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  Field_s_Slot_f12_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_sr_Slot_f12_s2_mul_get,
  0,
  Field_fld_bbe_sem_multiply_vr_Slot_f12_s2_mul_get,
  Field_fld_bbe_sem_multiply_vs_Slot_f12_s2_mul_get,
  0,
  Field_fld_bbe_sem_multiply_wvt_Slot_f12_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f12_s2_mul_17_0_Slot_f12_s2_mul_get,
  Field_fld_f12_s2_mul_17_14_Slot_f12_s2_mul_get,
  Field_fld_f12_s2_mul_3_0_Slot_f12_s2_mul_get,
  Field_fld_f12_s2_mul_3_3_Slot_f12_s2_mul_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f12_s2_mul_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  Field_s_Slot_f12_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_sr_Slot_f12_s2_mul_set,
  0,
  Field_fld_bbe_sem_multiply_vr_Slot_f12_s2_mul_set,
  Field_fld_bbe_sem_multiply_vs_Slot_f12_s2_mul_set,
  0,
  Field_fld_bbe_sem_multiply_wvt_Slot_f12_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f12_s2_mul_17_0_Slot_f12_s2_mul_set,
  Field_fld_f12_s2_mul_17_14_Slot_f12_s2_mul_set,
  Field_fld_f12_s2_mul_3_0_Slot_f12_s2_mul_set,
  Field_fld_f12_s2_mul_3_3_Slot_f12_s2_mul_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f12_s3_alufirfft_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f12_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f12_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f12_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f12_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f12_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f12_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f12_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_vs_Slot_f12_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vu_Slot_f12_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_shift_select_slct_Slot_f12_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_shift_select_slct_h_Slot_f12_s3_alufirfft_get,
  Field_fld_bbe_sem_vec_shift_select_vu_Slot_f12_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f12_s3_alufirfft_22_0_Slot_f12_s3_alufirfft_get,
  Field_fld_f12_s3_alufirfft_22_16_Slot_f12_s3_alufirfft_get,
  Field_fld_f12_s3_alufirfft_22_17_Slot_f12_s3_alufirfft_get,
  Field_fld_f12_s3_alufirfft_22_19_Slot_f12_s3_alufirfft_get,
  Field_fld_f12_s3_alufirfft_22_20_Slot_f12_s3_alufirfft_get,
  Field_fld_f12_s3_alufirfft_7_0_Slot_f12_s3_alufirfft_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f12_s3_alufirfft_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f12_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f12_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f12_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f12_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f12_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f12_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f12_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_vs_Slot_f12_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vu_Slot_f12_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_shift_select_slct_Slot_f12_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_shift_select_slct_h_Slot_f12_s3_alufirfft_set,
  Field_fld_bbe_sem_vec_shift_select_vu_Slot_f12_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f12_s3_alufirfft_22_0_Slot_f12_s3_alufirfft_set,
  Field_fld_f12_s3_alufirfft_22_16_Slot_f12_s3_alufirfft_set,
  Field_fld_f12_s3_alufirfft_22_17_Slot_f12_s3_alufirfft_set,
  Field_fld_f12_s3_alufirfft_22_19_Slot_f12_s3_alufirfft_set,
  Field_fld_f12_s3_alufirfft_22_20_Slot_f12_s3_alufirfft_set,
  Field_fld_f12_s3_alufirfft_7_0_Slot_f12_s3_alufirfft_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f12_s4_move_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f12_s4_move_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f12_s4_move_5_0_Slot_f12_s4_move_get,
  Field_fld_f12_s4_move_5_4_Slot_f12_s4_move_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f12_s4_move_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_vr_Slot_f12_s4_move_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f12_s4_move_5_0_Slot_f12_s4_move_set,
  Field_fld_f12_s4_move_5_4_Slot_f12_s4_move_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f100_s3_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f100_s3_get,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f100_s3_get,
  0,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f100_s3_get,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f100_s3_get,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f100_s3_get,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f100_s3_get,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f100_s3_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f100_s3_get,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_pack_art_Slot_f100_s3_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f100_s3_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_ars_Slot_f100_s3_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_isel_Slot_f100_s3_get,
  Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f100_s3_get,
  0,
  Field_fld_bbe_sem_vec_shift_select_vs_Slot_f100_s3_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s3_3_2_Slot_f100_s3_get,
  Field_fld_f100_s3_22_15_Slot_f100_s3_get,
  Field_fld_f100_s3_22_19_Slot_f100_s3_get,
  0,
  0,
  Field_fld_f100_s3_0_0_Slot_f100_s3_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_alusem_y24_Slot_f100_s3_get,
  0,
  0,
  0,
  Field_fld_radar_alusem_x24_Slot_f100_s3_get,
  Field_fld_radar_alusem_z24_Slot_f100_s3_get,
  Field_fld_f100_s3_3_1_Slot_f100_s3_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_redopssem_x24_Slot_f100_s3_get,
  Field_fld_radar_redopssem_z24_Slot_f100_s3_get,
  0,
  Field_fld_radar_redopssem_vb16_Slot_f100_s3_get,
  0,
  Field_fld_radar_alusem_vs16_Slot_f100_s3_get,
  0,
  Field_fld_f100_s3_13_10_Slot_f100_s3_get,
  0,
  0,
  0,
  Field_fld_f100_s3_7_4_Slot_f100_s3_get,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_x16_Slot_f100_s3_get,
  0,
  Field_fld_f100_s3_3_0_Slot_f100_s3_get,
  Field_fld_radar_movesemantic_x24_Slot_f100_s3_get,
  Field_fld_radar_movesemantic_z16_Slot_f100_s3_get,
  Field_fld_f100_s3_22_14_Slot_f100_s3_get,
  0,
  0,
  0,
  Field_fld_f100_s3_14_14_Slot_f100_s3_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ival_Slot_f100_s3_get,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ars_Slot_f100_s3_get,
  Field_fld_radar_movesemantic_z24_Slot_f100_s3_get,
  0,
  0,
  Field_fld_radar_movesemantic_vb16_Slot_f100_s3_get,
  0,
  Field_fld_f100_s3_9_4_Slot_f100_s3_get,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_arr_Slot_f100_s3_get,
  Field_fld_f100_s3_22_10_Slot_f100_s3_get,
  0,
  0,
  0,
  0,
  Field_fld_radar_shiftsemantic_svalu_Slot_f100_s3_get,
  0,
  0,
  Field_fld_f100_s3_22_18_Slot_f100_s3_get,
  Field_fld_radar_shiftsemantic_sval_Slot_f100_s3_get,
  Field_fld_radar_shiftsemantic_x24_Slot_f100_s3_get,
  Field_fld_radar_shiftsemantic_z24_Slot_f100_s3_get,
  Field_fld_f100_s3_17_15_Slot_f100_s3_get,
  0,
  Field_fld_radar_shiftsemantic_vb16_Slot_f100_s3_get,
  0,
  Field_fld_radar_shiftsemantic_vs16_Slot_f100_s3_get,
  0,
  Field_fld_f100_s3_7_7_Slot_f100_s3_get,
  0,
  0,
  Field_fld_f100_s3_22_0_Slot_f100_s3_get,
  0,
  0,
  0,
  Field_fld_radar_miscsemantic_z24_Slot_f100_s3_get,
  Field_fld_f100_s3_9_0_Slot_f100_s3_get,
  0,
  0,
  0,
  Field_fld_radar_miscsemantic_ars_Slot_f100_s3_get,
  Field_fld_f100_s3_22_4_Slot_f100_s3_get,
  0,
  0,
  0,
  Field_fld_radar_logicalsemantic_y24_Slot_f100_s3_get,
  Field_fld_radar_logicalsemantic_x24_Slot_f100_s3_get,
  Field_fld_radar_logicalsemantic_z24_Slot_f100_s3_get,
  Field_fld_radar_selectsemantic_sval_Slot_f100_s3_get,
  0,
  0,
  Field_fld_f100_s3_9_9_Slot_f100_s3_get,
  Field_fld_radar_selectsemantic_svalc_Slot_f100_s3_get,
  0,
  Field_fld_radar_selectsemantic_vb16_Slot_f100_s3_get,
  0,
  Field_fld_f100_s3_9_8_Slot_f100_s3_get,
  0,
  Field_fld_radar_selectsemantic_y24_Slot_f100_s3_get,
  Field_fld_radar_selectsemantic_x24_Slot_f100_s3_get,
  Field_fld_radar_selectsemantic_z24_Slot_f100_s3_get,
  Field_fld_radar_selectsemantic_vs16_Slot_f100_s3_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_setgetbt_semantic_valout_Slot_f100_s3_get,
  0,
  Field_fld_radar_setgetbt_semantic_val_Slot_f100_s3_get,
  Field_fld_radar_setgetbt_semantic_writeok_Slot_f100_s3_get,
  0,
  Field_fld_f100_s3_22_8_Slot_f100_s3_get,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f100_s3_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vbr_Slot_f100_s3_set,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f100_s3_set,
  0,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f100_s3_set,
  Field_fld_bbe_sem_vec_shift_select_i_Slot_f100_s3_set,
  Field_fld_bbe_sem_vec_shift_select_ic_Slot_f100_s3_set,
  Field_fld_bbe_sem_vec_shift_select_vr_Slot_f100_s3_set,
  Field_fld_bbe_sem_vec_shift_select_vt_Slot_f100_s3_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_sr_Slot_f100_s3_set,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_pack_art_Slot_f100_s3_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm5_Slot_f100_s3_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_ars_Slot_f100_s3_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_shift_select_isel_Slot_f100_s3_set,
  Field_fld_bbe_sem_vec_shift_select_ishfl_Slot_f100_s3_set,
  0,
  Field_fld_bbe_sem_vec_shift_select_vs_Slot_f100_s3_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s3_3_2_Slot_f100_s3_set,
  Field_fld_f100_s3_22_15_Slot_f100_s3_set,
  Field_fld_f100_s3_22_19_Slot_f100_s3_set,
  0,
  0,
  Field_fld_f100_s3_0_0_Slot_f100_s3_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_alusem_y24_Slot_f100_s3_set,
  0,
  0,
  0,
  Field_fld_radar_alusem_x24_Slot_f100_s3_set,
  Field_fld_radar_alusem_z24_Slot_f100_s3_set,
  Field_fld_f100_s3_3_1_Slot_f100_s3_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_redopssem_x24_Slot_f100_s3_set,
  Field_fld_radar_redopssem_z24_Slot_f100_s3_set,
  0,
  Field_fld_radar_redopssem_vb16_Slot_f100_s3_set,
  0,
  Field_fld_radar_alusem_vs16_Slot_f100_s3_set,
  0,
  Field_fld_f100_s3_13_10_Slot_f100_s3_set,
  0,
  0,
  0,
  Field_fld_f100_s3_7_4_Slot_f100_s3_set,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_x16_Slot_f100_s3_set,
  0,
  Field_fld_f100_s3_3_0_Slot_f100_s3_set,
  Field_fld_radar_movesemantic_x24_Slot_f100_s3_set,
  Field_fld_radar_movesemantic_z16_Slot_f100_s3_set,
  Field_fld_f100_s3_22_14_Slot_f100_s3_set,
  0,
  0,
  0,
  Field_fld_f100_s3_14_14_Slot_f100_s3_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ival_Slot_f100_s3_set,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ars_Slot_f100_s3_set,
  Field_fld_radar_movesemantic_z24_Slot_f100_s3_set,
  0,
  0,
  Field_fld_radar_movesemantic_vb16_Slot_f100_s3_set,
  0,
  Field_fld_f100_s3_9_4_Slot_f100_s3_set,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_arr_Slot_f100_s3_set,
  Field_fld_f100_s3_22_10_Slot_f100_s3_set,
  0,
  0,
  0,
  0,
  Field_fld_radar_shiftsemantic_svalu_Slot_f100_s3_set,
  0,
  0,
  Field_fld_f100_s3_22_18_Slot_f100_s3_set,
  Field_fld_radar_shiftsemantic_sval_Slot_f100_s3_set,
  Field_fld_radar_shiftsemantic_x24_Slot_f100_s3_set,
  Field_fld_radar_shiftsemantic_z24_Slot_f100_s3_set,
  Field_fld_f100_s3_17_15_Slot_f100_s3_set,
  0,
  Field_fld_radar_shiftsemantic_vb16_Slot_f100_s3_set,
  0,
  Field_fld_radar_shiftsemantic_vs16_Slot_f100_s3_set,
  0,
  Field_fld_f100_s3_7_7_Slot_f100_s3_set,
  0,
  0,
  Field_fld_f100_s3_22_0_Slot_f100_s3_set,
  0,
  0,
  0,
  Field_fld_radar_miscsemantic_z24_Slot_f100_s3_set,
  Field_fld_f100_s3_9_0_Slot_f100_s3_set,
  0,
  0,
  0,
  Field_fld_radar_miscsemantic_ars_Slot_f100_s3_set,
  Field_fld_f100_s3_22_4_Slot_f100_s3_set,
  0,
  0,
  0,
  Field_fld_radar_logicalsemantic_y24_Slot_f100_s3_set,
  Field_fld_radar_logicalsemantic_x24_Slot_f100_s3_set,
  Field_fld_radar_logicalsemantic_z24_Slot_f100_s3_set,
  Field_fld_radar_selectsemantic_sval_Slot_f100_s3_set,
  0,
  0,
  Field_fld_f100_s3_9_9_Slot_f100_s3_set,
  Field_fld_radar_selectsemantic_svalc_Slot_f100_s3_set,
  0,
  Field_fld_radar_selectsemantic_vb16_Slot_f100_s3_set,
  0,
  Field_fld_f100_s3_9_8_Slot_f100_s3_set,
  0,
  Field_fld_radar_selectsemantic_y24_Slot_f100_s3_set,
  Field_fld_radar_selectsemantic_x24_Slot_f100_s3_set,
  Field_fld_radar_selectsemantic_z24_Slot_f100_s3_set,
  Field_fld_radar_selectsemantic_vs16_Slot_f100_s3_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_setgetbt_semantic_valout_Slot_f100_s3_set,
  0,
  Field_fld_radar_setgetbt_semantic_val_Slot_f100_s3_set,
  Field_fld_radar_setgetbt_semantic_writeok_Slot_f100_s3_set,
  0,
  Field_fld_f100_s3_22_8_Slot_f100_s3_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f100_s2_get_field_fns[] = {
  Field_t_Slot_f100_s2_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_f100_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f100_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f100_s2_get,
  0,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f100_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_sr_Slot_f100_s2_get,
  Field_fld_bbe_sem_multiply_vbr_Slot_f100_s2_get,
  Field_fld_bbe_sem_multiply_vr_Slot_f100_s2_get,
  Field_fld_bbe_sem_multiply_vs_Slot_f100_s2_get,
  0,
  Field_fld_bbe_sem_multiply_wvt_Slot_f100_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f100_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm6_Slot_f100_s2_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_wvr_Slot_f100_s2_get,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_ishfl_Slot_f100_s2_get,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f100_s2_get,
  0,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f100_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s2_21_0_Slot_f100_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s2_3_3_Slot_f100_s2_get,
  0,
  Field_fld_f100_s2_3_0_Slot_f100_s2_get,
  Field_fld_f100_s2_14_14_Slot_f100_s2_get,
  0,
  Field_fld_f100_s2_21_14_Slot_f100_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s2_11_0_Slot_f100_s2_get,
  0,
  Field_fld_f100_s2_11_6_Slot_f100_s2_get,
  Field_fld_f100_s2_21_12_Slot_f100_s2_get,
  Field_fld_f100_s2_21_8_Slot_f100_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_alusem_y24_Slot_f100_s2_get,
  Field_fld_f100_s2_21_15_Slot_f100_s2_get,
  Field_fld_radar_alupredsem_y24_Slot_f100_s2_get,
  Field_fld_f100_s2_21_18_Slot_f100_s2_get,
  Field_fld_radar_alusem_x24_Slot_f100_s2_get,
  Field_fld_radar_alusem_z24_Slot_f100_s2_get,
  0,
  0,
  Field_fld_radar_alupredsem_vb16_Slot_f100_s2_get,
  Field_fld_radar_alupredsem_x24_Slot_f100_s2_get,
  Field_fld_radar_alupredsem_z24_Slot_f100_s2_get,
  0,
  Field_fld_f100_s2_9_5_Slot_f100_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_alusem_vs16_Slot_f100_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x24_Slot_f100_s2_get,
  Field_fld_radar_movewidesemantic_z40_Slot_f100_s2_get,
  0,
  Field_fld_f100_s2_4_0_Slot_f100_s2_get,
  Field_fld_f100_s2_11_10_Slot_f100_s2_get,
  Field_fld_radar_movewidesemantic_x40_Slot_f100_s2_get,
  Field_fld_radar_movewidesemantic_z24_Slot_f100_s2_get,
  0,
  0,
  Field_fld_radar_movewidesemantic_vb16_Slot_f100_s2_get,
  0,
  Field_fld_f100_s2_9_6_Slot_f100_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_comparesem_y24_Slot_f100_s2_get,
  Field_fld_radar_comparesem_x24_Slot_f100_s2_get,
  Field_fld_radar_comparesem_vbz16_Slot_f100_s2_get,
  0,
  Field_fld_f100_s2_14_10_Slot_f100_s2_get,
  0,
  0,
  0,
  Field_fld_f100_s2_14_13_Slot_f100_s2_get,
  0,
  0,
  Field_fld_f100_s2_14_5_Slot_f100_s2_get,
  0,
  0,
  0,
  Field_fld_radar_comparesem_vb16_Slot_f100_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f100_s2_set_field_fns[] = {
  Field_t_Slot_f100_s2_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_f100_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f100_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f100_s2_set,
  0,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f100_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_sr_Slot_f100_s2_set,
  Field_fld_bbe_sem_multiply_vbr_Slot_f100_s2_set,
  Field_fld_bbe_sem_multiply_vr_Slot_f100_s2_set,
  Field_fld_bbe_sem_multiply_vs_Slot_f100_s2_set,
  0,
  Field_fld_bbe_sem_multiply_wvt_Slot_f100_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvt_Slot_f100_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_saimm6_Slot_f100_s2_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_wvr_Slot_f100_s2_set,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_redux_sel_alu_ishfl_Slot_f100_s2_set,
  Field_fld_bbe_sem_wvec_redux_sel_alu_wvr_Slot_f100_s2_set,
  0,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_wvt_Slot_f100_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s2_21_0_Slot_f100_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s2_3_3_Slot_f100_s2_set,
  0,
  Field_fld_f100_s2_3_0_Slot_f100_s2_set,
  Field_fld_f100_s2_14_14_Slot_f100_s2_set,
  0,
  Field_fld_f100_s2_21_14_Slot_f100_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s2_11_0_Slot_f100_s2_set,
  0,
  Field_fld_f100_s2_11_6_Slot_f100_s2_set,
  Field_fld_f100_s2_21_12_Slot_f100_s2_set,
  Field_fld_f100_s2_21_8_Slot_f100_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_alusem_y24_Slot_f100_s2_set,
  Field_fld_f100_s2_21_15_Slot_f100_s2_set,
  Field_fld_radar_alupredsem_y24_Slot_f100_s2_set,
  Field_fld_f100_s2_21_18_Slot_f100_s2_set,
  Field_fld_radar_alusem_x24_Slot_f100_s2_set,
  Field_fld_radar_alusem_z24_Slot_f100_s2_set,
  0,
  0,
  Field_fld_radar_alupredsem_vb16_Slot_f100_s2_set,
  Field_fld_radar_alupredsem_x24_Slot_f100_s2_set,
  Field_fld_radar_alupredsem_z24_Slot_f100_s2_set,
  0,
  Field_fld_f100_s2_9_5_Slot_f100_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_alusem_vs16_Slot_f100_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x24_Slot_f100_s2_set,
  Field_fld_radar_movewidesemantic_z40_Slot_f100_s2_set,
  0,
  Field_fld_f100_s2_4_0_Slot_f100_s2_set,
  Field_fld_f100_s2_11_10_Slot_f100_s2_set,
  Field_fld_radar_movewidesemantic_x40_Slot_f100_s2_set,
  Field_fld_radar_movewidesemantic_z24_Slot_f100_s2_set,
  0,
  0,
  Field_fld_radar_movewidesemantic_vb16_Slot_f100_s2_set,
  0,
  Field_fld_f100_s2_9_6_Slot_f100_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_comparesem_y24_Slot_f100_s2_set,
  Field_fld_radar_comparesem_x24_Slot_f100_s2_set,
  Field_fld_radar_comparesem_vbz16_Slot_f100_s2_set,
  0,
  Field_fld_f100_s2_14_10_Slot_f100_s2_set,
  0,
  0,
  0,
  Field_fld_f100_s2_14_13_Slot_f100_s2_set,
  0,
  0,
  Field_fld_f100_s2_14_5_Slot_f100_s2_set,
  0,
  0,
  0,
  Field_fld_radar_comparesem_vb16_Slot_f100_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f100_s1_get_field_fns[] = {
  Field_t_Slot_f100_s1_get,
  0,
  0,
  0,
  Field_imm8_Slot_f100_s1_get,
  Field_s_Slot_f100_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f100_s1_get,
  0,
  0,
  0,
  0,
  0,
  Field_sal_Slot_f100_s1_get,
  Field_sargt_Slot_f100_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f100_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f100_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f100_s1_get,
  Field_fld_bbe_sem_ld_st_vr_Slot_f100_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_vt_Slot_f100_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f100_s1_get,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f100_s1_get,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f100_s1_get,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f100_s1_get,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f100_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s1_19_12_Slot_f100_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s1_19_0_Slot_f100_s1_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s1_19_13_Slot_f100_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s1_7_4_Slot_f100_s1_get,
  0,
  0,
  Field_fld_f100_s1_7_7_Slot_f100_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s1_2_0_Slot_f100_s1_get,
  0,
  Field_fld_f100_s1_7_5_Slot_f100_s1_get,
  0,
  0,
  0,
  Field_fld_f100_s1_7_0_Slot_f100_s1_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s1_19_16_Slot_f100_s1_get,
  Field_fld_radar_loadstoresemantic_offset_Slot_f100_s1_get,
  Field_fld_radar_loadstoresemantic_ars_Slot_f100_s1_get,
  Field_fld_radar_loadstoresemantic_z24_Slot_f100_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_z24_Slot_f100_s1_get,
  0,
  0,
  0,
  0,
  Field_fld_f100_s1_19_15_Slot_f100_s1_get,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_mode_Slot_f100_s1_get,
  Field_fld_radar_lookup_banked_offset_Slot_f100_s1_get,
  Field_fld_radar_lookup_banked_ars_Slot_f100_s1_get,
  Field_fld_radar_lookup_banked_z16_Slot_f100_s1_get,
  0,
  0,
  Field_fld_f100_s1_12_12_Slot_f100_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f100_s1_set_field_fns[] = {
  Field_t_Slot_f100_s1_set,
  0,
  0,
  0,
  Field_imm8_Slot_f100_s1_set,
  Field_s_Slot_f100_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f100_s1_set,
  0,
  0,
  0,
  0,
  0,
  Field_sal_Slot_f100_s1_set,
  Field_sargt_Slot_f100_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f100_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f100_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f100_s1_set,
  Field_fld_bbe_sem_ld_st_vr_Slot_f100_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_mov_vt_Slot_f100_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f100_s1_set,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f100_s1_set,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f100_s1_set,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f100_s1_set,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f100_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s1_19_12_Slot_f100_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s1_19_0_Slot_f100_s1_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s1_19_13_Slot_f100_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s1_7_4_Slot_f100_s1_set,
  0,
  0,
  Field_fld_f100_s1_7_7_Slot_f100_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s1_2_0_Slot_f100_s1_set,
  0,
  Field_fld_f100_s1_7_5_Slot_f100_s1_set,
  0,
  0,
  0,
  Field_fld_f100_s1_7_0_Slot_f100_s1_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s1_19_16_Slot_f100_s1_set,
  Field_fld_radar_loadstoresemantic_offset_Slot_f100_s1_set,
  Field_fld_radar_loadstoresemantic_ars_Slot_f100_s1_set,
  Field_fld_radar_loadstoresemantic_z24_Slot_f100_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_z24_Slot_f100_s1_set,
  0,
  0,
  0,
  0,
  Field_fld_f100_s1_19_15_Slot_f100_s1_set,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_mode_Slot_f100_s1_set,
  Field_fld_radar_lookup_banked_offset_Slot_f100_s1_set,
  Field_fld_radar_lookup_banked_ars_Slot_f100_s1_set,
  Field_fld_radar_lookup_banked_z16_Slot_f100_s1_set,
  0,
  0,
  Field_fld_f100_s1_12_12_Slot_f100_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f100_s0_get_field_fns[] = {
  Field_t_Slot_f100_s0_get,
  0,
  Field_bbi_Slot_f100_s0_get,
  0,
  Field_imm8_Slot_f100_s0_get,
  Field_s_Slot_f100_s0_get,
  Field_imm12b_Slot_f100_s0_get,
  0,
  0,
  0,
  Field_offset_Slot_f100_s0_get,
  0,
  0,
  Field_op2_Slot_f100_s0_get,
  Field_r_Slot_f100_s0_get,
  0,
  0,
  0,
  0,
  Field_sae_Slot_f100_s0_get,
  Field_sal_Slot_f100_s0_get,
  Field_sargt_Slot_f100_s0_get,
  0,
  Field_sas_Slot_f100_s0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_xt_wbr15_imm_Slot_f100_s0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f100_s0_get,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f100_s0_get,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f100_s0_get,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f100_s0_get,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f100_s0_get,
  Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f100_s0_get,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f100_s0_get,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f100_s0_get,
  Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f100_s0_get,
  Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f100_s0_get,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f100_s0_get,
  0,
  Field_fld_bbe_sem_ld_st_uul_Slot_f100_s0_get,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f100_s0_get,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f100_s0_get,
  Field_fld_bbe_sem_ld_st_vr_Slot_f100_s0_get,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f100_s0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s0_11_4_Slot_f100_s0_get,
  0,
  Field_fld_f100_s0_7_4_Slot_f100_s0_get,
  0,
  0,
  Field_fld_f100_s0_11_9_Slot_f100_s0_get,
  Field_fld_f100_s0_28_27_Slot_f100_s0_get,
  0,
  Field_fld_f100_s0_11_8_Slot_f100_s0_get,
  0,
  Field_fld_f100_s0_3_0_Slot_f100_s0_get,
  0,
  0,
  Field_fld_f100_s0_28_12_Slot_f100_s0_get,
  0,
  0,
  Field_fld_f100_s0_28_16_Slot_f100_s0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s0_28_13_Slot_f100_s0_get,
  0,
  0,
  Field_fld_f100_s0_28_4_Slot_f100_s0_get,
  0,
  Field_fld_f100_s0_28_9_Slot_f100_s0_get,
  0,
  Field_fld_f100_s0_28_8_Slot_f100_s0_get,
  Field_fld_f100_s0_14_14_Slot_f100_s0_get,
  Field_fld_f100_s0_28_14_Slot_f100_s0_get,
  Field_fld_f100_s0_11_10_Slot_f100_s0_get,
  0,
  Field_fld_f100_s0_28_17_Slot_f100_s0_get,
  0,
  0,
  Field_fld_f100_s0_28_15_Slot_f100_s0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f100_s0_get,
  Field_fld_radar_loadstoresemantic_ars_Slot_f100_s0_get,
  Field_fld_radar_loadstoresemantic_z24_Slot_f100_s0_get,
  Field_fld_radar_loadstoresemantic_offsetn_Slot_f100_s0_get,
  Field_fld_radar_loadstoresemantic_x24_Slot_f100_s0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_miscsemanticls_offset_Slot_f100_s0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_miscsemanticls_ars_Slot_f100_s0_get,
  Field_fld_radar_miscsemanticls_arr_Slot_f100_s0_get,
  Field_fld_radar_miscsemanticls_art_Slot_f100_s0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_z24_Slot_f100_s0_get,
  0,
  0,
  0,
  Field_fld_f100_s0_6_4_Slot_f100_s0_get,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_mode_Slot_f100_s0_get,
  Field_fld_radar_lookup_banked_offset_Slot_f100_s0_get,
  Field_fld_radar_lookup_banked_ars_Slot_f100_s0_get,
  Field_fld_radar_lookup_banked_z16_Slot_f100_s0_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_x24_Slot_f100_s0_get,
  0,
  Field_fld_f100_s0_28_18_Slot_f100_s0_get,
  0,
  0,
  Field_fld_radar_lookup_banked_vb16_Slot_f100_s0_get,
  Field_fld_radar_lookup_banked_x16_Slot_f100_s0_get,
  Field_fld_f100_s0_12_12_Slot_f100_s0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f100_s0_set_field_fns[] = {
  Field_t_Slot_f100_s0_set,
  0,
  Field_bbi_Slot_f100_s0_set,
  0,
  Field_imm8_Slot_f100_s0_set,
  Field_s_Slot_f100_s0_set,
  Field_imm12b_Slot_f100_s0_set,
  0,
  0,
  0,
  Field_offset_Slot_f100_s0_set,
  0,
  0,
  Field_op2_Slot_f100_s0_set,
  Field_r_Slot_f100_s0_set,
  0,
  0,
  0,
  0,
  Field_sae_Slot_f100_s0_set,
  Field_sal_Slot_f100_s0_set,
  Field_sargt_Slot_f100_s0_set,
  0,
  Field_sas_Slot_f100_s0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_xt_wbr15_imm_Slot_f100_s0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f100_s0_set,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_Slot_f100_s0_set,
  Field_fld_bbe_sem_ld_st_i_bimm4bn_2_Slot_f100_s0_set,
  Field_fld_bbe_sem_ld_st_i_bimm4x2_Slot_f100_s0_set,
  Field_fld_bbe_sem_ld_st_i_bimm4x4_Slot_f100_s0_set,
  Field_fld_bbe_sem_ld_st_i_bimm6_Slot_f100_s0_set,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_Slot_f100_s0_set,
  Field_fld_bbe_sem_ld_st_i_bimm6bn_2_Slot_f100_s0_set,
  Field_fld_bbe_sem_ld_st_i_bimm6x2_Slot_f100_s0_set,
  Field_fld_bbe_sem_ld_st_i_bimm6x4_Slot_f100_s0_set,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f100_s0_set,
  0,
  Field_fld_bbe_sem_ld_st_uul_Slot_f100_s0_set,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbr_Slot_f100_s0_set,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f100_s0_set,
  Field_fld_bbe_sem_ld_st_vr_Slot_f100_s0_set,
  Field_fld_bbe_sem_ld_st_vrul_Slot_f100_s0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s0_11_4_Slot_f100_s0_set,
  0,
  Field_fld_f100_s0_7_4_Slot_f100_s0_set,
  0,
  0,
  Field_fld_f100_s0_11_9_Slot_f100_s0_set,
  Field_fld_f100_s0_28_27_Slot_f100_s0_set,
  0,
  Field_fld_f100_s0_11_8_Slot_f100_s0_set,
  0,
  Field_fld_f100_s0_3_0_Slot_f100_s0_set,
  0,
  0,
  Field_fld_f100_s0_28_12_Slot_f100_s0_set,
  0,
  0,
  Field_fld_f100_s0_28_16_Slot_f100_s0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f100_s0_28_13_Slot_f100_s0_set,
  0,
  0,
  Field_fld_f100_s0_28_4_Slot_f100_s0_set,
  0,
  Field_fld_f100_s0_28_9_Slot_f100_s0_set,
  0,
  Field_fld_f100_s0_28_8_Slot_f100_s0_set,
  Field_fld_f100_s0_14_14_Slot_f100_s0_set,
  Field_fld_f100_s0_28_14_Slot_f100_s0_set,
  Field_fld_f100_s0_11_10_Slot_f100_s0_set,
  0,
  Field_fld_f100_s0_28_17_Slot_f100_s0_set,
  0,
  0,
  Field_fld_f100_s0_28_15_Slot_f100_s0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_loadstoresemantic_offset_Slot_f100_s0_set,
  Field_fld_radar_loadstoresemantic_ars_Slot_f100_s0_set,
  Field_fld_radar_loadstoresemantic_z24_Slot_f100_s0_set,
  Field_fld_radar_loadstoresemantic_offsetn_Slot_f100_s0_set,
  Field_fld_radar_loadstoresemantic_x24_Slot_f100_s0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_miscsemanticls_offset_Slot_f100_s0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_miscsemanticls_ars_Slot_f100_s0_set,
  Field_fld_radar_miscsemanticls_arr_Slot_f100_s0_set,
  Field_fld_radar_miscsemanticls_art_Slot_f100_s0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_z24_Slot_f100_s0_set,
  0,
  0,
  0,
  Field_fld_f100_s0_6_4_Slot_f100_s0_set,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_mode_Slot_f100_s0_set,
  Field_fld_radar_lookup_banked_offset_Slot_f100_s0_set,
  Field_fld_radar_lookup_banked_ars_Slot_f100_s0_set,
  Field_fld_radar_lookup_banked_z16_Slot_f100_s0_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_x24_Slot_f100_s0_set,
  0,
  Field_fld_f100_s0_28_18_Slot_f100_s0_set,
  0,
  0,
  Field_fld_radar_lookup_banked_vb16_Slot_f100_s0_set,
  Field_fld_radar_lookup_banked_x16_Slot_f100_s0_set,
  Field_fld_f100_s0_12_12_Slot_f100_s0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f110_s3_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s3_18_0_Slot_f110_s3_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_z24_Slot_f110_s3_get,
  0,
  0,
  Field_fld_f110_s3_18_15_Slot_f110_s3_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_mode_Slot_f110_s3_get,
  Field_fld_radar_lookup_banked_offset_Slot_f110_s3_get,
  Field_fld_radar_lookup_banked_ars_Slot_f110_s3_get,
  Field_fld_radar_lookup_banked_z16_Slot_f110_s3_get,
  0,
  Field_fld_f110_s3_8_8_Slot_f110_s3_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_setgetbt_semantic_valout_Slot_f110_s3_get,
  Field_fld_f110_s3_3_0_Slot_f110_s3_get,
  Field_fld_radar_setgetbt_semantic_val_Slot_f110_s3_get,
  Field_fld_radar_setgetbt_semantic_writeok_Slot_f110_s3_get,
  Field_fld_f110_s3_18_8_Slot_f110_s3_get,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f110_s3_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s3_18_0_Slot_f110_s3_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_z24_Slot_f110_s3_set,
  0,
  0,
  Field_fld_f110_s3_18_15_Slot_f110_s3_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_mode_Slot_f110_s3_set,
  Field_fld_radar_lookup_banked_offset_Slot_f110_s3_set,
  Field_fld_radar_lookup_banked_ars_Slot_f110_s3_set,
  Field_fld_radar_lookup_banked_z16_Slot_f110_s3_set,
  0,
  Field_fld_f110_s3_8_8_Slot_f110_s3_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_setgetbt_semantic_valout_Slot_f110_s3_set,
  Field_fld_f110_s3_3_0_Slot_f110_s3_set,
  Field_fld_radar_setgetbt_semantic_val_Slot_f110_s3_set,
  Field_fld_radar_setgetbt_semantic_writeok_Slot_f110_s3_set,
  Field_fld_f110_s3_18_8_Slot_f110_s3_set,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f110_s2_get_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  Field_s_Slot_f110_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f110_s2_get,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f110_s2_get,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f110_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f110_s2_get,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f110_s2_get,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f110_s2_get,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f110_s2_get,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f110_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_sr_Slot_f110_s2_get,
  Field_fld_bbe_sem_multiply_vbr_Slot_f110_s2_get,
  Field_fld_bbe_sem_multiply_vr_Slot_f110_s2_get,
  Field_fld_bbe_sem_multiply_vs_Slot_f110_s2_get,
  0,
  Field_fld_bbe_sem_multiply_wvt_Slot_f110_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_wvr_Slot_f110_s2_get,
  Field_fld_bbe_sem_multiply_wvsm2_Slot_f110_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_vt_Slot_f110_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s2_22_0_Slot_f110_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s2_3_0_Slot_f110_s2_get,
  0,
  Field_fld_f110_s2_4_0_Slot_f110_s2_get,
  0,
  0,
  Field_fld_f110_s2_4_4_Slot_f110_s2_get,
  0,
  Field_fld_f110_s2_17_15_Slot_f110_s2_get,
  Field_fld_f110_s2_22_20_Slot_f110_s2_get,
  Field_fld_f110_s2_17_11_Slot_f110_s2_get,
  Field_fld_f110_s2_17_4_Slot_f110_s2_get,
  0,
  Field_fld_f110_s2_17_8_Slot_f110_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_alusem_y24_Slot_f110_s2_get,
  0,
  Field_fld_radar_alupredsem_y24_Slot_f110_s2_get,
  0,
  Field_fld_radar_alusem_x24_Slot_f110_s2_get,
  Field_fld_radar_alusem_z24_Slot_f110_s2_get,
  0,
  0,
  Field_fld_radar_alupredsem_vb16_Slot_f110_s2_get,
  Field_fld_radar_alupredsem_x24_Slot_f110_s2_get,
  Field_fld_radar_alupredsem_z24_Slot_f110_s2_get,
  Field_fld_f110_s2_9_5_Slot_f110_s2_get,
  0,
  0,
  0,
  Field_fld_radar_redopssem_x24_Slot_f110_s2_get,
  Field_fld_radar_redopssem_z24_Slot_f110_s2_get,
  0,
  Field_fld_radar_redopssem_vb16_Slot_f110_s2_get,
  0,
  Field_fld_radar_alusem_vs16_Slot_f110_s2_get,
  Field_fld_f110_s2_22_8_Slot_f110_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_x16_Slot_f110_s2_get,
  0,
  0,
  Field_fld_radar_movesemantic_x24_Slot_f110_s2_get,
  Field_fld_radar_movesemantic_z16_Slot_f110_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x24_Slot_f110_s2_get,
  Field_fld_radar_movewidesemantic_z40_Slot_f110_s2_get,
  Field_fld_f110_s2_17_10_Slot_f110_s2_get,
  0,
  0,
  Field_fld_radar_movewidesemantic_x40_Slot_f110_s2_get,
  Field_fld_radar_movewidesemantic_z24_Slot_f110_s2_get,
  0,
  0,
  Field_fld_radar_movewidesemantic_vb16_Slot_f110_s2_get,
  Field_fld_f110_s2_9_0_Slot_f110_s2_get,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ival_Slot_f110_s2_get,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ars_Slot_f110_s2_get,
  Field_fld_radar_movesemantic_z24_Slot_f110_s2_get,
  0,
  0,
  Field_fld_radar_movesemantic_vb16_Slot_f110_s2_get,
  Field_fld_f110_s2_9_4_Slot_f110_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_shiftsemantic_svalu_Slot_f110_s2_get,
  Field_fld_f110_s2_22_15_Slot_f110_s2_get,
  Field_fld_f110_s2_22_18_Slot_f110_s2_get,
  0,
  Field_fld_radar_shiftsemantic_sval_Slot_f110_s2_get,
  Field_fld_radar_shiftsemantic_x24_Slot_f110_s2_get,
  Field_fld_radar_shiftsemantic_z24_Slot_f110_s2_get,
  0,
  0,
  Field_fld_radar_shiftsemantic_vb16_Slot_f110_s2_get,
  Field_fld_f110_s2_22_19_Slot_f110_s2_get,
  Field_fld_radar_shiftsemantic_vs16_Slot_f110_s2_get,
  Field_fld_f110_s2_4_3_Slot_f110_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_logicalsemantic_y24_Slot_f110_s2_get,
  Field_fld_radar_logicalsemantic_x24_Slot_f110_s2_get,
  Field_fld_radar_logicalsemantic_z24_Slot_f110_s2_get,
  Field_fld_radar_selectsemantic_sval_Slot_f110_s2_get,
  0,
  Field_fld_f110_s2_9_9_Slot_f110_s2_get,
  0,
  Field_fld_radar_selectsemantic_svalc_Slot_f110_s2_get,
  0,
  Field_fld_radar_selectsemantic_vb16_Slot_f110_s2_get,
  Field_fld_f110_s2_9_8_Slot_f110_s2_get,
  0,
  0,
  Field_fld_radar_selectsemantic_y24_Slot_f110_s2_get,
  Field_fld_radar_selectsemantic_x24_Slot_f110_s2_get,
  Field_fld_radar_selectsemantic_z24_Slot_f110_s2_get,
  Field_fld_radar_selectsemantic_vs16_Slot_f110_s2_get,
  Field_fld_radar_comparesem_y24_Slot_f110_s2_get,
  Field_fld_radar_comparesem_x24_Slot_f110_s2_get,
  Field_fld_radar_comparesem_vbz16_Slot_f110_s2_get,
  Field_fld_f110_s2_14_10_Slot_f110_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s2_14_5_Slot_f110_s2_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f110_s2_set_field_fns[] = {
  0,
  0,
  0,
  0,
  0,
  Field_s_Slot_f110_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_vec_alu_vr_Slot_f110_s2_set,
  Field_fld_bbe_sem_vec_alu_vs_Slot_f110_s2_set,
  Field_fld_bbe_sem_vec_alu_vt_Slot_f110_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_wvec_pack_vt_Slot_f110_s2_set,
  Field_fld_bbe_sem_wvec_pack_wvr_Slot_f110_s2_set,
  Field_fld_bbe_sem_wvec_shift_packv_sr_Slot_f110_s2_set,
  0,
  Field_fld_bbe_sem_wvec_shift_packv_vt_Slot_f110_s2_set,
  Field_fld_bbe_sem_wvec_shift_packv_wvr_Slot_f110_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_sr_Slot_f110_s2_set,
  Field_fld_bbe_sem_multiply_vbr_Slot_f110_s2_set,
  Field_fld_bbe_sem_multiply_vr_Slot_f110_s2_set,
  Field_fld_bbe_sem_multiply_vs_Slot_f110_s2_set,
  0,
  Field_fld_bbe_sem_multiply_wvt_Slot_f110_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_wvr_Slot_f110_s2_set,
  Field_fld_bbe_sem_multiply_wvsm2_Slot_f110_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_multiply_vt_Slot_f110_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s2_22_0_Slot_f110_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s2_3_0_Slot_f110_s2_set,
  0,
  Field_fld_f110_s2_4_0_Slot_f110_s2_set,
  0,
  0,
  Field_fld_f110_s2_4_4_Slot_f110_s2_set,
  0,
  Field_fld_f110_s2_17_15_Slot_f110_s2_set,
  Field_fld_f110_s2_22_20_Slot_f110_s2_set,
  Field_fld_f110_s2_17_11_Slot_f110_s2_set,
  Field_fld_f110_s2_17_4_Slot_f110_s2_set,
  0,
  Field_fld_f110_s2_17_8_Slot_f110_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_alusem_y24_Slot_f110_s2_set,
  0,
  Field_fld_radar_alupredsem_y24_Slot_f110_s2_set,
  0,
  Field_fld_radar_alusem_x24_Slot_f110_s2_set,
  Field_fld_radar_alusem_z24_Slot_f110_s2_set,
  0,
  0,
  Field_fld_radar_alupredsem_vb16_Slot_f110_s2_set,
  Field_fld_radar_alupredsem_x24_Slot_f110_s2_set,
  Field_fld_radar_alupredsem_z24_Slot_f110_s2_set,
  Field_fld_f110_s2_9_5_Slot_f110_s2_set,
  0,
  0,
  0,
  Field_fld_radar_redopssem_x24_Slot_f110_s2_set,
  Field_fld_radar_redopssem_z24_Slot_f110_s2_set,
  0,
  Field_fld_radar_redopssem_vb16_Slot_f110_s2_set,
  0,
  Field_fld_radar_alusem_vs16_Slot_f110_s2_set,
  Field_fld_f110_s2_22_8_Slot_f110_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_x16_Slot_f110_s2_set,
  0,
  0,
  Field_fld_radar_movesemantic_x24_Slot_f110_s2_set,
  Field_fld_radar_movesemantic_z16_Slot_f110_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_movewidesemantic_x24_Slot_f110_s2_set,
  Field_fld_radar_movewidesemantic_z40_Slot_f110_s2_set,
  Field_fld_f110_s2_17_10_Slot_f110_s2_set,
  0,
  0,
  Field_fld_radar_movewidesemantic_x40_Slot_f110_s2_set,
  Field_fld_radar_movewidesemantic_z24_Slot_f110_s2_set,
  0,
  0,
  Field_fld_radar_movewidesemantic_vb16_Slot_f110_s2_set,
  Field_fld_f110_s2_9_0_Slot_f110_s2_set,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ival_Slot_f110_s2_set,
  0,
  0,
  0,
  0,
  Field_fld_radar_movesemantic_ars_Slot_f110_s2_set,
  Field_fld_radar_movesemantic_z24_Slot_f110_s2_set,
  0,
  0,
  Field_fld_radar_movesemantic_vb16_Slot_f110_s2_set,
  Field_fld_f110_s2_9_4_Slot_f110_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_shiftsemantic_svalu_Slot_f110_s2_set,
  Field_fld_f110_s2_22_15_Slot_f110_s2_set,
  Field_fld_f110_s2_22_18_Slot_f110_s2_set,
  0,
  Field_fld_radar_shiftsemantic_sval_Slot_f110_s2_set,
  Field_fld_radar_shiftsemantic_x24_Slot_f110_s2_set,
  Field_fld_radar_shiftsemantic_z24_Slot_f110_s2_set,
  0,
  0,
  Field_fld_radar_shiftsemantic_vb16_Slot_f110_s2_set,
  Field_fld_f110_s2_22_19_Slot_f110_s2_set,
  Field_fld_radar_shiftsemantic_vs16_Slot_f110_s2_set,
  Field_fld_f110_s2_4_3_Slot_f110_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_logicalsemantic_y24_Slot_f110_s2_set,
  Field_fld_radar_logicalsemantic_x24_Slot_f110_s2_set,
  Field_fld_radar_logicalsemantic_z24_Slot_f110_s2_set,
  Field_fld_radar_selectsemantic_sval_Slot_f110_s2_set,
  0,
  Field_fld_f110_s2_9_9_Slot_f110_s2_set,
  0,
  Field_fld_radar_selectsemantic_svalc_Slot_f110_s2_set,
  0,
  Field_fld_radar_selectsemantic_vb16_Slot_f110_s2_set,
  Field_fld_f110_s2_9_8_Slot_f110_s2_set,
  0,
  0,
  Field_fld_radar_selectsemantic_y24_Slot_f110_s2_set,
  Field_fld_radar_selectsemantic_x24_Slot_f110_s2_set,
  Field_fld_radar_selectsemantic_z24_Slot_f110_s2_set,
  Field_fld_radar_selectsemantic_vs16_Slot_f110_s2_set,
  Field_fld_radar_comparesem_y24_Slot_f110_s2_set,
  Field_fld_radar_comparesem_x24_Slot_f110_s2_set,
  Field_fld_radar_comparesem_vbz16_Slot_f110_s2_set,
  Field_fld_f110_s2_14_10_Slot_f110_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s2_14_5_Slot_f110_s2_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f110_s1_get_field_fns[] = {
  Field_t_Slot_f110_s1_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_f110_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f110_s1_get,
  0,
  0,
  0,
  0,
  0,
  Field_sal_Slot_f110_s1_get,
  Field_sargt_Slot_f110_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f110_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f110_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f110_s1_get,
  Field_fld_bbe_sem_ld_st_vr_Slot_f110_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s1_12_12_Slot_f110_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s1_18_0_Slot_f110_s1_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s1_7_7_Slot_f110_s1_get,
  Field_fld_f110_s1_18_14_Slot_f110_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s1_18_12_Slot_f110_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_z24_Slot_f110_s1_get,
  Field_fld_f110_s1_11_9_Slot_f110_s1_get,
  Field_fld_f110_s1_18_18_Slot_f110_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_mode_Slot_f110_s1_get,
  Field_fld_radar_lookup_banked_offset_Slot_f110_s1_get,
  Field_fld_radar_lookup_banked_ars_Slot_f110_s1_get,
  Field_fld_radar_lookup_banked_z16_Slot_f110_s1_get,
  Field_fld_f110_s1_7_4_Slot_f110_s1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f110_s1_set_field_fns[] = {
  Field_t_Slot_f110_s1_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_f110_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_f110_s1_set,
  0,
  0,
  0,
  0,
  0,
  Field_sal_Slot_f110_s1_set,
  Field_sargt_Slot_f110_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_imm7_Slot_f110_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f110_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vbre_Slot_f110_s1_set,
  Field_fld_bbe_sem_ld_st_vr_Slot_f110_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s1_12_12_Slot_f110_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s1_18_0_Slot_f110_s1_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s1_7_7_Slot_f110_s1_set,
  Field_fld_f110_s1_18_14_Slot_f110_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s1_18_12_Slot_f110_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_z24_Slot_f110_s1_set,
  Field_fld_f110_s1_11_9_Slot_f110_s1_set,
  Field_fld_f110_s1_18_18_Slot_f110_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_mode_Slot_f110_s1_set,
  Field_fld_radar_lookup_banked_offset_Slot_f110_s1_set,
  Field_fld_radar_lookup_banked_ars_Slot_f110_s1_set,
  Field_fld_radar_lookup_banked_z16_Slot_f110_s1_set,
  Field_fld_f110_s1_7_4_Slot_f110_s1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_f110_s0_get_field_fns[] = {
  Field_t_Slot_f110_s0_get,
  0,
  Field_bbi_Slot_f110_s0_get,
  0,
  Field_imm8_Slot_f110_s0_get,
  Field_s_Slot_f110_s0_get,
  Field_imm12b_Slot_f110_s0_get,
  0,
  0,
  0,
  Field_offset_Slot_f110_s0_get,
  0,
  0,
  Field_op2_Slot_f110_s0_get,
  Field_r_Slot_f110_s0_get,
  0,
  0,
  0,
  0,
  Field_sae_Slot_f110_s0_get,
  Field_sal_Slot_f110_s0_get,
  Field_sargt_Slot_f110_s0_get,
  0,
  Field_sas_Slot_f110_s0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_xt_wbr15_imm_Slot_f110_s0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f110_s0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f110_s0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f110_s0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s0_11_4_Slot_f110_s0_get,
  0,
  Field_fld_f110_s0_7_4_Slot_f110_s0_get,
  0,
  Field_fld_f110_s0_11_9_Slot_f110_s0_get,
  Field_fld_f110_s0_28_27_Slot_f110_s0_get,
  0,
  0,
  Field_fld_f110_s0_11_8_Slot_f110_s0_get,
  0,
  Field_fld_f110_s0_3_0_Slot_f110_s0_get,
  0,
  Field_fld_f110_s0_28_12_Slot_f110_s0_get,
  0,
  0,
  0,
  Field_fld_f110_s0_28_16_Slot_f110_s0_get,
  0,
  Field_fld_f110_s0_28_17_Slot_f110_s0_get,
  Field_fld_f110_s0_28_18_Slot_f110_s0_get,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s0_28_13_Slot_f110_s0_get,
  0,
  0,
  0,
  0,
  Field_fld_f110_s0_28_4_Slot_f110_s0_get,
  0,
  Field_fld_f110_s0_28_5_Slot_f110_s0_get,
  0,
  Field_fld_f110_s0_28_8_Slot_f110_s0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_mode_Slot_f110_s0_get,
  Field_fld_radar_lookup_banked_offset_Slot_f110_s0_get,
  Field_fld_radar_lookup_banked_ars_Slot_f110_s0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_x24_Slot_f110_s0_get,
  Field_fld_f110_s0_28_21_Slot_f110_s0_get,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_vb16_Slot_f110_s0_get,
  Field_fld_radar_lookup_banked_x16_Slot_f110_s0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_f110_s0_set_field_fns[] = {
  Field_t_Slot_f110_s0_set,
  0,
  Field_bbi_Slot_f110_s0_set,
  0,
  Field_imm8_Slot_f110_s0_set,
  Field_s_Slot_f110_s0_set,
  Field_imm12b_Slot_f110_s0_set,
  0,
  0,
  0,
  Field_offset_Slot_f110_s0_set,
  0,
  0,
  Field_op2_Slot_f110_s0_set,
  Field_r_Slot_f110_s0_set,
  0,
  0,
  0,
  0,
  Field_sae_Slot_f110_s0_set,
  Field_sal_Slot_f110_s0_set,
  Field_sargt_Slot_f110_s0_set,
  0,
  Field_sas_Slot_f110_s0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_xt_wbr15_imm_Slot_f110_s0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm4_Slot_f110_s0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_i_bimm8_Slot_f110_s0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_bbe_sem_ld_st_vr_Slot_f110_s0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s0_11_4_Slot_f110_s0_set,
  0,
  Field_fld_f110_s0_7_4_Slot_f110_s0_set,
  0,
  Field_fld_f110_s0_11_9_Slot_f110_s0_set,
  Field_fld_f110_s0_28_27_Slot_f110_s0_set,
  0,
  0,
  Field_fld_f110_s0_11_8_Slot_f110_s0_set,
  0,
  Field_fld_f110_s0_3_0_Slot_f110_s0_set,
  0,
  Field_fld_f110_s0_28_12_Slot_f110_s0_set,
  0,
  0,
  0,
  Field_fld_f110_s0_28_16_Slot_f110_s0_set,
  0,
  Field_fld_f110_s0_28_17_Slot_f110_s0_set,
  Field_fld_f110_s0_28_18_Slot_f110_s0_set,
  0,
  0,
  0,
  0,
  0,
  Field_fld_f110_s0_28_13_Slot_f110_s0_set,
  0,
  0,
  0,
  0,
  Field_fld_f110_s0_28_4_Slot_f110_s0_set,
  0,
  Field_fld_f110_s0_28_5_Slot_f110_s0_set,
  0,
  Field_fld_f110_s0_28_8_Slot_f110_s0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_mode_Slot_f110_s0_set,
  Field_fld_radar_lookup_banked_offset_Slot_f110_s0_set,
  Field_fld_radar_lookup_banked_ars_Slot_f110_s0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_x24_Slot_f110_s0_set,
  Field_fld_f110_s0_28_21_Slot_f110_s0_set,
  0,
  0,
  0,
  Field_fld_radar_lookup_banked_vb16_Slot_f110_s0_set,
  Field_fld_radar_lookup_banked_x16_Slot_f110_s0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_slot_internal slots[] = {
  { "Inst", "x24", 0,
    Slot_x24_Format_inst_0_get, Slot_x24_Format_inst_0_set,
    Slot_inst_get_field_fns, Slot_inst_set_field_fns,
    Slot_inst_decode, "nop" },
  { "Inst16a", "x16a", 0,
    Slot_x16a_Format_inst16a_0_get, Slot_x16a_Format_inst16a_0_set,
    Slot_inst16a_get_field_fns, Slot_inst16a_set_field_fns,
    Slot_inst16a_decode, "" },
  { "Inst16b", "x16b", 0,
    Slot_x16b_Format_inst16b_0_get, Slot_x16b_Format_inst16b_0_set,
    Slot_inst16b_get_field_fns, Slot_inst16b_set_field_fns,
    Slot_inst16b_decode, "nop.n" },
  { "F0_S0_LdStALU", "F0", 0,
    Slot_f0_Format_f0_s0_ldstalu_5_get, Slot_f0_Format_f0_s0_ldstalu_5_set,
    Slot_f0_s0_ldstalu_get_field_fns, Slot_f0_s0_ldstalu_set_field_fns,
    Slot_f0_s0_ldstalu_decode, "nop" },
  { "F0_S1_LdPk", "F0", 1,
    Slot_f0_Format_f0_s1_ldpk_17_get, Slot_f0_Format_f0_s1_ldpk_17_set,
    Slot_f0_s1_ldpk_get_field_fns, Slot_f0_s1_ldpk_set_field_fns,
    Slot_f0_s1_ldpk_decode, "nop" },
  { "F0_S2_Mul", "F0", 2,
    Slot_f0_Format_f0_s2_mul_4_get, Slot_f0_Format_f0_s2_mul_4_set,
    Slot_f0_s2_mul_get_field_fns, Slot_f0_s2_mul_set_field_fns,
    Slot_f0_s2_mul_decode, "nop" },
  { "F0_S3_ALU", "F0", 3,
    Slot_f0_Format_f0_s3_alu_40_get, Slot_f0_Format_f0_s3_alu_40_set,
    Slot_f0_s3_alu_get_field_fns, Slot_f0_s3_alu_set_field_fns,
    Slot_f0_s3_alu_decode, "nop" },
  { "F1_S0_St", "F1", 0,
    Slot_f1_Format_f1_s0_st_5_get, Slot_f1_Format_f1_s0_st_5_set,
    Slot_f1_s0_st_get_field_fns, Slot_f1_s0_st_set_field_fns,
    Slot_f1_s0_st_decode, "nop" },
  { "F1_S1_Base", "F1", 1,
    Slot_f1_Format_f1_s1_base_17_get, Slot_f1_Format_f1_s1_base_17_set,
    Slot_f1_s1_base_get_field_fns, Slot_f1_s1_base_set_field_fns,
    Slot_f1_s1_base_decode, "nop" },
  { "F1_S2_WALUMul", "F1", 2,
    Slot_f1_Format_f1_s2_walumul_4_get, Slot_f1_Format_f1_s2_walumul_4_set,
    Slot_f1_s2_walumul_get_field_fns, Slot_f1_s2_walumul_set_field_fns,
    Slot_f1_s2_walumul_decode, "nop" },
  { "F1_S3_ALU", "F1", 3,
    Slot_f1_Format_f1_s3_alu_40_get, Slot_f1_Format_f1_s3_alu_40_set,
    Slot_f1_s3_alu_get_field_fns, Slot_f1_s3_alu_set_field_fns,
    Slot_f1_s3_alu_decode, "nop" },
  { "F1_S4_Move", "F1", 4,
    Slot_f1_Format_f1_s4_move_60_get, Slot_f1_Format_f1_s4_move_60_set,
    Slot_f1_s4_move_get_field_fns, Slot_f1_s4_move_set_field_fns,
    Slot_f1_s4_move_decode, "nop" },
  { "F2_S0_LdSt", "F2", 0,
    Slot_f2_Format_f2_s0_ldst_5_get, Slot_f2_Format_f2_s0_ldst_5_set,
    Slot_f2_s0_ldst_get_field_fns, Slot_f2_s0_ldst_set_field_fns,
    Slot_f2_s0_ldst_decode, "nop" },
  { "F2_S1_Ld", "F2", 1,
    Slot_f2_Format_f2_s1_ld_17_get, Slot_f2_Format_f2_s1_ld_17_set,
    Slot_f2_s1_ld_get_field_fns, Slot_f2_s1_ld_set_field_fns,
    Slot_f2_s1_ld_decode, "nop" },
  { "F2_S2_WALUMul", "F2", 2,
    Slot_f2_Format_f2_s2_walumul_4_get, Slot_f2_Format_f2_s2_walumul_4_set,
    Slot_f2_s2_walumul_get_field_fns, Slot_f2_s2_walumul_set_field_fns,
    Slot_f2_s2_walumul_decode, "nop" },
  { "F2_S3_ALU", "F2", 3,
    Slot_f2_Format_f2_s3_alu_36_get, Slot_f2_Format_f2_s3_alu_36_set,
    Slot_f2_s3_alu_get_field_fns, Slot_f2_s3_alu_set_field_fns,
    Slot_f2_s3_alu_decode, "nop" },
  { "F2_S4_Move", "F2", 4,
    Slot_f2_Format_f2_s4_move_24_get, Slot_f2_Format_f2_s4_move_24_set,
    Slot_f2_s4_move_get_field_fns, Slot_f2_s4_move_set_field_fns,
    Slot_f2_s4_move_decode, "nop" },
  { "F3_S0_St", "F3", 0,
    Slot_f3_Format_f3_s0_st_5_get, Slot_f3_Format_f3_s0_st_5_set,
    Slot_f3_s0_st_get_field_fns, Slot_f3_s0_st_set_field_fns,
    Slot_f3_s0_st_decode, "nop" },
  { "F3_S1_Ld", "F3", 1,
    Slot_f3_Format_f3_s1_ld_17_get, Slot_f3_Format_f3_s1_ld_17_set,
    Slot_f3_s1_ld_get_field_fns, Slot_f3_s1_ld_set_field_fns,
    Slot_f3_s1_ld_decode, "nop" },
  { "F3_S2_ALUMul", "F3", 2,
    Slot_f3_Format_f3_s2_alumul_4_get, Slot_f3_Format_f3_s2_alumul_4_set,
    Slot_f3_s2_alumul_get_field_fns, Slot_f3_s2_alumul_set_field_fns,
    Slot_f3_s2_alumul_decode, "nop" },
  { "F3_S3_ALU", "F3", 3,
    Slot_f3_Format_f3_s3_alu_36_get, Slot_f3_Format_f3_s3_alu_36_set,
    Slot_f3_s3_alu_get_field_fns, Slot_f3_s3_alu_set_field_fns,
    Slot_f3_s3_alu_decode, "nop" },
  { "F3_S4_Move", "F3", 4,
    Slot_f3_Format_f3_s4_move_24_get, Slot_f3_Format_f3_s4_move_24_set,
    Slot_f3_s4_move_get_field_fns, Slot_f3_s4_move_set_field_fns,
    Slot_f3_s4_move_decode, "nop" },
  { "F4_S0_LdSt", "F4", 0,
    Slot_f4_Format_f4_s0_ldst_5_get, Slot_f4_Format_f4_s0_ldst_5_set,
    Slot_f4_s0_ldst_get_field_fns, Slot_f4_s0_ldst_set_field_fns,
    Slot_f4_s0_ldst_decode, "nop" },
  { "F4_S1_LdPkDiv", "F4", 1,
    Slot_f4_Format_f4_s1_ldpkdiv_17_get, Slot_f4_Format_f4_s1_ldpkdiv_17_set,
    Slot_f4_s1_ldpkdiv_get_field_fns, Slot_f4_s1_ldpkdiv_set_field_fns,
    Slot_f4_s1_ldpkdiv_decode, "nop" },
  { "F4_S2_Mul", "F4", 2,
    Slot_f4_Format_f4_s2_mul_4_get, Slot_f4_Format_f4_s2_mul_4_set,
    Slot_f4_s2_mul_get_field_fns, Slot_f4_s2_mul_set_field_fns,
    Slot_f4_s2_mul_decode, "nop" },
  { "F4_S3_ALU", "F4", 3,
    Slot_f4_Format_f4_s3_alu_40_get, Slot_f4_Format_f4_s3_alu_40_set,
    Slot_f4_s3_alu_get_field_fns, Slot_f4_s3_alu_set_field_fns,
    Slot_f4_s3_alu_decode, "nop" },
  { "F6_S0_St", "F6", 0,
    Slot_f6_Format_f6_s0_st_5_get, Slot_f6_Format_f6_s0_st_5_set,
    Slot_f6_s0_st_get_field_fns, Slot_f6_s0_st_set_field_fns,
    Slot_f6_s0_st_decode, "nop" },
  { "F6_S1_LdPk", "F6", 1,
    Slot_f6_Format_f6_s1_ldpk_17_get, Slot_f6_Format_f6_s1_ldpk_17_set,
    Slot_f6_s1_ldpk_get_field_fns, Slot_f6_s1_ldpk_set_field_fns,
    Slot_f6_s1_ldpk_decode, "nop" },
  { "F6_S2_Mul", "F6", 2,
    Slot_f6_Format_f6_s2_mul_4_get, Slot_f6_Format_f6_s2_mul_4_set,
    Slot_f6_s2_mul_get_field_fns, Slot_f6_s2_mul_set_field_fns,
    Slot_f6_s2_mul_decode, "nop" },
  { "F6_S3_ALUFIRFFT", "F6", 3,
    Slot_f6_Format_f6_s3_alufirfft_22_get, Slot_f6_Format_f6_s3_alufirfft_22_set,
    Slot_f6_s3_alufirfft_get_field_fns, Slot_f6_s3_alufirfft_set_field_fns,
    Slot_f6_s3_alufirfft_decode, "nop" },
  { "F6_S4_Move", "F6", 4,
    Slot_f6_Format_f6_s4_move_64_get, Slot_f6_Format_f6_s4_move_64_set,
    Slot_f6_s4_move_get_field_fns, Slot_f6_s4_move_set_field_fns,
    Slot_f6_s4_move_decode, "nop" },
  { "F11_S0_LdStALU", "F11", 0,
    Slot_f11_Format_f11_s0_ldstalu_5_get, Slot_f11_Format_f11_s0_ldstalu_5_set,
    Slot_f11_s0_ldstalu_get_field_fns, Slot_f11_s0_ldstalu_set_field_fns,
    Slot_f11_s0_ldstalu_decode, "nop" },
  { "F11_S1_LdPk", "F11", 1,
    Slot_f11_Format_f11_s1_ldpk_17_get, Slot_f11_Format_f11_s1_ldpk_17_set,
    Slot_f11_s1_ldpk_get_field_fns, Slot_f11_s1_ldpk_set_field_fns,
    Slot_f11_s1_ldpk_decode, "nop" },
  { "F9_S0_LdStALU", "F9", 0,
    Slot_f9_Format_f9_s0_ldstalu_5_get, Slot_f9_Format_f9_s0_ldstalu_5_set,
    Slot_f9_s0_ldstalu_get_field_fns, Slot_f9_s0_ldstalu_set_field_fns,
    Slot_f9_s0_ldstalu_decode, "nop" },
  { "F9_S1_None", "F9", 1,
    Slot_f9_Format_f9_s1_none_39_get, Slot_f9_Format_f9_s1_none_39_set,
    Slot_f9_s1_none_get_field_fns, Slot_f9_s1_none_set_field_fns,
    Slot_f9_s1_none_decode, "nop" },
  { "F9_S2_None", "F9", 2,
    Slot_f9_Format_f9_s2_none_40_get, Slot_f9_Format_f9_s2_none_40_set,
    Slot_f9_s2_none_get_field_fns, Slot_f9_s2_none_set_field_fns,
    Slot_f9_s2_none_decode, "nop" },
  { "F9_S3_ALU", "F9", 3,
    Slot_f9_Format_f9_s3_alu_17_get, Slot_f9_Format_f9_s3_alu_17_set,
    Slot_f9_s3_alu_get_field_fns, Slot_f9_s3_alu_set_field_fns,
    Slot_f9_s3_alu_decode, "nop" },
  { "F10_S0_LdStALU", "F10", 0,
    Slot_f10_Format_f10_s0_ldstalu_5_get, Slot_f10_Format_f10_s0_ldstalu_5_set,
    Slot_f10_s0_ldstalu_get_field_fns, Slot_f10_s0_ldstalu_set_field_fns,
    Slot_f10_s0_ldstalu_decode, "nop" },
  { "F10_S1_None", "F10", 1,
    Slot_f10_Format_f10_s1_none_42_get, Slot_f10_Format_f10_s1_none_42_set,
    Slot_f10_s1_none_get_field_fns, Slot_f10_s1_none_set_field_fns,
    Slot_f10_s1_none_decode, "nop" },
  { "F10_S2_Mul", "F10", 2,
    Slot_f10_Format_f10_s2_mul_17_get, Slot_f10_Format_f10_s2_mul_17_set,
    Slot_f10_s2_mul_get_field_fns, Slot_f10_s2_mul_set_field_fns,
    Slot_f10_s2_mul_decode, "nop" },
  { "F12_S0_St", "F12", 0,
    Slot_f12_Format_f12_s0_st_4_get, Slot_f12_Format_f12_s0_st_4_set,
    Slot_f12_s0_st_get_field_fns, Slot_f12_s0_st_set_field_fns,
    Slot_f12_s0_st_decode, "nop" },
  { "F12_S1_Ld", "F12", 1,
    Slot_f12_Format_f12_s1_ld_17_get, Slot_f12_Format_f12_s1_ld_17_set,
    Slot_f12_s1_ld_get_field_fns, Slot_f12_s1_ld_set_field_fns,
    Slot_f12_s1_ld_decode, "nop" },
  { "F12_S2_Mul", "F12", 2,
    Slot_f12_Format_f12_s2_mul_31_get, Slot_f12_Format_f12_s2_mul_31_set,
    Slot_f12_s2_mul_get_field_fns, Slot_f12_s2_mul_set_field_fns,
    Slot_f12_s2_mul_decode, "nop" },
  { "F12_S3_ALUFIRFFT", "F12", 3,
    Slot_f12_Format_f12_s3_alufirfft_12_get, Slot_f12_Format_f12_s3_alufirfft_12_set,
    Slot_f12_s3_alufirfft_get_field_fns, Slot_f12_s3_alufirfft_set_field_fns,
    Slot_f12_s3_alufirfft_decode, "nop" },
  { "F12_S4_Move", "F12", 4,
    Slot_f12_Format_f12_s4_move_24_get, Slot_f12_Format_f12_s4_move_24_set,
    Slot_f12_s4_move_get_field_fns, Slot_f12_s4_move_set_field_fns,
    Slot_f12_s4_move_decode, "nop" },
  { "F100_S3", "F100", 3,
    Slot_f100_Format_f100_s3_36_get, Slot_f100_Format_f100_s3_36_set,
    Slot_f100_s3_get_field_fns, Slot_f100_s3_set_field_fns,
    Slot_f100_s3_decode, "nop" },
  { "F100_S2", "F100", 2,
    Slot_f100_Format_f100_s2_6_get, Slot_f100_Format_f100_s2_6_set,
    Slot_f100_s2_get_field_fns, Slot_f100_s2_set_field_fns,
    Slot_f100_s2_decode, "nop" },
  { "F100_S1", "F100", 1,
    Slot_f100_Format_f100_s1_17_get, Slot_f100_Format_f100_s1_17_set,
    Slot_f100_s1_get_field_fns, Slot_f100_s1_set_field_fns,
    Slot_f100_s1_decode, "nop" },
  { "F100_S0", "F100", 0,
    Slot_f100_Format_f100_s0_7_get, Slot_f100_Format_f100_s0_7_set,
    Slot_f100_s0_get_field_fns, Slot_f100_s0_set_field_fns,
    Slot_f100_s0_decode, "nop" },
  { "F110_S3", "F110", 3,
    Slot_f110_Format_f110_s3_22_get, Slot_f110_Format_f110_s3_22_set,
    Slot_f110_s3_get_field_fns, Slot_f110_s3_set_field_fns,
    Slot_f110_s3_decode, "nop" },
  { "F110_S2", "F110", 2,
    Slot_f110_Format_f110_s2_4_get, Slot_f110_Format_f110_s2_4_set,
    Slot_f110_s2_get_field_fns, Slot_f110_s2_set_field_fns,
    Slot_f110_s2_decode, "nop" },
  { "F110_S1", "F110", 1,
    Slot_f110_Format_f110_s1_17_get, Slot_f110_Format_f110_s1_17_set,
    Slot_f110_s1_get_field_fns, Slot_f110_s1_set_field_fns,
    Slot_f110_s1_decode, "nop" },
  { "F110_S0", "F110", 0,
    Slot_f110_Format_f110_s0_5_get, Slot_f110_Format_f110_s0_5_set,
    Slot_f110_s0_get_field_fns, Slot_f110_s0_set_field_fns,
    Slot_f110_s0_decode, "nop" }
};


/* Instruction formats.  */

static void
Format_x24_encode (xtensa_insnbuf insn)
{
  insn[0] = 0;
  insn[1] = 0;
  insn[2] = 0;
  insn[3] = 0;
}

static void
Format_x16a_encode (xtensa_insnbuf insn)
{
  insn[0] = 0x8;
  insn[1] = 0;
  insn[2] = 0;
  insn[3] = 0;
}

static void
Format_x16b_encode (xtensa_insnbuf insn)
{
  insn[0] = 0xc;
  insn[1] = 0;
  insn[2] = 0;
  insn[3] = 0;
}

static void
Format_F0_encode (xtensa_insnbuf insn)
{
  insn[0] = 0xe;
  insn[1] = 0;
  insn[2] = 0x60000000;
  insn[3] = 0;
}

static void
Format_F1_encode (xtensa_insnbuf insn)
{
  insn[0] = 0xe;
  insn[1] = 0;
  insn[2] = 0xa0800000;
  insn[3] = 0;
}

static void
Format_F2_encode (xtensa_insnbuf insn)
{
  insn[0] = 0xe;
  insn[1] = 0;
  insn[2] = 0x40000000;
  insn[3] = 0;
}

static void
Format_F3_encode (xtensa_insnbuf insn)
{
  insn[0] = 0xe;
  insn[1] = 0;
  insn[2] = 0;
  insn[3] = 0;
}

static void
Format_F4_encode (xtensa_insnbuf insn)
{
  insn[0] = 0xe;
  insn[1] = 0;
  insn[2] = 0xa0000000;
  insn[3] = 0;
}

static void
Format_F6_encode (xtensa_insnbuf insn)
{
  insn[0] = 0xe;
  insn[1] = 0;
  insn[2] = 0x70000000;
  insn[3] = 0;
}

static void
Format_F11_encode (xtensa_insnbuf insn)
{
  insn[0] = 0xf;
  insn[1] = 0x4000;
  insn[2] = 0;
  insn[3] = 0;
}

static void
Format_F9_encode (xtensa_insnbuf insn)
{
  insn[0] = 0xf;
  insn[1] = 0;
  insn[2] = 0;
  insn[3] = 0;
}

static void
Format_F10_encode (xtensa_insnbuf insn)
{
  insn[0] = 0xf;
  insn[1] = 0x2000;
  insn[2] = 0;
  insn[3] = 0;
}

static void
Format_F12_encode (xtensa_insnbuf insn)
{
  insn[0] = 0xe;
  insn[1] = 0;
  insn[2] = 0xa1000000;
  insn[3] = 0;
}

static void
Format_F100_encode (xtensa_insnbuf insn)
{
  insn[0] = 0x1f;
  insn[1] = 0;
  insn[2] = 0;
  insn[3] = 0;
}

static void
Format_F110_encode (xtensa_insnbuf insn)
{
  insn[0] = 0xe;
  insn[1] = 0;
  insn[2] = 0xc0000000;
  insn[3] = 0;
}

static int Format_x24_slots[] = { 0 };

static int Format_x16a_slots[] = { 1 };

static int Format_x16b_slots[] = { 2 };

static int Format_F0_slots[] = { 5, 3, 4, 6 };

static int Format_F1_slots[] = { 9, 7, 8, 10, 11 };

static int Format_F2_slots[] = { 14, 12, 13, 16, 15 };

static int Format_F3_slots[] = { 19, 17, 18, 21, 20 };

static int Format_F4_slots[] = { 24, 22, 23, 25 };

static int Format_F6_slots[] = { 28, 26, 27, 29, 30 };

static int Format_F11_slots[] = { 31, 32 };

static int Format_F9_slots[] = { 33, 36, 34, 35 };

static int Format_F10_slots[] = { 37, 39, 38 };

static int Format_F12_slots[] = { 40, 43, 41, 44, 42 };

static int Format_F100_slots[] = { 46, 48, 47, 45 };

static int Format_F110_slots[] = { 50, 52, 51, 49 };

static xtensa_format_internal formats[] = {
  { "x24", 3, Format_x24_encode, 1, Format_x24_slots },
  { "x16a", 2, Format_x16a_encode, 1, Format_x16a_slots },
  { "x16b", 2, Format_x16b_encode, 1, Format_x16b_slots },
  { "F0", 12, Format_F0_encode, 4, Format_F0_slots },
  { "F1", 12, Format_F1_encode, 5, Format_F1_slots },
  { "F2", 12, Format_F2_encode, 5, Format_F2_slots },
  { "F3", 12, Format_F3_encode, 5, Format_F3_slots },
  { "F4", 12, Format_F4_encode, 4, Format_F4_slots },
  { "F6", 12, Format_F6_encode, 5, Format_F6_slots },
  { "F11", 6, Format_F11_encode, 2, Format_F11_slots },
  { "F9", 6, Format_F9_encode, 4, Format_F9_slots },
  { "F10", 6, Format_F10_encode, 3, Format_F10_slots },
  { "F12", 12, Format_F12_encode, 5, Format_F12_slots },
  { "F100", 13, Format_F100_encode, 4, Format_F100_slots },
  { "F110", 12, Format_F110_encode, 4, Format_F110_slots }
};


static int
format_decoder (const xtensa_insnbuf insn)
{
  if ((insn[0] & 0x8) == 0 && (insn[1] & 0) == 0 && (insn[2] & 0) == 0 && (insn[3] & 0) == 0)
    return 0; /* x24 */
  if ((insn[0] & 0xc) == 0x8 && (insn[1] & 0) == 0 && (insn[2] & 0) == 0 && (insn[3] & 0) == 0)
    return 1; /* x16a */
  if ((insn[0] & 0xe) == 0xc && (insn[1] & 0) == 0 && (insn[2] & 0) == 0 && (insn[3] & 0) == 0)
    return 2; /* x16b */
  if ((insn[0] & 0xf) == 0xe && (insn[1] & 0) == 0 && (insn[2] & 0xf0000000) == 0x60000000 && (insn[3] & 0) == 0)
    return 3; /* F0 */
  if ((insn[0] & 0xf) == 0xe && (insn[1] & 0) == 0 && (insn[2] & 0xf9800000) == 0xa0800000 && (insn[3] & 0) == 0)
    return 4; /* F1 */
  if ((insn[0] & 0xf) == 0xe && (insn[1] & 0) == 0 && (insn[2] & 0xe0000000) == 0x40000000 && (insn[3] & 0) == 0)
    return 5; /* F2 */
  if ((insn[0] & 0xf) == 0xe && (insn[1] & 0) == 0 && (insn[2] & 0xc0000000) == 0 && (insn[3] & 0) == 0)
    return 6; /* F3 */
  if ((insn[0] & 0xf) == 0xe && (insn[1] & 0) == 0 && (insn[2] & 0xf9800000) == 0xa0000000 && (insn[3] & 0) == 0)
    return 7; /* F4 */
  if ((insn[0] & 0xf) == 0xe && (insn[1] & 0) == 0 && (insn[2] & 0xf0000000) == 0x70000000 && (insn[3] & 0) == 0)
    return 8; /* F6 */
  if ((insn[0] & 0x1f) == 0xf && (insn[1] & 0x6000) == 0x4000 && (insn[2] & 0) == 0 && (insn[3] & 0) == 0)
    return 9; /* F11 */
  if ((insn[0] & 0x1f) == 0xf && (insn[1] & 0x6000) == 0 && (insn[2] & 0) == 0 && (insn[3] & 0) == 0)
    return 10; /* F9 */
  if ((insn[0] & 0x1f) == 0xf && (insn[1] & 0x6000) == 0x2000 && (insn[2] & 0) == 0 && (insn[3] & 0) == 0)
    return 11; /* F10 */
  if ((insn[0] & 0xf) == 0xe && (insn[1] & 0) == 0 && (insn[2] & 0xf9800000) == 0xa1000000 && (insn[3] & 0) == 0)
    return 12; /* F12 */
  if ((insn[0] & 0x3f) == 0x1f && (insn[1] & 0) == 0 && (insn[2] & 0) == 0 && (insn[3] & 0xf0) == 0)
    return 13; /* F100 */
  if ((insn[0] & 0xf) == 0xe && (insn[1] & 0) == 0 && (insn[2] & 0xc0000000) == 0xc0000000 && (insn[3] & 0) == 0)
    return 14; /* F110 */
  return -1;
}

static int length_table[256] = {
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  2,
  2,
  2,
  2,
  2,
  2,
  12,
  6,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  2,
  2,
  2,
  2,
  2,
  2,
  12,
  13,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  2,
  2,
  2,
  2,
  2,
  2,
  12,
  6,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  2,
  2,
  2,
  2,
  2,
  2,
  12,
  -1,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  2,
  2,
  2,
  2,
  2,
  2,
  12,
  6,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  2,
  2,
  2,
  2,
  2,
  2,
  12,
  13,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  2,
  2,
  2,
  2,
  2,
  2,
  12,
  6,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  2,
  2,
  2,
  2,
  2,
  2,
  12,
  -1,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  2,
  2,
  2,
  2,
  2,
  2,
  12,
  6,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  2,
  2,
  2,
  2,
  2,
  2,
  12,
  13,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  2,
  2,
  2,
  2,
  2,
  2,
  12,
  6,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  2,
  2,
  2,
  2,
  2,
  2,
  12,
  -1,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  2,
  2,
  2,
  2,
  2,
  2,
  12,
  6,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  2,
  2,
  2,
  2,
  2,
  2,
  12,
  13,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  2,
  2,
  2,
  2,
  2,
  2,
  12,
  6,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  2,
  2,
  2,
  2,
  2,
  2,
  12,
  -1
};

static int
length_decoder (const unsigned char *insn)
{
  int l = insn[0];
  return length_table[l];
}


/* Top-level ISA structure.  */

xtensa_isa_internal xtensa_modules = {
  0 /* little-endian */,
  16 /* insn_size */, 0,
  15, formats, format_decoder, length_decoder,
  53, slots,
  1002 /* num_fields */,
  1233, operands,
  892, iclasses,
  975, opcodes, 0,
  13, regfiles,
  NUM_STATES, states, 0,
  NUM_SYSREGS, sysregs, 0,
  { MAX_SPECIAL_REG, MAX_USER_REG }, { 0, 0 },
  25, interfaces, 0,
  1, funcUnits, 0
};
