Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun  8 10:30:14 2023
| Host         : DESKTOP-0TSH46O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 907 register/latch pins with no clock driven by root clock pin: cmos_pclk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_CAM_RECO/i_digital_reco/x1_l_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_CAM_RECO/i_digital_reco/x1_r_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_CAM_RECO/i_digital_reco/x2_l_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_CAM_RECO/i_digital_reco/x2_r_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_CAM_RECO/i_digital_reco/y_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_CAM_RECO/i_digital_reco/y_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: i_ajxd/clk_20ms_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: i_ajxd/clk_ms_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: i_digital_tube/divclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2595 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.198       -6.708                     10                 1362        0.107        0.000                      0                 1362        7.000        0.000                       0                   651  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
clk_sys                                {0.000 10.000}     20.000          50.000          
i_CAM_RECO/sys_mmcm_inst/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_sys_mmcm                    {0.000 20.000}     40.000          25.000          
  clk_out2_sys_mmcm                    {0.000 20.833}     41.667          24.000          
  clk_out3_sys_mmcm                    {0.000 10.000}     20.000          50.000          
  clkfbout_sys_mmcm                    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                     -1.198       -6.708                     10                  559        0.107        0.000                      0                  559        9.500        0.000                       0                   335  
i_CAM_RECO/sys_mmcm_inst/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_sys_mmcm                         18.363        0.000                      0                  685        0.139        0.000                      0                  685       19.500        0.000                       0                   237  
  clk_out2_sys_mmcm                                                                                                                                                                     39.511        0.000                       0                     2  
  clk_out3_sys_mmcm                         11.750        0.000                      0                  118        0.213        0.000                      0                  118        9.500        0.000                       0                    73  
  clkfbout_sys_mmcm                                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_mmcm  clk_sys                 15.065        0.000                      0                    4        0.421        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           10  Failing Endpoints,  Worst Slack       -1.198ns,  Total Violation       -6.708ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.198ns  (required time - arrival time)
  Source:                 i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_car/i_motor/pulse2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sys rise@20.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        21.170ns  (logic 11.713ns (55.328%)  route 9.457ns (44.672%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=1 LUT2=2 LUT3=4 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 24.853 - 20.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.486    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.553     5.135    i_car/i_sr04/clk_sys
    SLICE_X9Y26          FDCE                                         r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/Q
                         net (fo=4, routed)           0.877     6.468    i_car/i_sr04/echo_cnt_reg_reg[1]_3[10]
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.124     6.592 f  i_car/i_sr04/echo_mean0__2_carry__1_i_9/O
                         net (fo=2, routed)           0.495     7.087    i_car/i_sr04/echo_mean0__2_carry__1_i_9_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.124     7.211 r  i_car/i_sr04/echo_mean0__2_carry__1_i_1/O
                         net (fo=2, routed)           0.813     8.024    i_car/i_sr04/echo_mean0__2_carry__1_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.420 r  i_car/i_sr04/echo_mean0__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    i_car/i_sr04/echo_mean0__2_carry__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  i_car/i_sr04/echo_mean0__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.537    i_car/i_sr04/echo_mean0__2_carry__2_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  i_car/i_sr04/echo_mean0__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.654    i_car/i_sr04/echo_mean0__2_carry__3_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.969 r  i_car/i_sr04/echo_mean0__2_carry__4/O[3]
                         net (fo=1, routed)           0.729     9.698    i_car/i_sr04/A[21]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_P[7])
                                                      4.024    13.722 f  i_car/i_sr04/distance0/P[7]
                         net (fo=10, routed)          1.350    15.072    i_car/i_sr04/distance0_n_98
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.149    15.221 r  i_car/i_sr04/distance_carry__1_i_4/O
                         net (fo=2, routed)           0.717    15.939    i_car/i_sr04/distance_carry__1_i_4_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I3_O)        0.332    16.271 r  i_car/i_sr04/distance_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.271    i_car/i_sr04/distance_carry__1_i_8_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.803 r  i_car/i_sr04/distance_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.803    i_car/i_sr04/distance_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.917 r  i_car/i_sr04/distance_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.917    i_car/i_sr04/distance_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.031 r  i_car/i_sr04/distance_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.031    i_car/i_sr04/distance_carry__3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.145 r  i_car/i_sr04/distance_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.145    i_car/i_sr04/distance_carry__4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.259 r  i_car/i_sr04/distance_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.259    i_car/i_sr04/distance_carry__5_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.593 r  i_car/i_sr04/distance_carry__6/O[1]
                         net (fo=23, routed)          0.693    18.286    i_car/i_sr04/distance_carry__6_n_6
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    18.589 r  i_car/i_sr04/distance__75_carry_i_3/O
                         net (fo=1, routed)           0.000    18.589    i_car/i_sr04/distance__75_carry_i_3_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.139 r  i_car/i_sr04/distance__75_carry/CO[3]
                         net (fo=1, routed)           0.000    19.139    i_car/i_sr04/distance__75_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  i_car/i_sr04/distance__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.253    i_car/i_sr04/distance__75_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  i_car/i_sr04/distance__75_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.367    i_car/i_sr04/distance__75_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.606 r  i_car/i_sr04/distance__75_carry__2/O[2]
                         net (fo=2, routed)           0.445    20.051    i_car/i_sr04/distance__75_carry__2_n_5
    SLICE_X10Y36         LUT3 (Prop_lut3_I0_O)        0.295    20.346 r  i_car/i_sr04/distance__146_carry__0_i_1/O
                         net (fo=2, routed)           0.708    21.054    i_car/i_sr04/distance__146_carry__0_i_1_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.331    21.385 r  i_car/i_sr04/distance__146_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.385    i_car/i_sr04/distance__146_carry__0_i_5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.761 r  i_car/i_sr04/distance__146_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.761    i_car/i_sr04/distance__146_carry__0_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.084 r  i_car/i_sr04/distance__146_carry__1/O[1]
                         net (fo=3, routed)           0.811    22.895    i_car/i_sr04/distance__146_carry__1_n_6
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.306    23.201 r  i_car/i_sr04/distance__180_carry__4_i_4/O
                         net (fo=1, routed)           0.000    23.201    i_car/i_sr04/distance__180_carry__4_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    23.659 f  i_car/i_sr04/distance__180_carry__4/CO[1]
                         net (fo=8, routed)           0.376    24.036    i_car/i_sr04/distance__180_carry__4_n_2
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.332    24.368 f  i_car/i_sr04/tx_data[7]_i_6/O
                         net (fo=5, routed)           0.472    24.839    i_car/i_sr04/tx_data[7]_i_6_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.963 r  i_car/i_sr04/tx_data[7]_i_5/O
                         net (fo=4, routed)           0.173    25.136    i_car/i_sr04/distance0_0
    SLICE_X11Y38         LUT5 (Prop_lut5_I4_O)        0.124    25.260 f  i_car/i_sr04/pulse1[10]_i_5/O
                         net (fo=2, routed)           0.302    25.562    i_car/i_sr04/pulse1[10]_i_5_n_0
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.124    25.686 r  i_car/i_sr04/pulse2[10]_i_2/O
                         net (fo=2, routed)           0.495    26.181    i_car/i_sr04/pulse2[10]_i_2_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124    26.305 r  i_car/i_sr04/pulse2[10]_i_1/O
                         net (fo=1, routed)           0.000    26.305    i_car/i_motor/pulse2_reg[10]_0
    SLICE_X11Y39         FDCE                                         r  i_car/i_motor/pulse2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   20.000    20.000 r  
    D4                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.310    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.401 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.452    24.853    i_car/i_motor/clk_sys
    SLICE_X11Y39         FDCE                                         r  i_car/i_motor/pulse2_reg[10]/C
                         clock pessimism              0.259    25.113    
                         clock uncertainty           -0.035    25.078    
    SLICE_X11Y39         FDCE (Setup_fdce_C_D)        0.029    25.107    i_car/i_motor/pulse2_reg[10]
  -------------------------------------------------------------------
                         required time                         25.107    
                         arrival time                         -26.305    
  -------------------------------------------------------------------
                         slack                                 -1.198    

Slack (VIOLATED) :        -1.193ns  (required time - arrival time)
  Source:                 i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_car/i_motor/pulse4_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sys rise@20.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        21.167ns  (logic 11.713ns (55.336%)  route 9.454ns (44.664%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=1 LUT2=3 LUT3=4 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 24.853 - 20.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.486    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.553     5.135    i_car/i_sr04/clk_sys
    SLICE_X9Y26          FDCE                                         r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/Q
                         net (fo=4, routed)           0.877     6.468    i_car/i_sr04/echo_cnt_reg_reg[1]_3[10]
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.124     6.592 f  i_car/i_sr04/echo_mean0__2_carry__1_i_9/O
                         net (fo=2, routed)           0.495     7.087    i_car/i_sr04/echo_mean0__2_carry__1_i_9_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.124     7.211 r  i_car/i_sr04/echo_mean0__2_carry__1_i_1/O
                         net (fo=2, routed)           0.813     8.024    i_car/i_sr04/echo_mean0__2_carry__1_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.420 r  i_car/i_sr04/echo_mean0__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    i_car/i_sr04/echo_mean0__2_carry__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  i_car/i_sr04/echo_mean0__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.537    i_car/i_sr04/echo_mean0__2_carry__2_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  i_car/i_sr04/echo_mean0__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.654    i_car/i_sr04/echo_mean0__2_carry__3_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.969 r  i_car/i_sr04/echo_mean0__2_carry__4/O[3]
                         net (fo=1, routed)           0.729     9.698    i_car/i_sr04/A[21]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_P[7])
                                                      4.024    13.722 f  i_car/i_sr04/distance0/P[7]
                         net (fo=10, routed)          1.350    15.072    i_car/i_sr04/distance0_n_98
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.149    15.221 r  i_car/i_sr04/distance_carry__1_i_4/O
                         net (fo=2, routed)           0.717    15.939    i_car/i_sr04/distance_carry__1_i_4_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I3_O)        0.332    16.271 r  i_car/i_sr04/distance_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.271    i_car/i_sr04/distance_carry__1_i_8_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.803 r  i_car/i_sr04/distance_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.803    i_car/i_sr04/distance_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.917 r  i_car/i_sr04/distance_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.917    i_car/i_sr04/distance_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.031 r  i_car/i_sr04/distance_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.031    i_car/i_sr04/distance_carry__3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.145 r  i_car/i_sr04/distance_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.145    i_car/i_sr04/distance_carry__4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.259 r  i_car/i_sr04/distance_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.259    i_car/i_sr04/distance_carry__5_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.593 r  i_car/i_sr04/distance_carry__6/O[1]
                         net (fo=23, routed)          0.693    18.286    i_car/i_sr04/distance_carry__6_n_6
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    18.589 r  i_car/i_sr04/distance__75_carry_i_3/O
                         net (fo=1, routed)           0.000    18.589    i_car/i_sr04/distance__75_carry_i_3_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.139 r  i_car/i_sr04/distance__75_carry/CO[3]
                         net (fo=1, routed)           0.000    19.139    i_car/i_sr04/distance__75_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  i_car/i_sr04/distance__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.253    i_car/i_sr04/distance__75_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  i_car/i_sr04/distance__75_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.367    i_car/i_sr04/distance__75_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.606 r  i_car/i_sr04/distance__75_carry__2/O[2]
                         net (fo=2, routed)           0.445    20.051    i_car/i_sr04/distance__75_carry__2_n_5
    SLICE_X10Y36         LUT3 (Prop_lut3_I0_O)        0.295    20.346 r  i_car/i_sr04/distance__146_carry__0_i_1/O
                         net (fo=2, routed)           0.708    21.054    i_car/i_sr04/distance__146_carry__0_i_1_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.331    21.385 r  i_car/i_sr04/distance__146_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.385    i_car/i_sr04/distance__146_carry__0_i_5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.761 r  i_car/i_sr04/distance__146_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.761    i_car/i_sr04/distance__146_carry__0_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.084 r  i_car/i_sr04/distance__146_carry__1/O[1]
                         net (fo=3, routed)           0.811    22.895    i_car/i_sr04/distance__146_carry__1_n_6
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.306    23.201 r  i_car/i_sr04/distance__180_carry__4_i_4/O
                         net (fo=1, routed)           0.000    23.201    i_car/i_sr04/distance__180_carry__4_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    23.659 f  i_car/i_sr04/distance__180_carry__4/CO[1]
                         net (fo=8, routed)           0.376    24.036    i_car/i_sr04/distance__180_carry__4_n_2
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.332    24.368 f  i_car/i_sr04/tx_data[7]_i_6/O
                         net (fo=5, routed)           0.472    24.839    i_car/i_sr04/tx_data[7]_i_6_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.963 r  i_car/i_sr04/tx_data[7]_i_5/O
                         net (fo=4, routed)           0.173    25.136    i_car/i_sr04/distance0_0
    SLICE_X11Y38         LUT5 (Prop_lut5_I4_O)        0.124    25.260 f  i_car/i_sr04/pulse1[10]_i_5/O
                         net (fo=2, routed)           0.302    25.562    i_car/i_sr04/pulse1[10]_i_5_n_0
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.124    25.686 r  i_car/i_sr04/pulse2[10]_i_2/O
                         net (fo=2, routed)           0.492    26.178    i_car/i_sr04/pulse2[10]_i_2_n_0
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.124    26.302 r  i_car/i_sr04/pulse4[10]_i_1/O
                         net (fo=1, routed)           0.000    26.302    i_car/i_motor/pulse4_reg[10]_1
    SLICE_X11Y39         FDCE                                         r  i_car/i_motor/pulse4_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   20.000    20.000 r  
    D4                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.310    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.401 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.452    24.853    i_car/i_motor/clk_sys
    SLICE_X11Y39         FDCE                                         r  i_car/i_motor/pulse4_reg[10]/C
                         clock pessimism              0.259    25.113    
                         clock uncertainty           -0.035    25.078    
    SLICE_X11Y39         FDCE (Setup_fdce_C_D)        0.031    25.109    i_car/i_motor/pulse4_reg[10]
  -------------------------------------------------------------------
                         required time                         25.109    
                         arrival time                         -26.302    
  -------------------------------------------------------------------
                         slack                                 -1.193    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_car/i_motor/pulse3_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sys rise@20.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        21.182ns  (logic 11.713ns (55.298%)  route 9.469ns (44.702%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 24.851 - 20.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.486    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.553     5.135    i_car/i_sr04/clk_sys
    SLICE_X9Y26          FDCE                                         r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/Q
                         net (fo=4, routed)           0.877     6.468    i_car/i_sr04/echo_cnt_reg_reg[1]_3[10]
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.124     6.592 f  i_car/i_sr04/echo_mean0__2_carry__1_i_9/O
                         net (fo=2, routed)           0.495     7.087    i_car/i_sr04/echo_mean0__2_carry__1_i_9_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.124     7.211 r  i_car/i_sr04/echo_mean0__2_carry__1_i_1/O
                         net (fo=2, routed)           0.813     8.024    i_car/i_sr04/echo_mean0__2_carry__1_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.420 r  i_car/i_sr04/echo_mean0__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    i_car/i_sr04/echo_mean0__2_carry__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  i_car/i_sr04/echo_mean0__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.537    i_car/i_sr04/echo_mean0__2_carry__2_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  i_car/i_sr04/echo_mean0__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.654    i_car/i_sr04/echo_mean0__2_carry__3_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.969 r  i_car/i_sr04/echo_mean0__2_carry__4/O[3]
                         net (fo=1, routed)           0.729     9.698    i_car/i_sr04/A[21]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_P[7])
                                                      4.024    13.722 f  i_car/i_sr04/distance0/P[7]
                         net (fo=10, routed)          1.350    15.072    i_car/i_sr04/distance0_n_98
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.149    15.221 r  i_car/i_sr04/distance_carry__1_i_4/O
                         net (fo=2, routed)           0.717    15.939    i_car/i_sr04/distance_carry__1_i_4_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I3_O)        0.332    16.271 r  i_car/i_sr04/distance_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.271    i_car/i_sr04/distance_carry__1_i_8_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.803 r  i_car/i_sr04/distance_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.803    i_car/i_sr04/distance_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.917 r  i_car/i_sr04/distance_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.917    i_car/i_sr04/distance_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.031 r  i_car/i_sr04/distance_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.031    i_car/i_sr04/distance_carry__3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.145 r  i_car/i_sr04/distance_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.145    i_car/i_sr04/distance_carry__4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.259 r  i_car/i_sr04/distance_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.259    i_car/i_sr04/distance_carry__5_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.593 r  i_car/i_sr04/distance_carry__6/O[1]
                         net (fo=23, routed)          0.693    18.286    i_car/i_sr04/distance_carry__6_n_6
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    18.589 r  i_car/i_sr04/distance__75_carry_i_3/O
                         net (fo=1, routed)           0.000    18.589    i_car/i_sr04/distance__75_carry_i_3_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.139 r  i_car/i_sr04/distance__75_carry/CO[3]
                         net (fo=1, routed)           0.000    19.139    i_car/i_sr04/distance__75_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  i_car/i_sr04/distance__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.253    i_car/i_sr04/distance__75_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  i_car/i_sr04/distance__75_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.367    i_car/i_sr04/distance__75_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.606 r  i_car/i_sr04/distance__75_carry__2/O[2]
                         net (fo=2, routed)           0.445    20.051    i_car/i_sr04/distance__75_carry__2_n_5
    SLICE_X10Y36         LUT3 (Prop_lut3_I0_O)        0.295    20.346 r  i_car/i_sr04/distance__146_carry__0_i_1/O
                         net (fo=2, routed)           0.708    21.054    i_car/i_sr04/distance__146_carry__0_i_1_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.331    21.385 r  i_car/i_sr04/distance__146_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.385    i_car/i_sr04/distance__146_carry__0_i_5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.761 r  i_car/i_sr04/distance__146_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.761    i_car/i_sr04/distance__146_carry__0_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.084 r  i_car/i_sr04/distance__146_carry__1/O[1]
                         net (fo=3, routed)           0.811    22.895    i_car/i_sr04/distance__146_carry__1_n_6
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.306    23.201 r  i_car/i_sr04/distance__180_carry__4_i_4/O
                         net (fo=1, routed)           0.000    23.201    i_car/i_sr04/distance__180_carry__4_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    23.659 f  i_car/i_sr04/distance__180_carry__4/CO[1]
                         net (fo=8, routed)           0.376    24.036    i_car/i_sr04/distance__180_carry__4_n_2
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.332    24.368 f  i_car/i_sr04/tx_data[7]_i_6/O
                         net (fo=5, routed)           0.472    24.839    i_car/i_sr04/tx_data[7]_i_6_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.963 r  i_car/i_sr04/tx_data[7]_i_5/O
                         net (fo=4, routed)           0.173    25.136    i_car/i_sr04/distance0_0
    SLICE_X11Y38         LUT5 (Prop_lut5_I4_O)        0.124    25.260 r  i_car/i_sr04/pulse1[10]_i_5/O
                         net (fo=2, routed)           0.322    25.582    i_car/i_sr04/pulse1[10]_i_5_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124    25.706 r  i_car/i_sr04/pulse1[10]_i_4/O
                         net (fo=2, routed)           0.486    26.192    i_car/i_sr04/pulse1[10]_i_4_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124    26.316 r  i_car/i_sr04/pulse3[10]_i_1/O
                         net (fo=1, routed)           0.000    26.316    i_car/i_motor/pulse3_reg[10]_0
    SLICE_X8Y38          FDCE                                         r  i_car/i_motor/pulse3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   20.000    20.000 r  
    D4                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.310    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.401 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.450    24.851    i_car/i_motor/clk_sys
    SLICE_X8Y38          FDCE                                         r  i_car/i_motor/pulse3_reg[10]/C
                         clock pessimism              0.273    25.125    
                         clock uncertainty           -0.035    25.090    
    SLICE_X8Y38          FDCE (Setup_fdce_C_D)        0.081    25.171    i_car/i_motor/pulse3_reg[10]
  -------------------------------------------------------------------
                         required time                         25.171    
                         arrival time                         -26.316    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -0.839ns  (required time - arrival time)
  Source:                 i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_car/i_motor/pulse1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sys rise@20.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        20.871ns  (logic 11.713ns (56.121%)  route 9.158ns (43.879%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 24.851 - 20.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.486    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.553     5.135    i_car/i_sr04/clk_sys
    SLICE_X9Y26          FDCE                                         r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/Q
                         net (fo=4, routed)           0.877     6.468    i_car/i_sr04/echo_cnt_reg_reg[1]_3[10]
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.124     6.592 f  i_car/i_sr04/echo_mean0__2_carry__1_i_9/O
                         net (fo=2, routed)           0.495     7.087    i_car/i_sr04/echo_mean0__2_carry__1_i_9_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.124     7.211 r  i_car/i_sr04/echo_mean0__2_carry__1_i_1/O
                         net (fo=2, routed)           0.813     8.024    i_car/i_sr04/echo_mean0__2_carry__1_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.420 r  i_car/i_sr04/echo_mean0__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    i_car/i_sr04/echo_mean0__2_carry__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  i_car/i_sr04/echo_mean0__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.537    i_car/i_sr04/echo_mean0__2_carry__2_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  i_car/i_sr04/echo_mean0__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.654    i_car/i_sr04/echo_mean0__2_carry__3_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.969 r  i_car/i_sr04/echo_mean0__2_carry__4/O[3]
                         net (fo=1, routed)           0.729     9.698    i_car/i_sr04/A[21]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_P[7])
                                                      4.024    13.722 f  i_car/i_sr04/distance0/P[7]
                         net (fo=10, routed)          1.350    15.072    i_car/i_sr04/distance0_n_98
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.149    15.221 r  i_car/i_sr04/distance_carry__1_i_4/O
                         net (fo=2, routed)           0.717    15.939    i_car/i_sr04/distance_carry__1_i_4_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I3_O)        0.332    16.271 r  i_car/i_sr04/distance_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.271    i_car/i_sr04/distance_carry__1_i_8_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.803 r  i_car/i_sr04/distance_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.803    i_car/i_sr04/distance_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.917 r  i_car/i_sr04/distance_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.917    i_car/i_sr04/distance_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.031 r  i_car/i_sr04/distance_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.031    i_car/i_sr04/distance_carry__3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.145 r  i_car/i_sr04/distance_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.145    i_car/i_sr04/distance_carry__4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.259 r  i_car/i_sr04/distance_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.259    i_car/i_sr04/distance_carry__5_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.593 r  i_car/i_sr04/distance_carry__6/O[1]
                         net (fo=23, routed)          0.693    18.286    i_car/i_sr04/distance_carry__6_n_6
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    18.589 r  i_car/i_sr04/distance__75_carry_i_3/O
                         net (fo=1, routed)           0.000    18.589    i_car/i_sr04/distance__75_carry_i_3_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.139 r  i_car/i_sr04/distance__75_carry/CO[3]
                         net (fo=1, routed)           0.000    19.139    i_car/i_sr04/distance__75_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  i_car/i_sr04/distance__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.253    i_car/i_sr04/distance__75_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  i_car/i_sr04/distance__75_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.367    i_car/i_sr04/distance__75_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.606 r  i_car/i_sr04/distance__75_carry__2/O[2]
                         net (fo=2, routed)           0.445    20.051    i_car/i_sr04/distance__75_carry__2_n_5
    SLICE_X10Y36         LUT3 (Prop_lut3_I0_O)        0.295    20.346 r  i_car/i_sr04/distance__146_carry__0_i_1/O
                         net (fo=2, routed)           0.708    21.054    i_car/i_sr04/distance__146_carry__0_i_1_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.331    21.385 r  i_car/i_sr04/distance__146_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.385    i_car/i_sr04/distance__146_carry__0_i_5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.761 r  i_car/i_sr04/distance__146_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.761    i_car/i_sr04/distance__146_carry__0_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.084 r  i_car/i_sr04/distance__146_carry__1/O[1]
                         net (fo=3, routed)           0.811    22.895    i_car/i_sr04/distance__146_carry__1_n_6
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.306    23.201 r  i_car/i_sr04/distance__180_carry__4_i_4/O
                         net (fo=1, routed)           0.000    23.201    i_car/i_sr04/distance__180_carry__4_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    23.659 f  i_car/i_sr04/distance__180_carry__4/CO[1]
                         net (fo=8, routed)           0.376    24.036    i_car/i_sr04/distance__180_carry__4_n_2
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.332    24.368 f  i_car/i_sr04/tx_data[7]_i_6/O
                         net (fo=5, routed)           0.472    24.839    i_car/i_sr04/tx_data[7]_i_6_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.963 r  i_car/i_sr04/tx_data[7]_i_5/O
                         net (fo=4, routed)           0.173    25.136    i_car/i_sr04/distance0_0
    SLICE_X11Y38         LUT5 (Prop_lut5_I4_O)        0.124    25.260 r  i_car/i_sr04/pulse1[10]_i_5/O
                         net (fo=2, routed)           0.322    25.582    i_car/i_sr04/pulse1[10]_i_5_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124    25.706 r  i_car/i_sr04/pulse1[10]_i_4/O
                         net (fo=2, routed)           0.176    25.882    i_car/i_sr04/pulse1[10]_i_4_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.124    26.006 r  i_car/i_sr04/pulse1[10]_i_1/O
                         net (fo=1, routed)           0.000    26.006    i_car/i_motor/pulse1_reg[10]_0
    SLICE_X8Y38          FDCE                                         r  i_car/i_motor/pulse1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   20.000    20.000 r  
    D4                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.310    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.401 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.450    24.851    i_car/i_motor/clk_sys
    SLICE_X8Y38          FDCE                                         r  i_car/i_motor/pulse1_reg[10]/C
                         clock pessimism              0.273    25.125    
                         clock uncertainty           -0.035    25.090    
    SLICE_X8Y38          FDCE (Setup_fdce_C_D)        0.077    25.167    i_car/i_motor/pulse1_reg[10]
  -------------------------------------------------------------------
                         required time                         25.167    
                         arrival time                         -26.006    
  -------------------------------------------------------------------
                         slack                                 -0.839    

Slack (VIOLATED) :        -0.553ns  (required time - arrival time)
  Source:                 i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_car/i_uart_send/tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sys rise@20.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        20.583ns  (logic 11.458ns (55.668%)  route 9.125ns (44.332%))
  Logic Levels:           29  (CARRY4=17 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 24.851 - 20.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.486    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.553     5.135    i_car/i_sr04/clk_sys
    SLICE_X9Y26          FDCE                                         r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/Q
                         net (fo=4, routed)           0.877     6.468    i_car/i_sr04/echo_cnt_reg_reg[1]_3[10]
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.124     6.592 f  i_car/i_sr04/echo_mean0__2_carry__1_i_9/O
                         net (fo=2, routed)           0.495     7.087    i_car/i_sr04/echo_mean0__2_carry__1_i_9_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.124     7.211 r  i_car/i_sr04/echo_mean0__2_carry__1_i_1/O
                         net (fo=2, routed)           0.813     8.024    i_car/i_sr04/echo_mean0__2_carry__1_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.420 r  i_car/i_sr04/echo_mean0__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    i_car/i_sr04/echo_mean0__2_carry__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  i_car/i_sr04/echo_mean0__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.537    i_car/i_sr04/echo_mean0__2_carry__2_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  i_car/i_sr04/echo_mean0__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.654    i_car/i_sr04/echo_mean0__2_carry__3_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.969 r  i_car/i_sr04/echo_mean0__2_carry__4/O[3]
                         net (fo=1, routed)           0.729     9.698    i_car/i_sr04/A[21]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_P[7])
                                                      4.024    13.722 f  i_car/i_sr04/distance0/P[7]
                         net (fo=10, routed)          1.350    15.072    i_car/i_sr04/distance0_n_98
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.149    15.221 r  i_car/i_sr04/distance_carry__1_i_4/O
                         net (fo=2, routed)           0.717    15.939    i_car/i_sr04/distance_carry__1_i_4_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I3_O)        0.332    16.271 r  i_car/i_sr04/distance_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.271    i_car/i_sr04/distance_carry__1_i_8_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.803 r  i_car/i_sr04/distance_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.803    i_car/i_sr04/distance_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.917 r  i_car/i_sr04/distance_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.917    i_car/i_sr04/distance_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.031 r  i_car/i_sr04/distance_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.031    i_car/i_sr04/distance_carry__3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.145 r  i_car/i_sr04/distance_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.145    i_car/i_sr04/distance_carry__4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.259 r  i_car/i_sr04/distance_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.259    i_car/i_sr04/distance_carry__5_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.593 r  i_car/i_sr04/distance_carry__6/O[1]
                         net (fo=23, routed)          0.693    18.286    i_car/i_sr04/distance_carry__6_n_6
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    18.589 r  i_car/i_sr04/distance__75_carry_i_3/O
                         net (fo=1, routed)           0.000    18.589    i_car/i_sr04/distance__75_carry_i_3_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.139 r  i_car/i_sr04/distance__75_carry/CO[3]
                         net (fo=1, routed)           0.000    19.139    i_car/i_sr04/distance__75_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  i_car/i_sr04/distance__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.253    i_car/i_sr04/distance__75_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  i_car/i_sr04/distance__75_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.367    i_car/i_sr04/distance__75_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.606 r  i_car/i_sr04/distance__75_carry__2/O[2]
                         net (fo=2, routed)           0.445    20.051    i_car/i_sr04/distance__75_carry__2_n_5
    SLICE_X10Y36         LUT3 (Prop_lut3_I0_O)        0.295    20.346 r  i_car/i_sr04/distance__146_carry__0_i_1/O
                         net (fo=2, routed)           0.708    21.054    i_car/i_sr04/distance__146_carry__0_i_1_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.331    21.385 r  i_car/i_sr04/distance__146_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.385    i_car/i_sr04/distance__146_carry__0_i_5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.761 r  i_car/i_sr04/distance__146_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.761    i_car/i_sr04/distance__146_carry__0_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.084 r  i_car/i_sr04/distance__146_carry__1/O[1]
                         net (fo=3, routed)           0.811    22.895    i_car/i_sr04/distance__146_carry__1_n_6
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.306    23.201 r  i_car/i_sr04/distance__180_carry__4_i_4/O
                         net (fo=1, routed)           0.000    23.201    i_car/i_sr04/distance__180_carry__4_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    23.659 f  i_car/i_sr04/distance__180_carry__4/CO[1]
                         net (fo=8, routed)           0.376    24.036    i_car/i_sr04/distance__180_carry__4_n_2
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.332    24.368 f  i_car/i_sr04/tx_data[7]_i_6/O
                         net (fo=5, routed)           0.472    24.839    i_car/i_sr04/tx_data[7]_i_6_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.963 r  i_car/i_sr04/tx_data[7]_i_5/O
                         net (fo=4, routed)           0.637    25.601    i_car/i_uart_send/tx_data_reg[5]_0
    SLICE_X9Y38          LUT4 (Prop_lut4_I2_O)        0.117    25.718 r  i_car/i_uart_send/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000    25.718    i_car/i_uart_send/p_1_in[5]
    SLICE_X9Y38          FDCE                                         r  i_car/i_uart_send/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   20.000    20.000 r  
    D4                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.310    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.401 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.450    24.851    i_car/i_uart_send/clk_sys
    SLICE_X9Y38          FDCE                                         r  i_car/i_uart_send/tx_data_reg[5]/C
                         clock pessimism              0.273    25.125    
                         clock uncertainty           -0.035    25.090    
    SLICE_X9Y38          FDCE (Setup_fdce_C_D)        0.075    25.165    i_car/i_uart_send/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         25.165    
                         arrival time                         -25.718    
  -------------------------------------------------------------------
                         slack                                 -0.553    

Slack (VIOLATED) :        -0.504ns  (required time - arrival time)
  Source:                 i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_car/i_uart_send/tx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sys rise@20.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        20.487ns  (logic 11.465ns (55.963%)  route 9.022ns (44.037%))
  Logic Levels:           29  (CARRY4=17 DSP48E1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 24.850 - 20.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.486    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.553     5.135    i_car/i_sr04/clk_sys
    SLICE_X9Y26          FDCE                                         r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/Q
                         net (fo=4, routed)           0.877     6.468    i_car/i_sr04/echo_cnt_reg_reg[1]_3[10]
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.124     6.592 f  i_car/i_sr04/echo_mean0__2_carry__1_i_9/O
                         net (fo=2, routed)           0.495     7.087    i_car/i_sr04/echo_mean0__2_carry__1_i_9_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.124     7.211 r  i_car/i_sr04/echo_mean0__2_carry__1_i_1/O
                         net (fo=2, routed)           0.813     8.024    i_car/i_sr04/echo_mean0__2_carry__1_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.420 r  i_car/i_sr04/echo_mean0__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    i_car/i_sr04/echo_mean0__2_carry__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  i_car/i_sr04/echo_mean0__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.537    i_car/i_sr04/echo_mean0__2_carry__2_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  i_car/i_sr04/echo_mean0__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.654    i_car/i_sr04/echo_mean0__2_carry__3_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.969 r  i_car/i_sr04/echo_mean0__2_carry__4/O[3]
                         net (fo=1, routed)           0.729     9.698    i_car/i_sr04/A[21]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_P[7])
                                                      4.024    13.722 f  i_car/i_sr04/distance0/P[7]
                         net (fo=10, routed)          1.350    15.072    i_car/i_sr04/distance0_n_98
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.149    15.221 r  i_car/i_sr04/distance_carry__1_i_4/O
                         net (fo=2, routed)           0.717    15.939    i_car/i_sr04/distance_carry__1_i_4_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I3_O)        0.332    16.271 r  i_car/i_sr04/distance_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.271    i_car/i_sr04/distance_carry__1_i_8_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.803 r  i_car/i_sr04/distance_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.803    i_car/i_sr04/distance_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.917 r  i_car/i_sr04/distance_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.917    i_car/i_sr04/distance_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.031 r  i_car/i_sr04/distance_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.031    i_car/i_sr04/distance_carry__3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.145 r  i_car/i_sr04/distance_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.145    i_car/i_sr04/distance_carry__4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.259 r  i_car/i_sr04/distance_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.259    i_car/i_sr04/distance_carry__5_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.593 r  i_car/i_sr04/distance_carry__6/O[1]
                         net (fo=23, routed)          0.693    18.286    i_car/i_sr04/distance_carry__6_n_6
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    18.589 r  i_car/i_sr04/distance__75_carry_i_3/O
                         net (fo=1, routed)           0.000    18.589    i_car/i_sr04/distance__75_carry_i_3_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.139 r  i_car/i_sr04/distance__75_carry/CO[3]
                         net (fo=1, routed)           0.000    19.139    i_car/i_sr04/distance__75_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  i_car/i_sr04/distance__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.253    i_car/i_sr04/distance__75_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  i_car/i_sr04/distance__75_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.367    i_car/i_sr04/distance__75_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.606 r  i_car/i_sr04/distance__75_carry__2/O[2]
                         net (fo=2, routed)           0.445    20.051    i_car/i_sr04/distance__75_carry__2_n_5
    SLICE_X10Y36         LUT3 (Prop_lut3_I0_O)        0.295    20.346 r  i_car/i_sr04/distance__146_carry__0_i_1/O
                         net (fo=2, routed)           0.708    21.054    i_car/i_sr04/distance__146_carry__0_i_1_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.331    21.385 r  i_car/i_sr04/distance__146_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.385    i_car/i_sr04/distance__146_carry__0_i_5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.761 r  i_car/i_sr04/distance__146_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.761    i_car/i_sr04/distance__146_carry__0_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.084 r  i_car/i_sr04/distance__146_carry__1/O[1]
                         net (fo=3, routed)           0.811    22.895    i_car/i_sr04/distance__146_carry__1_n_6
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.306    23.201 r  i_car/i_sr04/distance__180_carry__4_i_4/O
                         net (fo=1, routed)           0.000    23.201    i_car/i_sr04/distance__180_carry__4_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    23.659 f  i_car/i_sr04/distance__180_carry__4/CO[1]
                         net (fo=8, routed)           0.376    24.036    i_car/i_sr04/distance__180_carry__4_n_2
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.332    24.368 f  i_car/i_sr04/tx_data[7]_i_6/O
                         net (fo=5, routed)           0.472    24.839    i_car/i_sr04/tx_data[7]_i_6_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.963 r  i_car/i_sr04/tx_data[7]_i_5/O
                         net (fo=4, routed)           0.535    25.498    i_car/i_sr04/distance0_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I2_O)        0.124    25.622 r  i_car/i_sr04/tx_data[7]_i_2/O
                         net (fo=1, routed)           0.000    25.622    i_car/i_uart_send/D[3]
    SLICE_X9Y37          FDCE                                         r  i_car/i_uart_send/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   20.000    20.000 r  
    D4                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.310    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.401 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.449    24.850    i_car/i_uart_send/clk_sys
    SLICE_X9Y37          FDCE                                         r  i_car/i_uart_send/tx_data_reg[7]/C
                         clock pessimism              0.273    25.124    
                         clock uncertainty           -0.035    25.089    
    SLICE_X9Y37          FDCE (Setup_fdce_C_D)        0.029    25.118    i_car/i_uart_send/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         25.118    
                         arrival time                         -25.622    
  -------------------------------------------------------------------
                         slack                                 -0.504    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_car/i_uart_send/tx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sys rise@20.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        20.490ns  (logic 11.491ns (56.082%)  route 8.999ns (43.918%))
  Logic Levels:           29  (CARRY4=17 DSP48E1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 24.851 - 20.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.486    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.553     5.135    i_car/i_sr04/clk_sys
    SLICE_X9Y26          FDCE                                         r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/Q
                         net (fo=4, routed)           0.877     6.468    i_car/i_sr04/echo_cnt_reg_reg[1]_3[10]
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.124     6.592 f  i_car/i_sr04/echo_mean0__2_carry__1_i_9/O
                         net (fo=2, routed)           0.495     7.087    i_car/i_sr04/echo_mean0__2_carry__1_i_9_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.124     7.211 r  i_car/i_sr04/echo_mean0__2_carry__1_i_1/O
                         net (fo=2, routed)           0.813     8.024    i_car/i_sr04/echo_mean0__2_carry__1_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.420 r  i_car/i_sr04/echo_mean0__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    i_car/i_sr04/echo_mean0__2_carry__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  i_car/i_sr04/echo_mean0__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.537    i_car/i_sr04/echo_mean0__2_carry__2_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  i_car/i_sr04/echo_mean0__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.654    i_car/i_sr04/echo_mean0__2_carry__3_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.969 r  i_car/i_sr04/echo_mean0__2_carry__4/O[3]
                         net (fo=1, routed)           0.729     9.698    i_car/i_sr04/A[21]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_P[7])
                                                      4.024    13.722 f  i_car/i_sr04/distance0/P[7]
                         net (fo=10, routed)          1.350    15.072    i_car/i_sr04/distance0_n_98
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.149    15.221 r  i_car/i_sr04/distance_carry__1_i_4/O
                         net (fo=2, routed)           0.717    15.939    i_car/i_sr04/distance_carry__1_i_4_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I3_O)        0.332    16.271 r  i_car/i_sr04/distance_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.271    i_car/i_sr04/distance_carry__1_i_8_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.803 r  i_car/i_sr04/distance_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.803    i_car/i_sr04/distance_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.917 r  i_car/i_sr04/distance_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.917    i_car/i_sr04/distance_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.031 r  i_car/i_sr04/distance_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.031    i_car/i_sr04/distance_carry__3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.145 r  i_car/i_sr04/distance_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.145    i_car/i_sr04/distance_carry__4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.259 r  i_car/i_sr04/distance_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.259    i_car/i_sr04/distance_carry__5_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.593 r  i_car/i_sr04/distance_carry__6/O[1]
                         net (fo=23, routed)          0.693    18.286    i_car/i_sr04/distance_carry__6_n_6
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    18.589 r  i_car/i_sr04/distance__75_carry_i_3/O
                         net (fo=1, routed)           0.000    18.589    i_car/i_sr04/distance__75_carry_i_3_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.139 r  i_car/i_sr04/distance__75_carry/CO[3]
                         net (fo=1, routed)           0.000    19.139    i_car/i_sr04/distance__75_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  i_car/i_sr04/distance__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.253    i_car/i_sr04/distance__75_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  i_car/i_sr04/distance__75_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.367    i_car/i_sr04/distance__75_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.606 r  i_car/i_sr04/distance__75_carry__2/O[2]
                         net (fo=2, routed)           0.445    20.051    i_car/i_sr04/distance__75_carry__2_n_5
    SLICE_X10Y36         LUT3 (Prop_lut3_I0_O)        0.295    20.346 r  i_car/i_sr04/distance__146_carry__0_i_1/O
                         net (fo=2, routed)           0.708    21.054    i_car/i_sr04/distance__146_carry__0_i_1_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.331    21.385 r  i_car/i_sr04/distance__146_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.385    i_car/i_sr04/distance__146_carry__0_i_5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.761 r  i_car/i_sr04/distance__146_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.761    i_car/i_sr04/distance__146_carry__0_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.084 r  i_car/i_sr04/distance__146_carry__1/O[1]
                         net (fo=3, routed)           0.811    22.895    i_car/i_sr04/distance__146_carry__1_n_6
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.306    23.201 r  i_car/i_sr04/distance__180_carry__4_i_4/O
                         net (fo=1, routed)           0.000    23.201    i_car/i_sr04/distance__180_carry__4_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    23.659 r  i_car/i_sr04/distance__180_carry__4/CO[1]
                         net (fo=8, routed)           0.376    24.036    i_car/i_sr04/distance__180_carry__4_n_2
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.332    24.368 r  i_car/i_sr04/tx_data[7]_i_6/O
                         net (fo=5, routed)           0.326    24.693    i_car/i_sr04/tx_data[7]_i_6_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I1_O)        0.124    24.817 r  i_car/i_sr04/tx_data[4]_i_2/O
                         net (fo=2, routed)           0.657    25.475    i_car/i_uart_send/tx_data_reg[4]_0
    SLICE_X9Y38          LUT3 (Prop_lut3_I2_O)        0.150    25.625 r  i_car/i_uart_send/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000    25.625    i_car/i_uart_send/p_1_in[4]
    SLICE_X9Y38          FDCE                                         r  i_car/i_uart_send/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   20.000    20.000 r  
    D4                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.310    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.401 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.450    24.851    i_car/i_uart_send/clk_sys
    SLICE_X9Y38          FDCE                                         r  i_car/i_uart_send/tx_data_reg[4]/C
                         clock pessimism              0.273    25.125    
                         clock uncertainty           -0.035    25.090    
    SLICE_X9Y38          FDCE (Setup_fdce_C_D)        0.075    25.165    i_car/i_uart_send/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         25.165    
                         arrival time                         -25.625    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.431ns  (required time - arrival time)
  Source:                 i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_car/i_uart_send/tx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sys rise@20.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        20.415ns  (logic 11.465ns (56.160%)  route 8.950ns (43.840%))
  Logic Levels:           29  (CARRY4=17 DSP48E1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 24.851 - 20.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.486    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.553     5.135    i_car/i_sr04/clk_sys
    SLICE_X9Y26          FDCE                                         r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/Q
                         net (fo=4, routed)           0.877     6.468    i_car/i_sr04/echo_cnt_reg_reg[1]_3[10]
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.124     6.592 f  i_car/i_sr04/echo_mean0__2_carry__1_i_9/O
                         net (fo=2, routed)           0.495     7.087    i_car/i_sr04/echo_mean0__2_carry__1_i_9_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.124     7.211 r  i_car/i_sr04/echo_mean0__2_carry__1_i_1/O
                         net (fo=2, routed)           0.813     8.024    i_car/i_sr04/echo_mean0__2_carry__1_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.420 r  i_car/i_sr04/echo_mean0__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    i_car/i_sr04/echo_mean0__2_carry__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  i_car/i_sr04/echo_mean0__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.537    i_car/i_sr04/echo_mean0__2_carry__2_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  i_car/i_sr04/echo_mean0__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.654    i_car/i_sr04/echo_mean0__2_carry__3_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.969 r  i_car/i_sr04/echo_mean0__2_carry__4/O[3]
                         net (fo=1, routed)           0.729     9.698    i_car/i_sr04/A[21]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_P[7])
                                                      4.024    13.722 f  i_car/i_sr04/distance0/P[7]
                         net (fo=10, routed)          1.350    15.072    i_car/i_sr04/distance0_n_98
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.149    15.221 r  i_car/i_sr04/distance_carry__1_i_4/O
                         net (fo=2, routed)           0.717    15.939    i_car/i_sr04/distance_carry__1_i_4_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I3_O)        0.332    16.271 r  i_car/i_sr04/distance_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.271    i_car/i_sr04/distance_carry__1_i_8_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.803 r  i_car/i_sr04/distance_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.803    i_car/i_sr04/distance_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.917 r  i_car/i_sr04/distance_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.917    i_car/i_sr04/distance_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.031 r  i_car/i_sr04/distance_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.031    i_car/i_sr04/distance_carry__3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.145 r  i_car/i_sr04/distance_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.145    i_car/i_sr04/distance_carry__4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.259 r  i_car/i_sr04/distance_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.259    i_car/i_sr04/distance_carry__5_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.593 r  i_car/i_sr04/distance_carry__6/O[1]
                         net (fo=23, routed)          0.693    18.286    i_car/i_sr04/distance_carry__6_n_6
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    18.589 r  i_car/i_sr04/distance__75_carry_i_3/O
                         net (fo=1, routed)           0.000    18.589    i_car/i_sr04/distance__75_carry_i_3_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.139 r  i_car/i_sr04/distance__75_carry/CO[3]
                         net (fo=1, routed)           0.000    19.139    i_car/i_sr04/distance__75_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  i_car/i_sr04/distance__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.253    i_car/i_sr04/distance__75_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  i_car/i_sr04/distance__75_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.367    i_car/i_sr04/distance__75_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.606 r  i_car/i_sr04/distance__75_carry__2/O[2]
                         net (fo=2, routed)           0.445    20.051    i_car/i_sr04/distance__75_carry__2_n_5
    SLICE_X10Y36         LUT3 (Prop_lut3_I0_O)        0.295    20.346 r  i_car/i_sr04/distance__146_carry__0_i_1/O
                         net (fo=2, routed)           0.708    21.054    i_car/i_sr04/distance__146_carry__0_i_1_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.331    21.385 r  i_car/i_sr04/distance__146_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.385    i_car/i_sr04/distance__146_carry__0_i_5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.761 r  i_car/i_sr04/distance__146_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.761    i_car/i_sr04/distance__146_carry__0_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.084 r  i_car/i_sr04/distance__146_carry__1/O[1]
                         net (fo=3, routed)           0.811    22.895    i_car/i_sr04/distance__146_carry__1_n_6
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.306    23.201 r  i_car/i_sr04/distance__180_carry__4_i_4/O
                         net (fo=1, routed)           0.000    23.201    i_car/i_sr04/distance__180_carry__4_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    23.659 r  i_car/i_sr04/distance__180_carry__4/CO[1]
                         net (fo=8, routed)           0.376    24.036    i_car/i_sr04/distance__180_carry__4_n_2
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.332    24.368 r  i_car/i_sr04/tx_data[7]_i_6/O
                         net (fo=5, routed)           0.520    24.888    i_car/i_sr04/tx_data[7]_i_6_n_0
    SLICE_X9Y39          LUT5 (Prop_lut5_I4_O)        0.124    25.012 r  i_car/i_sr04/tx_data[3]_i_2/O
                         net (fo=3, routed)           0.414    25.426    i_car/i_uart_send/tx_data_reg[3]_0
    SLICE_X9Y38          LUT3 (Prop_lut3_I2_O)        0.124    25.550 r  i_car/i_uart_send/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    25.550    i_car/i_uart_send/p_1_in[3]
    SLICE_X9Y38          FDCE                                         r  i_car/i_uart_send/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   20.000    20.000 r  
    D4                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.310    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.401 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.450    24.851    i_car/i_uart_send/clk_sys
    SLICE_X9Y38          FDCE                                         r  i_car/i_uart_send/tx_data_reg[3]/C
                         clock pessimism              0.273    25.125    
                         clock uncertainty           -0.035    25.090    
    SLICE_X9Y38          FDCE (Setup_fdce_C_D)        0.029    25.119    i_car/i_uart_send/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -25.550    
  -------------------------------------------------------------------
                         slack                                 -0.431    

Slack (VIOLATED) :        -0.308ns  (required time - arrival time)
  Source:                 i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_car/i_uart_send/tx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sys rise@20.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        20.292ns  (logic 11.465ns (56.499%)  route 8.827ns (43.501%))
  Logic Levels:           29  (CARRY4=17 DSP48E1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 24.850 - 20.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.486    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.553     5.135    i_car/i_sr04/clk_sys
    SLICE_X9Y26          FDCE                                         r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/Q
                         net (fo=4, routed)           0.877     6.468    i_car/i_sr04/echo_cnt_reg_reg[1]_3[10]
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.124     6.592 f  i_car/i_sr04/echo_mean0__2_carry__1_i_9/O
                         net (fo=2, routed)           0.495     7.087    i_car/i_sr04/echo_mean0__2_carry__1_i_9_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.124     7.211 r  i_car/i_sr04/echo_mean0__2_carry__1_i_1/O
                         net (fo=2, routed)           0.813     8.024    i_car/i_sr04/echo_mean0__2_carry__1_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.420 r  i_car/i_sr04/echo_mean0__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    i_car/i_sr04/echo_mean0__2_carry__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  i_car/i_sr04/echo_mean0__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.537    i_car/i_sr04/echo_mean0__2_carry__2_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  i_car/i_sr04/echo_mean0__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.654    i_car/i_sr04/echo_mean0__2_carry__3_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.969 r  i_car/i_sr04/echo_mean0__2_carry__4/O[3]
                         net (fo=1, routed)           0.729     9.698    i_car/i_sr04/A[21]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_P[7])
                                                      4.024    13.722 f  i_car/i_sr04/distance0/P[7]
                         net (fo=10, routed)          1.350    15.072    i_car/i_sr04/distance0_n_98
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.149    15.221 r  i_car/i_sr04/distance_carry__1_i_4/O
                         net (fo=2, routed)           0.717    15.939    i_car/i_sr04/distance_carry__1_i_4_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I3_O)        0.332    16.271 r  i_car/i_sr04/distance_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.271    i_car/i_sr04/distance_carry__1_i_8_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.803 r  i_car/i_sr04/distance_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.803    i_car/i_sr04/distance_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.917 r  i_car/i_sr04/distance_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.917    i_car/i_sr04/distance_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.031 r  i_car/i_sr04/distance_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.031    i_car/i_sr04/distance_carry__3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.145 r  i_car/i_sr04/distance_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.145    i_car/i_sr04/distance_carry__4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.259 r  i_car/i_sr04/distance_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.259    i_car/i_sr04/distance_carry__5_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.593 r  i_car/i_sr04/distance_carry__6/O[1]
                         net (fo=23, routed)          0.693    18.286    i_car/i_sr04/distance_carry__6_n_6
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    18.589 r  i_car/i_sr04/distance__75_carry_i_3/O
                         net (fo=1, routed)           0.000    18.589    i_car/i_sr04/distance__75_carry_i_3_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.139 r  i_car/i_sr04/distance__75_carry/CO[3]
                         net (fo=1, routed)           0.000    19.139    i_car/i_sr04/distance__75_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  i_car/i_sr04/distance__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.253    i_car/i_sr04/distance__75_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  i_car/i_sr04/distance__75_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.367    i_car/i_sr04/distance__75_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.606 r  i_car/i_sr04/distance__75_carry__2/O[2]
                         net (fo=2, routed)           0.445    20.051    i_car/i_sr04/distance__75_carry__2_n_5
    SLICE_X10Y36         LUT3 (Prop_lut3_I0_O)        0.295    20.346 r  i_car/i_sr04/distance__146_carry__0_i_1/O
                         net (fo=2, routed)           0.708    21.054    i_car/i_sr04/distance__146_carry__0_i_1_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.331    21.385 r  i_car/i_sr04/distance__146_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.385    i_car/i_sr04/distance__146_carry__0_i_5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.761 r  i_car/i_sr04/distance__146_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.761    i_car/i_sr04/distance__146_carry__0_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.084 r  i_car/i_sr04/distance__146_carry__1/O[1]
                         net (fo=3, routed)           0.811    22.895    i_car/i_sr04/distance__146_carry__1_n_6
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.306    23.201 r  i_car/i_sr04/distance__180_carry__4_i_4/O
                         net (fo=1, routed)           0.000    23.201    i_car/i_sr04/distance__180_carry__4_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    23.659 f  i_car/i_sr04/distance__180_carry__4/CO[1]
                         net (fo=8, routed)           0.376    24.036    i_car/i_sr04/distance__180_carry__4_n_2
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.332    24.368 f  i_car/i_sr04/tx_data[7]_i_6/O
                         net (fo=5, routed)           0.472    24.839    i_car/i_sr04/tx_data[7]_i_6_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.963 r  i_car/i_sr04/tx_data[7]_i_5/O
                         net (fo=4, routed)           0.340    25.303    i_car/i_sr04/distance0_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I2_O)        0.124    25.427 r  i_car/i_sr04/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000    25.427    i_car/i_uart_send/D[2]
    SLICE_X9Y37          FDCE                                         r  i_car/i_uart_send/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   20.000    20.000 r  
    D4                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.310    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.401 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.449    24.850    i_car/i_uart_send/clk_sys
    SLICE_X9Y37          FDCE                                         r  i_car/i_uart_send/tx_data_reg[6]/C
                         clock pessimism              0.273    25.124    
                         clock uncertainty           -0.035    25.089    
    SLICE_X9Y37          FDCE (Setup_fdce_C_D)        0.031    25.120    i_car/i_uart_send/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -25.427    
  -------------------------------------------------------------------
                         slack                                 -0.308    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_car/i_uart_send/tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sys rise@20.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        20.061ns  (logic 11.341ns (56.532%)  route 8.720ns (43.468%))
  Logic Levels:           28  (CARRY4=17 DSP48E1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 24.851 - 20.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.486    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.582 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.553     5.135    i_car/i_sr04/clk_sys
    SLICE_X9Y26          FDCE                                         r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  i_car/i_sr04/echo_cnt_reg_reg[1][10]/Q
                         net (fo=4, routed)           0.877     6.468    i_car/i_sr04/echo_cnt_reg_reg[1]_3[10]
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.124     6.592 f  i_car/i_sr04/echo_mean0__2_carry__1_i_9/O
                         net (fo=2, routed)           0.495     7.087    i_car/i_sr04/echo_mean0__2_carry__1_i_9_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.124     7.211 r  i_car/i_sr04/echo_mean0__2_carry__1_i_1/O
                         net (fo=2, routed)           0.813     8.024    i_car/i_sr04/echo_mean0__2_carry__1_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.420 r  i_car/i_sr04/echo_mean0__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.420    i_car/i_sr04/echo_mean0__2_carry__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  i_car/i_sr04/echo_mean0__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.537    i_car/i_sr04/echo_mean0__2_carry__2_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  i_car/i_sr04/echo_mean0__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.654    i_car/i_sr04/echo_mean0__2_carry__3_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.969 r  i_car/i_sr04/echo_mean0__2_carry__4/O[3]
                         net (fo=1, routed)           0.729     9.698    i_car/i_sr04/A[21]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_P[7])
                                                      4.024    13.722 f  i_car/i_sr04/distance0/P[7]
                         net (fo=10, routed)          1.350    15.072    i_car/i_sr04/distance0_n_98
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.149    15.221 r  i_car/i_sr04/distance_carry__1_i_4/O
                         net (fo=2, routed)           0.717    15.939    i_car/i_sr04/distance_carry__1_i_4_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I3_O)        0.332    16.271 r  i_car/i_sr04/distance_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.271    i_car/i_sr04/distance_carry__1_i_8_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.803 r  i_car/i_sr04/distance_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.803    i_car/i_sr04/distance_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.917 r  i_car/i_sr04/distance_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.917    i_car/i_sr04/distance_carry__2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.031 r  i_car/i_sr04/distance_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.031    i_car/i_sr04/distance_carry__3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.145 r  i_car/i_sr04/distance_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.145    i_car/i_sr04/distance_carry__4_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.259 r  i_car/i_sr04/distance_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.259    i_car/i_sr04/distance_carry__5_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.593 r  i_car/i_sr04/distance_carry__6/O[1]
                         net (fo=23, routed)          0.693    18.286    i_car/i_sr04/distance_carry__6_n_6
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    18.589 r  i_car/i_sr04/distance__75_carry_i_3/O
                         net (fo=1, routed)           0.000    18.589    i_car/i_sr04/distance__75_carry_i_3_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.139 r  i_car/i_sr04/distance__75_carry/CO[3]
                         net (fo=1, routed)           0.000    19.139    i_car/i_sr04/distance__75_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.253 r  i_car/i_sr04/distance__75_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.253    i_car/i_sr04/distance__75_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.367 r  i_car/i_sr04/distance__75_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.367    i_car/i_sr04/distance__75_carry__1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.606 r  i_car/i_sr04/distance__75_carry__2/O[2]
                         net (fo=2, routed)           0.445    20.051    i_car/i_sr04/distance__75_carry__2_n_5
    SLICE_X10Y36         LUT3 (Prop_lut3_I0_O)        0.295    20.346 r  i_car/i_sr04/distance__146_carry__0_i_1/O
                         net (fo=2, routed)           0.708    21.054    i_car/i_sr04/distance__146_carry__0_i_1_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.331    21.385 r  i_car/i_sr04/distance__146_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.385    i_car/i_sr04/distance__146_carry__0_i_5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.761 r  i_car/i_sr04/distance__146_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.761    i_car/i_sr04/distance__146_carry__0_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.084 r  i_car/i_sr04/distance__146_carry__1/O[1]
                         net (fo=3, routed)           0.811    22.895    i_car/i_sr04/distance__146_carry__1_n_6
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.306    23.201 r  i_car/i_sr04/distance__180_carry__4_i_4/O
                         net (fo=1, routed)           0.000    23.201    i_car/i_sr04/distance__180_carry__4_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    23.659 r  i_car/i_sr04/distance__180_carry__4/CO[1]
                         net (fo=8, routed)           0.493    24.152    i_car/i_sr04/distance__180_carry__4_n_2
    SLICE_X9Y39          LUT6 (Prop_lut6_I3_O)        0.332    24.484 f  i_car/i_sr04/tx_data[2]_i_2/O
                         net (fo=7, routed)           0.588    25.072    i_car/i_uart_send/tx_data_reg[2]_0
    SLICE_X9Y38          LUT3 (Prop_lut3_I2_O)        0.124    25.196 r  i_car/i_uart_send/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000    25.196    i_car/i_uart_send/p_1_in[2]
    SLICE_X9Y38          FDCE                                         r  i_car/i_uart_send/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   20.000    20.000 r  
    D4                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.310    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.401 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.450    24.851    i_car/i_uart_send/clk_sys
    SLICE_X9Y38          FDCE                                         r  i_car/i_uart_send/tx_data_reg[2]/C
                         clock pessimism              0.273    25.125    
                         clock uncertainty           -0.035    25.090    
    SLICE_X9Y38          FDCE (Setup_fdce_C_D)        0.032    25.122    i_car/i_uart_send/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         25.122    
                         arrival time                         -25.196    
  -------------------------------------------------------------------
                         slack                                 -0.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_ajxd/btnclk_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ajxd/btnclk_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.565     1.508    i_ajxd/clk_sys
    SLICE_X35Y49         FDRE                                         r  i_ajxd/btnclk_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  i_ajxd/btnclk_cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.768    i_ajxd/btnclk_cnt[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  i_ajxd/btnclk_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.929    i_ajxd/btnclk_cnt0_carry__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.983 r  i_ajxd/btnclk_cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.983    i_ajxd/btnclk_cnt0_carry__5_n_7
    SLICE_X35Y50         FDRE                                         r  i_ajxd/btnclk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.827     2.016    i_ajxd/clk_sys
    SLICE_X35Y50         FDRE                                         r  i_ajxd/btnclk_cnt_reg[25]/C
                         clock pessimism             -0.245     1.771    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    i_ajxd/btnclk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_ajxd/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ajxd/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.566     1.509    i_ajxd/clk_sys
    SLICE_X31Y49         FDRE                                         r  i_ajxd/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  i_ajxd/cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.769    i_ajxd/cnt[24]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  i_ajxd/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.930    i_ajxd/cnt0_carry__4_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  i_ajxd/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.984    i_ajxd/cnt0_carry__5_n_7
    SLICE_X31Y50         FDRE                                         r  i_ajxd/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.828     2.017    i_ajxd/clk_sys
    SLICE_X31Y50         FDRE                                         r  i_ajxd/cnt_reg[25]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    i_ajxd/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_ajxd/btnclk_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ajxd/btnclk_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.565     1.508    i_ajxd/clk_sys
    SLICE_X35Y49         FDRE                                         r  i_ajxd/btnclk_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  i_ajxd/btnclk_cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.768    i_ajxd/btnclk_cnt[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  i_ajxd/btnclk_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.929    i_ajxd/btnclk_cnt0_carry__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.994 r  i_ajxd/btnclk_cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.994    i_ajxd/btnclk_cnt0_carry__5_n_5
    SLICE_X35Y50         FDRE                                         r  i_ajxd/btnclk_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.827     2.016    i_ajxd/clk_sys
    SLICE_X35Y50         FDRE                                         r  i_ajxd/btnclk_cnt_reg[27]/C
                         clock pessimism             -0.245     1.771    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    i_ajxd/btnclk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_ajxd/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ajxd/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.566     1.509    i_ajxd/clk_sys
    SLICE_X31Y49         FDRE                                         r  i_ajxd/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  i_ajxd/cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.769    i_ajxd/cnt[24]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  i_ajxd/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.930    i_ajxd/cnt0_carry__4_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.995 r  i_ajxd/cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.995    i_ajxd/cnt0_carry__5_n_5
    SLICE_X31Y50         FDRE                                         r  i_ajxd/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.828     2.017    i_ajxd/clk_sys
    SLICE_X31Y50         FDRE                                         r  i_ajxd/cnt_reg[27]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    i_ajxd/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_ajxd/btnclk_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ajxd/btnclk_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.565     1.508    i_ajxd/clk_sys
    SLICE_X35Y49         FDRE                                         r  i_ajxd/btnclk_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  i_ajxd/btnclk_cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.768    i_ajxd/btnclk_cnt[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  i_ajxd/btnclk_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.929    i_ajxd/btnclk_cnt0_carry__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.019 r  i_ajxd/btnclk_cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.019    i_ajxd/btnclk_cnt0_carry__5_n_6
    SLICE_X35Y50         FDRE                                         r  i_ajxd/btnclk_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.827     2.016    i_ajxd/clk_sys
    SLICE_X35Y50         FDRE                                         r  i_ajxd/btnclk_cnt_reg[26]/C
                         clock pessimism             -0.245     1.771    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    i_ajxd/btnclk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_ajxd/btnclk_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ajxd/btnclk_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.565     1.508    i_ajxd/clk_sys
    SLICE_X35Y49         FDRE                                         r  i_ajxd/btnclk_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  i_ajxd/btnclk_cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.768    i_ajxd/btnclk_cnt[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  i_ajxd/btnclk_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.929    i_ajxd/btnclk_cnt0_carry__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.019 r  i_ajxd/btnclk_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.019    i_ajxd/btnclk_cnt0_carry__5_n_4
    SLICE_X35Y50         FDRE                                         r  i_ajxd/btnclk_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.827     2.016    i_ajxd/clk_sys
    SLICE_X35Y50         FDRE                                         r  i_ajxd/btnclk_cnt_reg[28]/C
                         clock pessimism             -0.245     1.771    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    i_ajxd/btnclk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_ajxd/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ajxd/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.566     1.509    i_ajxd/clk_sys
    SLICE_X31Y49         FDRE                                         r  i_ajxd/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  i_ajxd/cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.769    i_ajxd/cnt[24]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  i_ajxd/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.930    i_ajxd/cnt0_carry__4_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.020 r  i_ajxd/cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.020    i_ajxd/cnt0_carry__5_n_6
    SLICE_X31Y50         FDRE                                         r  i_ajxd/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.828     2.017    i_ajxd/clk_sys
    SLICE_X31Y50         FDRE                                         r  i_ajxd/cnt_reg[26]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    i_ajxd/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_ajxd/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ajxd/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.566     1.509    i_ajxd/clk_sys
    SLICE_X31Y49         FDRE                                         r  i_ajxd/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  i_ajxd/cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.769    i_ajxd/cnt[24]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  i_ajxd/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.930    i_ajxd/cnt0_carry__4_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.020 r  i_ajxd/cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.020    i_ajxd/cnt0_carry__5_n_4
    SLICE_X31Y50         FDRE                                         r  i_ajxd/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.828     2.017    i_ajxd/clk_sys
    SLICE_X31Y50         FDRE                                         r  i_ajxd/cnt_reg[28]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    i_ajxd/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_ajxd/btnclk_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ajxd/btnclk_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.565     1.508    i_ajxd/clk_sys
    SLICE_X35Y49         FDRE                                         r  i_ajxd/btnclk_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  i_ajxd/btnclk_cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.768    i_ajxd/btnclk_cnt[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  i_ajxd/btnclk_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.929    i_ajxd/btnclk_cnt0_carry__4_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.968 r  i_ajxd/btnclk_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.968    i_ajxd/btnclk_cnt0_carry__5_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.022 r  i_ajxd/btnclk_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.022    i_ajxd/btnclk_cnt0_carry__6_n_7
    SLICE_X35Y51         FDRE                                         r  i_ajxd/btnclk_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.827     2.016    i_ajxd/clk_sys
    SLICE_X35Y51         FDRE                                         r  i_ajxd/btnclk_cnt_reg[29]/C
                         clock pessimism             -0.245     1.771    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.876    i_ajxd/btnclk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_ajxd/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ajxd/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.566     1.509    i_ajxd/clk_sys
    SLICE_X31Y49         FDRE                                         r  i_ajxd/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  i_ajxd/cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.769    i_ajxd/cnt[24]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  i_ajxd/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.930    i_ajxd/cnt0_carry__4_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.969 r  i_ajxd/cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.969    i_ajxd/cnt0_carry__5_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.023 r  i_ajxd/cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.023    i_ajxd/cnt0_carry__6_n_7
    SLICE_X31Y51         FDRE                                         r  i_ajxd/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.828     2.017    i_ajxd/clk_sys
    SLICE_X31Y51         FDRE                                         r  i_ajxd/cnt_reg[29]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    i_ajxd/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_sys_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y46    i_CAM_RECO/i_threshold/flag_reg1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y46    i_CAM_RECO/i_threshold/flag_reg2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y44    i_CAM_RECO/i_threshold/threshold_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y44    i_CAM_RECO/i_threshold/threshold_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X39Y44    i_CAM_RECO/i_threshold/threshold_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y44    i_CAM_RECO/i_threshold/threshold_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X37Y44    i_CAM_RECO/i_threshold/threshold_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y44    i_CAM_RECO/i_threshold/threshold_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y44    i_CAM_RECO/i_threshold/threshold_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y48    i_ajxd/clk_ms_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y48    i_ajxd/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y47    i_ajxd/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y47    i_ajxd/cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y47    i_ajxd/cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y47    i_ajxd/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y48    i_ajxd/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y48    i_ajxd/cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y48    i_ajxd/cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y48    i_ajxd/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y50    i_ajxd/btnclk_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y50    i_ajxd/btnclk_cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y50    i_ajxd/btnclk_cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y50    i_ajxd/btnclk_cnt_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y51    i_ajxd/btnclk_cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y51    i_ajxd/btnclk_cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y51    i_ajxd/btnclk_cnt_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y50    i_ajxd/cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y50    i_ajxd/cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y50    i_ajxd/cnt_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
  To Clock:  i_CAM_RECO/sys_mmcm_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_CAM_RECO/sys_mmcm_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_mmcm
  To Clock:  clk_out1_sys_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       18.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.363ns  (required time - arrival time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/i_square_frame/v_min_r_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_sys_mmcm rise@40.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        21.076ns  (logic 7.304ns (34.656%)  route 13.772ns (65.344%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.557     1.559    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y29         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/Q
                         net (fo=10, routed)          0.958     2.973    i_CAM_RECO/VGA_inst/vga_binary_addr[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.610 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.610    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.727    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.946 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_33/O[0]
                         net (fo=29, routed)          2.183     6.129    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_8[0]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.424 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_41/O
                         net (fo=4, routed)           0.826     7.250    i_CAM_RECO/i_square_frame/addr_binary_reg[12]_1[2]
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_45/O
                         net (fo=1, routed)           0.000     7.374    i_CAM_RECO/VGA_inst/v_min_r[3]_i_21_0[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.772 r  i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.772    i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.085 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37/O[3]
                         net (fo=3, routed)           0.851     8.936    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37_n_4
    SLICE_X61Y25         LUT3 (Prop_lut3_I1_O)        0.334     9.270 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_36/O
                         net (fo=2, routed)           0.815    10.085    i_CAM_RECO/VGA_inst/v_min_r[8]_i_36_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.332    10.417 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_19/O
                         net (fo=2, routed)           1.113    11.530    i_CAM_RECO/VGA_inst/v_min_r[8]_i_19_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.654 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_23/O
                         net (fo=1, routed)           0.000    11.654    i_CAM_RECO/VGA_inst/v_min_r[8]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.187 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.187    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.426 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_4/O[2]
                         net (fo=8, routed)           0.947    13.374    i_CAM_RECO/i_square_frame/v_min_r_reg[0]_0[2]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.301    13.675 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_18/O
                         net (fo=1, routed)           0.000    13.675    i_CAM_RECO/i_square_frame/v_min_r[1]_i_18_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.076 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.076    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.298 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_2/O[0]
                         net (fo=3, routed)           0.815    15.113    i_CAM_RECO/i_square_frame/v_min_r[1]_i_6_0[0]
    SLICE_X60Y27         LUT4 (Prop_lut4_I2_O)        0.299    15.412 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_15/O
                         net (fo=1, routed)           0.000    15.412    i_CAM_RECO/VGA_inst/v_max_r_reg[1][1]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.945 r  i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4/CO[3]
                         net (fo=8, routed)           1.791    17.736    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4_n_0
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.124    17.860 r  i_CAM_RECO/VGA_inst/v_min_r[3]_i_3/O
                         net (fo=8, routed)           0.332    18.191    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_2_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124    18.315 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_5/O
                         net (fo=13, routed)          1.015    19.331    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7_5
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124    19.455 r  i_CAM_RECO/i_square_frame/v_min_r[8]_i_25/O
                         net (fo=1, routed)           0.657    20.111    i_CAM_RECO/i_square_frame/v_min_r[8]_i_25_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.496 r  i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.496    i_CAM_RECO/VGA_inst/v_min_r_reg[8][0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.767 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3/CO[0]
                         net (fo=1, routed)           0.829    21.597    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3_n_3
    SLICE_X52Y18         LUT3 (Prop_lut3_I2_O)        0.399    21.996 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_1/O
                         net (fo=9, routed)           0.639    22.635    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_1[0]
    SLICE_X52Y23         FDPE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    41.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.437    41.440    i_CAM_RECO/i_square_frame/clk_out1
    SLICE_X52Y23         FDPE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.148    41.371    
    SLICE_X52Y23         FDPE (Setup_fdpe_C_CE)      -0.373    40.998    i_CAM_RECO/i_square_frame/v_min_r_reg[1]
  -------------------------------------------------------------------
                         required time                         40.998    
                         arrival time                         -22.635    
  -------------------------------------------------------------------
                         slack                                 18.363    

Slack (MET) :             18.363ns  (required time - arrival time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/i_square_frame/v_min_r_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_sys_mmcm rise@40.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        21.076ns  (logic 7.304ns (34.656%)  route 13.772ns (65.344%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.557     1.559    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y29         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/Q
                         net (fo=10, routed)          0.958     2.973    i_CAM_RECO/VGA_inst/vga_binary_addr[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.610 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.610    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.727    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.946 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_33/O[0]
                         net (fo=29, routed)          2.183     6.129    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_8[0]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.424 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_41/O
                         net (fo=4, routed)           0.826     7.250    i_CAM_RECO/i_square_frame/addr_binary_reg[12]_1[2]
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_45/O
                         net (fo=1, routed)           0.000     7.374    i_CAM_RECO/VGA_inst/v_min_r[3]_i_21_0[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.772 r  i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.772    i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.085 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37/O[3]
                         net (fo=3, routed)           0.851     8.936    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37_n_4
    SLICE_X61Y25         LUT3 (Prop_lut3_I1_O)        0.334     9.270 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_36/O
                         net (fo=2, routed)           0.815    10.085    i_CAM_RECO/VGA_inst/v_min_r[8]_i_36_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.332    10.417 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_19/O
                         net (fo=2, routed)           1.113    11.530    i_CAM_RECO/VGA_inst/v_min_r[8]_i_19_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.654 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_23/O
                         net (fo=1, routed)           0.000    11.654    i_CAM_RECO/VGA_inst/v_min_r[8]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.187 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.187    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.426 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_4/O[2]
                         net (fo=8, routed)           0.947    13.374    i_CAM_RECO/i_square_frame/v_min_r_reg[0]_0[2]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.301    13.675 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_18/O
                         net (fo=1, routed)           0.000    13.675    i_CAM_RECO/i_square_frame/v_min_r[1]_i_18_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.076 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.076    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.298 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_2/O[0]
                         net (fo=3, routed)           0.815    15.113    i_CAM_RECO/i_square_frame/v_min_r[1]_i_6_0[0]
    SLICE_X60Y27         LUT4 (Prop_lut4_I2_O)        0.299    15.412 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_15/O
                         net (fo=1, routed)           0.000    15.412    i_CAM_RECO/VGA_inst/v_max_r_reg[1][1]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.945 r  i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4/CO[3]
                         net (fo=8, routed)           1.791    17.736    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4_n_0
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.124    17.860 r  i_CAM_RECO/VGA_inst/v_min_r[3]_i_3/O
                         net (fo=8, routed)           0.332    18.191    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_2_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124    18.315 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_5/O
                         net (fo=13, routed)          1.015    19.331    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7_5
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124    19.455 r  i_CAM_RECO/i_square_frame/v_min_r[8]_i_25/O
                         net (fo=1, routed)           0.657    20.111    i_CAM_RECO/i_square_frame/v_min_r[8]_i_25_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.496 r  i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.496    i_CAM_RECO/VGA_inst/v_min_r_reg[8][0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.767 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3/CO[0]
                         net (fo=1, routed)           0.829    21.597    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3_n_3
    SLICE_X52Y18         LUT3 (Prop_lut3_I2_O)        0.399    21.996 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_1/O
                         net (fo=9, routed)           0.639    22.635    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_1[0]
    SLICE_X52Y23         FDPE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    41.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.437    41.440    i_CAM_RECO/i_square_frame/clk_out1
    SLICE_X52Y23         FDPE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[3]/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.148    41.371    
    SLICE_X52Y23         FDPE (Setup_fdpe_C_CE)      -0.373    40.998    i_CAM_RECO/i_square_frame/v_min_r_reg[3]
  -------------------------------------------------------------------
                         required time                         40.998    
                         arrival time                         -22.635    
  -------------------------------------------------------------------
                         slack                                 18.363    

Slack (MET) :             18.363ns  (required time - arrival time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/i_square_frame/v_min_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_sys_mmcm rise@40.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        21.076ns  (logic 7.304ns (34.656%)  route 13.772ns (65.344%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.557     1.559    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y29         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/Q
                         net (fo=10, routed)          0.958     2.973    i_CAM_RECO/VGA_inst/vga_binary_addr[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.610 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.610    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.727    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.946 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_33/O[0]
                         net (fo=29, routed)          2.183     6.129    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_8[0]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.424 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_41/O
                         net (fo=4, routed)           0.826     7.250    i_CAM_RECO/i_square_frame/addr_binary_reg[12]_1[2]
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_45/O
                         net (fo=1, routed)           0.000     7.374    i_CAM_RECO/VGA_inst/v_min_r[3]_i_21_0[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.772 r  i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.772    i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.085 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37/O[3]
                         net (fo=3, routed)           0.851     8.936    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37_n_4
    SLICE_X61Y25         LUT3 (Prop_lut3_I1_O)        0.334     9.270 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_36/O
                         net (fo=2, routed)           0.815    10.085    i_CAM_RECO/VGA_inst/v_min_r[8]_i_36_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.332    10.417 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_19/O
                         net (fo=2, routed)           1.113    11.530    i_CAM_RECO/VGA_inst/v_min_r[8]_i_19_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.654 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_23/O
                         net (fo=1, routed)           0.000    11.654    i_CAM_RECO/VGA_inst/v_min_r[8]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.187 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.187    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.426 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_4/O[2]
                         net (fo=8, routed)           0.947    13.374    i_CAM_RECO/i_square_frame/v_min_r_reg[0]_0[2]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.301    13.675 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_18/O
                         net (fo=1, routed)           0.000    13.675    i_CAM_RECO/i_square_frame/v_min_r[1]_i_18_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.076 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.076    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.298 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_2/O[0]
                         net (fo=3, routed)           0.815    15.113    i_CAM_RECO/i_square_frame/v_min_r[1]_i_6_0[0]
    SLICE_X60Y27         LUT4 (Prop_lut4_I2_O)        0.299    15.412 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_15/O
                         net (fo=1, routed)           0.000    15.412    i_CAM_RECO/VGA_inst/v_max_r_reg[1][1]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.945 r  i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4/CO[3]
                         net (fo=8, routed)           1.791    17.736    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4_n_0
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.124    17.860 r  i_CAM_RECO/VGA_inst/v_min_r[3]_i_3/O
                         net (fo=8, routed)           0.332    18.191    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_2_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124    18.315 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_5/O
                         net (fo=13, routed)          1.015    19.331    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7_5
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124    19.455 r  i_CAM_RECO/i_square_frame/v_min_r[8]_i_25/O
                         net (fo=1, routed)           0.657    20.111    i_CAM_RECO/i_square_frame/v_min_r[8]_i_25_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.496 r  i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.496    i_CAM_RECO/VGA_inst/v_min_r_reg[8][0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.767 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3/CO[0]
                         net (fo=1, routed)           0.829    21.597    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3_n_3
    SLICE_X52Y18         LUT3 (Prop_lut3_I2_O)        0.399    21.996 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_1/O
                         net (fo=9, routed)           0.639    22.635    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_1[0]
    SLICE_X52Y23         FDCE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    41.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.437    41.440    i_CAM_RECO/i_square_frame/clk_out1
    SLICE_X52Y23         FDCE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[4]/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.148    41.371    
    SLICE_X52Y23         FDCE (Setup_fdce_C_CE)      -0.373    40.998    i_CAM_RECO/i_square_frame/v_min_r_reg[4]
  -------------------------------------------------------------------
                         required time                         40.998    
                         arrival time                         -22.635    
  -------------------------------------------------------------------
                         slack                                 18.363    

Slack (MET) :             18.363ns  (required time - arrival time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/i_square_frame/v_min_r_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_sys_mmcm rise@40.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        21.076ns  (logic 7.304ns (34.656%)  route 13.772ns (65.344%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.557     1.559    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y29         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/Q
                         net (fo=10, routed)          0.958     2.973    i_CAM_RECO/VGA_inst/vga_binary_addr[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.610 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.610    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.727    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.946 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_33/O[0]
                         net (fo=29, routed)          2.183     6.129    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_8[0]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.424 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_41/O
                         net (fo=4, routed)           0.826     7.250    i_CAM_RECO/i_square_frame/addr_binary_reg[12]_1[2]
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_45/O
                         net (fo=1, routed)           0.000     7.374    i_CAM_RECO/VGA_inst/v_min_r[3]_i_21_0[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.772 r  i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.772    i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.085 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37/O[3]
                         net (fo=3, routed)           0.851     8.936    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37_n_4
    SLICE_X61Y25         LUT3 (Prop_lut3_I1_O)        0.334     9.270 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_36/O
                         net (fo=2, routed)           0.815    10.085    i_CAM_RECO/VGA_inst/v_min_r[8]_i_36_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.332    10.417 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_19/O
                         net (fo=2, routed)           1.113    11.530    i_CAM_RECO/VGA_inst/v_min_r[8]_i_19_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.654 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_23/O
                         net (fo=1, routed)           0.000    11.654    i_CAM_RECO/VGA_inst/v_min_r[8]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.187 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.187    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.426 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_4/O[2]
                         net (fo=8, routed)           0.947    13.374    i_CAM_RECO/i_square_frame/v_min_r_reg[0]_0[2]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.301    13.675 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_18/O
                         net (fo=1, routed)           0.000    13.675    i_CAM_RECO/i_square_frame/v_min_r[1]_i_18_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.076 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.076    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.298 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_2/O[0]
                         net (fo=3, routed)           0.815    15.113    i_CAM_RECO/i_square_frame/v_min_r[1]_i_6_0[0]
    SLICE_X60Y27         LUT4 (Prop_lut4_I2_O)        0.299    15.412 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_15/O
                         net (fo=1, routed)           0.000    15.412    i_CAM_RECO/VGA_inst/v_max_r_reg[1][1]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.945 r  i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4/CO[3]
                         net (fo=8, routed)           1.791    17.736    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4_n_0
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.124    17.860 r  i_CAM_RECO/VGA_inst/v_min_r[3]_i_3/O
                         net (fo=8, routed)           0.332    18.191    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_2_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124    18.315 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_5/O
                         net (fo=13, routed)          1.015    19.331    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7_5
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124    19.455 r  i_CAM_RECO/i_square_frame/v_min_r[8]_i_25/O
                         net (fo=1, routed)           0.657    20.111    i_CAM_RECO/i_square_frame/v_min_r[8]_i_25_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.496 r  i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.496    i_CAM_RECO/VGA_inst/v_min_r_reg[8][0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.767 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3/CO[0]
                         net (fo=1, routed)           0.829    21.597    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3_n_3
    SLICE_X52Y18         LUT3 (Prop_lut3_I2_O)        0.399    21.996 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_1/O
                         net (fo=9, routed)           0.639    22.635    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_1[0]
    SLICE_X52Y23         FDPE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    41.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.437    41.440    i_CAM_RECO/i_square_frame/clk_out1
    SLICE_X52Y23         FDPE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[5]/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.148    41.371    
    SLICE_X52Y23         FDPE (Setup_fdpe_C_CE)      -0.373    40.998    i_CAM_RECO/i_square_frame/v_min_r_reg[5]
  -------------------------------------------------------------------
                         required time                         40.998    
                         arrival time                         -22.635    
  -------------------------------------------------------------------
                         slack                                 18.363    

Slack (MET) :             18.363ns  (required time - arrival time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/i_square_frame/v_min_r_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_sys_mmcm rise@40.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        21.076ns  (logic 7.304ns (34.656%)  route 13.772ns (65.344%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.557     1.559    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y29         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/Q
                         net (fo=10, routed)          0.958     2.973    i_CAM_RECO/VGA_inst/vga_binary_addr[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.610 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.610    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.727    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.946 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_33/O[0]
                         net (fo=29, routed)          2.183     6.129    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_8[0]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.424 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_41/O
                         net (fo=4, routed)           0.826     7.250    i_CAM_RECO/i_square_frame/addr_binary_reg[12]_1[2]
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_45/O
                         net (fo=1, routed)           0.000     7.374    i_CAM_RECO/VGA_inst/v_min_r[3]_i_21_0[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.772 r  i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.772    i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.085 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37/O[3]
                         net (fo=3, routed)           0.851     8.936    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37_n_4
    SLICE_X61Y25         LUT3 (Prop_lut3_I1_O)        0.334     9.270 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_36/O
                         net (fo=2, routed)           0.815    10.085    i_CAM_RECO/VGA_inst/v_min_r[8]_i_36_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.332    10.417 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_19/O
                         net (fo=2, routed)           1.113    11.530    i_CAM_RECO/VGA_inst/v_min_r[8]_i_19_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.654 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_23/O
                         net (fo=1, routed)           0.000    11.654    i_CAM_RECO/VGA_inst/v_min_r[8]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.187 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.187    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.426 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_4/O[2]
                         net (fo=8, routed)           0.947    13.374    i_CAM_RECO/i_square_frame/v_min_r_reg[0]_0[2]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.301    13.675 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_18/O
                         net (fo=1, routed)           0.000    13.675    i_CAM_RECO/i_square_frame/v_min_r[1]_i_18_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.076 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.076    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.298 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_2/O[0]
                         net (fo=3, routed)           0.815    15.113    i_CAM_RECO/i_square_frame/v_min_r[1]_i_6_0[0]
    SLICE_X60Y27         LUT4 (Prop_lut4_I2_O)        0.299    15.412 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_15/O
                         net (fo=1, routed)           0.000    15.412    i_CAM_RECO/VGA_inst/v_max_r_reg[1][1]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.945 r  i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4/CO[3]
                         net (fo=8, routed)           1.791    17.736    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4_n_0
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.124    17.860 r  i_CAM_RECO/VGA_inst/v_min_r[3]_i_3/O
                         net (fo=8, routed)           0.332    18.191    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_2_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124    18.315 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_5/O
                         net (fo=13, routed)          1.015    19.331    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7_5
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124    19.455 r  i_CAM_RECO/i_square_frame/v_min_r[8]_i_25/O
                         net (fo=1, routed)           0.657    20.111    i_CAM_RECO/i_square_frame/v_min_r[8]_i_25_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.496 r  i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.496    i_CAM_RECO/VGA_inst/v_min_r_reg[8][0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.767 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3/CO[0]
                         net (fo=1, routed)           0.829    21.597    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3_n_3
    SLICE_X52Y18         LUT3 (Prop_lut3_I2_O)        0.399    21.996 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_1/O
                         net (fo=9, routed)           0.639    22.635    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_1[0]
    SLICE_X52Y23         FDPE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    41.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.437    41.440    i_CAM_RECO/i_square_frame/clk_out1
    SLICE_X52Y23         FDPE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[6]/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.148    41.371    
    SLICE_X52Y23         FDPE (Setup_fdpe_C_CE)      -0.373    40.998    i_CAM_RECO/i_square_frame/v_min_r_reg[6]
  -------------------------------------------------------------------
                         required time                         40.998    
                         arrival time                         -22.635    
  -------------------------------------------------------------------
                         slack                                 18.363    

Slack (MET) :             18.363ns  (required time - arrival time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/i_square_frame/v_min_r_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_sys_mmcm rise@40.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        21.076ns  (logic 7.304ns (34.656%)  route 13.772ns (65.344%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.557     1.559    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y29         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/Q
                         net (fo=10, routed)          0.958     2.973    i_CAM_RECO/VGA_inst/vga_binary_addr[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.610 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.610    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.727    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.946 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_33/O[0]
                         net (fo=29, routed)          2.183     6.129    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_8[0]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.424 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_41/O
                         net (fo=4, routed)           0.826     7.250    i_CAM_RECO/i_square_frame/addr_binary_reg[12]_1[2]
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_45/O
                         net (fo=1, routed)           0.000     7.374    i_CAM_RECO/VGA_inst/v_min_r[3]_i_21_0[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.772 r  i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.772    i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.085 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37/O[3]
                         net (fo=3, routed)           0.851     8.936    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37_n_4
    SLICE_X61Y25         LUT3 (Prop_lut3_I1_O)        0.334     9.270 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_36/O
                         net (fo=2, routed)           0.815    10.085    i_CAM_RECO/VGA_inst/v_min_r[8]_i_36_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.332    10.417 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_19/O
                         net (fo=2, routed)           1.113    11.530    i_CAM_RECO/VGA_inst/v_min_r[8]_i_19_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.654 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_23/O
                         net (fo=1, routed)           0.000    11.654    i_CAM_RECO/VGA_inst/v_min_r[8]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.187 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.187    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.426 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_4/O[2]
                         net (fo=8, routed)           0.947    13.374    i_CAM_RECO/i_square_frame/v_min_r_reg[0]_0[2]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.301    13.675 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_18/O
                         net (fo=1, routed)           0.000    13.675    i_CAM_RECO/i_square_frame/v_min_r[1]_i_18_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.076 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.076    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.298 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_2/O[0]
                         net (fo=3, routed)           0.815    15.113    i_CAM_RECO/i_square_frame/v_min_r[1]_i_6_0[0]
    SLICE_X60Y27         LUT4 (Prop_lut4_I2_O)        0.299    15.412 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_15/O
                         net (fo=1, routed)           0.000    15.412    i_CAM_RECO/VGA_inst/v_max_r_reg[1][1]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.945 r  i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4/CO[3]
                         net (fo=8, routed)           1.791    17.736    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4_n_0
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.124    17.860 r  i_CAM_RECO/VGA_inst/v_min_r[3]_i_3/O
                         net (fo=8, routed)           0.332    18.191    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_2_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124    18.315 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_5/O
                         net (fo=13, routed)          1.015    19.331    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7_5
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124    19.455 r  i_CAM_RECO/i_square_frame/v_min_r[8]_i_25/O
                         net (fo=1, routed)           0.657    20.111    i_CAM_RECO/i_square_frame/v_min_r[8]_i_25_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.496 r  i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.496    i_CAM_RECO/VGA_inst/v_min_r_reg[8][0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.767 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3/CO[0]
                         net (fo=1, routed)           0.829    21.597    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3_n_3
    SLICE_X52Y18         LUT3 (Prop_lut3_I2_O)        0.399    21.996 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_1/O
                         net (fo=9, routed)           0.639    22.635    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_1[0]
    SLICE_X52Y23         FDPE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    41.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.437    41.440    i_CAM_RECO/i_square_frame/clk_out1
    SLICE_X52Y23         FDPE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[7]/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.148    41.371    
    SLICE_X52Y23         FDPE (Setup_fdpe_C_CE)      -0.373    40.998    i_CAM_RECO/i_square_frame/v_min_r_reg[7]
  -------------------------------------------------------------------
                         required time                         40.998    
                         arrival time                         -22.635    
  -------------------------------------------------------------------
                         slack                                 18.363    

Slack (MET) :             18.413ns  (required time - arrival time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/i_square_frame/v_min_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_sys_mmcm rise@40.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        20.990ns  (logic 7.304ns (34.797%)  route 13.686ns (65.203%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.557     1.559    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y29         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/Q
                         net (fo=10, routed)          0.958     2.973    i_CAM_RECO/VGA_inst/vga_binary_addr[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.610 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.610    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.727    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.946 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_33/O[0]
                         net (fo=29, routed)          2.183     6.129    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_8[0]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.424 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_41/O
                         net (fo=4, routed)           0.826     7.250    i_CAM_RECO/i_square_frame/addr_binary_reg[12]_1[2]
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_45/O
                         net (fo=1, routed)           0.000     7.374    i_CAM_RECO/VGA_inst/v_min_r[3]_i_21_0[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.772 r  i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.772    i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.085 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37/O[3]
                         net (fo=3, routed)           0.851     8.936    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37_n_4
    SLICE_X61Y25         LUT3 (Prop_lut3_I1_O)        0.334     9.270 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_36/O
                         net (fo=2, routed)           0.815    10.085    i_CAM_RECO/VGA_inst/v_min_r[8]_i_36_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.332    10.417 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_19/O
                         net (fo=2, routed)           1.113    11.530    i_CAM_RECO/VGA_inst/v_min_r[8]_i_19_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.654 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_23/O
                         net (fo=1, routed)           0.000    11.654    i_CAM_RECO/VGA_inst/v_min_r[8]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.187 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.187    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.426 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_4/O[2]
                         net (fo=8, routed)           0.947    13.374    i_CAM_RECO/i_square_frame/v_min_r_reg[0]_0[2]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.301    13.675 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_18/O
                         net (fo=1, routed)           0.000    13.675    i_CAM_RECO/i_square_frame/v_min_r[1]_i_18_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.076 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.076    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.298 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_2/O[0]
                         net (fo=3, routed)           0.815    15.113    i_CAM_RECO/i_square_frame/v_min_r[1]_i_6_0[0]
    SLICE_X60Y27         LUT4 (Prop_lut4_I2_O)        0.299    15.412 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_15/O
                         net (fo=1, routed)           0.000    15.412    i_CAM_RECO/VGA_inst/v_max_r_reg[1][1]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.945 r  i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4/CO[3]
                         net (fo=8, routed)           1.791    17.736    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4_n_0
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.124    17.860 r  i_CAM_RECO/VGA_inst/v_min_r[3]_i_3/O
                         net (fo=8, routed)           0.332    18.191    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_2_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124    18.315 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_5/O
                         net (fo=13, routed)          1.015    19.331    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7_5
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124    19.455 r  i_CAM_RECO/i_square_frame/v_min_r[8]_i_25/O
                         net (fo=1, routed)           0.657    20.111    i_CAM_RECO/i_square_frame/v_min_r[8]_i_25_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.496 r  i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.496    i_CAM_RECO/VGA_inst/v_min_r_reg[8][0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.767 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3/CO[0]
                         net (fo=1, routed)           0.829    21.597    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3_n_3
    SLICE_X52Y18         LUT3 (Prop_lut3_I2_O)        0.399    21.996 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_1/O
                         net (fo=9, routed)           0.554    22.550    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_1[0]
    SLICE_X51Y22         FDPE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    41.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.438    41.441    i_CAM_RECO/i_square_frame/clk_out1
    SLICE_X51Y22         FDPE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[0]/C
                         clock pessimism              0.079    41.520    
                         clock uncertainty           -0.148    41.372    
    SLICE_X51Y22         FDPE (Setup_fdpe_C_CE)      -0.409    40.963    i_CAM_RECO/i_square_frame/v_min_r_reg[0]
  -------------------------------------------------------------------
                         required time                         40.963    
                         arrival time                         -22.550    
  -------------------------------------------------------------------
                         slack                                 18.413    

Slack (MET) :             18.413ns  (required time - arrival time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/i_square_frame/v_min_r_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_sys_mmcm rise@40.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        20.990ns  (logic 7.304ns (34.797%)  route 13.686ns (65.203%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.557     1.559    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y29         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/Q
                         net (fo=10, routed)          0.958     2.973    i_CAM_RECO/VGA_inst/vga_binary_addr[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.610 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.610    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.727    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.946 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_33/O[0]
                         net (fo=29, routed)          2.183     6.129    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_8[0]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.424 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_41/O
                         net (fo=4, routed)           0.826     7.250    i_CAM_RECO/i_square_frame/addr_binary_reg[12]_1[2]
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_45/O
                         net (fo=1, routed)           0.000     7.374    i_CAM_RECO/VGA_inst/v_min_r[3]_i_21_0[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.772 r  i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.772    i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.085 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37/O[3]
                         net (fo=3, routed)           0.851     8.936    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37_n_4
    SLICE_X61Y25         LUT3 (Prop_lut3_I1_O)        0.334     9.270 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_36/O
                         net (fo=2, routed)           0.815    10.085    i_CAM_RECO/VGA_inst/v_min_r[8]_i_36_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.332    10.417 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_19/O
                         net (fo=2, routed)           1.113    11.530    i_CAM_RECO/VGA_inst/v_min_r[8]_i_19_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.654 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_23/O
                         net (fo=1, routed)           0.000    11.654    i_CAM_RECO/VGA_inst/v_min_r[8]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.187 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.187    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.426 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_4/O[2]
                         net (fo=8, routed)           0.947    13.374    i_CAM_RECO/i_square_frame/v_min_r_reg[0]_0[2]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.301    13.675 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_18/O
                         net (fo=1, routed)           0.000    13.675    i_CAM_RECO/i_square_frame/v_min_r[1]_i_18_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.076 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.076    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.298 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_2/O[0]
                         net (fo=3, routed)           0.815    15.113    i_CAM_RECO/i_square_frame/v_min_r[1]_i_6_0[0]
    SLICE_X60Y27         LUT4 (Prop_lut4_I2_O)        0.299    15.412 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_15/O
                         net (fo=1, routed)           0.000    15.412    i_CAM_RECO/VGA_inst/v_max_r_reg[1][1]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.945 r  i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4/CO[3]
                         net (fo=8, routed)           1.791    17.736    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4_n_0
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.124    17.860 r  i_CAM_RECO/VGA_inst/v_min_r[3]_i_3/O
                         net (fo=8, routed)           0.332    18.191    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_2_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124    18.315 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_5/O
                         net (fo=13, routed)          1.015    19.331    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7_5
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124    19.455 r  i_CAM_RECO/i_square_frame/v_min_r[8]_i_25/O
                         net (fo=1, routed)           0.657    20.111    i_CAM_RECO/i_square_frame/v_min_r[8]_i_25_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.496 r  i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.496    i_CAM_RECO/VGA_inst/v_min_r_reg[8][0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.767 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3/CO[0]
                         net (fo=1, routed)           0.829    21.597    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3_n_3
    SLICE_X52Y18         LUT3 (Prop_lut3_I2_O)        0.399    21.996 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_1/O
                         net (fo=9, routed)           0.554    22.550    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_1[0]
    SLICE_X51Y22         FDPE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    41.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.438    41.441    i_CAM_RECO/i_square_frame/clk_out1
    SLICE_X51Y22         FDPE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[2]/C
                         clock pessimism              0.079    41.520    
                         clock uncertainty           -0.148    41.372    
    SLICE_X51Y22         FDPE (Setup_fdpe_C_CE)      -0.409    40.963    i_CAM_RECO/i_square_frame/v_min_r_reg[2]
  -------------------------------------------------------------------
                         required time                         40.963    
                         arrival time                         -22.550    
  -------------------------------------------------------------------
                         slack                                 18.413    

Slack (MET) :             18.413ns  (required time - arrival time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/i_square_frame/v_min_r_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_sys_mmcm rise@40.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        20.990ns  (logic 7.304ns (34.797%)  route 13.686ns (65.203%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.557     1.559    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y29         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/Q
                         net (fo=10, routed)          0.958     2.973    i_CAM_RECO/VGA_inst/vga_binary_addr[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.610 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.610    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.727    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.946 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_33/O[0]
                         net (fo=29, routed)          2.183     6.129    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_8[0]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.424 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_41/O
                         net (fo=4, routed)           0.826     7.250    i_CAM_RECO/i_square_frame/addr_binary_reg[12]_1[2]
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_45/O
                         net (fo=1, routed)           0.000     7.374    i_CAM_RECO/VGA_inst/v_min_r[3]_i_21_0[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.772 r  i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.772    i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.085 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37/O[3]
                         net (fo=3, routed)           0.851     8.936    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37_n_4
    SLICE_X61Y25         LUT3 (Prop_lut3_I1_O)        0.334     9.270 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_36/O
                         net (fo=2, routed)           0.815    10.085    i_CAM_RECO/VGA_inst/v_min_r[8]_i_36_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.332    10.417 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_19/O
                         net (fo=2, routed)           1.113    11.530    i_CAM_RECO/VGA_inst/v_min_r[8]_i_19_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.654 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_23/O
                         net (fo=1, routed)           0.000    11.654    i_CAM_RECO/VGA_inst/v_min_r[8]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.187 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.187    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.426 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_4/O[2]
                         net (fo=8, routed)           0.947    13.374    i_CAM_RECO/i_square_frame/v_min_r_reg[0]_0[2]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.301    13.675 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_18/O
                         net (fo=1, routed)           0.000    13.675    i_CAM_RECO/i_square_frame/v_min_r[1]_i_18_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.076 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.076    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.298 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_2/O[0]
                         net (fo=3, routed)           0.815    15.113    i_CAM_RECO/i_square_frame/v_min_r[1]_i_6_0[0]
    SLICE_X60Y27         LUT4 (Prop_lut4_I2_O)        0.299    15.412 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_15/O
                         net (fo=1, routed)           0.000    15.412    i_CAM_RECO/VGA_inst/v_max_r_reg[1][1]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.945 r  i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4/CO[3]
                         net (fo=8, routed)           1.791    17.736    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4_n_0
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.124    17.860 r  i_CAM_RECO/VGA_inst/v_min_r[3]_i_3/O
                         net (fo=8, routed)           0.332    18.191    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_2_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124    18.315 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_5/O
                         net (fo=13, routed)          1.015    19.331    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7_5
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124    19.455 r  i_CAM_RECO/i_square_frame/v_min_r[8]_i_25/O
                         net (fo=1, routed)           0.657    20.111    i_CAM_RECO/i_square_frame/v_min_r[8]_i_25_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.496 r  i_CAM_RECO/i_square_frame/v_min_r_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.496    i_CAM_RECO/VGA_inst/v_min_r_reg[8][0]
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.767 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3/CO[0]
                         net (fo=1, routed)           0.829    21.597    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_3_n_3
    SLICE_X52Y18         LUT3 (Prop_lut3_I2_O)        0.399    21.996 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_1/O
                         net (fo=9, routed)           0.554    22.550    i_CAM_RECO/i_square_frame/v_min_r_reg[8]_1[0]
    SLICE_X51Y22         FDCE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    41.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.438    41.441    i_CAM_RECO/i_square_frame/clk_out1
    SLICE_X51Y22         FDCE                                         r  i_CAM_RECO/i_square_frame/v_min_r_reg[8]/C
                         clock pessimism              0.079    41.520    
                         clock uncertainty           -0.148    41.372    
    SLICE_X51Y22         FDCE (Setup_fdce_C_CE)      -0.409    40.963    i_CAM_RECO/i_square_frame/v_min_r_reg[8]
  -------------------------------------------------------------------
                         required time                         40.963    
                         arrival time                         -22.550    
  -------------------------------------------------------------------
                         slack                                 18.413    

Slack (MET) :             18.418ns  (required time - arrival time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/i_square_frame/v_max_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_sys_mmcm rise@40.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        20.980ns  (logic 7.278ns (34.690%)  route 13.702ns (65.310%))
  Logic Levels:           23  (CARRY4=12 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.557     1.559    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y29         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  i_CAM_RECO/VGA_inst/addr_binary_reg[1]/Q
                         net (fo=10, routed)          0.958     2.973    i_CAM_RECO/VGA_inst/vga_binary_addr[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.610 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.610    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_16_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.727 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.727    i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_15_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.946 r  i_CAM_RECO/VGA_inst/h_min_r_reg[8]_i_33/O[0]
                         net (fo=29, routed)          2.183     6.129    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_8[0]
    SLICE_X59Y22         LUT3 (Prop_lut3_I2_O)        0.295     6.424 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_41/O
                         net (fo=4, routed)           0.826     7.250    i_CAM_RECO/i_square_frame/addr_binary_reg[12]_1[2]
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.374 r  i_CAM_RECO/i_square_frame/v_min_r[3]_i_45/O
                         net (fo=1, routed)           0.000     7.374    i_CAM_RECO/VGA_inst/v_min_r[3]_i_21_0[2]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.772 r  i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.772    i_CAM_RECO/VGA_inst/v_min_r_reg[3]_i_26_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.085 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37/O[3]
                         net (fo=3, routed)           0.851     8.936    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_37_n_4
    SLICE_X61Y25         LUT3 (Prop_lut3_I1_O)        0.334     9.270 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_36/O
                         net (fo=2, routed)           0.815    10.085    i_CAM_RECO/VGA_inst/v_min_r[8]_i_36_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.332    10.417 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_19/O
                         net (fo=2, routed)           1.113    11.530    i_CAM_RECO/VGA_inst/v_min_r[8]_i_19_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.654 r  i_CAM_RECO/VGA_inst/v_min_r[8]_i_23/O
                         net (fo=1, routed)           0.000    11.654    i_CAM_RECO/VGA_inst/v_min_r[8]_i_23_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.187 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.187    i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_6_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.426 r  i_CAM_RECO/VGA_inst/v_min_r_reg[8]_i_4/O[2]
                         net (fo=8, routed)           0.947    13.374    i_CAM_RECO/i_square_frame/v_min_r_reg[0]_0[2]
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.301    13.675 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_18/O
                         net (fo=1, routed)           0.000    13.675    i_CAM_RECO/i_square_frame/v_min_r[1]_i_18_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.076 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.076    i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_5_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.298 r  i_CAM_RECO/i_square_frame/v_min_r_reg[1]_i_2/O[0]
                         net (fo=3, routed)           0.815    15.113    i_CAM_RECO/i_square_frame/v_min_r[1]_i_6_0[0]
    SLICE_X60Y27         LUT4 (Prop_lut4_I2_O)        0.299    15.412 r  i_CAM_RECO/i_square_frame/v_min_r[1]_i_15/O
                         net (fo=1, routed)           0.000    15.412    i_CAM_RECO/VGA_inst/v_max_r_reg[1][1]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.945 r  i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4/CO[3]
                         net (fo=8, routed)           1.791    17.736    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_4_n_0
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.124    17.860 r  i_CAM_RECO/VGA_inst/v_min_r[3]_i_3/O
                         net (fo=8, routed)           0.843    18.702    i_CAM_RECO/VGA_inst/v_min_r_reg[1]_i_2_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.826 r  i_CAM_RECO/VGA_inst/v_min_r[4]_i_2/O
                         net (fo=5, routed)           0.829    19.655    i_CAM_RECO/VGA_inst/v_min_r[3]_i_3_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I2_O)        0.124    19.779 r  i_CAM_RECO/VGA_inst/v_max_r[8]_i_11/O
                         net (fo=1, routed)           0.000    19.779    i_CAM_RECO/i_square_frame/v_max_r_reg[8]_i_2[0]
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.159 r  i_CAM_RECO/i_square_frame/v_max_r_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.159    i_CAM_RECO/VGA_inst/v_max_r_reg[8][0]
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.413 r  i_CAM_RECO/VGA_inst/v_max_r_reg[8]_i_2/CO[0]
                         net (fo=1, routed)           0.953    21.366    i_CAM_RECO/VGA_inst/v_max_r_reg[8]_i_2_n_3
    SLICE_X53Y18         LUT3 (Prop_lut3_I2_O)        0.395    21.761 r  i_CAM_RECO/VGA_inst/v_max_r[8]_i_1/O
                         net (fo=9, routed)           0.779    22.540    i_CAM_RECO/i_square_frame/v_max_r_reg[8]_1[0]
    SLICE_X53Y23         FDCE                                         r  i_CAM_RECO/i_square_frame/v_max_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    41.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.437    41.440    i_CAM_RECO/i_square_frame/clk_out1
    SLICE_X53Y23         FDCE                                         r  i_CAM_RECO/i_square_frame/v_max_r_reg[4]/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.148    41.371    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.413    40.958    i_CAM_RECO/i_square_frame/v_max_r_reg[4]
  -------------------------------------------------------------------
                         required time                         40.958    
                         arrival time                         -22.540    
  -------------------------------------------------------------------
                         slack                                 18.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_mmcm rise@0.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.335%)  route 0.237ns (62.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.560     0.562    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y32         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  i_CAM_RECO/VGA_inst/addr_binary_reg[12]/Q
                         net (fo=9, routed)           0.237     0.939    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X1Y6          RAMB36E1                                     r  i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.869     0.871    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.254     0.617    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.800    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_mmcm rise@0.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.177%)  route 0.249ns (63.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.558     0.560    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y30         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  i_CAM_RECO/VGA_inst/addr_binary_reg[4]/Q
                         net (fo=9, routed)           0.249     0.949    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y6          RAMB36E1                                     r  i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.869     0.871    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.254     0.617    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.800    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_mmcm rise@0.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.174%)  route 0.249ns (63.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.559     0.561    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y31         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  i_CAM_RECO/VGA_inst/addr_binary_reg[10]/Q
                         net (fo=10, routed)          0.249     0.950    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y6          RAMB36E1                                     r  i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.869     0.871    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.254     0.617    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.800    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_mmcm rise@0.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.555%)  route 0.256ns (64.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.559     0.561    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y31         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  i_CAM_RECO/VGA_inst/addr_binary_reg[9]/Q
                         net (fo=10, routed)          0.256     0.957    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y6          RAMB36E1                                     r  i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.869     0.871    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.254     0.617    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.800    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_CAM_RECO/i_square_frame/v_max_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/i_square_frame/v_max_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_mmcm rise@0.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.732%)  route 0.108ns (43.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.554     0.556    i_CAM_RECO/i_square_frame/clk_out1
    SLICE_X53Y23         FDCE                                         r  i_CAM_RECO/i_square_frame/v_max_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  i_CAM_RECO/i_square_frame/v_max_r_reg[6]/Q
                         net (fo=3, routed)           0.108     0.804    i_CAM_RECO/i_square_frame/v_max_r[6]
    SLICE_X50Y22         FDCE                                         r  i_CAM_RECO/i_square_frame/v_max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.824     0.826    i_CAM_RECO/i_square_frame/clk_out1
    SLICE_X50Y22         FDCE                                         r  i_CAM_RECO/i_square_frame/v_max_reg[6]/C
                         clock pessimism             -0.255     0.571    
    SLICE_X50Y22         FDCE (Hold_fdce_C_D)         0.076     0.647    i_CAM_RECO/i_square_frame/v_max_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_mmcm rise@0.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.399%)  route 0.257ns (64.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.560     0.562    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y32         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  i_CAM_RECO/VGA_inst/addr_binary_reg[13]/Q
                         net (fo=10, routed)          0.257     0.960    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y6          RAMB36E1                                     r  i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.869     0.871    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.254     0.617    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.800    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_mmcm rise@0.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.243%)  route 0.259ns (64.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.559     0.561    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y31         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  i_CAM_RECO/VGA_inst/addr_binary_reg[11]/Q
                         net (fo=9, routed)           0.259     0.961    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y6          RAMB36E1                                     r  i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.869     0.871    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.254     0.617    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.800    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_mmcm rise@0.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.957%)  route 0.262ns (65.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.557     0.559    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y29         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  i_CAM_RECO/VGA_inst/addr_binary_reg[2]/Q
                         net (fo=9, routed)           0.262     0.962    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y6          RAMB36E1                                     r  i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.869     0.871    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.254     0.617    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.800    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_CAM_RECO/VGA_inst/addr_binary_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_mmcm rise@0.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.133%)  route 0.260ns (64.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.560     0.562    i_CAM_RECO/VGA_inst/clk_out1
    SLICE_X48Y32         FDCE                                         r  i_CAM_RECO/VGA_inst/addr_binary_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  i_CAM_RECO/VGA_inst/addr_binary_reg[14]/Q
                         net (fo=10, routed)          0.260     0.963    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X1Y6          RAMB36E1                                     r  i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.869     0.871    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.254     0.617    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.800    i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i_CAM_RECO/i_square_frame/h_min_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_CAM_RECO/i_square_frame/h_min_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_mmcm rise@0.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.147%)  route 0.129ns (47.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.561     0.563    i_CAM_RECO/i_square_frame/clk_out1
    SLICE_X51Y16         FDCE                                         r  i_CAM_RECO/i_square_frame/h_min_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  i_CAM_RECO/i_square_frame/h_min_r_reg[7]/Q
                         net (fo=3, routed)           0.129     0.833    i_CAM_RECO/i_square_frame/Q[1]
    SLICE_X49Y16         FDCE                                         r  i_CAM_RECO/i_square_frame/h_min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.829     0.831    i_CAM_RECO/i_square_frame/clk_out1
    SLICE_X49Y16         FDCE                                         r  i_CAM_RECO/i_square_frame/h_min_reg[7]/C
                         clock pessimism             -0.234     0.597    
    SLICE_X49Y16         FDCE (Hold_fdce_C_D)         0.072     0.669    i_CAM_RECO/i_square_frame/h_min_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_mmcm
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y6      i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y7      i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y14     i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      i_CAM_RECO/frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      i_CAM_RECO/frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y2      i_CAM_RECO/frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      i_CAM_RECO/frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y0      i_CAM_RECO/frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      i_CAM_RECO/frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y1      i_CAM_RECO/frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y23     i_CAM_RECO/i_square_frame/v_min_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y23     i_CAM_RECO/i_square_frame/v_min_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y23     i_CAM_RECO/i_square_frame/v_min_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y22     i_CAM_RECO/i_square_frame/v_min_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y22     i_CAM_RECO/i_square_frame/v_min_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y31     i_CAM_RECO/VGA_inst/addr_binary_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y31     i_CAM_RECO/VGA_inst/addr_binary_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y32     i_CAM_RECO/VGA_inst/addr_binary_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y32     i_CAM_RECO/VGA_inst/addr_binary_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y32     i_CAM_RECO/VGA_inst/addr_binary_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y32     i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_59_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y32     i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_CAM_RECO/binary_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_59_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y23     i_CAM_RECO/i_square_frame/v_min_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y23     i_CAM_RECO/i_square_frame/v_min_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y23     i_CAM_RECO/i_square_frame/v_min_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y23     i_CAM_RECO/i_square_frame/v_min_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y23     i_CAM_RECO/i_square_frame/v_min_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y23     i_CAM_RECO/i_square_frame/v_min_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y22     i_CAM_RECO/i_square_frame/v_min_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y22     i_CAM_RECO/i_square_frame/v_min_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_sys_mmcm
  To Clock:  clk_out2_sys_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_sys_mmcm
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    i_CAM_RECO/sys_mmcm_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_sys_mmcm
  To Clock:  clk_out3_sys_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       11.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.750ns  (required time - arrival time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_sys_mmcm rise@20.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 1.200ns (15.220%)  route 6.684ns (84.780%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 21.454 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.562     1.564    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y11         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/Q
                         net (fo=3, routed)           0.841     2.861    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     2.985 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3/O
                         net (fo=1, routed)           0.452     3.437    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.561 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_1/O
                         net (fo=17, routed)          1.046     4.607    i_CAM_RECO/i2c_timing_ctrl_inst/p_0_in
    SLICE_X38Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.731 f  i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2/O
                         net (fo=23, routed)          1.211     5.942    i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.066 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14/O
                         net (fo=2, routed)           1.193     7.259    i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14_n_0
    SLICE_X45Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.383 f  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_4/O
                         net (fo=9, routed)           0.999     8.382    i_CAM_RECO/i2c_timing_ctrl_inst/n_state[3]
    SLICE_X46Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.506 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1/O
                         net (fo=8, routed)           0.943     9.449    i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_n_0
    SLICE_X48Y6          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    21.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    18.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    19.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.451    21.454    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X48Y6          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[1]/C
                         clock pessimism              0.079    21.533    
                         clock uncertainty           -0.130    21.404    
    SLICE_X48Y6          FDCE (Setup_fdce_C_CE)      -0.205    21.199    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         21.199    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                 11.750    

Slack (MET) :             11.797ns  (required time - arrival time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_sys_mmcm rise@20.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        7.836ns  (logic 1.200ns (15.314%)  route 6.636ns (84.686%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 21.453 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.562     1.564    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y11         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/Q
                         net (fo=3, routed)           0.841     2.861    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     2.985 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3/O
                         net (fo=1, routed)           0.452     3.437    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.561 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_1/O
                         net (fo=17, routed)          1.046     4.607    i_CAM_RECO/i2c_timing_ctrl_inst/p_0_in
    SLICE_X38Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.731 f  i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2/O
                         net (fo=23, routed)          1.211     5.942    i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.066 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14/O
                         net (fo=2, routed)           1.193     7.259    i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14_n_0
    SLICE_X45Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.383 f  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_4/O
                         net (fo=9, routed)           0.999     8.382    i_CAM_RECO/i2c_timing_ctrl_inst/n_state[3]
    SLICE_X46Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.506 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1/O
                         net (fo=8, routed)           0.895     9.400    i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_n_0
    SLICE_X49Y7          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    21.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    18.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    19.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.450    21.453    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X49Y7          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[5]/C
                         clock pessimism              0.079    21.532    
                         clock uncertainty           -0.130    21.403    
    SLICE_X49Y7          FDCE (Setup_fdce_C_CE)      -0.205    21.198    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         21.198    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                 11.797    

Slack (MET) :             11.799ns  (required time - arrival time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_sys_mmcm rise@20.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 1.200ns (15.316%)  route 6.635ns (84.684%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 21.454 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.562     1.564    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y11         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/Q
                         net (fo=3, routed)           0.841     2.861    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     2.985 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3/O
                         net (fo=1, routed)           0.452     3.437    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.561 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_1/O
                         net (fo=17, routed)          1.046     4.607    i_CAM_RECO/i2c_timing_ctrl_inst/p_0_in
    SLICE_X38Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.731 f  i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2/O
                         net (fo=23, routed)          1.211     5.942    i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.066 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14/O
                         net (fo=2, routed)           1.193     7.259    i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14_n_0
    SLICE_X45Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.383 f  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_4/O
                         net (fo=9, routed)           0.999     8.382    i_CAM_RECO/i2c_timing_ctrl_inst/n_state[3]
    SLICE_X46Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.506 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1/O
                         net (fo=8, routed)           0.894     9.399    i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_n_0
    SLICE_X49Y5          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    21.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    18.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    19.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.451    21.454    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X49Y5          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[3]/C
                         clock pessimism              0.079    21.533    
                         clock uncertainty           -0.130    21.404    
    SLICE_X49Y5          FDCE (Setup_fdce_C_CE)      -0.205    21.199    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         21.199    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                 11.799    

Slack (MET) :             11.799ns  (required time - arrival time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_sys_mmcm rise@20.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 1.200ns (15.316%)  route 6.635ns (84.684%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 21.454 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.562     1.564    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y11         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/Q
                         net (fo=3, routed)           0.841     2.861    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     2.985 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3/O
                         net (fo=1, routed)           0.452     3.437    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.561 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_1/O
                         net (fo=17, routed)          1.046     4.607    i_CAM_RECO/i2c_timing_ctrl_inst/p_0_in
    SLICE_X38Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.731 f  i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2/O
                         net (fo=23, routed)          1.211     5.942    i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.066 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14/O
                         net (fo=2, routed)           1.193     7.259    i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14_n_0
    SLICE_X45Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.383 f  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_4/O
                         net (fo=9, routed)           0.999     8.382    i_CAM_RECO/i2c_timing_ctrl_inst/n_state[3]
    SLICE_X46Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.506 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1/O
                         net (fo=8, routed)           0.894     9.399    i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_n_0
    SLICE_X49Y5          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    21.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    18.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    19.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.451    21.454    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X49Y5          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[4]/C
                         clock pessimism              0.079    21.533    
                         clock uncertainty           -0.130    21.404    
    SLICE_X49Y5          FDCE (Setup_fdce_C_CE)      -0.205    21.199    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         21.199    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                 11.799    

Slack (MET) :             11.799ns  (required time - arrival time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_sys_mmcm rise@20.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 1.200ns (15.316%)  route 6.635ns (84.684%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 21.454 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.562     1.564    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y11         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/Q
                         net (fo=3, routed)           0.841     2.861    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     2.985 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3/O
                         net (fo=1, routed)           0.452     3.437    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.561 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_1/O
                         net (fo=17, routed)          1.046     4.607    i_CAM_RECO/i2c_timing_ctrl_inst/p_0_in
    SLICE_X38Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.731 f  i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2/O
                         net (fo=23, routed)          1.211     5.942    i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.066 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14/O
                         net (fo=2, routed)           1.193     7.259    i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14_n_0
    SLICE_X45Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.383 f  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_4/O
                         net (fo=9, routed)           0.999     8.382    i_CAM_RECO/i2c_timing_ctrl_inst/n_state[3]
    SLICE_X46Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.506 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1/O
                         net (fo=8, routed)           0.894     9.399    i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_n_0
    SLICE_X49Y5          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    21.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    18.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    19.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.451    21.454    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X49Y5          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[7]/C
                         clock pessimism              0.079    21.533    
                         clock uncertainty           -0.130    21.404    
    SLICE_X49Y5          FDCE (Setup_fdce_C_CE)      -0.205    21.199    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[7]
  -------------------------------------------------------------------
                         required time                         21.199    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                 11.799    

Slack (MET) :             11.939ns  (required time - arrival time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_sys_mmcm rise@20.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 1.200ns (15.594%)  route 6.495ns (84.406%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 21.454 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.562     1.564    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y11         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/Q
                         net (fo=3, routed)           0.841     2.861    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     2.985 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3/O
                         net (fo=1, routed)           0.452     3.437    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.561 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_1/O
                         net (fo=17, routed)          1.046     4.607    i_CAM_RECO/i2c_timing_ctrl_inst/p_0_in
    SLICE_X38Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.731 f  i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2/O
                         net (fo=23, routed)          1.211     5.942    i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.066 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14/O
                         net (fo=2, routed)           1.193     7.259    i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14_n_0
    SLICE_X45Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.383 f  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_4/O
                         net (fo=9, routed)           0.999     8.382    i_CAM_RECO/i2c_timing_ctrl_inst/n_state[3]
    SLICE_X46Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.506 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1/O
                         net (fo=8, routed)           0.754     9.260    i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_n_0
    SLICE_X49Y6          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    21.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    18.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    19.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.451    21.454    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X49Y6          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[0]/C
                         clock pessimism              0.079    21.533    
                         clock uncertainty           -0.130    21.404    
    SLICE_X49Y6          FDCE (Setup_fdce_C_CE)      -0.205    21.199    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         21.199    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                 11.939    

Slack (MET) :             11.939ns  (required time - arrival time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_sys_mmcm rise@20.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 1.200ns (15.594%)  route 6.495ns (84.406%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 21.454 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.562     1.564    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y11         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/Q
                         net (fo=3, routed)           0.841     2.861    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     2.985 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3/O
                         net (fo=1, routed)           0.452     3.437    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.561 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_1/O
                         net (fo=17, routed)          1.046     4.607    i_CAM_RECO/i2c_timing_ctrl_inst/p_0_in
    SLICE_X38Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.731 f  i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2/O
                         net (fo=23, routed)          1.211     5.942    i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.066 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14/O
                         net (fo=2, routed)           1.193     7.259    i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14_n_0
    SLICE_X45Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.383 f  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_4/O
                         net (fo=9, routed)           0.999     8.382    i_CAM_RECO/i2c_timing_ctrl_inst/n_state[3]
    SLICE_X46Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.506 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1/O
                         net (fo=8, routed)           0.754     9.260    i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_n_0
    SLICE_X49Y6          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    21.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    18.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    19.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.451    21.454    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X49Y6          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[2]/C
                         clock pessimism              0.079    21.533    
                         clock uncertainty           -0.130    21.404    
    SLICE_X49Y6          FDCE (Setup_fdce_C_CE)      -0.205    21.199    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         21.199    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                 11.939    

Slack (MET) :             12.013ns  (required time - arrival time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_sys_mmcm rise@20.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        7.617ns  (logic 1.200ns (15.755%)  route 6.417ns (84.245%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.562     1.564    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y11         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/Q
                         net (fo=3, routed)           0.841     2.861    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     2.985 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3/O
                         net (fo=1, routed)           0.452     3.437    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.561 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_1/O
                         net (fo=17, routed)          1.046     4.607    i_CAM_RECO/i2c_timing_ctrl_inst/p_0_in
    SLICE_X38Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.731 f  i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2/O
                         net (fo=23, routed)          1.211     5.942    i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.066 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14/O
                         net (fo=2, routed)           1.193     7.259    i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14_n_0
    SLICE_X45Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.383 f  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_4/O
                         net (fo=9, routed)           1.072     8.455    i_CAM_RECO/i2c_timing_ctrl_inst/n_state[3]
    SLICE_X43Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.579 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0/O
                         net (fo=4, routed)           0.603     9.181    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt
    SLICE_X43Y7          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    21.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    18.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    19.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.446    21.449    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X43Y7          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[0]/C
                         clock pessimism              0.079    21.528    
                         clock uncertainty           -0.130    21.399    
    SLICE_X43Y7          FDCE (Setup_fdce_C_CE)      -0.205    21.194    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.194    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                 12.013    

Slack (MET) :             12.066ns  (required time - arrival time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_sys_mmcm rise@20.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        7.565ns  (logic 1.200ns (15.862%)  route 6.365ns (84.138%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 21.451 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.562     1.564    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y11         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/Q
                         net (fo=3, routed)           0.841     2.861    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     2.985 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3/O
                         net (fo=1, routed)           0.452     3.437    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.561 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_1/O
                         net (fo=17, routed)          1.046     4.607    i_CAM_RECO/i2c_timing_ctrl_inst/p_0_in
    SLICE_X38Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.731 f  i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2/O
                         net (fo=23, routed)          1.211     5.942    i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.066 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14/O
                         net (fo=2, routed)           1.193     7.259    i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14_n_0
    SLICE_X45Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.383 f  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_4/O
                         net (fo=9, routed)           1.072     8.455    i_CAM_RECO/i2c_timing_ctrl_inst/n_state[3]
    SLICE_X43Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.579 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0/O
                         net (fo=4, routed)           0.551     9.130    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt
    SLICE_X44Y6          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    21.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    18.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    19.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.448    21.451    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X44Y6          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[3]/C
                         clock pessimism              0.079    21.530    
                         clock uncertainty           -0.130    21.401    
    SLICE_X44Y6          FDCE (Setup_fdce_C_CE)      -0.205    21.196    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.196    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                 12.066    

Slack (MET) :             12.085ns  (required time - arrival time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_sys_mmcm rise@20.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 1.324ns (17.016%)  route 6.457ns (82.984%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.449 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.562     1.564    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y11         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.456     2.020 f  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[15]/Q
                         net (fo=3, routed)           0.841     2.861    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     2.985 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3/O
                         net (fo=1, routed)           0.452     3.437    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_3_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.561 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[15]_i_1/O
                         net (fo=17, routed)          1.046     4.607    i_CAM_RECO/i2c_timing_ctrl_inst/p_0_in
    SLICE_X38Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.731 f  i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2/O
                         net (fo=23, routed)          1.211     5.942    i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt[15]_i_2_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.066 r  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14/O
                         net (fo=2, routed)           1.193     7.259    i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_14_n_0
    SLICE_X45Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.383 f  i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_i_4/O
                         net (fo=9, routed)           1.047     8.430    i_CAM_RECO/i2c_timing_ctrl_inst/n_state[3]
    SLICE_X43Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.554 r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack_i_2/O
                         net (fo=1, routed)           0.667     9.221    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack_i_2_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.345 r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack_i_1/O
                         net (fo=1, routed)           0.000     9.345    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack_i_1_n_0
    SLICE_X43Y8          FDPE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.460    21.460    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    18.331 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    19.912    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          1.446    21.449    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X43Y8          FDPE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack_reg/C
                         clock pessimism              0.079    21.528    
                         clock uncertainty           -0.130    21.399    
    SLICE_X43Y8          FDPE (Setup_fdpe_C_D)        0.031    21.430    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack_reg
  -------------------------------------------------------------------
                         required time                         21.430    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                 12.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_mmcm rise@0.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.565     0.567    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X48Y8          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDCE (Prop_fdce_C_Q)         0.141     0.708 r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[1]/Q
                         net (fo=8, routed)           0.132     0.840    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[1]
    SLICE_X49Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.885 r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_rep[2]_i_1/O
                         net (fo=2, routed)           0.000     0.885    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_rep[2]_i_1_n_0
    SLICE_X49Y8          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.835     0.837    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X49Y8          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[2]/C
                         clock pessimism             -0.257     0.580    
    SLICE_X49Y8          FDCE (Hold_fdce_C_D)         0.092     0.672    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/i2c_transfer_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_mmcm rise@0.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.226ns (63.344%)  route 0.131ns (36.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.561     0.563    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X40Y11         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.128     0.691 f  i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt_reg[6]/Q
                         net (fo=4, routed)           0.131     0.821    i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt_reg_n_0_[6]
    SLICE_X42Y11         LUT6 (Prop_lut6_I2_O)        0.098     0.919 r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_transfer_en_i_1/O
                         net (fo=1, routed)           0.000     0.919    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_transfer_en6_out
    SLICE_X42Y11         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_transfer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.831     0.833    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X42Y11         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_transfer_en_reg/C
                         clock pessimism             -0.254     0.579    
    SLICE_X42Y11         FDCE (Hold_fdce_C_D)         0.121     0.700    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_transfer_en_reg
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_mmcm rise@0.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.562     0.564    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X43Y7          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141     0.705 f  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[0]/Q
                         net (fo=10, routed)          0.168     0.873    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg_n_0_[0]
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.042     0.915 r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.915    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt[0]_i_1_n_0
    SLICE_X43Y7          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.832     0.834    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X43Y7          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[0]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X43Y7          FDCE (Hold_fdce_C_D)         0.105     0.669    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_mmcm rise@0.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.328%)  route 0.199ns (51.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.562     0.564    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X43Y7          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141     0.705 r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[0]/Q
                         net (fo=10, routed)          0.199     0.903    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg_n_0_[0]
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.045     0.948 r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.948    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt[1]_i_1_n_0
    SLICE_X45Y6          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.834     0.836    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X45Y6          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[1]/C
                         clock pessimism             -0.234     0.602    
    SLICE_X45Y6          FDCE (Hold_fdce_C_D)         0.092     0.694    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_mmcm rise@0.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.561     0.563    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y10         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[12]/Q
                         net (fo=2, routed)           0.117     0.821    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[12]
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.929 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.929    i_CAM_RECO/i2c_timing_ctrl_inst/p_1_in__0[12]
    SLICE_X39Y10         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.830     0.832    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y10         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[12]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X39Y10         FDCE (Hold_fdce_C_D)         0.105     0.668    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack3_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_mmcm rise@0.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.562     0.564    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X43Y8          FDPE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDPE (Prop_fdpe_C_Q)         0.141     0.705 r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack3_reg/Q
                         net (fo=2, routed)           0.168     0.873    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack3_reg_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.918 r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack3_i_1/O
                         net (fo=1, routed)           0.000     0.918    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack3_i_1_n_0
    SLICE_X43Y8          FDPE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.832     0.834    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X43Y8          FDPE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack3_reg/C
                         clock pessimism             -0.270     0.564    
    SLICE_X43Y8          FDPE (Hold_fdpe_C_D)         0.091     0.655    i_CAM_RECO/i2c_timing_ctrl_inst/i2c_ack3_reg
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_mmcm rise@0.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.562     0.564    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y8          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141     0.705 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[4]/Q
                         net (fo=2, routed)           0.120     0.825    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[4]
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.933 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.933    i_CAM_RECO/i2c_timing_ctrl_inst/p_1_in__0[4]
    SLICE_X39Y8          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.831     0.833    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y8          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[4]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X39Y8          FDCE (Hold_fdce_C_D)         0.105     0.669    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_mmcm rise@0.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.562     0.564    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y9          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.141     0.705 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[5]/Q
                         net (fo=2, routed)           0.114     0.819    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[5]
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.934 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.934    i_CAM_RECO/i2c_timing_ctrl_inst/p_1_in__0[5]
    SLICE_X39Y9          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.831     0.833    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y9          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[5]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X39Y9          FDCE (Hold_fdce_C_D)         0.105     0.669    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_mmcm rise@0.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.562     0.564    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y8          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141     0.705 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[3]/Q
                         net (fo=2, routed)           0.120     0.825    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[3]
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.936 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.936    i_CAM_RECO/i2c_timing_ctrl_inst/p_1_in__0[3]
    SLICE_X39Y8          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.831     0.833    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y8          FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[3]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X39Y8          FDCE (Hold_fdce_C_D)         0.105     0.669    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_sys_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_sys_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_sys_mmcm rise@0.000ns - clk_out3_sys_mmcm rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.561     0.563    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y10         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[11]/Q
                         net (fo=2, routed)           0.121     0.824    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt[11]
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.935 r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.935    i_CAM_RECO/i2c_timing_ctrl_inst/p_1_in__0[11]
    SLICE_X39Y10         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     0.819    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.557 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.027    i_CAM_RECO/sys_mmcm_inst/inst/clk_out3_sys_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/O
                         net (fo=71, routed)          0.830     0.832    i_CAM_RECO/i2c_timing_ctrl_inst/clk_out3
    SLICE_X39Y10         FDCE                                         r  i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[11]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X39Y10         FDCE (Hold_fdce_C_D)         0.105     0.668    i_CAM_RECO/i2c_timing_ctrl_inst/delay_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_sys_mmcm
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    i_CAM_RECO/sys_mmcm_inst/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X44Y10     i_CAM_RECO/i2c_timing_ctrl_inst/FSM_sequential_c_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X44Y11     i_CAM_RECO/i2c_timing_ctrl_inst/FSM_sequential_c_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X45Y10     i_CAM_RECO/i2c_timing_ctrl_inst/FSM_sequential_c_state_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X44Y9      i_CAM_RECO/i2c_timing_ctrl_inst/FSM_sequential_c_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X44Y7      i_CAM_RECO/i2c_timing_ctrl_inst/FSM_sequential_c_state_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y11     i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y11     i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y12     i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y8      i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y8      i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y8      i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y8      i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y9      i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y9      i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y9      i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y8      i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg_rep[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y8      i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg_rep[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y8      i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg_rep[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X44Y10     i_CAM_RECO/i2c_timing_ctrl_inst/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y11     i_CAM_RECO/i2c_timing_ctrl_inst/FSM_sequential_c_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X45Y10     i_CAM_RECO/i2c_timing_ctrl_inst/FSM_sequential_c_state_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X44Y9      i_CAM_RECO/i2c_timing_ctrl_inst/FSM_sequential_c_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y7      i_CAM_RECO/i2c_timing_ctrl_inst/FSM_sequential_c_state_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y11     i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y11     i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y12     i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y12     i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y12     i_CAM_RECO/i2c_timing_ctrl_inst/clk_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_mmcm
  To Clock:  clkfbout_sys_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_mmcm
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    i_CAM_RECO/sys_mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_mmcm
  To Clock:  clk_sys

Setup :            0  Failing Endpoints,  Worst Slack       15.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.065ns  (required time - arrival time)
  Source:                 i_CAM_RECO/i_digital_reco/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_car/i_motor/pulse3_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sys rise@20.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        8.012ns  (logic 1.014ns (12.655%)  route 6.998ns (87.345%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 24.851 - 20.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.548     1.550    i_CAM_RECO/i_digital_reco/clk_out1
    SLICE_X38Y27         FDRE                                         r  i_CAM_RECO/i_digital_reco/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  i_CAM_RECO/i_digital_reco/digit_reg[0]/Q
                         net (fo=2, routed)           2.476     4.544    i_car/i_motor/pulse1[10]_i_6_0[0]
    SLICE_X33Y39         LUT6 (Prop_lut6_I3_O)        0.124     4.668 f  i_car/i_motor/pulse1[10]_i_8/O
                         net (fo=1, routed)           1.355     6.023    i_car/i_motor/pulse1[10]_i_8_n_0
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.147 f  i_car/i_motor/pulse1[10]_i_6/O
                         net (fo=2, routed)           2.682     8.829    i_car/i_sr04/pulse2_reg[10]_1
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.953 r  i_car/i_sr04/pulse1[10]_i_4/O
                         net (fo=2, routed)           0.486     9.439    i_car/i_sr04/pulse1[10]_i_4_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124     9.563 r  i_car/i_sr04/pulse3[10]_i_1/O
                         net (fo=1, routed)           0.000     9.563    i_car/i_motor/pulse3_reg[10]_0
    SLICE_X8Y38          FDCE                                         r  i_car/i_motor/pulse3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   20.000    20.000 r  
    D4                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.310    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.401 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.450    24.851    i_car/i_motor/clk_sys
    SLICE_X8Y38          FDCE                                         r  i_car/i_motor/pulse3_reg[10]/C
                         clock pessimism              0.000    24.851    
                         clock uncertainty           -0.304    24.547    
    SLICE_X8Y38          FDCE (Setup_fdce_C_D)        0.081    24.628    i_car/i_motor/pulse3_reg[10]
  -------------------------------------------------------------------
                         required time                         24.628    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                 15.065    

Slack (MET) :             15.372ns  (required time - arrival time)
  Source:                 i_CAM_RECO/i_digital_reco/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_car/i_motor/pulse1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sys rise@20.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 1.014ns (13.166%)  route 6.688ns (86.834%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 24.851 - 20.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.548     1.550    i_CAM_RECO/i_digital_reco/clk_out1
    SLICE_X38Y27         FDRE                                         r  i_CAM_RECO/i_digital_reco/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  i_CAM_RECO/i_digital_reco/digit_reg[0]/Q
                         net (fo=2, routed)           2.476     4.544    i_car/i_motor/pulse1[10]_i_6_0[0]
    SLICE_X33Y39         LUT6 (Prop_lut6_I3_O)        0.124     4.668 f  i_car/i_motor/pulse1[10]_i_8/O
                         net (fo=1, routed)           1.355     6.023    i_car/i_motor/pulse1[10]_i_8_n_0
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.147 f  i_car/i_motor/pulse1[10]_i_6/O
                         net (fo=2, routed)           2.682     8.829    i_car/i_sr04/pulse2_reg[10]_1
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.953 r  i_car/i_sr04/pulse1[10]_i_4/O
                         net (fo=2, routed)           0.176     9.128    i_car/i_sr04/pulse1[10]_i_4_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.124     9.252 r  i_car/i_sr04/pulse1[10]_i_1/O
                         net (fo=1, routed)           0.000     9.252    i_car/i_motor/pulse1_reg[10]_0
    SLICE_X8Y38          FDCE                                         r  i_car/i_motor/pulse1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   20.000    20.000 r  
    D4                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.310    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.401 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.450    24.851    i_car/i_motor/clk_sys
    SLICE_X8Y38          FDCE                                         r  i_car/i_motor/pulse1_reg[10]/C
                         clock pessimism              0.000    24.851    
                         clock uncertainty           -0.304    24.547    
    SLICE_X8Y38          FDCE (Setup_fdce_C_D)        0.077    24.624    i_car/i_motor/pulse1_reg[10]
  -------------------------------------------------------------------
                         required time                         24.624    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                 15.372    

Slack (MET) :             15.513ns  (required time - arrival time)
  Source:                 i_CAM_RECO/i_digital_reco/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_car/i_motor/pulse2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sys rise@20.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 1.014ns (13.493%)  route 6.501ns (86.507%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 24.853 - 20.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.548     1.550    i_CAM_RECO/i_digital_reco/clk_out1
    SLICE_X38Y27         FDRE                                         r  i_CAM_RECO/i_digital_reco/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  i_CAM_RECO/i_digital_reco/digit_reg[0]/Q
                         net (fo=2, routed)           2.476     4.544    i_car/i_motor/pulse1[10]_i_6_0[0]
    SLICE_X33Y39         LUT6 (Prop_lut6_I3_O)        0.124     4.668 f  i_car/i_motor/pulse1[10]_i_8/O
                         net (fo=1, routed)           1.355     6.023    i_car/i_motor/pulse1[10]_i_8_n_0
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.147 f  i_car/i_motor/pulse1[10]_i_6/O
                         net (fo=2, routed)           2.175     8.322    i_car/i_sr04/pulse2_reg[10]_1
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.446 r  i_car/i_sr04/pulse2[10]_i_2/O
                         net (fo=2, routed)           0.495     8.941    i_car/i_sr04/pulse2[10]_i_2_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.065 r  i_car/i_sr04/pulse2[10]_i_1/O
                         net (fo=1, routed)           0.000     9.065    i_car/i_motor/pulse2_reg[10]_0
    SLICE_X11Y39         FDCE                                         r  i_car/i_motor/pulse2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   20.000    20.000 r  
    D4                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.310    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.401 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.452    24.853    i_car/i_motor/clk_sys
    SLICE_X11Y39         FDCE                                         r  i_car/i_motor/pulse2_reg[10]/C
                         clock pessimism              0.000    24.853    
                         clock uncertainty           -0.304    24.549    
    SLICE_X11Y39         FDCE (Setup_fdce_C_D)        0.029    24.578    i_car/i_motor/pulse2_reg[10]
  -------------------------------------------------------------------
                         required time                         24.578    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                 15.513    

Slack (MET) :             15.518ns  (required time - arrival time)
  Source:                 i_CAM_RECO/i_digital_reco/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_car/i_motor/pulse4_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sys rise@20.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 1.014ns (13.498%)  route 6.498ns (86.502%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 24.853 - 20.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.577     1.577    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         1.548     1.550    i_CAM_RECO/i_digital_reco/clk_out1
    SLICE_X38Y27         FDRE                                         r  i_CAM_RECO/i_digital_reco/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  i_CAM_RECO/i_digital_reco/digit_reg[0]/Q
                         net (fo=2, routed)           2.476     4.544    i_car/i_motor/pulse1[10]_i_6_0[0]
    SLICE_X33Y39         LUT6 (Prop_lut6_I3_O)        0.124     4.668 f  i_car/i_motor/pulse1[10]_i_8/O
                         net (fo=1, routed)           1.355     6.023    i_car/i_motor/pulse1[10]_i_8_n_0
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.147 f  i_car/i_motor/pulse1[10]_i_6/O
                         net (fo=2, routed)           2.175     8.322    i_car/i_sr04/pulse2_reg[10]_1
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.446 r  i_car/i_sr04/pulse2[10]_i_2/O
                         net (fo=2, routed)           0.492     8.938    i_car/i_sr04/pulse2[10]_i_2_n_0
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.062 r  i_car/i_sr04/pulse4[10]_i_1/O
                         net (fo=1, routed)           0.000     9.062    i_car/i_motor/pulse4_reg[10]_1
    SLICE_X11Y39         FDCE                                         r  i_car/i_motor/pulse4_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   20.000    20.000 r  
    D4                                                0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         1.448    21.448 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.310    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.401 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.452    24.853    i_car/i_motor/clk_sys
    SLICE_X11Y39         FDCE                                         r  i_car/i_motor/pulse4_reg[10]/C
                         clock pessimism              0.000    24.853    
                         clock uncertainty           -0.304    24.549    
    SLICE_X11Y39         FDCE (Setup_fdce_C_D)        0.031    24.580    i_car/i_motor/pulse4_reg[10]
  -------------------------------------------------------------------
                         required time                         24.580    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 15.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 i_CAM_RECO/i_digital_reco/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_car/i_motor/pulse4_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.276ns (12.067%)  route 2.011ns (87.933%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.553     0.555    i_CAM_RECO/i_digital_reco/clk_out1
    SLICE_X43Y28         FDRE                                         r  i_CAM_RECO/i_digital_reco/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  i_CAM_RECO/i_digital_reco/digit_reg[1]/Q
                         net (fo=2, routed)           0.926     1.621    i_car/i_motor/pulse1[10]_i_6_0[1]
    SLICE_X32Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.666 f  i_car/i_motor/pulse1[10]_i_6/O
                         net (fo=2, routed)           0.909     2.576    i_car/i_sr04/pulse2_reg[10]_1
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.045     2.621 r  i_car/i_sr04/pulse2[10]_i_2/O
                         net (fo=2, routed)           0.176     2.797    i_car/i_sr04/pulse2[10]_i_2_n_0
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.045     2.842 r  i_car/i_sr04/pulse4[10]_i_1/O
                         net (fo=1, routed)           0.000     2.842    i_car/i_motor/pulse4_reg[10]_1
    SLICE_X11Y39         FDCE                                         r  i_car/i_motor/pulse4_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.836     2.024    i_car/i_motor/clk_sys
    SLICE_X11Y39         FDCE                                         r  i_car/i_motor/pulse4_reg[10]/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.304     2.328    
    SLICE_X11Y39         FDCE (Hold_fdce_C_D)         0.092     2.420    i_car/i_motor/pulse4_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 i_CAM_RECO/i_digital_reco/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_car/i_motor/pulse2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.276ns (12.062%)  route 2.012ns (87.938%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.553     0.555    i_CAM_RECO/i_digital_reco/clk_out1
    SLICE_X43Y28         FDRE                                         r  i_CAM_RECO/i_digital_reco/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  i_CAM_RECO/i_digital_reco/digit_reg[1]/Q
                         net (fo=2, routed)           0.926     1.621    i_car/i_motor/pulse1[10]_i_6_0[1]
    SLICE_X32Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.666 f  i_car/i_motor/pulse1[10]_i_6/O
                         net (fo=2, routed)           0.909     2.576    i_car/i_sr04/pulse2_reg[10]_1
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.045     2.621 r  i_car/i_sr04/pulse2[10]_i_2/O
                         net (fo=2, routed)           0.177     2.798    i_car/i_sr04/pulse2[10]_i_2_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.843 r  i_car/i_sr04/pulse2[10]_i_1/O
                         net (fo=1, routed)           0.000     2.843    i_car/i_motor/pulse2_reg[10]_0
    SLICE_X11Y39         FDCE                                         r  i_car/i_motor/pulse2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.836     2.024    i_car/i_motor/clk_sys
    SLICE_X11Y39         FDCE                                         r  i_car/i_motor/pulse2_reg[10]/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.304     2.328    
    SLICE_X11Y39         FDCE (Hold_fdce_C_D)         0.091     2.419    i_car/i_motor/pulse2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 i_CAM_RECO/i_digital_reco/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_car/i_motor/pulse1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.276ns (11.705%)  route 2.082ns (88.295%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.553     0.555    i_CAM_RECO/i_digital_reco/clk_out1
    SLICE_X43Y28         FDRE                                         r  i_CAM_RECO/i_digital_reco/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  i_CAM_RECO/i_digital_reco/digit_reg[1]/Q
                         net (fo=2, routed)           0.926     1.621    i_car/i_motor/pulse1[10]_i_6_0[1]
    SLICE_X32Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.666 f  i_car/i_motor/pulse1[10]_i_6/O
                         net (fo=2, routed)           1.090     2.756    i_car/i_sr04/pulse2_reg[10]_1
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.045     2.801 r  i_car/i_sr04/pulse1[10]_i_4/O
                         net (fo=2, routed)           0.067     2.868    i_car/i_sr04/pulse1[10]_i_4_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.045     2.913 r  i_car/i_sr04/pulse1[10]_i_1/O
                         net (fo=1, routed)           0.000     2.913    i_car/i_motor/pulse1_reg[10]_0
    SLICE_X8Y38          FDCE                                         r  i_car/i_motor/pulse1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.836     2.024    i_car/i_motor/clk_sys
    SLICE_X8Y38          FDCE                                         r  i_car/i_motor/pulse1_reg[10]/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.304     2.328    
    SLICE_X8Y38          FDCE (Hold_fdce_C_D)         0.120     2.448    i_car/i_motor/pulse1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 i_CAM_RECO/i_digital_reco/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_car/i_motor/pulse3_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_out1_sys_mmcm rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.276ns (11.249%)  route 2.177ns (88.751%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_mmcm rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.551     0.551    i_CAM_RECO/sys_mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  i_CAM_RECO/sys_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    i_CAM_RECO/sys_mmcm_inst/inst/clk_out1_sys_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_CAM_RECO/sys_mmcm_inst/inst/clkout1_buf/O
                         net (fo=235, routed)         0.553     0.555    i_CAM_RECO/i_digital_reco/clk_out1
    SLICE_X43Y28         FDRE                                         r  i_CAM_RECO/i_digital_reco/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  i_CAM_RECO/i_digital_reco/digit_reg[1]/Q
                         net (fo=2, routed)           0.926     1.621    i_car/i_motor/pulse1[10]_i_6_0[1]
    SLICE_X32Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.666 f  i_car/i_motor/pulse1[10]_i_6/O
                         net (fo=2, routed)           1.090     2.756    i_car/i_sr04/pulse2_reg[10]_1
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.045     2.801 r  i_car/i_sr04/pulse1[10]_i_4/O
                         net (fo=2, routed)           0.162     2.963    i_car/i_sr04/pulse1[10]_i_4_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.045     3.008 r  i_car/i_sr04/pulse3[10]_i_1/O
                         net (fo=1, routed)           0.000     3.008    i_car/i_motor/pulse3_reg[10]_0
    SLICE_X8Y38          FDCE                                         r  i_car/i_motor/pulse3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    D4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_sys
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_sys_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_sys_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_sys_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.836     2.024    i_car/i_motor/clk_sys
    SLICE_X8Y38          FDCE                                         r  i_car/i_motor/pulse3_reg[10]/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.304     2.328    
    SLICE_X8Y38          FDCE (Hold_fdce_C_D)         0.121     2.449    i_car/i_motor/pulse3_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.559    





