#-----------------------------------------------------------
# xsim v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Sat Oct 12 16:05:48 2019
# Process ID: 9224
# Current directory: C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/matrixmul/xsim_script.tcl}
# Log file: C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/xsim.log
# Journal file: C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/matrixmul/xsim_script.tcl
# xsim {matrixmul} -autoloadwcfg -tclbatch {matrixmul.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source matrixmul.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set res_group [add_wave_group res(fifo) -into $coutputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_write -into $res_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_full_n -into $res_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_din -into $res_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set b_group [add_wave_group b(fifo) -into $cinputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_read -into $b_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_empty_n -into $b_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_dout -into $b_group -radix hex
## set a_group [add_wave_group a(fifo) -into $cinputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_read -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_empty_n -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_dout -into $a_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_matrixmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_res -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_res_group [add_wave_group res(fifo) -into $tbcoutputgroup]
## add_wave /apatb_matrixmul_top/res_write -into $tb_res_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/res_full_n -into $tb_res_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/res_din -into $tb_res_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_b_group [add_wave_group b(fifo) -into $tbcinputgroup]
## add_wave /apatb_matrixmul_top/b_read -into $tb_b_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/b_empty_n -into $tb_b_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/b_dout -into $tb_b_group -radix hex
## set tb_a_group [add_wave_group a(fifo) -into $tbcinputgroup]
## add_wave /apatb_matrixmul_top/a_read -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/a_empty_n -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/a_dout -into $tb_a_group -radix hex
## save_wave_config matrixmul.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "127000"
// RTL Simulation : 1 / 1 [100.00%] @ "287000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 340170 ps : File "C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/matrixmul.autotb.v" Line 326
## quit
INFO: [Common 17-206] Exiting xsim at Sat Oct 12 16:05:57 2019...
