$date
	Mon Sep  8 11:56:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_int_div $end
$var wire 8 ! u_mod [7:0] $end
$var wire 8 " u_div [7:0] $end
$var wire 8 # s_mod [7:0] $end
$var wire 8 $ s_div [7:0] $end
$var reg 8 % s1 [7:0] $end
$var reg 8 & s2 [7:0] $end
$var reg 8 ' u1 [7:0] $end
$var reg 8 ( u2 [7:0] $end
$scope module dut $end
$var wire 8 ) s1 [7:0] $end
$var wire 8 * s2 [7:0] $end
$var wire 8 + u1 [7:0] $end
$var wire 8 , u2 [7:0] $end
$var wire 8 - u_mod [7:0] $end
$var wire 8 . u_div [7:0] $end
$var wire 8 / s_mod [7:0] $end
$var wire 8 0 s_div [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 0
b10 /
b10 .
b10 -
b100 ,
b1010 +
b100 *
b1010 )
b100 (
b1010 '
b100 &
b1010 %
b10 $
b10 #
b10 "
b10 !
$end
#2
b11111110 $
b11111110 0
b11111110 #
b11111110 /
b11110110 %
b11110110 )
#4
b11111100 &
b11111100 *
b11111110 $
b11111110 0
b10 #
b10 /
b1010 %
b1010 )
#6
b10 $
b10 0
b11111110 #
b11111110 /
b11110110 %
b11110110 )
#8
