==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 102.086 ; gain = 46.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 102.086 ; gain = 46.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 111.324 ; gain = 55.758
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 118.113 ; gain = 62.547
INFO: [XFORM 203-101] Partitioning array 'x3' (svm_top.cpp:16) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'x0' (svm_top.cpp:13) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'x1' (svm_top.cpp:14) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'x2' (svm_top.cpp:15) in dimension 1 with a cyclic factor 9.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[0]' has read operations in process function 'svm6'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[1]' has read operations in process function 'svm6'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[2]' has read operations in process function 'svm6'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[3]' has read operations in process function 'svm6'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[4]' has read operations in process function 'svm6'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[5]' has read operations in process function 'svm6'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[6]' has read operations in process function 'svm6'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[7]' has read operations in process function 'svm6'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x1[8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1[8]' has read operations in process function 'svm6'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x2[0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x2[0]' has read operations in process function 'svm7'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x2[1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x2[1]' has read operations in process function 'svm7'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x2[2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x2[2]' has read operations in process function 'svm7'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x2[3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x2[3]' has read operations in process function 'svm7'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x2[4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x2[4]' has read operations in process function 'svm7'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x2[5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x2[5]' has read operations in process function 'svm7'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x2[6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x2[6]' has read operations in process function 'svm7'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x2[7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x2[7]' has read operations in process function 'svm7'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x2[8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x2[8]' has read operations in process function 'svm7'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x3[0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x3[0]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x3[1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x3[1]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x3[2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x3[2]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x3[3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x3[3]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x3[4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x3[4]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x3[5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x3[5]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x3[6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x3[6]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x3[7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x3[7]' has read operations in process function 'svm'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x3[8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x3[8]' has read operations in process function 'svm'.
INFO: [XFORM 203-712] Applying dataflow to function 'svm_top', detected/extracted 4 process function(s): 
	 'svm5'
	 'svm6'
	 'svm7'
	 'svm'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 145.992 ; gain = 90.426
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 177.906 ; gain = 122.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.725 seconds; current allocated memory: 136.350 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 137.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.633 seconds; current allocated memory: 137.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 138.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 139.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 140.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 140.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 141.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 141.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 142.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'svm_top_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_top_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_top_fsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_top_fmul_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_fpext_32ns_64_1_1' to 'svm_top_fpext_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_top_dadd_64nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_top_dmul_64nsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dcmp_64ns_64ns_1_1_1' to 'svm_top_dcmp_64nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_top_dexp_64nsibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_top_dadd_64nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dcmp_64nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dexp_64nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dmul_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_faddfsub_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fmul_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fpext_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fsub_32nscud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm5'.
INFO: [HLS 200-111]  Elapsed time: 0.872 seconds; current allocated memory: 143.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'svm_top_dadd_64nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dcmp_64nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dexp_64nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dmul_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_faddfsub_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fmul_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fpext_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fsub_32nscud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm6'.
INFO: [HLS 200-111]  Elapsed time: 1.366 seconds; current allocated memory: 145.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'svm_top_dadd_64nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dcmp_64nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dexp_64nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dmul_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_faddfsub_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fmul_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fpext_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fsub_32nscud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm7'.
INFO: [HLS 200-111]  Elapsed time: 1.259 seconds; current allocated memory: 147.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'svm_top_dadd_64nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dcmp_64nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dexp_64nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dmul_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_faddfsub_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fmul_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fpext_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fsub_32nscud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 1.686 seconds; current allocated memory: 149.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/class_hw0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/class_hw1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/class_hw2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/class_hw3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x3_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x3_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x3_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x3_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x3_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x3_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x3_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_top'.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 150.350 MB.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_Co16_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 224.867 ; gain = 169.301
INFO: [SYSC 207-301] Generating SystemC RTL for svm_top.
INFO: [VHDL 208-304] Generating VHDL RTL for svm_top.
INFO: [VLOG 209-307] Generating Verilog RTL for svm_top.
INFO: [HLS 200-112] Total elapsed time: 48.096 seconds; peak allocated memory: 150.350 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'svm_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.730 ; gain = 45.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.730 ; gain = 45.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 110.691 ; gain = 54.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 117.164 ; gain = 61.121
WARNING: [XFORM 203-713] Reading dataflow channel 'x1' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x1' has read operations in process function 'svm6'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x2' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x2' has read operations in process function 'svm7'.
WARNING: [XFORM 203-713] Reading dataflow channel 'x3' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'x3' has read operations in process function 'svm'.
INFO: [XFORM 203-712] Applying dataflow to function 'svm_top', detected/extracted 4 process function(s): 
	 'svm5'
	 'svm6'
	 'svm7'
	 'svm'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 144.020 ; gain = 87.977
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 175.137 ; gain = 119.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.27 seconds; current allocated memory: 134.250 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 135.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 135.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 136.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 137.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 137.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 138.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 139.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 139.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 139.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'svm_top_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_top_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_top_fsub_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_top_fmul_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_fpext_32ns_64_1_1' to 'svm_top_fpext_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_top_dadd_64nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_top_dmul_64nsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dcmp_64ns_64ns_1_1_1' to 'svm_top_dcmp_64nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_top_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_top_dexp_64nsibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_top_dadd_64nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dcmp_64nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dexp_64nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dmul_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_faddfsub_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fmul_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fpext_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fsub_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm5'.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 141.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'svm_top_dadd_64nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dcmp_64nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dexp_64nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dmul_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_faddfsub_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fmul_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fpext_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fsub_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm6'.
INFO: [HLS 200-111]  Elapsed time: 1.459 seconds; current allocated memory: 142.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'svm_top_dadd_64nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dcmp_64nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dexp_64nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dmul_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_faddfsub_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fmul_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fpext_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fsub_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm7'.
INFO: [HLS 200-111]  Elapsed time: 1.457 seconds; current allocated memory: 144.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'svm_top_dadd_64nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dcmp_64nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dexp_64nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_dmul_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_faddfsub_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fmul_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fpext_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_top_fsub_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 1.505 seconds; current allocated memory: 145.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/class_hw0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/class_hw1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/class_hw2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/class_hw3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm_top/x3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_top'.
INFO: [HLS 200-111]  Elapsed time: 1.809 seconds; current allocated memory: 146.416 MB.
INFO: [RTMG 210-279] Implementing memory 'svm5_SupVec12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm5_Co9_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 221.816 ; gain = 165.773
INFO: [SYSC 207-301] Generating SystemC RTL for svm_top.
INFO: [VHDL 208-304] Generating VHDL RTL for svm_top.
INFO: [VLOG 209-307] Generating Verilog RTL for svm_top.
INFO: [HLS 200-112] Total elapsed time: 43.818 seconds; peak allocated memory: 146.416 MB.
