<?xml version="1.0"?>
<Checkpoint Version="5" Minor="0">
	<BUILD_NUMBER Name="1733598"/>
	<FULL_BUILD Name="SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016"/>
	<PRODUCT Name="Vivado v2016.4 (64-bit)"/>
	<Part Name="xc7a100tcsg324-1"/>
	<BoardPart Name="digilentinc.com:nexys4_ddr:part0:1.1"/>
	<BoardConnections Name=""/>
	<Top Name="clk_manager"/>
	<RenamePrefix Name="clk_manager"/>
	<DisableAutoIOBuffers Name="1"/>
	<OutOfContext Name="1"/>
	<HDPlatform Name="0"/>
	<File Type="EDIF" Name="clk_manager.edf" ModTime="1488185690"/>
	<File Type="VERILOG_STUB" Name="clk_manager_stub.v" ModTime="1488185690"/>
	<File Type="VHDL_STUB" Name="clk_manager_stub.vhdl" ModTime="1488185690"/>
	<File Type="XN" Name="clk_manager.xn" ModTime="1488185690"/>
	<File Type="XDC_EARLY" Name="clk_manager_early.xdc" ModTime="1488185690"/>
	<File Type="XDC_BOARD" Name="clk_manager_board.xdc" ModTime="1488185690"/>
	<File Type="XDC_IN_CONTEXT" Name="clk_manager_in_context.xdc" ModTime="1488185690"/>
	<File Type="SHAPE" Name="clk_manager.shape" ModTime="1488185690"/>
	<File Type="INCR" Name="clk_manager.incr" ModTime="1488185690"/>
	<File Type="RDA" Name="clk_manager.rda" ModTime="1488185690"/>
	<File Type="REPLAY" Name="clk_manager_iPhysOpt.tcl" ModTime="1488185690"/>
	<File Type="WDF" Name="clk_manager.wdf" ModTime="1488185690"/>
</Checkpoint>

