--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Calculator.twx Calculator.ncd -o Calculator.twr
Calculator.pcf -ucf Calculator.ucf

Design file:              Calculator.ncd
Physical constraint file: Calculator.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |    1.600(R)|    0.216(R)|clk_BUFGP         |   0.000|
sw<1>       |    1.027(R)|    0.950(R)|clk_BUFGP         |   0.000|
sw<2>       |    1.287(R)|    1.333(R)|clk_BUFGP         |   0.000|
sw<3>       |    1.830(R)|    0.339(R)|clk_BUFGP         |   0.000|
sw<4>       |    0.717(R)|    1.313(R)|clk_BUFGP         |   0.000|
sw<5>       |    0.890(R)|    1.162(R)|clk_BUFGP         |   0.000|
sw<6>       |    4.366(R)|    1.351(R)|clk_BUFGP         |   0.000|
sw<7>       |    4.046(R)|    0.855(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |   16.237(R)|clk_BUFGP         |   0.000|
led<1>      |   15.589(R)|clk_BUFGP         |   0.000|
led<2>      |   15.589(R)|clk_BUFGP         |   0.000|
led<3>      |   16.559(R)|clk_BUFGP         |   0.000|
led<4>      |   15.669(R)|clk_BUFGP         |   0.000|
led<5>      |   14.117(R)|clk_BUFGP         |   0.000|
led<6>      |   13.360(R)|clk_BUFGP         |   0.000|
led<7>      |   14.104(R)|clk_BUFGP         |   0.000|
segment<0>  |   27.116(R)|clk_BUFGP         |   0.000|
segment<1>  |   26.717(R)|clk_BUFGP         |   0.000|
segment<2>  |   27.455(R)|clk_BUFGP         |   0.000|
segment<3>  |   27.414(R)|clk_BUFGP         |   0.000|
segment<4>  |   27.597(R)|clk_BUFGP         |   0.000|
segment<5>  |   27.413(R)|clk_BUFGP         |   0.000|
segment<6>  |   27.466(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.650|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btn<0>         |led<0>         |   13.104|
btn<0>         |led<1>         |   11.280|
btn<0>         |led<2>         |   11.083|
btn<0>         |led<3>         |   11.254|
btn<0>         |led<4>         |   11.361|
btn<0>         |led<5>         |   11.246|
btn<0>         |led<6>         |   10.489|
btn<0>         |led<7>         |   11.233|
btn<0>         |segment<0>     |   22.092|
btn<0>         |segment<1>     |   21.693|
btn<0>         |segment<2>     |   22.431|
btn<0>         |segment<3>     |   22.390|
btn<0>         |segment<4>     |   22.573|
btn<0>         |segment<5>     |   22.389|
btn<0>         |segment<6>     |   22.442|
btn<1>         |led<0>         |   10.079|
btn<1>         |led<1>         |   10.276|
btn<1>         |led<2>         |   10.079|
btn<1>         |led<3>         |   10.250|
btn<1>         |led<4>         |   11.115|
btn<1>         |led<5>         |   10.087|
btn<1>         |led<6>         |    9.923|
btn<1>         |led<7>         |   10.830|
btn<1>         |segment<0>     |   21.846|
btn<1>         |segment<1>     |   21.447|
btn<1>         |segment<2>     |   22.185|
btn<1>         |segment<3>     |   22.144|
btn<1>         |segment<4>     |   22.327|
btn<1>         |segment<5>     |   22.143|
btn<1>         |segment<6>     |   22.196|
btn<2>         |led<0>         |   11.729|
btn<2>         |led<1>         |   11.207|
btn<2>         |led<2>         |   11.367|
btn<2>         |led<3>         |   11.246|
btn<2>         |led<4>         |    8.496|
btn<2>         |led<5>         |   10.891|
btn<2>         |led<6>         |   10.491|
btn<2>         |led<7>         |   11.596|
btn<2>         |segment<0>     |   22.002|
btn<2>         |segment<1>     |   21.603|
btn<2>         |segment<2>     |   22.341|
btn<2>         |segment<3>     |   22.300|
btn<2>         |segment<4>     |   22.483|
btn<2>         |segment<5>     |   22.299|
btn<2>         |segment<6>     |   22.352|
btn<3>         |led<0>         |   12.812|
btn<3>         |led<1>         |   10.988|
btn<3>         |led<2>         |   10.791|
btn<3>         |led<3>         |   10.962|
btn<3>         |led<4>         |   10.761|
btn<3>         |led<5>         |   10.646|
btn<3>         |led<6>         |    9.889|
btn<3>         |led<7>         |   10.633|
btn<3>         |segment<0>     |   21.519|
btn<3>         |segment<1>     |   21.120|
btn<3>         |segment<2>     |   21.858|
btn<3>         |segment<3>     |   21.817|
btn<3>         |segment<4>     |   22.000|
btn<3>         |segment<5>     |   21.816|
btn<3>         |segment<6>     |   21.869|
---------------+---------------+---------+


Analysis completed Sun Apr 25 16:17:40 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4503 MB



