Classic Timing Analyzer report for LAB6v2
Mon May 06 10:55:03 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.950 ns                                       ; D2      ; SS[2]     ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.858 ns                                       ; Cntr[0] ; CarNum[0] ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.499 ns                                      ; D1      ; SS[1]     ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; Cntr[3]   ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.862 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.862 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 2.862 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.775 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.775 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 2.775 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[1]  ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.675 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[1]  ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.675 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[1]  ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 2.675 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.569 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.569 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 2.569 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[0]  ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.524 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[0]  ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.524 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[0]  ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 2.524 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[0] ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 2.516 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[2] ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 2.514 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[0] ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.436 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; Cntr[0] ; Clk        ; Clk      ; None                        ; None                      ; 2.429 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[2]  ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[2]  ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[2]  ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[0] ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; Cntr[0] ; Clk        ; Clk      ; None                        ; None                      ; 2.342 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; SS[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; SS[1]   ; Clk        ; Clk      ; None                        ; None                      ; 2.220 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; SS[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.204 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; SS[2]   ; Clk        ; Clk      ; None                        ; None                      ; 2.179 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[1]  ; Cntr[0] ; Clk        ; Clk      ; None                        ; None                      ; 2.166 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; Cntr[0] ; Clk        ; Clk      ; None                        ; None                      ; 2.136 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[1]  ; SS2[0]  ; Clk        ; Clk      ; None                        ; None                      ; 2.094 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[1] ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[1]  ; SS2[1]  ; Clk        ; Clk      ; None                        ; None                      ; 1.930 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[1] ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[2] ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.890 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[2]  ; Cntr[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.884 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; SS[1]   ; Clk        ; Clk      ; None                        ; None                      ; 1.762 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[0]  ; Cntr[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.692 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[0] ; Cntr[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[0]  ; SS2[0]  ; Clk        ; Clk      ; None                        ; None                      ; 1.614 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[0]  ; SS2[1]  ; Clk        ; Clk      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[2]  ; SS2[0]  ; Clk        ; Clk      ; None                        ; None                      ; 1.323 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[2]  ; SS2[2]  ; Clk        ; Clk      ; None                        ; None                      ; 1.323 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; SS[1]   ; Clk        ; Clk      ; None                        ; None                      ; 1.303 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; SS[2]   ; Clk        ; Clk      ; None                        ; None                      ; 1.303 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[1] ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; SS[2]   ; Clk        ; Clk      ; None                        ; None                      ; 1.138 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[3] ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.120 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[2]  ; SS2[1]  ; Clk        ; Clk      ; None                        ; None                      ; 1.077 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[1]  ; SS2[2]  ; Clk        ; Clk      ; None                        ; None                      ; 1.077 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; SS[0]   ; Clk        ; Clk      ; None                        ; None                      ; 1.058 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS2[0]  ; SS2[2]  ; Clk        ; Clk      ; None                        ; None                      ; 0.889 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; 5.950 ns   ; D2   ; SS[2]  ; Clk      ;
; N/A   ; None         ; 5.867 ns   ; D1   ; SS[2]  ; Clk      ;
; N/A   ; None         ; 5.771 ns   ; D2   ; SS2[2] ; Clk      ;
; N/A   ; None         ; 5.739 ns   ; D2   ; SS[1]  ; Clk      ;
; N/A   ; None         ; 5.731 ns   ; D2   ; SS[0]  ; Clk      ;
; N/A   ; None         ; 5.688 ns   ; D1   ; SS2[2] ; Clk      ;
; N/A   ; None         ; 5.650 ns   ; D1   ; SS[0]  ; Clk      ;
; N/A   ; None         ; 5.649 ns   ; D2   ; SS2[0] ; Clk      ;
; N/A   ; None         ; 5.482 ns   ; D2   ; SS2[1] ; Clk      ;
; N/A   ; None         ; 5.417 ns   ; D1   ; SS2[0] ; Clk      ;
; N/A   ; None         ; 5.252 ns   ; D1   ; SS2[1] ; Clk      ;
; N/A   ; None         ; 4.551 ns   ; D1   ; SS[1]  ; Clk      ;
+-------+--------------+------------+------+--------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+---------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To        ; From Clock ;
+-------+--------------+------------+---------+-----------+------------+
; N/A   ; None         ; 8.858 ns   ; Cntr[0] ; CarNum[0] ; Clk        ;
; N/A   ; None         ; 7.290 ns   ; Cntr[1] ; CarNum[1] ; Clk        ;
; N/A   ; None         ; 7.282 ns   ; Cntr[2] ; CarNum[2] ; Clk        ;
; N/A   ; None         ; 7.204 ns   ; Cntr[3] ; CarNum[3] ; Clk        ;
+-------+--------------+------------+---------+-----------+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; -4.499 ns ; D1   ; SS[1]  ; Clk      ;
; N/A           ; None        ; -5.200 ns ; D1   ; SS2[1] ; Clk      ;
; N/A           ; None        ; -5.365 ns ; D1   ; SS2[0] ; Clk      ;
; N/A           ; None        ; -5.430 ns ; D2   ; SS2[1] ; Clk      ;
; N/A           ; None        ; -5.597 ns ; D2   ; SS2[0] ; Clk      ;
; N/A           ; None        ; -5.598 ns ; D1   ; SS[0]  ; Clk      ;
; N/A           ; None        ; -5.636 ns ; D1   ; SS2[2] ; Clk      ;
; N/A           ; None        ; -5.679 ns ; D2   ; SS[0]  ; Clk      ;
; N/A           ; None        ; -5.687 ns ; D2   ; SS[1]  ; Clk      ;
; N/A           ; None        ; -5.719 ns ; D2   ; SS2[2] ; Clk      ;
; N/A           ; None        ; -5.815 ns ; D1   ; SS[2]  ; Clk      ;
; N/A           ; None        ; -5.898 ns ; D2   ; SS[2]  ; Clk      ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Mon May 06 10:55:03 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB6v2 -c LAB6v2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" Internal fmax is restricted to 275.03 MHz between source register "SS[1]" and destination register "Cntr[1]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.862 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y9_N8; Fanout = 4; REG Node = 'SS[1]'
            Info: 2: + IC(0.518 ns) + CELL(0.442 ns) = 0.960 ns; Loc. = LC_X6_Y9_N0; Fanout = 9; COMB Node = 'Equal0~0'
            Info: 3: + IC(0.459 ns) + CELL(0.114 ns) = 1.533 ns; Loc. = LC_X6_Y9_N6; Fanout = 3; COMB Node = 'Cntr[0]~18'
            Info: 4: + IC(0.462 ns) + CELL(0.867 ns) = 2.862 ns; Loc. = LC_X6_Y9_N2; Fanout = 4; REG Node = 'Cntr[1]'
            Info: Total cell delay = 1.423 ns ( 49.72 % )
            Info: Total interconnect delay = 1.439 ns ( 50.28 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk" to destination register is 2.768 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'Clk'
                Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X6_Y9_N2; Fanout = 4; REG Node = 'Cntr[1]'
                Info: Total cell delay = 2.180 ns ( 78.76 % )
                Info: Total interconnect delay = 0.588 ns ( 21.24 % )
            Info: - Longest clock path from clock "Clk" to source register is 2.768 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'Clk'
                Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X6_Y9_N8; Fanout = 4; REG Node = 'SS[1]'
                Info: Total cell delay = 2.180 ns ( 78.76 % )
                Info: Total interconnect delay = 0.588 ns ( 21.24 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "SS[2]" (data pin = "D2", clock pin = "Clk") is 5.950 ns
    Info: + Longest pin to register delay is 8.681 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 5; PIN Node = 'D2'
        Info: 2: + IC(5.708 ns) + CELL(0.292 ns) = 7.469 ns; Loc. = LC_X7_Y9_N5; Fanout = 2; COMB Node = 'always2~0'
        Info: 3: + IC(0.734 ns) + CELL(0.478 ns) = 8.681 ns; Loc. = LC_X6_Y9_N9; Fanout = 4; REG Node = 'SS[2]'
        Info: Total cell delay = 2.239 ns ( 25.79 % )
        Info: Total interconnect delay = 6.442 ns ( 74.21 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'Clk'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X6_Y9_N9; Fanout = 4; REG Node = 'SS[2]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
Info: tco from clock "Clk" to destination pin "CarNum[0]" through register "Cntr[0]" is 8.858 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'Clk'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X6_Y9_N7; Fanout = 4; REG Node = 'Cntr[0]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.866 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y9_N7; Fanout = 4; REG Node = 'Cntr[0]'
        Info: 2: + IC(3.758 ns) + CELL(2.108 ns) = 5.866 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'CarNum[0]'
        Info: Total cell delay = 2.108 ns ( 35.94 % )
        Info: Total interconnect delay = 3.758 ns ( 64.06 % )
Info: th for register "SS[1]" (data pin = "D1", clock pin = "Clk") is -4.499 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'Clk'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X6_Y9_N8; Fanout = 4; REG Node = 'SS[1]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.282 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 5; PIN Node = 'D1'
        Info: 2: + IC(5.335 ns) + CELL(0.478 ns) = 7.282 ns; Loc. = LC_X6_Y9_N8; Fanout = 4; REG Node = 'SS[1]'
        Info: Total cell delay = 1.947 ns ( 26.74 % )
        Info: Total interconnect delay = 5.335 ns ( 73.26 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Mon May 06 10:55:03 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


