%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%     LDWS
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\runsubsection{FPGA based image processing for Lane Departure Warning}
\descript{ }
\location{Feb 2016 â€“ May 2016 | University of Bath, Bath, UK}
\vspace*{-\topsep}  % Suppress line gap
\begin{justify}
Designing and implementing a neural network and image filters for a car lane detection system in System Verilog for Altera FPGA. I was designing and implementing IP module interfaces, testbenches, and was Business Manager for the group.
\end{justify}
\sectionsep