<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<title>reg_bank_struct.vhd</title>
<link rel="Stylesheet" title="hdl2html stylesheet" media="Screen" href="../scripts/hdl2html.css">
<!-- Generated by HDL Designer -->
<!--    at 15:42:26 on 05/31/2020 -->
<script language='javascript'>
function pagesBtn() {
   return '';
}
function panelmenu() {
   return '';
}
</script>
</head>
<body>
<pre>
<span class=C>--* &gt;&lt;(((('&gt; * Puli puli * &gt;&lt;(((('&gt; &#47;&#47; Ƹ̵̡Ӝ̵̨̄Ʒ * swish swish* Ƹ̵̡Ӝ̵̨̄Ʒ Ƹ̵̡Ӝ̵̨̄Ʒ &#47;&#47; (っ◕‿◕)╭∩╮^H^H^Hっ</span>
<span class=K>LIBRARY</span> ieee;<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;<span class=K>ENTITY</span> reg_bank <span class=K>IS</span> <span class=K>PORT</span>(clk:<span class=A>IN</span> <span class=T>std_logic</span>;pixd_in:<span class=A>IN</span> <span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);rst_n:<span class=A>IN</span> <span class=T>std_logic</span>;w_done:<span class=A>IN</span> <span class=T>std_logic</span>;write:<span class=A>IN</span> <span class=T>std_logic</span>;xr:<span class=A>IN</span> <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);xw:<span class=A>IN</span> <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);yr:<span class=A>IN</span> <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);yw:<span class=A>IN</span> <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);pixd_out:<span class=A>OUT</span> <span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);w_rdy:<span class=A>OUT</span> <span class=T>std_logic</span>);<span class=K>END</span> reg_bank ;<span class=K>LIBRARY</span> ieee;<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;<span class=K>LIBRARY</span> new_digiharks_2k18_lib;<span class=K>ARCHITECTURE</span> struct <span class=K>OF</span> reg_bank <span class=K>IS</span> <span class=K>SIGNAL</span> banksel:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> ze72d2c2a4:<span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z508ec0017:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> zb48298c48:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z9f041aaff:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> zcf058ee7c:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> z75dc1577a:<span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z833ab3bd5:<span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> zc57c46db4:<span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z1ea89dc0d:<span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> zcd48e1f4f:<span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z36424fa31:<span class=T>std_logic_vector</span>(7 DOW
NTO 0);<span class=K>SIGNAL</span> z0068e7d64:<span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> zb30429bb4:<span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> nullify:<span class=T>std_logic</span>;<span class=K>SIGNAL</span> pix_out:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> zb488040b4:<span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> x:<span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> z00b23bf66:<span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> y:<span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);<span class=K>SIGNAL</span> zd4810c102:<span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);<span class=K>COMPONENT</span> mem_ctl_block <span class=K>PORT</span>(clk:<span class=A>IN</span> <span class=T>std_logic</span> ;pixd_w_done:<span class=A>IN</span> <span class=T>std_logic</span> ;rst_n:<span class=A>IN</span> <span class=T>std_logic</span> ;banksel:<span class=A>OUT</span> <span class=T>std_logic</span> ;nullify:<span class=A>OUT</span> <span class=T>std_logic</span> ;w_rdy:<span class=A>OUT</span> <span class=T>std_logic</span>);<span class=K>END</span> <span class=K>COMPONENT</span>;<span class=K>COMPONENT</span> reg_bank_64px <span class=K>PORT</span>(clk:<span class=A>IN</span> <span class=T>std_logic</span> ;nullify:<span class=A>IN</span> <span class=T>std_logic</span> ;zd58ce0c39:<span class=A>IN</span> <span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0);rst_n:<span class=A>IN</span> <span class=T>std_logic</span> ;write:<span class=A>IN</span> <span class=T>std_logic</span> ;x:<span class=A>IN</span> <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);y:<span class=A>IN</span> <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);pix_out:<span class=A>OUT</span> <span class=T>std_logic_vector</span>(23 <span class=K>DOWNTO</span> 0));<span class=K>END</span> <span class=K>COMPONENT</span>;<span class=K>FOR</span> <span class=K>ALL</span>:mem_ctl_block <span class=K>USE</span> <span class=K>ENTITY</span> new_digiharks_2k18_lib.mem_ctl_block;<span class=K>FOR</span> <span class=K>ALL</span>:reg_bank_64px <span class=K>USE</span> <span class=K>ENTITY</span> new_digiharks_2k18_lib.reg_bank_64px;<span class=K>BEGIN</span> z508ec0017<=nullify <span class=K>AND</span> banksel;zb48
298c48<=nullify <span class=K>AND</span> <span class=K>NOT</span>(banksel);z75dc1577a<=xw <span class=K>AND</span> ze72d2c2a4;z833ab3bd5<=<span class=K>NOT</span>(ze72d2c2a4)<span class=K>AND</span> xr;zc57c46db4<=yw <span class=K>AND</span> ze72d2c2a4;z1ea89dc0d<=<span class=K>NOT</span>(ze72d2c2a4)<span class=K>AND</span> yr;zcd48e1f4f<=xw <span class=K>AND</span> <span class=K>NOT</span>(ze72d2c2a4);z36424fa31<=ze72d2c2a4 <span class=K>AND</span> xr;z0068e7d64<=yw <span class=K>AND</span> <span class=K>NOT</span>(ze72d2c2a4);zb30429bb4<=ze72d2c2a4 <span class=K>AND</span> yr;z9f041aaff<=<span class=K>NOT</span>(banksel)<span class=K>AND</span> write;zcf058ee7c<=write <span class=K>AND</span> banksel;ze72d2c2a4<=banksel & banksel & banksel & banksel & banksel & banksel & banksel & banksel;z33254a172:<span class=K>PROCESS</span>(pix_out, zb488040b4, banksel)<span class=K>BEGIN</span> <span class=K>CASE</span> banksel <span class=K>IS</span> <span class=K>WHEN</span>'0'=>pixd_out<=pix_out;<span class=K>WHEN</span>'1'=>pixd_out<=zb488040b4;<span class=K>WHEN</span> <span class=K>OTHERS</span>=>pixd_out<=(<span class=K>OTHERS</span>=>'X');<span class=K>END</span> <span class=K>CASE</span>;<span class=K>END</span> <span class=K>PROCESS</span> z33254a172;x<=z75dc1577a <span class=K>OR</span> z833ab3bd5;z00b23bf66<=zcd48e1f4f <span class=K>OR</span> z36424fa31;y<=zc57c46db4 <span class=K>OR</span> z1ea89dc0d;zd4810c102<=z0068e7d64 <span class=K>OR</span> zb30429bb4;U_2:mem_ctl_block <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,pixd_w_done=>w_done,rst_n=>rst_n,banksel=>banksel,nullify=>nullify,w_rdy=>w_rdy);U_0:reg_bank_64px <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>z508ec0017,zd58ce0c39=>pixd_in,rst_n=>rst_n,write=>zcf058ee7c,x=>x,y=>y,pix_out=>pix_out);
U_1:reg_bank_64px <span class=K>PORT</span> <span class=K>MAP</span>(clk=>clk,nullify=>zb48298c48,zd58ce0c39=>pixd_in,rst_n=>rst_n,write=>z9f041aaff,x=>z00b23bf66,y=>zd4810c102,pix_out=>zb488040b4);<span class=K>END</span> struct;</pre>
<SCRIPT SRC="../scripts/is.js"></SCRIPT><SCRIPT SRC="../scripts/imageFrame.js"></SCRIPT>
</body>
