
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 9.16

==========================================================================
floorplan final report_clock_min_period
--------------------------------------------------------------------------
clk period_min = 0.84 fmax = 1190.21

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[0]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: count[0]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[0]$_DFF_PP0_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.09    0.33    0.33 ^ count[0]$_DFF_PP0_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         count[0] (net)
                  0.09    0.00    0.33 ^ _07_/A (sky130_fd_sc_hd__inv_1)
     1    0.00    0.03    0.04    0.37 v _07_/Y (sky130_fd_sc_hd__inv_1)
                                         _00_ (net)
                  0.03    0.00    0.37 v count[0]$_DFF_PP0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.37   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ count[0]$_DFF_PP0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: count[0]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: count[2]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[0]$_DFF_PP0_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.06    0.36    0.36 v count[0]$_DFF_PP0_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         count[0] (net)
                  0.06    0.00    0.36 v _12_/A (sky130_fd_sc_hd__ha_1)
     1    0.00    0.05    0.20    0.57 v _12_/COUT (sky130_fd_sc_hd__ha_1)
                                         _03_ (net)
                  0.05    0.00    0.57 v _08_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.04    0.15    0.72 v _08_/X (sky130_fd_sc_hd__xor2_1)
                                         _01_ (net)
                  0.04    0.00    0.72 v count[2]$_DFF_PP0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.72   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ count[2]$_DFF_PP0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  9.16   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: count[0]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: count[2]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[0]$_DFF_PP0_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.06    0.36    0.36 v count[0]$_DFF_PP0_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         count[0] (net)
                  0.06    0.00    0.36 v _12_/A (sky130_fd_sc_hd__ha_1)
     1    0.00    0.05    0.20    0.57 v _12_/COUT (sky130_fd_sc_hd__ha_1)
                                         _03_ (net)
                  0.05    0.00    0.57 v _08_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.04    0.15    0.72 v _08_/X (sky130_fd_sc_hd__xor2_1)
                                         _01_ (net)
                  0.04    0.00    0.72 v count[2]$_DFF_PP0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.72   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ count[2]$_DFF_PP0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  9.16   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.65e-05   0.00e+00   5.13e-11   1.65e-05  98.4%
Combinational          3.45e-08   2.35e-07   2.42e-11   2.70e-07   1.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.65e-05   2.35e-07   7.56e-11   1.68e-05 100.0%
                          98.6%       1.4%       0.0%
