<p><a class="confluence-userlink user-mention" data-account-id="712020:55552389-cdfa-4cbd-9061-2ffe03f324ec" href="https://arterisip.atlassian.net/wiki/people/712020:55552389-cdfa-4cbd-9061-2ffe03f324ec?ref=confluence" target="_blank" data-linked-resource-id="426672291" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Hao Luan</a> </p><p><a class="confluence-userlink user-mention" data-account-id="624b37de258562006fa692da" href="https://arterisip.atlassian.net/wiki/people/624b37de258562006fa692da?ref=confluence" target="_blank" data-linked-resource-id="789965" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Jason Villanueva</a> </p><p><a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a> </p><p><a class="confluence-userlink user-mention" data-account-id="624b36fe258562006fa6923c" href="https://arterisip.atlassian.net/wiki/people/624b36fe258562006fa6923c?ref=confluence" target="_blank" data-linked-resource-id="787347" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Benjamin Madon</a> </p><p><a class="confluence-userlink user-mention" data-account-id="624b380df3824d006a5b441e" href="https://arterisip.atlassian.net/wiki/people/624b380df3824d006a5b441e?ref=confluence" target="_blank" data-linked-resource-id="790795" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Robert Podnar</a> </p><p /><p>Link to recording: <a class="external-link" href="https://arteris.sharepoint.com/:v:/r/sites/Engineering/Shared%20Documents/Ncore/Ncore_3.x/Ncore_3.7_Release/Feature%20Recordings/IOAIUp%20uArch%20Review%20II-20240515_113300-Meeting%20Recording.mp4?csf=1&amp;web=1&amp;e=u9BWU9" rel="nofollow">IOAIUp uArch Review II-20240515_113300-Meeting Recording.mp4</a> </p><h2 id="id-5-15-2024-IOAIUpuArchMeeting-Comments">Comments</h2><ul><li><p>More information about how the IOAIUp participates in Coherency</p><ul><li><p>What coherency model.</p></li><li><p>Where is the data.</p></li><li><p>SysCo Attach/Detach</p></li></ul></li><li><p>What are the RL bits of the CMDReq going out. </p></li><li><p>Get Ben information about Write Ordering. Confirm that its needed for non-coherent for DMI.</p></li><li><p>Ordering point for commands:</p><ul><li><p>No ordering point for CMDReqs to coherent regions to DMI</p></li><li><p>Currently it says CMDRsp for Non-Coherent, however STRReq is sent at the same time and is more semantically correct.</p></li></ul></li><li><p>Possibly add description of how the IOAIUp would share data in a Shared Snoop case.</p><ul><li><p>Would be performance enhancement but would complicate implementation</p></li></ul></li><li><p>Diagram Corrections (Fig. 5,6,7)</p></li><li><p>More detail explanation of R/W performance. Full B/W for R/W mix isn't possible.</p></li><li><p>Add comments about design choices:</p><ul><li><p>Why the split request for ownership verses just using WriteUniques. </p></li></ul></li></ul><p /><ul class="inline-task-list" data-inline-tasks-content-id="637042742"><li class="checked" data-inline-task-id="1"><span class="placeholder-inline-tasks"><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a> More information about how the IOAIUp participates in Coherency</span></li><li class="checked" data-inline-task-id="2"><span class="placeholder-inline-tasks"><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a> What are the RL bits of the CMDReq going out. </span></li><li class="checked" data-inline-task-id="3"><span class="placeholder-inline-tasks"><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a> Get Ben information about Write Ordering. Confirm its needed for non-coherent for DMI.</span></li><li class="checked" data-inline-task-id="4"><span class="placeholder-inline-tasks"><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a> Ordering point for commands</span></li><li class="checked" data-inline-task-id="5"><span class="placeholder-inline-tasks"><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a> Possibly add description of how the IOAIUp would share data in a Shared Snoop case.</span></li><li class="checked" data-inline-task-id="6"><span class="placeholder-inline-tasks"><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a> Diagram Corrections (Fig. 5,6,7)</span></li></ul><ul class="inline-task-list" data-inline-tasks-content-id="637042742"><li class="checked" data-inline-task-id="7"><span class="placeholder-inline-tasks"><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a> More detail explanation of R/W performance. Full B/W for R/W mix isn't possible.</span></li><li class="checked" data-inline-task-id="8"><span class="placeholder-inline-tasks"><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a> Add comments about design choices:</span></li></ul><p>Before:</p><p class="media-group"><a href="/wiki/spaces/ENGR/pages/637042742/5-15-2024+-+IOAIUp+uArch+Meeting?preview=%2F637042742%2F640548956%2Fioaiu_pcie_uarch_preReview.docx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-doc.png'); width: 177px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">ioaiu_pcie_uarch_preReviâ€¦</span></a></p><p>After:</p><p class="media-group"><a href="/wiki/spaces/ENGR/pages/637042742/5-15-2024+-+IOAIUp+uArch+Meeting?preview=%2F637042742%2F640712821%2Fioaiu_pcie_uarch.docx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-doc.png'); width: 177px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">ioaiu_pcie_uarch.docx</span></a></p><p>Additional Updates Needed:</p><ul class="inline-task-list" data-inline-tasks-content-id="637042742"><li class="checked" data-inline-task-id="9"><span class="placeholder-inline-tasks"><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a> Native Layer response points. (Coherent: UPDRsp, Non Coherent: DTWRsp)</span></li><ul class="inline-task-list" data-inline-tasks-content-id="637042742"><li class="checked" data-inline-task-id="11"><span class="placeholder-inline-tasks"><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a> DMI/DII Expectation Updates</span></li></ul></ul>