
AVRASM ver. 2.2.8  C:\Users\Arturo\Documents\School Stuff\Microcontroladores\Practicas\Practica15_LCD\Practica15_LCD\main.asm Wed Nov 30 20:22:15 2022

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m16Adef.inc'
C:\Users\Arturo\Documents\School Stuff\Microcontroladores\Practicas\Practica15_LCD\Practica15_LCD\main.asm(1): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m16adef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m16Adef.inc'
C:\Users\Arturo\Documents\School Stuff\Microcontroladores\Practicas\Practica15_LCD\Practica15_LCD\main.asm(1): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m16adef.inc'
                                 
                                 .include "m16adef.inc"     
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16A.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16ADEF_INC_
                                 #define _M16ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega16A
                                 #pragma AVRPART ADMIN PART_NAME ATmega16A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x94
                                 .equ	SIGNATURE_002	= 0x03
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	OCR0	= 0x3c
                                 .equ	GICR	= 0x3b
                                 .equ	GIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	TWCR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	OCDR	= 0x31
                                 .equ	SFIOR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	ASSR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	UBRRH	= 0x20
                                 .equ	UCSRC	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	TWDR	= 0x03
                                 .equ	TWAR	= 0x02
                                 .equ	TWSR	= 0x01
                                 .equ	TWBR	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 1
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	FOC1B	= 2	; Force Output Compare 1B
                                 .equ	FOC1A	= 3	; Force Output Compare 1A
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GICR - General Interrupt Control Register
                                 .equ	GIMSK	= GICR	; For compatibility
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; GIFR - General Interrupt Flag Register
                                 .equ	INTF2	= 5	; External Interrupt Flag 2
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; MCUCR - General Interrupt Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EEWEE	= EEMWE	; For compatibility
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select
                                 .equ	SM1	= 5	; Sleep Mode Select
                                 .equ	SE	= 6	; Sleep Enable
                                 .equ	SM2	= 7	; Sleep Mode Select
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	MCUSR	= MCUCSR	; For compatibility
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; SFIOR - Special function I/O register
                                 ;.equ	PSR10	= 0	; Prescaler reset
                                 .equ	PSR2	= 1	; Prescaler reset
                                 .equ	PUD	= 2	; Pull-up Disable
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 ; TCCR2 - Timer/Counter2 Control Register
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Output Mode bit 0
                                 .equ	COM21	= 5	; Compare Output Mode bit 1
                                 .equ	WGM20	= 6	; Waveform Genration Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2 - Timer/Counter2 Output Compare Register
                                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART transmission speed
                                 .equ	UPE	= 2	; Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size
                                 .equ	UCSZ1	= 2	; Character Size
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL	= 6	; USART Mode Select
                                 .equ	URSEL	= 7	; Register Select
                                 
                                 .equ	UBRRHI	= UBRRH	; For compatibility
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                                 .equ	ADFR	= ADATE	; For compatibility
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDTOE	= 4	; RW
                                 .equ	WDDE	= WDTOE	; For compatibility
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1fff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 1024
                                 .equ	RAMEND	= 0x045f
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x01ff
                                 .equ	EEPROMEND	= 0x01ff
                                 .equ	EEADRBITS	= 9
                                 #pragma AVRPART MEMORY PROG_FLASH 16384
                                 #pragma AVRPART MEMORY EEPROM 512
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1c00
                                 .equ	NRWW_STOP_ADDR	= 0x1fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1bff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x1f80
                                 .equ	SECONDBOOTSTART	= 0x1f00
                                 .equ	THIRDBOOTSTART	= 0x1e00
                                 .equ	FOURTHBOOTSTART	= 0x1c00
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	OC2addr	= 0x0006	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0008	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x000c	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x000e	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x0010	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0012	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0014	; Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0016	; USART, Rx Complete
                                 .equ	UDREaddr	= 0x0018	; USART Data Register Empty
                                 .equ	UTXCaddr	= 0x001a	; USART, Tx Complete
                                 .equ	ADCCaddr	= 0x001c	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x001e	; EEPROM Ready
                                 .equ	ACIaddr	= 0x0020	; Analog Comparator
                                 .equ	TWIaddr	= 0x0022	; 2-wire Serial Interface
                                 .equ	INT2addr	= 0x0024	; External Interrupt Request 2
                                 .equ	OC0addr	= 0x0026	; Timer/Counter0 Compare Match
                                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                                 
                                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                                 
                                 #endif  /* _M16ADEF_INC_ */
                                 
                                 
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16A.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16ADEF_INC_
                                 
                                 #endif  /* _M16ADEF_INC_ */
                                 
                                    
                                 ;******************
                                 ;Registros (aqu pueden definirse)
                                 ;.def temporal=r19
                                 
                                 ;Palabras claves (aqu pueden definirse)
                                 ;.equ LCD_DAT=DDRC
                                 ;******************
                                 
                                 .org 0x0000
                                 ;Comienza el vector de interrupciones.
000000 940c 002a                 jmp RESET ; Reset Handler
000002 940c 0096                 jmp EXT_INT0 ; IRQ0 Handler
000004 940c 009b                 jmp EXT_INT1 ; IRQ1 Handler
000006 940c 00a0                 jmp TIM2_COMP ; Timer2 Compare Handler
000008 940c 00a5                 jmp TIM2_OVF ; Timer2 Overflow Handler
00000a 940c 00aa                 jmp TIM1_CAPT ; Timer1 Capture Handler
00000c 940c 00af                 jmp TIM1_COMPA ; Timer1 CompareA Handler
00000e 940c 00b4                 jmp TIM1_COMPB ; Timer1 CompareB Handler
000010 940c 00b9                 jmp TIM1_OVF ; Timer1 Overflow Handler
000012 940c 00be                 jmp TIM0_OVF ; Timer0 Overflow Handler
000014 940c 00c3                 jmp SPI_STC ; SPI Transfer Complete Handler
000016 940c 00c8                 jmp USART_RXC ; USART RX Complete Handler
000018 940c 00cd                 jmp USART_UDRE ; UDR Empty Handler
00001a 940c 00d2                 jmp USART_TXC ; USART TX Complete Handler
00001c 940c 00d7                 jmp ADC_COMP ; ADC Conversion Complete Handler
00001e 940c 00dc                 jmp EE_RDY ; EEPROM Ready Handler
000020 940c 00e1                 jmp ANA_COMP ; Analog Comparator Handler
000022 940c 00e6                 jmp TWSI ; Two-wire Serial Interface Handler
000024 940c 00eb                 jmp EXT_INT2 ; IRQ2 Handler
000026 940c 00f0                 jmp TIM0_COMP ; Timer0 Compare Handler
000028 940c 00f6                 jmp SPM_RDY ; Store Program Memory Ready Handler
                                 ; Termina el vector de interrupciones.
                                 
                                 ;******************
                                 ;Aqu comenzar el programa
                                 ;******************
                                 Reset:
                                 ;Primero inicializamos el stack pointer...
00002a e004                      ldi r16, high(RAMEND)
00002b bf0e                      out SPH, r16
00002c e50f                      ldi r16, low(RAMEND)
00002d bf0d                      out SPL, r16 
                                 
                                 ;******************
                                 ;No olvides configurar al inicio los puertos que utilizars
                                 ;Tambin debes configurar si habr o no pull ups en las entradas
                                 ;Para las salidas debers indicar cul es la salida inicial
                                 ;Los registros que vayas a utilizar inicializalos si es necesario
                                 ;******************
                                 
00002e ef0f                      ldi r16, 0xFF
00002f bb0b                      out PORTA, r16
000030 2700                      clr r16
                                 
000031 d0c9                      RCALL INI_LCD
                                 
000032 2744                      CLR R20
000033 2755                      CLR R21		//Checa cuanto caracteres llevo mostrados; 2#, operacion, 2# 
                                 
000034 e061                      ldi R22, 1 // Contador dig de primos
                                 
000035 d015                      RCALL ESCRIBE_inicio
                                 
                                 MAIN:
000036 9bc8                      	sbis PINA, 0
000037 c001                      	rjmp Button_pressed
000038 cffd                      rjmp MAIN
                                 
                                 Button_pressed:
000039 e001                      	LDI VAR, 0B0000_0001
00003a d0d9                      	RCALL WR_INS
00003b d01d                      	rcall ESCRIBE_msj_primes
                                 
00003c ec0e                      	LDI VAR, 0B11001110
00003d d0d6                      	RCALL WR_INS
00003e d02d                      	rcall ESCRIBE_Primes
                                 
00003f ec0d                      	LDI VAR, 0B11001101
000040 d0d3                      	RCALL WR_INS
000041 d03b                      	rcall ESCRIBE_msj_fin
000042 d11c                      	rcall delay1s
                                 
000043 e001                      	LDI VAR, 0B0000_0001
000044 d0cf                      	RCALL WR_INS
000045 d005                      	rcall ESCRIBE_inicio
                                 
000046 d044                      	rcall RETARDO_50m
                                 	TRABA_1:
000047 9bc8                      		sbis PINA, 0
000048 cffe                      		rjmp TRABA_1
000049 d041                      	rcall RETARDO_50m
00004a cfeb                      rjmp MAIN
                                 
                                 ESCRIBE_inicio:
00004b e0f2                      	LDI ZH, HIGH(MSJ_inicio*2)
00004c edec                      	LDI ZL, LOW (MSJ_inicio*2)
00004d 0fe4                      	ADD ZL, R20
00004e 1ff5                      	ADC ZH, R21
00004f 95c8                      	LPM						//En R0 se encuentra el dato
000050 2d00                      	MOV VAR, R0				//Muestrar e la LCD
000051 3203                      	CPI VAR, '#'
000052 f019                      	BREQ EXIT_ESCRIBE_inicio
000053 d0c3                      	RCALL WR_DAT
000054 9543                      	INC R20
000055 cff5                      	RJMP ESCRIBE_inicio
                                 EXIT_ESCRIBE_inicio:
000056 2744                      	CLR R20
000057 2755                      	CLR R21
000058 9508                      RET
                                 
                                 ESCRIBE_msj_primes:
000059 e0f2                      	LDI ZH, HIGH(MSJ_primes*2)
00005a eee6                      	LDI ZL, LOW (MSJ_primes*2)
00005b 0fe4                      	ADD ZL, R20
00005c 1ff5                      	ADC ZH, R21
00005d 95c8                      	LPM						//En R0 se encuentra el dato
00005e 2d00                      	MOV VAR, R0				//Muestrar e la LCD
00005f 3203                      	CPI VAR, '#'
000060 f019                      	BREQ Exit_ESCRIBE_msj_primes
000061 d0b5                      	RCALL WR_DAT
000062 9543                      	INC R20
000063 cff5                      	RJMP ESCRIBE_msj_primes
                                 Exit_ESCRIBE_msj_primes:
000064 2744                      	CLR R20
000065 2755                      	CLR R21
000066 9508                      RET
                                 
                                 Delay_prime:
000067 e060                      	ldi r22, 0
000068 d0f6                      	rcall delay1s
000069 ec0e                      	ldi VAR, 0B11001110
00006a d0a9                      	rcall WR_INS
00006b c00b                      rjmp Cont_ESCRIBE_Primes
                                 
                                 ESCRIBE_Primes:
00006c e0f2                      	LDI ZH, HIGH(Primes*2)
00006d efea                      	LDI ZL, LOW (Primes*2)
00006e 0fe4                      	ADD ZL, R20
00006f 1ff5                      	ADC ZH, R21
000070 95c8                      	LPM						//En R0 se encuentra el dato
000071 2d00                      	MOV VAR, R0				//Muestrar e la LCD
000072 3203                      	CPI VAR, '#'
000073 f031                      	BREQ Exit_ESCRIBE_Primes
000074 d0a2                      	RCALL WR_DAT
000075 3062                      	cpi R22, 2
000076 f381                      	breq Delay_prime
                                 Cont_ESCRIBE_Primes:
000077 9543                      	INC R20
000078 9563                      	INC R22
000079 cff2                      	RJMP ESCRIBE_Primes
                                 Exit_ESCRIBE_Primes:
00007a 2744                      	CLR R20
00007b 2755                      	CLR R21
00007c 9508                      RET
                                 
                                 ESCRIBE_msj_fin:
00007d e0f2                      	LDI ZH, HIGH(MSJ_fin*2)
00007e efe6                      	LDI ZL, LOW (MSJ_fin*2)
00007f 0fe4                      	ADD ZL, R20
000080 1ff5                      	ADC ZH, R21
000081 95c8                      	LPM						//En R0 se encuentra el dato
000082 2d00                      	MOV VAR, R0				//Muestrar e la LCD
000083 3203                      	CPI VAR, '#'
000084 f019                      	BREQ Exit_ESCRIBE_msj_fin
000085 d091                      	RCALL WR_DAT
000086 9543                      	INC R20
000087 cff5                      	RJMP ESCRIBE_msj_fin
                                 Exit_ESCRIBE_msj_fin:
000088 2744                      	CLR R20
000089 2755                      	CLR R21
00008a 9508                      RET
                                 
                                 
                                 Retardo_50m:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     400000 cycles:
                                 ; ----------------------------- 
                                 ; delaying 399999 cycles:
00008b e9d7                                ldi  R29, $97
00008c e0e6                      WGLOOP0_0:  ldi  R30, $06
00008d e9f2                      WGLOOP1_0:  ldi  R31, $92
00008e 95fa                      WGLOOP2_0:  dec  R31
00008f f7f1                                brne WGLOOP2_0
000090 95ea                                dec  R30
000091 f7d9                                brne WGLOOP1_0
000092 95da                                dec  R29
000093 f7c1                                brne WGLOOP0_0
                                 ; ----------------------------- 
                                 ; delaying 1 cycle:
000094 0000                                nop
                                 ; ============================= 
000095 9508                      ret
                                 
                                 
                                 ;******************
                                 ;Aqu estn las rutinas para el manejo de las interrupciones concretas
                                 ;******************
                                 EXT_INT0: ; IRQ0 Handler
000096 b70f                      	in R16, SREG
000097 930f                      	push R16
                                 
000098 910f                      	pop R16
000099 bf0f                      	out SREG, R16
00009a 9518                      reti
                                 EXT_INT1: 
00009b b70f                      	in R16, SREG
00009c 930f                      	push R16
                                 
00009d 910f                      	pop R16
00009e bf0f                      	out SREG, R16
00009f 9518                      reti ; IRQ1 Handler
                                 TIM2_COMP: 
0000a0 b70f                      	in R16, SREG
0000a1 930f                      	push R16
                                 
0000a2 910f                      	pop R16
0000a3 bf0f                      	out SREG, R16
0000a4 9518                      reti ; Timer2 Compare Handler
                                 TIM2_OVF: 
0000a5 b70f                      	in R16, SREG
0000a6 930f                      	push R16
                                 
0000a7 910f                      	pop R16
0000a8 bf0f                      	out SREG, R16
0000a9 9518                      reti ; Timer2 Overflow Handler
                                 TIM1_CAPT: 
0000aa b70f                      	in R16, SREG
0000ab 930f                      	push R16
                                 
0000ac 910f                      	pop R16
0000ad bf0f                      	out SREG, R16
0000ae 9518                      reti ; Timer1 Capture Handler
                                 TIM1_COMPA: 
0000af b70f                      	in R16, SREG
0000b0 930f                      	push R16
                                 
0000b1 910f                      	pop R16
0000b2 bf0f                      	out SREG, R16
0000b3 9518                      reti ; Timer1 CompareA Handler
                                 TIM1_COMPB: 
0000b4 b70f                      	in R16, SREG
0000b5 930f                      	push R16
                                 
0000b6 910f                      	pop R16
0000b7 bf0f                      	out SREG, R16
0000b8 9518                      reti ; Timer1 CompareB Handler
                                 TIM1_OVF: 
0000b9 b70f                      	in R16, SREG
0000ba 930f                      	push R16
                                 
0000bb 910f                      	pop R16
0000bc bf0f                      	out SREG, R16
0000bd 9518                      reti ; Timer1 Overflow Handler
                                 TIM0_OVF: 
0000be b70f                      	in R16, SREG
0000bf 930f                      	push R16
                                 
0000c0 910f                      	pop R16
0000c1 bf0f                      	out SREG, R16
0000c2 9518                      reti ; Timer0 Overflow Handler
                                 SPI_STC: 
0000c3 b70f                      	in R16, SREG
0000c4 930f                      	push R16
                                 
0000c5 910f                      	pop R16
0000c6 bf0f                      	out SREG, R16
0000c7 9518                      reti ; SPI Transfer Complete Handler
                                 USART_RXC: 
0000c8 b70f                      	in R16, SREG
0000c9 930f                      	push R16
                                 
0000ca 910f                      	pop R16
0000cb bf0f                      	out SREG, R16
0000cc 9518                      reti ; USART RX Complete Handler
                                 USART_UDRE: 
0000cd b70f                      	in R16, SREG
0000ce 930f                      	push R16
                                 
0000cf 910f                      	pop R16
0000d0 bf0f                      	out SREG, R16
0000d1 9518                      reti ; UDR Empty Handler
                                 USART_TXC: 
0000d2 b70f                      	in R16, SREG
0000d3 930f                      	push R16
                                 
0000d4 910f                      	pop R16
0000d5 bf0f                      	out SREG, R16
0000d6 9518                      reti ; USART TX Complete Handler
                                 ADC_COMP: 
0000d7 b70f                      	in R16, SREG
0000d8 930f                      	push R16
                                 
0000d9 910f                      	pop R16
0000da bf0f                      	out SREG, R16
0000db 9518                      reti ; ADC Conversion Complete Handler
                                 EE_RDY: 
0000dc b70f                      	in R16, SREG
0000dd 930f                      	push R16
                                 
0000de 910f                      	pop R16
0000df bf0f                      	out SREG, R16
0000e0 9518                      reti ; EEPROM Ready Handler
                                 ANA_COMP: 
0000e1 b70f                      	in R16, SREG
0000e2 930f                      	push R16
                                 
0000e3 910f                      	pop R16
0000e4 bf0f                      	out SREG, R16
0000e5 9518                      reti ; Analog Comparator Handler
                                 TWSI: 
0000e6 b70f                      	in R16, SREG
0000e7 930f                      	push R16
                                 
0000e8 910f                      	pop R16
0000e9 bf0f                      	out SREG, R16
0000ea 9518                      reti ; Two-wire Serial Interface Handler
                                 EXT_INT2: 
0000eb b70f                      	in R16, SREG
0000ec 930f                      	push R16
                                 
0000ed 910f                      	pop R16
0000ee bf0f                      	out SREG, R16
0000ef 9518                      reti ; IRQ2 Handler
                                 TIM0_COMP: 
0000f0 b70f                      	in R16, SREG
0000f1 930f                      	push R16
                                 
0000f2 95b3                      	INC R27
                                 
0000f3 910f                      	pop R16
0000f4 bf0f                      	out SREG, R16
0000f5 9518                      reti
                                 SPM_RDY: 
0000f6 b70f                      	in R16, SREG
0000f7 930f                      	push R16
                                 
0000f8 910f                      	pop R16
0000f9 bf0f                      	out SREG, R16
0000fa 9518                      reti ; Store Program Memory Ready Handler
                                 
                                 
                                 
                                 ;**********************************************************************************************
                                 ;ESTA LIBRERA SE UTILIZA PARA EL LCD
                                 ;Esta libreria funciona a una frecuencia de 8Mhz
                                 ;FUNCIONES:
                                 ;   - INI_LCD sirve para inicializar el LCD
                                 ;   - WR_INS para escribir una instruccion en el LCD.  Antes debe de cargarse en VAR la instruccin a escribir
                                 ;   - WR_DAT para escribir un dato en el LCD.  Antes debe de cargarse en VAR el dato a escribir
                                 ;REGISTROS
                                 ;   - Se emplea el registro R16, R17 y R18
                                 ;PUERTOS
                                 ;   - Se emplea el puerto D (pines 5 6 y 7 para RS, RW y E respectivamente)
                                 ;   - Se emplea el puerto C para la conexin a D0..D7
                                 ;   - Estos puertos pueden modificarse en la definicin de variables
                                 ;************************************************************************************************************************
                                 ;Definicin de variables
                                 .def VAR3 = r20
                                 .def VAR2=r19
                                 .def VAR= r16
                                 .equ DDR_DAT=DDRC
                                 .equ PORT_DAT=PORTC
                                 .equ PIN_DAT=PINC
                                 .equ DDR_CTR=DDRD 
                                 .equ PORT_CTR=PORTD
                                 .equ PIN_RS=5
                                 .equ PIN_RW=6
                                 .equ PIN_E=7
                                 
                                 ;************************************************************************************************************************
                                 INI_LCD:	
0000fb d02a                      	rcall DECLARA_PUERTOS
0000fc d03b                          rcall T0_15m			 
0000fd e308                      	ldi VAR,0b00111000		;Function Set - Inicializa el LCD
0000fe d020                      	rcall WR_INS_INI		
0000ff d054                      	rcall T0_4m1
000100 e308                      	ldi VAR,0b00111000		;Function Set - Inicializa elLCD
000101 d01d                      	rcall WR_INS_INI		
000102 d048                      	rcall T0_100u			
000103 e308                      	ldi VAR,0b00111000		;Function Set - Inicializa elLCD
000104 d01a                      	rcall WR_INS_INI		
000105 d045                      	rcall T0_100u			
000106 e308                      	ldi VAR,0b00111000		;Function Set - Define 2 lneas, 5x8 char font
000107 d017                      	rcall WR_INS_INI		
000108 d042                      	rcall T0_100u
000109 e008                      	ldi VAR, 0b00001000		;Apaga el display
00010a d009                      	rcall WR_INS
00010b e001                      	ldi VAR, 0b00000001		;Limpia el display
00010c d007                          rcall WR_INS
                                 	//*******************************************************************************************************************
                                 	//---------------------------------------------CONTROL DE MODO --------------------------------------------------
                                 	//MODO INCREMENTO SIN SHIFT
00010d e006                      	ldi VAR, 0b00000110		;Entry Mode Set - Display clear, increment, without display shift
00010e d005                      	rcall WR_INS	
                                 	//MODO DECREMENTO SIN SHIFT
                                 	//ldi VAR, 0b00000100		;Entry Mode Set - Display clear, increment, without display shift
                                 	//rcall WR_INS
                                 	//MODO INCREMENTO CON SHIFT
                                 	//ldi VAR, 0b00000111		;Entry Mode Set - Display clear, increment, display shift
                                 	//rcall WR_INS
                                 	//MODO DECREMENTO CON SHIFT
                                 	//ldi VAR, 0b00000101		;Entry Mode Set - Display clear, increment, display shift
                                 	//rcall WR_INS
                                 	//*******************************************************************************************************************	
00010f e00c                      	ldi VAR, 0b00001100		;Enciende el display
000110 d003                          rcall WR_INS		
                                 	//*******************************************************************************************************************
                                 	//---------------------------------------------CONTROL DE POSICIN --------------------------------------------------
                                 	//PARA INCREMENTO SIN SHIFT
000111 e800                      	ldi VAR, 0b1000_0000
000112 d001                      	rcall WR_INS
                                 	//PARA DECREMENTO SIN SHIFT
                                 	//ldi VAR, 0b1000_1111
                                 	//rcall WR_INS
                                 	//PARA INCREMENTO CON SHIFT
                                 	//ldi VAR, 0b1000_0100
                                 	//rcall WR_INS
                                 	//PARA DECREMENTO CON SHIFT
                                 	//ldi VAR, 0b1010_0111
                                 	//rcall WR_INS
                                 	//*******************************************************************************************************************
000113 9508                      ret
                                 ;************************************************************************************************************************
                                 WR_INS: 
000114 d00a                      	rcall WR_INS_INI
000115 d014                      	rcall CHK_FLG			;Espera hasta que la bandera del LCD responde que ya termin
000116 9508                      ret
                                 ;************************************************************************************************************************
                                 WR_DAT:			
000117 bb05                      	out PORT_DAT,VAR 
000118 9a95                      	sbi PORT_CTR,PIN_RS		;Modo datos
000119 9896                      	cbi PORT_CTR,PIN_RW		;Modo escritura
00011a 9a97                      	sbi PORT_CTR,PIN_E		;Habilita E
00011b d026                      	rcall T0_10m
00011c 9897                      	cbi PORT_CTR,PIN_E		;Quita E, regresa a modo normal
00011d d00c                      	rcall CHK_FLG			;Espera hasta que la bandera del LCD indica que termin
00011e 9508                      ret
                                 ;************************************************************************************************************************
                                 WR_INS_INI: 
00011f bb05                      	out PORT_DAT,VAR 
000120 9895                      	cbi PORT_CTR,PIN_RS		;Modo instrucciones
000121 9896                      	cbi PORT_CTR,PIN_RW		;Modo escritura
000122 9a97                         	sbi PORT_CTR,PIN_E		;Habilita E
000123 d01e                      	rcall T0_10m			
000124 9897                      	cbi PORT_CTR,PIN_E		;Quita E, regresa a modo normal
000125 9508                      ret
                                 ;************************************************************************************************************************
                                 DECLARA_PUERTOS:
000126 ef0f                      	ldi VAR, 0xFF
000127 bb04                      	out DDR_DAT, VAR		; El puerto donde estn conectados D0..D7 se habilita como salida
000128 bb01                      	out DDR_CTR, VAR		; Todo el puerto en donde estn conectados RS,RW y E se habilita como salida
000129 9508                      ret	
                                 ;************************************************************************************************************************
                                 CHK_FLG: 
00012a e000                      	ldi VAR, 0x00		
00012b bb04                      	out DDR_DAT, VAR		;Establece el puerto de datos como entrada para poder leer la bandera
00012c 9895                      	cbi PORT_CTR, PIN_RS		;Modo instrucciones
00012d 9a96                      	sbi PORT_CTR, PIN_RW		;Modo lectura
                                 	RBF:
00012e 9a97                      		sbi PORT_CTR, PIN_E 	;Habilita E
00012f d012                      		rcall T0_10m
000130 9897                      		cbi PORT_CTR, PIN_E	;Quita E, regresa a modo normal
000131 999f                      	   	sbic PIN_DAT, 7		
                                 		;****************************************************! sbis o sbic cambian segn se trate de la vida real (C) o de poteus (S)
000132 cffb                      	   	rjmp RBF		;Repite el ciclo hasta que la bandera de ocupado(pin7)=1
                                 	CONTINUA:	
000133 9895                      	cbi PORT_CTR, PIN_RS		;Limpia RS
000134 9896                      	cbi PORT_CTR, PIN_RW		;Limpia RW
                                 		
000135 ef0f                       	ldi VAR, 0xFF   	
000136 bb04                      	out DDR_DAT, VAR		;Regresa el puerto de datos a su configuracin como puerto de salida
000137 9508                      ret
                                 ;************************************************************************************************************************
                                 T0_15m:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     120000 cycles:
                                 ; ----------------------------- 
                                 ; delaying 119997 cycles:
000138 ec17                      			ldi  R17, $C7
000139 ec28                      WGLOOP0a:	ldi  R18, $C8
00013a 952a                      WGLOOP1a:	dec  R18
00013b f7f1                      			brne WGLOOP1a
00013c 951a                      			dec  R17
00013d f7d9                      			brne WGLOOP0a
                                 ; ----------------------------- 
                                 ; delaying 3 cycles:
00013e e011                      			ldi  R17, $01
00013f 951a                      WGLOOP2a:	dec  R17
000140 f7f1                      			brne WGLOOP2a
                                 ; =============================
000141 9508                      ret
                                 ;************************************************************************************************************************
                                 T0_10m:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     80000 cycles:
                                 ; ----------------------------- 
                                 ; delaying 79998 cycles:
000142 e816                      			ldi  R17, $86
000143 ec26                      WGLOOP0b:	ldi  R18, $C6
000144 952a                      WGLOOP1b:	dec  R18
000145 f7f1                      			brne WGLOOP1b
000146 951a                      			dec  R17
000147 f7d9                      			brne WGLOOP0b
                                 ; ----------------------------- 
                                 ; delaying 2 cycles:
000148 0000                      			nop
000149 0000                      			nop
                                 ; ============================= 
00014a 9508                      ret
                                 ;************************************************************************************************************************
                                 T0_100u:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     800 cycles:
                                 ; ----------------------------- 
                                 ; delaying 798 cycles:
00014b e012                      			ldi  R17, $02
00014c e824                      WGLOOP0c:	ldi  R18, $84
00014d 952a                      WGLOOP1c:	dec  R18
00014e f7f1                      			brne WGLOOP1c
00014f 951a                      			dec  R17
000150 f7d9                      			brne WGLOOP0c
                                 ; ----------------------------- 
                                 ; delaying 2 cycles:
000151 0000                      			nop
000152 0000                      			nop
                                 ; ============================= 
000153 9508                      ret
                                 ;************************************************************************************************************************
                                 T0_4m1:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     32800 cycles:
                                 ; ----------------------------- 
                                 ; delaying 32781 cycles:
000154 e311                      			ldi  R17, $31
000155 ed2e                      WGLOOP0d:	ldi  R18, $DE
000156 952a                      WGLOOP1d:	dec  R18
000157 f7f1                      			brne WGLOOP1d
000158 951a                      			dec  R17
000159 f7d9                      			brne WGLOOP0d
                                 ; ----------------------------- 
                                 ; delaying 18 cycles:
00015a e016                      			ldi  R17, $06
00015b 951a                      WGLOOP2d:	dec  R17
00015c f7f1                      			brne WGLOOP2d
                                 ; ----------------------------- 
                                 ; delaying 1 cycle:
00015d 0000                      			nop
                                 ; ============================= 
00015e 9508                      ret
                                 
                                 delay1s:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     8000000 cycles:
                                 ; ----------------------------- 
                                 ; delaying 7999992 cycles:
00015f e418                      		  ldi  R17, $48
000160 eb2c                      WGLOOP0:  ldi  R18, $BC
000161 ec34                      WGLOOP1:  ldi  R19, $C4
000162 953a                      WGLOOP2:  dec  R19
000163 f7f1                                brne WGLOOP2
000164 952a                                dec  R18
000165 f7d9                                brne WGLOOP1
000166 951a                                dec  R17
000167 f7c1                                brne WGLOOP0
                                 ; ----------------------------- 
                                 ; delaying 6 cycles:
000168 e012                                ldi  R17, $02
000169 951a                      WGLOOP3:  dec  R17
00016a f7f1                                brne WGLOOP3
                                 ; ----------------------------- 
                                 ; delaying 2 cycles:
00016b 0000                                nop
00016c 0000                                nop
                                 ; ============================= 
00016d 9508                      ret
                                 
                                 
                                 MSJ_Inicio:
00016e 6e45
00016f 6520
000170 7073
000171 7265
000172 2361                      .db "En espera#"
                                 
                                 MSJ_primes:
000173 754e
000174 656d
000175 6f72
000176 2073
000177 7270
000178 6d69
000179 736f
00017a 2323                      .db "Numeros primos##"
                                 
                                 MSJ_fin:
00017b 6946
00017c 236e                      .db "Fin#"
                                 
                                 Primes:
00017d 3230
00017e 3330
00017f 3530
000180 3730
000181 3131
000182 3331
000183 3731
000184 3931
000185 3332
000186 3932
000187 3133
000188 3733
000189 3134
00018a 3334
00018b 3734
00018c 3335
00018d 3935
00018e 3136
00018f 3736
000190 3137
000191 3337
000192 3937
000193 3338
000194 3938
000195 3739


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega16A" register use summary:
x  :   0 y  :   0 z  :   0 r0 :   4 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 118 r17:  16 r18:  10 r19:   2 r20:  13 
r21:   9 r22:   4 r23:   0 r24:   0 r25:   0 r26:   0 r27:   1 r28:   0 
r29:   2 r30:  10 r31:  10 
Registers used: 12 out of 35 (34.3%)

"ATmega16A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   4 add   :   4 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   5 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  17 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   9 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  11 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :   5 cpse  :   0 dec   :  17 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :  20 inc   :   6 jmp   :  21 
ld    :   0 ldd   :   0 ldi   :  47 lds   :   0 lpm   :  12 lsl   :   0 
lsr   :   0 mov   :   4 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   8 or    :   0 ori   :   0 out   :  29 pop   :  20 
push  :  20 rcall :  40 ret   :  16 reti  :  20 rjmp  :  10 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   5 sbic  :   1 sbis  :   2 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   0 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 25 out of 113 (22.1%)

"ATmega16A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00032e    732     82    814   16384   5.0%
[.dseg] 0x000060 0x000060      0      0      0    1024   0.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
