
---------- Begin Simulation Statistics ----------
final_tick                               164168627000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 556428                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683960                       # Number of bytes of host memory used
host_op_rate                                   557520                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   179.72                       # Real time elapsed on the host
host_tick_rate                              913479889                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.164169                       # Number of seconds simulated
sim_ticks                                164168627000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693316                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095395                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101841                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727643                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477735                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65341                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.641686                       # CPI: cycles per instruction
system.cpu.discardedOps                        190656                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610148                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402291                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001387                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        31530457                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.609130                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        164168627                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132638170                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       276091                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        561056                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       634399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        15458                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1270494                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          15468                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164168627000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109175                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       197649                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78427                       # Transaction distribution
system.membus.trans_dist::ReadExReq            175805                       # Transaction distribution
system.membus.trans_dist::ReadExResp           175805                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109175                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       846036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 846036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30888256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30888256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            284980                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  284980    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              284980                       # Request fanout histogram
system.membus.respLayer1.occupancy         1551371250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1351652000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164168627000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            362656                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       740276                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          181190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           273441                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          273440                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       361981                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1905240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1906590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     75395008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               75438208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          287069                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12649600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           923166                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016850                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.128792                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 907621     98.32%     98.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15535      1.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             923166                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2355746000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1906266996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2025000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164168627000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               351097                       # number of demand (read+write) hits
system.l2.demand_hits::total                   351113                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data              351097                       # number of overall hits
system.l2.overall_hits::total                  351113                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             284325                       # number of demand (read+write) misses
system.l2.demand_misses::total                 284984                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            284325                       # number of overall misses
system.l2.overall_misses::total                284984                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65746000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30359681000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30425427000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65746000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30359681000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30425427000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           635422                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               636097                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          635422                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              636097                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.976296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.447459                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.448020                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.976296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.447459                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.448020                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99766.312595                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106778.091972                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106761.877860                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99766.312595                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106778.091972                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106761.877860                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              197650                       # number of writebacks
system.l2.writebacks::total                    197650                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        284321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            284980                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       284321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           284980                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52566000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24672971000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24725537000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52566000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24672971000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24725537000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.447452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.448013                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.447452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.448013                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79766.312595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86778.574217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86762.358762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79766.312595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86778.574217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86762.358762                       # average overall mshr miss latency
system.l2.replacements                         287069                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       542626                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           542626                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       542626                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       542626                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4476                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4476                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             97636                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 97636                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          175805                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              175805                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19165332000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19165332000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        273441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            273441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.642936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.642936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109014.715167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109014.715167                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       175805                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         175805                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15649232000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15649232000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.642936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.642936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89014.715167                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89014.715167                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65746000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65746000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.976296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.976296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99766.312595                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99766.312595                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52566000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52566000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.976296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79766.312595                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79766.312595                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        253461                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            253461                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108520                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108520                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11194349000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11194349000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       361981                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        361981                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.299795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.299795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103154.708809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103154.708809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108516                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108516                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9023739000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9023739000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.299784                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.299784                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83155.838770                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83155.838770                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164168627000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8084.175267                       # Cycle average of tags in use
system.l2.tags.total_refs                     1265939                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    295261                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.287525                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     135.512262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        24.724256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7923.938748                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986838                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4952                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          598                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2836099                       # Number of tag accesses
system.l2.tags.data_accesses                  2836099                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164168627000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18196544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18238720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12649536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12649536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          284321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              284980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       197649                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             197649                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            256907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         110840569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             111097475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       256907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           256907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       77052091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             77052091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       77052091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           256907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        110840569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            188149566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    197648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    283649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008495056500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11568                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11568                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              795375                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186370                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      284980                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     197649                       # Number of write requests accepted
system.mem_ctrls.readBursts                    284980                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   197649                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    672                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12481                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4734856000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1421540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10065631000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16653.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35403.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   145832                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101322                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                284980                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               197649                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  230121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       234777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.373687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.470910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   189.974418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       180692     76.96%     76.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29197     12.44%     89.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5756      2.45%     91.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1633      0.70%     92.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9179      3.91%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          577      0.25%     96.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          703      0.30%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          586      0.25%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6454      2.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       234777                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11568                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.576936                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.134743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.668154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11362     98.22%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          140      1.21%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           26      0.22%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.04%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.23%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11568                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.084198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.049967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.084643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5559     48.05%     48.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              223      1.93%     49.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5087     43.97%     93.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              655      5.66%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               40      0.35%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11568                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18195712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   43008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12648320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18238720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12649536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       110.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        77.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    111.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     77.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  164168586000                       # Total gap between requests
system.mem_ctrls.avgGap                     340154.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18153536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12648320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 256906.576918621577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 110578594.288907572627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 77044684.061346262693                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       284321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       197649                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18742500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10046888500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3906207797250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28440.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35336.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19763357.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            817679940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            434588220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           998893140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          504961920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12959069760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      39685204620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      29621633280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        85022030880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.894511                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  76593154750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5481840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  82093632250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            858677820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            456390495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1031065980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          526666680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12959069760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      40287786390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29114196000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        85233853125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.184784                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  75271450500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5481840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  83415336500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    164168627000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164168627000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662824                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662824                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662824                       # number of overall hits
system.cpu.icache.overall_hits::total         9662824                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69490000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69490000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69490000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69490000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663499                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663499                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663499                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663499                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102948.148148                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102948.148148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102948.148148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102948.148148                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68140000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68140000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68140000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68140000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 100948.148148                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100948.148148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 100948.148148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100948.148148                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662824                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662824                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69490000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69490000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102948.148148                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102948.148148                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68140000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68140000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 100948.148148                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100948.148148                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164168627000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           550.307129                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663499                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14316.294815                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   550.307129                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.268705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.268705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          675                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          675                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.329590                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38654671                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38654671                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164168627000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 164168627000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164168627000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51390981                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51390981                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51391489                       # number of overall hits
system.cpu.dcache.overall_hits::total        51391489                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       679876                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         679876                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       687787                       # number of overall misses
system.cpu.dcache.overall_misses::total        687787                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  41768181000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41768181000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  41768181000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41768181000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52070857                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52070857                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52079276                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52079276                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013057                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013057                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013207                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013207                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61434.998441                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61434.998441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60728.366486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60728.366486                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        96100                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3270                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.388379                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       542626                       # number of writebacks
system.cpu.dcache.writebacks::total            542626                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52360                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52360                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52360                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52360                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       627516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       627516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       635422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       635422                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38864016000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38864016000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  39653235999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39653235999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012051                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012051                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012201                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012201                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61933.107682                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61933.107682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62404.568931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62404.568931                       # average overall mshr miss latency
system.cpu.dcache.replacements                 634397                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40766605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40766605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       354151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        354151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17526955000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17526955000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41120756                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41120756                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008612                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008612                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49490.062149                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49490.062149                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           76                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       354075                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       354075                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16816498000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16816498000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008611                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008611                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47494.169314                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47494.169314                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10624376                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10624376                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       325725                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       325725                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24241226000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24241226000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74422.368562                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74422.368562                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52284                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52284                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       273441                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       273441                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22047518000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22047518000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80629.890909                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80629.890909                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    789219999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    789219999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99825.448900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99825.448900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164168627000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.076863                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52026986                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            635421                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.877977                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.076863                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          573                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208952829                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208952829                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164168627000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 164168627000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
