{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756129913990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756129913990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 25 10:51:53 2025 " "Processing started: Mon Aug 25 10:51:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756129913990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756129913990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_FPGA_RTL -c Lab1_FPGA_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_FPGA_RTL -c Lab1_FPGA_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756129913990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756129914128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756129914128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab1_FPGA_RTL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab1_FPGA_RTL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab1_FPGA_RTL-rtl " "Found design unit 1: Lab1_FPGA_RTL-rtl" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/Lab1_FPGA_RTL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756129918481 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab1_FPGA_RTL " "Found entity 1: Lab1_FPGA_RTL" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/Lab1_FPGA_RTL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756129918481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756129918481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepmotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stepmotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stepmotor-rtl " "Found design unit 1: stepmotor-rtl" {  } { { "stepmotor.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/stepmotor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756129918482 ""} { "Info" "ISGN_ENTITY_NAME" "1 stepmotor " "Found entity 1: stepmotor" {  } { { "stepmotor.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/stepmotor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756129918482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756129918482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-rtl " "Found design unit 1: toplevel-rtl" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756129918482 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756129918482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756129918482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756129918504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepmotor stepmotor:u_motor " "Elaborating entity \"stepmotor\" for hierarchy \"stepmotor:u_motor\"" {  } { { "toplevel.vhd" "u_motor" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756129918505 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[4\] GND " "Pin \"fpga_led_pio\[4\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|fpga_led_pio[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[5\] GND " "Pin \"fpga_led_pio\[5\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|fpga_led_pio[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[6\] GND " "Pin \"fpga_led_pio\[6\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|fpga_led_pio[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[7\] GND " "Pin \"fpga_led_pio\[7\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|fpga_led_pio[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[8\] GND " "Pin \"fpga_led_pio\[8\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|fpga_led_pio[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[9\] GND " "Pin \"fpga_led_pio\[9\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|fpga_led_pio[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[4\] GND " "Pin \"GPIO\[4\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[5\] GND " "Pin \"GPIO\[5\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[6\] GND " "Pin \"GPIO\[6\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[7\] GND " "Pin \"GPIO\[7\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[8\] GND " "Pin \"GPIO\[8\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[9\] GND " "Pin \"GPIO\[9\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[10\] GND " "Pin \"GPIO\[10\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[11\] GND " "Pin \"GPIO\[11\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[12\] GND " "Pin \"GPIO\[12\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[13\] GND " "Pin \"GPIO\[13\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[14\] GND " "Pin \"GPIO\[14\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[15\] GND " "Pin \"GPIO\[15\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[16\] GND " "Pin \"GPIO\[16\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[17\] GND " "Pin \"GPIO\[17\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[18\] GND " "Pin \"GPIO\[18\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[19\] GND " "Pin \"GPIO\[19\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[20\] GND " "Pin \"GPIO\[20\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[21\] GND " "Pin \"GPIO\[21\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[22\] GND " "Pin \"GPIO\[22\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[23\] GND " "Pin \"GPIO\[23\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[24\] GND " "Pin \"GPIO\[24\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[25\] GND " "Pin \"GPIO\[25\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[26\] GND " "Pin \"GPIO\[26\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[27\] GND " "Pin \"GPIO\[27\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[28\] GND " "Pin \"GPIO\[28\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[29\] GND " "Pin \"GPIO\[29\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[30\] GND " "Pin \"GPIO\[30\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[31\] GND " "Pin \"GPIO\[31\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[32\] GND " "Pin \"GPIO\[32\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[33\] GND " "Pin \"GPIO\[33\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[34\] GND " "Pin \"GPIO\[34\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[35\] GND " "Pin \"GPIO\[35\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756129918785 "|toplevel|GPIO[35]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1756129918785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756129918832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756129919001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756129919001 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_switch_pio\[4\] " "No output dependent on input pin \"fpga_switch_pio\[4\]\"" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756129919016 "|toplevel|fpga_switch_pio[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_switch_pio\[5\] " "No output dependent on input pin \"fpga_switch_pio\[5\]\"" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756129919016 "|toplevel|fpga_switch_pio[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_switch_pio\[6\] " "No output dependent on input pin \"fpga_switch_pio\[6\]\"" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756129919016 "|toplevel|fpga_switch_pio[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_switch_pio\[7\] " "No output dependent on input pin \"fpga_switch_pio\[7\]\"" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756129919016 "|toplevel|fpga_switch_pio[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_switch_pio\[8\] " "No output dependent on input pin \"fpga_switch_pio\[8\]\"" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756129919016 "|toplevel|fpga_switch_pio[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_switch_pio\[9\] " "No output dependent on input pin \"fpga_switch_pio\[9\]\"" {  } { { "toplevel.vhd" "" { Text "/home/luka/SoC/25b-soc-entrega-1-lukafig/toplevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756129919016 "|toplevel|fpga_switch_pio[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1756129919016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756129919016 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756129919016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756129919016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756129919016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1069 " "Peak virtual memory: 1069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756129919020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 25 10:51:59 2025 " "Processing ended: Mon Aug 25 10:51:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756129919020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756129919020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756129919020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756129919020 ""}
