<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8"/><meta name="viewport" content="width=device-width, initial-scale=1.0"/><title>Wiring diagrams · Catlab.jl</title><link href="https://fonts.googleapis.com/css?family=Lato|Roboto+Mono" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.0/css/fontawesome.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.0/css/solid.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.0/css/brands.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.11.1/katex.min.css" rel="stylesheet" type="text/css"/><script>documenterBaseURL="../.."</script><script src="https://cdnjs.cloudflare.com/ajax/libs/require.js/2.3.6/require.min.js" data-main="../../assets/documenter.js"></script><script src="../../siteinfo.js"></script><script src="../../../versions.js"></script><link class="docs-theme-link" rel="stylesheet" type="text/css" href="../../assets/themes/documenter-dark.css" data-theme-name="documenter-dark"/><link class="docs-theme-link" rel="stylesheet" type="text/css" href="../../assets/themes/documenter-light.css" data-theme-name="documenter-light" data-theme-primary/><script src="../../assets/themeswap.js"></script><script src="../../assets/analytics.js"></script></head><body><div id="documenter"><nav class="docs-sidebar"><a class="docs-logo" href="../../"><img src="../../assets/logo.svg" alt="Catlab.jl logo"/></a><div class="docs-package-name"><span class="docs-autofit">Catlab.jl</span></div><form class="docs-search" action="../../search/"><input class="docs-search-query" id="documenter-search-query" name="q" type="text" placeholder="Search docs"/></form><ul class="docs-menu"><li><a class="tocitem" href="../../">Catlab.jl</a></li><li><span class="tocitem">Vignettes</span><ul><li><input class="collapse-toggle" id="menuitem-2-1" type="checkbox"/><label class="tocitem" for="menuitem-2-1"><span class="docs-label">Wiring diagrams</span><i class="docs-chevron"></i></label><ul class="collapsed"><li><a class="tocitem" href="../../generated/wiring_diagrams/wiring_diagram_basics/">Basics of wiring diagrams</a></li><li><a class="tocitem" href="../../generated/wiring_diagrams/diagrams_and_expressions/">Wiring diagrams and syntactic expressions</a></li></ul></li><li><input class="collapse-toggle" id="menuitem-2-2" type="checkbox"/><label class="tocitem" for="menuitem-2-2"><span class="docs-label">Graphics</span><i class="docs-chevron"></i></label><ul class="collapsed"><li><a class="tocitem" href="../../generated/graphics/composejl_wiring_diagrams/">Drawing wiring diagrams in Compose.jl</a></li><li><a class="tocitem" href="../../generated/graphics/graphviz_wiring_diagrams/">Drawing wiring diagrams in Graphviz</a></li><li><a class="tocitem" href="../../generated/graphics/tikz_wiring_diagrams/">Drawing wiring diagrams in TikZ</a></li><li><a class="tocitem" href="../../generated/graphics/layouts_vs_drawings/">Layouts versus drawings of wiring diagrams</a></li></ul></li></ul></li><li><span class="tocitem">Modules</span><ul><li><a class="tocitem" href="../core/">Theories, instances, and expressions</a></li><li><a class="tocitem" href="../theories/">Standard library of theories</a></li><li><a class="tocitem" href="../categorical_algebra/">Categorical algebra</a></li><li><a class="tocitem" href="../graphs/">Graphs</a></li><li class="is-active"><a class="tocitem" href>Wiring diagrams</a></li><li><a class="tocitem" href="../graphics/">Graphics</a></li><li><a class="tocitem" href="../programs/">Programs</a></li></ul></li></ul><div class="docs-version-selector field has-addons"><div class="control"><span class="docs-label button is-static is-size-7">Version</span></div><div class="docs-selector control is-expanded"><div class="select is-fullwidth is-size-7"><select id="documenter-version-selector"></select></div></div></div></nav><div class="docs-main"><header class="docs-navbar"><nav class="breadcrumb"><ul class="is-hidden-mobile"><li><a class="is-disabled">Modules</a></li><li class="is-active"><a href>Wiring diagrams</a></li></ul><ul class="is-hidden-tablet"><li class="is-active"><a href>Wiring diagrams</a></li></ul></nav><div class="docs-right"><a class="docs-edit-link" href="https://github.com/AlgebraicJulia/Catlab.jl/blob/master/docs/src/apis/wiring_diagrams.md" title="Edit on GitHub"><span class="docs-icon fab"></span><span class="docs-label is-hidden-touch">Edit on GitHub</span></a><a class="docs-settings-button fas fa-cog" id="documenter-settings-button" href="#" title="Settings"></a><a class="docs-sidebar-button fa fa-bars is-hidden-desktop" id="documenter-sidebar-button" href="#"></a></div></header><article class="content" id="documenter-page"><h1 id="wiring_diagrams"><a class="docs-heading-anchor" href="#wiring_diagrams">Wiring diagrams</a><a id="wiring_diagrams-1"></a><a class="docs-heading-anchor-permalink" href="#wiring_diagrams" title="Permalink"></a></h1><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams</code></a> — <span class="docstring-category">Module</span></header><section><div><p>Data structure for (directed) wiring diagrams, aka string diagrams.</p><p>A (directed) wiring diagram consists of a collection of boxes with input and output ports connected by wires. A box can be atomic (possessing no internal structure) or can itself be a wiring diagram. Thus, wiring diagrams can be nested recursively. Wiring diagrams are closely related to what the CS literature calls &quot;directed graphs with ports&quot; or more simply &quot;port graphs&quot;. The main difference is that a wiring diagram has an &quot;outer box&quot;: a wiring diagram has its own ports that can be connected to the ports of its boxes.</p><p>This module provides a generic data structure for wiring diagrams. Arbitrary data can be attached to the boxes, ports, and wires of a wiring diagram. The diagrams are &quot;abstract&quot; in the sense that they cannot be directly rendered as raster or vector graphics. However, they form a useful intermediate representation that can be serialized to and from GraphML or translated into Graphviz or other declarative diagram languages.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.AbstractBox" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.AbstractBox"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.AbstractBox</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Base type for any box (node) in a wiring diagram.</p><p>This type represents an arbitrary black box with inputs and outputs.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.Box" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.Box"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.Box</code></a> — <span class="docstring-category">Type</span></header><section><div><p>An atomic box in a wiring diagram.</p><p>These boxes have no internal structure.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/JuliaLang/julia/blob/788b2c77c10c2160f4794a4d4b6b81a95a90940c/base/#L0-L4">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.Port" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.Port"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.Port</code></a> — <span class="docstring-category">Type</span></header><section><div><p>A port on a box to which wires can be connected.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/JuliaLang/julia/blob/788b2c77c10c2160f4794a4d4b6b81a95a90940c/base/#L0-L2">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.PortKind" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.PortKind"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.PortKind</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Kind of port: input or output.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/JuliaLang/julia/blob/788b2c77c10c2160f4794a4d4b6b81a95a90940c/base/#L0-L2">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.Wire" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.Wire"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.Wire</code></a> — <span class="docstring-category">Type</span></header><section><div><p>A wire connecting one port to another.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/JuliaLang/julia/blob/788b2c77c10c2160f4794a4d4b6b81a95a90940c/base/#L0-L2">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.WiringDiagram" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.WiringDiagram"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.WiringDiagram</code></a> — <span class="docstring-category">Type</span></header><section><div><p>A directed wiring diagram, also known as a string diagram.</p><p>The wiring diagram is implemented using the following internal data structure. The &quot;skeleton&quot; of the diagram is an instance of <code>Catlab.Graphs.AbstractGraph</code>: a directed multigraph whose vertices correspond to boxes and whose edges correspond to wires. There are two special vertices, accessible via <code>input_id</code> and <code>output_id</code>, that represent the input and output ports of the outer box.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.encapsulate-Tuple{WiringDiagram,Array{Int64,1}}" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.encapsulate-Tuple{WiringDiagram,Array{Int64,1}}"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.encapsulate</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Encapsulate multiple boxes within a single sub-diagram.</p><p>This operation is a (one-sided) inverse to subsitution, see <a href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.substitute-Tuple{WiringDiagram}"><code>substitute</code></a>.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.encapsulated_subdiagram-Union{Tuple{T}, Tuple{WiringDiagram{T},Array{Int64,1}}} where T" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.encapsulated_subdiagram-Union{Tuple{T}, Tuple{WiringDiagram{T},Array{Int64,1}}} where T"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.encapsulated_subdiagram</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Create an encapsulating box for a set of boxes in a wiring diagram.</p><p>To a first approximation, the union of input ports of the given boxes will become the inputs ports of the encapsulating box and likewise for the output ports. However, when copies or merges occur, as in a cartesian or cocartesian category, a simplification procedure may reduce the number of ports on the encapsulating box.</p><p>Specifically:</p><ol><li>Each input port of an encapsulated box will have at most one incoming wire</li></ol><p>from the encapsulating outer box, and each output port of an encapsulated box will have at most one outgoing wire to the encapsulating outer box.</p><ol><li>A set of ports connected to the same outside (non-encapsulated) ports will be</li></ol><p>simplified into a single port of the encapsulating box.</p><p>See also <code>induced_subdiagram</code>.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.graph-Tuple{WiringDiagram}" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.graph-Tuple{WiringDiagram}"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.graph</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Retrieve the graph underlying the wiring diagram.</p><p>The graph is an instance of <code>Catlab.Graphs.AbstractGraph</code>. Do not mutate it! All mutations should use the wiring diagrams API: <code>add_box!</code>, <code>rem_box!</code>, and so on.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.in_wires-Tuple{WiringDiagram,Int64}" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.in_wires-Tuple{WiringDiagram,Int64}"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.in_wires</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Get all wires coming into the box.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.in_wires-Tuple{WiringDiagram,Port}" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.in_wires-Tuple{WiringDiagram,Port}"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.in_wires</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Get all wires coming into the port.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.induced_subdiagram-Union{Tuple{T}, Tuple{WiringDiagram{T},Array{Int64,1}}} where T" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.induced_subdiagram-Union{Tuple{T}, Tuple{WiringDiagram{T},Array{Int64,1}}} where T"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.induced_subdiagram</code></a> — <span class="docstring-category">Method</span></header><section><div><p>The wiring diagram induced by a subset of its boxes.</p><p>See also <code>encapsulated_subdiagram</code>.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.is_permuted_equal-Tuple{WiringDiagram,WiringDiagram,Array{Int64,1}}" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.is_permuted_equal-Tuple{WiringDiagram,WiringDiagram,Array{Int64,1}}"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.is_permuted_equal</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Check equality of wiring diagram under permutation of boxes.</p><p>When the boxes in the first diagram <code>d1</code> are permuted according to <code>σ</code>, does it become identical to the second diagram <code>d2</code>?</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.ocompose-Tuple{WiringDiagram,Array{var&quot;#s134&quot;,1} where var&quot;#s134&quot;&lt;:WiringDiagram}" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.ocompose-Tuple{WiringDiagram,Array{var&quot;#s134&quot;,1} where var&quot;#s134&quot;&lt;:WiringDiagram}"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.ocompose</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Operadic composition of wiring diagrams.</p><p>This generic function has two different signatures, corresponding to the &quot;full&quot; and &quot;partial&quot; notions of operadic composition (Yau, 2018, <em>Operads of Wiring Diagrams</em>, Definitions 2.3 and 2.10).</p><p>This operation is a simple wrapper around <a href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.substitute-Tuple{WiringDiagram}"><code>substitute</code></a>.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.out_wires-Tuple{WiringDiagram,Int64}" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.out_wires-Tuple{WiringDiagram,Int64}"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.out_wires</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Get all wires coming out of the box.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.out_wires-Tuple{WiringDiagram,Port}" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.out_wires-Tuple{WiringDiagram,Port}"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.out_wires</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Get all wires coming out of the port.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.singleton_diagram-Tuple{Type,AbstractBox}" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.singleton_diagram-Tuple{Type,AbstractBox}"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.singleton_diagram</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Wiring diagram with a single box connected to the outer ports.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.substitute-Tuple{WiringDiagram}" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.substitute-Tuple{WiringDiagram}"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.substitute</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Substitute wiring diagrams for boxes.</p><p>Performs one or more substitutions. When performing multiple substitutions, the substitutions are simultaneous.</p><p>This operation implements the operadic composition of wiring diagrams, see also <a href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.ocompose-Tuple{WiringDiagram,Array{var&quot;#s134&quot;,1} where var&quot;#s134&quot;&lt;:WiringDiagram}"><code>ocompose</code></a>.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.validate_ports-Tuple{Any,Any}" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.validate_ports-Tuple{Any,Any}"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.validate_ports</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Check compatibility of source and target ports.</p><p>The default implementation is a no-op.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.wires-Tuple{WiringDiagram,Int64}" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.wires-Tuple{WiringDiagram,Int64}"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.wires</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Get all wires coming into or out of the box.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.UndirectedWiringDiagrams" href="#Catlab.WiringDiagrams.UndirectedWiringDiagrams"><code>Catlab.WiringDiagrams.UndirectedWiringDiagrams</code></a> — <span class="docstring-category">Module</span></header><section><div><p>Data structure for undirected wiring diagrams.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.DirectedWiringDiagrams.add_wire!-Tuple{Catlab.CSetDataStructures.AbstractAttributedCSet{Catlab.Theories.CatDesc{(:Box, :Port, :OuterPort, :Junction),(:box, :junction, :outer_junction),(2, 2, 3),(1, 4, 4)},AD,Ts} where Ts&lt;:Tuple where AD&lt;:(Catlab.Theories.AttrDesc{Catlab.Theories.CatDesc{(:Box, :Port, :OuterPort, :Junction),(:box, :junction, :outer_junction),(2, 2, 3),(1, 4, 4)},Data,Attr,ADom,ACodom} where ACodom where ADom where Attr where Data),Tuple{Int64,Int64},Tuple{Int64,Int64}}" href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.add_wire!-Tuple{Catlab.CSetDataStructures.AbstractAttributedCSet{Catlab.Theories.CatDesc{(:Box, :Port, :OuterPort, :Junction),(:box, :junction, :outer_junction),(2, 2, 3),(1, 4, 4)},AD,Ts} where Ts&lt;:Tuple where AD&lt;:(Catlab.Theories.AttrDesc{Catlab.Theories.CatDesc{(:Box, :Port, :OuterPort, :Junction),(:box, :junction, :outer_junction),(2, 2, 3),(1, 4, 4)},Data,Attr,ADom,ACodom} where ACodom where ADom where Attr where Data),Tuple{Int64,Int64},Tuple{Int64,Int64}}"><code>Catlab.WiringDiagrams.DirectedWiringDiagrams.add_wire!</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Wire together two ports in an undirected wiring diagram.</p><p>A convenience method that creates and sets junctions as needed. Ports are only allowed to have one junction, so if both ports already have junctions, then the second port is assigned the junction of the first. The handling of the two arguments is otherwise symmetric.</p><p>FIXME: When both ports already have junctions, the two junctions should be <em>merged</em>. To do this, we must implement <code>merge_junctions!</code> and thus also <code>rem_part!</code>.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.UndirectedWiringDiagrams.cospan_diagram-Union{Tuple{UWD}, Tuple{Type{UWD},Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T),Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T)}, Tuple{Type{UWD},Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T),Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T),Any}} where UWD&lt;:(Catlab.CSetDataStructures.AbstractAttributedCSet{Catlab.Theories.CatDesc{(:Box, :Port, :OuterPort, :Junction),(:box, :junction, :outer_junction),(2, 2, 3),(1, 4, 4)},AD,Ts} where Ts&lt;:Tuple where AD&lt;:(Catlab.Theories.AttrDesc{Catlab.Theories.CatDesc{(:Box, :Port, :OuterPort, :Junction),(:box, :junction, :outer_junction),(2, 2, 3),(1, 4, 4)},Data,Attr,ADom,ACodom} where ACodom where ADom where Attr where Data))" href="#Catlab.WiringDiagrams.UndirectedWiringDiagrams.cospan_diagram-Union{Tuple{UWD}, Tuple{Type{UWD},Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T),Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T)}, Tuple{Type{UWD},Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T),Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T),Any}} where UWD&lt;:(Catlab.CSetDataStructures.AbstractAttributedCSet{Catlab.Theories.CatDesc{(:Box, :Port, :OuterPort, :Junction),(:box, :junction, :outer_junction),(2, 2, 3),(1, 4, 4)},AD,Ts} where Ts&lt;:Tuple where AD&lt;:(Catlab.Theories.AttrDesc{Catlab.Theories.CatDesc{(:Box, :Port, :OuterPort, :Junction),(:box, :junction, :outer_junction),(2, 2, 3),(1, 4, 4)},Data,Attr,ADom,ACodom} where ACodom where ADom where Attr where Data))"><code>Catlab.WiringDiagrams.UndirectedWiringDiagrams.cospan_diagram</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Undirected wiring diagram defined by a cospan.</p><p>The wiring diagram has a single box. The ports of this box, the outer ports, the junctions, and the connections between them are defined by the cospan. Thus, this function generalizes <a href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.singleton_diagram-Tuple{Type,AbstractBox}"><code>singleton_diagram</code></a>.</p><p>See also: <a href="#Catlab.WiringDiagrams.UndirectedWiringDiagrams.junction_diagram-Union{Tuple{UWD}, Tuple{Type{UWD},Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T)}, Tuple{Type{UWD},Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T),Any}} where UWD&lt;:(Catlab.CSetDataStructures.AbstractAttributedCSet{Catlab.Theories.CatDesc{(:Box, :Port, :OuterPort, :Junction),(:box, :junction, :outer_junction),(2, 2, 3),(1, 4, 4)},AD,Ts} where Ts&lt;:Tuple where AD&lt;:(Catlab.Theories.AttrDesc{Catlab.Theories.CatDesc{(:Box, :Port, :OuterPort, :Junction),(:box, :junction, :outer_junction),(2, 2, 3),(1, 4, 4)},Data,Attr,ADom,ACodom} where ACodom where ADom where Attr where Data))"><code>junction_diagram</code></a>.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.UndirectedWiringDiagrams.junction_diagram-Union{Tuple{UWD}, Tuple{Type{UWD},Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T)}, Tuple{Type{UWD},Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T),Any}} where UWD&lt;:(Catlab.CSetDataStructures.AbstractAttributedCSet{Catlab.Theories.CatDesc{(:Box, :Port, :OuterPort, :Junction),(:box, :junction, :outer_junction),(2, 2, 3),(1, 4, 4)},AD,Ts} where Ts&lt;:Tuple where AD&lt;:(Catlab.Theories.AttrDesc{Catlab.Theories.CatDesc{(:Box, :Port, :OuterPort, :Junction),(:box, :junction, :outer_junction),(2, 2, 3),(1, 4, 4)},Data,Attr,ADom,ACodom} where ACodom where ADom where Attr where Data))" href="#Catlab.WiringDiagrams.UndirectedWiringDiagrams.junction_diagram-Union{Tuple{UWD}, Tuple{Type{UWD},Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T)}, Tuple{Type{UWD},Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T),Any}} where UWD&lt;:(Catlab.CSetDataStructures.AbstractAttributedCSet{Catlab.Theories.CatDesc{(:Box, :Port, :OuterPort, :Junction),(:box, :junction, :outer_junction),(2, 2, 3),(1, 4, 4)},AD,Ts} where Ts&lt;:Tuple where AD&lt;:(Catlab.Theories.AttrDesc{Catlab.Theories.CatDesc{(:Box, :Port, :OuterPort, :Junction),(:box, :junction, :outer_junction),(2, 2, 3),(1, 4, 4)},Data,Attr,ADom,ACodom} where ACodom where ADom where Attr where Data))"><code>Catlab.WiringDiagrams.UndirectedWiringDiagrams.junction_diagram</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Undirected wiring diagram with no boxes, only junctions.</p><p>See also: <a href="#Catlab.WiringDiagrams.DirectedWiringDiagrams.singleton_diagram-Tuple{Type,AbstractBox}"><code>singleton_diagram</code></a>, <a href="#Catlab.WiringDiagrams.UndirectedWiringDiagrams.cospan_diagram-Union{Tuple{UWD}, Tuple{Type{UWD},Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T),Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T)}, Tuple{Type{UWD},Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T),Catlab.CategoricalAlgebra.Sets.SetFunction{Dom,Codom} where Codom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T) where Dom&lt;:(Catlab.CategoricalAlgebra.FinSets.FinSet{Int64,T} where T),Any}} where UWD&lt;:(Catlab.CSetDataStructures.AbstractAttributedCSet{Catlab.Theories.CatDesc{(:Box, :Port, :OuterPort, :Junction),(:box, :junction, :outer_junction),(2, 2, 3),(1, 4, 4)},AD,Ts} where Ts&lt;:Tuple where AD&lt;:(Catlab.Theories.AttrDesc{Catlab.Theories.CatDesc{(:Box, :Port, :OuterPort, :Junction),(:box, :junction, :outer_junction),(2, 2, 3),(1, 4, 4)},Data,Attr,ADom,ACodom} where ACodom where ADom where Attr where Data))"><code>cospan_diagram</code></a>.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams" href="#Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams"><code>Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams</code></a> — <span class="docstring-category">Module</span></header><section><div><p>Wiring diagrams as a symmetric monoidal category.</p><p>This module provides a high-level categorical interface to wiring diagrams, building on the low-level imperative interface and the operadic interface. It also defines data types and functions to represent diagonals, codiagonals, duals, caps, cups, daggers, and other gadgets in wiring diagrams.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.BoxOp" href="#Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.BoxOp"><code>Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.BoxOp</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Box wrapping another box.</p><p>Represents unary operations on boxes in wiring diagrams.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.Junction" href="#Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.Junction"><code>Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.Junction</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Junction node in a wiring diagram.</p><p>Junction nodes are used to explicitly represent copies, merges, deletions, creations, caps, and cups.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.PortOp" href="#Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.PortOp"><code>Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.PortOp</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Port value wrapping another value.</p><p>Represents unary operations on ports in wiring diagrams.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.Ports" href="#Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.Ports"><code>Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.Ports</code></a> — <span class="docstring-category">Type</span></header><section><div><p>A list of ports.</p><p>The objects in categories of wiring diagrams.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/JuliaLang/julia/blob/788b2c77c10c2160f4794a4d4b6b81a95a90940c/base/#L0-L4">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.Syntax.functor-Tuple{WiringDiagram,Any,Any}" href="#Catlab.Syntax.functor-Tuple{WiringDiagram,Any,Any}"><code>Catlab.Syntax.functor</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Apply functor in a category of wiring diagrams.</p><p>Defined by compatible mappings of ports and boxes.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.add_junctions-Tuple{WiringDiagram}" href="#Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.add_junctions-Tuple{WiringDiagram}"><code>Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.add_junctions</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Add junction nodes to wiring diagram.</p><p>Transforms from the implicit to the explicit representation of diagonals and codiagonals. This operation is inverse to <code>rem_junctions</code>.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.implicit_mcopy-Tuple{Ports,Int64}" href="#Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.implicit_mcopy-Tuple{Ports,Int64}"><code>Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.implicit_mcopy</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Implicit copy in wiring diagram.</p><p>Copies are represented by multiple outgoing wires from a single port and deletions by no outgoing wires.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.implicit_mmerge-Tuple{Ports,Int64}" href="#Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.implicit_mmerge-Tuple{Ports,Int64}"><code>Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.implicit_mmerge</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Implicit merge in wiring diagram.</p><p>Merges are represented by multiple incoming wires into a single port and creations by no incoming wires.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.junction_caps-Tuple{Ports}" href="#Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.junction_caps-Tuple{Ports}"><code>Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.junction_caps</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Wiring diagram of nested caps made out of junction nodes.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.junction_cups-Tuple{Ports}" href="#Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.junction_cups-Tuple{Ports}"><code>Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.junction_cups</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Wiring diagram of nested cups made out of junction nodes.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.junctioned_mcopy-Tuple{Ports,Int64}" href="#Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.junctioned_mcopy-Tuple{Ports,Int64}"><code>Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.junctioned_mcopy</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Explicit copy in wiring diagram.</p><p>Copies and deletions are represented by junctions (boxes of type <code>Junction</code>).</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.junctioned_mmerge-Tuple{Ports,Int64}" href="#Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.junctioned_mmerge-Tuple{Ports,Int64}"><code>Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.junctioned_mmerge</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Explicit merge in wiring diagram.</p><p>Merges and creations are represented by junctions (boxes of type <code>Junction</code>).</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.merge_junctions-Tuple{WiringDiagram}" href="#Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.merge_junctions-Tuple{WiringDiagram}"><code>Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.merge_junctions</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Merge adjacent junction nodes into single junctions.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.rem_junctions-Tuple{WiringDiagram}" href="#Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.rem_junctions-Tuple{WiringDiagram}"><code>Catlab.WiringDiagrams.MonoidalDirectedWiringDiagrams.rem_junctions</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Remove junction nodes from wiring diagram.</p><p>Transforms from the explicit to the implicit representation of diagonals and codiagonals. This operation is inverse to <code>add_junctions</code>.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.UndirectedWiringDiagrams.junction_diagram-Tuple{Ports,Int64,Int64}" href="#Catlab.WiringDiagrams.UndirectedWiringDiagrams.junction_diagram-Tuple{Ports,Int64,Int64}"><code>Catlab.WiringDiagrams.UndirectedWiringDiagrams.junction_diagram</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Wiring diagram with a junction node for each of the given ports.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.WiringDiagramAlgorithms" href="#Catlab.WiringDiagrams.WiringDiagramAlgorithms"><code>Catlab.WiringDiagrams.WiringDiagramAlgorithms</code></a> — <span class="docstring-category">Module</span></header><section><div><p>Algorithms on wiring diagrams.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.Graphs.GraphAlgorithms.topological_sort-Tuple{WiringDiagram}" href="#Catlab.Graphs.GraphAlgorithms.topological_sort-Tuple{WiringDiagram}"><code>Catlab.Graphs.GraphAlgorithms.topological_sort</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Topological sort of boxes in wiring diagram.</p><p>Returns a list of box IDs, excluding the outer box&#39;s input and output IDs.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.WiringDiagramAlgorithms.crossing_minimization_by_sort-Tuple{WiringDiagram,Array{Int64,1}}" href="#Catlab.WiringDiagrams.WiringDiagramAlgorithms.crossing_minimization_by_sort-Tuple{WiringDiagram,Array{Int64,1}}"><code>Catlab.WiringDiagrams.WiringDiagramAlgorithms.crossing_minimization_by_sort</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Crossing minimization by sorting a univariate statistic.</p><p>The boxes in <code>sources</code> and/or <code>targets</code> are fixed and the boxes in <code>vs</code> are permuted. A permutation <code>σ</code> of the latter is returned, such that <code>vs[σ]</code> are the sorted box IDs. Both one-sided and two-sided crossing minimization are supported, depending on whether just one, or both, of <code>sources</code> and <code>targets</code> are given.</p><p>In this simple but popular heuristic algorithm, the boxes are permuted by sorting a univariate statistic of the positions of incoming and/or outgoing wires. Typical choices are:</p><ul><li><code>mean</code>: the sample mean, yielding the &quot;barycenter method&quot;</li><li><code>median</code>: the sample median</li></ul><p>In both cases, this algorithm has the property that if there is a permutation with no crossings, it will find it.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.WiringDiagramAlgorithms.normalize_cartesian!-Tuple{WiringDiagram}" href="#Catlab.WiringDiagrams.WiringDiagramAlgorithms.normalize_cartesian!-Tuple{WiringDiagram}"><code>Catlab.WiringDiagrams.WiringDiagramAlgorithms.normalize_cartesian!</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Put a wiring diagram for a cartesian category into normal form.</p><p>This function puts a wiring diagram representing a morphism in a free cartesian category into normal form. Copies and deletions are simplified as much as possible.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.WiringDiagramAlgorithms.normalize_copy!-Tuple{WiringDiagram}" href="#Catlab.WiringDiagrams.WiringDiagramAlgorithms.normalize_copy!-Tuple{WiringDiagram}"><code>Catlab.WiringDiagrams.WiringDiagramAlgorithms.normalize_copy!</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Normalize copies in a wiring diagram.</p><p>This function maximizes sharing of intermediate computations in a wiring diagram where copies are natural.</p><p>This algorithm is basically the same as the congruence closure algorithm on term graphs, in the special case of the empty relation R = ∅ (Baader &amp; Nipkow, 1998, Term Rewriting and All That, Sec. 4.4). The main difference is the possibility of zero or many function outputs.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.WiringDiagramAlgorithms.normalize_delete!-Tuple{WiringDiagram}" href="#Catlab.WiringDiagrams.WiringDiagramAlgorithms.normalize_delete!-Tuple{WiringDiagram}"><code>Catlab.WiringDiagrams.WiringDiagramAlgorithms.normalize_delete!</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Normalize deletions in a wiring diagram.</p><p>This function removes all unused intermediate computations in a wiring diagram where deletion is natural.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.WiringDiagramSerialization" href="#Catlab.WiringDiagrams.WiringDiagramSerialization"><code>Catlab.WiringDiagrams.WiringDiagramSerialization</code></a> — <span class="docstring-category">Module</span></header><section><div><p>Conventions for serialization of wiring diagrams.</p><p>Defines a consistent set of names for boxes, ports, and wires to be used when serializing wiring diagrams, as well as conventions for serializing box, port, and wire attributes.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.GraphMLWiringDiagrams" href="#Catlab.WiringDiagrams.GraphMLWiringDiagrams"><code>Catlab.WiringDiagrams.GraphMLWiringDiagrams</code></a> — <span class="docstring-category">Module</span></header><section><div><p>Serialize abstract wiring diagrams as GraphML.</p><p>Serialization of box, port, and wire values can be overloaded by data type (see <code>convert_to_graphml_data</code> and <code>convert_from_graphml_data</code>).</p><p>GraphML is the closest thing to a de jure and de facto standard in the space of graph data formats, supported by a variety of graph applications and libraries. We depart mildly from the GraphML spec by allowing JSON data attributes for GraphML nodes, ports, and edges.</p><p>References:</p><ul><li>GraphML Primer: http://graphml.graphdrawing.org/primer/graphml-primer.html</li><li>GraphML DTD: http://graphml.graphdrawing.org/specification/dtd.html</li></ul></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.GraphMLWiringDiagrams.generate_graphml-Tuple{WiringDiagram}" href="#Catlab.WiringDiagrams.GraphMLWiringDiagrams.generate_graphml-Tuple{WiringDiagram}"><code>Catlab.WiringDiagrams.GraphMLWiringDiagrams.generate_graphml</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Generate GraphML representing a wiring diagram.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.GraphMLWiringDiagrams.parse_graphml-Tuple{Type,Type,Type,AbstractString}" href="#Catlab.WiringDiagrams.GraphMLWiringDiagrams.parse_graphml-Tuple{Type,Type,Type,AbstractString}"><code>Catlab.WiringDiagrams.GraphMLWiringDiagrams.parse_graphml</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Parse a wiring diagram from a GraphML string or XML document.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.GraphMLWiringDiagrams.read_graphml-Tuple{Type,Type,Type,String}" href="#Catlab.WiringDiagrams.GraphMLWiringDiagrams.read_graphml-Tuple{Type,Type,Type,String}"><code>Catlab.WiringDiagrams.GraphMLWiringDiagrams.read_graphml</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Read a wiring diagram from a GraphML file.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.GraphMLWiringDiagrams.write_graphml-Tuple{WiringDiagram,String}" href="#Catlab.WiringDiagrams.GraphMLWiringDiagrams.write_graphml-Tuple{WiringDiagram,String}"><code>Catlab.WiringDiagrams.GraphMLWiringDiagrams.write_graphml</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Write a wiring diagram to a file as GraphML.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.JSONWiringDiagrams" href="#Catlab.WiringDiagrams.JSONWiringDiagrams"><code>Catlab.WiringDiagrams.JSONWiringDiagrams</code></a> — <span class="docstring-category">Module</span></header><section><div><p>Serialize abstract wiring diagrams as JSON.</p><p>JSON data formats are convenient when programming for the web. Unfortunately, no standard for JSON graph formats has gained any kind of widespread adoption. We adopt a format compatible with that used by the KEILER project and its successor ELK (Eclipse Layout Kernel). This format is roughly feature compatible with GraphML, supporting nested graphs and ports. It also supports layout information like node position and size.</p><p>References:</p><ul><li>KEILER&#39;s JSON graph format: https://rtsys.informatik.uni-kiel.de/confluence/display/KIELER/JSON+Graph+Format</li><li>ELK&#39;s JSON graph format: https://www.eclipse.org/elk/documentation/tooldevelopers/graphdatastructure/jsonformat.html</li></ul></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.JSONWiringDiagrams.generate_json_graph-Tuple{WiringDiagram}" href="#Catlab.WiringDiagrams.JSONWiringDiagrams.generate_json_graph-Tuple{WiringDiagram}"><code>Catlab.WiringDiagrams.JSONWiringDiagrams.generate_json_graph</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Generate a JSON dict representing a wiring diagram.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.JSONWiringDiagrams.parse_json_graph-Tuple{Type,Type,Type,Union{AbstractString, IO}}" href="#Catlab.WiringDiagrams.JSONWiringDiagrams.parse_json_graph-Tuple{Type,Type,Type,Union{AbstractString, IO}}"><code>Catlab.WiringDiagrams.JSONWiringDiagrams.parse_json_graph</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Parse a wiring diagram from a JSON string or dict.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.JSONWiringDiagrams.read_json_graph-Tuple{Type,Type,Type,String}" href="#Catlab.WiringDiagrams.JSONWiringDiagrams.read_json_graph-Tuple{Type,Type,Type,String}"><code>Catlab.WiringDiagrams.JSONWiringDiagrams.read_json_graph</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Read a wiring diagram from a JSON file.</p></div></section></article><article class="docstring"><header><a class="docstring-binding" id="Catlab.WiringDiagrams.JSONWiringDiagrams.write_json_graph-Tuple{WiringDiagram,String}" href="#Catlab.WiringDiagrams.JSONWiringDiagrams.write_json_graph-Tuple{WiringDiagram,String}"><code>Catlab.WiringDiagrams.JSONWiringDiagrams.write_json_graph</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Write a wiring diagram to a file as JSON.</p></div></section></article></article><nav class="docs-footer"><a class="docs-footer-prevpage" href="../graphs/">« Graphs</a><a class="docs-footer-nextpage" href="../graphics/">Graphics »</a><div class="flexbox-break"></div><p class="footer-message">Powered by <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> and the <a href="https://julialang.org/">Julia Programming Language</a>.</p></nav></div><div class="modal" id="documenter-settings"><div class="modal-background"></div><div class="modal-card"><header class="modal-card-head"><p class="modal-card-title">Settings</p><button class="delete"></button></header><section class="modal-card-body"><p><label class="label">Theme</label><div class="select"><select id="documenter-themepicker"><option value="documenter-light">documenter-light</option><option value="documenter-dark">documenter-dark</option></select></div></p><hr/><p>This document was generated with <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> on <span class="colophon-date" title="Friday 11 December 2020 06:07">Friday 11 December 2020</span>. Using Julia version 1.5.3.</p></section><footer class="modal-card-foot"></footer></div></div></div></body></html>
