ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.ITM_SendChar,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	ITM_SendChar:
  25              	.LVL0:
  26              	.LFB69:
  27              		.file 2 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 2


  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 3


  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 4


 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 5


 203:Drivers/CMSIS/Include/core_cm3.h **** /**
 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 6


 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 7


 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 8


 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 9


 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 10


 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 11


 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 12


 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 13


 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 14


 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 15


 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 16


 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 17


 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 18


 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 19


1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 20


1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 21


1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 22


1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 23


1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 24


1286:Drivers/CMSIS/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 25


1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 26


1400:Drivers/CMSIS/Include/core_cm3.h **** 
1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 27


1457:Drivers/CMSIS/Include/core_cm3.h **** #else
1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/Include/core_cm3.h **** }
1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 28


1514:Drivers/CMSIS/Include/core_cm3.h ****   {
1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 29


1571:Drivers/CMSIS/Include/core_cm3.h ****   }
1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:Drivers/CMSIS/Include/core_cm3.h ****   }
1606:Drivers/CMSIS/Include/core_cm3.h **** }
1607:Drivers/CMSIS/Include/core_cm3.h **** 
1608:Drivers/CMSIS/Include/core_cm3.h **** 
1609:Drivers/CMSIS/Include/core_cm3.h **** /**
1610:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1611:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1612:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:Drivers/CMSIS/Include/core_cm3.h ****  */
1617:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:Drivers/CMSIS/Include/core_cm3.h **** {
1619:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:Drivers/CMSIS/Include/core_cm3.h ****   {
1621:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1622:Drivers/CMSIS/Include/core_cm3.h ****   }
1623:Drivers/CMSIS/Include/core_cm3.h ****   else
1624:Drivers/CMSIS/Include/core_cm3.h ****   {
1625:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1626:Drivers/CMSIS/Include/core_cm3.h ****   }
1627:Drivers/CMSIS/Include/core_cm3.h **** }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 30


1628:Drivers/CMSIS/Include/core_cm3.h **** 
1629:Drivers/CMSIS/Include/core_cm3.h **** 
1630:Drivers/CMSIS/Include/core_cm3.h **** /**
1631:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:Drivers/CMSIS/Include/core_cm3.h ****  */
1639:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1640:Drivers/CMSIS/Include/core_cm3.h **** {
1641:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1642:Drivers/CMSIS/Include/core_cm3.h ****   {
1643:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1644:Drivers/CMSIS/Include/core_cm3.h ****   }
1645:Drivers/CMSIS/Include/core_cm3.h ****   else
1646:Drivers/CMSIS/Include/core_cm3.h ****   {
1647:Drivers/CMSIS/Include/core_cm3.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1648:Drivers/CMSIS/Include/core_cm3.h ****   }
1649:Drivers/CMSIS/Include/core_cm3.h **** }
1650:Drivers/CMSIS/Include/core_cm3.h **** 
1651:Drivers/CMSIS/Include/core_cm3.h **** 
1652:Drivers/CMSIS/Include/core_cm3.h **** /**
1653:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Priority
1654:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1655:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1656:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1657:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1658:Drivers/CMSIS/Include/core_cm3.h ****   \return             Interrupt Priority.
1659:Drivers/CMSIS/Include/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1660:Drivers/CMSIS/Include/core_cm3.h ****  */
1661:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1662:Drivers/CMSIS/Include/core_cm3.h **** {
1663:Drivers/CMSIS/Include/core_cm3.h **** 
1664:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1665:Drivers/CMSIS/Include/core_cm3.h ****   {
1666:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1667:Drivers/CMSIS/Include/core_cm3.h ****   }
1668:Drivers/CMSIS/Include/core_cm3.h ****   else
1669:Drivers/CMSIS/Include/core_cm3.h ****   {
1670:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1671:Drivers/CMSIS/Include/core_cm3.h ****   }
1672:Drivers/CMSIS/Include/core_cm3.h **** }
1673:Drivers/CMSIS/Include/core_cm3.h **** 
1674:Drivers/CMSIS/Include/core_cm3.h **** 
1675:Drivers/CMSIS/Include/core_cm3.h **** /**
1676:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Encode Priority
1677:Drivers/CMSIS/Include/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1678:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value, and subpriority value.
1679:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1680:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1681:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1682:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1683:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1684:Drivers/CMSIS/Include/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 31


1685:Drivers/CMSIS/Include/core_cm3.h ****  */
1686:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1687:Drivers/CMSIS/Include/core_cm3.h **** {
1688:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1689:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1690:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1691:Drivers/CMSIS/Include/core_cm3.h **** 
1692:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1693:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1694:Drivers/CMSIS/Include/core_cm3.h **** 
1695:Drivers/CMSIS/Include/core_cm3.h ****   return (
1696:Drivers/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1697:Drivers/CMSIS/Include/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1698:Drivers/CMSIS/Include/core_cm3.h ****          );
1699:Drivers/CMSIS/Include/core_cm3.h **** }
1700:Drivers/CMSIS/Include/core_cm3.h **** 
1701:Drivers/CMSIS/Include/core_cm3.h **** 
1702:Drivers/CMSIS/Include/core_cm3.h **** /**
1703:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Decode Priority
1704:Drivers/CMSIS/Include/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1705:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value and subpriority value.
1706:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1707:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1708:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1709:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1710:Drivers/CMSIS/Include/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1711:Drivers/CMSIS/Include/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1712:Drivers/CMSIS/Include/core_cm3.h ****  */
1713:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1714:Drivers/CMSIS/Include/core_cm3.h **** {
1715:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1716:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1717:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1718:Drivers/CMSIS/Include/core_cm3.h **** 
1719:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1720:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1721:Drivers/CMSIS/Include/core_cm3.h **** 
1722:Drivers/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1723:Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1724:Drivers/CMSIS/Include/core_cm3.h **** }
1725:Drivers/CMSIS/Include/core_cm3.h **** 
1726:Drivers/CMSIS/Include/core_cm3.h **** 
1727:Drivers/CMSIS/Include/core_cm3.h **** /**
1728:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Vector
1729:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1730:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1731:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1732:Drivers/CMSIS/Include/core_cm3.h ****            VTOR must been relocated to SRAM before.
1733:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1734:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1735:Drivers/CMSIS/Include/core_cm3.h ****  */
1736:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1737:Drivers/CMSIS/Include/core_cm3.h **** {
1738:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1739:Drivers/CMSIS/Include/core_cm3.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1740:Drivers/CMSIS/Include/core_cm3.h **** }
1741:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 32


1742:Drivers/CMSIS/Include/core_cm3.h **** 
1743:Drivers/CMSIS/Include/core_cm3.h **** /**
1744:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Vector
1745:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1746:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1747:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1748:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1749:Drivers/CMSIS/Include/core_cm3.h ****   \return                 Address of interrupt handler function
1750:Drivers/CMSIS/Include/core_cm3.h ****  */
1751:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1752:Drivers/CMSIS/Include/core_cm3.h **** {
1753:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1754:Drivers/CMSIS/Include/core_cm3.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1755:Drivers/CMSIS/Include/core_cm3.h **** }
1756:Drivers/CMSIS/Include/core_cm3.h **** 
1757:Drivers/CMSIS/Include/core_cm3.h **** 
1758:Drivers/CMSIS/Include/core_cm3.h **** /**
1759:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Reset
1760:Drivers/CMSIS/Include/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1761:Drivers/CMSIS/Include/core_cm3.h ****  */
1762:Drivers/CMSIS/Include/core_cm3.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1763:Drivers/CMSIS/Include/core_cm3.h **** {
1764:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1765:Drivers/CMSIS/Include/core_cm3.h ****                                                                        buffered write are completed
1766:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1767:Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1768:Drivers/CMSIS/Include/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1769:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1770:Drivers/CMSIS/Include/core_cm3.h **** 
1771:Drivers/CMSIS/Include/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1772:Drivers/CMSIS/Include/core_cm3.h ****   {
1773:Drivers/CMSIS/Include/core_cm3.h ****     __NOP();
1774:Drivers/CMSIS/Include/core_cm3.h ****   }
1775:Drivers/CMSIS/Include/core_cm3.h **** }
1776:Drivers/CMSIS/Include/core_cm3.h **** 
1777:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1778:Drivers/CMSIS/Include/core_cm3.h **** 
1779:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################  MPU functions  #################################### */
1780:Drivers/CMSIS/Include/core_cm3.h **** 
1781:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1782:Drivers/CMSIS/Include/core_cm3.h **** 
1783:Drivers/CMSIS/Include/core_cm3.h **** #include "mpu_armv7.h"
1784:Drivers/CMSIS/Include/core_cm3.h **** 
1785:Drivers/CMSIS/Include/core_cm3.h **** #endif
1786:Drivers/CMSIS/Include/core_cm3.h **** 
1787:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################  FPU functions  #################################### */
1788:Drivers/CMSIS/Include/core_cm3.h **** /**
1789:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1790:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1791:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Function that provides FPU type.
1792:Drivers/CMSIS/Include/core_cm3.h ****   @{
1793:Drivers/CMSIS/Include/core_cm3.h ****  */
1794:Drivers/CMSIS/Include/core_cm3.h **** 
1795:Drivers/CMSIS/Include/core_cm3.h **** /**
1796:Drivers/CMSIS/Include/core_cm3.h ****   \brief   get FPU type
1797:Drivers/CMSIS/Include/core_cm3.h ****   \details returns the FPU type
1798:Drivers/CMSIS/Include/core_cm3.h ****   \returns
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 33


1799:Drivers/CMSIS/Include/core_cm3.h ****    - \b  0: No FPU
1800:Drivers/CMSIS/Include/core_cm3.h ****    - \b  1: Single precision FPU
1801:Drivers/CMSIS/Include/core_cm3.h ****    - \b  2: Double + Single precision FPU
1802:Drivers/CMSIS/Include/core_cm3.h ****  */
1803:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1804:Drivers/CMSIS/Include/core_cm3.h **** {
1805:Drivers/CMSIS/Include/core_cm3.h ****     return 0U;           /* No FPU */
1806:Drivers/CMSIS/Include/core_cm3.h **** }
1807:Drivers/CMSIS/Include/core_cm3.h **** 
1808:Drivers/CMSIS/Include/core_cm3.h **** 
1809:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_FpuFunctions */
1810:Drivers/CMSIS/Include/core_cm3.h **** 
1811:Drivers/CMSIS/Include/core_cm3.h **** 
1812:Drivers/CMSIS/Include/core_cm3.h **** 
1813:Drivers/CMSIS/Include/core_cm3.h **** /* ##################################    SysTick function  ########################################
1814:Drivers/CMSIS/Include/core_cm3.h **** /**
1815:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1816:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1817:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that configure the System.
1818:Drivers/CMSIS/Include/core_cm3.h ****   @{
1819:Drivers/CMSIS/Include/core_cm3.h ****  */
1820:Drivers/CMSIS/Include/core_cm3.h **** 
1821:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1822:Drivers/CMSIS/Include/core_cm3.h **** 
1823:Drivers/CMSIS/Include/core_cm3.h **** /**
1824:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Tick Configuration
1825:Drivers/CMSIS/Include/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1826:Drivers/CMSIS/Include/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1827:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1828:Drivers/CMSIS/Include/core_cm3.h ****   \return          0  Function succeeded.
1829:Drivers/CMSIS/Include/core_cm3.h ****   \return          1  Function failed.
1830:Drivers/CMSIS/Include/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1831:Drivers/CMSIS/Include/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1832:Drivers/CMSIS/Include/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1833:Drivers/CMSIS/Include/core_cm3.h ****  */
1834:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1835:Drivers/CMSIS/Include/core_cm3.h **** {
1836:Drivers/CMSIS/Include/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1837:Drivers/CMSIS/Include/core_cm3.h ****   {
1838:Drivers/CMSIS/Include/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1839:Drivers/CMSIS/Include/core_cm3.h ****   }
1840:Drivers/CMSIS/Include/core_cm3.h **** 
1841:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1842:Drivers/CMSIS/Include/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1843:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
1844:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1845:Drivers/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   |
1846:Drivers/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1847:Drivers/CMSIS/Include/core_cm3.h ****   return (0UL);                                                     /* Function successful */
1848:Drivers/CMSIS/Include/core_cm3.h **** }
1849:Drivers/CMSIS/Include/core_cm3.h **** 
1850:Drivers/CMSIS/Include/core_cm3.h **** #endif
1851:Drivers/CMSIS/Include/core_cm3.h **** 
1852:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_SysTickFunctions */
1853:Drivers/CMSIS/Include/core_cm3.h **** 
1854:Drivers/CMSIS/Include/core_cm3.h **** 
1855:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 34


1856:Drivers/CMSIS/Include/core_cm3.h **** /* ##################################### Debug In/Output function #################################
1857:Drivers/CMSIS/Include/core_cm3.h **** /**
1858:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1859:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_DebugFunctions ITM Functions
1860:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that access the ITM debug interface.
1861:Drivers/CMSIS/Include/core_cm3.h ****   @{
1862:Drivers/CMSIS/Include/core_cm3.h ****  */
1863:Drivers/CMSIS/Include/core_cm3.h **** 
1864:Drivers/CMSIS/Include/core_cm3.h **** extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receiv
1865:Drivers/CMSIS/Include/core_cm3.h **** #define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_
1866:Drivers/CMSIS/Include/core_cm3.h **** 
1867:Drivers/CMSIS/Include/core_cm3.h **** 
1868:Drivers/CMSIS/Include/core_cm3.h **** /**
1869:Drivers/CMSIS/Include/core_cm3.h ****   \brief   ITM Send Character
1870:Drivers/CMSIS/Include/core_cm3.h ****   \details Transmits a character via the ITM channel 0, and
1871:Drivers/CMSIS/Include/core_cm3.h ****            \li Just returns when no debugger is connected that has booked the output.
1872:Drivers/CMSIS/Include/core_cm3.h ****            \li Is blocking when a debugger is connected, but the previous character sent has not be
1873:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     ch  Character to transmit.
1874:Drivers/CMSIS/Include/core_cm3.h ****   \returns            Character to transmit.
1875:Drivers/CMSIS/Include/core_cm3.h ****  */
1876:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
1877:Drivers/CMSIS/Include/core_cm3.h **** {
  28              		.loc 2 1877 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
1878:Drivers/CMSIS/Include/core_cm3.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
  33              		.loc 2 1878 3 view .LVU1
  34              		.loc 2 1878 12 is_stmt 0 view .LVU2
  35 0000 4FF06043 		mov	r3, #-536870912
  36 0004 D3F8803E 		ldr	r3, [r3, #3712]
  37              		.loc 2 1878 6 view .LVU3
  38 0008 13F0010F 		tst	r3, #1
  39 000c 11D0     		beq	.L2
1879:Drivers/CMSIS/Include/core_cm3.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
  40              		.loc 2 1879 12 view .LVU4
  41 000e 4FF06043 		mov	r3, #-536870912
  42 0012 D3F8003E 		ldr	r3, [r3, #3584]
1878:Drivers/CMSIS/Include/core_cm3.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
  43              		.loc 2 1878 48 discriminator 1 view .LVU5
  44 0016 13F0010F 		tst	r3, #1
  45 001a 01D1     		bne	.L3
  46 001c 7047     		bx	lr
  47              	.L4:
1880:Drivers/CMSIS/Include/core_cm3.h ****   {
1881:Drivers/CMSIS/Include/core_cm3.h ****     while (ITM->PORT[0U].u32 == 0UL)
1882:Drivers/CMSIS/Include/core_cm3.h ****     {
1883:Drivers/CMSIS/Include/core_cm3.h ****       __NOP();
  48              		.loc 2 1883 7 is_stmt 1 view .LVU6
  49              		.syntax unified
  50              	@ 1883 "Drivers/CMSIS/Include/core_cm3.h" 1
  51 001e 00BF     		nop
  52              	@ 0 "" 2
  53              		.thumb
  54              		.syntax unified
  55              	.L3:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 35


1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  56              		.loc 2 1881 30 view .LVU7
1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  57              		.loc 2 1881 25 is_stmt 0 view .LVU8
  58 0020 4FF06043 		mov	r3, #-536870912
  59 0024 1B68     		ldr	r3, [r3]
1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  60              		.loc 2 1881 30 view .LVU9
  61 0026 002B     		cmp	r3, #0
  62 0028 F9D0     		beq	.L4
1884:Drivers/CMSIS/Include/core_cm3.h ****     }
1885:Drivers/CMSIS/Include/core_cm3.h ****     ITM->PORT[0U].u8 = (uint8_t)ch;
  63              		.loc 2 1885 5 is_stmt 1 view .LVU10
  64              		.loc 2 1885 24 is_stmt 0 view .LVU11
  65 002a C3B2     		uxtb	r3, r0
  66              		.loc 2 1885 22 view .LVU12
  67 002c 4FF06042 		mov	r2, #-536870912
  68 0030 1370     		strb	r3, [r2]
  69              	.L2:
1886:Drivers/CMSIS/Include/core_cm3.h ****   }
1887:Drivers/CMSIS/Include/core_cm3.h ****   return (ch);
  70              		.loc 2 1887 3 is_stmt 1 view .LVU13
1888:Drivers/CMSIS/Include/core_cm3.h **** }
  71              		.loc 2 1888 1 is_stmt 0 view .LVU14
  72 0032 7047     		bx	lr
  73              		.cfi_endproc
  74              	.LFE69:
  76              		.section	.text.MX_GPIO_Init,"ax",%progbits
  77              		.align	1
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  82              	MX_GPIO_Init:
  83              	.LFB87:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 36


  24:Core/Src/main.c **** #include <stdio.h>
  25:Core/Src/main.c **** #include <stdbool.h>
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** #define SPI_TIMEOUT 1000
  36:Core/Src/main.c **** #define TIME_GAME 60
  37:Core/Src/main.c **** #define BUFFER_SIZE 10
  38:Core/Src/main.c **** #define PI 3
  39:Core/Src/main.c **** #define DELAY_DEBOUNCE 300
  40:Core/Src/main.c **** #define SEED 1234
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** // Define pour le MP3 - a utilise avec la fonction void play_track(uint8_t track_nb);
  43:Core/Src/main.c **** // Corresponds à la position de la bande sons dans la mémoire de l'interface haut parleur
  44:Core/Src/main.c **** #define BIP 1
  45:Core/Src/main.c **** #define SOUND_START_BOMB 2
  46:Core/Src/main.c **** #define BOMB_DEFUSED 3
  47:Core/Src/main.c **** #define BOMB_EXPLODED 4
  48:Core/Src/main.c **** #define SOUND_PUSH_BUTTON 5
  49:Core/Src/main.c **** #define BOMB_HAS_BEEN_PLANTED 6
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PD */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  54:Core/Src/main.c **** /* USER CODE BEGIN PM */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PM */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  59:Core/Src/main.c **** ADC_HandleTypeDef hadc;
  60:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  65:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  66:Core/Src/main.c **** TIM_HandleTypeDef htim9;
  67:Core/Src/main.c **** TIM_HandleTypeDef htim10;
  68:Core/Src/main.c **** TIM_HandleTypeDef htim11;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** UART_HandleTypeDef huart4;
  71:Core/Src/main.c **** UART_HandleTypeDef huart2;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* USER CODE BEGIN PV */
  74:Core/Src/main.c **** // region[rgba(1, 70, 70, 0.3)]
  75:Core/Src/main.c **** uint16_t adcData[2];
  76:Core/Src/main.c **** uint32_t buttonElapsed[4] = {0, 0, 0, 0};
  77:Core/Src/main.c **** uint32_t seed;
  78:Core/Src/main.c **** bool seedInitialized = false;
  79:Core/Src/main.c **** uint8_t second;
  80:Core/Src/main.c **** uint8_t time_in_second = TIME_GAME;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 37


  81:Core/Src/main.c **** uint8_t flag_bipbip = 0;
  82:Core/Src/main.c **** uint8_t freqence_bipbip = 0;
  83:Core/Src/main.c **** uint8_t buttonOrderPlant[4] = {1, 2, 3, 4};
  84:Core/Src/main.c **** uint8_t buttonPlantCurrentIndex = 0;
  85:Core/Src/main.c **** bool bombPlanted = false;
  86:Core/Src/main.c **** uint8_t buttonNotAllPushed = 1;
  87:Core/Src/main.c **** uint8_t buttonOrderDefuse[4];
  88:Core/Src/main.c **** uint8_t buttonCurrentIndex = 0;
  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** volatile bool adcOk = false;
  91:Core/Src/main.c **** volatile bool buttonOk = false;
  92:Core/Src/main.c **** typedef enum
  93:Core/Src/main.c **** {
  94:Core/Src/main.c ****   ETAT_INITIALISATION,
  95:Core/Src/main.c ****   ETAT_JEU,
  96:Core/Src/main.c ****   ETAT_VICTOIRE,
  97:Core/Src/main.c ****   ETAT_DEFAITE
  98:Core/Src/main.c **** } EtatJeu;
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** EtatJeu etat = ETAT_INITIALISATION;
 101:Core/Src/main.c **** // endregion
 102:Core/Src/main.c **** /* USER CODE END PV */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 105:Core/Src/main.c **** void SystemClock_Config(void);
 106:Core/Src/main.c **** static void MX_GPIO_Init(void);
 107:Core/Src/main.c **** static void MX_DMA_Init(void);
 108:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
 109:Core/Src/main.c **** static void MX_ADC_Init(void);
 110:Core/Src/main.c **** static void MX_SPI1_Init(void);
 111:Core/Src/main.c **** static void MX_TIM10_Init(void);
 112:Core/Src/main.c **** static void MX_UART4_Init(void);
 113:Core/Src/main.c **** static void MX_TIM2_Init(void);
 114:Core/Src/main.c **** static void MX_TIM9_Init(void);
 115:Core/Src/main.c **** static void MX_TIM11_Init(void);
 116:Core/Src/main.c **** static void MX_TIM3_Init(void);
 117:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 118:Core/Src/main.c **** void ledUpdate(uint16_t adcValue, TIM_HandleTypeDef *htim, uint32_t Channel);
 119:Core/Src/main.c **** void BCD_SendCommand(uint8_t addr, uint8_t data);
 120:Core/Src/main.c **** void BCD_Init(uint16_t time_in_second);
 121:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
 122:Core/Src/main.c **** int BCD_updateClock(uint16_t time_in_second);
 123:Core/Src/main.c **** void secondToClockDisplay(uint16_t time_in_second);
 124:Core/Src/main.c **** void play();
 125:Core/Src/main.c **** void play_track(uint8_t track_nb);
 126:Core/Src/main.c **** void randomButtonSequence();
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** /* USER CODE END PFP */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 131:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c **** /* USER CODE END 0 */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c **** /**
 136:Core/Src/main.c ****  * @brief  The application entry point.
 137:Core/Src/main.c ****  * @retval int
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 38


 138:Core/Src/main.c ****  */
 139:Core/Src/main.c **** int main(void)
 140:Core/Src/main.c **** {
 141:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* USER CODE END 1 */
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 148:Core/Src/main.c ****   HAL_Init();
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* USER CODE END Init */
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /* Configure the system clock */
 155:Core/Src/main.c ****   SystemClock_Config();
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /* USER CODE END SysInit */
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* Initialize all configured peripherals */
 162:Core/Src/main.c ****   MX_GPIO_Init();
 163:Core/Src/main.c ****   MX_DMA_Init();
 164:Core/Src/main.c ****   MX_USART2_UART_Init();
 165:Core/Src/main.c ****   MX_ADC_Init();
 166:Core/Src/main.c ****   MX_SPI1_Init();
 167:Core/Src/main.c ****   MX_TIM10_Init();
 168:Core/Src/main.c ****   MX_UART4_Init();
 169:Core/Src/main.c ****   MX_TIM2_Init();
 170:Core/Src/main.c ****   MX_TIM9_Init();
 171:Core/Src/main.c ****   MX_TIM11_Init();
 172:Core/Src/main.c ****   MX_TIM3_Init();
 173:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 174:Core/Src/main.c ****   printf("Starting\r\n");
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim10); // Timer décompteur
 177:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 178:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 179:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 180:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3); // Timer bipbip
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   play_track(SOUND_START_BOMB);
 183:Core/Src/main.c ****   /* USER CODE END 2 */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* Infinite loop */
 186:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 187:Core/Src/main.c ****   // region[rgba(52, 73, 94, 0.1)]
 188:Core/Src/main.c ****   while (1)
 189:Core/Src/main.c ****   {
 190:Core/Src/main.c ****     switch (etat)
 191:Core/Src/main.c ****     {
 192:Core/Src/main.c ****       // Initialisation
 193:Core/Src/main.c ****     case ETAT_INITIALISATION:
 194:Core/Src/main.c ****     {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 39


 195:Core/Src/main.c ****       printf("ETAT_INITIALISATION\r\n");
 196:Core/Src/main.c ****       if (bombPlanted == true)
 197:Core/Src/main.c ****       {
 198:Core/Src/main.c ****         play_track(BOMB_HAS_BEEN_PLANTED);
 199:Core/Src/main.c ****         HAL_Delay(1500);          // Délai pour jouer le son de la bombe plantée
 200:Core/Src/main.c ****         BCD_Init(time_in_second); // Clignotement de l'afficheur et préparation à l'affichage
 201:Core/Src/main.c ****         randomButtonSequence();   // Générer une nouvelle séquence si nécessaire
 202:Core/Src/main.c ****         bombPlanted = false;
 203:Core/Src/main.c ****         etat = ETAT_JEU;
 204:Core/Src/main.c ****       }
 205:Core/Src/main.c ****       break;
 206:Core/Src/main.c ****     }
 207:Core/Src/main.c ****       // Jeu
 208:Core/Src/main.c ****     case ETAT_JEU:
 209:Core/Src/main.c ****     {
 210:Core/Src/main.c ****       if (etat == ETAT_JEU)
 211:Core/Src/main.c ****       {
 212:Core/Src/main.c ****         printf("ETAT_JEU\r\n");
 213:Core/Src/main.c ****         if (time_in_second == 0)
 214:Core/Src/main.c ****         {
 215:Core/Src/main.c ****           etat = ETAT_DEFAITE;
 216:Core/Src/main.c ****         }
 217:Core/Src/main.c ****         if (buttonOk && adcOk)
 218:Core/Src/main.c ****         {
 219:Core/Src/main.c ****           etat = ETAT_VICTOIRE;
 220:Core/Src/main.c ****         }
 221:Core/Src/main.c ****         // Gestion bip bip
 222:Core/Src/main.c ****         if (time_in_second > 15)
 223:Core/Src/main.c ****         {
 224:Core/Src/main.c ****           freqence_bipbip = 200;
 225:Core/Src/main.c ****         }
 226:Core/Src/main.c ****         if (15 >= time_in_second)
 227:Core/Src/main.c ****         {
 228:Core/Src/main.c ****           freqence_bipbip = 100;
 229:Core/Src/main.c ****         }
 230:Core/Src/main.c ****         if (10 >= time_in_second)
 231:Core/Src/main.c ****         {
 232:Core/Src/main.c ****           freqence_bipbip = 50;
 233:Core/Src/main.c ****         }
 234:Core/Src/main.c ****         if (5 > time_in_second)
 235:Core/Src/main.c ****         {
 236:Core/Src/main.c ****           freqence_bipbip = 30;
 237:Core/Src/main.c ****         }
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****         if (flag_bipbip > freqence_bipbip)
 240:Core/Src/main.c ****         {
 241:Core/Src/main.c ****           play_track(BIP);
 242:Core/Src/main.c ****           flag_bipbip = 0;
 243:Core/Src/main.c ****         }
 244:Core/Src/main.c ****       }
 245:Core/Src/main.c ****       break;
 246:Core/Src/main.c ****     }
 247:Core/Src/main.c ****     // Victoire
 248:Core/Src/main.c ****     case ETAT_VICTOIRE:
 249:Core/Src/main.c ****     {
 250:Core/Src/main.c ****       if (etat == ETAT_VICTOIRE)
 251:Core/Src/main.c ****       {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 40


 252:Core/Src/main.c ****         printf("ETAT_VICTOIRE\r\n");
 253:Core/Src/main.c ****         HAL_TIM_Base_Stop_IT(&htim10);
 254:Core/Src/main.c ****         play_track(BOMB_DEFUSED);
 255:Core/Src/main.c ****         etat = ETAT_DEFAITE;
 256:Core/Src/main.c ****       }
 257:Core/Src/main.c ****       break;
 258:Core/Src/main.c ****     }
 259:Core/Src/main.c ****     // Défaite
 260:Core/Src/main.c ****     case ETAT_DEFAITE:
 261:Core/Src/main.c ****     {
 262:Core/Src/main.c ****       if (etat == ETAT_DEFAITE)
 263:Core/Src/main.c ****       {
 264:Core/Src/main.c ****         printf("ETAT_DEFAITE\r\n");
 265:Core/Src/main.c ****         play_track(BOMB_EXPLODED);
 266:Core/Src/main.c ****         etat = ETAT_INITIALISATION;
 267:Core/Src/main.c ****       }
 268:Core/Src/main.c ****     }
 269:Core/Src/main.c ****     default:
 270:Core/Src/main.c ****       break;
 271:Core/Src/main.c ****     }
 272:Core/Src/main.c ****   }
 273:Core/Src/main.c ****   // endregion
 274:Core/Src/main.c ****   /* USER CODE END WHILE */
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****   /* USER CODE BEGIN 3 */
 277:Core/Src/main.c ****   /* USER CODE END 3 */
 278:Core/Src/main.c **** }
 279:Core/Src/main.c **** 
 280:Core/Src/main.c **** /**
 281:Core/Src/main.c ****  * @brief System Clock Configuration
 282:Core/Src/main.c ****  * @retval None
 283:Core/Src/main.c ****  */
 284:Core/Src/main.c **** void SystemClock_Config(void)
 285:Core/Src/main.c **** {
 286:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 287:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 290:Core/Src/main.c ****    */
 291:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 294:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 295:Core/Src/main.c ****    */
 296:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 297:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 298:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 299:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 300:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 301:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 302:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 303:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 304:Core/Src/main.c ****   {
 305:Core/Src/main.c ****     Error_Handler();
 306:Core/Src/main.c ****   }
 307:Core/Src/main.c **** 
 308:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 41


 309:Core/Src/main.c ****    */
 310:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 311:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 312:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 313:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 314:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 317:Core/Src/main.c ****   {
 318:Core/Src/main.c ****     Error_Handler();
 319:Core/Src/main.c ****   }
 320:Core/Src/main.c **** }
 321:Core/Src/main.c **** 
 322:Core/Src/main.c **** /**
 323:Core/Src/main.c ****  * @brief ADC Initialization Function
 324:Core/Src/main.c ****  * @param None
 325:Core/Src/main.c ****  * @retval None
 326:Core/Src/main.c ****  */
 327:Core/Src/main.c **** static void MX_ADC_Init(void)
 328:Core/Src/main.c **** {
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 0 */
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /* USER CODE END ADC_Init 0 */
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 335:Core/Src/main.c **** 
 336:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 1 */
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /* USER CODE END ADC_Init 1 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 341:Core/Src/main.c ****    */
 342:Core/Src/main.c ****   hadc.Instance = ADC1;
 343:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 344:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 345:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 346:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 347:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 348:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 349:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 350:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 351:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 352:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 353:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 354:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 355:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 356:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 357:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 358:Core/Src/main.c ****   {
 359:Core/Src/main.c ****     Error_Handler();
 360:Core/Src/main.c ****   }
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 363:Core/Src/main.c ****    */
 364:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_0;
 365:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 42


 366:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 367:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 368:Core/Src/main.c ****   {
 369:Core/Src/main.c ****     Error_Handler();
 370:Core/Src/main.c ****   }
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 373:Core/Src/main.c ****    */
 374:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 375:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 376:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 377:Core/Src/main.c ****   {
 378:Core/Src/main.c ****     Error_Handler();
 379:Core/Src/main.c ****   }
 380:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 2 */
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****   /* USER CODE END ADC_Init 2 */
 383:Core/Src/main.c **** }
 384:Core/Src/main.c **** 
 385:Core/Src/main.c **** /**
 386:Core/Src/main.c ****  * @brief SPI1 Initialization Function
 387:Core/Src/main.c ****  * @param None
 388:Core/Src/main.c ****  * @retval None
 389:Core/Src/main.c ****  */
 390:Core/Src/main.c **** static void MX_SPI1_Init(void)
 391:Core/Src/main.c **** {
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 398:Core/Src/main.c **** 
 399:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 400:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 401:Core/Src/main.c ****   hspi1.Instance = SPI1;
 402:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 403:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 404:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 405:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 406:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 407:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 408:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 409:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 410:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 411:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 412:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 413:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 414:Core/Src/main.c ****   {
 415:Core/Src/main.c ****     Error_Handler();
 416:Core/Src/main.c ****   }
 417:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 418:Core/Src/main.c **** 
 419:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 420:Core/Src/main.c **** }
 421:Core/Src/main.c **** 
 422:Core/Src/main.c **** /**
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 43


 423:Core/Src/main.c ****  * @brief TIM2 Initialization Function
 424:Core/Src/main.c ****  * @param None
 425:Core/Src/main.c ****  * @retval None
 426:Core/Src/main.c ****  */
 427:Core/Src/main.c **** static void MX_TIM2_Init(void)
 428:Core/Src/main.c **** {
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 431:Core/Src/main.c **** 
 432:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 435:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 440:Core/Src/main.c ****   htim2.Instance = TIM2;
 441:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 442:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 443:Core/Src/main.c ****   htim2.Init.Period = 49;
 444:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 445:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 446:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 447:Core/Src/main.c ****   {
 448:Core/Src/main.c ****     Error_Handler();
 449:Core/Src/main.c ****   }
 450:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 451:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 452:Core/Src/main.c ****   {
 453:Core/Src/main.c ****     Error_Handler();
 454:Core/Src/main.c ****   }
 455:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 456:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 457:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 458:Core/Src/main.c ****   {
 459:Core/Src/main.c ****     Error_Handler();
 460:Core/Src/main.c ****   }
 461:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 462:Core/Src/main.c **** 
 463:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 464:Core/Src/main.c **** }
 465:Core/Src/main.c **** 
 466:Core/Src/main.c **** /**
 467:Core/Src/main.c ****  * @brief TIM3 Initialization Function
 468:Core/Src/main.c ****  * @param None
 469:Core/Src/main.c ****  * @retval None
 470:Core/Src/main.c ****  */
 471:Core/Src/main.c **** static void MX_TIM3_Init(void)
 472:Core/Src/main.c **** {
 473:Core/Src/main.c **** 
 474:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 475:Core/Src/main.c **** 
 476:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 477:Core/Src/main.c **** 
 478:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 479:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 44


 480:Core/Src/main.c **** 
 481:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 482:Core/Src/main.c **** 
 483:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 484:Core/Src/main.c ****   htim3.Instance = TIM3;
 485:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
 486:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 487:Core/Src/main.c ****   htim3.Init.Period = 15999;
 488:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 489:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 490:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 491:Core/Src/main.c ****   {
 492:Core/Src/main.c ****     Error_Handler();
 493:Core/Src/main.c ****   }
 494:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 495:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 496:Core/Src/main.c ****   {
 497:Core/Src/main.c ****     Error_Handler();
 498:Core/Src/main.c ****   }
 499:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 500:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 501:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 502:Core/Src/main.c ****   {
 503:Core/Src/main.c ****     Error_Handler();
 504:Core/Src/main.c ****   }
 505:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 506:Core/Src/main.c **** 
 507:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 508:Core/Src/main.c **** }
 509:Core/Src/main.c **** 
 510:Core/Src/main.c **** /**
 511:Core/Src/main.c ****  * @brief TIM9 Initialization Function
 512:Core/Src/main.c ****  * @param None
 513:Core/Src/main.c ****  * @retval None
 514:Core/Src/main.c ****  */
 515:Core/Src/main.c **** static void MX_TIM9_Init(void)
 516:Core/Src/main.c **** {
 517:Core/Src/main.c **** 
 518:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 0 */
 519:Core/Src/main.c **** 
 520:Core/Src/main.c ****   /* USER CODE END TIM9_Init 0 */
 521:Core/Src/main.c **** 
 522:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 523:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 524:Core/Src/main.c **** 
 525:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 1 */
 526:Core/Src/main.c **** 
 527:Core/Src/main.c ****   /* USER CODE END TIM9_Init 1 */
 528:Core/Src/main.c ****   htim9.Instance = TIM9;
 529:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 530:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 531:Core/Src/main.c ****   htim9.Init.Period = 65535;
 532:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 533:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 534:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 535:Core/Src/main.c ****   {
 536:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 45


 537:Core/Src/main.c ****   }
 538:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 539:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 540:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 541:Core/Src/main.c ****   {
 542:Core/Src/main.c ****     Error_Handler();
 543:Core/Src/main.c ****   }
 544:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 545:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 546:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 547:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 548:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 549:Core/Src/main.c ****   {
 550:Core/Src/main.c ****     Error_Handler();
 551:Core/Src/main.c ****   }
 552:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 2 */
 553:Core/Src/main.c **** 
 554:Core/Src/main.c ****   /* USER CODE END TIM9_Init 2 */
 555:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim9);
 556:Core/Src/main.c **** }
 557:Core/Src/main.c **** 
 558:Core/Src/main.c **** /**
 559:Core/Src/main.c ****  * @brief TIM10 Initialization Function
 560:Core/Src/main.c ****  * @param None
 561:Core/Src/main.c ****  * @retval None
 562:Core/Src/main.c ****  */
 563:Core/Src/main.c **** static void MX_TIM10_Init(void)
 564:Core/Src/main.c **** {
 565:Core/Src/main.c **** 
 566:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 567:Core/Src/main.c **** 
 568:Core/Src/main.c ****   /* USER CODE END TIM10_Init 0 */
 569:Core/Src/main.c **** 
 570:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 571:Core/Src/main.c **** 
 572:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 573:Core/Src/main.c **** 
 574:Core/Src/main.c ****   /* USER CODE END TIM10_Init 1 */
 575:Core/Src/main.c ****   htim10.Instance = TIM10;
 576:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 577:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 578:Core/Src/main.c ****   htim10.Init.Period = 31999;
 579:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 580:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 581:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 582:Core/Src/main.c ****   {
 583:Core/Src/main.c ****     Error_Handler();
 584:Core/Src/main.c ****   }
 585:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 586:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 587:Core/Src/main.c ****   {
 588:Core/Src/main.c ****     Error_Handler();
 589:Core/Src/main.c ****   }
 590:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 591:Core/Src/main.c **** 
 592:Core/Src/main.c ****   /* USER CODE END TIM10_Init 2 */
 593:Core/Src/main.c **** }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 46


 594:Core/Src/main.c **** 
 595:Core/Src/main.c **** /**
 596:Core/Src/main.c ****  * @brief TIM11 Initialization Function
 597:Core/Src/main.c ****  * @param None
 598:Core/Src/main.c ****  * @retval None
 599:Core/Src/main.c ****  */
 600:Core/Src/main.c **** static void MX_TIM11_Init(void)
 601:Core/Src/main.c **** {
 602:Core/Src/main.c **** 
 603:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 0 */
 604:Core/Src/main.c **** 
 605:Core/Src/main.c ****   /* USER CODE END TIM11_Init 0 */
 606:Core/Src/main.c **** 
 607:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 608:Core/Src/main.c **** 
 609:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 1 */
 610:Core/Src/main.c **** 
 611:Core/Src/main.c ****   /* USER CODE END TIM11_Init 1 */
 612:Core/Src/main.c ****   htim11.Instance = TIM11;
 613:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 614:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 615:Core/Src/main.c ****   htim11.Init.Period = 65535;
 616:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 617:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 618:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 619:Core/Src/main.c ****   {
 620:Core/Src/main.c ****     Error_Handler();
 621:Core/Src/main.c ****   }
 622:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 623:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 624:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 625:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 626:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 627:Core/Src/main.c ****   {
 628:Core/Src/main.c ****     Error_Handler();
 629:Core/Src/main.c ****   }
 630:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 2 */
 631:Core/Src/main.c **** 
 632:Core/Src/main.c ****   /* USER CODE END TIM11_Init 2 */
 633:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim11);
 634:Core/Src/main.c **** }
 635:Core/Src/main.c **** 
 636:Core/Src/main.c **** /**
 637:Core/Src/main.c ****  * @brief UART4 Initialization Function
 638:Core/Src/main.c ****  * @param None
 639:Core/Src/main.c ****  * @retval None
 640:Core/Src/main.c ****  */
 641:Core/Src/main.c **** static void MX_UART4_Init(void)
 642:Core/Src/main.c **** {
 643:Core/Src/main.c **** 
 644:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 645:Core/Src/main.c **** 
 646:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 647:Core/Src/main.c **** 
 648:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 649:Core/Src/main.c **** 
 650:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 47


 651:Core/Src/main.c ****   huart4.Instance = UART4;
 652:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 653:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 654:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 655:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 656:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 657:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 658:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 659:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 660:Core/Src/main.c ****   {
 661:Core/Src/main.c ****     Error_Handler();
 662:Core/Src/main.c ****   }
 663:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 664:Core/Src/main.c **** 
 665:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 666:Core/Src/main.c **** }
 667:Core/Src/main.c **** 
 668:Core/Src/main.c **** /**
 669:Core/Src/main.c ****  * @brief USART2 Initialization Function
 670:Core/Src/main.c ****  * @param None
 671:Core/Src/main.c ****  * @retval None
 672:Core/Src/main.c ****  */
 673:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 674:Core/Src/main.c **** {
 675:Core/Src/main.c **** 
 676:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 677:Core/Src/main.c **** 
 678:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 679:Core/Src/main.c **** 
 680:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 681:Core/Src/main.c **** 
 682:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 683:Core/Src/main.c ****   huart2.Instance = USART2;
 684:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 685:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 686:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 687:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 688:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 689:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 690:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 691:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 692:Core/Src/main.c ****   {
 693:Core/Src/main.c ****     Error_Handler();
 694:Core/Src/main.c ****   }
 695:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 696:Core/Src/main.c **** 
 697:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 698:Core/Src/main.c **** }
 699:Core/Src/main.c **** 
 700:Core/Src/main.c **** /**
 701:Core/Src/main.c ****  * Enable DMA controller clock
 702:Core/Src/main.c ****  */
 703:Core/Src/main.c **** static void MX_DMA_Init(void)
 704:Core/Src/main.c **** {
 705:Core/Src/main.c **** 
 706:Core/Src/main.c ****   /* DMA controller clock enable */
 707:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 48


 708:Core/Src/main.c **** 
 709:Core/Src/main.c ****   /* DMA interrupt init */
 710:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 711:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 712:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 713:Core/Src/main.c **** }
 714:Core/Src/main.c **** 
 715:Core/Src/main.c **** /**
 716:Core/Src/main.c ****  * @brief GPIO Initialization Function
 717:Core/Src/main.c ****  * @param None
 718:Core/Src/main.c ****  * @retval None
 719:Core/Src/main.c ****  */
 720:Core/Src/main.c **** static void MX_GPIO_Init(void)
 721:Core/Src/main.c **** {
  84              		.loc 1 721 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 40
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  89              	.LCFI0:
  90              		.cfi_def_cfa_offset 24
  91              		.cfi_offset 4, -24
  92              		.cfi_offset 5, -20
  93              		.cfi_offset 6, -16
  94              		.cfi_offset 7, -12
  95              		.cfi_offset 8, -8
  96              		.cfi_offset 14, -4
  97 0004 8AB0     		sub	sp, sp, #40
  98              	.LCFI1:
  99              		.cfi_def_cfa_offset 64
 722:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 100              		.loc 1 722 3 view .LVU16
 101              		.loc 1 722 20 is_stmt 0 view .LVU17
 102 0006 0024     		movs	r4, #0
 103 0008 0594     		str	r4, [sp, #20]
 104 000a 0694     		str	r4, [sp, #24]
 105 000c 0794     		str	r4, [sp, #28]
 106 000e 0894     		str	r4, [sp, #32]
 107 0010 0994     		str	r4, [sp, #36]
 723:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 724:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 725:Core/Src/main.c **** 
 726:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 727:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 108              		.loc 1 727 3 is_stmt 1 view .LVU18
 109              	.LBB4:
 110              		.loc 1 727 3 view .LVU19
 111              		.loc 1 727 3 view .LVU20
 112 0012 374B     		ldr	r3, .L7
 113 0014 DA69     		ldr	r2, [r3, #28]
 114 0016 42F00402 		orr	r2, r2, #4
 115 001a DA61     		str	r2, [r3, #28]
 116              		.loc 1 727 3 view .LVU21
 117 001c DA69     		ldr	r2, [r3, #28]
 118 001e 02F00402 		and	r2, r2, #4
 119 0022 0192     		str	r2, [sp, #4]
 120              		.loc 1 727 3 view .LVU22
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 49


 121 0024 019A     		ldr	r2, [sp, #4]
 122              	.LBE4:
 123              		.loc 1 727 3 view .LVU23
 728:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 124              		.loc 1 728 3 view .LVU24
 125              	.LBB5:
 126              		.loc 1 728 3 view .LVU25
 127              		.loc 1 728 3 view .LVU26
 128 0026 DA69     		ldr	r2, [r3, #28]
 129 0028 42F02002 		orr	r2, r2, #32
 130 002c DA61     		str	r2, [r3, #28]
 131              		.loc 1 728 3 view .LVU27
 132 002e DA69     		ldr	r2, [r3, #28]
 133 0030 02F02002 		and	r2, r2, #32
 134 0034 0292     		str	r2, [sp, #8]
 135              		.loc 1 728 3 view .LVU28
 136 0036 029A     		ldr	r2, [sp, #8]
 137              	.LBE5:
 138              		.loc 1 728 3 view .LVU29
 729:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 139              		.loc 1 729 3 view .LVU30
 140              	.LBB6:
 141              		.loc 1 729 3 view .LVU31
 142              		.loc 1 729 3 view .LVU32
 143 0038 DA69     		ldr	r2, [r3, #28]
 144 003a 42F00102 		orr	r2, r2, #1
 145 003e DA61     		str	r2, [r3, #28]
 146              		.loc 1 729 3 view .LVU33
 147 0040 DA69     		ldr	r2, [r3, #28]
 148 0042 02F00102 		and	r2, r2, #1
 149 0046 0392     		str	r2, [sp, #12]
 150              		.loc 1 729 3 view .LVU34
 151 0048 039A     		ldr	r2, [sp, #12]
 152              	.LBE6:
 153              		.loc 1 729 3 view .LVU35
 730:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 154              		.loc 1 730 3 view .LVU36
 155              	.LBB7:
 156              		.loc 1 730 3 view .LVU37
 157              		.loc 1 730 3 view .LVU38
 158 004a DA69     		ldr	r2, [r3, #28]
 159 004c 42F00202 		orr	r2, r2, #2
 160 0050 DA61     		str	r2, [r3, #28]
 161              		.loc 1 730 3 view .LVU39
 162 0052 DB69     		ldr	r3, [r3, #28]
 163 0054 03F00203 		and	r3, r3, #2
 164 0058 0493     		str	r3, [sp, #16]
 165              		.loc 1 730 3 view .LVU40
 166 005a 049B     		ldr	r3, [sp, #16]
 167              	.LBE7:
 168              		.loc 1 730 3 view .LVU41
 731:Core/Src/main.c **** 
 732:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 733:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET);
 169              		.loc 1 733 3 view .LVU42
 170 005c DFF89480 		ldr	r8, .L7+4
 171 0060 2246     		mov	r2, r4
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 50


 172 0062 4FF40051 		mov	r1, #8192
 173 0066 4046     		mov	r0, r8
 174 0068 FFF7FEFF 		bl	HAL_GPIO_WritePin
 175              	.LVL1:
 734:Core/Src/main.c **** 
 735:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 736:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 176              		.loc 1 736 3 view .LVU43
 177 006c 224D     		ldr	r5, .L7+8
 178 006e 2246     		mov	r2, r4
 179 0070 4FF48071 		mov	r1, #256
 180 0074 2846     		mov	r0, r5
 181 0076 FFF7FEFF 		bl	HAL_GPIO_WritePin
 182              	.LVL2:
 737:Core/Src/main.c **** 
 738:Core/Src/main.c ****   /*Configure GPIO pins : BTN_4_Pin BTN_3_Pin */
 739:Core/Src/main.c ****   GPIO_InitStruct.Pin = BTN_4_Pin | BTN_3_Pin;
 183              		.loc 1 739 3 view .LVU44
 184              		.loc 1 739 23 is_stmt 0 view .LVU45
 185 007a 6023     		movs	r3, #96
 186 007c 0593     		str	r3, [sp, #20]
 740:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 187              		.loc 1 740 3 is_stmt 1 view .LVU46
 188              		.loc 1 740 24 is_stmt 0 view .LVU47
 189 007e 4FF48816 		mov	r6, #1114112
 190 0082 0696     		str	r6, [sp, #24]
 741:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 741 3 is_stmt 1 view .LVU48
 192              		.loc 1 741 24 is_stmt 0 view .LVU49
 193 0084 0794     		str	r4, [sp, #28]
 742:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 194              		.loc 1 742 3 is_stmt 1 view .LVU50
 195 0086 05A9     		add	r1, sp, #20
 196 0088 1C48     		ldr	r0, .L7+12
 197 008a FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL3:
 743:Core/Src/main.c **** 
 744:Core/Src/main.c ****   /*Configure GPIO pin : LED_5_Pin */
 745:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_5_Pin;
 199              		.loc 1 745 3 view .LVU51
 200              		.loc 1 745 23 is_stmt 0 view .LVU52
 201 008e 4FF40053 		mov	r3, #8192
 202 0092 0593     		str	r3, [sp, #20]
 746:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 203              		.loc 1 746 3 is_stmt 1 view .LVU53
 204              		.loc 1 746 24 is_stmt 0 view .LVU54
 205 0094 0127     		movs	r7, #1
 206 0096 0697     		str	r7, [sp, #24]
 747:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 747 3 is_stmt 1 view .LVU55
 208              		.loc 1 747 24 is_stmt 0 view .LVU56
 209 0098 0794     		str	r4, [sp, #28]
 748:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 210              		.loc 1 748 3 is_stmt 1 view .LVU57
 211              		.loc 1 748 25 is_stmt 0 view .LVU58
 212 009a 0894     		str	r4, [sp, #32]
 749:Core/Src/main.c ****   HAL_GPIO_Init(LED_5_GPIO_Port, &GPIO_InitStruct);
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 51


 213              		.loc 1 749 3 is_stmt 1 view .LVU59
 214 009c 05A9     		add	r1, sp, #20
 215 009e 4046     		mov	r0, r8
 216 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL4:
 750:Core/Src/main.c **** 
 751:Core/Src/main.c ****   /*Configure GPIO pin : SPI1_NSS_Pin */
 752:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPI1_NSS_Pin;
 218              		.loc 1 752 3 view .LVU60
 219              		.loc 1 752 23 is_stmt 0 view .LVU61
 220 00a4 4FF48073 		mov	r3, #256
 221 00a8 0593     		str	r3, [sp, #20]
 753:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 222              		.loc 1 753 3 is_stmt 1 view .LVU62
 223              		.loc 1 753 24 is_stmt 0 view .LVU63
 224 00aa 0697     		str	r7, [sp, #24]
 754:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 225              		.loc 1 754 3 is_stmt 1 view .LVU64
 226              		.loc 1 754 24 is_stmt 0 view .LVU65
 227 00ac 0794     		str	r4, [sp, #28]
 755:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 228              		.loc 1 755 3 is_stmt 1 view .LVU66
 229              		.loc 1 755 25 is_stmt 0 view .LVU67
 230 00ae 0894     		str	r4, [sp, #32]
 756:Core/Src/main.c ****   HAL_GPIO_Init(SPI1_NSS_GPIO_Port, &GPIO_InitStruct);
 231              		.loc 1 756 3 is_stmt 1 view .LVU68
 232 00b0 05A9     		add	r1, sp, #20
 233 00b2 2846     		mov	r0, r5
 234 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 235              	.LVL5:
 757:Core/Src/main.c **** 
 758:Core/Src/main.c ****   /*Configure GPIO pins : BTN_1_Pin BTN_2_Pin */
 759:Core/Src/main.c ****   GPIO_InitStruct.Pin = BTN_1_Pin | BTN_2_Pin;
 236              		.loc 1 759 3 view .LVU69
 237              		.loc 1 759 23 is_stmt 0 view .LVU70
 238 00b8 4FF4C053 		mov	r3, #6144
 239 00bc 0593     		str	r3, [sp, #20]
 760:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 240              		.loc 1 760 3 is_stmt 1 view .LVU71
 241              		.loc 1 760 24 is_stmt 0 view .LVU72
 242 00be 0696     		str	r6, [sp, #24]
 761:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 243              		.loc 1 761 3 is_stmt 1 view .LVU73
 244              		.loc 1 761 24 is_stmt 0 view .LVU74
 245 00c0 0794     		str	r4, [sp, #28]
 762:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 246              		.loc 1 762 3 is_stmt 1 view .LVU75
 247 00c2 05A9     		add	r1, sp, #20
 248 00c4 2846     		mov	r0, r5
 249 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 250              	.LVL6:
 763:Core/Src/main.c **** 
 764:Core/Src/main.c ****   /* EXTI interrupt init*/
 765:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 251              		.loc 1 765 3 view .LVU76
 252 00ca 2246     		mov	r2, r4
 253 00cc 2146     		mov	r1, r4
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 52


 254 00ce 1720     		movs	r0, #23
 255 00d0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 256              	.LVL7:
 766:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 257              		.loc 1 766 3 view .LVU77
 258 00d4 1720     		movs	r0, #23
 259 00d6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 260              	.LVL8:
 767:Core/Src/main.c **** 
 768:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 261              		.loc 1 768 3 view .LVU78
 262 00da 2246     		mov	r2, r4
 263 00dc 2146     		mov	r1, r4
 264 00de 2820     		movs	r0, #40
 265 00e0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 266              	.LVL9:
 769:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 267              		.loc 1 769 3 view .LVU79
 268 00e4 2820     		movs	r0, #40
 269 00e6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 270              	.LVL10:
 770:Core/Src/main.c **** 
 771:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 772:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 773:Core/Src/main.c **** }
 271              		.loc 1 773 1 is_stmt 0 view .LVU80
 272 00ea 0AB0     		add	sp, sp, #40
 273              	.LCFI2:
 274              		.cfi_def_cfa_offset 24
 275              		@ sp needed
 276 00ec BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 277              	.L8:
 278              		.align	2
 279              	.L7:
 280 00f0 00380240 		.word	1073887232
 281 00f4 00040240 		.word	1073873920
 282 00f8 00000240 		.word	1073872896
 283 00fc 00080240 		.word	1073874944
 284              		.cfi_endproc
 285              	.LFE87:
 287              		.section	.text.MX_DMA_Init,"ax",%progbits
 288              		.align	1
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	MX_DMA_Init:
 294              	.LFB86:
 704:Core/Src/main.c **** 
 295              		.loc 1 704 1 is_stmt 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 8
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299 0000 00B5     		push	{lr}
 300              	.LCFI3:
 301              		.cfi_def_cfa_offset 4
 302              		.cfi_offset 14, -4
 303 0002 83B0     		sub	sp, sp, #12
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 53


 304              	.LCFI4:
 305              		.cfi_def_cfa_offset 16
 707:Core/Src/main.c **** 
 306              		.loc 1 707 3 view .LVU82
 307              	.LBB8:
 707:Core/Src/main.c **** 
 308              		.loc 1 707 3 view .LVU83
 707:Core/Src/main.c **** 
 309              		.loc 1 707 3 view .LVU84
 310 0004 0A4B     		ldr	r3, .L11
 311 0006 DA69     		ldr	r2, [r3, #28]
 312 0008 42F08072 		orr	r2, r2, #16777216
 313 000c DA61     		str	r2, [r3, #28]
 707:Core/Src/main.c **** 
 314              		.loc 1 707 3 view .LVU85
 315 000e DB69     		ldr	r3, [r3, #28]
 316 0010 03F08073 		and	r3, r3, #16777216
 317 0014 0193     		str	r3, [sp, #4]
 707:Core/Src/main.c **** 
 318              		.loc 1 707 3 view .LVU86
 319 0016 019B     		ldr	r3, [sp, #4]
 320              	.LBE8:
 707:Core/Src/main.c **** 
 321              		.loc 1 707 3 view .LVU87
 711:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 322              		.loc 1 711 3 view .LVU88
 323 0018 0022     		movs	r2, #0
 324 001a 1146     		mov	r1, r2
 325 001c 0B20     		movs	r0, #11
 326 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 327              	.LVL11:
 712:Core/Src/main.c **** }
 328              		.loc 1 712 3 view .LVU89
 329 0022 0B20     		movs	r0, #11
 330 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 331              	.LVL12:
 713:Core/Src/main.c **** 
 332              		.loc 1 713 1 is_stmt 0 view .LVU90
 333 0028 03B0     		add	sp, sp, #12
 334              	.LCFI5:
 335              		.cfi_def_cfa_offset 4
 336              		@ sp needed
 337 002a 5DF804FB 		ldr	pc, [sp], #4
 338              	.L12:
 339 002e 00BF     		.align	2
 340              	.L11:
 341 0030 00380240 		.word	1073887232
 342              		.cfi_endproc
 343              	.LFE86:
 345              		.section	.text.__io_putchar,"ax",%progbits
 346              		.align	1
 347              		.global	__io_putchar
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 352              	__io_putchar:
 353              	.LVL13:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 54


 354              	.LFB88:
 774:Core/Src/main.c **** 
 775:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 776:Core/Src/main.c **** int __io_putchar(int ch)
 777:Core/Src/main.c **** {
 355              		.loc 1 777 1 is_stmt 1 view -0
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 0
 358              		@ frame_needed = 0, uses_anonymous_args = 0
 359              		.loc 1 777 1 is_stmt 0 view .LVU92
 360 0000 10B5     		push	{r4, lr}
 361              	.LCFI6:
 362              		.cfi_def_cfa_offset 8
 363              		.cfi_offset 4, -8
 364              		.cfi_offset 14, -4
 365 0002 0446     		mov	r4, r0
 778:Core/Src/main.c ****   ITM_SendChar(ch);
 366              		.loc 1 778 3 is_stmt 1 view .LVU93
 367 0004 FFF7FEFF 		bl	ITM_SendChar
 368              	.LVL14:
 779:Core/Src/main.c ****   return ch;
 369              		.loc 1 779 3 view .LVU94
 780:Core/Src/main.c **** }
 370              		.loc 1 780 1 is_stmt 0 view .LVU95
 371 0008 2046     		mov	r0, r4
 372 000a 10BD     		pop	{r4, pc}
 373              		.loc 1 780 1 view .LVU96
 374              		.cfi_endproc
 375              	.LFE88:
 377              		.section	.text.randomGLC,"ax",%progbits
 378              		.align	1
 379              		.global	randomGLC
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 384              	randomGLC:
 385              	.LFB89:
 781:Core/Src/main.c **** // Fonction random
 782:Core/Src/main.c **** // region[rgba(49, 120, 80, 0.2)]
 783:Core/Src/main.c **** void randomGLC()
 784:Core/Src/main.c **** {
 386              		.loc 1 784 1 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 785:Core/Src/main.c ****   const uint32_t a = 1664525;
 391              		.loc 1 785 3 view .LVU98
 392              	.LVL15:
 786:Core/Src/main.c ****   const uint32_t c = 1013904223;
 393              		.loc 1 786 3 view .LVU99
 787:Core/Src/main.c ****   const uint32_t m = 0xFFFF; // 2^32
 394              		.loc 1 787 3 view .LVU100
 788:Core/Src/main.c **** 
 789:Core/Src/main.c ****   seed = (a * (seed) + c) % m;
 395              		.loc 1 789 3 view .LVU101
 396              		.loc 1 789 13 is_stmt 0 view .LVU102
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 55


 397 0000 0749     		ldr	r1, .L16
 398 0002 0B68     		ldr	r3, [r1]
 399              		.loc 1 789 22 view .LVU103
 400 0004 0748     		ldr	r0, .L16+4
 401 0006 084A     		ldr	r2, .L16+8
 402 0008 00FB0322 		mla	r2, r0, r3, r2
 403              		.loc 1 789 27 view .LVU104
 404 000c 074B     		ldr	r3, .L16+12
 405 000e A3FB0203 		umull	r0, r3, r3, r2
 406 0012 DB0B     		lsrs	r3, r3, #15
 407 0014 C3EB0343 		rsb	r3, r3, r3, lsl #16
 408 0018 D31A     		subs	r3, r2, r3
 409              		.loc 1 789 8 view .LVU105
 410 001a 0B60     		str	r3, [r1]
 790:Core/Src/main.c **** }
 411              		.loc 1 790 1 view .LVU106
 412 001c 7047     		bx	lr
 413              	.L17:
 414 001e 00BF     		.align	2
 415              	.L16:
 416 0020 00000000 		.word	seed
 417 0024 0D661900 		.word	1664525
 418 0028 5FF36E3C 		.word	1013904223
 419 002c 01800080 		.word	-2147450879
 420              		.cfi_endproc
 421              	.LFE89:
 423              		.section	.text.randomButtonSequence,"ax",%progbits
 424              		.align	1
 425              		.global	randomButtonSequence
 426              		.syntax unified
 427              		.thumb
 428              		.thumb_func
 430              	randomButtonSequence:
 431              	.LFB90:
 791:Core/Src/main.c **** 
 792:Core/Src/main.c **** void randomButtonSequence()
 793:Core/Src/main.c **** {
 432              		.loc 1 793 1 is_stmt 1 view -0
 433              		.cfi_startproc
 434              		@ args = 0, pretend = 0, frame = 8
 435              		@ frame_needed = 0, uses_anonymous_args = 0
 436 0000 10B5     		push	{r4, lr}
 437              	.LCFI7:
 438              		.cfi_def_cfa_offset 8
 439              		.cfi_offset 4, -8
 440              		.cfi_offset 14, -4
 441 0002 82B0     		sub	sp, sp, #8
 442              	.LCFI8:
 443              		.cfi_def_cfa_offset 16
 794:Core/Src/main.c ****   // Initialisez le tableau avec une séquence
 795:Core/Src/main.c ****   uint8_t numbers[] = {1, 2, 3, 4};
 444              		.loc 1 795 3 view .LVU108
 445              		.loc 1 795 11 is_stmt 0 view .LVU109
 446 0004 164B     		ldr	r3, .L24
 447 0006 0193     		str	r3, [sp, #4]
 796:Core/Src/main.c **** 
 797:Core/Src/main.c ****   // Mélangez le tableau
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 56


 798:Core/Src/main.c ****   for (uint8_t i = 1; i < 4; i++)
 448              		.loc 1 798 3 is_stmt 1 view .LVU110
 449              	.LBB9:
 450              		.loc 1 798 8 view .LVU111
 451              	.LVL16:
 452              		.loc 1 798 16 is_stmt 0 view .LVU112
 453 0008 0124     		movs	r4, #1
 454              		.loc 1 798 3 view .LVU113
 455 000a 17E0     		b	.L19
 456              	.LVL17:
 457              	.L20:
 458              	.LBB10:
 799:Core/Src/main.c ****   {
 800:Core/Src/main.c ****     randomGLC(); // Mettez à jour la seed
 459              		.loc 1 800 5 is_stmt 1 view .LVU114
 460 000c FFF7FEFF 		bl	randomGLC
 461              	.LVL18:
 801:Core/Src/main.c ****     int j = (seed % (i + 1));
 462              		.loc 1 801 5 view .LVU115
 463              		.loc 1 801 24 is_stmt 0 view .LVU116
 464 0010 621C     		adds	r2, r4, #1
 465              		.loc 1 801 19 view .LVU117
 466 0012 144B     		ldr	r3, .L24+4
 467 0014 1B68     		ldr	r3, [r3]
 468 0016 B3FBF2F1 		udiv	r1, r3, r2
 469 001a 02FB1133 		mls	r3, r2, r1, r3
 470              	.LVL19:
 802:Core/Src/main.c ****     uint8_t temp = numbers[i];
 471              		.loc 1 802 5 is_stmt 1 view .LVU118
 472              		.loc 1 802 13 is_stmt 0 view .LVU119
 473 001e 04F10801 		add	r1, r4, #8
 474 0022 0DEB0104 		add	r4, sp, r1
 475              	.LVL20:
 476              		.loc 1 802 13 view .LVU120
 477 0026 14F8041C 		ldrb	r1, [r4, #-4]	@ zero_extendqisi2
 478              	.LVL21:
 803:Core/Src/main.c ****     numbers[i] = numbers[j];
 479              		.loc 1 803 5 is_stmt 1 view .LVU121
 480              		.loc 1 803 25 is_stmt 0 view .LVU122
 481 002a 0833     		adds	r3, r3, #8
 482              	.LVL22:
 483              		.loc 1 803 25 view .LVU123
 484 002c 6B44     		add	r3, sp, r3
 485              	.LVL23:
 486              		.loc 1 803 25 view .LVU124
 487 002e 13F8040C 		ldrb	r0, [r3, #-4]	@ zero_extendqisi2
 488              		.loc 1 803 16 view .LVU125
 489 0032 04F8040C 		strb	r0, [r4, #-4]
 804:Core/Src/main.c ****     numbers[j] = temp;
 490              		.loc 1 804 5 is_stmt 1 view .LVU126
 491              		.loc 1 804 16 is_stmt 0 view .LVU127
 492 0036 03F8041C 		strb	r1, [r3, #-4]
 493              	.LBE10:
 798:Core/Src/main.c ****   {
 494              		.loc 1 798 31 is_stmt 1 discriminator 3 view .LVU128
 495 003a D4B2     		uxtb	r4, r2
 496              	.LVL24:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 57


 497              	.L19:
 798:Core/Src/main.c ****   {
 498              		.loc 1 798 25 discriminator 1 view .LVU129
 499 003c 032C     		cmp	r4, #3
 500 003e E5D9     		bls	.L20
 501              	.LBE9:
 502              	.LBB11:
 805:Core/Src/main.c ****   }
 806:Core/Src/main.c **** 
 807:Core/Src/main.c ****   // Copiez les valeurs mélangées dans buttonOrderDefuse
 808:Core/Src/main.c ****   for (uint8_t i = 0; i < 4; i++)
 503              		.loc 1 808 16 is_stmt 0 view .LVU130
 504 0040 0023     		movs	r3, #0
 505 0042 08E0     		b	.L21
 506              	.LVL25:
 507              	.L22:
 809:Core/Src/main.c ****   {
 810:Core/Src/main.c ****     buttonOrderDefuse[i] = numbers[i];
 508              		.loc 1 810 5 is_stmt 1 view .LVU131
 509              		.loc 1 810 35 is_stmt 0 view .LVU132
 510 0044 03F10802 		add	r2, r3, #8
 511 0048 6A44     		add	r2, sp, r2
 512 004a 12F8041C 		ldrb	r1, [r2, #-4]	@ zero_extendqisi2
 513              		.loc 1 810 26 view .LVU133
 514 004e 064A     		ldr	r2, .L24+8
 515 0050 D154     		strb	r1, [r2, r3]
 808:Core/Src/main.c ****   {
 516              		.loc 1 808 31 is_stmt 1 discriminator 3 view .LVU134
 517 0052 0133     		adds	r3, r3, #1
 518              	.LVL26:
 808:Core/Src/main.c ****   {
 519              		.loc 1 808 31 is_stmt 0 discriminator 3 view .LVU135
 520 0054 DBB2     		uxtb	r3, r3
 521              	.LVL27:
 522              	.L21:
 808:Core/Src/main.c ****   {
 523              		.loc 1 808 25 is_stmt 1 discriminator 1 view .LVU136
 524 0056 032B     		cmp	r3, #3
 525 0058 F4D9     		bls	.L22
 526              	.LBE11:
 811:Core/Src/main.c ****   }
 812:Core/Src/main.c **** }
 527              		.loc 1 812 1 is_stmt 0 view .LVU137
 528 005a 02B0     		add	sp, sp, #8
 529              	.LCFI9:
 530              		.cfi_def_cfa_offset 8
 531              		@ sp needed
 532 005c 10BD     		pop	{r4, pc}
 533              	.LVL28:
 534              	.L25:
 535              		.loc 1 812 1 view .LVU138
 536 005e 00BF     		.align	2
 537              	.L24:
 538 0060 01020304 		.word	67305985
 539 0064 00000000 		.word	seed
 540 0068 00000000 		.word	buttonOrderDefuse
 541              		.cfi_endproc
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 58


 542              	.LFE90:
 544              		.section	.text.ledUpdate,"ax",%progbits
 545              		.align	1
 546              		.global	ledUpdate
 547              		.syntax unified
 548              		.thumb
 549              		.thumb_func
 551              	ledUpdate:
 552              	.LVL29:
 553              	.LFB91:
 813:Core/Src/main.c **** // endregion
 814:Core/Src/main.c **** 
 815:Core/Src/main.c **** // Gestion de l'ADC
 816:Core/Src/main.c **** // region[rgba(0, 180, 0, 0.1)]
 817:Core/Src/main.c **** void ledUpdate(uint16_t Data, TIM_HandleTypeDef *Timer, uint32_t Channel)
 818:Core/Src/main.c **** {
 554              		.loc 1 818 1 is_stmt 1 view -0
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 0
 557              		@ frame_needed = 0, uses_anonymous_args = 0
 558              		@ link register save eliminated.
 819:Core/Src/main.c ****   uint16_t pwmValue = Data * 0xFFFF / 0xFFF;
 559              		.loc 1 819 3 view .LVU140
 560              		.loc 1 819 28 is_stmt 0 view .LVU141
 561 0000 C0EB0040 		rsb	r0, r0, r0, lsl #16
 562              	.LVL30:
 563              		.loc 1 819 37 view .LVU142
 564 0004 0D4B     		ldr	r3, .L33
 565 0006 83FB00C3 		smull	ip, r3, r3, r0
 566 000a 0344     		add	r3, r3, r0
 567 000c C017     		asrs	r0, r0, #31
 568 000e C0EBE320 		rsb	r0, r0, r3, asr #11
 569              	.LVL31:
 820:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 570              		.loc 1 820 3 is_stmt 1 view .LVU143
 571 0012 1AB9     		cbnz	r2, .L27
 572              		.loc 1 820 3 is_stmt 0 discriminator 1 view .LVU144
 573 0014 0B68     		ldr	r3, [r1]
 574 0016 80B2     		uxth	r0, r0
 575              		.loc 1 820 3 discriminator 1 view .LVU145
 576 0018 5863     		str	r0, [r3, #52]
 577 001a 7047     		bx	lr
 578              	.L27:
 579              		.loc 1 820 3 discriminator 2 view .LVU146
 580 001c 042A     		cmp	r2, #4
 581 001e 05D0     		beq	.L31
 582              		.loc 1 820 3 discriminator 4 view .LVU147
 583 0020 082A     		cmp	r2, #8
 584 0022 07D0     		beq	.L32
 585              		.loc 1 820 3 discriminator 7 view .LVU148
 586 0024 0B68     		ldr	r3, [r1]
 587 0026 80B2     		uxth	r0, r0
 588              		.loc 1 820 3 discriminator 7 view .LVU149
 589 0028 1864     		str	r0, [r3, #64]
 821:Core/Src/main.c **** }
 590              		.loc 1 821 1 view .LVU150
 591 002a 7047     		bx	lr
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 59


 592              	.L31:
 820:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 593              		.loc 1 820 3 discriminator 3 view .LVU151
 594 002c 0B68     		ldr	r3, [r1]
 595 002e 80B2     		uxth	r0, r0
 820:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 596              		.loc 1 820 3 discriminator 3 view .LVU152
 597 0030 9863     		str	r0, [r3, #56]
 598 0032 7047     		bx	lr
 599              	.L32:
 820:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 600              		.loc 1 820 3 discriminator 6 view .LVU153
 601 0034 0B68     		ldr	r3, [r1]
 602 0036 80B2     		uxth	r0, r0
 820:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 603              		.loc 1 820 3 discriminator 6 view .LVU154
 604 0038 D863     		str	r0, [r3, #60]
 605 003a 7047     		bx	lr
 606              	.L34:
 607              		.align	2
 608              	.L33:
 609 003c 81000880 		.word	-2146959231
 610              		.cfi_endproc
 611              	.LFE91:
 613              		.section	.rodata.HAL_ADC_ConvCpltCallback.str1.4,"aMS",%progbits,1
 614              		.align	2
 615              	.LC0:
 616 0000 6164634F 		.ascii	"adcOk\015\000"
 616      6B0D00
 617              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 618              		.align	1
 619              		.global	HAL_ADC_ConvCpltCallback
 620              		.syntax unified
 621              		.thumb
 622              		.thumb_func
 624              	HAL_ADC_ConvCpltCallback:
 625              	.LVL32:
 626              	.LFB92:
 822:Core/Src/main.c **** 
 823:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 824:Core/Src/main.c **** {
 627              		.loc 1 824 1 is_stmt 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 0
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 631              		.loc 1 824 1 is_stmt 0 view .LVU156
 632 0000 08B5     		push	{r3, lr}
 633              	.LCFI10:
 634              		.cfi_def_cfa_offset 8
 635              		.cfi_offset 3, -8
 636              		.cfi_offset 14, -4
 825:Core/Src/main.c ****   if (adcData[0] > 0xF500 && adcData[1] > 0xF500)
 637              		.loc 1 825 3 is_stmt 1 view .LVU157
 638              		.loc 1 825 14 is_stmt 0 view .LVU158
 639 0002 094B     		ldr	r3, .L39
 640 0004 1B88     		ldrh	r3, [r3]
 641              		.loc 1 825 6 view .LVU159
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 60


 642 0006 B3F5754F 		cmp	r3, #62720
 643 000a 04D9     		bls	.L35
 644              		.loc 1 825 37 discriminator 1 view .LVU160
 645 000c 064B     		ldr	r3, .L39
 646 000e 5B88     		ldrh	r3, [r3, #2]
 647              		.loc 1 825 27 discriminator 1 view .LVU161
 648 0010 B3F5754F 		cmp	r3, #62720
 649 0014 00D8     		bhi	.L38
 650              	.LVL33:
 651              	.L35:
 826:Core/Src/main.c ****   {
 827:Core/Src/main.c ****     adcOk = true;
 828:Core/Src/main.c ****     printf("adcOk\r\n");
 829:Core/Src/main.c ****   }
 830:Core/Src/main.c **** }
 652              		.loc 1 830 1 view .LVU162
 653 0016 08BD     		pop	{r3, pc}
 654              	.LVL34:
 655              	.L38:
 827:Core/Src/main.c ****     printf("adcOk\r\n");
 656              		.loc 1 827 5 is_stmt 1 view .LVU163
 827:Core/Src/main.c ****     printf("adcOk\r\n");
 657              		.loc 1 827 11 is_stmt 0 view .LVU164
 658 0018 044B     		ldr	r3, .L39+4
 659 001a 0122     		movs	r2, #1
 660 001c 1A70     		strb	r2, [r3]
 828:Core/Src/main.c ****   }
 661              		.loc 1 828 5 is_stmt 1 view .LVU165
 662 001e 0448     		ldr	r0, .L39+8
 663              	.LVL35:
 828:Core/Src/main.c ****   }
 664              		.loc 1 828 5 is_stmt 0 view .LVU166
 665 0020 FFF7FEFF 		bl	puts
 666              	.LVL36:
 667              		.loc 1 830 1 view .LVU167
 668 0024 F7E7     		b	.L35
 669              	.L40:
 670 0026 00BF     		.align	2
 671              	.L39:
 672 0028 00000000 		.word	adcData
 673 002c 00000000 		.word	adcOk
 674 0030 00000000 		.word	.LC0
 675              		.cfi_endproc
 676              	.LFE92:
 678              		.section	.text.checkUserInput,"ax",%progbits
 679              		.align	1
 680              		.global	checkUserInput
 681              		.syntax unified
 682              		.thumb
 683              		.thumb_func
 685              	checkUserInput:
 686              	.LVL37:
 687              	.LFB93:
 831:Core/Src/main.c **** // endregion
 832:Core/Src/main.c **** 
 833:Core/Src/main.c **** // Gestion des boutons
 834:Core/Src/main.c **** // region[rgba(0, 0, 255, 0.1)]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 61


 835:Core/Src/main.c **** 
 836:Core/Src/main.c **** void checkUserInput(uint8_t userInput)
 837:Core/Src/main.c **** {
 688              		.loc 1 837 1 is_stmt 1 view -0
 689              		.cfi_startproc
 690              		@ args = 0, pretend = 0, frame = 0
 691              		@ frame_needed = 0, uses_anonymous_args = 0
 692              		.loc 1 837 1 is_stmt 0 view .LVU169
 693 0000 10B5     		push	{r4, lr}
 694              	.LCFI11:
 695              		.cfi_def_cfa_offset 8
 696              		.cfi_offset 4, -8
 697              		.cfi_offset 14, -4
 838:Core/Src/main.c ****   if (userInput == buttonOrderDefuse[buttonCurrentIndex])
 698              		.loc 1 838 3 is_stmt 1 view .LVU170
 699              		.loc 1 838 37 is_stmt 0 view .LVU171
 700 0002 0F4B     		ldr	r3, .L46
 701 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 702 0006 0F4A     		ldr	r2, .L46+4
 703 0008 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 704              		.loc 1 838 6 view .LVU172
 705 000a 8242     		cmp	r2, r0
 706 000c 08D0     		beq	.L45
 839:Core/Src/main.c ****   {
 840:Core/Src/main.c ****     buttonCurrentIndex++;
 841:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET);
 842:Core/Src/main.c **** 
 843:Core/Src/main.c ****     if (buttonCurrentIndex == 4)
 844:Core/Src/main.c ****     {
 845:Core/Src/main.c ****       buttonOk = true;
 846:Core/Src/main.c ****     }
 847:Core/Src/main.c ****   }
 848:Core/Src/main.c ****   else
 849:Core/Src/main.c ****   {
 850:Core/Src/main.c ****     buttonCurrentIndex = 0;
 707              		.loc 1 850 5 is_stmt 1 view .LVU173
 708              		.loc 1 850 24 is_stmt 0 view .LVU174
 709 000e 0022     		movs	r2, #0
 710 0010 0B4B     		ldr	r3, .L46
 711 0012 1A70     		strb	r2, [r3]
 851:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET);
 712              		.loc 1 851 5 is_stmt 1 view .LVU175
 713 0014 4FF40051 		mov	r1, #8192
 714 0018 0B48     		ldr	r0, .L46+8
 715              	.LVL38:
 716              		.loc 1 851 5 is_stmt 0 view .LVU176
 717 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
 718              	.LVL39:
 719              	.L41:
 852:Core/Src/main.c ****   }
 853:Core/Src/main.c **** }
 720              		.loc 1 853 1 view .LVU177
 721 001e 10BD     		pop	{r4, pc}
 722              	.LVL40:
 723              	.L45:
 840:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET);
 724              		.loc 1 840 5 is_stmt 1 view .LVU178
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 62


 840:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET);
 725              		.loc 1 840 23 is_stmt 0 view .LVU179
 726 0020 074C     		ldr	r4, .L46
 727 0022 0133     		adds	r3, r3, #1
 728 0024 2370     		strb	r3, [r4]
 841:Core/Src/main.c **** 
 729              		.loc 1 841 5 is_stmt 1 view .LVU180
 730 0026 0122     		movs	r2, #1
 731 0028 4FF40051 		mov	r1, #8192
 732 002c 0648     		ldr	r0, .L46+8
 733              	.LVL41:
 841:Core/Src/main.c **** 
 734              		.loc 1 841 5 is_stmt 0 view .LVU181
 735 002e FFF7FEFF 		bl	HAL_GPIO_WritePin
 736              	.LVL42:
 843:Core/Src/main.c ****     {
 737              		.loc 1 843 5 is_stmt 1 view .LVU182
 843:Core/Src/main.c ****     {
 738              		.loc 1 843 28 is_stmt 0 view .LVU183
 739 0032 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 843:Core/Src/main.c ****     {
 740              		.loc 1 843 8 view .LVU184
 741 0034 042B     		cmp	r3, #4
 742 0036 F2D1     		bne	.L41
 845:Core/Src/main.c ****     }
 743              		.loc 1 845 7 is_stmt 1 view .LVU185
 845:Core/Src/main.c ****     }
 744              		.loc 1 845 16 is_stmt 0 view .LVU186
 745 0038 044B     		ldr	r3, .L46+12
 746 003a 0122     		movs	r2, #1
 747 003c 1A70     		strb	r2, [r3]
 748 003e EEE7     		b	.L41
 749              	.L47:
 750              		.align	2
 751              	.L46:
 752 0040 00000000 		.word	buttonCurrentIndex
 753 0044 00000000 		.word	buttonOrderDefuse
 754 0048 00040240 		.word	1073873920
 755 004c 00000000 		.word	buttonOk
 756              		.cfi_endproc
 757              	.LFE93:
 759              		.section	.text.checkButtonOrderPlant,"ax",%progbits
 760              		.align	1
 761              		.global	checkButtonOrderPlant
 762              		.syntax unified
 763              		.thumb
 764              		.thumb_func
 766              	checkButtonOrderPlant:
 767              	.LVL43:
 768              	.LFB94:
 854:Core/Src/main.c **** 
 855:Core/Src/main.c **** void checkButtonOrderPlant(uint8_t pressedButton)
 856:Core/Src/main.c **** {
 769              		.loc 1 856 1 is_stmt 1 view -0
 770              		.cfi_startproc
 771              		@ args = 0, pretend = 0, frame = 0
 772              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 63


 773              		@ link register save eliminated.
 857:Core/Src/main.c ****   if (pressedButton == buttonOrderPlant[buttonPlantCurrentIndex])
 774              		.loc 1 857 3 view .LVU188
 775              		.loc 1 857 40 is_stmt 0 view .LVU189
 776 0000 0B4B     		ldr	r3, .L52
 777 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 778 0004 0B4A     		ldr	r2, .L52+4
 779 0006 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 780              		.loc 1 857 6 view .LVU190
 781 0008 8242     		cmp	r2, r0
 782 000a 03D0     		beq	.L51
 858:Core/Src/main.c ****   {
 859:Core/Src/main.c ****     buttonPlantCurrentIndex++;
 860:Core/Src/main.c ****     if (buttonPlantCurrentIndex == 4)
 861:Core/Src/main.c ****     {
 862:Core/Src/main.c ****       bombPlanted = true;          // Flag indiquant que la bombe a été plantée
 863:Core/Src/main.c ****       buttonPlantCurrentIndex = 0; // Réinitialiser pour la prochaine utilisation
 864:Core/Src/main.c ****     }
 865:Core/Src/main.c ****   }
 866:Core/Src/main.c ****   else
 867:Core/Src/main.c ****   {
 868:Core/Src/main.c ****     buttonPlantCurrentIndex = 0;
 783              		.loc 1 868 5 is_stmt 1 view .LVU191
 784              		.loc 1 868 29 is_stmt 0 view .LVU192
 785 000c 084B     		ldr	r3, .L52
 786 000e 0022     		movs	r2, #0
 787 0010 1A70     		strb	r2, [r3]
 788              	.L48:
 869:Core/Src/main.c ****   }
 870:Core/Src/main.c **** }
 789              		.loc 1 870 1 view .LVU193
 790 0012 7047     		bx	lr
 791              	.L51:
 859:Core/Src/main.c ****     if (buttonPlantCurrentIndex == 4)
 792              		.loc 1 859 5 is_stmt 1 view .LVU194
 859:Core/Src/main.c ****     if (buttonPlantCurrentIndex == 4)
 793              		.loc 1 859 28 is_stmt 0 view .LVU195
 794 0014 0133     		adds	r3, r3, #1
 795 0016 DBB2     		uxtb	r3, r3
 796 0018 054A     		ldr	r2, .L52
 797 001a 1370     		strb	r3, [r2]
 860:Core/Src/main.c ****     {
 798              		.loc 1 860 5 is_stmt 1 view .LVU196
 860:Core/Src/main.c ****     {
 799              		.loc 1 860 8 is_stmt 0 view .LVU197
 800 001c 042B     		cmp	r3, #4
 801 001e F8D1     		bne	.L48
 862:Core/Src/main.c ****       buttonPlantCurrentIndex = 0; // Réinitialiser pour la prochaine utilisation
 802              		.loc 1 862 7 is_stmt 1 view .LVU198
 862:Core/Src/main.c ****       buttonPlantCurrentIndex = 0; // Réinitialiser pour la prochaine utilisation
 803              		.loc 1 862 19 is_stmt 0 view .LVU199
 804 0020 054B     		ldr	r3, .L52+8
 805 0022 0122     		movs	r2, #1
 806 0024 1A70     		strb	r2, [r3]
 863:Core/Src/main.c ****     }
 807              		.loc 1 863 7 is_stmt 1 view .LVU200
 863:Core/Src/main.c ****     }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 64


 808              		.loc 1 863 31 is_stmt 0 view .LVU201
 809 0026 024B     		ldr	r3, .L52
 810 0028 0022     		movs	r2, #0
 811 002a 1A70     		strb	r2, [r3]
 812 002c 7047     		bx	lr
 813              	.L53:
 814 002e 00BF     		.align	2
 815              	.L52:
 816 0030 00000000 		.word	buttonPlantCurrentIndex
 817 0034 00000000 		.word	buttonOrderPlant
 818 0038 00000000 		.word	bombPlanted
 819              		.cfi_endproc
 820              	.LFE94:
 822              		.section	.text.BCD_SendCommand,"ax",%progbits
 823              		.align	1
 824              		.global	BCD_SendCommand
 825              		.syntax unified
 826              		.thumb
 827              		.thumb_func
 829              	BCD_SendCommand:
 830              	.LVL44:
 831              	.LFB96:
 871:Core/Src/main.c **** 
 872:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 873:Core/Src/main.c **** {
 874:Core/Src/main.c ****   switch (GPIO_Pin)
 875:Core/Src/main.c ****   {
 876:Core/Src/main.c ****   case BTN_1_Pin:
 877:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[0] + DELAY_DEBOUNCE))
 878:Core/Src/main.c ****     {
 879:Core/Src/main.c ****       printf("btn 1\r\n");
 880:Core/Src/main.c ****       buttonElapsed[0] = HAL_GetTick();
 881:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 882:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 883:Core/Src/main.c ****       {
 884:Core/Src/main.c ****         checkButtonOrderPlant(1);
 885:Core/Src/main.c ****       }
 886:Core/Src/main.c ****       else
 887:Core/Src/main.c ****       {
 888:Core/Src/main.c ****         checkUserInput(1);
 889:Core/Src/main.c ****       }
 890:Core/Src/main.c ****     }
 891:Core/Src/main.c ****     break;
 892:Core/Src/main.c ****   case BTN_2_Pin:
 893:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[1] + DELAY_DEBOUNCE))
 894:Core/Src/main.c ****     {
 895:Core/Src/main.c ****       printf("btn 2\r\n");
 896:Core/Src/main.c ****       buttonElapsed[1] = HAL_GetTick();
 897:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 898:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 899:Core/Src/main.c ****       {
 900:Core/Src/main.c ****         checkButtonOrderPlant(2);
 901:Core/Src/main.c ****       }
 902:Core/Src/main.c ****       else
 903:Core/Src/main.c ****       {
 904:Core/Src/main.c ****         checkUserInput(2);
 905:Core/Src/main.c ****       }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 65


 906:Core/Src/main.c ****     }
 907:Core/Src/main.c ****     break;
 908:Core/Src/main.c ****   case BTN_3_Pin:
 909:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[2] + DELAY_DEBOUNCE))
 910:Core/Src/main.c ****     {
 911:Core/Src/main.c ****       printf("btn 3\r\n");
 912:Core/Src/main.c ****       buttonElapsed[2] = HAL_GetTick();
 913:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 914:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 915:Core/Src/main.c ****       {
 916:Core/Src/main.c ****         checkButtonOrderPlant(3);
 917:Core/Src/main.c ****       }
 918:Core/Src/main.c ****       else
 919:Core/Src/main.c ****       {
 920:Core/Src/main.c ****         checkUserInput(3);
 921:Core/Src/main.c ****       }
 922:Core/Src/main.c ****     }
 923:Core/Src/main.c ****     break;
 924:Core/Src/main.c ****   case BTN_4_Pin:
 925:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[3] + DELAY_DEBOUNCE))
 926:Core/Src/main.c ****     {
 927:Core/Src/main.c ****       printf("btn 4\r\n");
 928:Core/Src/main.c ****       buttonElapsed[3] = HAL_GetTick();
 929:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 930:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 931:Core/Src/main.c ****       {
 932:Core/Src/main.c ****         checkButtonOrderPlant(4);
 933:Core/Src/main.c ****       }
 934:Core/Src/main.c ****       else
 935:Core/Src/main.c ****       {
 936:Core/Src/main.c ****         checkUserInput(4);
 937:Core/Src/main.c ****       }
 938:Core/Src/main.c ****     }
 939:Core/Src/main.c ****     break;
 940:Core/Src/main.c ****   default:
 941:Core/Src/main.c ****     break;
 942:Core/Src/main.c ****   }
 943:Core/Src/main.c **** }
 944:Core/Src/main.c **** // endregion
 945:Core/Src/main.c **** 
 946:Core/Src/main.c **** // Fonction BCD
 947:Core/Src/main.c **** // region[rgba(255, 0, 0, 0.1)]
 948:Core/Src/main.c **** void BCD_SendCommand(uint8_t addr, uint8_t data)
 949:Core/Src/main.c **** {
 832              		.loc 1 949 1 is_stmt 1 view -0
 833              		.cfi_startproc
 834              		@ args = 0, pretend = 0, frame = 8
 835              		@ frame_needed = 0, uses_anonymous_args = 0
 836              		.loc 1 949 1 is_stmt 0 view .LVU203
 837 0000 10B5     		push	{r4, lr}
 838              	.LCFI12:
 839              		.cfi_def_cfa_offset 8
 840              		.cfi_offset 4, -8
 841              		.cfi_offset 14, -4
 842 0002 82B0     		sub	sp, sp, #8
 843              	.LCFI13:
 844              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 66


 950:Core/Src/main.c ****   uint8_t mot[2];
 845              		.loc 1 950 3 is_stmt 1 view .LVU204
 951:Core/Src/main.c ****   mot[0] = addr;
 846              		.loc 1 951 3 view .LVU205
 847              		.loc 1 951 10 is_stmt 0 view .LVU206
 848 0004 8DF80400 		strb	r0, [sp, #4]
 952:Core/Src/main.c ****   mot[1] = data;
 849              		.loc 1 952 3 is_stmt 1 view .LVU207
 850              		.loc 1 952 10 is_stmt 0 view .LVU208
 851 0008 8DF80510 		strb	r1, [sp, #5]
 953:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 852              		.loc 1 953 3 is_stmt 1 view .LVU209
 853 000c 0A4C     		ldr	r4, .L56
 854 000e 0022     		movs	r2, #0
 855 0010 4FF48071 		mov	r1, #256
 856              	.LVL45:
 857              		.loc 1 953 3 is_stmt 0 view .LVU210
 858 0014 2046     		mov	r0, r4
 859              	.LVL46:
 860              		.loc 1 953 3 view .LVU211
 861 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 862              	.LVL47:
 954:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, mot, 2, SPI_TIMEOUT);
 863              		.loc 1 954 3 is_stmt 1 view .LVU212
 864 001a 4FF47A73 		mov	r3, #1000
 865 001e 0222     		movs	r2, #2
 866 0020 01A9     		add	r1, sp, #4
 867 0022 0648     		ldr	r0, .L56+4
 868 0024 FFF7FEFF 		bl	HAL_SPI_Transmit
 869              	.LVL48:
 955:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 870              		.loc 1 955 3 view .LVU213
 871 0028 0122     		movs	r2, #1
 872 002a 4FF48071 		mov	r1, #256
 873 002e 2046     		mov	r0, r4
 874 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
 875              	.LVL49:
 956:Core/Src/main.c **** }
 876              		.loc 1 956 1 is_stmt 0 view .LVU214
 877 0034 02B0     		add	sp, sp, #8
 878              	.LCFI14:
 879              		.cfi_def_cfa_offset 8
 880              		@ sp needed
 881 0036 10BD     		pop	{r4, pc}
 882              	.L57:
 883              		.align	2
 884              	.L56:
 885 0038 00000240 		.word	1073872896
 886 003c 00000000 		.word	hspi1
 887              		.cfi_endproc
 888              	.LFE96:
 890              		.section	.text.BCD_Init,"ax",%progbits
 891              		.align	1
 892              		.global	BCD_Init
 893              		.syntax unified
 894              		.thumb
 895              		.thumb_func
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 67


 897              	BCD_Init:
 898              	.LVL50:
 899              	.LFB97:
 957:Core/Src/main.c **** 
 958:Core/Src/main.c **** void BCD_Init(uint16_t time_in_second)
 959:Core/Src/main.c **** {
 900              		.loc 1 959 1 is_stmt 1 view -0
 901              		.cfi_startproc
 902              		@ args = 0, pretend = 0, frame = 0
 903              		@ frame_needed = 0, uses_anonymous_args = 0
 904              		.loc 1 959 1 is_stmt 0 view .LVU216
 905 0000 70B5     		push	{r4, r5, r6, lr}
 906              	.LCFI15:
 907              		.cfi_def_cfa_offset 16
 908              		.cfi_offset 4, -16
 909              		.cfi_offset 5, -12
 910              		.cfi_offset 6, -8
 911              		.cfi_offset 14, -4
 912 0002 0546     		mov	r5, r0
 960:Core/Src/main.c **** 
 961:Core/Src/main.c ****   BCD_SendCommand(0x0C, 0x01); // shutdown pour reset/economie energie
 913              		.loc 1 961 3 is_stmt 1 view .LVU217
 914 0004 0121     		movs	r1, #1
 915 0006 0C20     		movs	r0, #12
 916              	.LVL51:
 917              		.loc 1 961 3 is_stmt 0 view .LVU218
 918 0008 FFF7FEFF 		bl	BCD_SendCommand
 919              	.LVL52:
 962:Core/Src/main.c ****   BCD_SendCommand(0x09, 0x0F); // decode permet utiliser tab predefinie au lieu seg/seg
 920              		.loc 1 962 3 is_stmt 1 view .LVU219
 921 000c 0F21     		movs	r1, #15
 922 000e 0920     		movs	r0, #9
 923 0010 FFF7FEFF 		bl	BCD_SendCommand
 924              	.LVL53:
 963:Core/Src/main.c ****   BCD_SendCommand(0x0B, 0x03); // scanlimit
 925              		.loc 1 963 3 view .LVU220
 926 0014 0321     		movs	r1, #3
 927 0016 0B20     		movs	r0, #11
 928 0018 FFF7FEFF 		bl	BCD_SendCommand
 929              	.LVL54:
 964:Core/Src/main.c ****   BCD_SendCommand(0x0A, 0x01); // intensity regle intensite
 930              		.loc 1 964 3 view .LVU221
 931 001c 0121     		movs	r1, #1
 932 001e 0A20     		movs	r0, #10
 933 0020 FFF7FEFF 		bl	BCD_SendCommand
 934              	.LVL55:
 965:Core/Src/main.c **** 
 966:Core/Src/main.c ****   for (int i = 0; i < 3; i++)
 935              		.loc 1 966 3 view .LVU222
 936              	.LBB12:
 937              		.loc 1 966 8 view .LVU223
 938              		.loc 1 966 12 is_stmt 0 view .LVU224
 939 0024 0024     		movs	r4, #0
 940              		.loc 1 966 3 view .LVU225
 941 0026 0EE0     		b	.L59
 942              	.LVL56:
 943              	.L60:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 68


 967:Core/Src/main.c ****   {
 968:Core/Src/main.c ****     BCD_SendCommand(0xFF, 0xFF);
 944              		.loc 1 968 5 is_stmt 1 view .LVU226
 945 0028 FF21     		movs	r1, #255
 946 002a 0846     		mov	r0, r1
 947 002c FFF7FEFF 		bl	BCD_SendCommand
 948              	.LVL57:
 969:Core/Src/main.c ****     HAL_Delay(50);
 949              		.loc 1 969 5 view .LVU227
 950 0030 3220     		movs	r0, #50
 951 0032 FFF7FEFF 		bl	HAL_Delay
 952              	.LVL58:
 970:Core/Src/main.c ****     BCD_SendCommand(0xFF, 0x00);
 953              		.loc 1 970 5 view .LVU228
 954 0036 0021     		movs	r1, #0
 955 0038 FF20     		movs	r0, #255
 956 003a FFF7FEFF 		bl	BCD_SendCommand
 957              	.LVL59:
 971:Core/Src/main.c ****     HAL_Delay(50);
 958              		.loc 1 971 5 view .LVU229
 959 003e 3220     		movs	r0, #50
 960 0040 FFF7FEFF 		bl	HAL_Delay
 961              	.LVL60:
 966:Core/Src/main.c ****   {
 962              		.loc 1 966 27 discriminator 3 view .LVU230
 963 0044 0134     		adds	r4, r4, #1
 964              	.LVL61:
 965              	.L59:
 966:Core/Src/main.c ****   {
 966              		.loc 1 966 21 discriminator 1 view .LVU231
 967 0046 022C     		cmp	r4, #2
 968 0048 EEDD     		ble	.L60
 969              	.LBE12:
 972:Core/Src/main.c ****   }
 973:Core/Src/main.c **** 
 974:Core/Src/main.c ****   // Modif
 975:Core/Src/main.c **** 
 976:Core/Src/main.c ****   uint8_t seconds = 0;
 970              		.loc 1 976 3 view .LVU232
 971              	.LVL62:
 977:Core/Src/main.c ****   uint8_t diz_seconds = 0;
 972              		.loc 1 977 3 view .LVU233
 978:Core/Src/main.c ****   uint8_t minutes = 0;
 973              		.loc 1 978 3 view .LVU234
 979:Core/Src/main.c ****   uint8_t diz_minutes = 0;
 974              		.loc 1 979 3 view .LVU235
 980:Core/Src/main.c **** 
 981:Core/Src/main.c ****   minutes = time_in_second / 60;
 975              		.loc 1 981 3 view .LVU236
 976              		.loc 1 981 11 is_stmt 0 view .LVU237
 977 004a 1B4E     		ldr	r6, .L66
 978 004c A6FB0536 		umull	r3, r6, r6, r5
 979 0050 7309     		lsrs	r3, r6, #5
 980 0052 C6F34716 		ubfx	r6, r6, #5, #8
 981              	.LVL63:
 982:Core/Src/main.c ****   seconds = time_in_second % 60;
 982              		.loc 1 982 3 is_stmt 1 view .LVU238
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 69


 983              		.loc 1 982 11 is_stmt 0 view .LVU239
 984 0056 C3EB0313 		rsb	r3, r3, r3, lsl #4
 985 005a A5EB8304 		sub	r4, r5, r3, lsl #2
 986              	.LVL64:
 987              		.loc 1 982 11 view .LVU240
 988 005e E4B2     		uxtb	r4, r4
 989              	.LVL65:
 983:Core/Src/main.c **** 
 984:Core/Src/main.c ****   if (minutes >= 10)
 990              		.loc 1 984 3 is_stmt 1 view .LVU241
 991              		.loc 1 984 6 is_stmt 0 view .LVU242
 992 0060 092E     		cmp	r6, #9
 993 0062 25D9     		bls	.L63
 985:Core/Src/main.c ****   {
 986:Core/Src/main.c ****     diz_minutes = minutes / 10;
 994              		.loc 1 986 5 is_stmt 1 view .LVU243
 995              		.loc 1 986 17 is_stmt 0 view .LVU244
 996 0064 1549     		ldr	r1, .L66+4
 997 0066 A1FB0631 		umull	r3, r1, r1, r6
 998 006a CB08     		lsrs	r3, r1, #3
 999 006c 1946     		mov	r1, r3
 1000              	.LVL66:
 987:Core/Src/main.c ****     minutes = minutes % 10;
 1001              		.loc 1 987 5 is_stmt 1 view .LVU245
 1002              		.loc 1 987 13 is_stmt 0 view .LVU246
 1003 006e 03EB8303 		add	r3, r3, r3, lsl #2
 1004              	.LVL67:
 1005              		.loc 1 987 13 view .LVU247
 1006 0072 A6EB4303 		sub	r3, r6, r3, lsl #1
 1007 0076 DEB2     		uxtb	r6, r3
 1008              	.LVL68:
 1009              	.L61:
 988:Core/Src/main.c ****   }
 989:Core/Src/main.c ****   if (seconds >= 10)
 1010              		.loc 1 989 3 is_stmt 1 view .LVU248
 1011              		.loc 1 989 6 is_stmt 0 view .LVU249
 1012 0078 092C     		cmp	r4, #9
 1013 007a 1BD9     		bls	.L64
 990:Core/Src/main.c ****   {
 991:Core/Src/main.c ****     diz_seconds = seconds / 10;
 1014              		.loc 1 991 5 is_stmt 1 view .LVU250
 1015              		.loc 1 991 17 is_stmt 0 view .LVU251
 1016 007c 0F4D     		ldr	r5, .L66+4
 1017              	.LVL69:
 1018              		.loc 1 991 17 view .LVU252
 1019 007e A5FB0435 		umull	r3, r5, r5, r4
 1020 0082 EB08     		lsrs	r3, r5, #3
 1021 0084 1D46     		mov	r5, r3
 1022              	.LVL70:
 992:Core/Src/main.c ****     seconds = seconds % 10;
 1023              		.loc 1 992 5 is_stmt 1 view .LVU253
 1024              		.loc 1 992 13 is_stmt 0 view .LVU254
 1025 0086 03EB8303 		add	r3, r3, r3, lsl #2
 1026              	.LVL71:
 1027              		.loc 1 992 13 view .LVU255
 1028 008a A4EB4303 		sub	r3, r4, r3, lsl #1
 1029 008e DCB2     		uxtb	r4, r3
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 70


 1030              	.LVL72:
 1031              	.L62:
 993:Core/Src/main.c ****   }
 994:Core/Src/main.c **** 
 995:Core/Src/main.c ****   BCD_SendCommand(0x01, diz_minutes);
 1032              		.loc 1 995 3 is_stmt 1 view .LVU256
 1033 0090 0120     		movs	r0, #1
 1034 0092 FFF7FEFF 		bl	BCD_SendCommand
 1035              	.LVL73:
 996:Core/Src/main.c ****   BCD_SendCommand(0x02, minutes);
 1036              		.loc 1 996 3 view .LVU257
 1037 0096 3146     		mov	r1, r6
 1038 0098 0220     		movs	r0, #2
 1039 009a FFF7FEFF 		bl	BCD_SendCommand
 1040              	.LVL74:
 997:Core/Src/main.c ****   BCD_SendCommand(0x03, diz_seconds);
 1041              		.loc 1 997 3 view .LVU258
 1042 009e 2946     		mov	r1, r5
 1043 00a0 0320     		movs	r0, #3
 1044 00a2 FFF7FEFF 		bl	BCD_SendCommand
 1045              	.LVL75:
 998:Core/Src/main.c ****   BCD_SendCommand(0x04, seconds);
 1046              		.loc 1 998 3 view .LVU259
 1047 00a6 2146     		mov	r1, r4
 1048 00a8 0420     		movs	r0, #4
 1049 00aa FFF7FEFF 		bl	BCD_SendCommand
 1050              	.LVL76:
 999:Core/Src/main.c **** }
 1051              		.loc 1 999 1 is_stmt 0 view .LVU260
 1052 00ae 70BD     		pop	{r4, r5, r6, pc}
 1053              	.LVL77:
 1054              	.L63:
 979:Core/Src/main.c **** 
 1055              		.loc 1 979 11 view .LVU261
 1056 00b0 0021     		movs	r1, #0
 1057 00b2 E1E7     		b	.L61
 1058              	.LVL78:
 1059              	.L64:
 977:Core/Src/main.c ****   uint8_t minutes = 0;
 1060              		.loc 1 977 11 view .LVU262
 1061 00b4 0025     		movs	r5, #0
 1062 00b6 EBE7     		b	.L62
 1063              	.L67:
 1064              		.align	2
 1065              	.L66:
 1066 00b8 89888888 		.word	-2004318071
 1067 00bc CDCCCCCC 		.word	-858993459
 1068              		.cfi_endproc
 1069              	.LFE97:
 1071              		.section	.text.BCD_updateClock,"ax",%progbits
 1072              		.align	1
 1073              		.global	BCD_updateClock
 1074              		.syntax unified
 1075              		.thumb
 1076              		.thumb_func
 1078              	BCD_updateClock:
 1079              	.LVL79:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 71


 1080              	.LFB98:
1000:Core/Src/main.c **** 
1001:Core/Src/main.c **** int BCD_updateClock(uint16_t time_in_second)
1002:Core/Src/main.c **** {
 1081              		.loc 1 1002 1 is_stmt 1 view -0
 1082              		.cfi_startproc
 1083              		@ args = 0, pretend = 0, frame = 0
 1084              		@ frame_needed = 0, uses_anonymous_args = 0
1003:Core/Src/main.c **** 
1004:Core/Src/main.c ****   if (time_in_second == 0)
 1085              		.loc 1 1004 3 view .LVU264
 1086              		.loc 1 1004 6 is_stmt 0 view .LVU265
 1087 0000 0028     		cmp	r0, #0
 1088 0002 3AD0     		beq	.L72
1002:Core/Src/main.c **** 
 1089              		.loc 1 1002 1 view .LVU266
 1090 0004 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1091              	.LCFI16:
 1092              		.cfi_def_cfa_offset 24
 1093              		.cfi_offset 3, -24
 1094              		.cfi_offset 4, -20
 1095              		.cfi_offset 5, -16
 1096              		.cfi_offset 6, -12
 1097              		.cfi_offset 7, -8
 1098              		.cfi_offset 14, -4
1005:Core/Src/main.c ****   {
1006:Core/Src/main.c ****     return 0;
1007:Core/Src/main.c ****   }
1008:Core/Src/main.c **** 
1009:Core/Src/main.c ****   time_in_second--;
 1099              		.loc 1 1009 3 is_stmt 1 view .LVU267
 1100              		.loc 1 1009 17 is_stmt 0 view .LVU268
 1101 0006 441E     		subs	r4, r0, #1
 1102 0008 A4B2     		uxth	r4, r4
 1103              	.LVL80:
1010:Core/Src/main.c **** 
1011:Core/Src/main.c ****   uint8_t seconds = 0;
 1104              		.loc 1 1011 3 is_stmt 1 view .LVU269
1012:Core/Src/main.c ****   uint8_t diz_seconds = 0;
 1105              		.loc 1 1012 3 view .LVU270
1013:Core/Src/main.c ****   uint8_t minutes = 0;
 1106              		.loc 1 1013 3 view .LVU271
1014:Core/Src/main.c ****   uint8_t diz_minutes = 0;
 1107              		.loc 1 1014 3 view .LVU272
1015:Core/Src/main.c **** 
1016:Core/Src/main.c ****   minutes = time_in_second / 60;
 1108              		.loc 1 1016 3 view .LVU273
 1109              		.loc 1 1016 11 is_stmt 0 view .LVU274
 1110 000a 1D4E     		ldr	r6, .L79
 1111 000c A6FB0436 		umull	r3, r6, r6, r4
 1112 0010 7509     		lsrs	r5, r6, #5
 1113 0012 C6F34716 		ubfx	r6, r6, #5, #8
 1114              	.LVL81:
1017:Core/Src/main.c ****   seconds = time_in_second % 60;
 1115              		.loc 1 1017 3 is_stmt 1 view .LVU275
 1116              		.loc 1 1017 11 is_stmt 0 view .LVU276
 1117 0016 C5EB0515 		rsb	r5, r5, r5, lsl #4
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 72


 1118 001a A4EB8505 		sub	r5, r4, r5, lsl #2
 1119 001e EDB2     		uxtb	r5, r5
 1120              	.LVL82:
1018:Core/Src/main.c **** 
1019:Core/Src/main.c ****   if (seconds >= 10)
 1121              		.loc 1 1019 3 is_stmt 1 view .LVU277
 1122              		.loc 1 1019 6 is_stmt 0 view .LVU278
 1123 0020 092D     		cmp	r5, #9
 1124 0022 0AD9     		bls	.L73
1020:Core/Src/main.c ****   {
1021:Core/Src/main.c ****     diz_seconds = seconds / 10;
 1125              		.loc 1 1021 5 is_stmt 1 view .LVU279
 1126              		.loc 1 1021 17 is_stmt 0 view .LVU280
 1127 0024 174F     		ldr	r7, .L79+4
 1128 0026 A7FB0537 		umull	r3, r7, r7, r5
 1129 002a FB08     		lsrs	r3, r7, #3
 1130 002c 1F46     		mov	r7, r3
 1131              	.LVL83:
1022:Core/Src/main.c ****     seconds = seconds % 10;
 1132              		.loc 1 1022 5 is_stmt 1 view .LVU281
 1133              		.loc 1 1022 13 is_stmt 0 view .LVU282
 1134 002e 03EB8303 		add	r3, r3, r3, lsl #2
 1135              	.LVL84:
 1136              		.loc 1 1022 13 view .LVU283
 1137 0032 A5EB4303 		sub	r3, r5, r3, lsl #1
 1138 0036 DDB2     		uxtb	r5, r3
 1139              	.LVL85:
 1140              		.loc 1 1022 13 view .LVU284
 1141 0038 00E0     		b	.L70
 1142              	.LVL86:
 1143              	.L73:
1012:Core/Src/main.c ****   uint8_t minutes = 0;
 1144              		.loc 1 1012 11 view .LVU285
 1145 003a 0027     		movs	r7, #0
 1146              	.LVL87:
 1147              	.L70:
1023:Core/Src/main.c ****   }
1024:Core/Src/main.c ****   if (minutes >= 10)
 1148              		.loc 1 1024 3 is_stmt 1 view .LVU286
 1149              		.loc 1 1024 6 is_stmt 0 view .LVU287
 1150 003c 092E     		cmp	r6, #9
 1151 003e 0AD9     		bls	.L74
1025:Core/Src/main.c ****   {
1026:Core/Src/main.c ****     diz_minutes = minutes / 10;
 1152              		.loc 1 1026 5 is_stmt 1 view .LVU288
 1153              		.loc 1 1026 17 is_stmt 0 view .LVU289
 1154 0040 1049     		ldr	r1, .L79+4
 1155 0042 A1FB0631 		umull	r3, r1, r1, r6
 1156 0046 CB08     		lsrs	r3, r1, #3
 1157 0048 1946     		mov	r1, r3
 1158              	.LVL88:
1027:Core/Src/main.c ****     minutes = minutes % 10;
 1159              		.loc 1 1027 5 is_stmt 1 view .LVU290
 1160              		.loc 1 1027 13 is_stmt 0 view .LVU291
 1161 004a 03EB8303 		add	r3, r3, r3, lsl #2
 1162              	.LVL89:
 1163              		.loc 1 1027 13 view .LVU292
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 73


 1164 004e A6EB4303 		sub	r3, r6, r3, lsl #1
 1165 0052 DEB2     		uxtb	r6, r3
 1166              	.LVL90:
 1167              		.loc 1 1027 13 view .LVU293
 1168 0054 00E0     		b	.L71
 1169              	.LVL91:
 1170              	.L74:
1014:Core/Src/main.c **** 
 1171              		.loc 1 1014 11 view .LVU294
 1172 0056 0021     		movs	r1, #0
 1173              	.LVL92:
 1174              	.L71:
1028:Core/Src/main.c ****   }
1029:Core/Src/main.c **** 
1030:Core/Src/main.c ****   BCD_SendCommand(0x01, diz_minutes);
 1175              		.loc 1 1030 3 is_stmt 1 view .LVU295
 1176 0058 0120     		movs	r0, #1
 1177 005a FFF7FEFF 		bl	BCD_SendCommand
 1178              	.LVL93:
1031:Core/Src/main.c ****   BCD_SendCommand(0x02, minutes);
 1179              		.loc 1 1031 3 view .LVU296
 1180 005e 3146     		mov	r1, r6
 1181 0060 0220     		movs	r0, #2
 1182 0062 FFF7FEFF 		bl	BCD_SendCommand
 1183              	.LVL94:
1032:Core/Src/main.c ****   BCD_SendCommand(0x03, diz_seconds);
 1184              		.loc 1 1032 3 view .LVU297
 1185 0066 3946     		mov	r1, r7
 1186 0068 0320     		movs	r0, #3
 1187 006a FFF7FEFF 		bl	BCD_SendCommand
 1188              	.LVL95:
1033:Core/Src/main.c ****   BCD_SendCommand(0x04, seconds);
 1189              		.loc 1 1033 3 view .LVU298
 1190 006e 2946     		mov	r1, r5
 1191 0070 0420     		movs	r0, #4
 1192 0072 FFF7FEFF 		bl	BCD_SendCommand
 1193              	.LVL96:
1034:Core/Src/main.c **** 
1035:Core/Src/main.c ****   return time_in_second;
 1194              		.loc 1 1035 3 view .LVU299
 1195              		.loc 1 1035 10 is_stmt 0 view .LVU300
 1196 0076 2046     		mov	r0, r4
1036:Core/Src/main.c **** }
 1197              		.loc 1 1036 1 view .LVU301
 1198 0078 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1199              	.LVL97:
 1200              	.L72:
 1201              	.LCFI17:
 1202              		.cfi_def_cfa_offset 0
 1203              		.cfi_restore 3
 1204              		.cfi_restore 4
 1205              		.cfi_restore 5
 1206              		.cfi_restore 6
 1207              		.cfi_restore 7
 1208              		.cfi_restore 14
1006:Core/Src/main.c ****   }
 1209              		.loc 1 1006 12 view .LVU302
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 74


 1210 007a 0020     		movs	r0, #0
 1211              	.LVL98:
 1212              		.loc 1 1036 1 view .LVU303
 1213 007c 7047     		bx	lr
 1214              	.L80:
 1215 007e 00BF     		.align	2
 1216              	.L79:
 1217 0080 89888888 		.word	-2004318071
 1218 0084 CDCCCCCC 		.word	-858993459
 1219              		.cfi_endproc
 1220              	.LFE98:
 1222              		.section	.text.play,"ax",%progbits
 1223              		.align	1
 1224              		.global	play
 1225              		.syntax unified
 1226              		.thumb
 1227              		.thumb_func
 1229              	play:
 1230              	.LFB99:
1037:Core/Src/main.c **** // endregion
1038:Core/Src/main.c **** 
1039:Core/Src/main.c **** void play(void)
1040:Core/Src/main.c **** {
 1231              		.loc 1 1040 1 is_stmt 1 view -0
 1232              		.cfi_startproc
 1233              		@ args = 0, pretend = 0, frame = 8
 1234              		@ frame_needed = 0, uses_anonymous_args = 0
 1235 0000 00B5     		push	{lr}
 1236              	.LCFI18:
 1237              		.cfi_def_cfa_offset 4
 1238              		.cfi_offset 14, -4
 1239 0002 83B0     		sub	sp, sp, #12
 1240              	.LCFI19:
 1241              		.cfi_def_cfa_offset 16
1041:Core/Src/main.c ****   uint8_t array[4] = {0xAA, 0x02, 0x00, 0xAC};
 1242              		.loc 1 1041 3 view .LVU305
 1243              		.loc 1 1041 11 is_stmt 0 view .LVU306
 1244 0004 064B     		ldr	r3, .L83
 1245 0006 0193     		str	r3, [sp, #4]
1042:Core/Src/main.c ****   HAL_UART_Transmit(&huart4, array, sizeof(array), 1000);
 1246              		.loc 1 1042 3 is_stmt 1 view .LVU307
 1247 0008 4FF47A73 		mov	r3, #1000
 1248 000c 0422     		movs	r2, #4
 1249 000e 0DEB0201 		add	r1, sp, r2
 1250 0012 0448     		ldr	r0, .L83+4
 1251 0014 FFF7FEFF 		bl	HAL_UART_Transmit
 1252              	.LVL99:
1043:Core/Src/main.c **** }
 1253              		.loc 1 1043 1 is_stmt 0 view .LVU308
 1254 0018 03B0     		add	sp, sp, #12
 1255              	.LCFI20:
 1256              		.cfi_def_cfa_offset 4
 1257              		@ sp needed
 1258 001a 5DF804FB 		ldr	pc, [sp], #4
 1259              	.L84:
 1260 001e 00BF     		.align	2
 1261              	.L83:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 75


 1262 0020 AA0200AC 		.word	-1409285462
 1263 0024 00000000 		.word	huart4
 1264              		.cfi_endproc
 1265              	.LFE99:
 1267              		.section	.text.play_track,"ax",%progbits
 1268              		.align	1
 1269              		.global	play_track
 1270              		.syntax unified
 1271              		.thumb
 1272              		.thumb_func
 1274              	play_track:
 1275              	.LVL100:
 1276              	.LFB100:
1044:Core/Src/main.c **** 
1045:Core/Src/main.c **** void play_track(uint8_t track_nb)
1046:Core/Src/main.c **** {
 1277              		.loc 1 1046 1 is_stmt 1 view -0
 1278              		.cfi_startproc
 1279              		@ args = 0, pretend = 0, frame = 8
 1280              		@ frame_needed = 0, uses_anonymous_args = 0
 1281              		.loc 1 1046 1 is_stmt 0 view .LVU310
 1282 0000 00B5     		push	{lr}
 1283              	.LCFI21:
 1284              		.cfi_def_cfa_offset 4
 1285              		.cfi_offset 14, -4
 1286 0002 83B0     		sub	sp, sp, #12
 1287              	.LCFI22:
 1288              		.cfi_def_cfa_offset 16
1047:Core/Src/main.c ****   uint8_t array[6] = {0xAA, 0x07, 0x02, 0x00, track_nb, 0xB3 + track_nb};
 1289              		.loc 1 1047 3 is_stmt 1 view .LVU311
 1290              		.loc 1 1047 11 is_stmt 0 view .LVU312
 1291 0004 AA23     		movs	r3, #170
 1292 0006 8DF80030 		strb	r3, [sp]
 1293 000a 0723     		movs	r3, #7
 1294 000c 8DF80130 		strb	r3, [sp, #1]
 1295 0010 0223     		movs	r3, #2
 1296 0012 8DF80230 		strb	r3, [sp, #2]
 1297 0016 0023     		movs	r3, #0
 1298 0018 8DF80330 		strb	r3, [sp, #3]
 1299 001c 8DF80400 		strb	r0, [sp, #4]
 1300              		.loc 1 1047 62 view .LVU313
 1301 0020 4D38     		subs	r0, r0, #77
 1302              	.LVL101:
 1303              		.loc 1 1047 11 view .LVU314
 1304 0022 8DF80500 		strb	r0, [sp, #5]
1048:Core/Src/main.c ****   HAL_UART_Transmit(&huart4, array, sizeof(array), 1000);
 1305              		.loc 1 1048 3 is_stmt 1 view .LVU315
 1306 0026 4FF47A73 		mov	r3, #1000
 1307 002a 0622     		movs	r2, #6
 1308 002c 6946     		mov	r1, sp
 1309 002e 0348     		ldr	r0, .L87
 1310 0030 FFF7FEFF 		bl	HAL_UART_Transmit
 1311              	.LVL102:
1049:Core/Src/main.c **** }
 1312              		.loc 1 1049 1 is_stmt 0 view .LVU316
 1313 0034 03B0     		add	sp, sp, #12
 1314              	.LCFI23:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 76


 1315              		.cfi_def_cfa_offset 4
 1316              		@ sp needed
 1317 0036 5DF804FB 		ldr	pc, [sp], #4
 1318              	.L88:
 1319 003a 00BF     		.align	2
 1320              	.L87:
 1321 003c 00000000 		.word	huart4
 1322              		.cfi_endproc
 1323              	.LFE100:
 1325              		.section	.rodata.HAL_GPIO_EXTI_Callback.str1.4,"aMS",%progbits,1
 1326              		.align	2
 1327              	.LC1:
 1328 0000 62746E20 		.ascii	"btn 1\015\000"
 1328      310D00
 1329 0007 00       		.align	2
 1330              	.LC2:
 1331 0008 62746E20 		.ascii	"btn 2\015\000"
 1331      320D00
 1332 000f 00       		.align	2
 1333              	.LC3:
 1334 0010 62746E20 		.ascii	"btn 3\015\000"
 1334      330D00
 1335 0017 00       		.align	2
 1336              	.LC4:
 1337 0018 62746E20 		.ascii	"btn 4\015\000"
 1337      340D00
 1338              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 1339              		.align	1
 1340              		.global	HAL_GPIO_EXTI_Callback
 1341              		.syntax unified
 1342              		.thumb
 1343              		.thumb_func
 1345              	HAL_GPIO_EXTI_Callback:
 1346              	.LVL103:
 1347              	.LFB95:
 873:Core/Src/main.c ****   switch (GPIO_Pin)
 1348              		.loc 1 873 1 is_stmt 1 view -0
 1349              		.cfi_startproc
 1350              		@ args = 0, pretend = 0, frame = 0
 1351              		@ frame_needed = 0, uses_anonymous_args = 0
 873:Core/Src/main.c ****   switch (GPIO_Pin)
 1352              		.loc 1 873 1 is_stmt 0 view .LVU318
 1353 0000 08B5     		push	{r3, lr}
 1354              	.LCFI24:
 1355              		.cfi_def_cfa_offset 8
 1356              		.cfi_offset 3, -8
 1357              		.cfi_offset 14, -4
 874:Core/Src/main.c ****   {
 1358              		.loc 1 874 3 is_stmt 1 view .LVU319
 1359 0002 B0F5006F 		cmp	r0, #2048
 1360 0006 3AD0     		beq	.L90
 1361 0008 1DD8     		bhi	.L91
 1362 000a 2028     		cmp	r0, #32
 1363 000c 5DD0     		beq	.L92
 1364 000e 4028     		cmp	r0, #64
 1365 0010 3DD1     		bne	.L89
 909:Core/Src/main.c ****     {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 77


 1366              		.loc 1 909 5 view .LVU320
 909:Core/Src/main.c ****     {
 1367              		.loc 1 909 9 is_stmt 0 view .LVU321
 1368 0012 FFF7FEFF 		bl	HAL_GetTick
 1369              	.LVL104:
 909:Core/Src/main.c ****     {
 1370              		.loc 1 909 39 discriminator 1 view .LVU322
 1371 0016 3B4B     		ldr	r3, .L102
 1372 0018 9B68     		ldr	r3, [r3, #8]
 909:Core/Src/main.c ****     {
 1373              		.loc 1 909 43 discriminator 1 view .LVU323
 1374 001a 03F59673 		add	r3, r3, #300
 909:Core/Src/main.c ****     {
 1375              		.loc 1 909 8 discriminator 1 view .LVU324
 1376 001e 9842     		cmp	r0, r3
 1377 0020 35D9     		bls	.L89
 911:Core/Src/main.c ****       buttonElapsed[2] = HAL_GetTick();
 1378              		.loc 1 911 7 is_stmt 1 view .LVU325
 1379 0022 3948     		ldr	r0, .L102+4
 1380 0024 FFF7FEFF 		bl	puts
 1381              	.LVL105:
 912:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1382              		.loc 1 912 7 view .LVU326
 912:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1383              		.loc 1 912 26 is_stmt 0 view .LVU327
 1384 0028 FFF7FEFF 		bl	HAL_GetTick
 1385              	.LVL106:
 912:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1386              		.loc 1 912 24 discriminator 1 view .LVU328
 1387 002c 354B     		ldr	r3, .L102
 1388 002e 9860     		str	r0, [r3, #8]
 913:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1389              		.loc 1 913 7 is_stmt 1 view .LVU329
 1390 0030 0520     		movs	r0, #5
 1391 0032 FFF7FEFF 		bl	play_track
 1392              	.LVL107:
 914:Core/Src/main.c ****       {
 1393              		.loc 1 914 7 view .LVU330
 914:Core/Src/main.c ****       {
 1394              		.loc 1 914 16 is_stmt 0 view .LVU331
 1395 0036 354B     		ldr	r3, .L102+8
 1396 0038 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 914:Core/Src/main.c ****       {
 1397              		.loc 1 914 10 view .LVU332
 1398 003a 002B     		cmp	r3, #0
 1399 003c 41D1     		bne	.L98
 916:Core/Src/main.c ****       }
 1400              		.loc 1 916 9 is_stmt 1 view .LVU333
 1401 003e 0320     		movs	r0, #3
 1402 0040 FFF7FEFF 		bl	checkButtonOrderPlant
 1403              	.LVL108:
 1404 0044 23E0     		b	.L89
 1405              	.LVL109:
 1406              	.L91:
 874:Core/Src/main.c ****   {
 1407              		.loc 1 874 3 is_stmt 0 view .LVU334
 1408 0046 B0F5805F 		cmp	r0, #4096
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 78


 1409 004a 20D1     		bne	.L89
 893:Core/Src/main.c ****     {
 1410              		.loc 1 893 5 is_stmt 1 view .LVU335
 893:Core/Src/main.c ****     {
 1411              		.loc 1 893 9 is_stmt 0 view .LVU336
 1412 004c FFF7FEFF 		bl	HAL_GetTick
 1413              	.LVL110:
 893:Core/Src/main.c ****     {
 1414              		.loc 1 893 39 discriminator 1 view .LVU337
 1415 0050 2C4B     		ldr	r3, .L102
 1416 0052 5B68     		ldr	r3, [r3, #4]
 893:Core/Src/main.c ****     {
 1417              		.loc 1 893 43 discriminator 1 view .LVU338
 1418 0054 03F59673 		add	r3, r3, #300
 893:Core/Src/main.c ****     {
 1419              		.loc 1 893 8 discriminator 1 view .LVU339
 1420 0058 9842     		cmp	r0, r3
 1421 005a 18D9     		bls	.L89
 895:Core/Src/main.c ****       buttonElapsed[1] = HAL_GetTick();
 1422              		.loc 1 895 7 is_stmt 1 view .LVU340
 1423 005c 2C48     		ldr	r0, .L102+12
 1424 005e FFF7FEFF 		bl	puts
 1425              	.LVL111:
 896:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1426              		.loc 1 896 7 view .LVU341
 896:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1427              		.loc 1 896 26 is_stmt 0 view .LVU342
 1428 0062 FFF7FEFF 		bl	HAL_GetTick
 1429              	.LVL112:
 896:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1430              		.loc 1 896 24 discriminator 1 view .LVU343
 1431 0066 274B     		ldr	r3, .L102
 1432 0068 5860     		str	r0, [r3, #4]
 897:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1433              		.loc 1 897 7 is_stmt 1 view .LVU344
 1434 006a 0520     		movs	r0, #5
 1435 006c FFF7FEFF 		bl	play_track
 1436              	.LVL113:
 898:Core/Src/main.c ****       {
 1437              		.loc 1 898 7 view .LVU345
 898:Core/Src/main.c ****       {
 1438              		.loc 1 898 16 is_stmt 0 view .LVU346
 1439 0070 264B     		ldr	r3, .L102+8
 1440 0072 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 898:Core/Src/main.c ****       {
 1441              		.loc 1 898 10 view .LVU347
 1442 0074 0BBB     		cbnz	r3, .L97
 900:Core/Src/main.c ****       }
 1443              		.loc 1 900 9 is_stmt 1 view .LVU348
 1444 0076 0220     		movs	r0, #2
 1445 0078 FFF7FEFF 		bl	checkButtonOrderPlant
 1446              	.LVL114:
 1447 007c 07E0     		b	.L89
 1448              	.LVL115:
 1449              	.L90:
 877:Core/Src/main.c ****     {
 1450              		.loc 1 877 5 view .LVU349
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 79


 877:Core/Src/main.c ****     {
 1451              		.loc 1 877 9 is_stmt 0 view .LVU350
 1452 007e FFF7FEFF 		bl	HAL_GetTick
 1453              	.LVL116:
 877:Core/Src/main.c ****     {
 1454              		.loc 1 877 39 discriminator 1 view .LVU351
 1455 0082 204B     		ldr	r3, .L102
 1456 0084 1B68     		ldr	r3, [r3]
 877:Core/Src/main.c ****     {
 1457              		.loc 1 877 43 discriminator 1 view .LVU352
 1458 0086 03F59673 		add	r3, r3, #300
 877:Core/Src/main.c ****     {
 1459              		.loc 1 877 8 discriminator 1 view .LVU353
 1460 008a 9842     		cmp	r0, r3
 1461 008c 00D8     		bhi	.L101
 1462              	.L89:
 943:Core/Src/main.c **** // endregion
 1463              		.loc 1 943 1 view .LVU354
 1464 008e 08BD     		pop	{r3, pc}
 1465              	.L101:
 879:Core/Src/main.c ****       buttonElapsed[0] = HAL_GetTick();
 1466              		.loc 1 879 7 is_stmt 1 view .LVU355
 1467 0090 2048     		ldr	r0, .L102+16
 1468 0092 FFF7FEFF 		bl	puts
 1469              	.LVL117:
 880:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1470              		.loc 1 880 7 view .LVU356
 880:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1471              		.loc 1 880 26 is_stmt 0 view .LVU357
 1472 0096 FFF7FEFF 		bl	HAL_GetTick
 1473              	.LVL118:
 880:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1474              		.loc 1 880 24 discriminator 1 view .LVU358
 1475 009a 1A4B     		ldr	r3, .L102
 1476 009c 1860     		str	r0, [r3]
 881:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1477              		.loc 1 881 7 is_stmt 1 view .LVU359
 1478 009e 0520     		movs	r0, #5
 1479 00a0 FFF7FEFF 		bl	play_track
 1480              	.LVL119:
 882:Core/Src/main.c ****       {
 1481              		.loc 1 882 7 view .LVU360
 882:Core/Src/main.c ****       {
 1482              		.loc 1 882 16 is_stmt 0 view .LVU361
 1483 00a4 194B     		ldr	r3, .L102+8
 1484 00a6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 882:Core/Src/main.c ****       {
 1485              		.loc 1 882 10 view .LVU362
 1486 00a8 1BB9     		cbnz	r3, .L96
 884:Core/Src/main.c ****       }
 1487              		.loc 1 884 9 is_stmt 1 view .LVU363
 1488 00aa 0120     		movs	r0, #1
 1489 00ac FFF7FEFF 		bl	checkButtonOrderPlant
 1490              	.LVL120:
 1491 00b0 EDE7     		b	.L89
 1492              	.L96:
 888:Core/Src/main.c ****       }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 80


 1493              		.loc 1 888 9 view .LVU364
 1494 00b2 0120     		movs	r0, #1
 1495 00b4 FFF7FEFF 		bl	checkUserInput
 1496              	.LVL121:
 1497 00b8 E9E7     		b	.L89
 1498              	.L97:
 904:Core/Src/main.c ****       }
 1499              		.loc 1 904 9 view .LVU365
 1500 00ba 0220     		movs	r0, #2
 1501 00bc FFF7FEFF 		bl	checkUserInput
 1502              	.LVL122:
 1503 00c0 E5E7     		b	.L89
 1504              	.L98:
 920:Core/Src/main.c ****       }
 1505              		.loc 1 920 9 view .LVU366
 1506 00c2 0320     		movs	r0, #3
 1507 00c4 FFF7FEFF 		bl	checkUserInput
 1508              	.LVL123:
 1509 00c8 E1E7     		b	.L89
 1510              	.LVL124:
 1511              	.L92:
 925:Core/Src/main.c ****     {
 1512              		.loc 1 925 5 view .LVU367
 925:Core/Src/main.c ****     {
 1513              		.loc 1 925 9 is_stmt 0 view .LVU368
 1514 00ca FFF7FEFF 		bl	HAL_GetTick
 1515              	.LVL125:
 925:Core/Src/main.c ****     {
 1516              		.loc 1 925 39 discriminator 1 view .LVU369
 1517 00ce 0D4B     		ldr	r3, .L102
 1518 00d0 DB68     		ldr	r3, [r3, #12]
 925:Core/Src/main.c ****     {
 1519              		.loc 1 925 43 discriminator 1 view .LVU370
 1520 00d2 03F59673 		add	r3, r3, #300
 925:Core/Src/main.c ****     {
 1521              		.loc 1 925 8 discriminator 1 view .LVU371
 1522 00d6 9842     		cmp	r0, r3
 1523 00d8 D9D9     		bls	.L89
 927:Core/Src/main.c ****       buttonElapsed[3] = HAL_GetTick();
 1524              		.loc 1 927 7 is_stmt 1 view .LVU372
 1525 00da 0F48     		ldr	r0, .L102+20
 1526 00dc FFF7FEFF 		bl	puts
 1527              	.LVL126:
 928:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1528              		.loc 1 928 7 view .LVU373
 928:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1529              		.loc 1 928 26 is_stmt 0 view .LVU374
 1530 00e0 FFF7FEFF 		bl	HAL_GetTick
 1531              	.LVL127:
 928:Core/Src/main.c ****       play_track(SOUND_PUSH_BUTTON);
 1532              		.loc 1 928 24 discriminator 1 view .LVU375
 1533 00e4 074B     		ldr	r3, .L102
 1534 00e6 D860     		str	r0, [r3, #12]
 929:Core/Src/main.c ****       if (etat == ETAT_INITIALISATION)
 1535              		.loc 1 929 7 is_stmt 1 view .LVU376
 1536 00e8 0520     		movs	r0, #5
 1537 00ea FFF7FEFF 		bl	play_track
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 81


 1538              	.LVL128:
 930:Core/Src/main.c ****       {
 1539              		.loc 1 930 7 view .LVU377
 930:Core/Src/main.c ****       {
 1540              		.loc 1 930 16 is_stmt 0 view .LVU378
 1541 00ee 074B     		ldr	r3, .L102+8
 1542 00f0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 930:Core/Src/main.c ****       {
 1543              		.loc 1 930 10 view .LVU379
 1544 00f2 1BB9     		cbnz	r3, .L99
 932:Core/Src/main.c ****       }
 1545              		.loc 1 932 9 is_stmt 1 view .LVU380
 1546 00f4 0420     		movs	r0, #4
 1547 00f6 FFF7FEFF 		bl	checkButtonOrderPlant
 1548              	.LVL129:
 1549 00fa C8E7     		b	.L89
 1550              	.L99:
 936:Core/Src/main.c ****       }
 1551              		.loc 1 936 9 view .LVU381
 1552 00fc 0420     		movs	r0, #4
 1553 00fe FFF7FEFF 		bl	checkUserInput
 1554              	.LVL130:
 943:Core/Src/main.c **** // endregion
 1555              		.loc 1 943 1 is_stmt 0 view .LVU382
 1556 0102 C4E7     		b	.L89
 1557              	.L103:
 1558              		.align	2
 1559              	.L102:
 1560 0104 00000000 		.word	buttonElapsed
 1561 0108 10000000 		.word	.LC3
 1562 010c 00000000 		.word	etat
 1563 0110 08000000 		.word	.LC2
 1564 0114 00000000 		.word	.LC1
 1565 0118 18000000 		.word	.LC4
 1566              		.cfi_endproc
 1567              	.LFE95:
 1569              		.section	.text.secondToClockDisplay,"ax",%progbits
 1570              		.align	1
 1571              		.global	secondToClockDisplay
 1572              		.syntax unified
 1573              		.thumb
 1574              		.thumb_func
 1576              	secondToClockDisplay:
 1577              	.LVL131:
 1578              	.LFB101:
1050:Core/Src/main.c **** 
1051:Core/Src/main.c **** // Gestion du temps
1052:Core/Src/main.c **** //  region[rgba(180, 100, 0, 0.1)]
1053:Core/Src/main.c **** void secondToClockDisplay(uint16_t time_in_second)
1054:Core/Src/main.c **** {
 1579              		.loc 1 1054 1 is_stmt 1 view -0
 1580              		.cfi_startproc
 1581              		@ args = 0, pretend = 0, frame = 0
 1582              		@ frame_needed = 0, uses_anonymous_args = 0
 1583              		@ link register save eliminated.
1055:Core/Src/main.c **** }
 1584              		.loc 1 1055 1 view .LVU384
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 82


 1585 0000 7047     		bx	lr
 1586              		.cfi_endproc
 1587              	.LFE101:
 1589              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 1590              		.align	1
 1591              		.global	HAL_TIM_PeriodElapsedCallback
 1592              		.syntax unified
 1593              		.thumb
 1594              		.thumb_func
 1596              	HAL_TIM_PeriodElapsedCallback:
 1597              	.LVL132:
 1598              	.LFB102:
1056:Core/Src/main.c **** 
1057:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
1058:Core/Src/main.c **** {
 1599              		.loc 1 1058 1 view -0
 1600              		.cfi_startproc
 1601              		@ args = 0, pretend = 0, frame = 0
 1602              		@ frame_needed = 0, uses_anonymous_args = 0
 1603              		.loc 1 1058 1 is_stmt 0 view .LVU386
 1604 0000 38B5     		push	{r3, r4, r5, lr}
 1605              	.LCFI25:
 1606              		.cfi_def_cfa_offset 16
 1607              		.cfi_offset 3, -16
 1608              		.cfi_offset 4, -12
 1609              		.cfi_offset 5, -8
 1610              		.cfi_offset 14, -4
 1611 0002 0446     		mov	r4, r0
1059:Core/Src/main.c ****   if (htim->Instance == TIM2)
 1612              		.loc 1 1059 3 is_stmt 1 view .LVU387
 1613              		.loc 1 1059 11 is_stmt 0 view .LVU388
 1614 0004 0368     		ldr	r3, [r0]
 1615              		.loc 1 1059 6 view .LVU389
 1616 0006 B3F1804F 		cmp	r3, #1073741824
 1617 000a 04D0     		beq	.L109
 1618              	.LVL133:
 1619              	.L106:
1060:Core/Src/main.c ****   { // Timer de 5ms
1061:Core/Src/main.c ****     HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcData, 2);
1062:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
1063:Core/Src/main.c **** 
1064:Core/Src/main.c ****     ledUpdate(adcData[0], &htim9, TIM_CHANNEL_2);
1065:Core/Src/main.c ****     ledUpdate(adcData[1], &htim11, TIM_CHANNEL_1);
1066:Core/Src/main.c **** 
1067:Core/Src/main.c ****     randomGLC();
1068:Core/Src/main.c ****     flag_bipbip++;
1069:Core/Src/main.c ****   }
1070:Core/Src/main.c **** 
1071:Core/Src/main.c ****   if (htim->Instance == TIM10)
 1620              		.loc 1 1071 3 is_stmt 1 view .LVU390
 1621              		.loc 1 1071 11 is_stmt 0 view .LVU391
 1622 000c 2268     		ldr	r2, [r4]
 1623              		.loc 1 1071 6 view .LVU392
 1624 000e 104B     		ldr	r3, .L111
 1625 0010 9A42     		cmp	r2, r3
 1626 0012 17D0     		beq	.L110
 1627              	.LVL134:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 83


 1628              	.L105:
1072:Core/Src/main.c ****   { // Timer d'1s
1073:Core/Src/main.c ****     time_in_second = BCD_updateClock(time_in_second);
1074:Core/Src/main.c ****   }
1075:Core/Src/main.c **** 
1076:Core/Src/main.c ****   if (htim->Instance == TIM3)
1077:Core/Src/main.c ****   {
1078:Core/Src/main.c ****   }
1079:Core/Src/main.c **** }
 1629              		.loc 1 1079 1 view .LVU393
 1630 0014 38BD     		pop	{r3, r4, r5, pc}
 1631              	.LVL135:
 1632              	.L109:
1061:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
 1633              		.loc 1 1061 5 is_stmt 1 view .LVU394
 1634 0016 0F4D     		ldr	r5, .L111+4
 1635 0018 0222     		movs	r2, #2
 1636 001a 2946     		mov	r1, r5
 1637 001c 0E48     		ldr	r0, .L111+8
 1638              	.LVL136:
1061:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
 1639              		.loc 1 1061 5 is_stmt 0 view .LVU395
 1640 001e FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1641              	.LVL137:
1064:Core/Src/main.c ****     ledUpdate(adcData[1], &htim11, TIM_CHANNEL_1);
 1642              		.loc 1 1064 5 is_stmt 1 view .LVU396
 1643 0022 0422     		movs	r2, #4
 1644 0024 0D49     		ldr	r1, .L111+12
 1645 0026 2888     		ldrh	r0, [r5]
 1646 0028 FFF7FEFF 		bl	ledUpdate
 1647              	.LVL138:
1065:Core/Src/main.c **** 
 1648              		.loc 1 1065 5 view .LVU397
 1649 002c 0022     		movs	r2, #0
 1650 002e 0C49     		ldr	r1, .L111+16
 1651 0030 6888     		ldrh	r0, [r5, #2]
 1652 0032 FFF7FEFF 		bl	ledUpdate
 1653              	.LVL139:
1067:Core/Src/main.c ****     flag_bipbip++;
 1654              		.loc 1 1067 5 view .LVU398
 1655 0036 FFF7FEFF 		bl	randomGLC
 1656              	.LVL140:
1068:Core/Src/main.c ****   }
 1657              		.loc 1 1068 5 view .LVU399
1068:Core/Src/main.c ****   }
 1658              		.loc 1 1068 16 is_stmt 0 view .LVU400
 1659 003a 0A4A     		ldr	r2, .L111+20
 1660 003c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1661 003e 0133     		adds	r3, r3, #1
 1662 0040 1370     		strb	r3, [r2]
 1663 0042 E3E7     		b	.L106
 1664              	.L110:
1073:Core/Src/main.c ****   }
 1665              		.loc 1 1073 5 is_stmt 1 view .LVU401
1073:Core/Src/main.c ****   }
 1666              		.loc 1 1073 22 is_stmt 0 view .LVU402
 1667 0044 084C     		ldr	r4, .L111+24
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 84


 1668              	.LVL141:
1073:Core/Src/main.c ****   }
 1669              		.loc 1 1073 22 view .LVU403
 1670 0046 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 1671 0048 FFF7FEFF 		bl	BCD_updateClock
 1672              	.LVL142:
1073:Core/Src/main.c ****   }
 1673              		.loc 1 1073 20 discriminator 1 view .LVU404
 1674 004c 2070     		strb	r0, [r4]
1076:Core/Src/main.c ****   {
 1675              		.loc 1 1076 3 is_stmt 1 view .LVU405
1078:Core/Src/main.c **** }
 1676              		.loc 1 1078 3 view .LVU406
 1677              		.loc 1 1079 1 is_stmt 0 view .LVU407
 1678 004e E1E7     		b	.L105
 1679              	.L112:
 1680              		.align	2
 1681              	.L111:
 1682 0050 000C0140 		.word	1073810432
 1683 0054 00000000 		.word	adcData
 1684 0058 00000000 		.word	hadc
 1685 005c 00000000 		.word	htim9
 1686 0060 00000000 		.word	htim11
 1687 0064 00000000 		.word	flag_bipbip
 1688 0068 00000000 		.word	time_in_second
 1689              		.cfi_endproc
 1690              	.LFE102:
 1692              		.section	.text.Error_Handler,"ax",%progbits
 1693              		.align	1
 1694              		.global	Error_Handler
 1695              		.syntax unified
 1696              		.thumb
 1697              		.thumb_func
 1699              	Error_Handler:
 1700              	.LFB103:
1080:Core/Src/main.c **** 
1081:Core/Src/main.c **** // endregion
1082:Core/Src/main.c **** /* USER CODE END 4 */
1083:Core/Src/main.c **** 
1084:Core/Src/main.c **** /**
1085:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
1086:Core/Src/main.c ****  * @retval None
1087:Core/Src/main.c ****  */
1088:Core/Src/main.c **** void Error_Handler(void)
1089:Core/Src/main.c **** {
 1701              		.loc 1 1089 1 is_stmt 1 view -0
 1702              		.cfi_startproc
 1703              		@ Volatile: function does not return.
 1704              		@ args = 0, pretend = 0, frame = 0
 1705              		@ frame_needed = 0, uses_anonymous_args = 0
 1706              		@ link register save eliminated.
1090:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1091:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1092:Core/Src/main.c ****   __disable_irq();
 1707              		.loc 1 1092 3 view .LVU409
 1708              	.LBB13:
 1709              	.LBI13:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 85


 1710              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 86


  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 87


 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1711              		.loc 3 140 27 view .LVU410
 1712              	.LBB14:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1713              		.loc 3 142 3 view .LVU411
 1714              		.syntax unified
 1715              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1716 0000 72B6     		cpsid i
 1717              	@ 0 "" 2
 1718              		.thumb
 1719              		.syntax unified
 1720              	.L114:
 1721              	.LBE14:
 1722              	.LBE13:
1093:Core/Src/main.c ****   while (1)
 1723              		.loc 1 1093 3 view .LVU412
1094:Core/Src/main.c ****   {
1095:Core/Src/main.c ****   }
 1724              		.loc 1 1095 3 view .LVU413
1093:Core/Src/main.c ****   while (1)
 1725              		.loc 1 1093 9 view .LVU414
 1726 0002 FEE7     		b	.L114
 1727              		.cfi_endproc
 1728              	.LFE103:
 1730              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1731              		.align	1
 1732              		.syntax unified
 1733              		.thumb
 1734              		.thumb_func
 1736              	MX_USART2_UART_Init:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 88


 1737              	.LFB85:
 674:Core/Src/main.c **** 
 1738              		.loc 1 674 1 view -0
 1739              		.cfi_startproc
 1740              		@ args = 0, pretend = 0, frame = 0
 1741              		@ frame_needed = 0, uses_anonymous_args = 0
 1742 0000 08B5     		push	{r3, lr}
 1743              	.LCFI26:
 1744              		.cfi_def_cfa_offset 8
 1745              		.cfi_offset 3, -8
 1746              		.cfi_offset 14, -4
 683:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1747              		.loc 1 683 3 view .LVU416
 683:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1748              		.loc 1 683 19 is_stmt 0 view .LVU417
 1749 0002 0A48     		ldr	r0, .L119
 1750 0004 0A4B     		ldr	r3, .L119+4
 1751 0006 0360     		str	r3, [r0]
 684:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1752              		.loc 1 684 3 is_stmt 1 view .LVU418
 684:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1753              		.loc 1 684 24 is_stmt 0 view .LVU419
 1754 0008 4FF4E133 		mov	r3, #115200
 1755 000c 4360     		str	r3, [r0, #4]
 685:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1756              		.loc 1 685 3 is_stmt 1 view .LVU420
 685:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1757              		.loc 1 685 26 is_stmt 0 view .LVU421
 1758 000e 0023     		movs	r3, #0
 1759 0010 8360     		str	r3, [r0, #8]
 686:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1760              		.loc 1 686 3 is_stmt 1 view .LVU422
 686:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1761              		.loc 1 686 24 is_stmt 0 view .LVU423
 1762 0012 C360     		str	r3, [r0, #12]
 687:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1763              		.loc 1 687 3 is_stmt 1 view .LVU424
 687:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1764              		.loc 1 687 22 is_stmt 0 view .LVU425
 1765 0014 0361     		str	r3, [r0, #16]
 688:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1766              		.loc 1 688 3 is_stmt 1 view .LVU426
 688:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1767              		.loc 1 688 20 is_stmt 0 view .LVU427
 1768 0016 0C22     		movs	r2, #12
 1769 0018 4261     		str	r2, [r0, #20]
 689:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1770              		.loc 1 689 3 is_stmt 1 view .LVU428
 689:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1771              		.loc 1 689 25 is_stmt 0 view .LVU429
 1772 001a 8361     		str	r3, [r0, #24]
 690:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1773              		.loc 1 690 3 is_stmt 1 view .LVU430
 690:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1774              		.loc 1 690 28 is_stmt 0 view .LVU431
 1775 001c C361     		str	r3, [r0, #28]
 691:Core/Src/main.c ****   {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 89


 1776              		.loc 1 691 3 is_stmt 1 view .LVU432
 691:Core/Src/main.c ****   {
 1777              		.loc 1 691 7 is_stmt 0 view .LVU433
 1778 001e FFF7FEFF 		bl	HAL_UART_Init
 1779              	.LVL143:
 691:Core/Src/main.c ****   {
 1780              		.loc 1 691 6 discriminator 1 view .LVU434
 1781 0022 00B9     		cbnz	r0, .L118
 698:Core/Src/main.c **** 
 1782              		.loc 1 698 1 view .LVU435
 1783 0024 08BD     		pop	{r3, pc}
 1784              	.L118:
 693:Core/Src/main.c ****   }
 1785              		.loc 1 693 5 is_stmt 1 view .LVU436
 1786 0026 FFF7FEFF 		bl	Error_Handler
 1787              	.LVL144:
 1788              	.L120:
 1789 002a 00BF     		.align	2
 1790              	.L119:
 1791 002c 00000000 		.word	huart2
 1792 0030 00440040 		.word	1073759232
 1793              		.cfi_endproc
 1794              	.LFE85:
 1796              		.section	.text.MX_ADC_Init,"ax",%progbits
 1797              		.align	1
 1798              		.syntax unified
 1799              		.thumb
 1800              		.thumb_func
 1802              	MX_ADC_Init:
 1803              	.LFB77:
 328:Core/Src/main.c **** 
 1804              		.loc 1 328 1 view -0
 1805              		.cfi_startproc
 1806              		@ args = 0, pretend = 0, frame = 16
 1807              		@ frame_needed = 0, uses_anonymous_args = 0
 1808 0000 00B5     		push	{lr}
 1809              	.LCFI27:
 1810              		.cfi_def_cfa_offset 4
 1811              		.cfi_offset 14, -4
 1812 0002 85B0     		sub	sp, sp, #20
 1813              	.LCFI28:
 1814              		.cfi_def_cfa_offset 24
 334:Core/Src/main.c **** 
 1815              		.loc 1 334 3 view .LVU438
 334:Core/Src/main.c **** 
 1816              		.loc 1 334 26 is_stmt 0 view .LVU439
 1817 0004 0023     		movs	r3, #0
 1818 0006 0193     		str	r3, [sp, #4]
 1819 0008 0293     		str	r3, [sp, #8]
 1820 000a 0393     		str	r3, [sp, #12]
 342:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1821              		.loc 1 342 3 is_stmt 1 view .LVU440
 342:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1822              		.loc 1 342 17 is_stmt 0 view .LVU441
 1823 000c 1B48     		ldr	r0, .L129
 1824 000e 1C4A     		ldr	r2, .L129+4
 1825 0010 0260     		str	r2, [r0]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 90


 343:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 1826              		.loc 1 343 3 is_stmt 1 view .LVU442
 343:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 1827              		.loc 1 343 28 is_stmt 0 view .LVU443
 1828 0012 4360     		str	r3, [r0, #4]
 344:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1829              		.loc 1 344 3 is_stmt 1 view .LVU444
 344:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1830              		.loc 1 344 24 is_stmt 0 view .LVU445
 1831 0014 8360     		str	r3, [r0, #8]
 345:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1832              		.loc 1 345 3 is_stmt 1 view .LVU446
 345:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1833              		.loc 1 345 23 is_stmt 0 view .LVU447
 1834 0016 C360     		str	r3, [r0, #12]
 346:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1835              		.loc 1 346 3 is_stmt 1 view .LVU448
 346:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1836              		.loc 1 346 26 is_stmt 0 view .LVU449
 1837 0018 4FF48072 		mov	r2, #256
 1838 001c 0261     		str	r2, [r0, #16]
 347:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 1839              		.loc 1 347 3 is_stmt 1 view .LVU450
 347:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 1840              		.loc 1 347 26 is_stmt 0 view .LVU451
 1841 001e 4361     		str	r3, [r0, #20]
 348:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 1842              		.loc 1 348 3 is_stmt 1 view .LVU452
 348:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 1843              		.loc 1 348 30 is_stmt 0 view .LVU453
 1844 0020 8361     		str	r3, [r0, #24]
 349:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 1845              		.loc 1 349 3 is_stmt 1 view .LVU454
 349:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 1846              		.loc 1 349 34 is_stmt 0 view .LVU455
 1847 0022 C361     		str	r3, [r0, #28]
 350:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 1848              		.loc 1 350 3 is_stmt 1 view .LVU456
 350:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 1849              		.loc 1 350 26 is_stmt 0 view .LVU457
 1850 0024 0362     		str	r3, [r0, #32]
 351:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 1851              		.loc 1 351 3 is_stmt 1 view .LVU458
 351:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 1852              		.loc 1 351 32 is_stmt 0 view .LVU459
 1853 0026 80F82430 		strb	r3, [r0, #36]
 352:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 1854              		.loc 1 352 3 is_stmt 1 view .LVU460
 352:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 1855              		.loc 1 352 29 is_stmt 0 view .LVU461
 1856 002a 0222     		movs	r2, #2
 1857 002c 8262     		str	r2, [r0, #40]
 353:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1858              		.loc 1 353 3 is_stmt 1 view .LVU462
 353:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1859              		.loc 1 353 35 is_stmt 0 view .LVU463
 1860 002e 80F82C30 		strb	r3, [r0, #44]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 91


 354:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1861              		.loc 1 354 3 is_stmt 1 view .LVU464
 354:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1862              		.loc 1 354 30 is_stmt 0 view .LVU465
 1863 0032 1022     		movs	r2, #16
 1864 0034 4263     		str	r2, [r0, #52]
 355:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 1865              		.loc 1 355 3 is_stmt 1 view .LVU466
 355:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 1866              		.loc 1 355 34 is_stmt 0 view .LVU467
 1867 0036 8363     		str	r3, [r0, #56]
 356:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 1868              		.loc 1 356 3 is_stmt 1 view .LVU468
 356:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 1869              		.loc 1 356 35 is_stmt 0 view .LVU469
 1870 0038 0123     		movs	r3, #1
 1871 003a 80F83C30 		strb	r3, [r0, #60]
 357:Core/Src/main.c ****   {
 1872              		.loc 1 357 3 is_stmt 1 view .LVU470
 357:Core/Src/main.c ****   {
 1873              		.loc 1 357 7 is_stmt 0 view .LVU471
 1874 003e FFF7FEFF 		bl	HAL_ADC_Init
 1875              	.LVL145:
 357:Core/Src/main.c ****   {
 1876              		.loc 1 357 6 discriminator 1 view .LVU472
 1877 0042 A8B9     		cbnz	r0, .L126
 364:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1878              		.loc 1 364 3 is_stmt 1 view .LVU473
 364:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1879              		.loc 1 364 19 is_stmt 0 view .LVU474
 1880 0044 0023     		movs	r3, #0
 1881 0046 0193     		str	r3, [sp, #4]
 365:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 1882              		.loc 1 365 3 is_stmt 1 view .LVU475
 365:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 1883              		.loc 1 365 16 is_stmt 0 view .LVU476
 1884 0048 0122     		movs	r2, #1
 1885 004a 0292     		str	r2, [sp, #8]
 366:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1886              		.loc 1 366 3 is_stmt 1 view .LVU477
 366:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1887              		.loc 1 366 24 is_stmt 0 view .LVU478
 1888 004c 0393     		str	r3, [sp, #12]
 367:Core/Src/main.c ****   {
 1889              		.loc 1 367 3 is_stmt 1 view .LVU479
 367:Core/Src/main.c ****   {
 1890              		.loc 1 367 7 is_stmt 0 view .LVU480
 1891 004e 01A9     		add	r1, sp, #4
 1892 0050 0A48     		ldr	r0, .L129
 1893 0052 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1894              	.LVL146:
 367:Core/Src/main.c ****   {
 1895              		.loc 1 367 6 discriminator 1 view .LVU481
 1896 0056 68B9     		cbnz	r0, .L127
 374:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1897              		.loc 1 374 3 is_stmt 1 view .LVU482
 374:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 92


 1898              		.loc 1 374 19 is_stmt 0 view .LVU483
 1899 0058 0123     		movs	r3, #1
 1900 005a 0193     		str	r3, [sp, #4]
 375:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1901              		.loc 1 375 3 is_stmt 1 view .LVU484
 375:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1902              		.loc 1 375 16 is_stmt 0 view .LVU485
 1903 005c 0223     		movs	r3, #2
 1904 005e 0293     		str	r3, [sp, #8]
 376:Core/Src/main.c ****   {
 1905              		.loc 1 376 3 is_stmt 1 view .LVU486
 376:Core/Src/main.c ****   {
 1906              		.loc 1 376 7 is_stmt 0 view .LVU487
 1907 0060 01A9     		add	r1, sp, #4
 1908 0062 0648     		ldr	r0, .L129
 1909 0064 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1910              	.LVL147:
 376:Core/Src/main.c ****   {
 1911              		.loc 1 376 6 discriminator 1 view .LVU488
 1912 0068 30B9     		cbnz	r0, .L128
 383:Core/Src/main.c **** 
 1913              		.loc 1 383 1 view .LVU489
 1914 006a 05B0     		add	sp, sp, #20
 1915              	.LCFI29:
 1916              		.cfi_remember_state
 1917              		.cfi_def_cfa_offset 4
 1918              		@ sp needed
 1919 006c 5DF804FB 		ldr	pc, [sp], #4
 1920              	.L126:
 1921              	.LCFI30:
 1922              		.cfi_restore_state
 359:Core/Src/main.c ****   }
 1923              		.loc 1 359 5 is_stmt 1 view .LVU490
 1924 0070 FFF7FEFF 		bl	Error_Handler
 1925              	.LVL148:
 1926              	.L127:
 369:Core/Src/main.c ****   }
 1927              		.loc 1 369 5 view .LVU491
 1928 0074 FFF7FEFF 		bl	Error_Handler
 1929              	.LVL149:
 1930              	.L128:
 378:Core/Src/main.c ****   }
 1931              		.loc 1 378 5 view .LVU492
 1932 0078 FFF7FEFF 		bl	Error_Handler
 1933              	.LVL150:
 1934              	.L130:
 1935              		.align	2
 1936              	.L129:
 1937 007c 00000000 		.word	hadc
 1938 0080 00240140 		.word	1073816576
 1939              		.cfi_endproc
 1940              	.LFE77:
 1942              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1943              		.align	1
 1944              		.syntax unified
 1945              		.thumb
 1946              		.thumb_func
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 93


 1948              	MX_SPI1_Init:
 1949              	.LFB78:
 391:Core/Src/main.c **** 
 1950              		.loc 1 391 1 view -0
 1951              		.cfi_startproc
 1952              		@ args = 0, pretend = 0, frame = 0
 1953              		@ frame_needed = 0, uses_anonymous_args = 0
 1954 0000 08B5     		push	{r3, lr}
 1955              	.LCFI31:
 1956              		.cfi_def_cfa_offset 8
 1957              		.cfi_offset 3, -8
 1958              		.cfi_offset 14, -4
 401:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1959              		.loc 1 401 3 view .LVU494
 401:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1960              		.loc 1 401 18 is_stmt 0 view .LVU495
 1961 0002 0E48     		ldr	r0, .L135
 1962 0004 0E4B     		ldr	r3, .L135+4
 1963 0006 0360     		str	r3, [r0]
 402:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 1964              		.loc 1 402 3 is_stmt 1 view .LVU496
 402:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 1965              		.loc 1 402 19 is_stmt 0 view .LVU497
 1966 0008 4FF48273 		mov	r3, #260
 1967 000c 4360     		str	r3, [r0, #4]
 403:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1968              		.loc 1 403 3 is_stmt 1 view .LVU498
 403:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1969              		.loc 1 403 24 is_stmt 0 view .LVU499
 1970 000e 4FF40043 		mov	r3, #32768
 1971 0012 8360     		str	r3, [r0, #8]
 404:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1972              		.loc 1 404 3 is_stmt 1 view .LVU500
 404:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1973              		.loc 1 404 23 is_stmt 0 view .LVU501
 1974 0014 0023     		movs	r3, #0
 1975 0016 C360     		str	r3, [r0, #12]
 405:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1976              		.loc 1 405 3 is_stmt 1 view .LVU502
 405:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1977              		.loc 1 405 26 is_stmt 0 view .LVU503
 1978 0018 0361     		str	r3, [r0, #16]
 406:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1979              		.loc 1 406 3 is_stmt 1 view .LVU504
 406:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1980              		.loc 1 406 23 is_stmt 0 view .LVU505
 1981 001a 4361     		str	r3, [r0, #20]
 407:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1982              		.loc 1 407 3 is_stmt 1 view .LVU506
 407:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1983              		.loc 1 407 18 is_stmt 0 view .LVU507
 1984 001c 4FF40072 		mov	r2, #512
 1985 0020 8261     		str	r2, [r0, #24]
 408:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1986              		.loc 1 408 3 is_stmt 1 view .LVU508
 408:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1987              		.loc 1 408 32 is_stmt 0 view .LVU509
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 94


 1988 0022 C361     		str	r3, [r0, #28]
 409:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1989              		.loc 1 409 3 is_stmt 1 view .LVU510
 409:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1990              		.loc 1 409 23 is_stmt 0 view .LVU511
 1991 0024 0362     		str	r3, [r0, #32]
 410:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1992              		.loc 1 410 3 is_stmt 1 view .LVU512
 410:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1993              		.loc 1 410 21 is_stmt 0 view .LVU513
 1994 0026 4362     		str	r3, [r0, #36]
 411:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1995              		.loc 1 411 3 is_stmt 1 view .LVU514
 411:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1996              		.loc 1 411 29 is_stmt 0 view .LVU515
 1997 0028 8362     		str	r3, [r0, #40]
 412:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1998              		.loc 1 412 3 is_stmt 1 view .LVU516
 412:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1999              		.loc 1 412 28 is_stmt 0 view .LVU517
 2000 002a 0A23     		movs	r3, #10
 2001 002c C362     		str	r3, [r0, #44]
 413:Core/Src/main.c ****   {
 2002              		.loc 1 413 3 is_stmt 1 view .LVU518
 413:Core/Src/main.c ****   {
 2003              		.loc 1 413 7 is_stmt 0 view .LVU519
 2004 002e FFF7FEFF 		bl	HAL_SPI_Init
 2005              	.LVL151:
 413:Core/Src/main.c ****   {
 2006              		.loc 1 413 6 discriminator 1 view .LVU520
 2007 0032 00B9     		cbnz	r0, .L134
 420:Core/Src/main.c **** 
 2008              		.loc 1 420 1 view .LVU521
 2009 0034 08BD     		pop	{r3, pc}
 2010              	.L134:
 415:Core/Src/main.c ****   }
 2011              		.loc 1 415 5 is_stmt 1 view .LVU522
 2012 0036 FFF7FEFF 		bl	Error_Handler
 2013              	.LVL152:
 2014              	.L136:
 2015 003a 00BF     		.align	2
 2016              	.L135:
 2017 003c 00000000 		.word	hspi1
 2018 0040 00300140 		.word	1073819648
 2019              		.cfi_endproc
 2020              	.LFE78:
 2022              		.section	.text.MX_TIM10_Init,"ax",%progbits
 2023              		.align	1
 2024              		.syntax unified
 2025              		.thumb
 2026              		.thumb_func
 2028              	MX_TIM10_Init:
 2029              	.LFB82:
 564:Core/Src/main.c **** 
 2030              		.loc 1 564 1 view -0
 2031              		.cfi_startproc
 2032              		@ args = 0, pretend = 0, frame = 16
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 95


 2033              		@ frame_needed = 0, uses_anonymous_args = 0
 2034 0000 00B5     		push	{lr}
 2035              	.LCFI32:
 2036              		.cfi_def_cfa_offset 4
 2037              		.cfi_offset 14, -4
 2038 0002 85B0     		sub	sp, sp, #20
 2039              	.LCFI33:
 2040              		.cfi_def_cfa_offset 24
 570:Core/Src/main.c **** 
 2041              		.loc 1 570 3 view .LVU524
 570:Core/Src/main.c **** 
 2042              		.loc 1 570 26 is_stmt 0 view .LVU525
 2043 0004 0023     		movs	r3, #0
 2044 0006 0093     		str	r3, [sp]
 2045 0008 0193     		str	r3, [sp, #4]
 2046 000a 0293     		str	r3, [sp, #8]
 2047 000c 0393     		str	r3, [sp, #12]
 575:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 2048              		.loc 1 575 3 is_stmt 1 view .LVU526
 575:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 2049              		.loc 1 575 19 is_stmt 0 view .LVU527
 2050 000e 0F48     		ldr	r0, .L143
 2051 0010 0F4A     		ldr	r2, .L143+4
 2052 0012 0260     		str	r2, [r0]
 576:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 2053              		.loc 1 576 3 is_stmt 1 view .LVU528
 576:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 2054              		.loc 1 576 25 is_stmt 0 view .LVU529
 2055 0014 40F2E732 		movw	r2, #999
 2056 0018 4260     		str	r2, [r0, #4]
 577:Core/Src/main.c ****   htim10.Init.Period = 31999;
 2057              		.loc 1 577 3 is_stmt 1 view .LVU530
 577:Core/Src/main.c ****   htim10.Init.Period = 31999;
 2058              		.loc 1 577 27 is_stmt 0 view .LVU531
 2059 001a 8360     		str	r3, [r0, #8]
 578:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2060              		.loc 1 578 3 is_stmt 1 view .LVU532
 578:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2061              		.loc 1 578 22 is_stmt 0 view .LVU533
 2062 001c 47F6FF42 		movw	r2, #31999
 2063 0020 C260     		str	r2, [r0, #12]
 579:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2064              		.loc 1 579 3 is_stmt 1 view .LVU534
 579:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2065              		.loc 1 579 29 is_stmt 0 view .LVU535
 2066 0022 0361     		str	r3, [r0, #16]
 580:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 2067              		.loc 1 580 3 is_stmt 1 view .LVU536
 580:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 2068              		.loc 1 580 33 is_stmt 0 view .LVU537
 2069 0024 4361     		str	r3, [r0, #20]
 581:Core/Src/main.c ****   {
 2070              		.loc 1 581 3 is_stmt 1 view .LVU538
 581:Core/Src/main.c ****   {
 2071              		.loc 1 581 7 is_stmt 0 view .LVU539
 2072 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
 2073              	.LVL153:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 96


 581:Core/Src/main.c ****   {
 2074              		.loc 1 581 6 discriminator 1 view .LVU540
 2075 002a 50B9     		cbnz	r0, .L141
 585:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 2076              		.loc 1 585 3 is_stmt 1 view .LVU541
 585:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 2077              		.loc 1 585 34 is_stmt 0 view .LVU542
 2078 002c 4FF48053 		mov	r3, #4096
 2079 0030 0093     		str	r3, [sp]
 586:Core/Src/main.c ****   {
 2080              		.loc 1 586 3 is_stmt 1 view .LVU543
 586:Core/Src/main.c ****   {
 2081              		.loc 1 586 7 is_stmt 0 view .LVU544
 2082 0032 6946     		mov	r1, sp
 2083 0034 0548     		ldr	r0, .L143
 2084 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2085              	.LVL154:
 586:Core/Src/main.c ****   {
 2086              		.loc 1 586 6 discriminator 1 view .LVU545
 2087 003a 20B9     		cbnz	r0, .L142
 593:Core/Src/main.c **** 
 2088              		.loc 1 593 1 view .LVU546
 2089 003c 05B0     		add	sp, sp, #20
 2090              	.LCFI34:
 2091              		.cfi_remember_state
 2092              		.cfi_def_cfa_offset 4
 2093              		@ sp needed
 2094 003e 5DF804FB 		ldr	pc, [sp], #4
 2095              	.L141:
 2096              	.LCFI35:
 2097              		.cfi_restore_state
 583:Core/Src/main.c ****   }
 2098              		.loc 1 583 5 is_stmt 1 view .LVU547
 2099 0042 FFF7FEFF 		bl	Error_Handler
 2100              	.LVL155:
 2101              	.L142:
 588:Core/Src/main.c ****   }
 2102              		.loc 1 588 5 view .LVU548
 2103 0046 FFF7FEFF 		bl	Error_Handler
 2104              	.LVL156:
 2105              	.L144:
 2106 004a 00BF     		.align	2
 2107              	.L143:
 2108 004c 00000000 		.word	htim10
 2109 0050 000C0140 		.word	1073810432
 2110              		.cfi_endproc
 2111              	.LFE82:
 2113              		.section	.text.MX_UART4_Init,"ax",%progbits
 2114              		.align	1
 2115              		.syntax unified
 2116              		.thumb
 2117              		.thumb_func
 2119              	MX_UART4_Init:
 2120              	.LFB84:
 642:Core/Src/main.c **** 
 2121              		.loc 1 642 1 view -0
 2122              		.cfi_startproc
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 97


 2123              		@ args = 0, pretend = 0, frame = 0
 2124              		@ frame_needed = 0, uses_anonymous_args = 0
 2125 0000 08B5     		push	{r3, lr}
 2126              	.LCFI36:
 2127              		.cfi_def_cfa_offset 8
 2128              		.cfi_offset 3, -8
 2129              		.cfi_offset 14, -4
 651:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 2130              		.loc 1 651 3 view .LVU550
 651:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 2131              		.loc 1 651 19 is_stmt 0 view .LVU551
 2132 0002 0A48     		ldr	r0, .L149
 2133 0004 0A4B     		ldr	r3, .L149+4
 2134 0006 0360     		str	r3, [r0]
 652:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 2135              		.loc 1 652 3 is_stmt 1 view .LVU552
 652:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 2136              		.loc 1 652 24 is_stmt 0 view .LVU553
 2137 0008 4FF41653 		mov	r3, #9600
 2138 000c 4360     		str	r3, [r0, #4]
 653:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 2139              		.loc 1 653 3 is_stmt 1 view .LVU554
 653:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 2140              		.loc 1 653 26 is_stmt 0 view .LVU555
 2141 000e 0023     		movs	r3, #0
 2142 0010 8360     		str	r3, [r0, #8]
 654:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 2143              		.loc 1 654 3 is_stmt 1 view .LVU556
 654:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 2144              		.loc 1 654 24 is_stmt 0 view .LVU557
 2145 0012 C360     		str	r3, [r0, #12]
 655:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 2146              		.loc 1 655 3 is_stmt 1 view .LVU558
 655:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 2147              		.loc 1 655 22 is_stmt 0 view .LVU559
 2148 0014 0361     		str	r3, [r0, #16]
 656:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2149              		.loc 1 656 3 is_stmt 1 view .LVU560
 656:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2150              		.loc 1 656 20 is_stmt 0 view .LVU561
 2151 0016 0C22     		movs	r2, #12
 2152 0018 4261     		str	r2, [r0, #20]
 657:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 2153              		.loc 1 657 3 is_stmt 1 view .LVU562
 657:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 2154              		.loc 1 657 25 is_stmt 0 view .LVU563
 2155 001a 8361     		str	r3, [r0, #24]
 658:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 2156              		.loc 1 658 3 is_stmt 1 view .LVU564
 658:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 2157              		.loc 1 658 28 is_stmt 0 view .LVU565
 2158 001c C361     		str	r3, [r0, #28]
 659:Core/Src/main.c ****   {
 2159              		.loc 1 659 3 is_stmt 1 view .LVU566
 659:Core/Src/main.c ****   {
 2160              		.loc 1 659 7 is_stmt 0 view .LVU567
 2161 001e FFF7FEFF 		bl	HAL_UART_Init
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 98


 2162              	.LVL157:
 659:Core/Src/main.c ****   {
 2163              		.loc 1 659 6 discriminator 1 view .LVU568
 2164 0022 00B9     		cbnz	r0, .L148
 666:Core/Src/main.c **** 
 2165              		.loc 1 666 1 view .LVU569
 2166 0024 08BD     		pop	{r3, pc}
 2167              	.L148:
 661:Core/Src/main.c ****   }
 2168              		.loc 1 661 5 is_stmt 1 view .LVU570
 2169 0026 FFF7FEFF 		bl	Error_Handler
 2170              	.LVL158:
 2171              	.L150:
 2172 002a 00BF     		.align	2
 2173              	.L149:
 2174 002c 00000000 		.word	huart4
 2175 0030 004C0040 		.word	1073761280
 2176              		.cfi_endproc
 2177              	.LFE84:
 2179              		.section	.text.MX_TIM2_Init,"ax",%progbits
 2180              		.align	1
 2181              		.syntax unified
 2182              		.thumb
 2183              		.thumb_func
 2185              	MX_TIM2_Init:
 2186              	.LFB79:
 428:Core/Src/main.c **** 
 2187              		.loc 1 428 1 view -0
 2188              		.cfi_startproc
 2189              		@ args = 0, pretend = 0, frame = 24
 2190              		@ frame_needed = 0, uses_anonymous_args = 0
 2191 0000 00B5     		push	{lr}
 2192              	.LCFI37:
 2193              		.cfi_def_cfa_offset 4
 2194              		.cfi_offset 14, -4
 2195 0002 87B0     		sub	sp, sp, #28
 2196              	.LCFI38:
 2197              		.cfi_def_cfa_offset 32
 434:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2198              		.loc 1 434 3 view .LVU572
 434:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2199              		.loc 1 434 26 is_stmt 0 view .LVU573
 2200 0004 0023     		movs	r3, #0
 2201 0006 0293     		str	r3, [sp, #8]
 2202 0008 0393     		str	r3, [sp, #12]
 2203 000a 0493     		str	r3, [sp, #16]
 2204 000c 0593     		str	r3, [sp, #20]
 435:Core/Src/main.c **** 
 2205              		.loc 1 435 3 is_stmt 1 view .LVU574
 435:Core/Src/main.c **** 
 2206              		.loc 1 435 27 is_stmt 0 view .LVU575
 2207 000e 0093     		str	r3, [sp]
 2208 0010 0193     		str	r3, [sp, #4]
 440:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 2209              		.loc 1 440 3 is_stmt 1 view .LVU576
 440:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 2210              		.loc 1 440 18 is_stmt 0 view .LVU577
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 99


 2211 0012 1448     		ldr	r0, .L159
 2212 0014 4FF08042 		mov	r2, #1073741824
 2213 0018 0260     		str	r2, [r0]
 441:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 2214              		.loc 1 441 3 is_stmt 1 view .LVU578
 441:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 2215              		.loc 1 441 24 is_stmt 0 view .LVU579
 2216 001a 40F67F42 		movw	r2, #3199
 2217 001e 4260     		str	r2, [r0, #4]
 442:Core/Src/main.c ****   htim2.Init.Period = 49;
 2218              		.loc 1 442 3 is_stmt 1 view .LVU580
 442:Core/Src/main.c ****   htim2.Init.Period = 49;
 2219              		.loc 1 442 26 is_stmt 0 view .LVU581
 2220 0020 8360     		str	r3, [r0, #8]
 443:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2221              		.loc 1 443 3 is_stmt 1 view .LVU582
 443:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2222              		.loc 1 443 21 is_stmt 0 view .LVU583
 2223 0022 3122     		movs	r2, #49
 2224 0024 C260     		str	r2, [r0, #12]
 444:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2225              		.loc 1 444 3 is_stmt 1 view .LVU584
 444:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2226              		.loc 1 444 28 is_stmt 0 view .LVU585
 2227 0026 0361     		str	r3, [r0, #16]
 445:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 2228              		.loc 1 445 3 is_stmt 1 view .LVU586
 445:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 2229              		.loc 1 445 32 is_stmt 0 view .LVU587
 2230 0028 4361     		str	r3, [r0, #20]
 446:Core/Src/main.c ****   {
 2231              		.loc 1 446 3 is_stmt 1 view .LVU588
 446:Core/Src/main.c ****   {
 2232              		.loc 1 446 7 is_stmt 0 view .LVU589
 2233 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 2234              	.LVL159:
 446:Core/Src/main.c ****   {
 2235              		.loc 1 446 6 discriminator 1 view .LVU590
 2236 002e 90B9     		cbnz	r0, .L156
 450:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 2237              		.loc 1 450 3 is_stmt 1 view .LVU591
 450:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 2238              		.loc 1 450 34 is_stmt 0 view .LVU592
 2239 0030 4FF48053 		mov	r3, #4096
 2240 0034 0293     		str	r3, [sp, #8]
 451:Core/Src/main.c ****   {
 2241              		.loc 1 451 3 is_stmt 1 view .LVU593
 451:Core/Src/main.c ****   {
 2242              		.loc 1 451 7 is_stmt 0 view .LVU594
 2243 0036 02A9     		add	r1, sp, #8
 2244 0038 0A48     		ldr	r0, .L159
 2245 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2246              	.LVL160:
 451:Core/Src/main.c ****   {
 2247              		.loc 1 451 6 discriminator 1 view .LVU595
 2248 003e 60B9     		cbnz	r0, .L157
 455:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 100


 2249              		.loc 1 455 3 is_stmt 1 view .LVU596
 455:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2250              		.loc 1 455 37 is_stmt 0 view .LVU597
 2251 0040 0023     		movs	r3, #0
 2252 0042 0093     		str	r3, [sp]
 456:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 2253              		.loc 1 456 3 is_stmt 1 view .LVU598
 456:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 2254              		.loc 1 456 33 is_stmt 0 view .LVU599
 2255 0044 0193     		str	r3, [sp, #4]
 457:Core/Src/main.c ****   {
 2256              		.loc 1 457 3 is_stmt 1 view .LVU600
 457:Core/Src/main.c ****   {
 2257              		.loc 1 457 7 is_stmt 0 view .LVU601
 2258 0046 6946     		mov	r1, sp
 2259 0048 0648     		ldr	r0, .L159
 2260 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2261              	.LVL161:
 457:Core/Src/main.c ****   {
 2262              		.loc 1 457 6 discriminator 1 view .LVU602
 2263 004e 30B9     		cbnz	r0, .L158
 464:Core/Src/main.c **** 
 2264              		.loc 1 464 1 view .LVU603
 2265 0050 07B0     		add	sp, sp, #28
 2266              	.LCFI39:
 2267              		.cfi_remember_state
 2268              		.cfi_def_cfa_offset 4
 2269              		@ sp needed
 2270 0052 5DF804FB 		ldr	pc, [sp], #4
 2271              	.L156:
 2272              	.LCFI40:
 2273              		.cfi_restore_state
 448:Core/Src/main.c ****   }
 2274              		.loc 1 448 5 is_stmt 1 view .LVU604
 2275 0056 FFF7FEFF 		bl	Error_Handler
 2276              	.LVL162:
 2277              	.L157:
 453:Core/Src/main.c ****   }
 2278              		.loc 1 453 5 view .LVU605
 2279 005a FFF7FEFF 		bl	Error_Handler
 2280              	.LVL163:
 2281              	.L158:
 459:Core/Src/main.c ****   }
 2282              		.loc 1 459 5 view .LVU606
 2283 005e FFF7FEFF 		bl	Error_Handler
 2284              	.LVL164:
 2285              	.L160:
 2286 0062 00BF     		.align	2
 2287              	.L159:
 2288 0064 00000000 		.word	htim2
 2289              		.cfi_endproc
 2290              	.LFE79:
 2292              		.section	.text.MX_TIM9_Init,"ax",%progbits
 2293              		.align	1
 2294              		.syntax unified
 2295              		.thumb
 2296              		.thumb_func
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 101


 2298              	MX_TIM9_Init:
 2299              	.LFB81:
 516:Core/Src/main.c **** 
 2300              		.loc 1 516 1 view -0
 2301              		.cfi_startproc
 2302              		@ args = 0, pretend = 0, frame = 24
 2303              		@ frame_needed = 0, uses_anonymous_args = 0
 2304 0000 00B5     		push	{lr}
 2305              	.LCFI41:
 2306              		.cfi_def_cfa_offset 4
 2307              		.cfi_offset 14, -4
 2308 0002 87B0     		sub	sp, sp, #28
 2309              	.LCFI42:
 2310              		.cfi_def_cfa_offset 32
 522:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2311              		.loc 1 522 3 view .LVU608
 522:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2312              		.loc 1 522 27 is_stmt 0 view .LVU609
 2313 0004 0023     		movs	r3, #0
 2314 0006 0493     		str	r3, [sp, #16]
 2315 0008 0593     		str	r3, [sp, #20]
 523:Core/Src/main.c **** 
 2316              		.loc 1 523 3 is_stmt 1 view .LVU610
 523:Core/Src/main.c **** 
 2317              		.loc 1 523 22 is_stmt 0 view .LVU611
 2318 000a 0093     		str	r3, [sp]
 2319 000c 0193     		str	r3, [sp, #4]
 2320 000e 0293     		str	r3, [sp, #8]
 2321 0010 0393     		str	r3, [sp, #12]
 528:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 2322              		.loc 1 528 3 is_stmt 1 view .LVU612
 528:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 2323              		.loc 1 528 18 is_stmt 0 view .LVU613
 2324 0012 1648     		ldr	r0, .L169
 2325 0014 164A     		ldr	r2, .L169+4
 2326 0016 0260     		str	r2, [r0]
 529:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 2327              		.loc 1 529 3 is_stmt 1 view .LVU614
 529:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 2328              		.loc 1 529 24 is_stmt 0 view .LVU615
 2329 0018 4360     		str	r3, [r0, #4]
 530:Core/Src/main.c ****   htim9.Init.Period = 65535;
 2330              		.loc 1 530 3 is_stmt 1 view .LVU616
 530:Core/Src/main.c ****   htim9.Init.Period = 65535;
 2331              		.loc 1 530 26 is_stmt 0 view .LVU617
 2332 001a 8360     		str	r3, [r0, #8]
 531:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2333              		.loc 1 531 3 is_stmt 1 view .LVU618
 531:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2334              		.loc 1 531 21 is_stmt 0 view .LVU619
 2335 001c 4FF6FF72 		movw	r2, #65535
 2336 0020 C260     		str	r2, [r0, #12]
 532:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2337              		.loc 1 532 3 is_stmt 1 view .LVU620
 532:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2338              		.loc 1 532 28 is_stmt 0 view .LVU621
 2339 0022 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 102


 533:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 2340              		.loc 1 533 3 is_stmt 1 view .LVU622
 533:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 2341              		.loc 1 533 32 is_stmt 0 view .LVU623
 2342 0024 4361     		str	r3, [r0, #20]
 534:Core/Src/main.c ****   {
 2343              		.loc 1 534 3 is_stmt 1 view .LVU624
 534:Core/Src/main.c ****   {
 2344              		.loc 1 534 7 is_stmt 0 view .LVU625
 2345 0026 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2346              	.LVL165:
 534:Core/Src/main.c ****   {
 2347              		.loc 1 534 6 discriminator 1 view .LVU626
 2348 002a C8B9     		cbnz	r0, .L166
 538:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2349              		.loc 1 538 3 is_stmt 1 view .LVU627
 538:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2350              		.loc 1 538 37 is_stmt 0 view .LVU628
 2351 002c 0023     		movs	r3, #0
 2352 002e 0493     		str	r3, [sp, #16]
 539:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 2353              		.loc 1 539 3 is_stmt 1 view .LVU629
 539:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 2354              		.loc 1 539 33 is_stmt 0 view .LVU630
 2355 0030 0593     		str	r3, [sp, #20]
 540:Core/Src/main.c ****   {
 2356              		.loc 1 540 3 is_stmt 1 view .LVU631
 540:Core/Src/main.c ****   {
 2357              		.loc 1 540 7 is_stmt 0 view .LVU632
 2358 0032 04A9     		add	r1, sp, #16
 2359 0034 0D48     		ldr	r0, .L169
 2360 0036 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2361              	.LVL166:
 540:Core/Src/main.c ****   {
 2362              		.loc 1 540 6 discriminator 1 view .LVU633
 2363 003a 98B9     		cbnz	r0, .L167
 544:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2364              		.loc 1 544 3 is_stmt 1 view .LVU634
 544:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2365              		.loc 1 544 20 is_stmt 0 view .LVU635
 2366 003c 6023     		movs	r3, #96
 2367 003e 0093     		str	r3, [sp]
 545:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2368              		.loc 1 545 3 is_stmt 1 view .LVU636
 545:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2369              		.loc 1 545 19 is_stmt 0 view .LVU637
 2370 0040 0023     		movs	r3, #0
 2371 0042 0193     		str	r3, [sp, #4]
 546:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2372              		.loc 1 546 3 is_stmt 1 view .LVU638
 546:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2373              		.loc 1 546 24 is_stmt 0 view .LVU639
 2374 0044 0293     		str	r3, [sp, #8]
 547:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 2375              		.loc 1 547 3 is_stmt 1 view .LVU640
 547:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 2376              		.loc 1 547 24 is_stmt 0 view .LVU641
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 103


 2377 0046 0393     		str	r3, [sp, #12]
 548:Core/Src/main.c ****   {
 2378              		.loc 1 548 3 is_stmt 1 view .LVU642
 548:Core/Src/main.c ****   {
 2379              		.loc 1 548 7 is_stmt 0 view .LVU643
 2380 0048 0422     		movs	r2, #4
 2381 004a 6946     		mov	r1, sp
 2382 004c 0748     		ldr	r0, .L169
 2383 004e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2384              	.LVL167:
 548:Core/Src/main.c ****   {
 2385              		.loc 1 548 6 discriminator 1 view .LVU644
 2386 0052 48B9     		cbnz	r0, .L168
 555:Core/Src/main.c **** }
 2387              		.loc 1 555 3 is_stmt 1 view .LVU645
 2388 0054 0548     		ldr	r0, .L169
 2389 0056 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2390              	.LVL168:
 556:Core/Src/main.c **** 
 2391              		.loc 1 556 1 is_stmt 0 view .LVU646
 2392 005a 07B0     		add	sp, sp, #28
 2393              	.LCFI43:
 2394              		.cfi_remember_state
 2395              		.cfi_def_cfa_offset 4
 2396              		@ sp needed
 2397 005c 5DF804FB 		ldr	pc, [sp], #4
 2398              	.L166:
 2399              	.LCFI44:
 2400              		.cfi_restore_state
 536:Core/Src/main.c ****   }
 2401              		.loc 1 536 5 is_stmt 1 view .LVU647
 2402 0060 FFF7FEFF 		bl	Error_Handler
 2403              	.LVL169:
 2404              	.L167:
 542:Core/Src/main.c ****   }
 2405              		.loc 1 542 5 view .LVU648
 2406 0064 FFF7FEFF 		bl	Error_Handler
 2407              	.LVL170:
 2408              	.L168:
 550:Core/Src/main.c ****   }
 2409              		.loc 1 550 5 view .LVU649
 2410 0068 FFF7FEFF 		bl	Error_Handler
 2411              	.LVL171:
 2412              	.L170:
 2413              		.align	2
 2414              	.L169:
 2415 006c 00000000 		.word	htim9
 2416 0070 00080140 		.word	1073809408
 2417              		.cfi_endproc
 2418              	.LFE81:
 2420              		.section	.text.MX_TIM11_Init,"ax",%progbits
 2421              		.align	1
 2422              		.syntax unified
 2423              		.thumb
 2424              		.thumb_func
 2426              	MX_TIM11_Init:
 2427              	.LFB83:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 104


 601:Core/Src/main.c **** 
 2428              		.loc 1 601 1 view -0
 2429              		.cfi_startproc
 2430              		@ args = 0, pretend = 0, frame = 16
 2431              		@ frame_needed = 0, uses_anonymous_args = 0
 2432 0000 00B5     		push	{lr}
 2433              	.LCFI45:
 2434              		.cfi_def_cfa_offset 4
 2435              		.cfi_offset 14, -4
 2436 0002 85B0     		sub	sp, sp, #20
 2437              	.LCFI46:
 2438              		.cfi_def_cfa_offset 24
 607:Core/Src/main.c **** 
 2439              		.loc 1 607 3 view .LVU651
 607:Core/Src/main.c **** 
 2440              		.loc 1 607 22 is_stmt 0 view .LVU652
 2441 0004 0023     		movs	r3, #0
 2442 0006 0093     		str	r3, [sp]
 2443 0008 0193     		str	r3, [sp, #4]
 2444 000a 0293     		str	r3, [sp, #8]
 2445 000c 0393     		str	r3, [sp, #12]
 612:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 2446              		.loc 1 612 3 is_stmt 1 view .LVU653
 612:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 2447              		.loc 1 612 19 is_stmt 0 view .LVU654
 2448 000e 1148     		ldr	r0, .L177
 2449 0010 114A     		ldr	r2, .L177+4
 2450 0012 0260     		str	r2, [r0]
 613:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 2451              		.loc 1 613 3 is_stmt 1 view .LVU655
 613:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 2452              		.loc 1 613 25 is_stmt 0 view .LVU656
 2453 0014 4360     		str	r3, [r0, #4]
 614:Core/Src/main.c ****   htim11.Init.Period = 65535;
 2454              		.loc 1 614 3 is_stmt 1 view .LVU657
 614:Core/Src/main.c ****   htim11.Init.Period = 65535;
 2455              		.loc 1 614 27 is_stmt 0 view .LVU658
 2456 0016 8360     		str	r3, [r0, #8]
 615:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2457              		.loc 1 615 3 is_stmt 1 view .LVU659
 615:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2458              		.loc 1 615 22 is_stmt 0 view .LVU660
 2459 0018 4FF6FF72 		movw	r2, #65535
 2460 001c C260     		str	r2, [r0, #12]
 616:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2461              		.loc 1 616 3 is_stmt 1 view .LVU661
 616:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2462              		.loc 1 616 29 is_stmt 0 view .LVU662
 2463 001e 0361     		str	r3, [r0, #16]
 617:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 2464              		.loc 1 617 3 is_stmt 1 view .LVU663
 617:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 2465              		.loc 1 617 33 is_stmt 0 view .LVU664
 2466 0020 4361     		str	r3, [r0, #20]
 618:Core/Src/main.c ****   {
 2467              		.loc 1 618 3 is_stmt 1 view .LVU665
 618:Core/Src/main.c ****   {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 105


 2468              		.loc 1 618 7 is_stmt 0 view .LVU666
 2469 0022 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2470              	.LVL172:
 618:Core/Src/main.c ****   {
 2471              		.loc 1 618 6 discriminator 1 view .LVU667
 2472 0026 80B9     		cbnz	r0, .L175
 622:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2473              		.loc 1 622 3 is_stmt 1 view .LVU668
 622:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2474              		.loc 1 622 20 is_stmt 0 view .LVU669
 2475 0028 6023     		movs	r3, #96
 2476 002a 0093     		str	r3, [sp]
 623:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2477              		.loc 1 623 3 is_stmt 1 view .LVU670
 623:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2478              		.loc 1 623 19 is_stmt 0 view .LVU671
 2479 002c 0022     		movs	r2, #0
 2480 002e 0192     		str	r2, [sp, #4]
 624:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2481              		.loc 1 624 3 is_stmt 1 view .LVU672
 624:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2482              		.loc 1 624 24 is_stmt 0 view .LVU673
 2483 0030 0292     		str	r2, [sp, #8]
 625:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2484              		.loc 1 625 3 is_stmt 1 view .LVU674
 625:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2485              		.loc 1 625 24 is_stmt 0 view .LVU675
 2486 0032 0392     		str	r2, [sp, #12]
 626:Core/Src/main.c ****   {
 2487              		.loc 1 626 3 is_stmt 1 view .LVU676
 626:Core/Src/main.c ****   {
 2488              		.loc 1 626 7 is_stmt 0 view .LVU677
 2489 0034 6946     		mov	r1, sp
 2490 0036 0748     		ldr	r0, .L177
 2491 0038 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2492              	.LVL173:
 626:Core/Src/main.c ****   {
 2493              		.loc 1 626 6 discriminator 1 view .LVU678
 2494 003c 38B9     		cbnz	r0, .L176
 633:Core/Src/main.c **** }
 2495              		.loc 1 633 3 is_stmt 1 view .LVU679
 2496 003e 0548     		ldr	r0, .L177
 2497 0040 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2498              	.LVL174:
 634:Core/Src/main.c **** 
 2499              		.loc 1 634 1 is_stmt 0 view .LVU680
 2500 0044 05B0     		add	sp, sp, #20
 2501              	.LCFI47:
 2502              		.cfi_remember_state
 2503              		.cfi_def_cfa_offset 4
 2504              		@ sp needed
 2505 0046 5DF804FB 		ldr	pc, [sp], #4
 2506              	.L175:
 2507              	.LCFI48:
 2508              		.cfi_restore_state
 620:Core/Src/main.c ****   }
 2509              		.loc 1 620 5 is_stmt 1 view .LVU681
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 106


 2510 004a FFF7FEFF 		bl	Error_Handler
 2511              	.LVL175:
 2512              	.L176:
 628:Core/Src/main.c ****   }
 2513              		.loc 1 628 5 view .LVU682
 2514 004e FFF7FEFF 		bl	Error_Handler
 2515              	.LVL176:
 2516              	.L178:
 2517 0052 00BF     		.align	2
 2518              	.L177:
 2519 0054 00000000 		.word	htim11
 2520 0058 00100140 		.word	1073811456
 2521              		.cfi_endproc
 2522              	.LFE83:
 2524              		.section	.text.MX_TIM3_Init,"ax",%progbits
 2525              		.align	1
 2526              		.syntax unified
 2527              		.thumb
 2528              		.thumb_func
 2530              	MX_TIM3_Init:
 2531              	.LFB80:
 472:Core/Src/main.c **** 
 2532              		.loc 1 472 1 view -0
 2533              		.cfi_startproc
 2534              		@ args = 0, pretend = 0, frame = 24
 2535              		@ frame_needed = 0, uses_anonymous_args = 0
 2536 0000 00B5     		push	{lr}
 2537              	.LCFI49:
 2538              		.cfi_def_cfa_offset 4
 2539              		.cfi_offset 14, -4
 2540 0002 87B0     		sub	sp, sp, #28
 2541              	.LCFI50:
 2542              		.cfi_def_cfa_offset 32
 478:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2543              		.loc 1 478 3 view .LVU684
 478:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2544              		.loc 1 478 26 is_stmt 0 view .LVU685
 2545 0004 0023     		movs	r3, #0
 2546 0006 0293     		str	r3, [sp, #8]
 2547 0008 0393     		str	r3, [sp, #12]
 2548 000a 0493     		str	r3, [sp, #16]
 2549 000c 0593     		str	r3, [sp, #20]
 479:Core/Src/main.c **** 
 2550              		.loc 1 479 3 is_stmt 1 view .LVU686
 479:Core/Src/main.c **** 
 2551              		.loc 1 479 27 is_stmt 0 view .LVU687
 2552 000e 0093     		str	r3, [sp]
 2553 0010 0193     		str	r3, [sp, #4]
 484:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
 2554              		.loc 1 484 3 is_stmt 1 view .LVU688
 484:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
 2555              		.loc 1 484 18 is_stmt 0 view .LVU689
 2556 0012 1448     		ldr	r0, .L187
 2557 0014 144A     		ldr	r2, .L187+4
 2558 0016 0260     		str	r2, [r0]
 485:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2559              		.loc 1 485 3 is_stmt 1 view .LVU690
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 107


 485:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2560              		.loc 1 485 24 is_stmt 0 view .LVU691
 2561 0018 40F2F312 		movw	r2, #499
 2562 001c 4260     		str	r2, [r0, #4]
 486:Core/Src/main.c ****   htim3.Init.Period = 15999;
 2563              		.loc 1 486 3 is_stmt 1 view .LVU692
 486:Core/Src/main.c ****   htim3.Init.Period = 15999;
 2564              		.loc 1 486 26 is_stmt 0 view .LVU693
 2565 001e 8360     		str	r3, [r0, #8]
 487:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2566              		.loc 1 487 3 is_stmt 1 view .LVU694
 487:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2567              		.loc 1 487 21 is_stmt 0 view .LVU695
 2568 0020 43F67F62 		movw	r2, #15999
 2569 0024 C260     		str	r2, [r0, #12]
 488:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2570              		.loc 1 488 3 is_stmt 1 view .LVU696
 488:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2571              		.loc 1 488 28 is_stmt 0 view .LVU697
 2572 0026 0361     		str	r3, [r0, #16]
 489:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 2573              		.loc 1 489 3 is_stmt 1 view .LVU698
 489:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 2574              		.loc 1 489 32 is_stmt 0 view .LVU699
 2575 0028 4361     		str	r3, [r0, #20]
 490:Core/Src/main.c ****   {
 2576              		.loc 1 490 3 is_stmt 1 view .LVU700
 490:Core/Src/main.c ****   {
 2577              		.loc 1 490 7 is_stmt 0 view .LVU701
 2578 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 2579              	.LVL177:
 490:Core/Src/main.c ****   {
 2580              		.loc 1 490 6 discriminator 1 view .LVU702
 2581 002e 90B9     		cbnz	r0, .L184
 494:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 2582              		.loc 1 494 3 is_stmt 1 view .LVU703
 494:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 2583              		.loc 1 494 34 is_stmt 0 view .LVU704
 2584 0030 4FF48053 		mov	r3, #4096
 2585 0034 0293     		str	r3, [sp, #8]
 495:Core/Src/main.c ****   {
 2586              		.loc 1 495 3 is_stmt 1 view .LVU705
 495:Core/Src/main.c ****   {
 2587              		.loc 1 495 7 is_stmt 0 view .LVU706
 2588 0036 02A9     		add	r1, sp, #8
 2589 0038 0A48     		ldr	r0, .L187
 2590 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2591              	.LVL178:
 495:Core/Src/main.c ****   {
 2592              		.loc 1 495 6 discriminator 1 view .LVU707
 2593 003e 60B9     		cbnz	r0, .L185
 499:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2594              		.loc 1 499 3 is_stmt 1 view .LVU708
 499:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2595              		.loc 1 499 37 is_stmt 0 view .LVU709
 2596 0040 0023     		movs	r3, #0
 2597 0042 0093     		str	r3, [sp]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 108


 500:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2598              		.loc 1 500 3 is_stmt 1 view .LVU710
 500:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2599              		.loc 1 500 33 is_stmt 0 view .LVU711
 2600 0044 0193     		str	r3, [sp, #4]
 501:Core/Src/main.c ****   {
 2601              		.loc 1 501 3 is_stmt 1 view .LVU712
 501:Core/Src/main.c ****   {
 2602              		.loc 1 501 7 is_stmt 0 view .LVU713
 2603 0046 6946     		mov	r1, sp
 2604 0048 0648     		ldr	r0, .L187
 2605 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2606              	.LVL179:
 501:Core/Src/main.c ****   {
 2607              		.loc 1 501 6 discriminator 1 view .LVU714
 2608 004e 30B9     		cbnz	r0, .L186
 508:Core/Src/main.c **** 
 2609              		.loc 1 508 1 view .LVU715
 2610 0050 07B0     		add	sp, sp, #28
 2611              	.LCFI51:
 2612              		.cfi_remember_state
 2613              		.cfi_def_cfa_offset 4
 2614              		@ sp needed
 2615 0052 5DF804FB 		ldr	pc, [sp], #4
 2616              	.L184:
 2617              	.LCFI52:
 2618              		.cfi_restore_state
 492:Core/Src/main.c ****   }
 2619              		.loc 1 492 5 is_stmt 1 view .LVU716
 2620 0056 FFF7FEFF 		bl	Error_Handler
 2621              	.LVL180:
 2622              	.L185:
 497:Core/Src/main.c ****   }
 2623              		.loc 1 497 5 view .LVU717
 2624 005a FFF7FEFF 		bl	Error_Handler
 2625              	.LVL181:
 2626              	.L186:
 503:Core/Src/main.c ****   }
 2627              		.loc 1 503 5 view .LVU718
 2628 005e FFF7FEFF 		bl	Error_Handler
 2629              	.LVL182:
 2630              	.L188:
 2631 0062 00BF     		.align	2
 2632              	.L187:
 2633 0064 00000000 		.word	htim3
 2634 0068 00040040 		.word	1073742848
 2635              		.cfi_endproc
 2636              	.LFE80:
 2638              		.section	.text.SystemClock_Config,"ax",%progbits
 2639              		.align	1
 2640              		.global	SystemClock_Config
 2641              		.syntax unified
 2642              		.thumb
 2643              		.thumb_func
 2645              	SystemClock_Config:
 2646              	.LFB76:
 285:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 109


 2647              		.loc 1 285 1 view -0
 2648              		.cfi_startproc
 2649              		@ args = 0, pretend = 0, frame = 72
 2650              		@ frame_needed = 0, uses_anonymous_args = 0
 2651 0000 00B5     		push	{lr}
 2652              	.LCFI53:
 2653              		.cfi_def_cfa_offset 4
 2654              		.cfi_offset 14, -4
 2655 0002 93B0     		sub	sp, sp, #76
 2656              	.LCFI54:
 2657              		.cfi_def_cfa_offset 80
 286:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2658              		.loc 1 286 3 view .LVU720
 286:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2659              		.loc 1 286 22 is_stmt 0 view .LVU721
 2660 0004 3422     		movs	r2, #52
 2661 0006 0021     		movs	r1, #0
 2662 0008 05A8     		add	r0, sp, #20
 2663 000a FFF7FEFF 		bl	memset
 2664              	.LVL183:
 287:Core/Src/main.c **** 
 2665              		.loc 1 287 3 is_stmt 1 view .LVU722
 287:Core/Src/main.c **** 
 2666              		.loc 1 287 22 is_stmt 0 view .LVU723
 2667 000e 0023     		movs	r3, #0
 2668 0010 0093     		str	r3, [sp]
 2669 0012 0193     		str	r3, [sp, #4]
 2670 0014 0293     		str	r3, [sp, #8]
 2671 0016 0393     		str	r3, [sp, #12]
 2672 0018 0493     		str	r3, [sp, #16]
 291:Core/Src/main.c **** 
 2673              		.loc 1 291 3 is_stmt 1 view .LVU724
 2674 001a 1649     		ldr	r1, .L195
 2675 001c 0A68     		ldr	r2, [r1]
 2676 001e 22F4C052 		bic	r2, r2, #6144
 2677 0022 42F40062 		orr	r2, r2, #2048
 2678 0026 0A60     		str	r2, [r1]
 296:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2679              		.loc 1 296 3 view .LVU725
 296:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2680              		.loc 1 296 36 is_stmt 0 view .LVU726
 2681 0028 0222     		movs	r2, #2
 2682 002a 0592     		str	r2, [sp, #20]
 297:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2683              		.loc 1 297 3 is_stmt 1 view .LVU727
 297:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2684              		.loc 1 297 30 is_stmt 0 view .LVU728
 2685 002c 0121     		movs	r1, #1
 2686 002e 0891     		str	r1, [sp, #32]
 298:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2687              		.loc 1 298 3 is_stmt 1 view .LVU729
 298:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2688              		.loc 1 298 41 is_stmt 0 view .LVU730
 2689 0030 1021     		movs	r1, #16
 2690 0032 0991     		str	r1, [sp, #36]
 299:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2691              		.loc 1 299 3 is_stmt 1 view .LVU731
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 110


 299:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2692              		.loc 1 299 34 is_stmt 0 view .LVU732
 2693 0034 0E92     		str	r2, [sp, #56]
 300:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 2694              		.loc 1 300 3 is_stmt 1 view .LVU733
 300:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 2695              		.loc 1 300 35 is_stmt 0 view .LVU734
 2696 0036 0F93     		str	r3, [sp, #60]
 301:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 2697              		.loc 1 301 3 is_stmt 1 view .LVU735
 301:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 2698              		.loc 1 301 32 is_stmt 0 view .LVU736
 2699 0038 4FF40023 		mov	r3, #524288
 2700 003c 1093     		str	r3, [sp, #64]
 302:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2701              		.loc 1 302 3 is_stmt 1 view .LVU737
 302:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2702              		.loc 1 302 32 is_stmt 0 view .LVU738
 2703 003e 4FF40003 		mov	r3, #8388608
 2704 0042 1193     		str	r3, [sp, #68]
 303:Core/Src/main.c ****   {
 2705              		.loc 1 303 3 is_stmt 1 view .LVU739
 303:Core/Src/main.c ****   {
 2706              		.loc 1 303 7 is_stmt 0 view .LVU740
 2707 0044 05A8     		add	r0, sp, #20
 2708 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 2709              	.LVL184:
 303:Core/Src/main.c ****   {
 2710              		.loc 1 303 6 discriminator 1 view .LVU741
 2711 004a 78B9     		cbnz	r0, .L193
 310:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 2712              		.loc 1 310 3 is_stmt 1 view .LVU742
 310:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 2713              		.loc 1 310 31 is_stmt 0 view .LVU743
 2714 004c 0F23     		movs	r3, #15
 2715 004e 0093     		str	r3, [sp]
 311:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2716              		.loc 1 311 3 is_stmt 1 view .LVU744
 311:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2717              		.loc 1 311 34 is_stmt 0 view .LVU745
 2718 0050 0323     		movs	r3, #3
 2719 0052 0193     		str	r3, [sp, #4]
 312:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2720              		.loc 1 312 3 is_stmt 1 view .LVU746
 312:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2721              		.loc 1 312 35 is_stmt 0 view .LVU747
 2722 0054 0023     		movs	r3, #0
 2723 0056 0293     		str	r3, [sp, #8]
 313:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2724              		.loc 1 313 3 is_stmt 1 view .LVU748
 313:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2725              		.loc 1 313 36 is_stmt 0 view .LVU749
 2726 0058 0393     		str	r3, [sp, #12]
 314:Core/Src/main.c **** 
 2727              		.loc 1 314 3 is_stmt 1 view .LVU750
 314:Core/Src/main.c **** 
 2728              		.loc 1 314 36 is_stmt 0 view .LVU751
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 111


 2729 005a 0493     		str	r3, [sp, #16]
 316:Core/Src/main.c ****   {
 2730              		.loc 1 316 3 is_stmt 1 view .LVU752
 316:Core/Src/main.c ****   {
 2731              		.loc 1 316 7 is_stmt 0 view .LVU753
 2732 005c 0121     		movs	r1, #1
 2733 005e 6846     		mov	r0, sp
 2734 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2735              	.LVL185:
 316:Core/Src/main.c ****   {
 2736              		.loc 1 316 6 discriminator 1 view .LVU754
 2737 0064 20B9     		cbnz	r0, .L194
 320:Core/Src/main.c **** 
 2738              		.loc 1 320 1 view .LVU755
 2739 0066 13B0     		add	sp, sp, #76
 2740              	.LCFI55:
 2741              		.cfi_remember_state
 2742              		.cfi_def_cfa_offset 4
 2743              		@ sp needed
 2744 0068 5DF804FB 		ldr	pc, [sp], #4
 2745              	.L193:
 2746              	.LCFI56:
 2747              		.cfi_restore_state
 305:Core/Src/main.c ****   }
 2748              		.loc 1 305 5 is_stmt 1 view .LVU756
 2749 006c FFF7FEFF 		bl	Error_Handler
 2750              	.LVL186:
 2751              	.L194:
 318:Core/Src/main.c ****   }
 2752              		.loc 1 318 5 view .LVU757
 2753 0070 FFF7FEFF 		bl	Error_Handler
 2754              	.LVL187:
 2755              	.L196:
 2756              		.align	2
 2757              	.L195:
 2758 0074 00700040 		.word	1073770496
 2759              		.cfi_endproc
 2760              	.LFE76:
 2762              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 2763              		.align	2
 2764              	.LC5:
 2765 0000 53746172 		.ascii	"Starting\015\000"
 2765      74696E67 
 2765      0D00
 2766 000a 0000     		.align	2
 2767              	.LC6:
 2768 000c 45544154 		.ascii	"ETAT_INITIALISATION\015\000"
 2768      5F494E49 
 2768      5449414C 
 2768      49534154 
 2768      494F4E0D 
 2769 0021 000000   		.align	2
 2770              	.LC7:
 2771 0024 45544154 		.ascii	"ETAT_JEU\015\000"
 2771      5F4A4555 
 2771      0D00
 2772 002e 0000     		.align	2
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 112


 2773              	.LC8:
 2774 0030 45544154 		.ascii	"ETAT_VICTOIRE\015\000"
 2774      5F564943 
 2774      544F4952 
 2774      450D00
 2775 003f 00       		.align	2
 2776              	.LC9:
 2777 0040 45544154 		.ascii	"ETAT_DEFAITE\015\000"
 2777      5F444546 
 2777      41495445 
 2777      0D00
 2778              		.section	.text.main,"ax",%progbits
 2779              		.align	1
 2780              		.global	main
 2781              		.syntax unified
 2782              		.thumb
 2783              		.thumb_func
 2785              	main:
 2786              	.LFB75:
 140:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 2787              		.loc 1 140 1 view -0
 2788              		.cfi_startproc
 2789              		@ Volatile: function does not return.
 2790              		@ args = 0, pretend = 0, frame = 0
 2791              		@ frame_needed = 0, uses_anonymous_args = 0
 2792 0000 08B5     		push	{r3, lr}
 2793              	.LCFI57:
 2794              		.cfi_def_cfa_offset 8
 2795              		.cfi_offset 3, -8
 2796              		.cfi_offset 14, -4
 148:Core/Src/main.c **** 
 2797              		.loc 1 148 3 view .LVU759
 2798 0002 FFF7FEFF 		bl	HAL_Init
 2799              	.LVL188:
 155:Core/Src/main.c **** 
 2800              		.loc 1 155 3 view .LVU760
 2801 0006 FFF7FEFF 		bl	SystemClock_Config
 2802              	.LVL189:
 162:Core/Src/main.c ****   MX_DMA_Init();
 2803              		.loc 1 162 3 view .LVU761
 2804 000a FFF7FEFF 		bl	MX_GPIO_Init
 2805              	.LVL190:
 163:Core/Src/main.c ****   MX_USART2_UART_Init();
 2806              		.loc 1 163 3 view .LVU762
 2807 000e FFF7FEFF 		bl	MX_DMA_Init
 2808              	.LVL191:
 164:Core/Src/main.c ****   MX_ADC_Init();
 2809              		.loc 1 164 3 view .LVU763
 2810 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 2811              	.LVL192:
 165:Core/Src/main.c ****   MX_SPI1_Init();
 2812              		.loc 1 165 3 view .LVU764
 2813 0016 FFF7FEFF 		bl	MX_ADC_Init
 2814              	.LVL193:
 166:Core/Src/main.c ****   MX_TIM10_Init();
 2815              		.loc 1 166 3 view .LVU765
 2816 001a FFF7FEFF 		bl	MX_SPI1_Init
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 113


 2817              	.LVL194:
 167:Core/Src/main.c ****   MX_UART4_Init();
 2818              		.loc 1 167 3 view .LVU766
 2819 001e FFF7FEFF 		bl	MX_TIM10_Init
 2820              	.LVL195:
 168:Core/Src/main.c ****   MX_TIM2_Init();
 2821              		.loc 1 168 3 view .LVU767
 2822 0022 FFF7FEFF 		bl	MX_UART4_Init
 2823              	.LVL196:
 169:Core/Src/main.c ****   MX_TIM9_Init();
 2824              		.loc 1 169 3 view .LVU768
 2825 0026 FFF7FEFF 		bl	MX_TIM2_Init
 2826              	.LVL197:
 170:Core/Src/main.c ****   MX_TIM11_Init();
 2827              		.loc 1 170 3 view .LVU769
 2828 002a FFF7FEFF 		bl	MX_TIM9_Init
 2829              	.LVL198:
 171:Core/Src/main.c ****   MX_TIM3_Init();
 2830              		.loc 1 171 3 view .LVU770
 2831 002e FFF7FEFF 		bl	MX_TIM11_Init
 2832              	.LVL199:
 172:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2833              		.loc 1 172 3 view .LVU771
 2834 0032 FFF7FEFF 		bl	MX_TIM3_Init
 2835              	.LVL200:
 174:Core/Src/main.c **** 
 2836              		.loc 1 174 3 view .LVU772
 2837 0036 4848     		ldr	r0, .L215
 2838 0038 FFF7FEFF 		bl	puts
 2839              	.LVL201:
 176:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 2840              		.loc 1 176 3 view .LVU773
 2841 003c 4748     		ldr	r0, .L215+4
 2842 003e FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2843              	.LVL202:
 177:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 2844              		.loc 1 177 3 view .LVU774
 2845 0042 4748     		ldr	r0, .L215+8
 2846 0044 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2847              	.LVL203:
 178:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 2848              		.loc 1 178 3 view .LVU775
 2849 0048 0021     		movs	r1, #0
 2850 004a 4648     		ldr	r0, .L215+12
 2851 004c FFF7FEFF 		bl	HAL_TIM_PWM_Start
 2852              	.LVL204:
 179:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3); // Timer bipbip
 2853              		.loc 1 179 3 view .LVU776
 2854 0050 0421     		movs	r1, #4
 2855 0052 4548     		ldr	r0, .L215+16
 2856 0054 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 2857              	.LVL205:
 180:Core/Src/main.c **** 
 2858              		.loc 1 180 3 view .LVU777
 2859 0058 4448     		ldr	r0, .L215+20
 2860 005a FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2861              	.LVL206:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 114


 182:Core/Src/main.c ****   /* USER CODE END 2 */
 2862              		.loc 1 182 3 view .LVU778
 2863 005e 0220     		movs	r0, #2
 2864 0060 FFF7FEFF 		bl	play_track
 2865              	.LVL207:
 2866 0064 1BE0     		b	.L199
 2867              	.L204:
 195:Core/Src/main.c ****       if (bombPlanted == true)
 2868              		.loc 1 195 7 view .LVU779
 2869 0066 4248     		ldr	r0, .L215+24
 2870 0068 FFF7FEFF 		bl	puts
 2871              	.LVL208:
 196:Core/Src/main.c ****       {
 2872              		.loc 1 196 7 view .LVU780
 196:Core/Src/main.c ****       {
 2873              		.loc 1 196 23 is_stmt 0 view .LVU781
 2874 006c 414B     		ldr	r3, .L215+28
 2875 006e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 196:Core/Src/main.c ****       {
 2876              		.loc 1 196 10 view .LVU782
 2877 0070 ABB1     		cbz	r3, .L199
 198:Core/Src/main.c ****         HAL_Delay(1500);          // Délai pour jouer le son de la bombe plantée
 2878              		.loc 1 198 9 is_stmt 1 view .LVU783
 2879 0072 0620     		movs	r0, #6
 2880 0074 FFF7FEFF 		bl	play_track
 2881              	.LVL209:
 199:Core/Src/main.c ****         BCD_Init(time_in_second); // Clignotement de l'afficheur et préparation à l'affichage
 2882              		.loc 1 199 9 view .LVU784
 2883 0078 40F2DC50 		movw	r0, #1500
 2884 007c FFF7FEFF 		bl	HAL_Delay
 2885              	.LVL210:
 200:Core/Src/main.c ****         randomButtonSequence();   // Générer une nouvelle séquence si nécessaire
 2886              		.loc 1 200 9 view .LVU785
 2887 0080 3D4B     		ldr	r3, .L215+32
 2888 0082 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 2889 0084 FFF7FEFF 		bl	BCD_Init
 2890              	.LVL211:
 201:Core/Src/main.c ****         bombPlanted = false;
 2891              		.loc 1 201 9 view .LVU786
 2892 0088 FFF7FEFF 		bl	randomButtonSequence
 2893              	.LVL212:
 202:Core/Src/main.c ****         etat = ETAT_JEU;
 2894              		.loc 1 202 9 view .LVU787
 202:Core/Src/main.c ****         etat = ETAT_JEU;
 2895              		.loc 1 202 21 is_stmt 0 view .LVU788
 2896 008c 394B     		ldr	r3, .L215+28
 2897 008e 0022     		movs	r2, #0
 2898 0090 1A70     		strb	r2, [r3]
 203:Core/Src/main.c ****       }
 2899              		.loc 1 203 9 is_stmt 1 view .LVU789
 203:Core/Src/main.c ****       }
 2900              		.loc 1 203 14 is_stmt 0 view .LVU790
 2901 0092 3A4B     		ldr	r3, .L215+36
 2902 0094 0122     		movs	r2, #1
 2903 0096 1A70     		strb	r2, [r3]
 2904 0098 01E0     		b	.L199
 2905              	.L203:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 115


 210:Core/Src/main.c ****       {
 2906              		.loc 1 210 7 is_stmt 1 view .LVU791
 210:Core/Src/main.c ****       {
 2907              		.loc 1 210 10 is_stmt 0 view .LVU792
 2908 009a 012B     		cmp	r3, #1
 2909 009c 0ED0     		beq	.L214
 2910              	.L199:
 188:Core/Src/main.c ****   {
 2911              		.loc 1 188 3 is_stmt 1 view .LVU793
 190:Core/Src/main.c ****     {
 2912              		.loc 1 190 5 view .LVU794
 2913 009e 374B     		ldr	r3, .L215+36
 2914 00a0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2915 00a2 032B     		cmp	r3, #3
 2916 00a4 FBD8     		bhi	.L199
 2917 00a6 01A2     		adr	r2, .L201
 2918 00a8 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2919              		.p2align 2
 2920              	.L201:
 2921 00ac 67000000 		.word	.L204+1
 2922 00b0 9B000000 		.word	.L203+1
 2923 00b4 23010000 		.word	.L202+1
 2924 00b8 41010000 		.word	.L200+1
 2925              		.p2align 1
 2926              	.L214:
 212:Core/Src/main.c ****         if (time_in_second == 0)
 2927              		.loc 1 212 9 view .LVU795
 2928 00bc 3048     		ldr	r0, .L215+40
 2929 00be FFF7FEFF 		bl	puts
 2930              	.LVL213:
 213:Core/Src/main.c ****         {
 2931              		.loc 1 213 9 view .LVU796
 213:Core/Src/main.c ****         {
 2932              		.loc 1 213 28 is_stmt 0 view .LVU797
 2933 00c2 2D4B     		ldr	r3, .L215+32
 2934 00c4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 213:Core/Src/main.c ****         {
 2935              		.loc 1 213 12 view .LVU798
 2936 00c6 13B9     		cbnz	r3, .L206
 215:Core/Src/main.c ****         }
 2937              		.loc 1 215 11 is_stmt 1 view .LVU799
 215:Core/Src/main.c ****         }
 2938              		.loc 1 215 16 is_stmt 0 view .LVU800
 2939 00c8 2C4A     		ldr	r2, .L215+36
 2940 00ca 0321     		movs	r1, #3
 2941 00cc 1170     		strb	r1, [r2]
 2942              	.L206:
 217:Core/Src/main.c ****         {
 2943              		.loc 1 217 9 is_stmt 1 view .LVU801
 217:Core/Src/main.c ****         {
 2944              		.loc 1 217 13 is_stmt 0 view .LVU802
 2945 00ce 2D4A     		ldr	r2, .L215+44
 2946 00d0 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 217:Core/Src/main.c ****         {
 2947              		.loc 1 217 12 view .LVU803
 2948 00d2 2AB1     		cbz	r2, .L207
 217:Core/Src/main.c ****         {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 116


 2949              		.loc 1 217 22 discriminator 1 view .LVU804
 2950 00d4 2C4A     		ldr	r2, .L215+48
 2951 00d6 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2952 00d8 12B1     		cbz	r2, .L207
 219:Core/Src/main.c ****         }
 2953              		.loc 1 219 11 is_stmt 1 view .LVU805
 219:Core/Src/main.c ****         }
 2954              		.loc 1 219 16 is_stmt 0 view .LVU806
 2955 00da 284A     		ldr	r2, .L215+36
 2956 00dc 0221     		movs	r1, #2
 2957 00de 1170     		strb	r1, [r2]
 2958              	.L207:
 222:Core/Src/main.c ****         {
 2959              		.loc 1 222 9 is_stmt 1 view .LVU807
 222:Core/Src/main.c ****         {
 2960              		.loc 1 222 12 is_stmt 0 view .LVU808
 2961 00e0 0F2B     		cmp	r3, #15
 2962 00e2 02D9     		bls	.L208
 224:Core/Src/main.c ****         }
 2963              		.loc 1 224 11 is_stmt 1 view .LVU809
 224:Core/Src/main.c ****         }
 2964              		.loc 1 224 27 is_stmt 0 view .LVU810
 2965 00e4 294A     		ldr	r2, .L215+52
 2966 00e6 C821     		movs	r1, #200
 2967 00e8 1170     		strb	r1, [r2]
 2968              	.L208:
 226:Core/Src/main.c ****         {
 2969              		.loc 1 226 9 is_stmt 1 view .LVU811
 226:Core/Src/main.c ****         {
 2970              		.loc 1 226 12 is_stmt 0 view .LVU812
 2971 00ea 0F2B     		cmp	r3, #15
 2972 00ec 02D8     		bhi	.L209
 228:Core/Src/main.c ****         }
 2973              		.loc 1 228 11 is_stmt 1 view .LVU813
 228:Core/Src/main.c ****         }
 2974              		.loc 1 228 27 is_stmt 0 view .LVU814
 2975 00ee 274A     		ldr	r2, .L215+52
 2976 00f0 6421     		movs	r1, #100
 2977 00f2 1170     		strb	r1, [r2]
 2978              	.L209:
 230:Core/Src/main.c ****         {
 2979              		.loc 1 230 9 is_stmt 1 view .LVU815
 230:Core/Src/main.c ****         {
 2980              		.loc 1 230 12 is_stmt 0 view .LVU816
 2981 00f4 0A2B     		cmp	r3, #10
 2982 00f6 02D8     		bhi	.L210
 232:Core/Src/main.c ****         }
 2983              		.loc 1 232 11 is_stmt 1 view .LVU817
 232:Core/Src/main.c ****         }
 2984              		.loc 1 232 27 is_stmt 0 view .LVU818
 2985 00f8 244A     		ldr	r2, .L215+52
 2986 00fa 3221     		movs	r1, #50
 2987 00fc 1170     		strb	r1, [r2]
 2988              	.L210:
 234:Core/Src/main.c ****         {
 2989              		.loc 1 234 9 is_stmt 1 view .LVU819
 234:Core/Src/main.c ****         {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 117


 2990              		.loc 1 234 12 is_stmt 0 view .LVU820
 2991 00fe 042B     		cmp	r3, #4
 2992 0100 02D8     		bhi	.L211
 236:Core/Src/main.c ****         }
 2993              		.loc 1 236 11 is_stmt 1 view .LVU821
 236:Core/Src/main.c ****         }
 2994              		.loc 1 236 27 is_stmt 0 view .LVU822
 2995 0102 224B     		ldr	r3, .L215+52
 2996 0104 1E22     		movs	r2, #30
 2997 0106 1A70     		strb	r2, [r3]
 2998              	.L211:
 239:Core/Src/main.c ****         {
 2999              		.loc 1 239 9 is_stmt 1 view .LVU823
 239:Core/Src/main.c ****         {
 3000              		.loc 1 239 25 is_stmt 0 view .LVU824
 3001 0108 214B     		ldr	r3, .L215+56
 3002 010a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 3003 010c 1F4B     		ldr	r3, .L215+52
 3004 010e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 239:Core/Src/main.c ****         {
 3005              		.loc 1 239 12 view .LVU825
 3006 0110 9A42     		cmp	r2, r3
 3007 0112 C4D9     		bls	.L199
 241:Core/Src/main.c ****           flag_bipbip = 0;
 3008              		.loc 1 241 11 is_stmt 1 view .LVU826
 3009 0114 0120     		movs	r0, #1
 3010 0116 FFF7FEFF 		bl	play_track
 3011              	.LVL214:
 242:Core/Src/main.c ****         }
 3012              		.loc 1 242 11 view .LVU827
 242:Core/Src/main.c ****         }
 3013              		.loc 1 242 23 is_stmt 0 view .LVU828
 3014 011a 1D4B     		ldr	r3, .L215+56
 3015 011c 0022     		movs	r2, #0
 3016 011e 1A70     		strb	r2, [r3]
 3017 0120 BDE7     		b	.L199
 3018              	.L202:
 250:Core/Src/main.c ****       {
 3019              		.loc 1 250 7 is_stmt 1 view .LVU829
 250:Core/Src/main.c ****       {
 3020              		.loc 1 250 10 is_stmt 0 view .LVU830
 3021 0122 022B     		cmp	r3, #2
 3022 0124 BBD1     		bne	.L199
 252:Core/Src/main.c ****         HAL_TIM_Base_Stop_IT(&htim10);
 3023              		.loc 1 252 9 is_stmt 1 view .LVU831
 3024 0126 1B48     		ldr	r0, .L215+60
 3025 0128 FFF7FEFF 		bl	puts
 3026              	.LVL215:
 253:Core/Src/main.c ****         play_track(BOMB_DEFUSED);
 3027              		.loc 1 253 9 view .LVU832
 3028 012c 0B48     		ldr	r0, .L215+4
 3029 012e FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 3030              	.LVL216:
 254:Core/Src/main.c ****         etat = ETAT_DEFAITE;
 3031              		.loc 1 254 9 view .LVU833
 3032 0132 0320     		movs	r0, #3
 3033 0134 FFF7FEFF 		bl	play_track
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 118


 3034              	.LVL217:
 255:Core/Src/main.c ****       }
 3035              		.loc 1 255 9 view .LVU834
 255:Core/Src/main.c ****       }
 3036              		.loc 1 255 14 is_stmt 0 view .LVU835
 3037 0138 104B     		ldr	r3, .L215+36
 3038 013a 0322     		movs	r2, #3
 3039 013c 1A70     		strb	r2, [r3]
 3040 013e AEE7     		b	.L199
 3041              	.L200:
 262:Core/Src/main.c ****       {
 3042              		.loc 1 262 7 is_stmt 1 view .LVU836
 262:Core/Src/main.c ****       {
 3043              		.loc 1 262 10 is_stmt 0 view .LVU837
 3044 0140 032B     		cmp	r3, #3
 3045 0142 ACD1     		bne	.L199
 264:Core/Src/main.c ****         play_track(BOMB_EXPLODED);
 3046              		.loc 1 264 9 is_stmt 1 view .LVU838
 3047 0144 1448     		ldr	r0, .L215+64
 3048 0146 FFF7FEFF 		bl	puts
 3049              	.LVL218:
 265:Core/Src/main.c ****         etat = ETAT_INITIALISATION;
 3050              		.loc 1 265 9 view .LVU839
 3051 014a 0420     		movs	r0, #4
 3052 014c FFF7FEFF 		bl	play_track
 3053              	.LVL219:
 266:Core/Src/main.c ****       }
 3054              		.loc 1 266 9 view .LVU840
 266:Core/Src/main.c ****       }
 3055              		.loc 1 266 14 is_stmt 0 view .LVU841
 3056 0150 0A4B     		ldr	r3, .L215+36
 3057 0152 0022     		movs	r2, #0
 3058 0154 1A70     		strb	r2, [r3]
 3059 0156 A2E7     		b	.L199
 3060              	.L216:
 3061              		.align	2
 3062              	.L215:
 3063 0158 00000000 		.word	.LC5
 3064 015c 00000000 		.word	htim10
 3065 0160 00000000 		.word	htim2
 3066 0164 00000000 		.word	htim11
 3067 0168 00000000 		.word	htim9
 3068 016c 00000000 		.word	htim3
 3069 0170 0C000000 		.word	.LC6
 3070 0174 00000000 		.word	bombPlanted
 3071 0178 00000000 		.word	time_in_second
 3072 017c 00000000 		.word	etat
 3073 0180 24000000 		.word	.LC7
 3074 0184 00000000 		.word	buttonOk
 3075 0188 00000000 		.word	adcOk
 3076 018c 00000000 		.word	freqence_bipbip
 3077 0190 00000000 		.word	flag_bipbip
 3078 0194 30000000 		.word	.LC8
 3079 0198 40000000 		.word	.LC9
 3080              		.cfi_endproc
 3081              	.LFE75:
 3083              		.global	etat
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 119


 3084              		.section	.bss.etat,"aw",%nobits
 3087              	etat:
 3088 0000 00       		.space	1
 3089              		.global	buttonOk
 3090              		.section	.bss.buttonOk,"aw",%nobits
 3093              	buttonOk:
 3094 0000 00       		.space	1
 3095              		.global	adcOk
 3096              		.section	.bss.adcOk,"aw",%nobits
 3099              	adcOk:
 3100 0000 00       		.space	1
 3101              		.global	buttonCurrentIndex
 3102              		.section	.bss.buttonCurrentIndex,"aw",%nobits
 3105              	buttonCurrentIndex:
 3106 0000 00       		.space	1
 3107              		.global	buttonOrderDefuse
 3108              		.section	.bss.buttonOrderDefuse,"aw",%nobits
 3109              		.align	2
 3112              	buttonOrderDefuse:
 3113 0000 00000000 		.space	4
 3114              		.global	buttonNotAllPushed
 3115              		.section	.data.buttonNotAllPushed,"aw"
 3118              	buttonNotAllPushed:
 3119 0000 01       		.byte	1
 3120              		.global	bombPlanted
 3121              		.section	.bss.bombPlanted,"aw",%nobits
 3124              	bombPlanted:
 3125 0000 00       		.space	1
 3126              		.global	buttonPlantCurrentIndex
 3127              		.section	.bss.buttonPlantCurrentIndex,"aw",%nobits
 3130              	buttonPlantCurrentIndex:
 3131 0000 00       		.space	1
 3132              		.global	buttonOrderPlant
 3133              		.section	.data.buttonOrderPlant,"aw"
 3134              		.align	2
 3137              	buttonOrderPlant:
 3138 0000 01020304 		.ascii	"\001\002\003\004"
 3139              		.global	freqence_bipbip
 3140              		.section	.bss.freqence_bipbip,"aw",%nobits
 3143              	freqence_bipbip:
 3144 0000 00       		.space	1
 3145              		.global	flag_bipbip
 3146              		.section	.bss.flag_bipbip,"aw",%nobits
 3149              	flag_bipbip:
 3150 0000 00       		.space	1
 3151              		.global	time_in_second
 3152              		.section	.data.time_in_second,"aw"
 3155              	time_in_second:
 3156 0000 3C       		.byte	60
 3157              		.global	second
 3158              		.section	.bss.second,"aw",%nobits
 3161              	second:
 3162 0000 00       		.space	1
 3163              		.global	seedInitialized
 3164              		.section	.bss.seedInitialized,"aw",%nobits
 3167              	seedInitialized:
 3168 0000 00       		.space	1
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 120


 3169              		.global	seed
 3170              		.section	.bss.seed,"aw",%nobits
 3171              		.align	2
 3174              	seed:
 3175 0000 00000000 		.space	4
 3176              		.global	buttonElapsed
 3177              		.section	.bss.buttonElapsed,"aw",%nobits
 3178              		.align	2
 3181              	buttonElapsed:
 3182 0000 00000000 		.space	16
 3182      00000000 
 3182      00000000 
 3182      00000000 
 3183              		.global	adcData
 3184              		.section	.bss.adcData,"aw",%nobits
 3185              		.align	2
 3188              	adcData:
 3189 0000 00000000 		.space	4
 3190              		.global	huart2
 3191              		.section	.bss.huart2,"aw",%nobits
 3192              		.align	2
 3195              	huart2:
 3196 0000 00000000 		.space	72
 3196      00000000 
 3196      00000000 
 3196      00000000 
 3196      00000000 
 3197              		.global	huart4
 3198              		.section	.bss.huart4,"aw",%nobits
 3199              		.align	2
 3202              	huart4:
 3203 0000 00000000 		.space	72
 3203      00000000 
 3203      00000000 
 3203      00000000 
 3203      00000000 
 3204              		.global	htim11
 3205              		.section	.bss.htim11,"aw",%nobits
 3206              		.align	2
 3209              	htim11:
 3210 0000 00000000 		.space	64
 3210      00000000 
 3210      00000000 
 3210      00000000 
 3210      00000000 
 3211              		.global	htim10
 3212              		.section	.bss.htim10,"aw",%nobits
 3213              		.align	2
 3216              	htim10:
 3217 0000 00000000 		.space	64
 3217      00000000 
 3217      00000000 
 3217      00000000 
 3217      00000000 
 3218              		.global	htim9
 3219              		.section	.bss.htim9,"aw",%nobits
 3220              		.align	2
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 121


 3223              	htim9:
 3224 0000 00000000 		.space	64
 3224      00000000 
 3224      00000000 
 3224      00000000 
 3224      00000000 
 3225              		.global	htim3
 3226              		.section	.bss.htim3,"aw",%nobits
 3227              		.align	2
 3230              	htim3:
 3231 0000 00000000 		.space	64
 3231      00000000 
 3231      00000000 
 3231      00000000 
 3231      00000000 
 3232              		.global	htim2
 3233              		.section	.bss.htim2,"aw",%nobits
 3234              		.align	2
 3237              	htim2:
 3238 0000 00000000 		.space	64
 3238      00000000 
 3238      00000000 
 3238      00000000 
 3238      00000000 
 3239              		.global	hspi1
 3240              		.section	.bss.hspi1,"aw",%nobits
 3241              		.align	2
 3244              	hspi1:
 3245 0000 00000000 		.space	88
 3245      00000000 
 3245      00000000 
 3245      00000000 
 3245      00000000 
 3246              		.global	hdma_adc
 3247              		.section	.bss.hdma_adc,"aw",%nobits
 3248              		.align	2
 3251              	hdma_adc:
 3252 0000 00000000 		.space	68
 3252      00000000 
 3252      00000000 
 3252      00000000 
 3252      00000000 
 3253              		.global	hadc
 3254              		.section	.bss.hadc,"aw",%nobits
 3255              		.align	2
 3258              	hadc:
 3259 0000 00000000 		.space	84
 3259      00000000 
 3259      00000000 
 3259      00000000 
 3259      00000000 
 3260              		.text
 3261              	.Letext0:
 3262              		.file 4 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h"
 3263              		.file 5 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 3264              		.file 6 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
 3265              		.file 7 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h"
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 122


 3266              		.file 8 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h"
 3267              		.file 9 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h"
 3268              		.file 10 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h"
 3269              		.file 11 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h"
 3270              		.file 12 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc.h"
 3271              		.file 13 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_spi.h"
 3272              		.file 14 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim.h"
 3273              		.file 15 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_uart.h"
 3274              		.file 16 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim_ex.h"
 3275              		.file 17 "Core/Inc/main.h"
 3276              		.file 18 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h"
 3277              		.file 19 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h"
 3278              		.file 20 "<built-in>"
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 123


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:19     .text.ITM_SendChar:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:24     .text.ITM_SendChar:00000000 ITM_SendChar
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:77     .text.MX_GPIO_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:82     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:280    .text.MX_GPIO_Init:000000f0 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:288    .text.MX_DMA_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:293    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:341    .text.MX_DMA_Init:00000030 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:346    .text.__io_putchar:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:352    .text.__io_putchar:00000000 __io_putchar
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:378    .text.randomGLC:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:384    .text.randomGLC:00000000 randomGLC
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:416    .text.randomGLC:00000020 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3174   .bss.seed:00000000 seed
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:424    .text.randomButtonSequence:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:430    .text.randomButtonSequence:00000000 randomButtonSequence
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:538    .text.randomButtonSequence:00000060 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3112   .bss.buttonOrderDefuse:00000000 buttonOrderDefuse
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:545    .text.ledUpdate:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:551    .text.ledUpdate:00000000 ledUpdate
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:609    .text.ledUpdate:0000003c $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:614    .rodata.HAL_ADC_ConvCpltCallback.str1.4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:618    .text.HAL_ADC_ConvCpltCallback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:624    .text.HAL_ADC_ConvCpltCallback:00000000 HAL_ADC_ConvCpltCallback
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:672    .text.HAL_ADC_ConvCpltCallback:00000028 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3188   .bss.adcData:00000000 adcData
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3099   .bss.adcOk:00000000 adcOk
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:679    .text.checkUserInput:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:685    .text.checkUserInput:00000000 checkUserInput
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:752    .text.checkUserInput:00000040 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3105   .bss.buttonCurrentIndex:00000000 buttonCurrentIndex
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3093   .bss.buttonOk:00000000 buttonOk
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:760    .text.checkButtonOrderPlant:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:766    .text.checkButtonOrderPlant:00000000 checkButtonOrderPlant
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:816    .text.checkButtonOrderPlant:00000030 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3130   .bss.buttonPlantCurrentIndex:00000000 buttonPlantCurrentIndex
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3137   .data.buttonOrderPlant:00000000 buttonOrderPlant
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3124   .bss.bombPlanted:00000000 bombPlanted
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:823    .text.BCD_SendCommand:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:829    .text.BCD_SendCommand:00000000 BCD_SendCommand
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:885    .text.BCD_SendCommand:00000038 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3244   .bss.hspi1:00000000 hspi1
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:891    .text.BCD_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:897    .text.BCD_Init:00000000 BCD_Init
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1066   .text.BCD_Init:000000b8 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1072   .text.BCD_updateClock:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1078   .text.BCD_updateClock:00000000 BCD_updateClock
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1217   .text.BCD_updateClock:00000080 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1223   .text.play:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1229   .text.play:00000000 play
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1262   .text.play:00000020 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3202   .bss.huart4:00000000 huart4
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1268   .text.play_track:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1274   .text.play_track:00000000 play_track
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1321   .text.play_track:0000003c $d
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 124


C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1326   .rodata.HAL_GPIO_EXTI_Callback.str1.4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1339   .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1345   .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1560   .text.HAL_GPIO_EXTI_Callback:00000104 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3181   .bss.buttonElapsed:00000000 buttonElapsed
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3087   .bss.etat:00000000 etat
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1570   .text.secondToClockDisplay:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1576   .text.secondToClockDisplay:00000000 secondToClockDisplay
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1590   .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1596   .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1682   .text.HAL_TIM_PeriodElapsedCallback:00000050 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3258   .bss.hadc:00000000 hadc
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3223   .bss.htim9:00000000 htim9
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3209   .bss.htim11:00000000 htim11
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3149   .bss.flag_bipbip:00000000 flag_bipbip
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3155   .data.time_in_second:00000000 time_in_second
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1693   .text.Error_Handler:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1699   .text.Error_Handler:00000000 Error_Handler
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1731   .text.MX_USART2_UART_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1736   .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1791   .text.MX_USART2_UART_Init:0000002c $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3195   .bss.huart2:00000000 huart2
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1797   .text.MX_ADC_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1802   .text.MX_ADC_Init:00000000 MX_ADC_Init
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1937   .text.MX_ADC_Init:0000007c $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1943   .text.MX_SPI1_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:1948   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2017   .text.MX_SPI1_Init:0000003c $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2023   .text.MX_TIM10_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2028   .text.MX_TIM10_Init:00000000 MX_TIM10_Init
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2108   .text.MX_TIM10_Init:0000004c $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3216   .bss.htim10:00000000 htim10
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2114   .text.MX_UART4_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2119   .text.MX_UART4_Init:00000000 MX_UART4_Init
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2174   .text.MX_UART4_Init:0000002c $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2180   .text.MX_TIM2_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2185   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2288   .text.MX_TIM2_Init:00000064 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3237   .bss.htim2:00000000 htim2
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2293   .text.MX_TIM9_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2298   .text.MX_TIM9_Init:00000000 MX_TIM9_Init
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2415   .text.MX_TIM9_Init:0000006c $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2421   .text.MX_TIM11_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2426   .text.MX_TIM11_Init:00000000 MX_TIM11_Init
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2519   .text.MX_TIM11_Init:00000054 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2525   .text.MX_TIM3_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2530   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2633   .text.MX_TIM3_Init:00000064 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3230   .bss.htim3:00000000 htim3
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2639   .text.SystemClock_Config:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2645   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2758   .text.SystemClock_Config:00000074 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2763   .rodata.main.str1.4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2779   .text.main:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2785   .text.main:00000000 main
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2921   .text.main:000000ac $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:2925   .text.main:000000bc $t
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 125


C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3063   .text.main:00000158 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3143   .bss.freqence_bipbip:00000000 freqence_bipbip
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3088   .bss.etat:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3094   .bss.buttonOk:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3100   .bss.adcOk:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3106   .bss.buttonCurrentIndex:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3109   .bss.buttonOrderDefuse:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3118   .data.buttonNotAllPushed:00000000 buttonNotAllPushed
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3125   .bss.bombPlanted:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3131   .bss.buttonPlantCurrentIndex:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3134   .data.buttonOrderPlant:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3144   .bss.freqence_bipbip:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3150   .bss.flag_bipbip:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3161   .bss.second:00000000 second
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3162   .bss.second:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3167   .bss.seedInitialized:00000000 seedInitialized
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3168   .bss.seedInitialized:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3171   .bss.seed:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3178   .bss.buttonElapsed:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3185   .bss.adcData:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3192   .bss.huart2:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3199   .bss.huart4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3206   .bss.htim11:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3213   .bss.htim10:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3220   .bss.htim9:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3227   .bss.htim3:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3234   .bss.htim2:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3241   .bss.hspi1:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3251   .bss.hdma_adc:00000000 hdma_adc
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3248   .bss.hdma_adc:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s:3255   .bss.hadc:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
puts
HAL_SPI_Transmit
HAL_Delay
HAL_UART_Transmit
HAL_GetTick
HAL_ADC_Start_DMA
HAL_UART_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccFOodjt.s 			page 126


HAL_TIM_Base_Start_IT
HAL_TIM_PWM_Start
HAL_TIM_Base_Stop_IT
