@W: MT529 :"c:\users\raul.lora\documents\shiftreg_earendeltest\config_register_latched_dec.v":66:1:66:6|Found inferred clock top|CLK which controls 229 sequential elements including config_register_latched_dec_inst1.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
