#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Jul 19 21:02:02 2020
# Process ID: 6960
# Current directory: C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.runs/synth_1
# Command line: vivado.exe -log timing_mod_test_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source timing_mod_test_top.tcl
# Log file: C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.runs/synth_1/timing_mod_test_top.vds
# Journal file: C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source timing_mod_test_top.tcl -notrace
Command: synth_design -top timing_mod_test_top -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 44412 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 358.129 ; gain = 98.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'timing_mod_test_top' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:62]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'osc_clk' to cell 'IBUFGDS' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:164]
INFO: [Synth 8-3491] module 'ok_controller' declared at 'C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:35' bound to instance 'ok_control' of component 'ok_controller' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:166]
INFO: [Synth 8-638] synthesizing module 'ok_controller' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:60]
INFO: [Synth 8-3491] module 'okHost' declared at 'C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:14' bound to instance 'okHI' of component 'okHost' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:89]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_okHost' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:28]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'hi_clk_bufg' to cell 'IBUFG' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:75]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 9.920000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 54.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm0' to cell 'MMCME2_BASE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:77]
INFO: [Synth 8-113] binding component instance 'mmcm0_bufg' to cell 'BUFG' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:97]
INFO: [Synth 8-113] binding component instance 'mmcm0fb_bufg' to cell 'BUFG' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:98]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (1#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regin0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regvalid' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'tbuf' to cell 'IOBUF' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:119]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regctrlout0' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:124]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'regctrlout1' of component 'FDRE' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:125]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:4942]
INFO: [Synth 8-256] done synthesizing module 'GND' (2#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:4942]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:52070]
INFO: [Synth 8-256] done synthesizing module 'VCC' (3#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:52070]
INFO: [Synth 8-638] synthesizing module 'LUT5' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5' (4#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6' (5#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (5#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3' (6#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT2' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25490]
INFO: [Synth 8-256] done synthesizing module 'LUT2' (7#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25490]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized1' (7#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized0' (7#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized1' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized1' (7#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4' (8#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized0' (8#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized2' (8#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized3' (8#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25456]
INFO: [Synth 8-256] done synthesizing module 'LUT1' (9#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25456]
INFO: [Synth 8-638] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:4100]
INFO: [Synth 8-256] done synthesizing module 'FDSE' (10#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:4100]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (11#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized2' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized2' (11#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25490]
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized0' (11#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25490]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized1' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25490]
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized1' (11#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25490]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized1' (11#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized0' (11#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized3' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized3' (11#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized4' (11#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT1__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25456]
INFO: [Synth 8-256] done synthesizing module 'LUT1__parameterized0' (11#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25456]
INFO: [Synth 8-638] synthesizing module 'FDPE' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3904]
INFO: [Synth 8-256] done synthesizing module 'FDPE' (12#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3904]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FDCE' (13#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-638] synthesizing module 'RAMB18E1' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:48854]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1' (14#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:48854]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (14#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDPE__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3904]
INFO: [Synth 8-256] done synthesizing module 'FDPE__parameterized0' (14#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3904]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized4' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized4' (15#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized5' (15#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized6' (15#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (15#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized2' (15#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized7' (15#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized8' (15#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized9' (15#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized10' (15#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized11' (15#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized5' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized5' (15#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3032]
INFO: [Synth 8-256] done synthesizing module 'DNA_PORT' (18#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3032]
INFO: [Synth 8-638] synthesizing module 'FDCE__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FDCE__parameterized0' (18#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-638] synthesizing module 'FDPE__parameterized1' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3904]
INFO: [Synth 8-256] done synthesizing module 'FDPE__parameterized1' (18#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3904]
INFO: [Synth 8-638] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2' (19#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized12' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized12' (19#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized0' (19#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized13' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized13' (19#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized14' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized14' (19#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized1' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized1' (19#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized2' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized2' (19#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized3' (19#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized15' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized15' (19#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized4' (19#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized16' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized16' (19#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized5' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized5' (19#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized17' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized17' (19#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'RAM128X1S' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:43879]
INFO: [Synth 8-256] done synthesizing module 'RAM128X1S' (20#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:43879]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized6' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized6' (20#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized18' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized18' (20#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized7' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized7' (20#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:44126]
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:44126]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized8' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized8' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized9' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized9' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized10' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized10' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized11' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized11' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized19' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized19' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized20' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized20' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized12' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized12' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized13' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized13' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized21' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized21' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized14' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized14' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized15' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized15' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized16' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized16' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized22' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized22' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized17' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized17' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized18' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized18' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized19' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized19' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized20' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized20' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized23' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized23' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized24' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized24' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized21' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized21' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25687]
INFO: [Synth 8-638] synthesizing module 'RAMB18E1__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:48854]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1__parameterized0' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:48854]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized25' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized25' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized26' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized26' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized27' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized27' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized28' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized28' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized29' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized29' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized30' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized30' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized31' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized31' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized32' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized32' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized33' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized33' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized34' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized34' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized35' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized35' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized36' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized36' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized6' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized6' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized7' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized7' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized37' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized37' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized8' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized8' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized38' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized38' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized9' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized9' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized39' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized39' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized40' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized40' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized41' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized41' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized42' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized42' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized43' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized43' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized44' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized44' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized45' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized45' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized46' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized46' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized47' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized47' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized48' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized48' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized49' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized49' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized50' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized50' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized51' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized51' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized52' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized52' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized53' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized53' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized54' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized54' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized55' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized55' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized56' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized56' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized57' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized57' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized58' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized58' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized59' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized59' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized60' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized60' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized61' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized61' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized62' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized62' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized63' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized63' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized64' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized64' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized65' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized65' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized66' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized66' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized67' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized67' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized68' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized68' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized69' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized69' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized70' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized70' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized71' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized71' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized72' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized72' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized73' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized73' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized74' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized74' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized10' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized10' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized75' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized75' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized11' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized11' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized12' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized12' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized13' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized13' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized76' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized76' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized77' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized77' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized78' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized78' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized79' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized79' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized80' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized80' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized81' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized81' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized82' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized82' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized83' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized83' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized84' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized84' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized85' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized85' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized86' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized86' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized87' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized87' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized88' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized88' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized89' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized89' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized90' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized90' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized91' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized91' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized92' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized92' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized93' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized93' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized94' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized94' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized95' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized95' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized96' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized96' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized97' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized97' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized98' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized98' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized99' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized99' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized100' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized100' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized2' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized2' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized14' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized14' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized101' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized101' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized3' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized3' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized15' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized15' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized102' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized102' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized103' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized103' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized4' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized4' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized5' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized5' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized104' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized104' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized6' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized6' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized105' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized105' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized16' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized16' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized106' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized106' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized107' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized107' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized3' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized3' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized17' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized17' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized7' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized7' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized108' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized108' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized18' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized18' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized8' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized8' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized109' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized109' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized110' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized110' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized4' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized4' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized19' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized19' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized111' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized111' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized9' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized9' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized20' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized20' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized112' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized112' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized113' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized113' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized5' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized5' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized21' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized21' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized114' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized114' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized10' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized10' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized22' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized22' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized23' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized23' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized11' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized11' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized115' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized115' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized116' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized116' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized6' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized6' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized117' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized117' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized24' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized24' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized118' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized118' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized119' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized119' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized7' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized7' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized12' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized12' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized120' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized120' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized25' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized25' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized26' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized26' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized121' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized121' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized13' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized13' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized122' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized122' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized123' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized123' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized124' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized124' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized27' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized27' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized125' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized125' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized28' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized28' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized2' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25490]
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized2' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25490]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized126' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized126' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized14' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized14' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized3' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25490]
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized3' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25490]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized29' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized29' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized8' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized8' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized127' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized127' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized128' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized128' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized129' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized129' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized30' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized30' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized130' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized130' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized131' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized131' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized31' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized31' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized132' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized132' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized4' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25490]
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized4' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25490]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized9' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized9' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized133' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized133' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized32' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized32' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized134' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized134' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized135' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized135' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized136' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized136' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized137' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized137' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized10' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized10' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized15' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized15' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized33' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized33' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized138' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized138' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized139' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized139' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized140' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized140' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized141' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized141' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized16' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized16' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized17' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized17' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized142' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized142' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized18' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized18' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized143' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized143' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized144' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized144' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized145' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized145' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized146' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized146' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized34' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized34' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized35' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized35' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized147' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized147' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized19' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized19' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized148' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized148' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized149' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized149' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized11' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized11' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized150' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized150' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized151' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized151' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized152' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized152' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized12' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized12' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized36' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized36' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized153' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized153' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized154' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized154' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized20' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized20' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized155' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized155' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized156' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized156' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized37' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized37' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized157' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized157' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized158' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized158' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized159' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized159' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized160' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized160' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized161' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized161' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized162' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized162' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized163' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized163' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized164' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized164' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized38' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized38' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized165' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized165' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized39' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized39' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized166' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized166' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized167' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized167' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized168' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized168' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized169' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized169' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized170' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized170' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized171' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized171' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized172' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized172' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized173' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized173' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized174' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized174' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized175' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized175' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized176' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized176' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized177' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized177' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized178' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized178' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized179' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized179' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized180' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized180' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized21' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized21' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized22' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized22' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized181' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized181' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized182' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized182' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized183' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized183' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized23' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized23' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized24' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized24' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized184' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized184' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized40' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized40' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized185' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized185' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized186' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized186' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized187' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized187' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized188' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized188' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized41' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized41' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized189' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized189' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized190' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized190' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized191' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized191' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized25' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized25' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized192' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized192' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized26' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized26' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized193' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized193' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized194' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized194' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized195' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized195' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized196' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized196' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized42' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized42' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized13' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized13' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized197' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized197' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized198' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized198' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized27' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized27' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized199' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized199' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized200' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized200' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized43' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized43' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized44' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized44' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized45' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized45' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized28' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized28' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized46' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized46' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized29' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized29' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized201' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized201' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized202' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized202' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized30' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized30' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized203' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized203' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized31' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized31' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized204' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized204' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized205' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized205' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized32' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized32' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized206' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized206' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized33' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized33' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized207' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized207' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized208' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized208' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized47' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized47' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized209' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized209' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized48' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized48' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized210' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized210' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized211' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized211' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized212' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized212' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized14' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized14' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized213' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized213' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized214' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized214' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized15' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized15' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized34' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized34' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized49' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized49' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized215' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized215' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized216' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized216' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized35' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized35' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized36' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized36' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized217' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized217' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized50' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized50' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized218' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized218' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized219' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized219' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized220' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized220' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized221' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized221' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized222' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized222' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized223' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized223' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized224' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized224' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized225' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized225' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized37' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized37' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized5' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25490]
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized5' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25490]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized38' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized38' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized226' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized226' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized227' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized227' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized228' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized228' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized229' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized229' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized16' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized16' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized51' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized51' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized52' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized52' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized230' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized230' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized231' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized231' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized232' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized232' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized39' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized39' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized233' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized233' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized53' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized53' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized54' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized54' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized55' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized55' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized234' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized234' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized40' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized40' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized235' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized235' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized6' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25490]
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized6' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25490]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized236' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized236' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized56' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized56' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized237' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized237' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized41' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized41' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized238' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized238' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized239' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized239' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized240' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized240' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25666]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized57' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized57' (21#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25616]
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:49520]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (22#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:49520]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_okHost' (25#1) [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:28]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_okWireOR' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:153]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_okWireOR' (27#1) [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/writeregister/hdl/writereg/writereg.srcs/sources_1/imports/XEM7310-A200/okLibrary.vhd:153]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized42' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized42' (27#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25570]
WARNING: [Synth 8-3848] Net mod_bus_outs[7][start] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[7][stop] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[7][pause] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[7][trigger] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[7][ini_addr] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[7][debug_code] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[7][write] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[7][addr_in] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[7][data_in] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[6][start] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[6][stop] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[6][pause] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[6][trigger] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[6][ini_addr] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[6][debug_code] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[6][write] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[6][addr_in] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[6][data_in] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[5][start] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[5][stop] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[5][pause] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[5][trigger] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[5][ini_addr] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[5][debug_code] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[5][write] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[5][addr_in] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[5][data_in] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[4][start] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[4][stop] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[4][pause] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[4][trigger] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[4][ini_addr] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[4][debug_code] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[4][write] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[4][addr_in] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[4][data_in] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[3][start] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[3][stop] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[3][pause] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[3][trigger] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[3][ini_addr] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[3][debug_code] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[3][write] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[3][addr_in] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[3][data_in] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[2][start] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[2][stop] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[2][pause] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[2][trigger] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[2][ini_addr] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[2][debug_code] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[2][write] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[2][addr_in] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[2][data_in] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[1][start] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[1][stop] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[1][pause] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[1][trigger] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[1][ini_addr] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[1][debug_code] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[1][write] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[1][addr_in] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[1][data_in] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[0][pause] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net mod_bus_outs[0][debug_code] in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:47]
WARNING: [Synth 8-3848] Net ep21wire in module/entity ok_controller does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ok_controller' (31#1) [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:60]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'timing_trigger' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_trigger.vhd:52]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_trigger' (32#1) [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_trigger.vhd:52]
INFO: [Synth 8-638] synthesizing module 'timing_module' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_module.vhd:52]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.runs/synth_1/.Xil/Vivado-6960-SrLab/realtime/blk_mem_gen_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'timing_core' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_core.vhd:57]
INFO: [Synth 8-226] default block is never used [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_core.vhd:154]
INFO: [Synth 8-226] default block is never used [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_core.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'timing_core' (33#1) [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_core.vhd:57]
WARNING: [Synth 8-3848] Net mod_bus_out[error] in module/entity timing_module does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_module.vhd:43]
WARNING: [Synth 8-3848] Net mod_bus_out[err_code] in module/entity timing_module does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_module.vhd:43]
WARNING: [Synth 8-3848] Net mod_bus_out[debug_out] in module/entity timing_module does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_module.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'timing_module' (34#1) [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_module.vhd:52]
INFO: [Synth 8-638] synthesizing module 'stf_output' [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/stf_output.vhd:55]
WARNING: [Synth 8-3848] Net stf_out[stf_err_code] in module/entity stf_output does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/stf_output.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'stf_output' (35#1) [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/stf_output.vhd:55]
WARNING: [Synth 8-3848] Net led in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:50]
WARNING: [Synth 8-3848] Net ybusp in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:57]
WARNING: [Synth 8-3848] Net ybusn in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:58]
WARNING: [Synth 8-3848] Net from_mod_buses[7][error] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[7][err_code] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[7][debug_out] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[7][data_out] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[6][error] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[6][err_code] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[6][debug_out] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[6][data_out] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[5][error] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[5][err_code] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[5][debug_out] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[5][data_out] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[4][error] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[4][err_code] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[4][debug_out] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[4][data_out] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[3][error] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[3][err_code] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[3][debug_out] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[3][data_out] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[2][error] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[2][err_code] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[2][debug_out] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[2][data_out] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[1][error] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[1][err_code] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
WARNING: [Synth 8-3848] Net from_mod_buses[1][debug_out] in module/entity timing_mod_test_top does not have driver. [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:146]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'timing_mod_test_top' (36#1) [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_mod_test_top.vhd:62]
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[16] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[15] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[14] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[13] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[12] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[11] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[10] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[9] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[8] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[7] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[6] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[5] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[4] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[3] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[2] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[1] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[16] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[15] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[14] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[13] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[12] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[11] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[10] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[9] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[8] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[7] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[6] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[5] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[4] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[3] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[2] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[1] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[0] driven by constant 1
WARNING: [Synth 8-3331] design stf_output has unconnected port stf_out[stf_err_code][3]
WARNING: [Synth 8-3331] design stf_output has unconnected port stf_out[stf_err_code][2]
WARNING: [Synth 8-3331] design stf_output has unconnected port stf_out[stf_err_code][1]
WARNING: [Synth 8-3331] design stf_output has unconnected port stf_out[stf_err_code][0]
WARNING: [Synth 8-3331] design stf_output has unconnected port stf_in[stf_bus][27]
WARNING: [Synth 8-3331] design stf_output has unconnected port stf_in[stf_bus][26]
WARNING: [Synth 8-3331] design stf_output has unconnected port stf_in[stf_option]
WARNING: [Synth 8-3331] design stf_output has unconnected port stf_in[stf_affine]
WARNING: [Synth 8-3331] design timing_core has unconnected port stf_in[stf_err_code][3]
WARNING: [Synth 8-3331] design timing_core has unconnected port stf_in[stf_err_code][2]
WARNING: [Synth 8-3331] design timing_core has unconnected port stf_in[stf_err_code][1]
WARNING: [Synth 8-3331] design timing_core has unconnected port stf_in[stf_err_code][0]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[error]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[err_code][3]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[err_code][2]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[err_code][1]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[err_code][0]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][31]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][30]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][29]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][28]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][27]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][26]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][25]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][24]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][23]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][22]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][21]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][20]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][19]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][18]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][17]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][16]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][15]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][14]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][13]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][12]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][11]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][10]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][9]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][8]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][7]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][6]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][5]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][4]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][3]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][2]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][1]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_out[debug_out][0]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[debug_code][3]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[debug_code][2]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[debug_code][1]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[debug_code][0]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][31]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][30]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][29]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][28]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][27]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][26]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][25]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][24]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][23]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][22]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][21]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][20]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][19]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][18]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][17]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][16]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][15]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][14]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][13]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][12]
WARNING: [Synth 8-3331] design timing_module has unconnected port mod_bus_in[addr_in][11]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[112]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[111]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[110]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[109]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[108]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[107]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[106]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[105]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[104]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[103]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[102]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[101]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[100]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[99]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[98]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[97]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[96]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[95]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[94]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[93]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[92]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[91]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[90]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[89]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[88]
WARNING: [Synth 8-3331] design okTriggerIn has unconnected port okHE[87]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 421.254 ; gain = 161.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[324] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[323] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[322] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[321] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[320] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[319] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[318] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[317] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[316] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[315] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[314] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[313] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[312] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[311] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[310] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[309] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[308] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[307] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[306] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[305] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[304] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[303] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[302] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[301] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[300] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[299] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[298] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[297] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[296] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[295] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[294] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[293] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[292] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[291] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[290] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[289] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[288] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[287] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[286] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[285] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[284] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[283] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[282] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[281] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[280] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[279] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[278] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[277] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[276] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[275] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[274] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[273] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[272] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[271] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[270] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[269] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[268] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[267] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[266] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[265] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[264] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[263] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[262] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[261] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[260] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[259] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[258] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[257] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[256] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[255] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[254] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[253] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[252] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[251] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[250] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[249] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[248] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[247] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[246] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[245] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[244] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[243] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[242] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[241] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[240] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[239] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[238] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[237] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[236] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[235] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[234] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[233] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[232] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[231] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[230] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[229] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[228] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[227] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[226] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
WARNING: [Synth 8-3295] tying undriven pin okWO:okEHx[225] to constant 0 [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/ok_controller.vhd:110]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 421.254 ; gain = 161.828
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.runs/synth_1/.Xil/Vivado-6960-SrLab/dcp3/blk_mem_gen_0_in_context.xdc] for cell 'mod0/evt_register'
Finished Parsing XDC File [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.runs/synth_1/.Xil/Vivado-6960-SrLab/dcp3/blk_mem_gen_0_in_context.xdc] for cell 'mod0/evt_register'
Parsing XDC File [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/bufwritter/hdl/bufwriter/bufwriter.srcs/constrs_1/imports/XEM7310-VHDL/xem7310.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'okUH[0]' is not supported, ignoring it [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/bufwritter/hdl/bufwriter/bufwriter.srcs/constrs_1/imports/XEM7310-VHDL/xem7310.xdc:72]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'okUH[0]' is not supported, ignoring it [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/bufwritter/hdl/bufwriter/bufwriter.srcs/constrs_1/imports/XEM7310-VHDL/xem7310.xdc:73]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/bufwritter/hdl/bufwriter/bufwriter.srcs/constrs_1/imports/XEM7310-VHDL/xem7310.xdc:97]
Finished Parsing XDC File [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/bufwritter/hdl/bufwriter/bufwriter.srcs/constrs_1/imports/XEM7310-VHDL/xem7310.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/bufwritter/hdl/bufwriter/bufwriter.srcs/constrs_1/imports/XEM7310-VHDL/xem7310.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/timing_mod_test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/timing_mod_test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  IBUFG => IBUF: 1 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 773.012 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mod0/evt_register' at clock pin 'clka' is different from the actual clock period '9.920', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 773.012 ; gain = 513.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 773.012 ; gain = 513.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mod0/evt_register. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 773.012 ; gain = 513.586
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'play_state_reg' in module 'timing_core'
INFO: [Synth 8-5544] ROM "load_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "evt_value" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stf_out[stf_play]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stf_out[stf_option]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stf_out[stf_affine]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "play_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element delay_reg was removed.  [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_core.vhd:251]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    play |                              001 |                              001
               setaffine |                              010 |                              111
                  option |                              011 |                              110
                   count |                              100 |                              010
                   abort |                              101 |                              100
                    jump |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'play_state_reg' using encoding 'sequential' in module 'timing_core'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 773.012 ; gain = 513.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element mod0/core/stf_out_reg[stf_option] was removed.  [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_core.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element mod0/core/stf_out_reg[stf_affine] was removed.  [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_core.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element mod0/core/delay_reg was removed.  [C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.srcs/sources_1/new/timing_core.vhd:251]
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[16] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[15] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[14] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[13] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[12] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[11] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[10] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[9] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[8] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[7] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[6] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[5] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[4] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[3] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[2] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusp[1] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[16] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[15] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[14] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[13] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[12] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[11] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[10] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[9] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[8] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[7] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[6] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[5] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[4] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[3] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[2] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[1] driven by constant 1
WARNING: [Synth 8-3917] design timing_mod_test_top has port xbusn[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/ep21 /\wirehold_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mod0/core/resume_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'mod0/core/error_reg_reg' (FDC) to 'mod0/core/paused_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mod0/core/paused_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ok_control/okHI/core0 /core0/l317e0a6720f17cacca076a392154f6ab_reg)
WARNING: [Synth 8-3332] Sequential element (l008c72ad3b3ec61be52cde84a395c4fa_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (l317e0a6720f17cacca076a392154f6ab_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (la85eaf42c58af45585f858cdefb86492_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[10]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[16]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[17]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[18]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[19]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[20]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[21]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[22]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[23]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[24]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[25]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[26]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[27]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[28]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[29]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[2]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[30]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[31]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[3]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[4]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[5]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[6]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[7]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lab8c81cec3709c0416d0acf79f37f087_reg[9]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[16]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[17]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[18]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[19]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[20]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[21]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[22]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[23]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[24]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[25]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[26]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[27]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[28]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[29]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[30]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[31]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ok_control/okHI/regctrlout1) is unused and will be removed from module timing_mod_test_top.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[10]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[11]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[12]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[13]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[14]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[15]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[16]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[17]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[18]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[19]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[1]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[20]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[21]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[22]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[23]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[24]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[25]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[26]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[27]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[28]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[29]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[2]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[30]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[31]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[3]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[4]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[5]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[6]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[7]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[8]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[9]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[10]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[11]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[12]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[13]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[14]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[15]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[16]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[17]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[18]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[19]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[1]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[20]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[21]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[22]) is unused and will be removed from module okWireIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[23]) is unused and will be removed from module okWireIn.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 773.012 ; gain = 513.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 773.012 ; gain = 513.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 773.012 ; gain = 513.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 773.012 ; gain = 513.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 773.012 ; gain = 513.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 773.012 ; gain = 513.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 773.012 ; gain = 513.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 773.012 ; gain = 513.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 773.012 ; gain = 513.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 773.012 ; gain = 513.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_0_bbox_0 |     1|
|2     |BUFG                 |     3|
|3     |CARRY4               |    57|
|4     |DNA_PORT             |     1|
|5     |LUT1                 |    59|
|6     |LUT2                 |   103|
|7     |LUT3                 |    81|
|8     |LUT4                 |   204|
|9     |LUT5                 |   109|
|10    |LUT6                 |   471|
|11    |LUT6_2               |    50|
|12    |MMCME2_BASE          |     1|
|13    |RAM128X1S            |     8|
|14    |RAM32M               |     4|
|15    |RAMB18E1             |     1|
|16    |RAMB18E1_1           |     1|
|17    |RAMB36E1             |     1|
|18    |FDCE                 |   402|
|19    |FDPE                 |    37|
|20    |FDRE                 |   583|
|21    |FDSE                 |     5|
|22    |IBUF                 |     5|
|23    |IBUFG                |     1|
|24    |IBUFGDS              |     1|
|25    |IOBUF                |    33|
|26    |OBUF                 |    62|
|27    |OBUFT                |    68|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 773.012 ; gain = 513.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1204 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 773.012 ; gain = 161.828
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 773.012 ; gain = 513.586
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  IBUFG => IBUF: 1 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
1048 Infos, 473 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 774.676 ; gain = 523.582
INFO: [Common 17-1381] The checkpoint 'C:/Users/SrLab/Documents/code/dev/sti-devices/devices/XEM7310/coretest/hdl/timingcore/timingcore.runs/synth_1/timing_mod_test_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file timing_mod_test_top_utilization_synth.rpt -pb timing_mod_test_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 774.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jul 19 21:02:43 2020...
