Correect version of the 4-bit adder described in VHDL.
