<!DOCTYPE HTML>
<html>
	<head>
		<title>IP-CAL: [2021-Spring] Digital Logic Design</title>
		<meta charset="utf-8" />
		<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no" />
		<link rel="stylesheet" href="../../assets/css/main.css" />
	</head>
	<body>
		<div id="page-wrapper">
			<!-- Header -->
				<div id="header-wrapper">
					<div class="container">
						<div class="row">
							<div class="col-12">
								<header id="header">
									<h1><a id="logo">[Syllabus] Digital Logic Design (2021-Spring)</a></h1>
								</header>
							</div>
						</div>
					</div>
				</div>

			<!-- Main -->
				<div id="main">
					<div class="container">
						<div class="row main-row">
							<div class="col-12">

								<section>
									<h2> [2021 Spring] Digital Logic Design </h2>
									<hr>
									<h2>Course Information</h2>
									<table class="course" >
										<tr>
											<th>Course</th>
											<td>Digital Logic Design</td>
											<th>Department</th>
											<td>Computer Science and Engineering</td>
										</tr>
										<tr>
											<th>Office Hours</th>
											<td>Wed. 14:00 ~ 17:00</td>
											<th>Course No. and Class</th>
											<td>36500-01</td>
										</tr>
										<tr>
											<th>Hours</th>
											<td>3.0 </td>
											<th>Academic Credit</th>
											<td>3.0 </td>
										</tr>
										<tr>
											<th>Professor</th>
											<td>Yoon, Myung Kuk </td>
											<th>Office</th>
											<td>Jinseonmi-Gwan, 213</td>
										</tr>
										<tr>
											<th>Telephone</th>
											<td>(82)-2-3277-3819 </td>
											<th>E-Mail</th>
											<td>myungkuk.yoon at ewha.ac.kr</td>
										</tr>
										<tr>
											<th>Value of Competence</th>
											<td> </td>
											<th>Keyword</th>
											<td></td>
										</tr>
										<tr>
											<th>Class Time</th>
											<td>(TUE) 17:00 ~ 18:15</br>
											(FRI) 15:30 ~ 16:45</td>
											<th></th> 
											<td></td>
										</tr>
									</table>
									<hr>
									<h2>Course Description</h2>
									<p>Digital (or Boolean) Logic is a system of rules that allow us to make complicated decisions based on simple YES/NO (1/0) questions. In this class, students will learn what digital logics are and how digital logics work.
									</p>
									<hr>
									<h2>Prerequisites</h2>
									<p>NONE</p>
									<hr>
									<h2>Course Format</h2>
									<table class="course">
									<tr>
										<th>Lecture</th>
										<th>Discussion/Presentation</th>
										<th>Experiment/Practicum</th>
										<th>Field Study</th>
										<th>Other</th>
									</tr>
									<tr>
										<td>100%</td>
										<td>0%</td>
										<td>0%</td>
										<td>0%</td>
										<td>0%</td>
									</tr>
									</table>
									<hr>
									<h2>Course Objectives</h2>
									<p>In this class, students will be introduced to:</p>
									<ol>
										<li>An overview of integrated circuit technology</li>
										<li>Logic functions and circuits</li>
										<li>Boolean algebra for dealing with logic functions</li>
										<li>Logic gates</li>
										<li>Analysis of circuits</li>
										<li>How transistors operate</li>
										<li>Graphical representation of logic functions in the form of Karnaugh maps</li>
										<li>Representation of numbers in computers</li>
										<li>Circuits used to perform arithmetic operations</li>
										<li>Commonly used combinational sub-circuits</li>
										<li>Multiplexers, Flip-flops, Registers, Shift registers, and so on</li>
										<li>Sequential behavior of digital circuits</li>
										<li>Hardware description languages: VHDL and Verilog</li>
										<li>More if time permits</li>
									</ol>
									<hr>
									<h2>Evaluation System</h2>
									<p>
										Relative + Absolute Evaluation
									<table class="course" >
										<tr>
											<th>Midterm Exam</th>
											<th>Final Exam</th>
											<th>Quizzes</th>
											<th>Presentations</th>
											<th>Projects</th>
											<th>Assignment</th>
											<th>Participation</th>
											<th>Other</th>
										</tr>
										<tr>
											<td>30%</td>
											<td>50%</td>
											<td>10%</td>
											<td>0%</td>
											<td>0%</td>
											<td>10%</td>
											<td>0%</td>
											<td>0%</td>
										</tr>
									</table>
									</p>
									<p>
										*Evaluation of group projects may include peer evaluations.</br></br>
										Explain of evaluation system
										<ol>
											<li>About 35% of students: A</li>
											<li>About 45% of students: B</li>
											<li>About 20% of students: C and below</li>
										</ol>
									</p>
									<hr>
									<h2>Required Materials</h2>
										<p>You do NOT need to buy all the books below. You just need one of the book!</p>
										<ul class="big-image-list">
											<li>
												<img src="fund_vhdl_north.jpeg" class="left" />
												<h3>Fundamentals of Digital Logic with VHDL Design</h3>
												<p>Stephen Brown and Zvonko Vranesic
												</br>Edition: Third (3E)
												</br>ISBN-13: 978-0073529530
												</br>ISBN-10: 0073529532</p>
											</li>
											<li>
												<img src="fund_vhdl_int.jpeg" class="left" />
												<h3>Fundamentals of Digital Logic with VHDL Design</h3>
												<p>Stephen Brown and Zvonko Vranesic
												</br>Edition: Third (3E) + International
												</br>ISBN-13: 978-0071268806</p>
											</li>
											<li>
												<img src="fund_verilog_north.jpeg" class="left" />
												<h3>Fundamentals of Digital Logic with Verilog Design</h3>
												<p>Stephen Brown and Zvonko Vranesic
												</br>Edition: Third (3E)
												</br>ISBN-13: 978-0073380544
												</br>ISBN-10: 0073380547</p>
											</li>
											<li>
												<img src="fund_verilog_int.jpeg" class="left" />
												<h3>Fundamentals of Digital Logic with Verilog Design</h3>
												<p>Stephen Brown and Zvonko Vranesic
												</br>Edition: Third (3E) + International
												</br>ISBN-13: 978-1259072031</p>
											</li>
										</ul>
									<hr>
									<h2>Supplementary Materials</h2>
									<p>NONE</p>
									<hr>
									<h2>Optional Additional Readings</h2>
									<p>NONE</p>
									<hr>
									<h2>Course Contents</h2>
									<table class="course">
										<tr>
											<th>Week</th>
											<th>Date</th>
											<th>Topics & Materials</th>
											<th>Assignement & Quiz</th>
										</tr>
										<tr>
											<th rowspan="2">Week #01</th>
											<td>2021-03-02 (TUE)</td>
											<td rowspan="2">CH #01: Introduction of Digital Logic Design</td>
											<td></td>
										</tr>
										<tr>
											<td>2021-03-05 (FRI)</td>
											<td></td>
										</tr>
										<tr>
											<th rowspan="2">Week #02</th> 
											<td>2021-03-09 (TUE)</td> 
											<td rowspan="3">CH #02: Introduction to Logic Circuits</td>
											<td></td>
										<tr>
											<td>2021-03-12 (FRI)</td>
											<td></td>
										</tr>
										<tr>
											<th rowspan="2">Week #03</th>
											<td>2021-03-16 (TUE)</td>
											<td></td>
										</tr>
										<tr>
											<td>2021-03-19 (FRI)</td>
											<td rowspan="3">CH #03: Implementation Technology</td>
											<td></td>
										</tr>
										<tr>
											<th rowspan="2">Week #04</th>
											<td>2021-03-23 (TUE)</td>
											<td></td>
										</tr>
										<tr>
											<td>2021-03-26(FRI)</td>
											<td style="background-color:#ffc52f;">Quiz #01</td>
										</tr>
										<tr>
											<th rowspan="2">Week #05</th>
											<td>2021-03-30 (TUE)</td>
											<td rowspan="4">CH #04: Optimized Implementation of Logic Functions</td>
											<td></td>
										</tr>
										<tr>
														<td>2021-04-02 (FRI)</td>
														<td></td>
										</tr>
										<tr>
											<th rowspan="2">Week #06</th>
											<td>2021-04-06 (TUE)</td>
											<td></td>
										</tr>
										<tr>
														<td>2021-04-09 (FRI)</td>
														<td></td>
										</tr>
										<tr>
											<th rowspan="2">Week #07</th>
											<td>2021-04-13 (TUE)</td>
											<td rowspan="2">CH #05:Number Representation and Arithmetic Circuits</td>
											<td style="background-color:#ffc52f;">Quiz #02</td>
										</tr>
										<tr>
											<td>2021-04-16 (FRI)</td>
											<td></td>
										</tr>
										<tr>
											<th rowspan="2">Week #08</th>
											<td>2021-04-20 (TUE)</td>
											<td style="background-color:#ffc52f;">MIDTERM EXAM</td>
											<td></td>
										</tr>
										<tr>
											<td>2021-04-23 (FRI)</td>
											<td rowspan="2">CH #05:Number Representation and Arithmetic Circuits</td>
											<td></td>
										</tr>
										<tr>
											<th rowspan="2">Week #09</th>
											<td>2021-04-27 (TUE)</td>
											<td></td>
										</tr>
										<tr>
											<td>2021-04-30 (FRI)</td>
											<td rowspan="4">CH #06: Combinational-Circuit Building Blocks</td>
											<td></td>
										</tr>
										<tr>
											<th rowspan="2">Week #10</th>
											<td>2021-05-04 (TUE)</td>
											<td></td>
										</tr>
										<tr>
											<td>2021-05-07 (FRI)</td>
											<td></td>
										</tr>
										<tr>
											<th rowspan="2">Week #11</th>
											<td>2021-05-11 (TUE)</td>
											<td style="background-color:#ffc52f;">Quiz #03</td>
										</tr>
										<tr>
											<td>2021-05-14 (FRI)</td>
											<td rowspan="4">CH #07:Flip-Flops, Registers, Counters, and a Simple Processor</td>
											<td></td>
										</tr>
										<tr>
											<th rowspan="2">Week #12</th>
											<td>2021-05-18 (TUE)</td>
											<td></td>
										</tr>
										<tr>
											<td>2021-05-21 (FRI)</td>
											<td></td>
										</tr>
										<tr>
											<th rowspan="2">Week #13</th>
											<td>2021-05-25 (TUE)</td>
											<td></td>
										</tr>
										<tr>
											<td>2021-05-28 (FRI)</td>
											<td style="background-color:#ffc52f;">NO CLASS</td>
											<td></td>
										</tr>
										<tr>
											<th rowspan="2">Week #14</th>
											<td>2021-06-01 (TUE)</td>
											<td>CH #07:Flip-Flops, Registers, Counters, and a Simple Processor</td>
											<td></td>
										</tr>
										<tr>
											<td>2021-06-04 (FRI)</td>
											<td rowspan="4">CH #08:Synchronous Sequential Circuits</td>
											<td style="background-color:#ffc52f;">Quiz #04</td>
										</tr>
										<tr>
											<th rowspan="2">Week #15</th>
											<td>2021-06-08 (TUE)</td>
											<td></td>
										</tr>
										<tr>
											<td>2021-06-11 (FRI)</td>
											<td></td>
										</tr>
										<tr>
											<th rowspan="2">Week #16</th>
											<td>2021-06-15 (TUE)</td>
											<td></td>
										</tr>
										<tr>
											<td>2021-06-18 (FRI)</td>
											<td style="background-color:#ffc52f;">FINAL EXAM</td>
											<td></td>
										</tr>



									</table>

									<p></p>
									<hr>
									<h2>Course Policies</h2>
									<p>*For laboratory courses, all students are required to complete lab safety training.</p>
									<hr>
									<h2>Special Accommodations</h2>
									<p>*According to the University regulation #57, students with disabilities can request special accommodation related to attendance, lectures, assignments, and/or tests by contacting the course professor at the beginning of semester. Based on the nature of the students’ requests, students can receive support for such accommodations from the course professor and/or from the Support Center for Students with Disabilities (SCSD).</p>
									<hr>
									<h2>Extra Information</h2>
									<p>The contents of this syllabus are not final—they may be updated.</p>	
								</section>
							</div>
						</div>
					</div>
				</div>

			<!-- Footer -->
				<div id="footer-wrapper">
					<div class="container">
						<div class="row">
							<div class="col-12">
								<div id="copyright">
									&copy; IP-CAL. All rights reserved. | Design: <a href="http://html5up.net">HTML5 UP</a>
								</div>

							</div>
						</div>
					</div>
				</div>

		</div>

		<!-- Scripts -->
			<script src="../../assets/js/jquery.min.js"></script>
			<script src="../../assets/js/browser.min.js"></script>
			<script src="../../assets/js/breakpoints.min.js"></script>
			<script src="../../assets/js/util.js"></script>
			<script src="../../assets/js/main.js"></script>
	</body>
</html>
