; Load some operations into mem with test bench
    IR ADR1 ADR2 OP M1 M2 mem1 mem2 mem3 mem_addr ALU1 ALU2 ALU buss PC uCount uPC  uPC_addr
00  0   00  00   1  00 00  00   00   00    000     00   0   000 110  00   0    0000 00000000 ; IN -> buss, buss -> OP, PC -> mem_addr
01  0   00  00   1  00 00  10   00   00    000     00   0   000 110  10   0    0000 00000000 ; OP -> mem, PC++, IN -> buss, buss -> OP
02  0   00  00   0  00 00  00   00   00    000     00   0   000 000  00   0    0000 00000000 ; PC -> mem_addr
03  0   00  00   1  00 00  10   00   00    000     00   0   000 110  10   0    0000 00000000 ; OP -> mem, PC++, IN -> buss, buss -> OP
04  0   00  00   0  00 00  00   00   00    000     00   0   000 000  00   0    0000 00000000 ; PC -> mem_addr
05  0   00  00   0  00 00  10   00   00    000     00   0   000 000  00   0    0000 00000000 ; OP -> mem

; Reset
06  0   00  00   0  00 00  00   00   00    000     00   0   000 000  11   0    0000 00000000 ; PC = 0

; Start examin instr
07  0   00  00   0  00 00  00   00   00    000     00   0   000 000  00   0    0000 00000000 ; PC -> mem_addr
08  0   00  00   0  00 00  01   00   00    000     00   0   000 000  10   0    0000 00000000 ; mem -> OP, PC++
09  0   00  00   0  00 00  00   00   00    000     00   0   000 000  00   0    0000 00000000 ; PC -> mem_addr
0a  0   00  00   0  00 00  01   00   00    000     00   0   000 000  10   0    0000 00000000 ; mem -> OP, PC++
0b  0   00  00   0  00 00  00   00   00    000     00   0   000 000  00   0    0000 00000000 ; PC -> mem_addr
0c  0   00  00   0  00 00  01   00   00    000     00   0   000 000  00   0    0000 00000000 ; mem -> OP

