# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do led_test_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/letou/OneDrive/Bureau/Ulg/Master 1/Q2/Digit/Projet/led_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:41 on Apr 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/letou/OneDrive/Bureau/Ulg/Master 1/Q2/Digit/Projet/led_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity led_test
# -- Compiling architecture Behavioral of led_test
# End time: 13:55:41 on Apr 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.led_test
# vsim work.led_test 
# Start time: 13:57:06 on Apr 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.led_test(behavioral)
add wave -position end  sim:/led_test/CLK
add wave -position end  sim:/led_test/LED_matrix
add wave -position end  sim:/led_test/ground_matrix
add wave -position end  sim:/led_test/BTN_up
add wave -position end  sim:/led_test/BTN_down
add wave -position end  sim:/led_test/vdd
add wave -position end  sim:/led_test/ligne_counter
add wave -position end  sim:/led_test/prev_BTN_up_state
add wave -position end  sim:/led_test/prev_BTN_down_state
add wave -position end  sim:/led_test/player
add wave -position end  sim:/led_test/player_pos
force -freeze sim:/led_test/CLK 1 0, 0 {50000000000 ps} -r 1sec
run
# ** Fatal: (vsim-3421) Value 8 is out of range 0 to 7.
#    Time: 8 sec  Iteration: 0  Process: /led_test/line__24 File: C:/Users/letou/OneDrive/Bureau/Ulg/Master 1/Q2/Digit/Projet/led_test.vhd
# Fatal error in Process line__24 at C:/Users/letou/OneDrive/Bureau/Ulg/Master 1/Q2/Digit/Projet/led_test.vhd line 77
# 
# HDL call sequence:
# Stopped at C:/Users/letou/OneDrive/Bureau/Ulg/Master 1/Q2/Digit/Projet/led_test.vhd 77 Process line__24
# 
