# *************************************************************************
#
# Copyright 2020 Xilinx, Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
# *************************************************************************
set_operating_conditions -design_power_budget 63

set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property BITSTREAM.CONFIG.CONFIGFALLBACK Enable [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 63.8 [current_design]
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN disable [current_design]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN Pullup [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR Yes [current_design]
















create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list qdma_subsystem_inst/qdma_wrapper_inst/qdma_inst/inst/pcie4c_ip_i/inst/qdma_no_sriov_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[47]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[48]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[49]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[50]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[51]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[52]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[53]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[54]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[55]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[56]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[57]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[58]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[59]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[60]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[61]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[62]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_output_data[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 64 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[47]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[48]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[49]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[50]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[51]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[52]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[53]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[54]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[55]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[56]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[57]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[58]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[59]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[60]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[61]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[62]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Xi_output_data[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 64 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[47]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[48]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[49]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[50]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[51]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[52]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[53]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[54]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[55]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[56]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[57]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[58]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[59]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[60]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[61]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[62]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_INV_Yi_input_data[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 64 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[47]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[48]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[49]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[50]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[51]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[52]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[53]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[54]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[55]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[56]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[57]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[58]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[59]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[60]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[61]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[62]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Xi_output_data[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 64 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[47]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[48]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[49]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[50]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[51]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[52]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[53]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[54]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[55]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[56]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[57]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[58]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[59]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[60]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[61]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[62]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_INV_Yi_input_data[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 64 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[47]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[48]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[49]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[50]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[51]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[52]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[53]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[54]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[55]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[56]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[57]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[58]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[59]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[60]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[61]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[62]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_output_data[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/nowtime[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_Reader_inst/Xi_Cnt[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 3 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Yi_Fifo_ready[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Yi_Fifo_ready[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Yi_Fifo_ready[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Wb_ROW_Num[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 64 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[47]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[48]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[49]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[50]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[51]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[52]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[53]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[54]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[55]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[56]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[57]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[58]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[59]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[60]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[61]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[62]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_INV_Yi_input_data[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 64 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[47]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[48]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[49]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[50]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[51]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[52]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[53]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[54]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[55]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[56]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[57]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[58]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[59]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[60]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[61]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[62]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_output_data[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 64 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[47]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[48]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[49]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[50]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[51]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[52]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[53]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[54]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[55]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[56]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[57]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[58]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[59]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[60]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[61]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[62]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Xi_output_data[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 48 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_araddr[47]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 48 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_araddr[47]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 64 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[47]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[48]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[49]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[50]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[51]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[52]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[53]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[54]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[55]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[56]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[57]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[58]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[59]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[60]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[61]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[62]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_output_data[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 64 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[47]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[48]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[49]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[50]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[51]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[52]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[53]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[54]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[55]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[56]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[57]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[58]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[59]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[60]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[61]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[62]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_INV_Yi_input_data[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 64 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[47]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[48]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[49]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[50]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[51]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[52]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[53]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[54]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[55]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[56]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[57]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[58]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[59]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[60]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[61]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[62]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Xi_output_data[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 4 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Read_NNZ_State[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Read_NNZ_State[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Read_NNZ_State[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Read_NNZ_State[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_Reader_inst/Xi_Cnt[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 32 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/nowtime[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 32 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 32 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/nowtime[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 48 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[47]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 32 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_Reader_inst/Xi_Cnt[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 48 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_araddr[47]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 32 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/nowtime[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 48 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[1]__0[47]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 48 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[2]__0[47]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 48 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[3]__0[47]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 48 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/write_addr_demux[0]__0[47]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 32 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_Reader_inst/Xi_Cnt[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/vector_dot_inst/clr_ctrl/disable_all}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/vector_dot_inst/clr_ctrl/disable_all}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/vector_dot_inst/clr_ctrl/disable_all}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/vector_dot_inst/clr_ctrl/disable_all}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_arvalid}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel1_m_axi_colIndex_rlast}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_arvalid}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Kernel2_m_axi_colIndex_rlast}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_arready}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_arvalid}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rlast}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rready}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rvalid}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_arready}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_arvalid}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_rready}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Val_rvalid}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Yi_awready}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Yi_awvalid}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Yi_bvalid}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Yi_wready}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_Yi_wvalid}]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 16 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_input_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_input_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_input_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_input_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_input_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_input_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_input_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_input_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_input_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_input_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_input_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_input_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_input_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_input_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_input_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Radix_Converter_Val_input_data[15]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 64 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[47]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[48]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[49]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[50]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[51]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[52]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[53]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[54]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[55]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[56]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[57]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[58]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[59]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[60]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[61]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[62]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_4/Xi_data[63]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 64 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[47]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[48]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[49]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[50]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[51]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[52]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[53]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[54]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[55]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[56]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[57]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[58]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[59]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[60]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[61]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[62]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Xi_data[63]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 64 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[47]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[48]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[49]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[50]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[51]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[52]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[53]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[54]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[55]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[56]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[57]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[58]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[59]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[60]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[61]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[62]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_1/Radix_Converter_Val_input_data[63]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property port_width 32 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Radix_Converter_Val_input_data[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property port_width 64 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[47]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[48]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[49]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[50]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[51]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[52]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[53]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[54]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[55]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[56]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[57]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[58]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[59]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[60]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[61]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[62]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Xi_data[63]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
set_property port_width 16 [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_input_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_input_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_input_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_input_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_input_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_input_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_input_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_input_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_input_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_input_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_input_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_input_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_input_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_input_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_input_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_3/Radix_Converter_Val_input_data[15]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
set_property port_width 64 [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[47]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[48]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[49]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[50]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[51]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[52]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[53]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[54]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[55]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[56]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[57]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[58]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[59]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[60]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[61]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[62]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/Row_Kernel_2/Xi_data[63]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets axil_aclk]
