// Seed: 2025349566
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [1 'b0 : 1] id_26;
  ;
  assign id_14 = id_15;
  wire id_27;
  tri1 id_28 = 1;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input wand id_4,
    output tri1 id_5,
    input tri id_6,
    input tri id_7,
    input tri0 id_8,
    input wire id_9,
    input wire id_10,
    input supply0 id_11,
    output wand id_12,
    input tri1 id_13,
    input tri0 id_14,
    output uwire id_15,
    input wand id_16,
    input wand id_17,
    output wire id_18,
    input wand id_19,
    input wand id_20,
    output tri1 id_21,
    input supply1 id_22,
    input supply0 id_23,
    output supply0 id_24
    , id_26, id_27
);
  assign id_27 = id_3 != -1;
  module_0 modCall_1 (
      id_26,
      id_27,
      id_26,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26,
      id_26,
      id_27,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26,
      id_27,
      id_26,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26
  );
endmodule
