# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab6_1_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_WR_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:25 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_WR_FIFO.v 
# -- Compiling module Sdram_WR_FIFO
# 
# Top level modules:
# 	Sdram_WR_FIFO
# End time: 20:59:26 on Apr 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_RD_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:26 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_RD_FIFO.v 
# -- Compiling module Sdram_RD_FIFO
# 
# Top level modules:
# 	Sdram_RD_FIFO
# End time: 20:59:26 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/sdram_pll0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:26 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/sdram_pll0.v 
# -- Compiling module sdram_pll0
# 
# Top level modules:
# 	sdram_pll0
# End time: 20:59:26 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/pll_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:26 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/pll_test.v 
# -- Compiling module pll_test
# 
# Top level modules:
# 	pll_test
# End time: 20:59:26 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/db {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/db/sdram_pll0_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:26 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/db" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/db/sdram_pll0_altpll.v 
# -- Compiling module sdram_pll0_altpll
# 
# Top level modules:
# 	sdram_pll0_altpll
# End time: 20:59:26 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_Control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:26 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_Control.v 
# -- Compiling module Sdram_Control
# 
# Top level modules:
# 	Sdram_Control
# End time: 20:59:26 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/sdr_data_path.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:26 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/sdr_data_path.v 
# -- Compiling module sdr_data_path
# 
# Top level modules:
# 	sdr_data_path
# End time: 20:59:26 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/control_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:26 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/control_interface.v 
# -- Compiling module control_interface
# 
# Top level modules:
# 	control_interface
# End time: 20:59:26 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/command.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:26 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/command.v 
# -- Compiling module command
# 
# Top level modules:
# 	command
# End time: 20:59:26 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib lab62_soc
# ** Warning: (vlib-34) Library already exists at "lab62_soc".
# vmap lab62_soc lab62_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab62_soc lab62_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/lab62_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:26 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/lab62_soc.v 
# -- Compiling module lab62_soc
# 
# Top level modules:
# 	lab62_soc
# End time: 20:59:26 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:26 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 20:59:26 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:26 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 20:59:26 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:26 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v 
# -- Compiling module lab62_soc_mm_interconnect_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0
# End time: 20:59:27 on Apr 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:27 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_005
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_005
# End time: 20:59:27 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:27 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter
# End time: 20:59:27 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:27 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 20:59:27 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:27 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v 
# -- Compiling module lab62_soc_usb_rst
# 
# Top level modules:
# 	lab62_soc_usb_rst
# End time: 20:59:27 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:27 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v 
# -- Compiling module lab62_soc_usb_gpx
# 
# Top level modules:
# 	lab62_soc_usb_gpx
# End time: 20:59:27 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:27 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v 
# -- Compiling module lab62_soc_timer_0
# 
# Top level modules:
# 	lab62_soc_timer_0
# End time: 20:59:27 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:27 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v 
# -- Compiling module lab62_soc_sysid_qsys_0
# 
# Top level modules:
# 	lab62_soc_sysid_qsys_0
# End time: 20:59:27 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:27 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v 
# -- Compiling module lab62_soc_spi_0
# 
# Top level modules:
# 	lab62_soc_spi_0
# End time: 20:59:27 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:27 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v 
# -- Compiling module lab62_soc_sdram_pll_dffpipe_l2c
# -- Compiling module lab62_soc_sdram_pll_stdsync_sv6
# -- Compiling module lab62_soc_sdram_pll_altpll_vg92
# -- Compiling module lab62_soc_sdram_pll
# 
# Top level modules:
# 	lab62_soc_sdram_pll
# End time: 20:59:27 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:27 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_sdram.v 
# -- Compiling module lab62_soc_sdram_input_efifo_module
# -- Compiling module lab62_soc_sdram
# 
# Top level modules:
# 	lab62_soc_sdram
# End time: 20:59:27 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:28 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v 
# -- Compiling module lab62_soc_onchip_memory2_0
# 
# Top level modules:
# 	lab62_soc_onchip_memory2_0
# End time: 20:59:28 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:28 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v 
# -- Compiling module lab62_soc_nios2_gen2_0
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0
# End time: 20:59:28 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:28 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module lab62_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	lab62_soc_nios2_gen2_0_cpu
# End time: 20:59:28 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:28 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 20:59:28 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:28 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 20:59:28 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:28 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 20:59:28 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:28 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module lab62_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	lab62_soc_nios2_gen2_0_cpu_test_bench
# End time: 20:59:28 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:28 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v 
# -- Compiling module lab62_soc_leds_pio
# 
# Top level modules:
# 	lab62_soc_leds_pio
# End time: 20:59:28 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:28 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_keycode.v 
# -- Compiling module lab62_soc_keycode
# 
# Top level modules:
# 	lab62_soc_keycode
# End time: 20:59:28 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:28 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_key.v 
# -- Compiling module lab62_soc_key
# 
# Top level modules:
# 	lab62_soc_key
# End time: 20:59:28 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:29 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v 
# -- Compiling module lab62_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module lab62_soc_jtag_uart_0_scfifo_w
# -- Compiling module lab62_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module lab62_soc_jtag_uart_0_scfifo_r
# -- Compiling module lab62_soc_jtag_uart_0
# 
# Top level modules:
# 	lab62_soc_jtag_uart_0
# End time: 20:59:29 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:29 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v 
# -- Compiling module lab62_soc_hex_digits_pio
# 
# Top level modules:
# 	lab62_soc_hex_digits_pio
# End time: 20:59:29 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/tetris.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:29 on Apr 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/tetris.sv 
# -- Compiling module tetris
# 
# Top level modules:
# 	tetris
# End time: 20:59:29 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:29 on Apr 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 20:59:29 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:29 on Apr 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 20:59:29 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:29 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv 
# -- Compiling module lab62_soc_irq_mapper
# 
# Top level modules:
# 	lab62_soc_irq_mapper
# End time: 20:59:29 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:29 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# End time: 20:59:29 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:29 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 20:59:29 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:29 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 20:59:29 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:29 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 20:59:29 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:29 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 20:59:29 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:29 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 20:59:30 on Apr 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:30 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 20:59:30 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:30 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_rsp_mux
# End time: 20:59:30 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:30 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 20:59:30 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:30 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_rsp_demux
# End time: 20:59:30 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:30 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_cmd_mux
# End time: 20:59:30 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:30 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_cmd_demux
# End time: 20:59:30 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:30 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 20:59:30 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:30 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 20:59:30 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:30 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_007_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router_007
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router_007
# End time: 20:59:30 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:30 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router_002
# End time: 20:59:30 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:30 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router
# End time: 20:59:30 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:31 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 20:59:31 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:31 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 20:59:31 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:31 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 20:59:31 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:31 on Apr 26,2023
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 20:59:31 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:31 on Apr 26,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 20:59:31 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong {C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/testbench_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:31 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tjurc/Documents/ECE385/3D_Pong/pong" C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/testbench_controller.v 
# -- Compiling module testbench_controller
# 
# Top level modules:
# 	testbench_controller
# End time: 20:59:31 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L lab62_soc -voptargs="+acc"  testbench_controller
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L lab62_soc -voptargs=""+acc"" testbench_controller 
# Start time: 20:59:31 on Apr 26,2023
# Loading work.testbench_controller
# Loading work.Sdram_Control
# Loading work.sdram_pll0
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.control_interface
# Loading work.command
# Loading work.sdr_data_path
# Loading work.Sdram_WR_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.Sdram_RD_FIFO
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/testbench_controller.v(84): [TFMPC] - Too few port connections. Expected 31, found 30.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_controller/sdram_controller File: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_Control.v
# ** Warning: (vsim-3015) C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/testbench_controller.v(84): [PCDPC] - Port size (2) does not match connection size (1) for port 'CS_N'. The port definition is at: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_Control.v(29).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_controller/sdram_controller File: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_Control.v
# ** Warning: (vsim-3722) C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/testbench_controller.v(84): [TFMPC] - Missing connection for port 'CLK'.
# ** Warning: (vsim-3017) C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_Control.v(155): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_controller/sdram_controller/control1 File: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/control_interface.v
# ** Warning: (vsim-3015) C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_Control.v(155): [PCDPC] - Port size (3) does not match connection size (2) for port 'CMD'. The port definition is at: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/control_interface.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_controller/sdram_controller/control1 File: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/control_interface.v
# ** Warning: (vsim-3722) C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_Control.v(155): [TFMPC] - Missing connection for port 'INIT_ACK'.
# ** Warning: (vsim-3017) C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_Control.v(209): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_controller/sdram_controller/write_fifo1 File: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_WR_FIFO.v
# ** Warning: (vsim-3015) C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_Control.v(209): [PCDPC] - Port size (9) does not match connection size (16) for port 'wrusedw'. The port definition is at: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_WR_FIFO.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_controller/sdram_controller/write_fifo1 File: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_WR_FIFO.v
# ** Warning: (vsim-3015) C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_Control.v(209): [PCDPC] - Port size (9) does not match connection size (16) for port 'rdusedw'. The port definition is at: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_WR_FIFO.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_controller/sdram_controller/write_fifo1 File: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_WR_FIFO.v
# ** Warning: (vsim-3722) C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_Control.v(209): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_controller/sdram_controller/write_fifo1/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_Control.v(235): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_controller/sdram_controller/read_fifo1 File: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_RD_FIFO.v
# ** Warning: (vsim-3015) C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_Control.v(235): [PCDPC] - Port size (9) does not match connection size (16) for port 'wrusedw'. The port definition is at: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_RD_FIFO.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_controller/sdram_controller/read_fifo1 File: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_RD_FIFO.v
# ** Warning: (vsim-3015) C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_Control.v(235): [PCDPC] - Port size (9) does not match connection size (16) for port 'rdusedw'. The port definition is at: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_RD_FIFO.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_controller/sdram_controller/read_fifo1 File: C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_RD_FIFO.v
# ** Warning: (vsim-3722) C:/Users/tjurc/Documents/ECE385/3D_Pong/pong/v/Sdram_Control/Sdram_Control.v(235): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_controller/sdram_controller/read_fifo1/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2 us
#  Note : MAX 10 PLL locked to incoming clock
# Time: 90000  Instance: testbench_controller.pll.altpll_component.cycloneiii_pll.pll3
#  Note : MAX 10 PLL locked to incoming clock
# Time: 90000  Instance: testbench_controller.sdram_controller.sdram_pll0_inst.altpll_component.cycloneiii_pll.pll3
# End time: 21:01:22 on Apr 26,2023, Elapsed time: 0:01:51
# Errors: 0, Warnings: 18
