
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000665                       # Number of seconds simulated
sim_ticks                                   665280000                       # Number of ticks simulated
final_tick                               2255107062000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               38499692                       # Simulator instruction rate (inst/s)
host_op_rate                                 38499582                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              261390647                       # Simulator tick rate (ticks/s)
host_mem_usage                                 736364                       # Number of bytes of host memory used
host_seconds                                     2.55                       # Real time elapsed on the host
sim_insts                                    97987200                       # Number of instructions simulated
sim_ops                                      97987200                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       111808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       228928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             340736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       111808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        111808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       155456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          155456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2429                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2429                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    168061568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    344107744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             512169312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    168061568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        168061568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       233670034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233670034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       233670034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    168061568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    344107744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            745839346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5324                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2429                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5324                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2429                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 339776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  153600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  340736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               155456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               87                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     663045000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5324                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2429                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.491468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.568295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.297501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          925     45.10%     45.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          515     25.11%     70.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          197      9.61%     79.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          105      5.12%     84.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           71      3.46%     88.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           49      2.39%     90.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      1.22%     92.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      1.12%     93.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          141      6.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2051                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.687500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.462802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.709922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              7      4.86%      4.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            44     30.56%     35.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            25     17.36%     52.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            23     15.97%     68.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            14      9.72%     78.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            13      9.03%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             2      1.39%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      3.47%     92.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      1.39%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      2.08%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.69%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.69%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      1.39%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.69%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           144                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.627036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.194392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              105     72.92%     72.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.08%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               22     15.28%     90.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      5.56%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      3.47%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           144                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     68631000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               168174750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26545000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12927.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31677.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       510.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    512.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    233.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4066                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1590                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      85521.09                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7786800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4248750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19656000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9499680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            380183445                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             63760500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              528362775                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            798.021081                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    104619750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     536348750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7718760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4211625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21738600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6052320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            397640835                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             48447000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              529036740                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            799.039015                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     78978750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     561828750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                600189500     90.29%     90.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1174500      0.18%     90.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                63406500      9.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            664770500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          434013500     65.29%     65.29% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            230750000     34.71%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18287                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199756                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18287                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.923388                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    25.985972                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   486.014028                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.050754                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.949246                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          344                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1181827                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1181827                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133285                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133285                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        59000                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59000                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2221                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2221                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192285                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192285                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192285                       # number of overall hits
system.cpu.dcache.overall_hits::total          192285                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26367                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67240                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          394                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          394                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93607                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93607                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93607                       # number of overall misses
system.cpu.dcache.overall_misses::total         93607                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    682670497                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    682670497                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1803031732                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1803031732                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      6886500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6886500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2485702229                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2485702229                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2485702229                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2485702229                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285892                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285892                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285892                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285892                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.165153                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.165153                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.532636                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.532636                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.150669                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.150669                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.327421                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.327421                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.327421                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.327421                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25891.094815                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25891.094815                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 26814.868114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26814.868114                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17478.426396                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17478.426396                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26554.661820                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26554.661820                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26554.661820                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26554.661820                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        73096                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           89                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4606                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.869735                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    44.500000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13037                       # number of writebacks
system.cpu.dcache.writebacks::total             13037                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17393                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17393                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58147                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58147                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          172                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75540                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75540                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75540                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75540                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8974                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8974                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9093                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9093                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18067                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18067                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    219453753                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    219453753                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    247396311                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    247396311                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4008750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4008750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    466850064                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    466850064                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    466850064                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    466850064                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056210                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056210                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084895                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084895                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063195                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063195                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063195                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063195                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24454.396367                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24454.396367                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 27207.336523                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27207.336523                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 18057.432432                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18057.432432                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 25839.932695                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25839.932695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 25839.932695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25839.932695                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10577                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.870545                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              363389                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10577                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.356528                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    22.804271                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   489.066275                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.044540                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.955208                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            332662                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           332662                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       148893                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          148893                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       148893                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           148893                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       148893                       # number of overall hits
system.cpu.icache.overall_hits::total          148893                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12149                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12149                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12149                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12149                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12149                       # number of overall misses
system.cpu.icache.overall_misses::total         12149                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    306653964                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    306653964                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    306653964                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    306653964                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    306653964                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    306653964                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161042                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161042                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161042                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161042                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.075440                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075440                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.075440                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075440                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.075440                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075440                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25241.086838                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25241.086838                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25241.086838                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25241.086838                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25241.086838                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25241.086838                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1759                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                69                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.492754                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1571                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1571                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1571                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1571                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1571                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1571                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10578                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10578                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10578                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10578                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10578                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10578                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    245031270                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    245031270                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    245031270                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    245031270                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    245031270                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    245031270                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.065685                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065685                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.065685                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065685                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.065685                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065685                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23164.234260                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23164.234260                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23164.234260                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23164.234260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23164.234260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23164.234260                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      5352                       # number of replacements
system.l2.tags.tagsinuse                 16197.490425                       # Cycle average of tags in use
system.l2.tags.total_refs                       24355                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5352                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.550635                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7950.857222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3024.919306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3292.086846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1186.588776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   743.038274                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.485282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.184626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.200933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.072424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.045351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988616                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3625                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3908                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          998                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978882                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    684809                       # Number of tag accesses
system.l2.tags.data_accesses                   684809                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         8827                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7568                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16395                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13037                       # number of Writeback hits
system.l2.Writeback_hits::total                 13037                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         7142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7142                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          8827                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14710                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23537                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         8827                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14710                       # number of overall hits
system.l2.overall_hits::total                   23537                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1747                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1625                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3372                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1953                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1953                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1747                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3578                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5325                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1747                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3578                       # number of overall misses
system.l2.overall_misses::total                  5325                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    141516500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    133338000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       274854500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    161387250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     161387250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    141516500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    294725250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        436241750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    141516500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    294725250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       436241750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10574                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9193                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19767                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13037                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13037                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9095                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10574                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18288                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28862                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10574                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18288                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28862                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.165217                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.176765                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.170587                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.214733                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.214733                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.165217                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.195647                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.184499                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.165217                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.195647                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.184499                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81005.437894                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 82054.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81510.824437                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 82635.560676                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82635.560676                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81005.437894                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 82371.506428                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81923.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81005.437894                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 82371.506428                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81923.333333                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2429                       # number of writebacks
system.l2.writebacks::total                      2429                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1747                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1625                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3372                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1953                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1953                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1747                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5325                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1747                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5325                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    119648500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    113112000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    232760500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    137213250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    137213250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    119648500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    250325250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    369973750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    119648500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    250325250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    369973750                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.165217                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.176765                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.170587                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.214733                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.214733                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.165217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.195647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.184499                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.165217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.195647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184499                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68487.979393                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 69607.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69027.431791                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 70257.680492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70257.680492                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68487.979393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 69962.339296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69478.638498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68487.979393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 69962.339296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69478.638498                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3372                       # Transaction distribution
system.membus.trans_dist::ReadResp               3371                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              2429                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1953                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1953                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       496192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       496200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  496200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7755                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    7755    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7755                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            19078500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           28214750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          232458                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       192355                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11017                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       163311                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           81360                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     49.819057                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14086                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          437                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               182027                       # DTB read hits
system.switch_cpus.dtb.read_misses               3159                       # DTB read misses
system.switch_cpus.dtb.read_acv                    20                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            60280                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136418                       # DTB write hits
system.switch_cpus.dtb.write_misses              1290                       # DTB write misses
system.switch_cpus.dtb.write_acv                   57                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25407                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318445                       # DTB hits
system.switch_cpus.dtb.data_misses               4449                       # DTB misses
system.switch_cpus.dtb.data_acv                    77                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85687                       # DTB accesses
system.switch_cpus.itb.fetch_hits               57828                       # ITB hits
system.switch_cpus.itb.fetch_misses              1280                       # ITB misses
system.switch_cpus.itb.fetch_acv                   23                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59108                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1330560                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       358920                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1246124                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              232458                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        95446                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                768332                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31706                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 50                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          403                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        48714                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161043                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7007                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1192380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.045073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.393969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           960480     80.55%     80.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14737      1.24%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27710      2.32%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17783      1.49%     85.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            43922      3.68%     89.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10184      0.85%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18188      1.53%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8126      0.68%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91250      7.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1192380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.174707                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.936541                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           280297                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        712813                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152505                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         32236                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14528                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11125                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1362                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1069353                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4266                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14528                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           298014                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          198020                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       341300                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            166112                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        174405                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1016336                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2266                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          25606                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          11374                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         104305                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       679435                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1302535                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1299293                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2825                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493757                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           185670                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31647                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3542                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            217725                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       190695                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146946                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34955                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21786                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             928615                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        26846                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            872125                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1590                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       228312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       132059                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1192380                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.731415                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.420277                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       837507     70.24%     70.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       138765     11.64%     81.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71843      6.03%     87.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        58112      4.87%     92.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        44054      3.69%     96.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22212      1.86%     98.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13285      1.11%     99.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4464      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2138      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1192380                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1301      4.56%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15635     54.84%     59.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11573     40.59%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        515692     59.13%     59.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          755      0.09%     59.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1243      0.14%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194615     22.32%     81.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139799     16.03%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         872125                       # Type of FU issued
system.switch_cpus.iq.rate                   0.655457                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               28509                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.032689                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2957980                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1180173                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       826969                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8748                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4538                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4130                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         895608                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4566                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7296                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        52333                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          961                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18143                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16776                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14528                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          102046                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         59002                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       975331                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4258                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        190695                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146946                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21476                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         57541                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          961                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3680                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10119                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13799                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        859236                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        186358                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12888                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19870                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324489                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117350                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138131                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.645770                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 838841                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                831099                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            403122                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            542386                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.624623                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.743238                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       223509                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12473                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1153645                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.643023                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.628310                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       883755     76.61%     76.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       126096     10.93%     87.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49708      4.31%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19777      1.71%     93.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        23101      2.00%     95.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7758      0.67%     96.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7869      0.68%     96.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6079      0.53%     97.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29502      2.56%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1153645                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741820                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741820                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267165                       # Number of memory references committed
system.switch_cpus.commit.loads                138362                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98736                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712596                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15136      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433486     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142550     19.22%     79.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129149     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741820                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29502                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2072259                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1969836                       # The number of ROB writes
system.switch_cpus.timesIdled                    5060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  138180                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727144                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727144                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.829844                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.829844                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.546495                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.546495                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1142833                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          573571                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2710                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2486                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25427                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19771                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19770                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13037                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9095                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9095                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        21152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       676736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2004744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2681480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               4                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41905                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41905    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41905                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33990000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16200227                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27989497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012059                       # Number of seconds simulated
sim_ticks                                 12059117000                       # Number of ticks simulated
final_tick                               2267761521000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               19355242                       # Simulator instruction rate (inst/s)
host_op_rate                                 19355214                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2333209609                       # Simulator tick rate (ticks/s)
host_mem_usage                                 740460                       # Number of bytes of host memory used
host_seconds                                     5.17                       # Real time elapsed on the host
sim_insts                                   100036659                       # Number of instructions simulated
sim_ops                                     100036659                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       204224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       216512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             420736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       204224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        204224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1347008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1347008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         3191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         21047                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21047                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     16935237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     17954217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              34889453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     16935237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16935237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       111700384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            111700384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       111700384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     16935237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     17954217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            146589837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6574                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41015                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41015                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 417856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1757504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  420736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2624960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     45                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13543                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           26                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1688                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        22                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   12059566500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6574                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41015                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     24                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    561.275213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   332.246925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   435.436120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          929     23.96%     23.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          658     16.97%     40.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          222      5.73%     46.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          144      3.71%     50.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           79      2.04%     52.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           63      1.62%     54.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           45      1.16%     55.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           38      0.98%     56.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1699     43.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3877                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.730570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     67.373724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            125     64.77%     64.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            41     21.24%     86.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            15      7.77%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      1.55%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      2.07%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      1.04%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.52%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     142.284974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     65.955952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    163.602754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31            89     46.11%     46.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47             2      1.04%     47.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             1      0.52%     47.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             2      1.04%     48.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            1      0.52%     49.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.52%     49.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           11      5.70%     55.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           16      8.29%     63.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           20     10.36%     74.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           11      5.70%     79.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            2      1.04%     80.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.52%     81.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.52%     81.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            2      1.04%     82.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            2      1.04%     83.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            6      3.11%     87.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            3      1.55%     88.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            3      1.55%     90.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            2      1.04%     91.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            3      1.55%     92.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.52%     93.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.52%     93.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.52%     94.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            6      3.11%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            1      0.52%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            3      1.55%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           193                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     73684750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               196103500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   32645000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11285.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30035.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        34.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       145.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     34.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    217.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      38.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4871                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25248                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.90                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     253410.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 28024920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 15291375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                56448600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              117838800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            869637600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1639632645                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6550566000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             9277439940                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            696.779982                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  10665120750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     402740000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     994582750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 27533520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 15023250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                68047200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               86838480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            869637600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1662363675                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           6530626500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             9260070225                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            695.475433                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  10689901250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     402740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     972909250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       78                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       5871                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1455     40.08%     40.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      24      0.66%     40.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.36%     41.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2138     58.90%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3630                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1454     49.37%     49.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       24      0.81%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.44%     50.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1454     49.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2945                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11564995000     95.90%     95.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                12386500      0.10%     96.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4959500      0.04%     96.04% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               477204000      3.96%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12059545000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999313                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.680075                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.811295                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          1      5.56%     11.11% # number of syscalls executed
system.cpu.kern.syscall::4                          3     16.67%     27.78% # number of syscalls executed
system.cpu.kern.syscall::6                          1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::17                         4     22.22%     55.56% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::54                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     77.78% # number of syscalls executed
system.cpu.kern.syscall::71                         1      5.56%     83.33% # number of syscalls executed
system.cpu.kern.syscall::144                        1      5.56%     88.89% # number of syscalls executed
system.cpu.kern.syscall::256                        1      5.56%     94.44% # number of syscalls executed
system.cpu.kern.syscall::257                        1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   174      4.21%      4.21% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.22%      4.43% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3357     81.22%     85.65% # number of callpals executed
system.cpu.kern.callpal::rdps                     121      2.93%     88.58% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     88.60% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     88.63% # number of callpals executed
system.cpu.kern.callpal::rti                      236      5.71%     94.34% # number of callpals executed
system.cpu.kern.callpal::callsys                   41      0.99%     95.33% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.07%     95.40% # number of callpals executed
system.cpu.kern.callpal::rdunique                 189      4.57%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4133                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               374                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 198                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  36                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 210                      
system.cpu.kern.mode_good::user                   198                      
system.cpu.kern.mode_good::idle                    12                      
system.cpu.kern.mode_switch_good::kernel     0.561497                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.690789                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          973084000      8.07%      8.07% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            238830000      1.98%     10.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          10847631000     89.95%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      174                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18790                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              378290                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18790                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.132517                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          376                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1837018                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1837018                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       251512                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          251512                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       127872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         127872                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         5188                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5188                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         5282                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5282                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       379384                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           379384                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       379384                       # number of overall hits
system.cpu.dcache.overall_hits::total          379384                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        27269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27269                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        36763                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36763                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          671                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          671                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        64032                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          64032                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        64032                       # number of overall misses
system.cpu.dcache.overall_misses::total         64032                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    683156503                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    683156503                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1135142649                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1135142649                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     11658500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     11658500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1818299152                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1818299152                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1818299152                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1818299152                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       278781                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       278781                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       164635                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       164635                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         5859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         5282                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5282                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       443416                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       443416                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       443416                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       443416                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.097815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.097815                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.223300                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.223300                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.114525                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.114525                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.144406                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.144406                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.144406                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.144406                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25052.495618                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25052.495618                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 30877.312760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30877.312760                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17374.813711                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17374.813711                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 28396.725887                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28396.725887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 28396.725887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28396.725887                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        74952                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          121                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3292                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.767922                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          121                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        11987                       # number of writebacks
system.cpu.dcache.writebacks::total             11987                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        14728                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14728                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        30972                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        30972                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          200                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          200                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        45700                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        45700                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        45700                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        45700                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        12541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12541                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         5791                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5791                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          471                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          471                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18332                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18332                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18332                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18332                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          479                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          479                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          446                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          446                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          925                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          925                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    265578252                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    265578252                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    181049786                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    181049786                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      7967000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      7967000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    446628038                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    446628038                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    446628038                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    446628038                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     96341000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     96341000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     80887500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     80887500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    177228500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    177228500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.044985                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044985                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.035175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.080389                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080389                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.041343                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041343                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.041343                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041343                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 21176.800255                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21176.800255                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 31263.993438                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31263.993438                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 16915.074310                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16915.074310                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 24363.301222                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24363.301222                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 24363.301222                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24363.301222                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 201129.436326                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 201129.436326                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 181362.107623                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 181362.107623                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 191598.378378                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 191598.378378                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             31821                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999032                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              278237                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31821                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.743817                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.999032                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            582890                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           582890                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       241160                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          241160                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       241160                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           241160                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       241160                       # number of overall hits
system.cpu.icache.overall_hits::total          241160                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        34368                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         34368                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        34368                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          34368                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        34368                       # number of overall misses
system.cpu.icache.overall_misses::total         34368                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    703507205                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    703507205                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    703507205                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    703507205                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    703507205                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    703507205                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       275528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       275528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       275528                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       275528                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       275528                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       275528                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.124735                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.124735                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.124735                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.124735                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.124735                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.124735                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 20469.832548                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20469.832548                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 20469.832548                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20469.832548                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 20469.832548                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20469.832548                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          700                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.818182                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2534                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2534                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2534                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2534                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2534                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2534                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        31834                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        31834                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        31834                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        31834                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        31834                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        31834                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    589879789                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    589879789                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    589879789                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    589879789                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    589879789                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    589879789                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.115538                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.115538                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.115538                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.115538                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.115538                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.115538                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 18529.867092                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18529.867092                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 18529.867092                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18529.867092                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 18529.867092                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18529.867092                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 155                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1277952                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        157                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  525                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 525                       # Transaction distribution
system.iobus.trans_dist::WriteReq               20414                       # Transaction distribution
system.iobus.trans_dist::WriteResp                446                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        19968                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          146                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   41878                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1602                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1279922                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               122000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                15000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           116970716                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1404000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            20069003                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                20014                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                20014                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               180126                       # Number of tag accesses
system.iocache.tags.data_accesses              180126                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           46                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               46                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        19968                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        19968                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           46                       # number of demand (read+write) misses
system.iocache.demand_misses::total                46                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           46                       # number of overall misses
system.iocache.overall_misses::total               46                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5566982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5566982                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   4276662731                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   4276662731                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5566982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5566982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5566982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5566982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           46                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             46                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        19968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        19968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           46                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              46                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           46                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             46                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121021.347826                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121021.347826                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 214175.817859                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 214175.817859                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121021.347826                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121021.347826                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121021.347826                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121021.347826                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         36877                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 5046                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.308165                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           19968                       # number of writebacks
system.iocache.writebacks::total                19968                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           46                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        19968                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        19968                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           46                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           46                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3156982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3156982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3238320737                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3238320737                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3156982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3156982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3156982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3156982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68630.043478                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68630.043478                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 162175.517678                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 162175.517678                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68630.043478                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68630.043478                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68630.043478                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68630.043478                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      3775                       # number of replacements
system.l2.tags.tagsinuse                 13302.341069                       # Cycle average of tags in use
system.l2.tags.total_refs                       14302                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3775                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.788609                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4236.041707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2097.121234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2053.697202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2918.437386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1997.043540                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.258547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.127998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.125348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.178127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.121890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.811910                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         14214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          466                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11146                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.867554                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1014207                       # Number of tag accesses
system.l2.tags.data_accesses                  1014207                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        28628                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        11327                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   39955                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11987                       # number of Writeback hits
system.l2.Writeback_hits::total                 11987                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         4062                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4062                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         28628                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15389                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44017                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        28628                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15389                       # number of overall hits
system.l2.overall_hits::total                   44017                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         3191                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1683                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4874                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1718                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1718                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         3191                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3401                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6592                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         3191                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3401                       # number of overall misses
system.l2.overall_misses::total                  6592                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    256923500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    139634000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       396557500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    131264232                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     131264232                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    256923500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    270898232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        527821732                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    256923500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    270898232                       # number of overall miss cycles
system.l2.overall_miss_latency::total       527821732                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        31819                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        13010                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               44829                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11987                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11987                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               13                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         5780                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5780                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        31819                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18790                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                50609                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        31819                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18790                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               50609                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.100286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.129362                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.108724                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.615385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.615385                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.297232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.297232                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.100286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.181001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.130254                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.100286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.181001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.130254                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 80515.042306                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 82967.320261                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81361.817809                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 76405.257276                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76405.257276                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80515.042306                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 79652.523375                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80070.044296                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80515.042306                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 79652.523375                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80070.044296                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1079                       # number of writebacks
system.l2.writebacks::total                      1079                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         3191                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1683                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4874                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1718                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1718                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         3191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6592                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         3191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6592                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          479                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          479                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          446                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          446                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          925                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          925                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    216992500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    118570500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    335563000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       145506                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       145506                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    109951268                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    109951268                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    216992500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    228521768                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    445514268                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    216992500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    228521768                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    445514268                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     89635000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     89635000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     75089500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     75089500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    164724500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    164724500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.100286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.129362                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.108724                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.615385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.615385                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.297232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.297232                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.100286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.181001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.130254                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.100286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.181001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.130254                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68001.410216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70451.871658                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68847.558474                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18188.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18188.250000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 63999.573923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63999.573923                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68001.410216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 67192.522199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67584.081917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68001.410216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 67192.522199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67584.081917                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 187129.436326                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 187129.436326                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168362.107623                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 168362.107623                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 178080.540541                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 178080.540541                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                5399                       # Transaction distribution
system.membus.trans_dist::ReadResp               5399                       # Transaction distribution
system.membus.trans_dist::WriteReq                446                       # Transaction distribution
system.membus.trans_dist::WriteResp               446                       # Transaction distribution
system.membus.trans_dist::Writeback             21047                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        19968                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        19968                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               26                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              26                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1700                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1700                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        59950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        59950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  76079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1602                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       489792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       491394                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3047298                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               46                       # Total snoops (count)
system.membus.snoop_fanout::samples             48608                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   48608    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               48608                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1623000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           213629514                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20209997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           36373226                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          363014                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       273723                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        16598                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       236562                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          141125                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     59.656665                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           35341                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1143                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               312209                       # DTB read hits
system.switch_cpus.dtb.read_misses               3060                       # DTB read misses
system.switch_cpus.dtb.read_acv                    29                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            56614                       # DTB read accesses
system.switch_cpus.dtb.write_hits              180250                       # DTB write hits
system.switch_cpus.dtb.write_misses               917                       # DTB write misses
system.switch_cpus.dtb.write_acv                   60                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           31531                       # DTB write accesses
system.switch_cpus.dtb.data_hits               492459                       # DTB hits
system.switch_cpus.dtb.data_misses               3977                       # DTB misses
system.switch_cpus.dtb.data_acv                    89                       # DTB access violations
system.switch_cpus.dtb.data_accesses            88145                       # DTB accesses
system.switch_cpus.itb.fetch_hits               67516                       # ITB hits
system.switch_cpus.itb.fetch_misses              5490                       # ITB misses
system.switch_cpus.itb.fetch_acv                   93                       # ITB acv
system.switch_cpus.itb.fetch_accesses           73006                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2656001                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       889595                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1988560                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              363014                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       176466                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                985184                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           51334                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                183                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1279                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       378031                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        11083                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            275529                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         11427                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      2291062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.867964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.197083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1910184     83.38%     83.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            31424      1.37%     84.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            46035      2.01%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            31620      1.38%     88.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            62127      2.71%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            23223      1.01%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            34000      1.48%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            18009      0.79%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           134440      5.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2291062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.136677                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.748705                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           784824                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1157603                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            296158                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         29328                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          23149                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        24905                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2556                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1778319                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          8389                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          23149                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           805875                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          296668                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       737706                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            303826                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        123838                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1706623                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1420                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          11767                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           8758                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          53288                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      1187964                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       2108463                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      2106831                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         1352                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        964607                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           223361                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        52378                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         6860                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            228009                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       327762                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       193140                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        67833                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        36986                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1564256                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        59480                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1511591                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1660                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       288548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       141072                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        38770                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      2291062                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.659777                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.390929                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1685268     73.56%     73.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       235211     10.27%     83.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       124795      5.45%     89.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        94515      4.13%     93.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        75262      3.29%     96.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        35993      1.57%     98.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        24138      1.05%     99.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         9636      0.42%     99.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         6244      0.27%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2291062                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            3991     10.01%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21974     55.13%     65.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13897     34.86%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           21      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        959211     63.46%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2486      0.16%     63.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          561      0.04%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           13      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            9      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       332762     22.01%     85.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       184136     12.18%     97.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        32391      2.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1511591                       # Type of FU issued
system.switch_cpus.iq.rate                   0.569123                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               39862                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026371                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      5349322                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1910493                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1460216                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         6445                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         3487                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         2971                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1547993                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            3439                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        15220                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        64024                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          143                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1732                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        22541                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          522                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        15203                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          23149                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          213374                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         61032                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1654791                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         6344                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        327762                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       193140                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        46851                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1751                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         58952                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1732                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         6630                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        14702                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        21332                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1493908                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        317158                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        17684                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 31055                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               498935                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           219956                       # Number of branches executed
system.switch_cpus.iew.exec_stores             181777                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.562465                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1471675                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1463187                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            713844                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            923847                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.550899                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.772686                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       292504                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        20710                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        19951                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      2239612                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.605892                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.614631                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1757402     78.47%     78.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       222946      9.95%     88.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        87338      3.90%     92.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        42678      1.91%     94.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        28748      1.28%     95.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        17407      0.78%     96.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        11695      0.52%     96.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        12075      0.54%     97.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        59323      2.65%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2239612                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1356962                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1356962                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 434336                       # Number of memory references committed
system.switch_cpus.commit.loads                263737                       # Number of loads committed
system.switch_cpus.commit.membars                9970                       # Number of memory barriers committed
system.switch_cpus.commit.branches             198409                       # Number of branches committed
system.switch_cpus.commit.fp_insts               2889                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           1304507                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        24363                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        21797      1.61%      1.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       854795     62.99%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2403      0.18%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          529      0.04%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           11      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            9      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       273707     20.17%     84.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       171319     12.63%     97.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        32391      2.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1356962                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         59323                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              3807124                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3350660                       # The number of ROB writes
system.switch_cpus.timesIdled                   18784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  364939                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             21462233                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             1335186                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1335186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.989237                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.989237                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.502705                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.502705                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1928765                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1065865                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              1324                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             1269                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           65603                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          27709                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              45369                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             45341                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               446                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              446                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11987                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        19986                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5780                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5780                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        63653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        51461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                115114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2036416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1972482                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4008898                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20065                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            83581                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.239672                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.426886                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  63549     76.03%     76.03% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  20032     23.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83581                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           43984500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            27000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          48377711                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29398522                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.731716                       # Number of seconds simulated
sim_ticks                                1731715688000                       # Number of ticks simulated
final_tick                               3999477209000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 418796                       # Simulator instruction rate (inst/s)
host_op_rate                                   418796                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              187875061                       # Simulator tick rate (ticks/s)
host_mem_usage                                 747628                       # Number of bytes of host memory used
host_seconds                                  9217.38                       # Real time elapsed on the host
sim_insts                                  3860199857                       # Number of instructions simulated
sim_ops                                    3860199857                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1083904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    101422272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          102506176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1083904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1083904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     35351040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        35351040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        16936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1584723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1601659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        552360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             552360                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       625913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     58567508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              59193421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       625913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           625913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20413882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20413882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20413882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       625913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     58567508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             79607303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1601660                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     554024                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1601660                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   554024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               95573632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6932608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35248832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               102506240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35457536                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 108322                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3265                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           57                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             26647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            154086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            172298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             32452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            282332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            32457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           224480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           204345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           228450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             57014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             64623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            133899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            60765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            68261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            96248                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1731715856000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1601660                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               554024                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1151964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  265029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   51415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       801622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    163.195761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.704165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   186.559326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       376360     46.95%     46.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       307237     38.33%     85.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        44421      5.54%     90.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22458      2.80%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13908      1.73%     95.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9419      1.17%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7107      0.89%     97.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5437      0.68%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15275      1.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       801622                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.065310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.452621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          15469     48.74%     48.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         13497     42.52%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1055      3.32%     94.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          257      0.81%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          105      0.33%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           59      0.19%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           62      0.20%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          133      0.42%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          164      0.52%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          180      0.57%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          211      0.66%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          193      0.61%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          194      0.61%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          106      0.33%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           48      0.15%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31741                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.351785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.270793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.406302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         31723     99.94%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             7      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-503            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31741                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  22849883500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             50849971000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 7466690000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15301.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34051.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        55.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     59.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   857115                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  385359                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.97                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     803325.47                       # Average gap between requests
system.mem_ctrls.pageHitRate                    60.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3090558240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1686316500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              5632387800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2003369760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         113976941520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         387169473015                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         707396406000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1220955452835                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            699.675408                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1163524925000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   57825820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  510362103500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3025270080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1650693000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              6140011800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1770251760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         113976941520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         368749504350                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         723554273250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1218866945760                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            698.478577                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1190608999000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   57825820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  483279695000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       29                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                   12632973                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                  3243859     40.79%     40.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      10      0.00%     40.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    1773      0.02%     40.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 4706261     59.18%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              7951903                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   3243859     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       10      0.00%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     1773      0.03%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  3243859     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               6489501                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             1021016563500     58.96%     58.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 5390500      0.00%     58.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               705027500      0.04%     59.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            709986626500     41.00%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         1731713608000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.689265                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.816094                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         64     26.02%     26.02% # number of syscalls executed
system.cpu.kern.syscall::4                          2      0.81%     26.83% # number of syscalls executed
system.cpu.kern.syscall::6                          1      0.41%     27.24% # number of syscalls executed
system.cpu.kern.syscall::17                         1      0.41%     27.64% # number of syscalls executed
system.cpu.kern.syscall::45                         1      0.41%     28.05% # number of syscalls executed
system.cpu.kern.syscall::71                        63     25.61%     53.66% # number of syscalls executed
system.cpu.kern.syscall::73                        55     22.36%     76.02% # number of syscalls executed
system.cpu.kern.syscall::74                        59     23.98%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    246                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                739458      7.56%      7.56% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      7.56% # number of callpals executed
system.cpu.kern.callpal::swpipl               6865149     70.15%     77.71% # number of callpals executed
system.cpu.kern.callpal::rdps                    3659      0.04%     77.75% # number of callpals executed
system.cpu.kern.callpal::rti                  1084971     11.09%     88.84% # number of callpals executed
system.cpu.kern.callpal::callsys              1083016     11.07%     99.90% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     99.90% # number of callpals executed
system.cpu.kern.callpal::rdunique                9448      0.10%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                9785703                       # number of callpals executed
system.cpu.kern.mode_switch::kernel           1824416                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1083978                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  13                       # number of protection mode switches
system.cpu.kern.mode_good::kernel             1083983                      
system.cpu.kern.mode_good::user               1083978                      
system.cpu.kern.mode_good::idle                     5                      
system.cpu.kern.mode_switch_good::kernel     0.594153                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.384615                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.745414                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       1055659146500     60.96%     60.96% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         674210380000     38.93%     99.89% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1844081500      0.11%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                   739458                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          47382144                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1088600411                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          47382144                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.974908                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5246791780                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5246791780                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    728456396                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       728456396                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    347770816                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      347770816                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      6518891                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      6518891                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      5849434                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      5849434                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1076227212                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1076227212                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1076227212                       # number of overall hits
system.cpu.dcache.overall_hits::total      1076227212                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data    201009270                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     201009270                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     10144457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10144457                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data       103122                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total       103122                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data           23                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    211153727                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      211153727                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    211153727                       # number of overall misses
system.cpu.dcache.overall_misses::total     211153727                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 3063761803744                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3063761803744                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 153375236768                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 153375236768                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   1382368749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1382368749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       299000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       299000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 3217137040512                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3217137040512                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 3217137040512                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3217137040512                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    929465666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    929465666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    357915273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    357915273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      6622013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      6622013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      5849457                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      5849457                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1287380939                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1287380939                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1287380939                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1287380939                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.216263                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.216263                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.028343                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028343                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.015573                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015573                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000004                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000004                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.164018                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.164018                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.164018                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.164018                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 15241.893092                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15241.893092                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15119.117442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15119.117442                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 13405.177838                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13405.177838                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 15235.994582                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15235.994582                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 15235.994582                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15235.994582                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     37897338                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1205383                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2461340                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           10469                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.397035                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   115.138313                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     29593714                       # number of writebacks
system.cpu.dcache.writebacks::total          29593714                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data    158594287                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    158594287                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      5253283                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5253283                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data        26006                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        26006                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data    163847570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    163847570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data    163847570                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    163847570                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     42414983                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     42414983                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      4891174                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4891174                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        77116                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        77116                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data           23                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     47306157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     47306157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     47306157                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     47306157                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1944                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1944                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         2091                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2091                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 600752870787                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 600752870787                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  68741661640                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  68741661640                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    905506501                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    905506501                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       264500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       264500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 669494532427                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 669494532427                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 669494532427                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 669494532427                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     28011500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     28011500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    426504000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    426504000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    454515500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    454515500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.045634                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045634                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.013666                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013666                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.011645                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.011645                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000004                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.036746                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036746                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.036746                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036746                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 14163.694720                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14163.694720                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 14054.225354                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14054.225354                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 11742.135238                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11742.135238                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 14152.376242                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14152.376242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 14152.376242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14152.376242                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 190554.421769                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 190554.421769                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 219395.061728                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 219395.061728                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 217367.527499                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 217367.527499                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements          22333702                       # number of replacements
system.cpu.icache.tags.tagsinuse           497.507382                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           500423347                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          22333702                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.406646                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   497.507382                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.971694                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.971694                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          285                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1070861096                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1070861096                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    500416947                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       500416947                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    500416947                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        500416947                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    500416947                       # number of overall hits
system.cpu.icache.overall_hits::total       500416947                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst     23846559                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      23846559                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst     23846559                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       23846559                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst     23846559                       # number of overall misses
system.cpu.icache.overall_misses::total      23846559                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 302305889892                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 302305889892                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 302305889892                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 302305889892                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 302305889892                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 302305889892                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    524263506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    524263506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    524263506                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    524263506                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    524263506                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    524263506                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.045486                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045486                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.045486                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045486                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.045486                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045486                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12677.128381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12677.128381                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12677.128381                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12677.128381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12677.128381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12677.128381                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1225                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                51                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.019608                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst      1512474                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      1512474                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst      1512474                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      1512474                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst      1512474                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      1512474                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     22334085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     22334085                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst     22334085                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     22334085                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst     22334085                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     22334085                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 259217983919                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 259217983919                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 259217983919                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 259217983919                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 259217983919                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 259217983919                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.042601                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.042601                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.042601                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.042601                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.042601                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.042601                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 11606.384767                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11606.384767                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 11606.384767                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11606.384767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 11606.384767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11606.384767                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  10                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   106496                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         16                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  157                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 157                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3608                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1944                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1664                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3598                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          384                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    7530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        14392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           78                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        14820                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       106576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       106576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   121396                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3588000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              100000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              312000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             9635138                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2238000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1688000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1674                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1674                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                15066                       # Number of tag accesses
system.iocache.tags.data_accesses               15066                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           10                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               10                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1664                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1664                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           10                       # number of demand (read+write) misses
system.iocache.demand_misses::total                10                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           10                       # number of overall misses
system.iocache.overall_misses::total               10                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      1199992                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      1199992                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    346165146                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    346165146                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      1199992                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      1199992                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      1199992                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      1199992                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           10                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             10                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           10                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              10                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           10                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             10                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119999.200000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119999.200000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 208031.938702                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 208031.938702                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 119999.200000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119999.200000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 119999.200000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119999.200000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2611                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  361                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.232687                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1664                       # number of writebacks
system.iocache.writebacks::total                 1664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           10                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1664                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1664                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           10                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           10                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       671992                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       671992                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    259637146                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    259637146                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       671992                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       671992                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       671992                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       671992                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 67199.200000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67199.200000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 156031.938702                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 156031.938702                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 67199.200000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67199.200000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 67199.200000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67199.200000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1600015                       # number of replacements
system.l2.tags.tagsinuse                 16357.710461                       # Cycle average of tags in use
system.l2.tags.total_refs                    72238650                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1600015                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     45.148733                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4668.209311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        223.930928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         96.887516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1095.793190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 10272.889515                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.284925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.013668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.005914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.066882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.627007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998395                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          459                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4872                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8886                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1863                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988159                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1595467106                       # Number of tag accesses
system.l2.tags.data_accesses               1595467106                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst     22316788                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data     41062945                       # number of ReadReq hits
system.l2.ReadReq_hits::total                63379733                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         29593714                       # number of Writeback hits
system.l2.Writeback_hits::total              29593714                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          356                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  356                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data           23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 23                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      4734458                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4734458                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst      22316788                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      45797403                       # number of demand (read+write) hits
system.l2.demand_hits::total                 68114191                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst     22316788                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     45797403                       # number of overall hits
system.l2.overall_hits::total                68114191                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        16937                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      1427205                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1444142                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 39                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       158270                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              158270                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        16937                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1585475                       # number of demand (read+write) misses
system.l2.demand_misses::total                1602412                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        16937                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1585475                       # number of overall misses
system.l2.overall_misses::total               1602412                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1472049750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 116403758750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    117875808500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       437486                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       437486                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  12595623733                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12595623733                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1472049750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 128999382483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     130471432233                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1472049750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 128999382483                       # number of overall miss cycles
system.l2.overall_miss_latency::total    130471432233                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst     22333725                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     42490150                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            64823875                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     29593714                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          29593714                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          395                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              395                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      4892728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4892728                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst     22333725                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     47382878                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69716603                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst     22333725                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     47382878                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69716603                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.000758                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.033589                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.022278                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.098734                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.098734                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.032348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.032348                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000758                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.033461                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.022985                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000758                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.033461                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.022985                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 86913.252052                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 81560.643881                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81623.419650                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 11217.589744                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11217.589744                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 79583.141044                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79583.141044                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 86913.252052                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 81363.239712                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81421.901629                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 86913.252052                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 81363.239712                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81421.901629                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               550696                       # number of writebacks
system.l2.writebacks::total                    550696                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        16937                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      1427205                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1444142                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            39                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       158270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         158270                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        16937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1585475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1602412                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        16937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1585475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1602412                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          147                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          147                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1944                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1944                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         2091                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2091                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1258924750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  98716775250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  99975700000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       695038                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       695038                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  10634912767                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10634912767                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1258924750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 109351688017                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 110610612767                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1258924750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 109351688017                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 110610612767                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     25953500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     25953500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    401232000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    401232000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    427185500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    427185500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000758                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.033589                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.022278                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.098734                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.098734                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.032348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.032348                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.033461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.022985                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.033461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.022985                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 74329.854756                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 69167.901773                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69228.441524                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17821.487179                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17821.487179                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 67194.748007                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67194.748007                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 74329.854756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 68970.931750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69027.573912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 74329.854756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 68970.931750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69027.573912                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 176554.421769                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 176554.421769                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 206395.061728                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 206395.061728                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 204297.226208                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 204297.226208                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             1444299                       # Transaction distribution
system.membus.trans_dist::ReadResp            1443564                       # Transaction distribution
system.membus.trans_dist::WriteReq               1944                       # Transaction distribution
system.membus.trans_dist::WriteResp              1944                       # Transaction distribution
system.membus.trans_dist::Writeback            552360                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1664                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1664                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               57                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              57                       # Transaction distribution
system.membus.trans_dist::ReadExReq            158252                       # Transaction distribution
system.membus.trans_dist::ReadExResp           158252                       # Transaction distribution
system.membus.trans_dist::BadAddressError          734                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3754129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio         1468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3759779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3764781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       212992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       212992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        14820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    137750720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    137765540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               137978532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               10                       # Total snoops (count)
system.membus.snoop_fanout::samples           2158578                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 2158578    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2158578                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4502000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4815713216                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1005000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1718000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         8530367195                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       577830894                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    440993560                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      9666624                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    307525561                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       230985534                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     75.111003                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        49909999                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect      1612308                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            977303008                       # DTB read hits
system.switch_cpus.dtb.read_misses           28564088                       # DTB read misses
system.switch_cpus.dtb.read_acv                   165                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        523246777                       # DTB read accesses
system.switch_cpus.dtb.write_hits           376505104                       # DTB write hits
system.switch_cpus.dtb.write_misses            227931                       # DTB write misses
system.switch_cpus.dtb.write_acv                  223                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        63519840                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1353808112                       # DTB hits
system.switch_cpus.dtb.data_misses           28792019                       # DTB misses
system.switch_cpus.dtb.data_acv                   388                       # DTB access violations
system.switch_cpus.dtb.data_accesses        586766617                       # DTB accesses
system.switch_cpus.itb.fetch_hits           237214708                       # ITB hits
system.switch_cpus.itb.fetch_misses           7756823                       # ITB misses
system.switch_cpus.itb.fetch_acv               998166                       # ITB acv
system.switch_cpus.itb.fetch_accesses       244971531                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               3459890250                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles   1026864006                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             4842856653                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           577830894                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    280895533                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1759976406                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        51470058                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles             319589                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       402937                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles    605757143                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         4926                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         524263506                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       6656848                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             183                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   3419060097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.416429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.782106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2586837595     75.66%     75.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         53777832      1.57%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         77699140      2.27%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         52895570      1.55%     81.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        101136226      2.96%     84.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         51739118      1.51%     85.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         56728189      1.66%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         34587213      1.01%     88.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        403659214     11.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   3419060097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.167008                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.399714                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        802153782                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1874615316                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         612228437                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     105154161                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       24908401                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     50165235                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        827205                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     4498179318                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         60914                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       24908401                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        864135756                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       168139098                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles   1262291038                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         655406364                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     444179440                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     4376009592                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        130938                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       63695852                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      268866233                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        5146037                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   3292650673                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5782847035                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   4488098315                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1292827302                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2966896202                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        325754470                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts    117106091                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      7950680                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         799507260                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1023240679                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    389575230                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     60339104                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     36831207                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         4092491824                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     93820943                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        3984284467                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       433635                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    426149569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    292322733                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     63790071                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   3419060097                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.165316                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.836062                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2001022926     58.53%     58.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    495786175     14.50%     73.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    255403008      7.47%     80.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    207591699      6.07%     86.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    188703527      5.52%     92.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    128629473      3.76%     95.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     70840649      2.07%     97.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     36749308      1.07%     99.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     34333332      1.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   3419060097                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3038563      1.91%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd      15958782     10.03%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp           151      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     40754805     25.61%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             3      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       72472144     45.55%     83.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      26887078     16.90%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       194113      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1933763578     48.53%     48.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6992278      0.18%     48.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     48.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    373792177      9.38%     58.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      5411711      0.14%     58.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       293724      0.01%     58.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    176511832      4.43%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       122077      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1025424939     25.74%     88.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    382183701      9.59%     98.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess     79594337      2.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3984284467                       # Type of FU issued
system.switch_cpus.iq.rate                   1.151564                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           159111527                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.039935                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   9412611010                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3363839621                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2928612522                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   2134563183                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1249218873                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    995620089                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     3033166405                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      1110035476                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     39778801                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    108327211                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       105498                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       618552                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     24723542                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3127                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      6660319                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       24908401                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       115545442                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      43420910                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   4325917840                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      5352986                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1023240679                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    389575230                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     80477981                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        1998735                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      40322115                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       618552                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      5133956                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     17283525                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     22417481                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    3968933489                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1010864634                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     15350978                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             139605073                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1389818215                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        420756482                       # Number of branches executed
system.switch_cpus.iew.exec_stores          378953581                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.147127                       # Inst execution rate
system.switch_cpus.iew.wb_sent             3954807805                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            3924232611                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2284547667                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        3054014795                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.134207                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.748047                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    422458798                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     30030872                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     21472969                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   3352530817                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.156310                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.299434                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2244370268     66.95%     66.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    437919330     13.06%     80.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    156516771      4.67%     84.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     96116606      2.87%     87.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     67615924      2.02%     89.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     33301729      0.99%     90.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     47766232      1.42%     91.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     37698139      1.12%     93.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    231225818      6.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3352530817                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   3876565940                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3876565940                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             1279765157                       # Number of memory references committed
system.switch_cpus.commit.loads             914913469                       # Number of loads committed
system.switch_cpus.commit.membars            10809185                       # Number of memory barriers committed
system.switch_cpus.commit.branches          404147000                       # Number of branches committed
system.switch_cpus.commit.fp_insts          962058053                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        3147502800                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     43766606                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    116596853      3.01%      3.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1830470777     47.22%     50.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      6625177      0.17%     50.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    369774877      9.54%     59.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp      5408857      0.14%     60.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt       293575      0.01%     60.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult    175688670      4.53%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       122029      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    925722654     23.88%     88.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    366268176      9.45%     97.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess     79594295      2.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3876565940                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     231225818                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           7383287639                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          8664657525                       # The number of ROB writes
system.switch_cpus.timesIdled                 8404123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                40830153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              3541126                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          3760163198                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3760163198                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.920144                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.920144                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.086787                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.086787                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       4346327703                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2140136374                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1131458225                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        959038197                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads      1514303740                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       59024773                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           64824392                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          64823655                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1944                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1944                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         29593714                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1666                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             395                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            418                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4892728                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4892728                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError          734                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     44667809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    124364496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             169032305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1429358336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   4926470244                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6355828580                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2044                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         99314862                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000017                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004108                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               99313186    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1676      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           99314862                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        79251279000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       33586170329                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       71275620017                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001165                       # Number of seconds simulated
sim_ticks                                  1164671500                       # Number of ticks simulated
final_tick                               4000641880500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             1067797025                       # Simulator instruction rate (inst/s)
host_op_rate                               1067794997                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              322087540                       # Simulator tick rate (ticks/s)
host_mem_usage                                 747628                       # Number of bytes of host memory used
host_seconds                                     3.62                       # Real time elapsed on the host
sim_insts                                  3861149780                       # Number of instructions simulated
sim_ops                                    3861149780                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       203136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       695552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             898688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       203136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        203136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       542848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          542848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         3174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        10868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8482                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8482                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    174414846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    597208741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             771623587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    174414846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        174414846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       466095375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            466095375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       466095375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    174414846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    597208741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1237718962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       14041                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8482                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14041                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8482                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 897984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  542528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  898624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               542848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              622                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1164272000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14041                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8482                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    211.825422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.242186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.715889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3136     46.08%     46.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1925     28.29%     74.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          658      9.67%     84.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          289      4.25%     88.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          201      2.95%     91.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          111      1.63%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           98      1.44%     94.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           35      0.51%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          352      5.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6805                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.119923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.774679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.843573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               3      0.58%      0.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             30      5.80%      6.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           222     42.94%     49.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           146     28.24%     77.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            52     10.06%     87.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            27      5.22%     92.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            14      2.71%     95.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            12      2.32%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             2      0.39%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.39%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      0.77%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.19%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           517                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.396518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.371423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.947982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              429     82.98%     82.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      1.93%     84.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               49      9.48%     94.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               22      4.26%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.97%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.19%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           517                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    282181750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               545263000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   70155000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20111.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38861.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       771.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       465.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    771.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    466.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    11068                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4641                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      51692.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3112058880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1698048000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              5672963400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2026315440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         114053225520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         387815646960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         707530349250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1221908607450                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            699.753279                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    217747500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     910965500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3055222800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1667036250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              6209010600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1802237040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         114053225520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         369435626460                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         723653174250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1219875532920                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            698.588993                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    157107500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      39000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     969170500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       3602                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      877     46.90%     46.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       8      0.43%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.05%     47.38% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     984     52.62%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1870                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       875     49.74%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        8      0.45%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.06%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      875     49.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1759                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                981959000     84.22%     84.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 4760000      0.41%     84.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                  399000      0.03%     84.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               178895000     15.34%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1166013000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997719                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.889228                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.940642                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      4.17%      4.17% # number of syscalls executed
system.cpu.kern.syscall::3                          2      8.33%     12.50% # number of syscalls executed
system.cpu.kern.syscall::4                          4     16.67%     29.17% # number of syscalls executed
system.cpu.kern.syscall::6                          2      8.33%     37.50% # number of syscalls executed
system.cpu.kern.syscall::17                         1      4.17%     41.67% # number of syscalls executed
system.cpu.kern.syscall::19                         1      4.17%     45.83% # number of syscalls executed
system.cpu.kern.syscall::33                         1      4.17%     50.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3     12.50%     62.50% # number of syscalls executed
system.cpu.kern.syscall::48                         1      4.17%     66.67% # number of syscalls executed
system.cpu.kern.syscall::54                         1      4.17%     70.83% # number of syscalls executed
system.cpu.kern.syscall::59                         1      4.17%     75.00% # number of syscalls executed
system.cpu.kern.syscall::71                         5     20.83%     95.83% # number of syscalls executed
system.cpu.kern.syscall::74                         1      4.17%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     24                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   116      5.59%      5.59% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.29%      5.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1663     80.18%     86.07% # number of callpals executed
system.cpu.kern.callpal::rdps                      11      0.53%     86.60% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.05%     86.64% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.05%     86.69% # number of callpals executed
system.cpu.kern.callpal::rti                      198      9.55%     96.24% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.93%     98.17% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.43%     98.60% # number of callpals executed
system.cpu.kern.callpal::rdunique                  29      1.40%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   2074                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               314                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 187                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 187                      
system.cpu.kern.mode_good::user                   187                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.595541                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.746507                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          755020500     64.75%     64.75% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            410992500     35.25%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      116                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             20468                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              270361                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             20980                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.886606                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1417896                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1417896                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       164325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          164325                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        77360                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          77360                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2964                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2964                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         3119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         3119                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       241685                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           241685                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       241685                       # number of overall hits
system.cpu.dcache.overall_hits::total          241685                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        34537                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34537                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        66538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        66538                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          514                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          514                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       101075                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         101075                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       101075                       # number of overall misses
system.cpu.dcache.overall_misses::total        101075                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1843510494                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1843510494                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3708492988                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3708492988                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     22147750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22147750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   5552003482                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5552003482                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   5552003482                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5552003482                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       198862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       198862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       143898                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       143898                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         3478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         3478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         3119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         3119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       342760                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       342760                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       342760                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       342760                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.173673                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.173673                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.462397                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.462397                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.147786                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.147786                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.294886                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.294886                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.294886                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.294886                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 53377.840982                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53377.840982                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 55734.963299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55734.963299                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 43089.007782                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 43089.007782                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 54929.542241                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54929.542241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 54929.542241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54929.542241                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       311398                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6835                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.559327                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13044                       # number of writebacks
system.cpu.dcache.writebacks::total             13044                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        23754                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23754                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        57152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        57152                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          212                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          212                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        80906                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        80906                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        80906                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        80906                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        10783                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10783                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9386                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9386                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          302                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          302                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        20169                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        20169                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        20169                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        20169                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          133                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          133                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          433                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          433                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    527579001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    527579001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    574515579                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    574515579                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     10207000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     10207000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1102094580                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1102094580                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1102094580                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1102094580                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     67438500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     67438500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     29735500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     29735500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     97174000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97174000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.054224                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054224                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.065227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.065227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.086832                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.086832                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.058843                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058843                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.058843                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058843                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 48926.922100                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48926.922100                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 61209.842212                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61209.842212                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 33798.013245                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33798.013245                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 54642.995686                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54642.995686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 54642.995686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54642.995686                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       224795                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       224795                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223575.187970                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223575.187970                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224420.323326                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224420.323326                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             13237                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.813838                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              187065                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13749                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.605717                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.813838                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999636                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999636                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            414020                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           414020                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       185313                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          185313                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       185313                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           185313                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       185313                       # number of overall hits
system.cpu.icache.overall_hits::total          185313                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        15075                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15075                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        15075                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15075                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        15075                       # number of overall misses
system.cpu.icache.overall_misses::total         15075                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    478922728                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    478922728                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    478922728                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    478922728                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    478922728                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    478922728                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       200388                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       200388                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       200388                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       200388                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       200388                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       200388                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.075229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075229                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.075229                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075229                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.075229                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075229                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 31769.335191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31769.335191                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 31769.335191                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31769.335191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 31769.335191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31769.335191                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1414                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                42                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1832                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1832                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1832                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1832                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1832                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1832                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        13243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        13243                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        13243                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        13243                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        13243                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        13243                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    385543771                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    385543771                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    385543771                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    385543771                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    385543771                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    385543771                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.066087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.066087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066087                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.066087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066087                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 29113.023560                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29113.023560                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 29113.023560                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29113.023560                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 29113.023560                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29113.023560                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  300                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 300                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 133                       # Transaction distribution
system.iobus.trans_dist::WriteResp                133                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           72                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          552                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      552                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                10000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              733000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     13962                       # number of replacements
system.l2.tags.tagsinuse                 16226.981183                       # Cycle average of tags in use
system.l2.tags.total_refs                    21148210                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30029                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    704.259549                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6773.856605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                74                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data                66                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  5087.790640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  4225.333938                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.413443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.004028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.310534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.257894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990416                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16067                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          286                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.980652                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    771260                       # Number of tag accesses
system.l2.tags.data_accesses                   771260                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        10064                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6002                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16066                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13044                       # number of Writeback hits
system.l2.Writeback_hits::total                 13044                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         3598                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3598                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         10064                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          9600                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19664                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        10064                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         9600                       # number of overall hits
system.l2.overall_hits::total                   19664                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         3173                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         5080                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8253                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         5788                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5788                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         3173                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        10868                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14041                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         3173                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        10868                       # number of overall misses
system.l2.overall_misses::total                 14041                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    266417000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    462333750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       728750750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        62998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        62998                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    525842750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     525842750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    266417000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    988176500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1254593500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    266417000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    988176500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1254593500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        13237                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        11082                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24319                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13044                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13044                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9386                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9386                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        13237                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        20468                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                33705                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        13237                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        20468                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               33705                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.239707                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.458401                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.339364                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666667                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.616663                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.616663                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.239707                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.530975                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.416585                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.239707                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.530975                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.416585                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83963.756697                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 91010.580709                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88301.314673                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        31499                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        31499                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90850.509675                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90850.509675                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83963.756697                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 90925.331248                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89352.147283                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83963.756697                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 90925.331248                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89352.147283                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8482                       # number of writebacks
system.l2.writebacks::total                      8482                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         3173                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         5080                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             8253                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         5788                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5788                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         3173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        10868                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14041                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         3173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        10868                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14041                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          133                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          133                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          433                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          433                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    226687500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    398900250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    625587750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        36002                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        36002                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    454380250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    454380250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    226687500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    853280500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1079968000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    226687500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    853280500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1079968000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     63238500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     63238500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     28006500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     28006500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data     91245000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     91245000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.239707                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.458401                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.339364                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.616663                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.616663                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.239707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.530975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.416585                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.239707                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.530975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.416585                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71442.641034                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 78523.671260                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75801.254089                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18001                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78503.844160                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78503.844160                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71442.641034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 78513.111888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76915.319422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71442.641034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 78513.111888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76915.319422                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       210795                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       210795                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210575.187970                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210575.187970                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210727.482679                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210727.482679                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                8553                       # Transaction distribution
system.membus.trans_dist::ReadResp               8554                       # Transaction distribution
system.membus.trans_dist::WriteReq                133                       # Transaction distribution
system.membus.trans_dist::WriteResp               133                       # Transaction distribution
system.membus.trans_dist::Writeback              8482                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5788                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5788                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        36569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        37435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1441536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1442088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1442088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             22958                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   22958    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               22958                       # Request fanout histogram
system.membus.reqLayer0.occupancy              664500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            60544500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           74878998                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          280076                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       225423                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        12334                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       185553                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          110173                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     59.375488                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           19970                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          513                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               241985                       # DTB read hits
system.switch_cpus.dtb.read_misses               3239                       # DTB read misses
system.switch_cpus.dtb.read_acv                    22                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            74005                       # DTB read accesses
system.switch_cpus.dtb.write_hits              156611                       # DTB write hits
system.switch_cpus.dtb.write_misses              1132                       # DTB write misses
system.switch_cpus.dtb.write_acv                   50                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           31905                       # DTB write accesses
system.switch_cpus.dtb.data_hits               398596                       # DTB hits
system.switch_cpus.dtb.data_misses               4371                       # DTB misses
system.switch_cpus.dtb.data_acv                    72                       # DTB access violations
system.switch_cpus.dtb.data_accesses           105910                       # DTB accesses
system.switch_cpus.itb.fetch_hits               73816                       # ITB hits
system.switch_cpus.itb.fetch_misses              2653                       # ITB misses
system.switch_cpus.itb.fetch_acv                   51                       # ITB acv
system.switch_cpus.itb.fetch_accesses           76469                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2329343                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       459315                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1531727                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              280076                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       130143                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1321659                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           37060                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 27                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          632                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       205228                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            200390                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7926                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      2005416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.763795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.088267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1715632     85.55%     85.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            20261      1.01%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            35748      1.78%     88.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            24579      1.23%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            51901      2.59%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            14082      0.70%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            22484      1.12%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            12517      0.62%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           108212      5.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2005416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.120238                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.657579                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           372750                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1382453                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            193484                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         39625                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          17104                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        15359                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1465                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1342378                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4219                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          17104                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           394270                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          572835                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       592882                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            210163                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        218162                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1282032                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1851                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          34567                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          17515                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         128533                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       867540                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1627387                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1623759                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3182                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        656718                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           210819                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        37362                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         4248                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            265641                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       236512                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       167723                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        44664                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        29724                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1176986                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        35546                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1129415                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1573                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       262611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       149697                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        23573                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      2005416                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.563182                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.307762                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1553445     77.46%     77.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       178586      8.91%     86.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        87615      4.37%     90.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        71342      3.56%     94.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        56190      2.80%     97.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        28284      1.41%     98.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        17537      0.87%     99.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         9165      0.46%     99.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         3252      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2005416                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            3513      9.89%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          18339     51.65%     61.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13657     38.46%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          493      0.04%      0.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        686332     60.77%     60.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1089      0.10%     60.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1312      0.12%     61.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     61.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            5      0.00%     61.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     61.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.02%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       256810     22.74%     83.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       159902     14.16%     97.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        23224      2.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1129415                       # Type of FU issued
system.switch_cpus.iq.rate                   0.484864                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               35509                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.031440                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      4291413                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1471308                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1065632                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         9914                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         5117                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4670                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1159244                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            5187                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        10086                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        58706                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          176                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1326                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        20375                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          340                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        34345                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          17104                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          327827                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        190818                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1235964                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         5767                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        236512                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       167723                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        27997                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2094                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        188158                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1326                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         5556                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10308                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        15864                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1115731                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        246450                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13683                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 23432                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               404608                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           162908                       # Number of branches executed
system.switch_cpus.iew.exec_stores             158158                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.478990                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1078461                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1070302                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            539636                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            718248                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.459487                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.751323                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       259689                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        11973                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        14510                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1961211                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.493243                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.474650                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1619413     82.57%     82.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       158059      8.06%     90.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        60187      3.07%     93.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        25183      1.28%     94.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        28248      1.44%     96.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        11125      0.57%     96.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         9447      0.48%     97.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         8320      0.42%     97.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        41229      2.10%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1961211                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       967353                       # Number of instructions committed
system.switch_cpus.commit.committedOps         967353                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 325154                       # Number of memory references committed
system.switch_cpus.commit.loads                177806                       # Number of loads committed
system.switch_cpus.commit.membars                6022                       # Number of memory barriers committed
system.switch_cpus.commit.branches             142115                       # Number of branches committed
system.switch_cpus.commit.fp_insts               4403                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            930462                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        13027                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        17922      1.85%      1.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       592087     61.21%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1035      0.11%     63.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1299      0.13%     63.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     63.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            2      0.00%     63.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     63.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.03%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       183828     19.00%     82.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       147709     15.27%     97.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        23224      2.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       967353                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         41229                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              3127151                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             2498675                       # The number of ROB writes
system.switch_cpus.timesIdled                    7199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  323927                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              949923                       # Number of Instructions Simulated
system.switch_cpus.committedOps                949923                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.452139                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.452139                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.407807                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.407807                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1461752                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          749642                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3076                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2772                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           31601                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          18540                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              24625                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             24626                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               133                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              133                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13044                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9386                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9386                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        26481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        54852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 81333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       847232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2145320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2992552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               6                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            47191                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  47191    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              47191                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           36706000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20487229                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          32609501                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
