Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Jul 25 16:59:11 2022
| Host         : dgraz running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file project_reti_logiche_control_sets_placed.rpt
| Design       : project_reti_logiche
| Device       : xc7a200t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   216 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |    29 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            7 |
| No           | No                    | Yes                    |              12 |            9 |
| No           | Yes                   | No                     |              13 |           11 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |              29 |           18 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-----------------------+-----------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |     Enable Signal     |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+-----------------------+-----------------------------------------+------------------+----------------+--------------+
| ~i_clk_IBUF_BUFG                         | cont/number_of_words0 | cont/number_of_words_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  cont/number_of_words_reg[2]_LDC_i_1_n_0 |                       | cont/number_of_words_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/number_of_words_reg[1]_LDC_i_1_n_0 |                       | cont/number_of_words_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/number_of_words_reg[0]_LDC_i_1_n_0 |                       | cont/number_of_words_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/number_of_words_reg[3]_LDC_i_1_n_0 |                       | cont/number_of_words_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/number_of_words_reg[4]_LDC_i_1_n_0 |                       | cont/number_of_words_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/number_of_words_reg[5]_LDC_i_1_n_0 |                       | cont/number_of_words_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
| ~i_clk_IBUF_BUFG                         | cont/number_of_words0 | cont/number_of_words_reg[7]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
| ~i_clk_IBUF_BUFG                         | cont/number_of_words0 | cont/number_of_words_reg[6]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
| ~i_clk_IBUF_BUFG                         | cont/number_of_words0 | cont/number_of_words_reg[5]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
| ~i_clk_IBUF_BUFG                         | cont/number_of_words0 | cont/number_of_words_reg[4]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
| ~i_clk_IBUF_BUFG                         | cont/number_of_words0 | cont/number_of_words_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
| ~i_clk_IBUF_BUFG                         | cont/number_of_words0 | cont/number_of_words_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
| ~i_clk_IBUF_BUFG                         | cont/number_of_words0 | cont/number_of_words_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  cont/number_of_words_reg[6]_LDC_i_1_n_0 |                       | cont/number_of_words_reg[6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
| ~i_clk_IBUF_BUFG                         |                       | cont/number_of_words_reg[6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
| ~i_clk_IBUF_BUFG                         |                       | cont/number_of_words_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
| ~i_clk_IBUF_BUFG                         |                       | cont/number_of_words_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
| ~i_clk_IBUF_BUFG                         |                       | cont/number_of_words_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
| ~i_clk_IBUF_BUFG                         |                       | cont/number_of_words_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
| ~i_clk_IBUF_BUFG                         |                       | cont/number_of_words_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
| ~i_clk_IBUF_BUFG                         |                       | cont/number_of_words_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
| ~i_clk_IBUF_BUFG                         |                       | cont/number_of_words_reg[7]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/number_of_words_reg[7]_LDC_i_1_n_0 |                       | cont/number_of_words_reg[7]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/AR[0]                              |                       | cont/done0                              |                1 |              1 |         1.00 |
|  cont/component_enable_reg_i_1_n_0       |                       | cont/component_enable_reg_i_2_n_0       |                1 |              1 |         1.00 |
|  i_clk_IBUF_BUFG                         | cont/component_enable |                                         |                1 |              2 |         2.00 |
|  i_clk_IBUF_BUFG                         | cont/component_enable | cont/AR[0]                              |                1 |              2 |         2.00 |
|  cont/mem_address_reg[10]_i_2_n_0        |                       | cont/mem_address1                       |                1 |              3 |         3.00 |
|  i_clk_IBUF_BUFG                         | cont/component_enable | cont/i_rst                              |                1 |              4 |         4.00 |
|  i_clk_IBUF_BUFG                         |                       | i_rst_IBUF                              |                1 |              4 |         4.00 |
|  cont/next_state_reg[3]_i_2_n_0          |                       |                                         |                2 |              4 |         2.00 |
|  cont/mem_address_reg[10]_i_2_n_0        |                       |                                         |                3 |              8 |         2.67 |
| ~i_clk_IBUF_BUFG                         | cont/number_of_words0 | cont/AR[0]                              |                3 |              8 |         2.67 |
|  cont/mem_inout0                         |                       |                                         |                2 |              8 |         4.00 |
| ~i_clk_IBUF_BUFG                         | cont/sel              | cont/AR[0]                              |                6 |             11 |         1.83 |
+------------------------------------------+-----------------------+-----------------------------------------+------------------+----------------+--------------+


