{"sha": "0379033b6388ad245e8926766929012c27b6f20a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDM3OTAzM2I2Mzg4YWQyNDVlODkyNjc2NjkyOTAxMmMyN2I2ZjIwYQ==", "commit": {"author": {"name": "James Greenhalgh", "email": "james.greenhalgh@arm.com", "date": "2014-06-23T16:00:02Z"}, "committer": {"name": "James Greenhalgh", "email": "jgreenhalgh@gcc.gnu.org", "date": "2014-06-23T16:00:02Z"}, "message": "Re: [AArch64] Implement ADD in vector registers for 32-bit scalar values.\n\ngcc/\n\n\t* config/aarch64/aarch64.md (addsi3_aarch64): Set \"simd\" attr to\n\t\"yes\" where needed.\n\nFrom-SVN: r211899", "tree": {"sha": "35ccad7b6416801efc000d0cba69c9231567e0e4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/35ccad7b6416801efc000d0cba69c9231567e0e4"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/0379033b6388ad245e8926766929012c27b6f20a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0379033b6388ad245e8926766929012c27b6f20a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0379033b6388ad245e8926766929012c27b6f20a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0379033b6388ad245e8926766929012c27b6f20a/comments", "author": {"login": "jgreenhalgh-arm", "id": 6104025, "node_id": "MDQ6VXNlcjYxMDQwMjU=", "avatar_url": "https://avatars.githubusercontent.com/u/6104025?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jgreenhalgh-arm", "html_url": "https://github.com/jgreenhalgh-arm", "followers_url": "https://api.github.com/users/jgreenhalgh-arm/followers", "following_url": "https://api.github.com/users/jgreenhalgh-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jgreenhalgh-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jgreenhalgh-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jgreenhalgh-arm/subscriptions", "organizations_url": "https://api.github.com/users/jgreenhalgh-arm/orgs", "repos_url": "https://api.github.com/users/jgreenhalgh-arm/repos", "events_url": "https://api.github.com/users/jgreenhalgh-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jgreenhalgh-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "82bb92454f99f40d02ebedb6088e403b6809dc6b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/82bb92454f99f40d02ebedb6088e403b6809dc6b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/82bb92454f99f40d02ebedb6088e403b6809dc6b"}], "stats": {"total": 8, "additions": 7, "deletions": 1}, "files": [{"sha": "32917ef5e4a574dd5c66ba970ba933d68c43c1ce", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0379033b6388ad245e8926766929012c27b6f20a/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0379033b6388ad245e8926766929012c27b6f20a/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=0379033b6388ad245e8926766929012c27b6f20a", "patch": "@@ -1,3 +1,8 @@\n+2014-06-23  James Greenhalgh  <james.greenhalgh@arm.com>\n+\n+\t* config/aarch64/aarch64.md (addsi3_aarch64): Set \"simd\" attr to\n+\t\"yes\" where needed.\n+\n 2014-06-23  Alan Modra  <amodra@gmail.com>\n \n \tPR bootstrap/61583"}, {"sha": "8705ee9d1892882af70b2a528d0007d3013a135b", "filename": "gcc/config/aarch64/aarch64.md", "status": "modified", "additions": 2, "deletions": 1, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0379033b6388ad245e8926766929012c27b6f20a/gcc%2Fconfig%2Faarch64%2Faarch64.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0379033b6388ad245e8926766929012c27b6f20a/gcc%2Fconfig%2Faarch64%2Faarch64.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.md?ref=0379033b6388ad245e8926766929012c27b6f20a", "patch": "@@ -1167,7 +1167,8 @@\n   add\\\\t%w0, %w1, %w2\n   add\\\\t%0.2s, %1.2s, %2.2s\n   sub\\\\t%w0, %w1, #%n2\"\n-  [(set_attr \"type\" \"alu_imm,alu_reg,neon_add,alu_imm\")]\n+  [(set_attr \"type\" \"alu_imm,alu_reg,neon_add,alu_imm\")\n+   (set_attr \"simd\" \"*,*,yes,*\")]\n )\n \n ;; zero_extend version of above"}]}