

================================================================
== Vitis HLS Report for 'AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP'
================================================================
* Date:           Wed Sep  4 19:39:22 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.181 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026|  3.386 us|  3.386 us|  1026|  1026|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- HIST_INITIALIZE_LOOP  |     1024|     1024|         1|          1|          1|  1024|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      13|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      13|      57|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln886_fu_148_p2    |         +|   0|  0|  18|          11|           1|
    |icmp_ln1073_fu_142_p2  |      icmp|   0|  0|  12|          11|          12|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  30|          22|          13|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done_int             |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_7  |   9|          2|   11|         22|
    |i_V_fu_46               |   9|          2|   11|         22|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  27|          6|   23|         46|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_V_fu_46    |  11|   0|   11|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  13|   0|   13|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP|  return value|
|tmp_hist1_V_2_address0  |  out|   10|   ap_memory|                                     tmp_hist1_V_2|         array|
|tmp_hist1_V_2_ce0       |  out|    1|   ap_memory|                                     tmp_hist1_V_2|         array|
|tmp_hist1_V_2_we0       |  out|    1|   ap_memory|                                     tmp_hist1_V_2|         array|
|tmp_hist1_V_2_d0        |  out|   32|   ap_memory|                                     tmp_hist1_V_2|         array|
|tmp_hist1_V_1_address0  |  out|   10|   ap_memory|                                     tmp_hist1_V_1|         array|
|tmp_hist1_V_1_ce0       |  out|    1|   ap_memory|                                     tmp_hist1_V_1|         array|
|tmp_hist1_V_1_we0       |  out|    1|   ap_memory|                                     tmp_hist1_V_1|         array|
|tmp_hist1_V_1_d0        |  out|   32|   ap_memory|                                     tmp_hist1_V_1|         array|
|tmp_hist1_V_address0    |  out|   10|   ap_memory|                                       tmp_hist1_V|         array|
|tmp_hist1_V_ce0         |  out|    1|   ap_memory|                                       tmp_hist1_V|         array|
|tmp_hist1_V_we0         |  out|    1|   ap_memory|                                       tmp_hist1_V|         array|
|tmp_hist1_V_d0          |  out|   32|   ap_memory|                                       tmp_hist1_V|         array|
|tmp_hist_V_2_address0   |  out|   10|   ap_memory|                                      tmp_hist_V_2|         array|
|tmp_hist_V_2_ce0        |  out|    1|   ap_memory|                                      tmp_hist_V_2|         array|
|tmp_hist_V_2_we0        |  out|    1|   ap_memory|                                      tmp_hist_V_2|         array|
|tmp_hist_V_2_d0         |  out|   32|   ap_memory|                                      tmp_hist_V_2|         array|
|tmp_hist_V_1_address0   |  out|   10|   ap_memory|                                      tmp_hist_V_1|         array|
|tmp_hist_V_1_ce0        |  out|    1|   ap_memory|                                      tmp_hist_V_1|         array|
|tmp_hist_V_1_we0        |  out|    1|   ap_memory|                                      tmp_hist_V_1|         array|
|tmp_hist_V_1_d0         |  out|   32|   ap_memory|                                      tmp_hist_V_1|         array|
|tmp_hist_V_address0     |  out|   10|   ap_memory|                                        tmp_hist_V|         array|
|tmp_hist_V_ce0          |  out|    1|   ap_memory|                                        tmp_hist_V|         array|
|tmp_hist_V_we0          |  out|    1|   ap_memory|                                        tmp_hist_V|         array|
|tmp_hist_V_d0           |  out|   32|   ap_memory|                                        tmp_hist_V|         array|
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+

