{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 20:03:12 2024 " "Info: Processing started: Tue Apr 16 20:03:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register_4x -c register_4x --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register_4x -c register_4x --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IR1 " "Info: Assuming node \"IR1\" is an undefined clock" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 240 304 472 256 "IR1" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "IR0 " "Info: Assuming node \"IR0\" is an undefined clock" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 224 304 472 240 "IR0" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR " "Info: Assuming node \"CPR\" is an undefined clock" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 440 304 472 456 "CPR" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPACC " "Info: Assuming node \"CPACC\" is an undefined clock" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 112 304 472 128 "CPACC" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPACC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 280 744 808 328 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst4 " "Info: Detected gated clock \"inst4\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 328 744 808 376 "inst4" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst5 " "Info: Detected gated clock \"inst5\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 104 888 952 152 "inst5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst2 " "Info: Detected gated clock \"inst2\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 232 744 808 280 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "IR1 " "Info: No valid register-to-register data paths exist for clock \"IR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "IR0 " "Info: No valid register-to-register data paths exist for clock \"IR0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR " "Info: No valid register-to-register data paths exist for clock \"CPR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPACC " "Info: No valid register-to-register data paths exist for clock \"CPACC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 REGIN5 CPR 4.109 ns register " "Info: tsu for register \"register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2\" (data pin = \"REGIN5\", clock pin = \"CPR\") is 4.109 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.644 ns + Longest pin register " "Info: + Longest pin to register delay is 8.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns REGIN5 1 PIN PIN_43 4 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_43; Fanout = 4; PIN Node = 'REGIN5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGIN5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 216 960 1128 232 "REGIN5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.189 ns) + CELL(0.460 ns) 8.644 ns register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 2 REG LCFF_X31_Y4_N29 2 " "Info: 2: + IC(7.189 ns) + CELL(0.460 ns) = 8.644 ns; Loc. = LCFF_X31_Y4_N29; Fanout = 2; REG Node = 'register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.649 ns" { REGIN5 register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 16.83 % ) " "Info: Total cell delay = 1.455 ns ( 16.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.189 ns ( 83.17 % ) " "Info: Total interconnect delay = 7.189 ns ( 83.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.644 ns" { REGIN5 register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.644 ns" { REGIN5 {} REGIN5~combout {} register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 7.189ns } { 0.000ns 0.995ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR destination 4.495 ns - Shortest register " "Info: - Shortest clock path from clock \"CPR\" to destination register is 4.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CPR 1 CLK PIN_129 4 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_129; Fanout = 4; CLK Node = 'CPR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 440 304 472 456 "CPR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.505 ns) 2.163 ns inst4 2 COMB LCCOMB_X33_Y10_N20 1 " "Info: 2: + IC(0.508 ns) + CELL(0.505 ns) = 2.163 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 1; COMB Node = 'inst4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { CPR inst4 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 328 744 808 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.000 ns) 2.902 ns inst4~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(0.739 ns) + CELL(0.000 ns) = 2.902 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 328 744 808 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.666 ns) 4.495 ns register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 4 REG LCFF_X31_Y4_N29 2 " "Info: 4: + IC(0.927 ns) + CELL(0.666 ns) = 4.495 ns; Loc. = LCFF_X31_Y4_N29; Fanout = 2; REG Node = 'register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { inst4~clkctrl register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.321 ns ( 51.64 % ) " "Info: Total cell delay = 2.321 ns ( 51.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.174 ns ( 48.36 % ) " "Info: Total interconnect delay = 2.174 ns ( 48.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.495 ns" { CPR inst4 inst4~clkctrl register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.495 ns" { CPR {} CPR~combout {} inst4 {} inst4~clkctrl {} register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 0.508ns 0.739ns 0.927ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.644 ns" { REGIN5 register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.644 ns" { REGIN5 {} REGIN5~combout {} register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 7.189ns } { 0.000ns 0.995ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.495 ns" { CPR inst4 inst4~clkctrl register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.495 ns" { CPR {} CPR~combout {} inst4 {} inst4~clkctrl {} register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 0.508ns 0.739ns 0.927ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "IR0 REGQ1_3 register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst 17.596 ns register " "Info: tco from clock \"IR0\" to destination pin \"REGQ1_3\" through register \"register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst\" is 17.596 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR0 source 7.273 ns + Longest register " "Info: + Longest clock path from clock \"IR0\" to source register is 7.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns IR0 1 CLK PIN_134 4 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_134; Fanout = 4; CLK Node = 'IR0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR0 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 224 304 472 240 "IR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.370 ns) 2.790 ns inst3 2 COMB LCCOMB_X33_Y10_N6 1 " "Info: 2: + IC(1.435 ns) + CELL(0.370 ns) = 2.790 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 1; COMB Node = 'inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { IR0 inst3 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 280 744 808 328 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.887 ns) + CELL(0.000 ns) 5.677 ns inst3~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.887 ns) + CELL(0.000 ns) = 5.677 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 280 744 808 328 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.666 ns) 7.273 ns register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst 4 REG LCFF_X30_Y3_N27 1 " "Info: 4: + IC(0.930 ns) + CELL(0.666 ns) = 7.273 ns; Loc. = LCFF_X30_Y3_N27; Fanout = 1; REG Node = 'register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { inst3~clkctrl register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.021 ns ( 27.79 % ) " "Info: Total cell delay = 2.021 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.252 ns ( 72.21 % ) " "Info: Total interconnect delay = 5.252 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.273 ns" { IR0 inst3 inst3~clkctrl register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.273 ns" { IR0 {} IR0~combout {} inst3 {} inst3~clkctrl {} register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.435ns 2.887ns 0.930ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.019 ns + Longest register pin " "Info: + Longest register to pin delay is 10.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst 1 REG LCFF_X30_Y3_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y3_N27; Fanout = 1; REG Node = 'register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.624 ns) 1.060 ns mux4-8:inst6\|inst8~42 2 COMB LCCOMB_X30_Y3_N24 1 " "Info: 2: + IC(0.436 ns) + CELL(0.624 ns) = 1.060 ns; Loc. = LCCOMB_X30_Y3_N24; Fanout = 1; COMB Node = 'mux4-8:inst6\|inst8~42'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { register-8_with_CLR:R1|register-4_with_CLR:inst|inst mux4-8:inst6|inst8~42 } "NODE_NAME" } } { "mux4-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/mux4-8.bdf" { { 312 608 672 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.651 ns) 3.147 ns mux4-8:inst6\|inst8~43 3 COMB LCCOMB_X31_Y4_N26 1 " "Info: 3: + IC(1.436 ns) + CELL(0.651 ns) = 3.147 ns; Loc. = LCCOMB_X31_Y4_N26; Fanout = 1; COMB Node = 'mux4-8:inst6\|inst8~43'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { mux4-8:inst6|inst8~42 mux4-8:inst6|inst8~43 } "NODE_NAME" } } { "mux4-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/mux4-8.bdf" { { 312 608 672 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.576 ns) + CELL(3.296 ns) 10.019 ns REGQ1_3 4 PIN PIN_59 0 " "Info: 4: + IC(3.576 ns) + CELL(3.296 ns) = 10.019 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'REGQ1_3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.872 ns" { mux4-8:inst6|inst8~43 REGQ1_3 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { -96 2464 2640 -80 "REGQ1_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.571 ns ( 45.62 % ) " "Info: Total cell delay = 4.571 ns ( 45.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.448 ns ( 54.38 % ) " "Info: Total interconnect delay = 5.448 ns ( 54.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.019 ns" { register-8_with_CLR:R1|register-4_with_CLR:inst|inst mux4-8:inst6|inst8~42 mux4-8:inst6|inst8~43 REGQ1_3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.019 ns" { register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} mux4-8:inst6|inst8~42 {} mux4-8:inst6|inst8~43 {} REGQ1_3 {} } { 0.000ns 0.436ns 1.436ns 3.576ns } { 0.000ns 0.624ns 0.651ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.273 ns" { IR0 inst3 inst3~clkctrl register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.273 ns" { IR0 {} IR0~combout {} inst3 {} inst3~clkctrl {} register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.435ns 2.887ns 0.930ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.019 ns" { register-8_with_CLR:R1|register-4_with_CLR:inst|inst mux4-8:inst6|inst8~42 mux4-8:inst6|inst8~43 REGQ1_3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.019 ns" { register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} mux4-8:inst6|inst8~42 {} mux4-8:inst6|inst8~43 {} REGQ1_3 {} } { 0.000ns 0.436ns 1.436ns 3.576ns } { 0.000ns 0.624ns 0.651ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "OUT_IR1 REGQ1_3 16.303 ns Longest " "Info: Longest tpd from source pin \"OUT_IR1\" to destination pin \"REGQ1_3\" is 16.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns OUT_IR1 1 PIN PIN_113 11 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 11; PIN Node = 'OUT_IR1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_IR1 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 904 304 472 920 "OUT_IR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.708 ns) + CELL(0.651 ns) 7.344 ns mux4-8:inst6\|inst8~42 2 COMB LCCOMB_X30_Y3_N24 1 " "Info: 2: + IC(5.708 ns) + CELL(0.651 ns) = 7.344 ns; Loc. = LCCOMB_X30_Y3_N24; Fanout = 1; COMB Node = 'mux4-8:inst6\|inst8~42'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { OUT_IR1 mux4-8:inst6|inst8~42 } "NODE_NAME" } } { "mux4-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/mux4-8.bdf" { { 312 608 672 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.651 ns) 9.431 ns mux4-8:inst6\|inst8~43 3 COMB LCCOMB_X31_Y4_N26 1 " "Info: 3: + IC(1.436 ns) + CELL(0.651 ns) = 9.431 ns; Loc. = LCCOMB_X31_Y4_N26; Fanout = 1; COMB Node = 'mux4-8:inst6\|inst8~43'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { mux4-8:inst6|inst8~42 mux4-8:inst6|inst8~43 } "NODE_NAME" } } { "mux4-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/mux4-8.bdf" { { 312 608 672 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.576 ns) + CELL(3.296 ns) 16.303 ns REGQ1_3 4 PIN PIN_59 0 " "Info: 4: + IC(3.576 ns) + CELL(3.296 ns) = 16.303 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'REGQ1_3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.872 ns" { mux4-8:inst6|inst8~43 REGQ1_3 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { -96 2464 2640 -80 "REGQ1_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.583 ns ( 34.25 % ) " "Info: Total cell delay = 5.583 ns ( 34.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.720 ns ( 65.75 % ) " "Info: Total interconnect delay = 10.720 ns ( 65.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.303 ns" { OUT_IR1 mux4-8:inst6|inst8~42 mux4-8:inst6|inst8~43 REGQ1_3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.303 ns" { OUT_IR1 {} OUT_IR1~combout {} mux4-8:inst6|inst8~42 {} mux4-8:inst6|inst8~43 {} REGQ1_3 {} } { 0.000ns 0.000ns 5.708ns 1.436ns 3.576ns } { 0.000ns 0.985ns 0.651ns 0.651ns 3.296ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst2 REGIN1 IR0 0.500 ns register " "Info: th for register \"register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst2\" (data pin = \"REGIN1\", clock pin = \"IR0\") is 0.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR0 destination 7.263 ns + Longest register " "Info: + Longest clock path from clock \"IR0\" to destination register is 7.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns IR0 1 CLK PIN_134 4 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_134; Fanout = 4; CLK Node = 'IR0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR0 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 224 304 472 240 "IR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.370 ns) 2.790 ns inst3 2 COMB LCCOMB_X33_Y10_N6 1 " "Info: 2: + IC(1.435 ns) + CELL(0.370 ns) = 2.790 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 1; COMB Node = 'inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { IR0 inst3 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 280 744 808 328 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.887 ns) + CELL(0.000 ns) 5.677 ns inst3~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.887 ns) + CELL(0.000 ns) = 5.677 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 280 744 808 328 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 7.263 ns register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst2 4 REG LCFF_X2_Y3_N25 1 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 7.263 ns; Loc. = LCFF_X2_Y3_N25; Fanout = 1; REG Node = 'register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst3~clkctrl register-8_with_CLR:R1|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.021 ns ( 27.83 % ) " "Info: Total cell delay = 2.021 ns ( 27.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.242 ns ( 72.17 % ) " "Info: Total interconnect delay = 5.242 ns ( 72.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.263 ns" { IR0 inst3 inst3~clkctrl register-8_with_CLR:R1|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.263 ns" { IR0 {} IR0~combout {} inst3 {} inst3~clkctrl {} register-8_with_CLR:R1|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.435ns 2.887ns 0.920ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.069 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns REGIN1 1 PIN PIN_45 4 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_45; Fanout = 4; PIN Node = 'REGIN1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGIN1 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register_4x.bdf" { { 280 960 1128 296 "REGIN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.614 ns) + CELL(0.460 ns) 7.069 ns register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst2 2 REG LCFF_X2_Y3_N25 1 " "Info: 2: + IC(5.614 ns) + CELL(0.460 ns) = 7.069 ns; Loc. = LCFF_X2_Y3_N25; Fanout = 1; REG Node = 'register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.074 ns" { REGIN1 register-8_with_CLR:R1|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register_4x/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 20.58 % ) " "Info: Total cell delay = 1.455 ns ( 20.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.614 ns ( 79.42 % ) " "Info: Total interconnect delay = 5.614 ns ( 79.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.069 ns" { REGIN1 register-8_with_CLR:R1|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.069 ns" { REGIN1 {} REGIN1~combout {} register-8_with_CLR:R1|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 5.614ns } { 0.000ns 0.995ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.263 ns" { IR0 inst3 inst3~clkctrl register-8_with_CLR:R1|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.263 ns" { IR0 {} IR0~combout {} inst3 {} inst3~clkctrl {} register-8_with_CLR:R1|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.435ns 2.887ns 0.920ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.069 ns" { REGIN1 register-8_with_CLR:R1|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.069 ns" { REGIN1 {} REGIN1~combout {} register-8_with_CLR:R1|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 5.614ns } { 0.000ns 0.995ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 20:03:12 2024 " "Info: Processing ended: Tue Apr 16 20:03:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
