-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
-- Date        : Sun Aug  1 19:46:02 2021
-- Host        : test-ubuntu running 64-bit Ubuntu 20.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/test/Workplace/adi/hdl/projects/m2k/standalone/m2k.gen/sources_1/bd/system/ip/system_axi_adc_decimate_0/system_axi_adc_decimate_0_sim_netlist.vhdl
-- Design      : system_axi_adc_decimate_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg225-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_cic_comb is
  port (
    \data_stage[11]_13\ : out STD_LOGIC_VECTOR ( 105 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ce_comb_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce_comb_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_17 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_19 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_21 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_22 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_23 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[103]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[99]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[95]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[91]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[27]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[3].state_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[47]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[2].state_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[67]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[1].state_reg[71]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[87]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[0].state_reg[91]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[95]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[99]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[103]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[105]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_clk : in STD_LOGIC;
    \genblk2[0].shift_r[104].storage_reg[104][4]_0\ : in STD_LOGIC_VECTOR ( 104 downto 0 );
    ce_comb : in STD_LOGIC;
    \genblk2[0].shift_r[105].storage_reg[105][4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \data_stage[6]_12\ : in STD_LOGIC_VECTOR ( 105 downto 0 );
    storage_out : in STD_LOGIC_VECTOR ( 105 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_cic_comb : entity is "cic_comb";
end system_axi_adc_decimate_0_cic_comb;

architecture STRUCTURE of system_axi_adc_decimate_0_cic_comb is
  signal \active_i_1__2_n_0\ : STD_LOGIC;
  signal active_reg_n_0 : STD_LOGIC;
  signal \counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal data_in_seq : STD_LOGIC_VECTOR ( 105 to 105 );
  signal \^data_stage[11]_13\ : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \diff_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__0_n_0\ : STD_LOGIC;
  signal \diff_carry__0_n_1\ : STD_LOGIC;
  signal \diff_carry__0_n_2\ : STD_LOGIC;
  signal \diff_carry__0_n_3\ : STD_LOGIC;
  signal \diff_carry__0_n_4\ : STD_LOGIC;
  signal \diff_carry__0_n_5\ : STD_LOGIC;
  signal \diff_carry__0_n_6\ : STD_LOGIC;
  signal \diff_carry__0_n_7\ : STD_LOGIC;
  signal \diff_carry__10_i_2__0_n_0\ : STD_LOGIC;
  signal \diff_carry__10_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__10_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__10_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__10_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__10_n_0\ : STD_LOGIC;
  signal \diff_carry__10_n_1\ : STD_LOGIC;
  signal \diff_carry__10_n_2\ : STD_LOGIC;
  signal \diff_carry__10_n_3\ : STD_LOGIC;
  signal \diff_carry__10_n_4\ : STD_LOGIC;
  signal \diff_carry__10_n_5\ : STD_LOGIC;
  signal \diff_carry__11_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__11_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__11_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__11_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__11_n_0\ : STD_LOGIC;
  signal \diff_carry__11_n_1\ : STD_LOGIC;
  signal \diff_carry__11_n_2\ : STD_LOGIC;
  signal \diff_carry__11_n_3\ : STD_LOGIC;
  signal \diff_carry__11_n_4\ : STD_LOGIC;
  signal \diff_carry__11_n_5\ : STD_LOGIC;
  signal \diff_carry__11_n_6\ : STD_LOGIC;
  signal \diff_carry__11_n_7\ : STD_LOGIC;
  signal \diff_carry__12_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__12_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__12_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__12_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__12_n_0\ : STD_LOGIC;
  signal \diff_carry__12_n_1\ : STD_LOGIC;
  signal \diff_carry__12_n_2\ : STD_LOGIC;
  signal \diff_carry__12_n_3\ : STD_LOGIC;
  signal \diff_carry__12_n_4\ : STD_LOGIC;
  signal \diff_carry__12_n_5\ : STD_LOGIC;
  signal \diff_carry__12_n_6\ : STD_LOGIC;
  signal \diff_carry__12_n_7\ : STD_LOGIC;
  signal \diff_carry__13_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__13_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__13_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__13_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__13_n_0\ : STD_LOGIC;
  signal \diff_carry__13_n_1\ : STD_LOGIC;
  signal \diff_carry__13_n_2\ : STD_LOGIC;
  signal \diff_carry__13_n_3\ : STD_LOGIC;
  signal \diff_carry__13_n_4\ : STD_LOGIC;
  signal \diff_carry__13_n_5\ : STD_LOGIC;
  signal \diff_carry__13_n_6\ : STD_LOGIC;
  signal \diff_carry__13_n_7\ : STD_LOGIC;
  signal \diff_carry__14_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__14_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__14_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__14_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__14_n_0\ : STD_LOGIC;
  signal \diff_carry__14_n_1\ : STD_LOGIC;
  signal \diff_carry__14_n_2\ : STD_LOGIC;
  signal \diff_carry__14_n_3\ : STD_LOGIC;
  signal \diff_carry__14_n_4\ : STD_LOGIC;
  signal \diff_carry__14_n_5\ : STD_LOGIC;
  signal \diff_carry__14_n_6\ : STD_LOGIC;
  signal \diff_carry__14_n_7\ : STD_LOGIC;
  signal \diff_carry__15_i_2__0_n_0\ : STD_LOGIC;
  signal \diff_carry__15_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__15_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__15_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__15_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__15_n_0\ : STD_LOGIC;
  signal \diff_carry__15_n_1\ : STD_LOGIC;
  signal \diff_carry__15_n_2\ : STD_LOGIC;
  signal \diff_carry__15_n_3\ : STD_LOGIC;
  signal \diff_carry__15_n_4\ : STD_LOGIC;
  signal \diff_carry__15_n_5\ : STD_LOGIC;
  signal \diff_carry__15_n_6\ : STD_LOGIC;
  signal \diff_carry__15_n_7\ : STD_LOGIC;
  signal \diff_carry__16_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__16_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__16_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__16_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__16_n_0\ : STD_LOGIC;
  signal \diff_carry__16_n_1\ : STD_LOGIC;
  signal \diff_carry__16_n_2\ : STD_LOGIC;
  signal \diff_carry__16_n_3\ : STD_LOGIC;
  signal \diff_carry__16_n_4\ : STD_LOGIC;
  signal \diff_carry__16_n_5\ : STD_LOGIC;
  signal \diff_carry__16_n_6\ : STD_LOGIC;
  signal \diff_carry__16_n_7\ : STD_LOGIC;
  signal \diff_carry__17_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__17_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__17_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__17_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__17_n_0\ : STD_LOGIC;
  signal \diff_carry__17_n_1\ : STD_LOGIC;
  signal \diff_carry__17_n_2\ : STD_LOGIC;
  signal \diff_carry__17_n_3\ : STD_LOGIC;
  signal \diff_carry__17_n_4\ : STD_LOGIC;
  signal \diff_carry__17_n_5\ : STD_LOGIC;
  signal \diff_carry__17_n_6\ : STD_LOGIC;
  signal \diff_carry__17_n_7\ : STD_LOGIC;
  signal \diff_carry__18_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__18_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__18_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__18_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__18_n_0\ : STD_LOGIC;
  signal \diff_carry__18_n_1\ : STD_LOGIC;
  signal \diff_carry__18_n_2\ : STD_LOGIC;
  signal \diff_carry__18_n_3\ : STD_LOGIC;
  signal \diff_carry__18_n_4\ : STD_LOGIC;
  signal \diff_carry__18_n_5\ : STD_LOGIC;
  signal \diff_carry__18_n_6\ : STD_LOGIC;
  signal \diff_carry__18_n_7\ : STD_LOGIC;
  signal \diff_carry__19_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__19_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__19_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__19_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__19_n_0\ : STD_LOGIC;
  signal \diff_carry__19_n_1\ : STD_LOGIC;
  signal \diff_carry__19_n_2\ : STD_LOGIC;
  signal \diff_carry__19_n_3\ : STD_LOGIC;
  signal \diff_carry__19_n_4\ : STD_LOGIC;
  signal \diff_carry__19_n_5\ : STD_LOGIC;
  signal \diff_carry__19_n_6\ : STD_LOGIC;
  signal \diff_carry__19_n_7\ : STD_LOGIC;
  signal \diff_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__1_n_0\ : STD_LOGIC;
  signal \diff_carry__1_n_1\ : STD_LOGIC;
  signal \diff_carry__1_n_2\ : STD_LOGIC;
  signal \diff_carry__1_n_3\ : STD_LOGIC;
  signal \diff_carry__1_n_4\ : STD_LOGIC;
  signal \diff_carry__1_n_5\ : STD_LOGIC;
  signal \diff_carry__1_n_6\ : STD_LOGIC;
  signal \diff_carry__1_n_7\ : STD_LOGIC;
  signal \diff_carry__20_i_2__0_n_0\ : STD_LOGIC;
  signal \diff_carry__20_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__20_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__20_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__20_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__20_n_0\ : STD_LOGIC;
  signal \diff_carry__20_n_1\ : STD_LOGIC;
  signal \diff_carry__20_n_2\ : STD_LOGIC;
  signal \diff_carry__20_n_3\ : STD_LOGIC;
  signal \diff_carry__20_n_4\ : STD_LOGIC;
  signal \diff_carry__20_n_5\ : STD_LOGIC;
  signal \diff_carry__20_n_6\ : STD_LOGIC;
  signal \diff_carry__20_n_7\ : STD_LOGIC;
  signal \diff_carry__21_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__21_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__21_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__21_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__21_n_0\ : STD_LOGIC;
  signal \diff_carry__21_n_1\ : STD_LOGIC;
  signal \diff_carry__21_n_2\ : STD_LOGIC;
  signal \diff_carry__21_n_3\ : STD_LOGIC;
  signal \diff_carry__21_n_4\ : STD_LOGIC;
  signal \diff_carry__21_n_5\ : STD_LOGIC;
  signal \diff_carry__21_n_6\ : STD_LOGIC;
  signal \diff_carry__21_n_7\ : STD_LOGIC;
  signal \diff_carry__22_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__22_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__22_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__22_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__22_n_0\ : STD_LOGIC;
  signal \diff_carry__22_n_1\ : STD_LOGIC;
  signal \diff_carry__22_n_2\ : STD_LOGIC;
  signal \diff_carry__22_n_3\ : STD_LOGIC;
  signal \diff_carry__22_n_4\ : STD_LOGIC;
  signal \diff_carry__22_n_5\ : STD_LOGIC;
  signal \diff_carry__22_n_6\ : STD_LOGIC;
  signal \diff_carry__22_n_7\ : STD_LOGIC;
  signal \diff_carry__23_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__23_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__23_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__23_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__23_n_0\ : STD_LOGIC;
  signal \diff_carry__23_n_1\ : STD_LOGIC;
  signal \diff_carry__23_n_2\ : STD_LOGIC;
  signal \diff_carry__23_n_3\ : STD_LOGIC;
  signal \diff_carry__23_n_4\ : STD_LOGIC;
  signal \diff_carry__23_n_5\ : STD_LOGIC;
  signal \diff_carry__23_n_6\ : STD_LOGIC;
  signal \diff_carry__23_n_7\ : STD_LOGIC;
  signal \diff_carry__24_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__24_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__24_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__24_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__24_n_0\ : STD_LOGIC;
  signal \diff_carry__24_n_1\ : STD_LOGIC;
  signal \diff_carry__24_n_2\ : STD_LOGIC;
  signal \diff_carry__24_n_3\ : STD_LOGIC;
  signal \diff_carry__24_n_4\ : STD_LOGIC;
  signal \diff_carry__24_n_5\ : STD_LOGIC;
  signal \diff_carry__24_n_6\ : STD_LOGIC;
  signal \diff_carry__24_n_7\ : STD_LOGIC;
  signal \diff_carry__25_i_2__1_n_0\ : STD_LOGIC;
  signal \diff_carry__25_i_3__1_n_0\ : STD_LOGIC;
  signal \diff_carry__25_n_3\ : STD_LOGIC;
  signal \diff_carry__25_n_6\ : STD_LOGIC;
  signal \diff_carry__25_n_7\ : STD_LOGIC;
  signal \diff_carry__2_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__2_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__2_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__2_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__2_n_0\ : STD_LOGIC;
  signal \diff_carry__2_n_1\ : STD_LOGIC;
  signal \diff_carry__2_n_2\ : STD_LOGIC;
  signal \diff_carry__2_n_3\ : STD_LOGIC;
  signal \diff_carry__2_n_4\ : STD_LOGIC;
  signal \diff_carry__2_n_5\ : STD_LOGIC;
  signal \diff_carry__2_n_6\ : STD_LOGIC;
  signal \diff_carry__2_n_7\ : STD_LOGIC;
  signal \diff_carry__3_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__3_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__3_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__3_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__3_n_0\ : STD_LOGIC;
  signal \diff_carry__3_n_1\ : STD_LOGIC;
  signal \diff_carry__3_n_2\ : STD_LOGIC;
  signal \diff_carry__3_n_3\ : STD_LOGIC;
  signal \diff_carry__3_n_4\ : STD_LOGIC;
  signal \diff_carry__3_n_5\ : STD_LOGIC;
  signal \diff_carry__3_n_6\ : STD_LOGIC;
  signal \diff_carry__3_n_7\ : STD_LOGIC;
  signal \diff_carry__4_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__4_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__4_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__4_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__4_n_0\ : STD_LOGIC;
  signal \diff_carry__4_n_1\ : STD_LOGIC;
  signal \diff_carry__4_n_2\ : STD_LOGIC;
  signal \diff_carry__4_n_3\ : STD_LOGIC;
  signal \diff_carry__4_n_4\ : STD_LOGIC;
  signal \diff_carry__4_n_5\ : STD_LOGIC;
  signal \diff_carry__4_n_6\ : STD_LOGIC;
  signal \diff_carry__4_n_7\ : STD_LOGIC;
  signal \diff_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \diff_carry__5_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__5_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__5_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__5_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__5_n_0\ : STD_LOGIC;
  signal \diff_carry__5_n_1\ : STD_LOGIC;
  signal \diff_carry__5_n_2\ : STD_LOGIC;
  signal \diff_carry__5_n_3\ : STD_LOGIC;
  signal \diff_carry__5_n_6\ : STD_LOGIC;
  signal \diff_carry__5_n_7\ : STD_LOGIC;
  signal \diff_carry__6_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__6_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__6_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__6_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__6_n_0\ : STD_LOGIC;
  signal \diff_carry__6_n_1\ : STD_LOGIC;
  signal \diff_carry__6_n_2\ : STD_LOGIC;
  signal \diff_carry__6_n_3\ : STD_LOGIC;
  signal \diff_carry__7_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__7_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__7_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__7_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__7_n_0\ : STD_LOGIC;
  signal \diff_carry__7_n_1\ : STD_LOGIC;
  signal \diff_carry__7_n_2\ : STD_LOGIC;
  signal \diff_carry__7_n_3\ : STD_LOGIC;
  signal \diff_carry__8_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__8_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__8_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__8_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__8_n_0\ : STD_LOGIC;
  signal \diff_carry__8_n_1\ : STD_LOGIC;
  signal \diff_carry__8_n_2\ : STD_LOGIC;
  signal \diff_carry__8_n_3\ : STD_LOGIC;
  signal \diff_carry__9_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry__9_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry__9_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry__9_i_8__1_n_0\ : STD_LOGIC;
  signal \diff_carry__9_n_0\ : STD_LOGIC;
  signal \diff_carry__9_n_1\ : STD_LOGIC;
  signal \diff_carry__9_n_2\ : STD_LOGIC;
  signal \diff_carry__9_n_3\ : STD_LOGIC;
  signal \diff_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \diff_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \diff_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \diff_carry_i_8__1_n_0\ : STD_LOGIC;
  signal diff_carry_n_0 : STD_LOGIC;
  signal diff_carry_n_1 : STD_LOGIC;
  signal diff_carry_n_2 : STD_LOGIC;
  signal diff_carry_n_3 : STD_LOGIC;
  signal diff_carry_n_4 : STD_LOGIC;
  signal diff_carry_n_5 : STD_LOGIC;
  signal diff_carry_n_6 : STD_LOGIC;
  signal diff_carry_n_7 : STD_LOGIC;
  signal \genblk2[0].shift_r[100].storage_reg[100][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[101].storage_reg[101][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[102].storage_reg[102][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[103].storage_reg[103][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[104].storage_reg[104][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[105].storage_reg[105][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[86].storage_reg[86][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[87].storage_reg[87][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[88].storage_reg[88][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[89].storage_reg[89][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[90].storage_reg[90][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[91].storage_reg[91][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[92].storage_reg[92][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[93].storage_reg[93][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[94].storage_reg[94][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[95].storage_reg[95][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[96].storage_reg[96][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[97].storage_reg[97][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[98].storage_reg[98][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[99].storage_reg[99][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].state_reg0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[66].storage_reg[66][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[67].storage_reg[67][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[68].storage_reg[68][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[69].storage_reg[69][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[70].storage_reg[70][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[71].storage_reg[71][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[72].storage_reg[72][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[73].storage_reg[73][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[74].storage_reg[74][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[75].storage_reg[75][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[76].storage_reg[76][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[77].storage_reg[77][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[78].storage_reg[78][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[79].storage_reg[79][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[80].storage_reg[80][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[81].storage_reg[81][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[82].storage_reg[82][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[83].storage_reg[83][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[84].storage_reg[84][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[85].storage_reg[85][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].state_reg0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[46].storage_reg[46][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[47].storage_reg[47][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[48].storage_reg[48][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[49].storage_reg[49][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[50].storage_reg[50][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[51].storage_reg[51][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[52].storage_reg[52][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[53].storage_reg[53][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[54].storage_reg[54][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[55].storage_reg[55][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[56].storage_reg[56][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[57].storage_reg[57][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[58].storage_reg[58][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[59].storage_reg[59][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[60].storage_reg[60][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[61].storage_reg[61][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[62].storage_reg[62][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[63].storage_reg[63][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[64].storage_reg[64][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[65].storage_reg[65][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].state_reg0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[26].storage_reg[26][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[27].storage_reg[27][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[28].storage_reg[28][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[29].storage_reg[29][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[30].storage_reg[30][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[31].storage_reg[31][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[32].storage_reg[32][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[33].storage_reg[33][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[34].storage_reg[34][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[35].storage_reg[35][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[36].storage_reg[36][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[37].storage_reg[37][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[38].storage_reg[38][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[39].storage_reg[39][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[40].storage_reg[40][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[41].storage_reg[41][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[42].storage_reg[42][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[43].storage_reg[43][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[44].storage_reg[44][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[45].storage_reg[45][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].state_reg0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[0].storage_reg[0][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[10].storage_reg[10][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[11].storage_reg[11][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[12].storage_reg[12][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[13].storage_reg[13][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[14].storage_reg[14][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[15].storage_reg[15][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[16].storage_reg[16][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[17].storage_reg[17][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[18].storage_reg[18][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[19].storage_reg[19][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[1].storage_reg[1][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[20].storage_reg[20][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[21].storage_reg[21][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[22].storage_reg[22][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[23].storage_reg[23][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[24].storage_reg[24][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[25].storage_reg[25][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[2].storage_reg[2][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[3].storage_reg[3][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[4].storage_reg[4][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[5].storage_reg[5][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[6].storage_reg[6][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[7].storage_reg[7][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[8].storage_reg[8][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[9].storage_reg[9][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].state_reg0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal storage_out_0 : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \NLW_diff_carry__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_diff_carry__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \active_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \counter[0]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \counter[1]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \counter[2]_i_1__0\ : label is "soft_lutpair107";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of diff_carry : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__15\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__16\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__17\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__18\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__19\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__20\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__21\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__22\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__23\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__24\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__25\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__9\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \genblk2[0].shift_r[100].storage_reg[100][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[100].storage_reg[100] ";
  attribute srl_name : string;
  attribute srl_name of \genblk2[0].shift_r[100].storage_reg[100][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[100].storage_reg[100][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[101].storage_reg[101][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[101].storage_reg[101] ";
  attribute srl_name of \genblk2[0].shift_r[101].storage_reg[101][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[101].storage_reg[101][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[102].storage_reg[102][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[102].storage_reg[102] ";
  attribute srl_name of \genblk2[0].shift_r[102].storage_reg[102][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[102].storage_reg[102][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[103].storage_reg[103][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[103].storage_reg[103] ";
  attribute srl_name of \genblk2[0].shift_r[103].storage_reg[103][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[103].storage_reg[103][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[104].storage_reg[104][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[104].storage_reg[104] ";
  attribute srl_name of \genblk2[0].shift_r[104].storage_reg[104][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[104].storage_reg[104][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[105].storage_reg[105][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[105].storage_reg[105] ";
  attribute srl_name of \genblk2[0].shift_r[105].storage_reg[105][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[105].storage_reg[105][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[86].storage_reg[86][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[86].storage_reg[86] ";
  attribute srl_name of \genblk2[0].shift_r[86].storage_reg[86][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[86].storage_reg[86][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[87].storage_reg[87][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[87].storage_reg[87] ";
  attribute srl_name of \genblk2[0].shift_r[87].storage_reg[87][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[87].storage_reg[87][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[88].storage_reg[88][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[88].storage_reg[88] ";
  attribute srl_name of \genblk2[0].shift_r[88].storage_reg[88][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[88].storage_reg[88][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[89].storage_reg[89][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[89].storage_reg[89] ";
  attribute srl_name of \genblk2[0].shift_r[89].storage_reg[89][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[89].storage_reg[89][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[90].storage_reg[90][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[90].storage_reg[90] ";
  attribute srl_name of \genblk2[0].shift_r[90].storage_reg[90][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[90].storage_reg[90][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[91].storage_reg[91][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[91].storage_reg[91] ";
  attribute srl_name of \genblk2[0].shift_r[91].storage_reg[91][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[91].storage_reg[91][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[92].storage_reg[92][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[92].storage_reg[92] ";
  attribute srl_name of \genblk2[0].shift_r[92].storage_reg[92][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[92].storage_reg[92][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[93].storage_reg[93][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[93].storage_reg[93] ";
  attribute srl_name of \genblk2[0].shift_r[93].storage_reg[93][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[93].storage_reg[93][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[94].storage_reg[94][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[94].storage_reg[94] ";
  attribute srl_name of \genblk2[0].shift_r[94].storage_reg[94][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[94].storage_reg[94][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[95].storage_reg[95][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[95].storage_reg[95] ";
  attribute srl_name of \genblk2[0].shift_r[95].storage_reg[95][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[95].storage_reg[95][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[96].storage_reg[96][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[96].storage_reg[96] ";
  attribute srl_name of \genblk2[0].shift_r[96].storage_reg[96][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[96].storage_reg[96][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[97].storage_reg[97][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[97].storage_reg[97] ";
  attribute srl_name of \genblk2[0].shift_r[97].storage_reg[97][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[97].storage_reg[97][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[98].storage_reg[98][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[98].storage_reg[98] ";
  attribute srl_name of \genblk2[0].shift_r[98].storage_reg[98][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[98].storage_reg[98][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[99].storage_reg[99][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[99].storage_reg[99] ";
  attribute srl_name of \genblk2[0].shift_r[99].storage_reg[99][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[0].shift_r[99].storage_reg[99][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[66].storage_reg[66][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[66].storage_reg[66] ";
  attribute srl_name of \genblk2[1].shift_r[66].storage_reg[66][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[66].storage_reg[66][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[67].storage_reg[67][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[67].storage_reg[67] ";
  attribute srl_name of \genblk2[1].shift_r[67].storage_reg[67][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[67].storage_reg[67][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[68].storage_reg[68][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[68].storage_reg[68] ";
  attribute srl_name of \genblk2[1].shift_r[68].storage_reg[68][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[68].storage_reg[68][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[69].storage_reg[69][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[69].storage_reg[69] ";
  attribute srl_name of \genblk2[1].shift_r[69].storage_reg[69][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[69].storage_reg[69][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[70].storage_reg[70][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[70].storage_reg[70] ";
  attribute srl_name of \genblk2[1].shift_r[70].storage_reg[70][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[70].storage_reg[70][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[71].storage_reg[71][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[71].storage_reg[71] ";
  attribute srl_name of \genblk2[1].shift_r[71].storage_reg[71][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[71].storage_reg[71][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[72].storage_reg[72][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[72].storage_reg[72] ";
  attribute srl_name of \genblk2[1].shift_r[72].storage_reg[72][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[72].storage_reg[72][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[73].storage_reg[73][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[73].storage_reg[73] ";
  attribute srl_name of \genblk2[1].shift_r[73].storage_reg[73][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[73].storage_reg[73][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[74].storage_reg[74][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[74].storage_reg[74] ";
  attribute srl_name of \genblk2[1].shift_r[74].storage_reg[74][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[74].storage_reg[74][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[75].storage_reg[75][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[75].storage_reg[75] ";
  attribute srl_name of \genblk2[1].shift_r[75].storage_reg[75][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[75].storage_reg[75][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[76].storage_reg[76][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[76].storage_reg[76] ";
  attribute srl_name of \genblk2[1].shift_r[76].storage_reg[76][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[76].storage_reg[76][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[77].storage_reg[77][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[77].storage_reg[77] ";
  attribute srl_name of \genblk2[1].shift_r[77].storage_reg[77][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[77].storage_reg[77][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[78].storage_reg[78][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[78].storage_reg[78] ";
  attribute srl_name of \genblk2[1].shift_r[78].storage_reg[78][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[78].storage_reg[78][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[79].storage_reg[79][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[79].storage_reg[79] ";
  attribute srl_name of \genblk2[1].shift_r[79].storage_reg[79][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[79].storage_reg[79][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[80].storage_reg[80][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[80].storage_reg[80] ";
  attribute srl_name of \genblk2[1].shift_r[80].storage_reg[80][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[80].storage_reg[80][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[81].storage_reg[81][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[81].storage_reg[81] ";
  attribute srl_name of \genblk2[1].shift_r[81].storage_reg[81][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[81].storage_reg[81][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[82].storage_reg[82][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[82].storage_reg[82] ";
  attribute srl_name of \genblk2[1].shift_r[82].storage_reg[82][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[82].storage_reg[82][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[83].storage_reg[83][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[83].storage_reg[83] ";
  attribute srl_name of \genblk2[1].shift_r[83].storage_reg[83][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[83].storage_reg[83][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[84].storage_reg[84][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[84].storage_reg[84] ";
  attribute srl_name of \genblk2[1].shift_r[84].storage_reg[84][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[84].storage_reg[84][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[85].storage_reg[85][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[85].storage_reg[85] ";
  attribute srl_name of \genblk2[1].shift_r[85].storage_reg[85][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[1].shift_r[85].storage_reg[85][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[46].storage_reg[46][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[46].storage_reg[46] ";
  attribute srl_name of \genblk2[2].shift_r[46].storage_reg[46][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[46].storage_reg[46][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[47].storage_reg[47][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[47].storage_reg[47] ";
  attribute srl_name of \genblk2[2].shift_r[47].storage_reg[47][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[47].storage_reg[47][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[48].storage_reg[48][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[48].storage_reg[48] ";
  attribute srl_name of \genblk2[2].shift_r[48].storage_reg[48][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[48].storage_reg[48][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[49].storage_reg[49][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[49].storage_reg[49] ";
  attribute srl_name of \genblk2[2].shift_r[49].storage_reg[49][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[49].storage_reg[49][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[50].storage_reg[50][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[50].storage_reg[50] ";
  attribute srl_name of \genblk2[2].shift_r[50].storage_reg[50][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[50].storage_reg[50][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[51].storage_reg[51][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[51].storage_reg[51] ";
  attribute srl_name of \genblk2[2].shift_r[51].storage_reg[51][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[51].storage_reg[51][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[52].storage_reg[52][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[52].storage_reg[52] ";
  attribute srl_name of \genblk2[2].shift_r[52].storage_reg[52][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[52].storage_reg[52][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[53].storage_reg[53][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[53].storage_reg[53] ";
  attribute srl_name of \genblk2[2].shift_r[53].storage_reg[53][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[53].storage_reg[53][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[54].storage_reg[54][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[54].storage_reg[54] ";
  attribute srl_name of \genblk2[2].shift_r[54].storage_reg[54][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[54].storage_reg[54][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[55].storage_reg[55][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[55].storage_reg[55] ";
  attribute srl_name of \genblk2[2].shift_r[55].storage_reg[55][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[55].storage_reg[55][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[56].storage_reg[56][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[56].storage_reg[56] ";
  attribute srl_name of \genblk2[2].shift_r[56].storage_reg[56][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[56].storage_reg[56][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[57].storage_reg[57][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[57].storage_reg[57] ";
  attribute srl_name of \genblk2[2].shift_r[57].storage_reg[57][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[57].storage_reg[57][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[58].storage_reg[58][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[58].storage_reg[58] ";
  attribute srl_name of \genblk2[2].shift_r[58].storage_reg[58][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[58].storage_reg[58][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[59].storage_reg[59][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[59].storage_reg[59] ";
  attribute srl_name of \genblk2[2].shift_r[59].storage_reg[59][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[59].storage_reg[59][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[60].storage_reg[60][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[60].storage_reg[60] ";
  attribute srl_name of \genblk2[2].shift_r[60].storage_reg[60][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[60].storage_reg[60][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[61].storage_reg[61][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[61].storage_reg[61] ";
  attribute srl_name of \genblk2[2].shift_r[61].storage_reg[61][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[61].storage_reg[61][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[62].storage_reg[62][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[62].storage_reg[62] ";
  attribute srl_name of \genblk2[2].shift_r[62].storage_reg[62][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[62].storage_reg[62][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[63].storage_reg[63][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[63].storage_reg[63] ";
  attribute srl_name of \genblk2[2].shift_r[63].storage_reg[63][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[63].storage_reg[63][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[64].storage_reg[64][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[64].storage_reg[64] ";
  attribute srl_name of \genblk2[2].shift_r[64].storage_reg[64][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[64].storage_reg[64][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[65].storage_reg[65][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[65].storage_reg[65] ";
  attribute srl_name of \genblk2[2].shift_r[65].storage_reg[65][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[2].shift_r[65].storage_reg[65][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[26].storage_reg[26][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[26].storage_reg[26] ";
  attribute srl_name of \genblk2[3].shift_r[26].storage_reg[26][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[26].storage_reg[26][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[27].storage_reg[27][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[27].storage_reg[27] ";
  attribute srl_name of \genblk2[3].shift_r[27].storage_reg[27][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[27].storage_reg[27][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[28].storage_reg[28][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[28].storage_reg[28] ";
  attribute srl_name of \genblk2[3].shift_r[28].storage_reg[28][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[28].storage_reg[28][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[29].storage_reg[29][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[29].storage_reg[29] ";
  attribute srl_name of \genblk2[3].shift_r[29].storage_reg[29][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[29].storage_reg[29][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[30].storage_reg[30][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[30].storage_reg[30] ";
  attribute srl_name of \genblk2[3].shift_r[30].storage_reg[30][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[30].storage_reg[30][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[31].storage_reg[31][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[31].storage_reg[31] ";
  attribute srl_name of \genblk2[3].shift_r[31].storage_reg[31][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[31].storage_reg[31][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[32].storage_reg[32][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[32].storage_reg[32] ";
  attribute srl_name of \genblk2[3].shift_r[32].storage_reg[32][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[32].storage_reg[32][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[33].storage_reg[33][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[33].storage_reg[33] ";
  attribute srl_name of \genblk2[3].shift_r[33].storage_reg[33][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[33].storage_reg[33][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[34].storage_reg[34][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[34].storage_reg[34] ";
  attribute srl_name of \genblk2[3].shift_r[34].storage_reg[34][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[34].storage_reg[34][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[35].storage_reg[35][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[35].storage_reg[35] ";
  attribute srl_name of \genblk2[3].shift_r[35].storage_reg[35][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[35].storage_reg[35][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[36].storage_reg[36][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[36].storage_reg[36] ";
  attribute srl_name of \genblk2[3].shift_r[36].storage_reg[36][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[36].storage_reg[36][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[37].storage_reg[37][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[37].storage_reg[37] ";
  attribute srl_name of \genblk2[3].shift_r[37].storage_reg[37][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[37].storage_reg[37][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[38].storage_reg[38][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[38].storage_reg[38] ";
  attribute srl_name of \genblk2[3].shift_r[38].storage_reg[38][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[38].storage_reg[38][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[39].storage_reg[39][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[39].storage_reg[39] ";
  attribute srl_name of \genblk2[3].shift_r[39].storage_reg[39][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[39].storage_reg[39][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[40].storage_reg[40][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[40].storage_reg[40] ";
  attribute srl_name of \genblk2[3].shift_r[40].storage_reg[40][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[40].storage_reg[40][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[41].storage_reg[41][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[41].storage_reg[41] ";
  attribute srl_name of \genblk2[3].shift_r[41].storage_reg[41][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[41].storage_reg[41][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[42].storage_reg[42][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[42].storage_reg[42] ";
  attribute srl_name of \genblk2[3].shift_r[42].storage_reg[42][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[42].storage_reg[42][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[43].storage_reg[43][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[43].storage_reg[43] ";
  attribute srl_name of \genblk2[3].shift_r[43].storage_reg[43][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[43].storage_reg[43][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[44].storage_reg[44][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[44].storage_reg[44] ";
  attribute srl_name of \genblk2[3].shift_r[44].storage_reg[44][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[44].storage_reg[44][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[45].storage_reg[45][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[45].storage_reg[45] ";
  attribute srl_name of \genblk2[3].shift_r[45].storage_reg[45][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[3].shift_r[45].storage_reg[45][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[0].storage_reg[0][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[0].storage_reg[0] ";
  attribute srl_name of \genblk2[4].shift_r[0].storage_reg[0][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[0].storage_reg[0][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[10].storage_reg[10][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[10].storage_reg[10] ";
  attribute srl_name of \genblk2[4].shift_r[10].storage_reg[10][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[10].storage_reg[10][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[11].storage_reg[11][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[11].storage_reg[11] ";
  attribute srl_name of \genblk2[4].shift_r[11].storage_reg[11][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[11].storage_reg[11][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[12].storage_reg[12][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[12].storage_reg[12] ";
  attribute srl_name of \genblk2[4].shift_r[12].storage_reg[12][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[12].storage_reg[12][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[13].storage_reg[13][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[13].storage_reg[13] ";
  attribute srl_name of \genblk2[4].shift_r[13].storage_reg[13][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[13].storage_reg[13][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[14].storage_reg[14][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[14].storage_reg[14] ";
  attribute srl_name of \genblk2[4].shift_r[14].storage_reg[14][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[14].storage_reg[14][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[15].storage_reg[15][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[15].storage_reg[15] ";
  attribute srl_name of \genblk2[4].shift_r[15].storage_reg[15][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[15].storage_reg[15][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[16].storage_reg[16][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[16].storage_reg[16] ";
  attribute srl_name of \genblk2[4].shift_r[16].storage_reg[16][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[16].storage_reg[16][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[17].storage_reg[17][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[17].storage_reg[17] ";
  attribute srl_name of \genblk2[4].shift_r[17].storage_reg[17][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[17].storage_reg[17][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[18].storage_reg[18][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[18].storage_reg[18] ";
  attribute srl_name of \genblk2[4].shift_r[18].storage_reg[18][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[18].storage_reg[18][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[19].storage_reg[19][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[19].storage_reg[19] ";
  attribute srl_name of \genblk2[4].shift_r[19].storage_reg[19][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[19].storage_reg[19][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[1].storage_reg[1][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[1].storage_reg[1] ";
  attribute srl_name of \genblk2[4].shift_r[1].storage_reg[1][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[1].storage_reg[1][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[20].storage_reg[20][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[20].storage_reg[20] ";
  attribute srl_name of \genblk2[4].shift_r[20].storage_reg[20][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[20].storage_reg[20][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[21].storage_reg[21][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[21].storage_reg[21] ";
  attribute srl_name of \genblk2[4].shift_r[21].storage_reg[21][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[21].storage_reg[21][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[22].storage_reg[22][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[22].storage_reg[22] ";
  attribute srl_name of \genblk2[4].shift_r[22].storage_reg[22][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[22].storage_reg[22][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[23].storage_reg[23][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[23].storage_reg[23] ";
  attribute srl_name of \genblk2[4].shift_r[23].storage_reg[23][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[23].storage_reg[23][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[24].storage_reg[24][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[24].storage_reg[24] ";
  attribute srl_name of \genblk2[4].shift_r[24].storage_reg[24][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[24].storage_reg[24][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[25].storage_reg[25][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[25].storage_reg[25] ";
  attribute srl_name of \genblk2[4].shift_r[25].storage_reg[25][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[25].storage_reg[25][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[2].storage_reg[2][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[2].storage_reg[2] ";
  attribute srl_name of \genblk2[4].shift_r[2].storage_reg[2][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[2].storage_reg[2][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[3].storage_reg[3][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[3].storage_reg[3] ";
  attribute srl_name of \genblk2[4].shift_r[3].storage_reg[3][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[3].storage_reg[3][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[4].storage_reg[4][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[4].storage_reg[4] ";
  attribute srl_name of \genblk2[4].shift_r[4].storage_reg[4][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[4].storage_reg[4][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[5].storage_reg[5][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[5].storage_reg[5] ";
  attribute srl_name of \genblk2[4].shift_r[5].storage_reg[5][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[5].storage_reg[5][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[6].storage_reg[6][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[6].storage_reg[6] ";
  attribute srl_name of \genblk2[4].shift_r[6].storage_reg[6][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[6].storage_reg[6][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[7].storage_reg[7][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[7].storage_reg[7] ";
  attribute srl_name of \genblk2[4].shift_r[7].storage_reg[7][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[7].storage_reg[7][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[8].storage_reg[8][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[8].storage_reg[8] ";
  attribute srl_name of \genblk2[4].shift_r[8].storage_reg[8][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[8].storage_reg[8][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[9].storage_reg[9][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[9].storage_reg[9] ";
  attribute srl_name of \genblk2[4].shift_r[9].storage_reg[9][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_b/i_comb0/genblk2[4].shift_r[9].storage_reg[9][3]_srl4 ";
begin
  \data_stage[11]_13\(105 downto 0) <= \^data_stage[11]_13\(105 downto 0);
\active_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFB00"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[2]\,
      I3 => active_reg_n_0,
      I4 => ce_comb,
      O => \active_i_1__2_n_0\
    );
active_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \active_i_1__2_n_0\,
      Q => active_reg_n_0,
      R => '0'
    );
\counter[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => active_reg_n_0,
      I2 => ce_comb,
      O => \counter[0]_i_1__0_n_0\
    );
\counter[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A6"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => active_reg_n_0,
      I2 => \counter_reg_n_0_[0]\,
      I3 => ce_comb,
      O => \counter[1]_i_1__0_n_0\
    );
\counter[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA6"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => active_reg_n_0,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => ce_comb,
      O => \counter[2]_i_1__0_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \counter[0]_i_1__0_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \counter[1]_i_1__0_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \counter[2]_i_1__0_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => '0'
    );
diff_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => diff_carry_n_0,
      CO(2) => diff_carry_n_1,
      CO(1) => diff_carry_n_2,
      CO(0) => diff_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => diff_carry_n_4,
      O(2) => diff_carry_n_5,
      O(1) => diff_carry_n_6,
      O(0) => diff_carry_n_7,
      S(3) => \diff_carry_i_5__1_n_0\,
      S(2) => \diff_carry_i_6__1_n_0\,
      S(1) => \diff_carry_i_7__1_n_0\,
      S(0) => \diff_carry_i_8__1_n_0\
    );
\diff_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => diff_carry_n_0,
      CO(3) => \diff_carry__0_n_0\,
      CO(2) => \diff_carry__0_n_1\,
      CO(1) => \diff_carry__0_n_2\,
      CO(0) => \diff_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[7]_1\(3 downto 0),
      O(3) => \diff_carry__0_n_4\,
      O(2) => \diff_carry__0_n_5\,
      O(1) => \diff_carry__0_n_6\,
      O(0) => \diff_carry__0_n_7\,
      S(3) => \diff_carry__0_i_5__1_n_0\,
      S(2) => \diff_carry__0_i_6__1_n_0\,
      S(1) => \diff_carry__0_i_7__1_n_0\,
      S(0) => \diff_carry__0_i_8__1_n_0\
    );
\diff_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(7),
      O => ce_comb_reg_24(3)
    );
\diff_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(6),
      O => ce_comb_reg_24(2)
    );
\diff_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(5),
      O => ce_comb_reg_24(1)
    );
\diff_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(4),
      O => ce_comb_reg_24(0)
    );
\diff_carry__0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(7),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(7),
      I3 => storage_out_0(7),
      O => \diff_carry__0_i_5__1_n_0\
    );
\diff_carry__0_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(7),
      I1 => ce_comb,
      I2 => storage_out(7),
      O => \genblk2[4].state_reg[7]_0\(3)
    );
\diff_carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(6),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(6),
      I3 => storage_out_0(6),
      O => \diff_carry__0_i_6__1_n_0\
    );
\diff_carry__0_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(6),
      I1 => ce_comb,
      I2 => storage_out(6),
      O => \genblk2[4].state_reg[7]_0\(2)
    );
\diff_carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(5),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(5),
      I3 => storage_out_0(5),
      O => \diff_carry__0_i_7__1_n_0\
    );
\diff_carry__0_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(5),
      I1 => ce_comb,
      I2 => storage_out(5),
      O => \genblk2[4].state_reg[7]_0\(1)
    );
\diff_carry__0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(4),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(4),
      I3 => storage_out_0(4),
      O => \diff_carry__0_i_8__1_n_0\
    );
\diff_carry__0_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(4),
      I1 => ce_comb,
      I2 => storage_out(4),
      O => \genblk2[4].state_reg[7]_0\(0)
    );
\diff_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__0_n_0\,
      CO(3) => \diff_carry__1_n_0\,
      CO(2) => \diff_carry__1_n_1\,
      CO(1) => \diff_carry__1_n_2\,
      CO(0) => \diff_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[11]_1\(3 downto 0),
      O(3) => \diff_carry__1_n_4\,
      O(2) => \diff_carry__1_n_5\,
      O(1) => \diff_carry__1_n_6\,
      O(0) => \diff_carry__1_n_7\,
      S(3) => \diff_carry__1_i_5__1_n_0\,
      S(2) => \diff_carry__1_i_6__1_n_0\,
      S(1) => \diff_carry__1_i_7__1_n_0\,
      S(0) => \diff_carry__1_i_8__1_n_0\
    );
\diff_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__9_n_0\,
      CO(3) => \diff_carry__10_n_0\,
      CO(2) => \diff_carry__10_n_1\,
      CO(1) => \diff_carry__10_n_2\,
      CO(0) => \diff_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \genblk2[2].state_reg[47]_1\(2),
      DI(2) => \diff_carry__10_i_2__0_n_0\,
      DI(1 downto 0) => \genblk2[2].state_reg[47]_1\(1 downto 0),
      O(3) => \diff_carry__10_n_4\,
      O(2) => \diff_carry__10_n_5\,
      O(1 downto 0) => \p_0_in__0\(19 downto 18),
      S(3) => \diff_carry__10_i_5__1_n_0\,
      S(2) => \diff_carry__10_i_6__1_n_0\,
      S(1) => \diff_carry__10_i_7__1_n_0\,
      S(0) => \diff_carry__10_i_8__1_n_0\
    );
\diff_carry__10_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(47),
      O => ce_comb_reg_14(3)
    );
\diff_carry__10_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \^data_stage[11]_13\(46),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(46),
      I3 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(2),
      O => \diff_carry__10_i_2__0_n_0\
    );
\diff_carry__10_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(46),
      I2 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(2),
      O => ce_comb_reg_14(2)
    );
\diff_carry__10_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(45),
      O => ce_comb_reg_14(1)
    );
\diff_carry__10_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(44),
      O => ce_comb_reg_14(0)
    );
\diff_carry__10_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(47),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(47),
      I3 => storage_out_0(47),
      O => \diff_carry__10_i_5__1_n_0\
    );
\diff_carry__10_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(47),
      I1 => ce_comb,
      I2 => storage_out(47),
      O => \genblk2[2].state_reg[47]_0\(3)
    );
\diff_carry__10_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8004700"
    )
        port map (
      I0 => \data_stage[6]_12\(46),
      I1 => ce_comb,
      I2 => \^data_stage[11]_13\(46),
      I3 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(2),
      I4 => storage_out_0(46),
      O => \diff_carry__10_i_6__1_n_0\
    );
\diff_carry__10_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8070"
    )
        port map (
      I0 => \^data_stage[11]_13\(46),
      I1 => ce_comb,
      I2 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(2),
      I3 => storage_out(46),
      O => \genblk2[2].state_reg[47]_0\(2)
    );
\diff_carry__10_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(45),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(45),
      I3 => storage_out_0(45),
      O => \diff_carry__10_i_7__1_n_0\
    );
\diff_carry__10_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(45),
      I1 => ce_comb,
      I2 => storage_out(45),
      O => \genblk2[2].state_reg[47]_0\(1)
    );
\diff_carry__10_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(44),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(44),
      I3 => storage_out_0(44),
      O => \diff_carry__10_i_8__1_n_0\
    );
\diff_carry__10_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(44),
      I1 => ce_comb,
      I2 => storage_out(44),
      O => \genblk2[2].state_reg[47]_0\(0)
    );
\diff_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__10_n_0\,
      CO(3) => \diff_carry__11_n_0\,
      CO(2) => \diff_carry__11_n_1\,
      CO(1) => \diff_carry__11_n_2\,
      CO(0) => \diff_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[51]_1\(3 downto 0),
      O(3) => \diff_carry__11_n_4\,
      O(2) => \diff_carry__11_n_5\,
      O(1) => \diff_carry__11_n_6\,
      O(0) => \diff_carry__11_n_7\,
      S(3) => \diff_carry__11_i_5__1_n_0\,
      S(2) => \diff_carry__11_i_6__1_n_0\,
      S(1) => \diff_carry__11_i_7__1_n_0\,
      S(0) => \diff_carry__11_i_8__1_n_0\
    );
\diff_carry__11_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(51),
      O => ce_comb_reg_13(3)
    );
\diff_carry__11_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(50),
      O => ce_comb_reg_13(2)
    );
\diff_carry__11_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(49),
      O => ce_comb_reg_13(1)
    );
\diff_carry__11_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(48),
      O => ce_comb_reg_13(0)
    );
\diff_carry__11_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(51),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(51),
      I3 => storage_out_0(51),
      O => \diff_carry__11_i_5__1_n_0\
    );
\diff_carry__11_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(51),
      I1 => ce_comb,
      I2 => storage_out(51),
      O => \genblk2[2].state_reg[51]_0\(3)
    );
\diff_carry__11_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(50),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(50),
      I3 => storage_out_0(50),
      O => \diff_carry__11_i_6__1_n_0\
    );
\diff_carry__11_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(50),
      I1 => ce_comb,
      I2 => storage_out(50),
      O => \genblk2[2].state_reg[51]_0\(2)
    );
\diff_carry__11_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(49),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(49),
      I3 => storage_out_0(49),
      O => \diff_carry__11_i_7__1_n_0\
    );
\diff_carry__11_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(49),
      I1 => ce_comb,
      I2 => storage_out(49),
      O => \genblk2[2].state_reg[51]_0\(1)
    );
\diff_carry__11_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(48),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(48),
      I3 => storage_out_0(48),
      O => \diff_carry__11_i_8__1_n_0\
    );
\diff_carry__11_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(48),
      I1 => ce_comb,
      I2 => storage_out(48),
      O => \genblk2[2].state_reg[51]_0\(0)
    );
\diff_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__11_n_0\,
      CO(3) => \diff_carry__12_n_0\,
      CO(2) => \diff_carry__12_n_1\,
      CO(1) => \diff_carry__12_n_2\,
      CO(0) => \diff_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[55]_1\(3 downto 0),
      O(3) => \diff_carry__12_n_4\,
      O(2) => \diff_carry__12_n_5\,
      O(1) => \diff_carry__12_n_6\,
      O(0) => \diff_carry__12_n_7\,
      S(3) => \diff_carry__12_i_5__1_n_0\,
      S(2) => \diff_carry__12_i_6__1_n_0\,
      S(1) => \diff_carry__12_i_7__1_n_0\,
      S(0) => \diff_carry__12_i_8__1_n_0\
    );
\diff_carry__12_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(55),
      O => ce_comb_reg_12(3)
    );
\diff_carry__12_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(54),
      O => ce_comb_reg_12(2)
    );
\diff_carry__12_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(53),
      O => ce_comb_reg_12(1)
    );
\diff_carry__12_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(52),
      O => ce_comb_reg_12(0)
    );
\diff_carry__12_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(55),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(55),
      I3 => storage_out_0(55),
      O => \diff_carry__12_i_5__1_n_0\
    );
\diff_carry__12_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(55),
      I1 => ce_comb,
      I2 => storage_out(55),
      O => \genblk2[2].state_reg[55]_0\(3)
    );
\diff_carry__12_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(54),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(54),
      I3 => storage_out_0(54),
      O => \diff_carry__12_i_6__1_n_0\
    );
\diff_carry__12_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(54),
      I1 => ce_comb,
      I2 => storage_out(54),
      O => \genblk2[2].state_reg[55]_0\(2)
    );
\diff_carry__12_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(53),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(53),
      I3 => storage_out_0(53),
      O => \diff_carry__12_i_7__1_n_0\
    );
\diff_carry__12_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(53),
      I1 => ce_comb,
      I2 => storage_out(53),
      O => \genblk2[2].state_reg[55]_0\(1)
    );
\diff_carry__12_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(52),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(52),
      I3 => storage_out_0(52),
      O => \diff_carry__12_i_8__1_n_0\
    );
\diff_carry__12_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(52),
      I1 => ce_comb,
      I2 => storage_out(52),
      O => \genblk2[2].state_reg[55]_0\(0)
    );
\diff_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__12_n_0\,
      CO(3) => \diff_carry__13_n_0\,
      CO(2) => \diff_carry__13_n_1\,
      CO(1) => \diff_carry__13_n_2\,
      CO(0) => \diff_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[59]_1\(3 downto 0),
      O(3) => \diff_carry__13_n_4\,
      O(2) => \diff_carry__13_n_5\,
      O(1) => \diff_carry__13_n_6\,
      O(0) => \diff_carry__13_n_7\,
      S(3) => \diff_carry__13_i_5__1_n_0\,
      S(2) => \diff_carry__13_i_6__1_n_0\,
      S(1) => \diff_carry__13_i_7__1_n_0\,
      S(0) => \diff_carry__13_i_8__1_n_0\
    );
\diff_carry__13_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(59),
      O => ce_comb_reg_11(3)
    );
\diff_carry__13_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(58),
      O => ce_comb_reg_11(2)
    );
\diff_carry__13_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(57),
      O => ce_comb_reg_11(1)
    );
\diff_carry__13_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(56),
      O => ce_comb_reg_11(0)
    );
\diff_carry__13_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(59),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(59),
      I3 => storage_out_0(59),
      O => \diff_carry__13_i_5__1_n_0\
    );
\diff_carry__13_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(59),
      I1 => ce_comb,
      I2 => storage_out(59),
      O => \genblk2[2].state_reg[59]_0\(3)
    );
\diff_carry__13_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(58),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(58),
      I3 => storage_out_0(58),
      O => \diff_carry__13_i_6__1_n_0\
    );
\diff_carry__13_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(58),
      I1 => ce_comb,
      I2 => storage_out(58),
      O => \genblk2[2].state_reg[59]_0\(2)
    );
\diff_carry__13_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(57),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(57),
      I3 => storage_out_0(57),
      O => \diff_carry__13_i_7__1_n_0\
    );
\diff_carry__13_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(57),
      I1 => ce_comb,
      I2 => storage_out(57),
      O => \genblk2[2].state_reg[59]_0\(1)
    );
\diff_carry__13_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(56),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(56),
      I3 => storage_out_0(56),
      O => \diff_carry__13_i_8__1_n_0\
    );
\diff_carry__13_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(56),
      I1 => ce_comb,
      I2 => storage_out(56),
      O => \genblk2[2].state_reg[59]_0\(0)
    );
\diff_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__13_n_0\,
      CO(3) => \diff_carry__14_n_0\,
      CO(2) => \diff_carry__14_n_1\,
      CO(1) => \diff_carry__14_n_2\,
      CO(0) => \diff_carry__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[63]_1\(3 downto 0),
      O(3) => \diff_carry__14_n_4\,
      O(2) => \diff_carry__14_n_5\,
      O(1) => \diff_carry__14_n_6\,
      O(0) => \diff_carry__14_n_7\,
      S(3) => \diff_carry__14_i_5__1_n_0\,
      S(2) => \diff_carry__14_i_6__1_n_0\,
      S(1) => \diff_carry__14_i_7__1_n_0\,
      S(0) => \diff_carry__14_i_8__1_n_0\
    );
\diff_carry__14_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(63),
      O => ce_comb_reg_10(3)
    );
\diff_carry__14_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(62),
      O => ce_comb_reg_10(2)
    );
\diff_carry__14_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(61),
      O => ce_comb_reg_10(1)
    );
\diff_carry__14_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(60),
      O => ce_comb_reg_10(0)
    );
\diff_carry__14_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(63),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(63),
      I3 => storage_out_0(63),
      O => \diff_carry__14_i_5__1_n_0\
    );
\diff_carry__14_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(63),
      I1 => ce_comb,
      I2 => storage_out(63),
      O => \genblk2[2].state_reg[63]_0\(3)
    );
\diff_carry__14_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(62),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(62),
      I3 => storage_out_0(62),
      O => \diff_carry__14_i_6__1_n_0\
    );
\diff_carry__14_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(62),
      I1 => ce_comb,
      I2 => storage_out(62),
      O => \genblk2[2].state_reg[63]_0\(2)
    );
\diff_carry__14_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(61),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(61),
      I3 => storage_out_0(61),
      O => \diff_carry__14_i_7__1_n_0\
    );
\diff_carry__14_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(61),
      I1 => ce_comb,
      I2 => storage_out(61),
      O => \genblk2[2].state_reg[63]_0\(1)
    );
\diff_carry__14_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(60),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(60),
      I3 => storage_out_0(60),
      O => \diff_carry__14_i_8__1_n_0\
    );
\diff_carry__14_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(60),
      I1 => ce_comb,
      I2 => storage_out(60),
      O => \genblk2[2].state_reg[63]_0\(0)
    );
\diff_carry__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__14_n_0\,
      CO(3) => \diff_carry__15_n_0\,
      CO(2) => \diff_carry__15_n_1\,
      CO(1) => \diff_carry__15_n_2\,
      CO(0) => \diff_carry__15_n_3\,
      CYINIT => '0',
      DI(3) => \genblk2[1].state_reg[67]_1\(2),
      DI(2) => \diff_carry__15_i_2__0_n_0\,
      DI(1 downto 0) => \genblk2[1].state_reg[67]_1\(1 downto 0),
      O(3) => \diff_carry__15_n_4\,
      O(2) => \diff_carry__15_n_5\,
      O(1) => \diff_carry__15_n_6\,
      O(0) => \diff_carry__15_n_7\,
      S(3) => \diff_carry__15_i_5__1_n_0\,
      S(2) => \diff_carry__15_i_6__1_n_0\,
      S(1) => \diff_carry__15_i_7__1_n_0\,
      S(0) => \diff_carry__15_i_8__1_n_0\
    );
\diff_carry__15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(67),
      O => ce_comb_reg_9(3)
    );
\diff_carry__15_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \^data_stage[11]_13\(66),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(66),
      I3 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(3),
      O => \diff_carry__15_i_2__0_n_0\
    );
\diff_carry__15_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(66),
      I2 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(3),
      O => ce_comb_reg_9(2)
    );
\diff_carry__15_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(65),
      O => ce_comb_reg_9(1)
    );
\diff_carry__15_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(64),
      O => ce_comb_reg_9(0)
    );
\diff_carry__15_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(67),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(67),
      I3 => storage_out_0(67),
      O => \diff_carry__15_i_5__1_n_0\
    );
\diff_carry__15_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(67),
      I1 => ce_comb,
      I2 => storage_out(67),
      O => \genblk2[1].state_reg[67]_0\(3)
    );
\diff_carry__15_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8004700"
    )
        port map (
      I0 => \data_stage[6]_12\(66),
      I1 => ce_comb,
      I2 => \^data_stage[11]_13\(66),
      I3 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(3),
      I4 => storage_out_0(66),
      O => \diff_carry__15_i_6__1_n_0\
    );
\diff_carry__15_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8070"
    )
        port map (
      I0 => \^data_stage[11]_13\(66),
      I1 => ce_comb,
      I2 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(3),
      I3 => storage_out(66),
      O => \genblk2[1].state_reg[67]_0\(2)
    );
\diff_carry__15_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(65),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(65),
      I3 => storage_out_0(65),
      O => \diff_carry__15_i_7__1_n_0\
    );
\diff_carry__15_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(65),
      I1 => ce_comb,
      I2 => storage_out(65),
      O => \genblk2[1].state_reg[67]_0\(1)
    );
\diff_carry__15_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(64),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(64),
      I3 => storage_out_0(64),
      O => \diff_carry__15_i_8__1_n_0\
    );
\diff_carry__15_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(64),
      I1 => ce_comb,
      I2 => storage_out(64),
      O => \genblk2[1].state_reg[67]_0\(0)
    );
\diff_carry__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__15_n_0\,
      CO(3) => \diff_carry__16_n_0\,
      CO(2) => \diff_carry__16_n_1\,
      CO(1) => \diff_carry__16_n_2\,
      CO(0) => \diff_carry__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[71]_1\(3 downto 0),
      O(3) => \diff_carry__16_n_4\,
      O(2) => \diff_carry__16_n_5\,
      O(1) => \diff_carry__16_n_6\,
      O(0) => \diff_carry__16_n_7\,
      S(3) => \diff_carry__16_i_5__1_n_0\,
      S(2) => \diff_carry__16_i_6__1_n_0\,
      S(1) => \diff_carry__16_i_7__1_n_0\,
      S(0) => \diff_carry__16_i_8__1_n_0\
    );
\diff_carry__16_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(71),
      O => ce_comb_reg_8(3)
    );
\diff_carry__16_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(70),
      O => ce_comb_reg_8(2)
    );
\diff_carry__16_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(69),
      O => ce_comb_reg_8(1)
    );
\diff_carry__16_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(68),
      O => ce_comb_reg_8(0)
    );
\diff_carry__16_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(71),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(71),
      I3 => storage_out_0(71),
      O => \diff_carry__16_i_5__1_n_0\
    );
\diff_carry__16_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(71),
      I1 => ce_comb,
      I2 => storage_out(71),
      O => \genblk2[1].state_reg[71]_0\(3)
    );
\diff_carry__16_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(70),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(70),
      I3 => storage_out_0(70),
      O => \diff_carry__16_i_6__1_n_0\
    );
\diff_carry__16_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(70),
      I1 => ce_comb,
      I2 => storage_out(70),
      O => \genblk2[1].state_reg[71]_0\(2)
    );
\diff_carry__16_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(69),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(69),
      I3 => storage_out_0(69),
      O => \diff_carry__16_i_7__1_n_0\
    );
\diff_carry__16_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(69),
      I1 => ce_comb,
      I2 => storage_out(69),
      O => \genblk2[1].state_reg[71]_0\(1)
    );
\diff_carry__16_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(68),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(68),
      I3 => storage_out_0(68),
      O => \diff_carry__16_i_8__1_n_0\
    );
\diff_carry__16_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(68),
      I1 => ce_comb,
      I2 => storage_out(68),
      O => \genblk2[1].state_reg[71]_0\(0)
    );
\diff_carry__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__16_n_0\,
      CO(3) => \diff_carry__17_n_0\,
      CO(2) => \diff_carry__17_n_1\,
      CO(1) => \diff_carry__17_n_2\,
      CO(0) => \diff_carry__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[75]_1\(3 downto 0),
      O(3) => \diff_carry__17_n_4\,
      O(2) => \diff_carry__17_n_5\,
      O(1) => \diff_carry__17_n_6\,
      O(0) => \diff_carry__17_n_7\,
      S(3) => \diff_carry__17_i_5__1_n_0\,
      S(2) => \diff_carry__17_i_6__1_n_0\,
      S(1) => \diff_carry__17_i_7__1_n_0\,
      S(0) => \diff_carry__17_i_8__1_n_0\
    );
\diff_carry__17_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(75),
      O => ce_comb_reg_7(3)
    );
\diff_carry__17_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(74),
      O => ce_comb_reg_7(2)
    );
\diff_carry__17_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(73),
      O => ce_comb_reg_7(1)
    );
\diff_carry__17_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(72),
      O => ce_comb_reg_7(0)
    );
\diff_carry__17_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(75),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(75),
      I3 => storage_out_0(75),
      O => \diff_carry__17_i_5__1_n_0\
    );
\diff_carry__17_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(75),
      I1 => ce_comb,
      I2 => storage_out(75),
      O => \genblk2[1].state_reg[75]_0\(3)
    );
\diff_carry__17_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(74),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(74),
      I3 => storage_out_0(74),
      O => \diff_carry__17_i_6__1_n_0\
    );
\diff_carry__17_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(74),
      I1 => ce_comb,
      I2 => storage_out(74),
      O => \genblk2[1].state_reg[75]_0\(2)
    );
\diff_carry__17_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(73),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(73),
      I3 => storage_out_0(73),
      O => \diff_carry__17_i_7__1_n_0\
    );
\diff_carry__17_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(73),
      I1 => ce_comb,
      I2 => storage_out(73),
      O => \genblk2[1].state_reg[75]_0\(1)
    );
\diff_carry__17_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(72),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(72),
      I3 => storage_out_0(72),
      O => \diff_carry__17_i_8__1_n_0\
    );
\diff_carry__17_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(72),
      I1 => ce_comb,
      I2 => storage_out(72),
      O => \genblk2[1].state_reg[75]_0\(0)
    );
\diff_carry__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__17_n_0\,
      CO(3) => \diff_carry__18_n_0\,
      CO(2) => \diff_carry__18_n_1\,
      CO(1) => \diff_carry__18_n_2\,
      CO(0) => \diff_carry__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[79]_1\(3 downto 0),
      O(3) => \diff_carry__18_n_4\,
      O(2) => \diff_carry__18_n_5\,
      O(1) => \diff_carry__18_n_6\,
      O(0) => \diff_carry__18_n_7\,
      S(3) => \diff_carry__18_i_5__1_n_0\,
      S(2) => \diff_carry__18_i_6__1_n_0\,
      S(1) => \diff_carry__18_i_7__1_n_0\,
      S(0) => \diff_carry__18_i_8__1_n_0\
    );
\diff_carry__18_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(79),
      O => ce_comb_reg_6(3)
    );
\diff_carry__18_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(78),
      O => ce_comb_reg_6(2)
    );
\diff_carry__18_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(77),
      O => ce_comb_reg_6(1)
    );
\diff_carry__18_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(76),
      O => ce_comb_reg_6(0)
    );
\diff_carry__18_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(79),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(79),
      I3 => storage_out_0(79),
      O => \diff_carry__18_i_5__1_n_0\
    );
\diff_carry__18_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(79),
      I1 => ce_comb,
      I2 => storage_out(79),
      O => \genblk2[1].state_reg[79]_0\(3)
    );
\diff_carry__18_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(78),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(78),
      I3 => storage_out_0(78),
      O => \diff_carry__18_i_6__1_n_0\
    );
\diff_carry__18_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(78),
      I1 => ce_comb,
      I2 => storage_out(78),
      O => \genblk2[1].state_reg[79]_0\(2)
    );
\diff_carry__18_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(77),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(77),
      I3 => storage_out_0(77),
      O => \diff_carry__18_i_7__1_n_0\
    );
\diff_carry__18_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(77),
      I1 => ce_comb,
      I2 => storage_out(77),
      O => \genblk2[1].state_reg[79]_0\(1)
    );
\diff_carry__18_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(76),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(76),
      I3 => storage_out_0(76),
      O => \diff_carry__18_i_8__1_n_0\
    );
\diff_carry__18_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(76),
      I1 => ce_comb,
      I2 => storage_out(76),
      O => \genblk2[1].state_reg[79]_0\(0)
    );
\diff_carry__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__18_n_0\,
      CO(3) => \diff_carry__19_n_0\,
      CO(2) => \diff_carry__19_n_1\,
      CO(1) => \diff_carry__19_n_2\,
      CO(0) => \diff_carry__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[83]_1\(3 downto 0),
      O(3) => \diff_carry__19_n_4\,
      O(2) => \diff_carry__19_n_5\,
      O(1) => \diff_carry__19_n_6\,
      O(0) => \diff_carry__19_n_7\,
      S(3) => \diff_carry__19_i_5__1_n_0\,
      S(2) => \diff_carry__19_i_6__1_n_0\,
      S(1) => \diff_carry__19_i_7__1_n_0\,
      S(0) => \diff_carry__19_i_8__1_n_0\
    );
\diff_carry__19_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(83),
      O => ce_comb_reg_5(3)
    );
\diff_carry__19_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(82),
      O => ce_comb_reg_5(2)
    );
\diff_carry__19_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(81),
      O => ce_comb_reg_5(1)
    );
\diff_carry__19_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(80),
      O => ce_comb_reg_5(0)
    );
\diff_carry__19_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(83),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(83),
      I3 => storage_out_0(83),
      O => \diff_carry__19_i_5__1_n_0\
    );
\diff_carry__19_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(83),
      I1 => ce_comb,
      I2 => storage_out(83),
      O => \genblk2[1].state_reg[83]_0\(3)
    );
\diff_carry__19_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(82),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(82),
      I3 => storage_out_0(82),
      O => \diff_carry__19_i_6__1_n_0\
    );
\diff_carry__19_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(82),
      I1 => ce_comb,
      I2 => storage_out(82),
      O => \genblk2[1].state_reg[83]_0\(2)
    );
\diff_carry__19_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(81),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(81),
      I3 => storage_out_0(81),
      O => \diff_carry__19_i_7__1_n_0\
    );
\diff_carry__19_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(81),
      I1 => ce_comb,
      I2 => storage_out(81),
      O => \genblk2[1].state_reg[83]_0\(1)
    );
\diff_carry__19_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(80),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(80),
      I3 => storage_out_0(80),
      O => \diff_carry__19_i_8__1_n_0\
    );
\diff_carry__19_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(80),
      I1 => ce_comb,
      I2 => storage_out(80),
      O => \genblk2[1].state_reg[83]_0\(0)
    );
\diff_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(11),
      O => ce_comb_reg_23(3)
    );
\diff_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(10),
      O => ce_comb_reg_23(2)
    );
\diff_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(9),
      O => ce_comb_reg_23(1)
    );
\diff_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(8),
      O => ce_comb_reg_23(0)
    );
\diff_carry__1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(11),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(11),
      I3 => storage_out_0(11),
      O => \diff_carry__1_i_5__1_n_0\
    );
\diff_carry__1_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(11),
      I1 => ce_comb,
      I2 => storage_out(11),
      O => \genblk2[4].state_reg[11]_0\(3)
    );
\diff_carry__1_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(10),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(10),
      I3 => storage_out_0(10),
      O => \diff_carry__1_i_6__1_n_0\
    );
\diff_carry__1_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(10),
      I1 => ce_comb,
      I2 => storage_out(10),
      O => \genblk2[4].state_reg[11]_0\(2)
    );
\diff_carry__1_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(9),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(9),
      I3 => storage_out_0(9),
      O => \diff_carry__1_i_7__1_n_0\
    );
\diff_carry__1_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(9),
      I1 => ce_comb,
      I2 => storage_out(9),
      O => \genblk2[4].state_reg[11]_0\(1)
    );
\diff_carry__1_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(8),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(8),
      I3 => storage_out_0(8),
      O => \diff_carry__1_i_8__1_n_0\
    );
\diff_carry__1_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(8),
      I1 => ce_comb,
      I2 => storage_out(8),
      O => \genblk2[4].state_reg[11]_0\(0)
    );
\diff_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__1_n_0\,
      CO(3) => \diff_carry__2_n_0\,
      CO(2) => \diff_carry__2_n_1\,
      CO(1) => \diff_carry__2_n_2\,
      CO(0) => \diff_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[15]_1\(3 downto 0),
      O(3) => \diff_carry__2_n_4\,
      O(2) => \diff_carry__2_n_5\,
      O(1) => \diff_carry__2_n_6\,
      O(0) => \diff_carry__2_n_7\,
      S(3) => \diff_carry__2_i_5__1_n_0\,
      S(2) => \diff_carry__2_i_6__1_n_0\,
      S(1) => \diff_carry__2_i_7__1_n_0\,
      S(0) => \diff_carry__2_i_8__1_n_0\
    );
\diff_carry__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__19_n_0\,
      CO(3) => \diff_carry__20_n_0\,
      CO(2) => \diff_carry__20_n_1\,
      CO(1) => \diff_carry__20_n_2\,
      CO(0) => \diff_carry__20_n_3\,
      CYINIT => '0',
      DI(3) => \genblk2[0].state_reg[87]_1\(2),
      DI(2) => \diff_carry__20_i_2__0_n_0\,
      DI(1 downto 0) => \genblk2[0].state_reg[87]_1\(1 downto 0),
      O(3) => \diff_carry__20_n_4\,
      O(2) => \diff_carry__20_n_5\,
      O(1) => \diff_carry__20_n_6\,
      O(0) => \diff_carry__20_n_7\,
      S(3) => \diff_carry__20_i_5__1_n_0\,
      S(2) => \diff_carry__20_i_6__1_n_0\,
      S(1) => \diff_carry__20_i_7__1_n_0\,
      S(0) => \diff_carry__20_i_8__1_n_0\
    );
\diff_carry__20_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(87),
      O => ce_comb_reg_4(3)
    );
\diff_carry__20_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \^data_stage[11]_13\(86),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(86),
      I3 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(4),
      O => \diff_carry__20_i_2__0_n_0\
    );
\diff_carry__20_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(86),
      I2 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(4),
      O => ce_comb_reg_4(2)
    );
\diff_carry__20_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(85),
      O => ce_comb_reg_4(1)
    );
\diff_carry__20_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(84),
      O => ce_comb_reg_4(0)
    );
\diff_carry__20_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(87),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(87),
      I3 => storage_out_0(87),
      O => \diff_carry__20_i_5__1_n_0\
    );
\diff_carry__20_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(87),
      I1 => ce_comb,
      I2 => storage_out(87),
      O => \genblk2[0].state_reg[87]_0\(3)
    );
\diff_carry__20_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8004700"
    )
        port map (
      I0 => \data_stage[6]_12\(86),
      I1 => ce_comb,
      I2 => \^data_stage[11]_13\(86),
      I3 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(4),
      I4 => storage_out_0(86),
      O => \diff_carry__20_i_6__1_n_0\
    );
\diff_carry__20_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8070"
    )
        port map (
      I0 => \^data_stage[11]_13\(86),
      I1 => ce_comb,
      I2 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(4),
      I3 => storage_out(86),
      O => \genblk2[0].state_reg[87]_0\(2)
    );
\diff_carry__20_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(85),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(85),
      I3 => storage_out_0(85),
      O => \diff_carry__20_i_7__1_n_0\
    );
\diff_carry__20_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(85),
      I1 => ce_comb,
      I2 => storage_out(85),
      O => \genblk2[0].state_reg[87]_0\(1)
    );
\diff_carry__20_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(84),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(84),
      I3 => storage_out_0(84),
      O => \diff_carry__20_i_8__1_n_0\
    );
\diff_carry__20_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(84),
      I1 => ce_comb,
      I2 => storage_out(84),
      O => \genblk2[0].state_reg[87]_0\(0)
    );
\diff_carry__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__20_n_0\,
      CO(3) => \diff_carry__21_n_0\,
      CO(2) => \diff_carry__21_n_1\,
      CO(1) => \diff_carry__21_n_2\,
      CO(0) => \diff_carry__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[0].state_reg[91]_1\(3 downto 0),
      O(3) => \diff_carry__21_n_4\,
      O(2) => \diff_carry__21_n_5\,
      O(1) => \diff_carry__21_n_6\,
      O(0) => \diff_carry__21_n_7\,
      S(3) => \diff_carry__21_i_5__1_n_0\,
      S(2) => \diff_carry__21_i_6__1_n_0\,
      S(1) => \diff_carry__21_i_7__1_n_0\,
      S(0) => \diff_carry__21_i_8__1_n_0\
    );
\diff_carry__21_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(91),
      O => ce_comb_reg_3(3)
    );
\diff_carry__21_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(90),
      O => ce_comb_reg_3(2)
    );
\diff_carry__21_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(89),
      O => ce_comb_reg_3(1)
    );
\diff_carry__21_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(88),
      O => ce_comb_reg_3(0)
    );
\diff_carry__21_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(91),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(91),
      I3 => storage_out_0(91),
      O => \diff_carry__21_i_5__1_n_0\
    );
\diff_carry__21_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(91),
      I1 => ce_comb,
      I2 => storage_out(91),
      O => \genblk2[0].state_reg[91]_0\(3)
    );
\diff_carry__21_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(90),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(90),
      I3 => storage_out_0(90),
      O => \diff_carry__21_i_6__1_n_0\
    );
\diff_carry__21_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(90),
      I1 => ce_comb,
      I2 => storage_out(90),
      O => \genblk2[0].state_reg[91]_0\(2)
    );
\diff_carry__21_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(89),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(89),
      I3 => storage_out_0(89),
      O => \diff_carry__21_i_7__1_n_0\
    );
\diff_carry__21_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(89),
      I1 => ce_comb,
      I2 => storage_out(89),
      O => \genblk2[0].state_reg[91]_0\(1)
    );
\diff_carry__21_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(88),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(88),
      I3 => storage_out_0(88),
      O => \diff_carry__21_i_8__1_n_0\
    );
\diff_carry__21_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(88),
      I1 => ce_comb,
      I2 => storage_out(88),
      O => \genblk2[0].state_reg[91]_0\(0)
    );
\diff_carry__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__21_n_0\,
      CO(3) => \diff_carry__22_n_0\,
      CO(2) => \diff_carry__22_n_1\,
      CO(1) => \diff_carry__22_n_2\,
      CO(0) => \diff_carry__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[0].state_reg[95]_1\(3 downto 0),
      O(3) => \diff_carry__22_n_4\,
      O(2) => \diff_carry__22_n_5\,
      O(1) => \diff_carry__22_n_6\,
      O(0) => \diff_carry__22_n_7\,
      S(3) => \diff_carry__22_i_5__1_n_0\,
      S(2) => \diff_carry__22_i_6__1_n_0\,
      S(1) => \diff_carry__22_i_7__1_n_0\,
      S(0) => \diff_carry__22_i_8__1_n_0\
    );
\diff_carry__22_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(95),
      O => ce_comb_reg_2(3)
    );
\diff_carry__22_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(94),
      O => ce_comb_reg_2(2)
    );
\diff_carry__22_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(93),
      O => ce_comb_reg_2(1)
    );
\diff_carry__22_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(92),
      O => ce_comb_reg_2(0)
    );
\diff_carry__22_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(95),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(95),
      I3 => storage_out_0(95),
      O => \diff_carry__22_i_5__1_n_0\
    );
\diff_carry__22_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(95),
      I1 => ce_comb,
      I2 => storage_out(95),
      O => \genblk2[0].state_reg[95]_0\(3)
    );
\diff_carry__22_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(94),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(94),
      I3 => storage_out_0(94),
      O => \diff_carry__22_i_6__1_n_0\
    );
\diff_carry__22_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(94),
      I1 => ce_comb,
      I2 => storage_out(94),
      O => \genblk2[0].state_reg[95]_0\(2)
    );
\diff_carry__22_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(93),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(93),
      I3 => storage_out_0(93),
      O => \diff_carry__22_i_7__1_n_0\
    );
\diff_carry__22_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(93),
      I1 => ce_comb,
      I2 => storage_out(93),
      O => \genblk2[0].state_reg[95]_0\(1)
    );
\diff_carry__22_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(92),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(92),
      I3 => storage_out_0(92),
      O => \diff_carry__22_i_8__1_n_0\
    );
\diff_carry__22_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(92),
      I1 => ce_comb,
      I2 => storage_out(92),
      O => \genblk2[0].state_reg[95]_0\(0)
    );
\diff_carry__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__22_n_0\,
      CO(3) => \diff_carry__23_n_0\,
      CO(2) => \diff_carry__23_n_1\,
      CO(1) => \diff_carry__23_n_2\,
      CO(0) => \diff_carry__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[0].state_reg[99]_1\(3 downto 0),
      O(3) => \diff_carry__23_n_4\,
      O(2) => \diff_carry__23_n_5\,
      O(1) => \diff_carry__23_n_6\,
      O(0) => \diff_carry__23_n_7\,
      S(3) => \diff_carry__23_i_5__1_n_0\,
      S(2) => \diff_carry__23_i_6__1_n_0\,
      S(1) => \diff_carry__23_i_7__1_n_0\,
      S(0) => \diff_carry__23_i_8__1_n_0\
    );
\diff_carry__23_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(99),
      O => ce_comb_reg_1(3)
    );
\diff_carry__23_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(98),
      O => ce_comb_reg_1(2)
    );
\diff_carry__23_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(97),
      O => ce_comb_reg_1(1)
    );
\diff_carry__23_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(96),
      O => ce_comb_reg_1(0)
    );
\diff_carry__23_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(99),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(99),
      I3 => storage_out_0(99),
      O => \diff_carry__23_i_5__1_n_0\
    );
\diff_carry__23_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(99),
      I1 => ce_comb,
      I2 => storage_out(99),
      O => \genblk2[0].state_reg[99]_0\(3)
    );
\diff_carry__23_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(98),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(98),
      I3 => storage_out_0(98),
      O => \diff_carry__23_i_6__1_n_0\
    );
\diff_carry__23_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(98),
      I1 => ce_comb,
      I2 => storage_out(98),
      O => \genblk2[0].state_reg[99]_0\(2)
    );
\diff_carry__23_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(97),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(97),
      I3 => storage_out_0(97),
      O => \diff_carry__23_i_7__1_n_0\
    );
\diff_carry__23_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(97),
      I1 => ce_comb,
      I2 => storage_out(97),
      O => \genblk2[0].state_reg[99]_0\(1)
    );
\diff_carry__23_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(96),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(96),
      I3 => storage_out_0(96),
      O => \diff_carry__23_i_8__1_n_0\
    );
\diff_carry__23_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(96),
      I1 => ce_comb,
      I2 => storage_out(96),
      O => \genblk2[0].state_reg[99]_0\(0)
    );
\diff_carry__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__23_n_0\,
      CO(3) => \diff_carry__24_n_0\,
      CO(2) => \diff_carry__24_n_1\,
      CO(1) => \diff_carry__24_n_2\,
      CO(0) => \diff_carry__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[0].state_reg[103]_1\(3 downto 0),
      O(3) => \diff_carry__24_n_4\,
      O(2) => \diff_carry__24_n_5\,
      O(1) => \diff_carry__24_n_6\,
      O(0) => \diff_carry__24_n_7\,
      S(3) => \diff_carry__24_i_5__1_n_0\,
      S(2) => \diff_carry__24_i_6__1_n_0\,
      S(1) => \diff_carry__24_i_7__1_n_0\,
      S(0) => \diff_carry__24_i_8__1_n_0\
    );
\diff_carry__24_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(103),
      O => ce_comb_reg_0(3)
    );
\diff_carry__24_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(102),
      O => ce_comb_reg_0(2)
    );
\diff_carry__24_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(101),
      O => ce_comb_reg_0(1)
    );
\diff_carry__24_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(100),
      O => ce_comb_reg_0(0)
    );
\diff_carry__24_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(103),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(103),
      I3 => storage_out_0(103),
      O => \diff_carry__24_i_5__1_n_0\
    );
\diff_carry__24_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(103),
      I1 => ce_comb,
      I2 => storage_out(103),
      O => \genblk2[0].state_reg[103]_0\(3)
    );
\diff_carry__24_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(102),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(102),
      I3 => storage_out_0(102),
      O => \diff_carry__24_i_6__1_n_0\
    );
\diff_carry__24_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(102),
      I1 => ce_comb,
      I2 => storage_out(102),
      O => \genblk2[0].state_reg[103]_0\(2)
    );
\diff_carry__24_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(101),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(101),
      I3 => storage_out_0(101),
      O => \diff_carry__24_i_7__1_n_0\
    );
\diff_carry__24_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(101),
      I1 => ce_comb,
      I2 => storage_out(101),
      O => \genblk2[0].state_reg[103]_0\(1)
    );
\diff_carry__24_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(100),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(100),
      I3 => storage_out_0(100),
      O => \diff_carry__24_i_8__1_n_0\
    );
\diff_carry__24_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(100),
      I1 => ce_comb,
      I2 => storage_out(100),
      O => \genblk2[0].state_reg[103]_0\(0)
    );
\diff_carry__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__24_n_0\,
      CO(3 downto 1) => \NLW_diff_carry__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \diff_carry__25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \genblk2[0].state_reg[105]_0\(0),
      O(3 downto 2) => \NLW_diff_carry__25_O_UNCONNECTED\(3 downto 2),
      O(1) => \diff_carry__25_n_6\,
      O(0) => \diff_carry__25_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \diff_carry__25_i_2__1_n_0\,
      S(0) => \diff_carry__25_i_3__1_n_0\
    );
\diff_carry__25_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(104),
      O => ce_comb_reg(0)
    );
\diff_carry__25_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(105),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(105),
      I3 => storage_out_0(105),
      O => \diff_carry__25_i_2__1_n_0\
    );
\diff_carry__25_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(105),
      I2 => storage_out(105),
      O => S(1)
    );
\diff_carry__25_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(104),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(104),
      I3 => storage_out_0(104),
      O => \diff_carry__25_i_3__1_n_0\
    );
\diff_carry__25_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(104),
      I1 => ce_comb,
      I2 => storage_out(104),
      O => S(0)
    );
\diff_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(15),
      O => ce_comb_reg_22(3)
    );
\diff_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(14),
      O => ce_comb_reg_22(2)
    );
\diff_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(13),
      O => ce_comb_reg_22(1)
    );
\diff_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(12),
      O => ce_comb_reg_22(0)
    );
\diff_carry__2_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(15),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(15),
      I3 => storage_out_0(15),
      O => \diff_carry__2_i_5__1_n_0\
    );
\diff_carry__2_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(15),
      I1 => ce_comb,
      I2 => storage_out(15),
      O => \genblk2[4].state_reg[15]_0\(3)
    );
\diff_carry__2_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(14),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(14),
      I3 => storage_out_0(14),
      O => \diff_carry__2_i_6__1_n_0\
    );
\diff_carry__2_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(14),
      I1 => ce_comb,
      I2 => storage_out(14),
      O => \genblk2[4].state_reg[15]_0\(2)
    );
\diff_carry__2_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(13),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(13),
      I3 => storage_out_0(13),
      O => \diff_carry__2_i_7__1_n_0\
    );
\diff_carry__2_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(13),
      I1 => ce_comb,
      I2 => storage_out(13),
      O => \genblk2[4].state_reg[15]_0\(1)
    );
\diff_carry__2_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(12),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(12),
      I3 => storage_out_0(12),
      O => \diff_carry__2_i_8__1_n_0\
    );
\diff_carry__2_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(12),
      I1 => ce_comb,
      I2 => storage_out(12),
      O => \genblk2[4].state_reg[15]_0\(0)
    );
\diff_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__2_n_0\,
      CO(3) => \diff_carry__3_n_0\,
      CO(2) => \diff_carry__3_n_1\,
      CO(1) => \diff_carry__3_n_2\,
      CO(0) => \diff_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[19]_1\(3 downto 0),
      O(3) => \diff_carry__3_n_4\,
      O(2) => \diff_carry__3_n_5\,
      O(1) => \diff_carry__3_n_6\,
      O(0) => \diff_carry__3_n_7\,
      S(3) => \diff_carry__3_i_5__1_n_0\,
      S(2) => \diff_carry__3_i_6__1_n_0\,
      S(1) => \diff_carry__3_i_7__1_n_0\,
      S(0) => \diff_carry__3_i_8__1_n_0\
    );
\diff_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(19),
      O => ce_comb_reg_21(3)
    );
\diff_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(18),
      O => ce_comb_reg_21(2)
    );
\diff_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(17),
      O => ce_comb_reg_21(1)
    );
\diff_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(16),
      O => ce_comb_reg_21(0)
    );
\diff_carry__3_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(19),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(19),
      I3 => storage_out_0(19),
      O => \diff_carry__3_i_5__1_n_0\
    );
\diff_carry__3_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(19),
      I1 => ce_comb,
      I2 => storage_out(19),
      O => \genblk2[4].state_reg[19]_0\(3)
    );
\diff_carry__3_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(18),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(18),
      I3 => storage_out_0(18),
      O => \diff_carry__3_i_6__1_n_0\
    );
\diff_carry__3_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(18),
      I1 => ce_comb,
      I2 => storage_out(18),
      O => \genblk2[4].state_reg[19]_0\(2)
    );
\diff_carry__3_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(17),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(17),
      I3 => storage_out_0(17),
      O => \diff_carry__3_i_7__1_n_0\
    );
\diff_carry__3_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(17),
      I1 => ce_comb,
      I2 => storage_out(17),
      O => \genblk2[4].state_reg[19]_0\(1)
    );
\diff_carry__3_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(16),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(16),
      I3 => storage_out_0(16),
      O => \diff_carry__3_i_8__1_n_0\
    );
\diff_carry__3_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(16),
      I1 => ce_comb,
      I2 => storage_out(16),
      O => \genblk2[4].state_reg[19]_0\(0)
    );
\diff_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__3_n_0\,
      CO(3) => \diff_carry__4_n_0\,
      CO(2) => \diff_carry__4_n_1\,
      CO(1) => \diff_carry__4_n_2\,
      CO(0) => \diff_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[23]_1\(3 downto 0),
      O(3) => \diff_carry__4_n_4\,
      O(2) => \diff_carry__4_n_5\,
      O(1) => \diff_carry__4_n_6\,
      O(0) => \diff_carry__4_n_7\,
      S(3) => \diff_carry__4_i_5__1_n_0\,
      S(2) => \diff_carry__4_i_6__1_n_0\,
      S(1) => \diff_carry__4_i_7__1_n_0\,
      S(0) => \diff_carry__4_i_8__1_n_0\
    );
\diff_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(23),
      O => ce_comb_reg_20(3)
    );
\diff_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(22),
      O => ce_comb_reg_20(2)
    );
\diff_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(21),
      O => ce_comb_reg_20(1)
    );
\diff_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(20),
      O => ce_comb_reg_20(0)
    );
\diff_carry__4_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(23),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(23),
      I3 => storage_out_0(23),
      O => \diff_carry__4_i_5__1_n_0\
    );
\diff_carry__4_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(23),
      I1 => ce_comb,
      I2 => storage_out(23),
      O => \genblk2[4].state_reg[23]_0\(3)
    );
\diff_carry__4_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(22),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(22),
      I3 => storage_out_0(22),
      O => \diff_carry__4_i_6__1_n_0\
    );
\diff_carry__4_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(22),
      I1 => ce_comb,
      I2 => storage_out(22),
      O => \genblk2[4].state_reg[23]_0\(2)
    );
\diff_carry__4_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(21),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(21),
      I3 => storage_out_0(21),
      O => \diff_carry__4_i_7__1_n_0\
    );
\diff_carry__4_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(21),
      I1 => ce_comb,
      I2 => storage_out(21),
      O => \genblk2[4].state_reg[23]_0\(1)
    );
\diff_carry__4_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(20),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(20),
      I3 => storage_out_0(20),
      O => \diff_carry__4_i_8__1_n_0\
    );
\diff_carry__4_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(20),
      I1 => ce_comb,
      I2 => storage_out(20),
      O => \genblk2[4].state_reg[23]_0\(0)
    );
\diff_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__4_n_0\,
      CO(3) => \diff_carry__5_n_0\,
      CO(2) => \diff_carry__5_n_1\,
      CO(1) => \diff_carry__5_n_2\,
      CO(0) => \diff_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \genblk2[3].state_reg[27]_1\(2),
      DI(2) => \diff_carry__5_i_2__0_n_0\,
      DI(1 downto 0) => \genblk2[3].state_reg[27]_1\(1 downto 0),
      O(3 downto 2) => \p_0_in__0\(1 downto 0),
      O(1) => \diff_carry__5_n_6\,
      O(0) => \diff_carry__5_n_7\,
      S(3) => \diff_carry__5_i_5__1_n_0\,
      S(2) => \diff_carry__5_i_6__1_n_0\,
      S(1) => \diff_carry__5_i_7__1_n_0\,
      S(0) => \diff_carry__5_i_8__1_n_0\
    );
\diff_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(27),
      O => ce_comb_reg_19(3)
    );
\diff_carry__5_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \^data_stage[11]_13\(26),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(26),
      I3 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(1),
      O => \diff_carry__5_i_2__0_n_0\
    );
\diff_carry__5_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(26),
      I2 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(1),
      O => ce_comb_reg_19(2)
    );
\diff_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(25),
      O => ce_comb_reg_19(1)
    );
\diff_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(24),
      O => ce_comb_reg_19(0)
    );
\diff_carry__5_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(27),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(27),
      I3 => storage_out_0(27),
      O => \diff_carry__5_i_5__1_n_0\
    );
\diff_carry__5_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(27),
      I1 => ce_comb,
      I2 => storage_out(27),
      O => \genblk2[3].state_reg[27]_0\(3)
    );
\diff_carry__5_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8004700"
    )
        port map (
      I0 => \data_stage[6]_12\(26),
      I1 => ce_comb,
      I2 => \^data_stage[11]_13\(26),
      I3 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(1),
      I4 => storage_out_0(26),
      O => \diff_carry__5_i_6__1_n_0\
    );
\diff_carry__5_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8070"
    )
        port map (
      I0 => \^data_stage[11]_13\(26),
      I1 => ce_comb,
      I2 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(1),
      I3 => storage_out(26),
      O => \genblk2[3].state_reg[27]_0\(2)
    );
\diff_carry__5_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(25),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(25),
      I3 => storage_out_0(25),
      O => \diff_carry__5_i_7__1_n_0\
    );
\diff_carry__5_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(25),
      I1 => ce_comb,
      I2 => storage_out(25),
      O => \genblk2[3].state_reg[27]_0\(1)
    );
\diff_carry__5_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(24),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(24),
      I3 => storage_out_0(24),
      O => \diff_carry__5_i_8__1_n_0\
    );
\diff_carry__5_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(24),
      I1 => ce_comb,
      I2 => storage_out(24),
      O => \genblk2[3].state_reg[27]_0\(0)
    );
\diff_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__5_n_0\,
      CO(3) => \diff_carry__6_n_0\,
      CO(2) => \diff_carry__6_n_1\,
      CO(1) => \diff_carry__6_n_2\,
      CO(0) => \diff_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[31]_1\(3 downto 0),
      O(3 downto 0) => \p_0_in__0\(5 downto 2),
      S(3) => \diff_carry__6_i_5__1_n_0\,
      S(2) => \diff_carry__6_i_6__1_n_0\,
      S(1) => \diff_carry__6_i_7__1_n_0\,
      S(0) => \diff_carry__6_i_8__1_n_0\
    );
\diff_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(31),
      O => ce_comb_reg_18(3)
    );
\diff_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(30),
      O => ce_comb_reg_18(2)
    );
\diff_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(29),
      O => ce_comb_reg_18(1)
    );
\diff_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(28),
      O => ce_comb_reg_18(0)
    );
\diff_carry__6_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(31),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(31),
      I3 => storage_out_0(31),
      O => \diff_carry__6_i_5__1_n_0\
    );
\diff_carry__6_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(31),
      I1 => ce_comb,
      I2 => storage_out(31),
      O => \genblk2[3].state_reg[31]_0\(3)
    );
\diff_carry__6_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(30),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(30),
      I3 => storage_out_0(30),
      O => \diff_carry__6_i_6__1_n_0\
    );
\diff_carry__6_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(30),
      I1 => ce_comb,
      I2 => storage_out(30),
      O => \genblk2[3].state_reg[31]_0\(2)
    );
\diff_carry__6_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(29),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(29),
      I3 => storage_out_0(29),
      O => \diff_carry__6_i_7__1_n_0\
    );
\diff_carry__6_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(29),
      I1 => ce_comb,
      I2 => storage_out(29),
      O => \genblk2[3].state_reg[31]_0\(1)
    );
\diff_carry__6_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(28),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(28),
      I3 => storage_out_0(28),
      O => \diff_carry__6_i_8__1_n_0\
    );
\diff_carry__6_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(28),
      I1 => ce_comb,
      I2 => storage_out(28),
      O => \genblk2[3].state_reg[31]_0\(0)
    );
\diff_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__6_n_0\,
      CO(3) => \diff_carry__7_n_0\,
      CO(2) => \diff_carry__7_n_1\,
      CO(1) => \diff_carry__7_n_2\,
      CO(0) => \diff_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[35]_1\(3 downto 0),
      O(3 downto 0) => \p_0_in__0\(9 downto 6),
      S(3) => \diff_carry__7_i_5__1_n_0\,
      S(2) => \diff_carry__7_i_6__1_n_0\,
      S(1) => \diff_carry__7_i_7__1_n_0\,
      S(0) => \diff_carry__7_i_8__1_n_0\
    );
\diff_carry__7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(35),
      O => ce_comb_reg_17(3)
    );
\diff_carry__7_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(34),
      O => ce_comb_reg_17(2)
    );
\diff_carry__7_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(33),
      O => ce_comb_reg_17(1)
    );
\diff_carry__7_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(32),
      O => ce_comb_reg_17(0)
    );
\diff_carry__7_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(35),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(35),
      I3 => storage_out_0(35),
      O => \diff_carry__7_i_5__1_n_0\
    );
\diff_carry__7_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(35),
      I1 => ce_comb,
      I2 => storage_out(35),
      O => \genblk2[3].state_reg[35]_0\(3)
    );
\diff_carry__7_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(34),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(34),
      I3 => storage_out_0(34),
      O => \diff_carry__7_i_6__1_n_0\
    );
\diff_carry__7_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(34),
      I1 => ce_comb,
      I2 => storage_out(34),
      O => \genblk2[3].state_reg[35]_0\(2)
    );
\diff_carry__7_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(33),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(33),
      I3 => storage_out_0(33),
      O => \diff_carry__7_i_7__1_n_0\
    );
\diff_carry__7_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(33),
      I1 => ce_comb,
      I2 => storage_out(33),
      O => \genblk2[3].state_reg[35]_0\(1)
    );
\diff_carry__7_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(32),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(32),
      I3 => storage_out_0(32),
      O => \diff_carry__7_i_8__1_n_0\
    );
\diff_carry__7_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(32),
      I1 => ce_comb,
      I2 => storage_out(32),
      O => \genblk2[3].state_reg[35]_0\(0)
    );
\diff_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__7_n_0\,
      CO(3) => \diff_carry__8_n_0\,
      CO(2) => \diff_carry__8_n_1\,
      CO(1) => \diff_carry__8_n_2\,
      CO(0) => \diff_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[39]_1\(3 downto 0),
      O(3 downto 0) => \p_0_in__0\(13 downto 10),
      S(3) => \diff_carry__8_i_5__1_n_0\,
      S(2) => \diff_carry__8_i_6__1_n_0\,
      S(1) => \diff_carry__8_i_7__1_n_0\,
      S(0) => \diff_carry__8_i_8__1_n_0\
    );
\diff_carry__8_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(39),
      O => ce_comb_reg_16(3)
    );
\diff_carry__8_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(38),
      O => ce_comb_reg_16(2)
    );
\diff_carry__8_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(37),
      O => ce_comb_reg_16(1)
    );
\diff_carry__8_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(36),
      O => ce_comb_reg_16(0)
    );
\diff_carry__8_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(39),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(39),
      I3 => storage_out_0(39),
      O => \diff_carry__8_i_5__1_n_0\
    );
\diff_carry__8_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(39),
      I1 => ce_comb,
      I2 => storage_out(39),
      O => \genblk2[3].state_reg[39]_0\(3)
    );
\diff_carry__8_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(38),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(38),
      I3 => storage_out_0(38),
      O => \diff_carry__8_i_6__1_n_0\
    );
\diff_carry__8_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(38),
      I1 => ce_comb,
      I2 => storage_out(38),
      O => \genblk2[3].state_reg[39]_0\(2)
    );
\diff_carry__8_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(37),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(37),
      I3 => storage_out_0(37),
      O => \diff_carry__8_i_7__1_n_0\
    );
\diff_carry__8_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(37),
      I1 => ce_comb,
      I2 => storage_out(37),
      O => \genblk2[3].state_reg[39]_0\(1)
    );
\diff_carry__8_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(36),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(36),
      I3 => storage_out_0(36),
      O => \diff_carry__8_i_8__1_n_0\
    );
\diff_carry__8_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(36),
      I1 => ce_comb,
      I2 => storage_out(36),
      O => \genblk2[3].state_reg[39]_0\(0)
    );
\diff_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__8_n_0\,
      CO(3) => \diff_carry__9_n_0\,
      CO(2) => \diff_carry__9_n_1\,
      CO(1) => \diff_carry__9_n_2\,
      CO(0) => \diff_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[43]_1\(3 downto 0),
      O(3 downto 0) => \p_0_in__0\(17 downto 14),
      S(3) => \diff_carry__9_i_5__1_n_0\,
      S(2) => \diff_carry__9_i_6__1_n_0\,
      S(1) => \diff_carry__9_i_7__1_n_0\,
      S(0) => \diff_carry__9_i_8__1_n_0\
    );
\diff_carry__9_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(43),
      O => ce_comb_reg_15(3)
    );
\diff_carry__9_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(42),
      O => ce_comb_reg_15(2)
    );
\diff_carry__9_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(41),
      O => ce_comb_reg_15(1)
    );
\diff_carry__9_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(40),
      O => ce_comb_reg_15(0)
    );
\diff_carry__9_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(43),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(43),
      I3 => storage_out_0(43),
      O => \diff_carry__9_i_5__1_n_0\
    );
\diff_carry__9_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(43),
      I1 => ce_comb,
      I2 => storage_out(43),
      O => \genblk2[3].state_reg[43]_0\(3)
    );
\diff_carry__9_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(42),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(42),
      I3 => storage_out_0(42),
      O => \diff_carry__9_i_6__1_n_0\
    );
\diff_carry__9_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(42),
      I1 => ce_comb,
      I2 => storage_out(42),
      O => \genblk2[3].state_reg[43]_0\(2)
    );
\diff_carry__9_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(41),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(41),
      I3 => storage_out_0(41),
      O => \diff_carry__9_i_7__1_n_0\
    );
\diff_carry__9_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(41),
      I1 => ce_comb,
      I2 => storage_out(41),
      O => \genblk2[3].state_reg[43]_0\(1)
    );
\diff_carry__9_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(40),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(40),
      I3 => storage_out_0(40),
      O => \diff_carry__9_i_8__1_n_0\
    );
\diff_carry__9_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(40),
      I1 => ce_comb,
      I2 => storage_out(40),
      O => \genblk2[3].state_reg[43]_0\(0)
    );
\diff_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(3),
      O => ce_comb_reg_25(3)
    );
\diff_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(2),
      O => ce_comb_reg_25(2)
    );
\diff_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(1),
      O => ce_comb_reg_25(1)
    );
\diff_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_13\(0),
      O => ce_comb_reg_25(0)
    );
\diff_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(3),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(3),
      I3 => storage_out_0(3),
      O => \diff_carry_i_5__1_n_0\
    );
\diff_carry_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(3),
      I1 => ce_comb,
      I2 => storage_out(3),
      O => \genblk2[4].state_reg[3]_0\(3)
    );
\diff_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(2),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(2),
      I3 => storage_out_0(2),
      O => \diff_carry_i_6__1_n_0\
    );
\diff_carry_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(2),
      I1 => ce_comb,
      I2 => storage_out(2),
      O => \genblk2[4].state_reg[3]_0\(2)
    );
\diff_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(1),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(1),
      I3 => storage_out_0(1),
      O => \diff_carry_i_7__1_n_0\
    );
\diff_carry_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(1),
      I1 => ce_comb,
      I2 => storage_out(1),
      O => \genblk2[4].state_reg[3]_0\(1)
    );
\diff_carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_13\(0),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(0),
      I3 => storage_out_0(0),
      O => \diff_carry_i_8__1_n_0\
    );
\diff_carry_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_13\(0),
      I1 => ce_comb,
      I2 => storage_out(0),
      O => \genblk2[4].state_reg[3]_0\(0)
    );
\genblk2[0].shift_r[100].storage_reg[100][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(100),
      Q => \genblk2[0].shift_r[100].storage_reg[100][3]_srl4_n_0\
    );
\genblk2[0].shift_r[100].storage_reg[100][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[100].storage_reg[100][3]_srl4_n_0\,
      Q => storage_out_0(100),
      R => '0'
    );
\genblk2[0].shift_r[101].storage_reg[101][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(101),
      Q => \genblk2[0].shift_r[101].storage_reg[101][3]_srl4_n_0\
    );
\genblk2[0].shift_r[101].storage_reg[101][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[101].storage_reg[101][3]_srl4_n_0\,
      Q => storage_out_0(101),
      R => '0'
    );
\genblk2[0].shift_r[102].storage_reg[102][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(102),
      Q => \genblk2[0].shift_r[102].storage_reg[102][3]_srl4_n_0\
    );
\genblk2[0].shift_r[102].storage_reg[102][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[102].storage_reg[102][3]_srl4_n_0\,
      Q => storage_out_0(102),
      R => '0'
    );
\genblk2[0].shift_r[103].storage_reg[103][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(103),
      Q => \genblk2[0].shift_r[103].storage_reg[103][3]_srl4_n_0\
    );
\genblk2[0].shift_r[103].storage_reg[103][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[103].storage_reg[103][3]_srl4_n_0\,
      Q => storage_out_0(103),
      R => '0'
    );
\genblk2[0].shift_r[104].storage_reg[104][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(104),
      Q => \genblk2[0].shift_r[104].storage_reg[104][3]_srl4_n_0\
    );
\genblk2[0].shift_r[104].storage_reg[104][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[104].storage_reg[104][3]_srl4_n_0\,
      Q => storage_out_0(104),
      R => '0'
    );
\genblk2[0].shift_r[105].storage_reg[105][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => data_in_seq(105),
      Q => \genblk2[0].shift_r[105].storage_reg[105][3]_srl4_n_0\
    );
\genblk2[0].shift_r[105].storage_reg[105][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^data_stage[11]_13\(105),
      I1 => ce_comb,
      I2 => \data_stage[6]_12\(105),
      O => data_in_seq(105)
    );
\genblk2[0].shift_r[105].storage_reg[105][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[105].storage_reg[105][3]_srl4_n_0\,
      Q => storage_out_0(105),
      R => '0'
    );
\genblk2[0].shift_r[86].storage_reg[86][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(86),
      Q => \genblk2[0].shift_r[86].storage_reg[86][3]_srl4_n_0\
    );
\genblk2[0].shift_r[86].storage_reg[86][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[86].storage_reg[86][3]_srl4_n_0\,
      Q => storage_out_0(86),
      R => '0'
    );
\genblk2[0].shift_r[87].storage_reg[87][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(87),
      Q => \genblk2[0].shift_r[87].storage_reg[87][3]_srl4_n_0\
    );
\genblk2[0].shift_r[87].storage_reg[87][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[87].storage_reg[87][3]_srl4_n_0\,
      Q => storage_out_0(87),
      R => '0'
    );
\genblk2[0].shift_r[88].storage_reg[88][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(88),
      Q => \genblk2[0].shift_r[88].storage_reg[88][3]_srl4_n_0\
    );
\genblk2[0].shift_r[88].storage_reg[88][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[88].storage_reg[88][3]_srl4_n_0\,
      Q => storage_out_0(88),
      R => '0'
    );
\genblk2[0].shift_r[89].storage_reg[89][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(89),
      Q => \genblk2[0].shift_r[89].storage_reg[89][3]_srl4_n_0\
    );
\genblk2[0].shift_r[89].storage_reg[89][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[89].storage_reg[89][3]_srl4_n_0\,
      Q => storage_out_0(89),
      R => '0'
    );
\genblk2[0].shift_r[90].storage_reg[90][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(90),
      Q => \genblk2[0].shift_r[90].storage_reg[90][3]_srl4_n_0\
    );
\genblk2[0].shift_r[90].storage_reg[90][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[90].storage_reg[90][3]_srl4_n_0\,
      Q => storage_out_0(90),
      R => '0'
    );
\genblk2[0].shift_r[91].storage_reg[91][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(91),
      Q => \genblk2[0].shift_r[91].storage_reg[91][3]_srl4_n_0\
    );
\genblk2[0].shift_r[91].storage_reg[91][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[91].storage_reg[91][3]_srl4_n_0\,
      Q => storage_out_0(91),
      R => '0'
    );
\genblk2[0].shift_r[92].storage_reg[92][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(92),
      Q => \genblk2[0].shift_r[92].storage_reg[92][3]_srl4_n_0\
    );
\genblk2[0].shift_r[92].storage_reg[92][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[92].storage_reg[92][3]_srl4_n_0\,
      Q => storage_out_0(92),
      R => '0'
    );
\genblk2[0].shift_r[93].storage_reg[93][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(93),
      Q => \genblk2[0].shift_r[93].storage_reg[93][3]_srl4_n_0\
    );
\genblk2[0].shift_r[93].storage_reg[93][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[93].storage_reg[93][3]_srl4_n_0\,
      Q => storage_out_0(93),
      R => '0'
    );
\genblk2[0].shift_r[94].storage_reg[94][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(94),
      Q => \genblk2[0].shift_r[94].storage_reg[94][3]_srl4_n_0\
    );
\genblk2[0].shift_r[94].storage_reg[94][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[94].storage_reg[94][3]_srl4_n_0\,
      Q => storage_out_0(94),
      R => '0'
    );
\genblk2[0].shift_r[95].storage_reg[95][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(95),
      Q => \genblk2[0].shift_r[95].storage_reg[95][3]_srl4_n_0\
    );
\genblk2[0].shift_r[95].storage_reg[95][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[95].storage_reg[95][3]_srl4_n_0\,
      Q => storage_out_0(95),
      R => '0'
    );
\genblk2[0].shift_r[96].storage_reg[96][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(96),
      Q => \genblk2[0].shift_r[96].storage_reg[96][3]_srl4_n_0\
    );
\genblk2[0].shift_r[96].storage_reg[96][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[96].storage_reg[96][3]_srl4_n_0\,
      Q => storage_out_0(96),
      R => '0'
    );
\genblk2[0].shift_r[97].storage_reg[97][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(97),
      Q => \genblk2[0].shift_r[97].storage_reg[97][3]_srl4_n_0\
    );
\genblk2[0].shift_r[97].storage_reg[97][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[97].storage_reg[97][3]_srl4_n_0\,
      Q => storage_out_0(97),
      R => '0'
    );
\genblk2[0].shift_r[98].storage_reg[98][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(98),
      Q => \genblk2[0].shift_r[98].storage_reg[98][3]_srl4_n_0\
    );
\genblk2[0].shift_r[98].storage_reg[98][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[98].storage_reg[98][3]_srl4_n_0\,
      Q => storage_out_0(98),
      R => '0'
    );
\genblk2[0].shift_r[99].storage_reg[99][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(99),
      Q => \genblk2[0].shift_r[99].storage_reg[99][3]_srl4_n_0\
    );
\genblk2[0].shift_r[99].storage_reg[99][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[99].storage_reg[99][3]_srl4_n_0\,
      Q => storage_out_0(99),
      R => '0'
    );
\genblk2[0].state[105]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => active_reg_n_0,
      I1 => ce_comb,
      I2 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(4),
      O => \genblk2[0].state_reg0\
    );
\genblk2[0].state_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__24_n_7\,
      Q => \^data_stage[11]_13\(100),
      R => '0'
    );
\genblk2[0].state_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__24_n_6\,
      Q => \^data_stage[11]_13\(101),
      R => '0'
    );
\genblk2[0].state_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__24_n_5\,
      Q => \^data_stage[11]_13\(102),
      R => '0'
    );
\genblk2[0].state_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__24_n_4\,
      Q => \^data_stage[11]_13\(103),
      R => '0'
    );
\genblk2[0].state_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__25_n_7\,
      Q => \^data_stage[11]_13\(104),
      R => '0'
    );
\genblk2[0].state_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__25_n_6\,
      Q => \^data_stage[11]_13\(105),
      R => '0'
    );
\genblk2[0].state_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__20_n_5\,
      Q => \^data_stage[11]_13\(86),
      R => '0'
    );
\genblk2[0].state_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__20_n_4\,
      Q => \^data_stage[11]_13\(87),
      R => '0'
    );
\genblk2[0].state_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__21_n_7\,
      Q => \^data_stage[11]_13\(88),
      R => '0'
    );
\genblk2[0].state_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__21_n_6\,
      Q => \^data_stage[11]_13\(89),
      R => '0'
    );
\genblk2[0].state_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__21_n_5\,
      Q => \^data_stage[11]_13\(90),
      R => '0'
    );
\genblk2[0].state_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__21_n_4\,
      Q => \^data_stage[11]_13\(91),
      R => '0'
    );
\genblk2[0].state_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__22_n_7\,
      Q => \^data_stage[11]_13\(92),
      R => '0'
    );
\genblk2[0].state_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__22_n_6\,
      Q => \^data_stage[11]_13\(93),
      R => '0'
    );
\genblk2[0].state_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__22_n_5\,
      Q => \^data_stage[11]_13\(94),
      R => '0'
    );
\genblk2[0].state_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__22_n_4\,
      Q => \^data_stage[11]_13\(95),
      R => '0'
    );
\genblk2[0].state_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__23_n_7\,
      Q => \^data_stage[11]_13\(96),
      R => '0'
    );
\genblk2[0].state_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__23_n_6\,
      Q => \^data_stage[11]_13\(97),
      R => '0'
    );
\genblk2[0].state_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__23_n_5\,
      Q => \^data_stage[11]_13\(98),
      R => '0'
    );
\genblk2[0].state_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__23_n_4\,
      Q => \^data_stage[11]_13\(99),
      R => '0'
    );
\genblk2[1].shift_r[66].storage_reg[66][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(66),
      Q => \genblk2[1].shift_r[66].storage_reg[66][3]_srl4_n_0\
    );
\genblk2[1].shift_r[66].storage_reg[66][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[66].storage_reg[66][3]_srl4_n_0\,
      Q => storage_out_0(66),
      R => '0'
    );
\genblk2[1].shift_r[67].storage_reg[67][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(67),
      Q => \genblk2[1].shift_r[67].storage_reg[67][3]_srl4_n_0\
    );
\genblk2[1].shift_r[67].storage_reg[67][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[67].storage_reg[67][3]_srl4_n_0\,
      Q => storage_out_0(67),
      R => '0'
    );
\genblk2[1].shift_r[68].storage_reg[68][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(68),
      Q => \genblk2[1].shift_r[68].storage_reg[68][3]_srl4_n_0\
    );
\genblk2[1].shift_r[68].storage_reg[68][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[68].storage_reg[68][3]_srl4_n_0\,
      Q => storage_out_0(68),
      R => '0'
    );
\genblk2[1].shift_r[69].storage_reg[69][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(69),
      Q => \genblk2[1].shift_r[69].storage_reg[69][3]_srl4_n_0\
    );
\genblk2[1].shift_r[69].storage_reg[69][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[69].storage_reg[69][3]_srl4_n_0\,
      Q => storage_out_0(69),
      R => '0'
    );
\genblk2[1].shift_r[70].storage_reg[70][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(70),
      Q => \genblk2[1].shift_r[70].storage_reg[70][3]_srl4_n_0\
    );
\genblk2[1].shift_r[70].storage_reg[70][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[70].storage_reg[70][3]_srl4_n_0\,
      Q => storage_out_0(70),
      R => '0'
    );
\genblk2[1].shift_r[71].storage_reg[71][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(71),
      Q => \genblk2[1].shift_r[71].storage_reg[71][3]_srl4_n_0\
    );
\genblk2[1].shift_r[71].storage_reg[71][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[71].storage_reg[71][3]_srl4_n_0\,
      Q => storage_out_0(71),
      R => '0'
    );
\genblk2[1].shift_r[72].storage_reg[72][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(72),
      Q => \genblk2[1].shift_r[72].storage_reg[72][3]_srl4_n_0\
    );
\genblk2[1].shift_r[72].storage_reg[72][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[72].storage_reg[72][3]_srl4_n_0\,
      Q => storage_out_0(72),
      R => '0'
    );
\genblk2[1].shift_r[73].storage_reg[73][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(73),
      Q => \genblk2[1].shift_r[73].storage_reg[73][3]_srl4_n_0\
    );
\genblk2[1].shift_r[73].storage_reg[73][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[73].storage_reg[73][3]_srl4_n_0\,
      Q => storage_out_0(73),
      R => '0'
    );
\genblk2[1].shift_r[74].storage_reg[74][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(74),
      Q => \genblk2[1].shift_r[74].storage_reg[74][3]_srl4_n_0\
    );
\genblk2[1].shift_r[74].storage_reg[74][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[74].storage_reg[74][3]_srl4_n_0\,
      Q => storage_out_0(74),
      R => '0'
    );
\genblk2[1].shift_r[75].storage_reg[75][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(75),
      Q => \genblk2[1].shift_r[75].storage_reg[75][3]_srl4_n_0\
    );
\genblk2[1].shift_r[75].storage_reg[75][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[75].storage_reg[75][3]_srl4_n_0\,
      Q => storage_out_0(75),
      R => '0'
    );
\genblk2[1].shift_r[76].storage_reg[76][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(76),
      Q => \genblk2[1].shift_r[76].storage_reg[76][3]_srl4_n_0\
    );
\genblk2[1].shift_r[76].storage_reg[76][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[76].storage_reg[76][3]_srl4_n_0\,
      Q => storage_out_0(76),
      R => '0'
    );
\genblk2[1].shift_r[77].storage_reg[77][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(77),
      Q => \genblk2[1].shift_r[77].storage_reg[77][3]_srl4_n_0\
    );
\genblk2[1].shift_r[77].storage_reg[77][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[77].storage_reg[77][3]_srl4_n_0\,
      Q => storage_out_0(77),
      R => '0'
    );
\genblk2[1].shift_r[78].storage_reg[78][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(78),
      Q => \genblk2[1].shift_r[78].storage_reg[78][3]_srl4_n_0\
    );
\genblk2[1].shift_r[78].storage_reg[78][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[78].storage_reg[78][3]_srl4_n_0\,
      Q => storage_out_0(78),
      R => '0'
    );
\genblk2[1].shift_r[79].storage_reg[79][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(79),
      Q => \genblk2[1].shift_r[79].storage_reg[79][3]_srl4_n_0\
    );
\genblk2[1].shift_r[79].storage_reg[79][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[79].storage_reg[79][3]_srl4_n_0\,
      Q => storage_out_0(79),
      R => '0'
    );
\genblk2[1].shift_r[80].storage_reg[80][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(80),
      Q => \genblk2[1].shift_r[80].storage_reg[80][3]_srl4_n_0\
    );
\genblk2[1].shift_r[80].storage_reg[80][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[80].storage_reg[80][3]_srl4_n_0\,
      Q => storage_out_0(80),
      R => '0'
    );
\genblk2[1].shift_r[81].storage_reg[81][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(81),
      Q => \genblk2[1].shift_r[81].storage_reg[81][3]_srl4_n_0\
    );
\genblk2[1].shift_r[81].storage_reg[81][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[81].storage_reg[81][3]_srl4_n_0\,
      Q => storage_out_0(81),
      R => '0'
    );
\genblk2[1].shift_r[82].storage_reg[82][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(82),
      Q => \genblk2[1].shift_r[82].storage_reg[82][3]_srl4_n_0\
    );
\genblk2[1].shift_r[82].storage_reg[82][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[82].storage_reg[82][3]_srl4_n_0\,
      Q => storage_out_0(82),
      R => '0'
    );
\genblk2[1].shift_r[83].storage_reg[83][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(83),
      Q => \genblk2[1].shift_r[83].storage_reg[83][3]_srl4_n_0\
    );
\genblk2[1].shift_r[83].storage_reg[83][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[83].storage_reg[83][3]_srl4_n_0\,
      Q => storage_out_0(83),
      R => '0'
    );
\genblk2[1].shift_r[84].storage_reg[84][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(84),
      Q => \genblk2[1].shift_r[84].storage_reg[84][3]_srl4_n_0\
    );
\genblk2[1].shift_r[84].storage_reg[84][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[84].storage_reg[84][3]_srl4_n_0\,
      Q => storage_out_0(84),
      R => '0'
    );
\genblk2[1].shift_r[85].storage_reg[85][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(85),
      Q => \genblk2[1].shift_r[85].storage_reg[85][3]_srl4_n_0\
    );
\genblk2[1].shift_r[85].storage_reg[85][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[85].storage_reg[85][3]_srl4_n_0\,
      Q => storage_out_0(85),
      R => '0'
    );
\genblk2[1].state[85]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => active_reg_n_0,
      I1 => ce_comb,
      I2 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(3),
      O => \genblk2[1].state_reg0\
    );
\genblk2[1].state_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__15_n_5\,
      Q => \^data_stage[11]_13\(66),
      R => '0'
    );
\genblk2[1].state_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__15_n_4\,
      Q => \^data_stage[11]_13\(67),
      R => '0'
    );
\genblk2[1].state_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__16_n_7\,
      Q => \^data_stage[11]_13\(68),
      R => '0'
    );
\genblk2[1].state_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__16_n_6\,
      Q => \^data_stage[11]_13\(69),
      R => '0'
    );
\genblk2[1].state_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__16_n_5\,
      Q => \^data_stage[11]_13\(70),
      R => '0'
    );
\genblk2[1].state_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__16_n_4\,
      Q => \^data_stage[11]_13\(71),
      R => '0'
    );
\genblk2[1].state_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__17_n_7\,
      Q => \^data_stage[11]_13\(72),
      R => '0'
    );
\genblk2[1].state_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__17_n_6\,
      Q => \^data_stage[11]_13\(73),
      R => '0'
    );
\genblk2[1].state_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__17_n_5\,
      Q => \^data_stage[11]_13\(74),
      R => '0'
    );
\genblk2[1].state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__17_n_4\,
      Q => \^data_stage[11]_13\(75),
      R => '0'
    );
\genblk2[1].state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__18_n_7\,
      Q => \^data_stage[11]_13\(76),
      R => '0'
    );
\genblk2[1].state_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__18_n_6\,
      Q => \^data_stage[11]_13\(77),
      R => '0'
    );
\genblk2[1].state_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__18_n_5\,
      Q => \^data_stage[11]_13\(78),
      R => '0'
    );
\genblk2[1].state_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__18_n_4\,
      Q => \^data_stage[11]_13\(79),
      R => '0'
    );
\genblk2[1].state_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__19_n_7\,
      Q => \^data_stage[11]_13\(80),
      R => '0'
    );
\genblk2[1].state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__19_n_6\,
      Q => \^data_stage[11]_13\(81),
      R => '0'
    );
\genblk2[1].state_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__19_n_5\,
      Q => \^data_stage[11]_13\(82),
      R => '0'
    );
\genblk2[1].state_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__19_n_4\,
      Q => \^data_stage[11]_13\(83),
      R => '0'
    );
\genblk2[1].state_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__20_n_7\,
      Q => \^data_stage[11]_13\(84),
      R => '0'
    );
\genblk2[1].state_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__20_n_6\,
      Q => \^data_stage[11]_13\(85),
      R => '0'
    );
\genblk2[2].shift_r[46].storage_reg[46][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(46),
      Q => \genblk2[2].shift_r[46].storage_reg[46][3]_srl4_n_0\
    );
\genblk2[2].shift_r[46].storage_reg[46][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[46].storage_reg[46][3]_srl4_n_0\,
      Q => storage_out_0(46),
      R => '0'
    );
\genblk2[2].shift_r[47].storage_reg[47][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(47),
      Q => \genblk2[2].shift_r[47].storage_reg[47][3]_srl4_n_0\
    );
\genblk2[2].shift_r[47].storage_reg[47][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[47].storage_reg[47][3]_srl4_n_0\,
      Q => storage_out_0(47),
      R => '0'
    );
\genblk2[2].shift_r[48].storage_reg[48][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(48),
      Q => \genblk2[2].shift_r[48].storage_reg[48][3]_srl4_n_0\
    );
\genblk2[2].shift_r[48].storage_reg[48][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[48].storage_reg[48][3]_srl4_n_0\,
      Q => storage_out_0(48),
      R => '0'
    );
\genblk2[2].shift_r[49].storage_reg[49][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(49),
      Q => \genblk2[2].shift_r[49].storage_reg[49][3]_srl4_n_0\
    );
\genblk2[2].shift_r[49].storage_reg[49][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[49].storage_reg[49][3]_srl4_n_0\,
      Q => storage_out_0(49),
      R => '0'
    );
\genblk2[2].shift_r[50].storage_reg[50][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(50),
      Q => \genblk2[2].shift_r[50].storage_reg[50][3]_srl4_n_0\
    );
\genblk2[2].shift_r[50].storage_reg[50][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[50].storage_reg[50][3]_srl4_n_0\,
      Q => storage_out_0(50),
      R => '0'
    );
\genblk2[2].shift_r[51].storage_reg[51][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(51),
      Q => \genblk2[2].shift_r[51].storage_reg[51][3]_srl4_n_0\
    );
\genblk2[2].shift_r[51].storage_reg[51][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[51].storage_reg[51][3]_srl4_n_0\,
      Q => storage_out_0(51),
      R => '0'
    );
\genblk2[2].shift_r[52].storage_reg[52][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(52),
      Q => \genblk2[2].shift_r[52].storage_reg[52][3]_srl4_n_0\
    );
\genblk2[2].shift_r[52].storage_reg[52][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[52].storage_reg[52][3]_srl4_n_0\,
      Q => storage_out_0(52),
      R => '0'
    );
\genblk2[2].shift_r[53].storage_reg[53][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(53),
      Q => \genblk2[2].shift_r[53].storage_reg[53][3]_srl4_n_0\
    );
\genblk2[2].shift_r[53].storage_reg[53][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[53].storage_reg[53][3]_srl4_n_0\,
      Q => storage_out_0(53),
      R => '0'
    );
\genblk2[2].shift_r[54].storage_reg[54][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(54),
      Q => \genblk2[2].shift_r[54].storage_reg[54][3]_srl4_n_0\
    );
\genblk2[2].shift_r[54].storage_reg[54][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[54].storage_reg[54][3]_srl4_n_0\,
      Q => storage_out_0(54),
      R => '0'
    );
\genblk2[2].shift_r[55].storage_reg[55][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(55),
      Q => \genblk2[2].shift_r[55].storage_reg[55][3]_srl4_n_0\
    );
\genblk2[2].shift_r[55].storage_reg[55][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[55].storage_reg[55][3]_srl4_n_0\,
      Q => storage_out_0(55),
      R => '0'
    );
\genblk2[2].shift_r[56].storage_reg[56][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(56),
      Q => \genblk2[2].shift_r[56].storage_reg[56][3]_srl4_n_0\
    );
\genblk2[2].shift_r[56].storage_reg[56][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[56].storage_reg[56][3]_srl4_n_0\,
      Q => storage_out_0(56),
      R => '0'
    );
\genblk2[2].shift_r[57].storage_reg[57][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(57),
      Q => \genblk2[2].shift_r[57].storage_reg[57][3]_srl4_n_0\
    );
\genblk2[2].shift_r[57].storage_reg[57][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[57].storage_reg[57][3]_srl4_n_0\,
      Q => storage_out_0(57),
      R => '0'
    );
\genblk2[2].shift_r[58].storage_reg[58][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(58),
      Q => \genblk2[2].shift_r[58].storage_reg[58][3]_srl4_n_0\
    );
\genblk2[2].shift_r[58].storage_reg[58][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[58].storage_reg[58][3]_srl4_n_0\,
      Q => storage_out_0(58),
      R => '0'
    );
\genblk2[2].shift_r[59].storage_reg[59][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(59),
      Q => \genblk2[2].shift_r[59].storage_reg[59][3]_srl4_n_0\
    );
\genblk2[2].shift_r[59].storage_reg[59][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[59].storage_reg[59][3]_srl4_n_0\,
      Q => storage_out_0(59),
      R => '0'
    );
\genblk2[2].shift_r[60].storage_reg[60][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(60),
      Q => \genblk2[2].shift_r[60].storage_reg[60][3]_srl4_n_0\
    );
\genblk2[2].shift_r[60].storage_reg[60][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[60].storage_reg[60][3]_srl4_n_0\,
      Q => storage_out_0(60),
      R => '0'
    );
\genblk2[2].shift_r[61].storage_reg[61][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(61),
      Q => \genblk2[2].shift_r[61].storage_reg[61][3]_srl4_n_0\
    );
\genblk2[2].shift_r[61].storage_reg[61][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[61].storage_reg[61][3]_srl4_n_0\,
      Q => storage_out_0(61),
      R => '0'
    );
\genblk2[2].shift_r[62].storage_reg[62][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(62),
      Q => \genblk2[2].shift_r[62].storage_reg[62][3]_srl4_n_0\
    );
\genblk2[2].shift_r[62].storage_reg[62][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[62].storage_reg[62][3]_srl4_n_0\,
      Q => storage_out_0(62),
      R => '0'
    );
\genblk2[2].shift_r[63].storage_reg[63][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(63),
      Q => \genblk2[2].shift_r[63].storage_reg[63][3]_srl4_n_0\
    );
\genblk2[2].shift_r[63].storage_reg[63][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[63].storage_reg[63][3]_srl4_n_0\,
      Q => storage_out_0(63),
      R => '0'
    );
\genblk2[2].shift_r[64].storage_reg[64][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(64),
      Q => \genblk2[2].shift_r[64].storage_reg[64][3]_srl4_n_0\
    );
\genblk2[2].shift_r[64].storage_reg[64][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[64].storage_reg[64][3]_srl4_n_0\,
      Q => storage_out_0(64),
      R => '0'
    );
\genblk2[2].shift_r[65].storage_reg[65][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(65),
      Q => \genblk2[2].shift_r[65].storage_reg[65][3]_srl4_n_0\
    );
\genblk2[2].shift_r[65].storage_reg[65][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[65].storage_reg[65][3]_srl4_n_0\,
      Q => storage_out_0(65),
      R => '0'
    );
\genblk2[2].state[65]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => active_reg_n_0,
      I1 => ce_comb,
      I2 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(2),
      O => \genblk2[2].state_reg0\
    );
\genblk2[2].state_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__10_n_5\,
      Q => \^data_stage[11]_13\(46),
      R => '0'
    );
\genblk2[2].state_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__10_n_4\,
      Q => \^data_stage[11]_13\(47),
      R => '0'
    );
\genblk2[2].state_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__11_n_7\,
      Q => \^data_stage[11]_13\(48),
      R => '0'
    );
\genblk2[2].state_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__11_n_6\,
      Q => \^data_stage[11]_13\(49),
      R => '0'
    );
\genblk2[2].state_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__11_n_5\,
      Q => \^data_stage[11]_13\(50),
      R => '0'
    );
\genblk2[2].state_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__11_n_4\,
      Q => \^data_stage[11]_13\(51),
      R => '0'
    );
\genblk2[2].state_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__12_n_7\,
      Q => \^data_stage[11]_13\(52),
      R => '0'
    );
\genblk2[2].state_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__12_n_6\,
      Q => \^data_stage[11]_13\(53),
      R => '0'
    );
\genblk2[2].state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__12_n_5\,
      Q => \^data_stage[11]_13\(54),
      R => '0'
    );
\genblk2[2].state_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__12_n_4\,
      Q => \^data_stage[11]_13\(55),
      R => '0'
    );
\genblk2[2].state_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__13_n_7\,
      Q => \^data_stage[11]_13\(56),
      R => '0'
    );
\genblk2[2].state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__13_n_6\,
      Q => \^data_stage[11]_13\(57),
      R => '0'
    );
\genblk2[2].state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__13_n_5\,
      Q => \^data_stage[11]_13\(58),
      R => '0'
    );
\genblk2[2].state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__13_n_4\,
      Q => \^data_stage[11]_13\(59),
      R => '0'
    );
\genblk2[2].state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__14_n_7\,
      Q => \^data_stage[11]_13\(60),
      R => '0'
    );
\genblk2[2].state_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__14_n_6\,
      Q => \^data_stage[11]_13\(61),
      R => '0'
    );
\genblk2[2].state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__14_n_5\,
      Q => \^data_stage[11]_13\(62),
      R => '0'
    );
\genblk2[2].state_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__14_n_4\,
      Q => \^data_stage[11]_13\(63),
      R => '0'
    );
\genblk2[2].state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__15_n_7\,
      Q => \^data_stage[11]_13\(64),
      R => '0'
    );
\genblk2[2].state_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__15_n_6\,
      Q => \^data_stage[11]_13\(65),
      R => '0'
    );
\genblk2[3].shift_r[26].storage_reg[26][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(26),
      Q => \genblk2[3].shift_r[26].storage_reg[26][3]_srl4_n_0\
    );
\genblk2[3].shift_r[26].storage_reg[26][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[26].storage_reg[26][3]_srl4_n_0\,
      Q => storage_out_0(26),
      R => '0'
    );
\genblk2[3].shift_r[27].storage_reg[27][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(27),
      Q => \genblk2[3].shift_r[27].storage_reg[27][3]_srl4_n_0\
    );
\genblk2[3].shift_r[27].storage_reg[27][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[27].storage_reg[27][3]_srl4_n_0\,
      Q => storage_out_0(27),
      R => '0'
    );
\genblk2[3].shift_r[28].storage_reg[28][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(28),
      Q => \genblk2[3].shift_r[28].storage_reg[28][3]_srl4_n_0\
    );
\genblk2[3].shift_r[28].storage_reg[28][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[28].storage_reg[28][3]_srl4_n_0\,
      Q => storage_out_0(28),
      R => '0'
    );
\genblk2[3].shift_r[29].storage_reg[29][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(29),
      Q => \genblk2[3].shift_r[29].storage_reg[29][3]_srl4_n_0\
    );
\genblk2[3].shift_r[29].storage_reg[29][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[29].storage_reg[29][3]_srl4_n_0\,
      Q => storage_out_0(29),
      R => '0'
    );
\genblk2[3].shift_r[30].storage_reg[30][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(30),
      Q => \genblk2[3].shift_r[30].storage_reg[30][3]_srl4_n_0\
    );
\genblk2[3].shift_r[30].storage_reg[30][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[30].storage_reg[30][3]_srl4_n_0\,
      Q => storage_out_0(30),
      R => '0'
    );
\genblk2[3].shift_r[31].storage_reg[31][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(31),
      Q => \genblk2[3].shift_r[31].storage_reg[31][3]_srl4_n_0\
    );
\genblk2[3].shift_r[31].storage_reg[31][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[31].storage_reg[31][3]_srl4_n_0\,
      Q => storage_out_0(31),
      R => '0'
    );
\genblk2[3].shift_r[32].storage_reg[32][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(32),
      Q => \genblk2[3].shift_r[32].storage_reg[32][3]_srl4_n_0\
    );
\genblk2[3].shift_r[32].storage_reg[32][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[32].storage_reg[32][3]_srl4_n_0\,
      Q => storage_out_0(32),
      R => '0'
    );
\genblk2[3].shift_r[33].storage_reg[33][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(33),
      Q => \genblk2[3].shift_r[33].storage_reg[33][3]_srl4_n_0\
    );
\genblk2[3].shift_r[33].storage_reg[33][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[33].storage_reg[33][3]_srl4_n_0\,
      Q => storage_out_0(33),
      R => '0'
    );
\genblk2[3].shift_r[34].storage_reg[34][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(34),
      Q => \genblk2[3].shift_r[34].storage_reg[34][3]_srl4_n_0\
    );
\genblk2[3].shift_r[34].storage_reg[34][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[34].storage_reg[34][3]_srl4_n_0\,
      Q => storage_out_0(34),
      R => '0'
    );
\genblk2[3].shift_r[35].storage_reg[35][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(35),
      Q => \genblk2[3].shift_r[35].storage_reg[35][3]_srl4_n_0\
    );
\genblk2[3].shift_r[35].storage_reg[35][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[35].storage_reg[35][3]_srl4_n_0\,
      Q => storage_out_0(35),
      R => '0'
    );
\genblk2[3].shift_r[36].storage_reg[36][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(36),
      Q => \genblk2[3].shift_r[36].storage_reg[36][3]_srl4_n_0\
    );
\genblk2[3].shift_r[36].storage_reg[36][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[36].storage_reg[36][3]_srl4_n_0\,
      Q => storage_out_0(36),
      R => '0'
    );
\genblk2[3].shift_r[37].storage_reg[37][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(37),
      Q => \genblk2[3].shift_r[37].storage_reg[37][3]_srl4_n_0\
    );
\genblk2[3].shift_r[37].storage_reg[37][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[37].storage_reg[37][3]_srl4_n_0\,
      Q => storage_out_0(37),
      R => '0'
    );
\genblk2[3].shift_r[38].storage_reg[38][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(38),
      Q => \genblk2[3].shift_r[38].storage_reg[38][3]_srl4_n_0\
    );
\genblk2[3].shift_r[38].storage_reg[38][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[38].storage_reg[38][3]_srl4_n_0\,
      Q => storage_out_0(38),
      R => '0'
    );
\genblk2[3].shift_r[39].storage_reg[39][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(39),
      Q => \genblk2[3].shift_r[39].storage_reg[39][3]_srl4_n_0\
    );
\genblk2[3].shift_r[39].storage_reg[39][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[39].storage_reg[39][3]_srl4_n_0\,
      Q => storage_out_0(39),
      R => '0'
    );
\genblk2[3].shift_r[40].storage_reg[40][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(40),
      Q => \genblk2[3].shift_r[40].storage_reg[40][3]_srl4_n_0\
    );
\genblk2[3].shift_r[40].storage_reg[40][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[40].storage_reg[40][3]_srl4_n_0\,
      Q => storage_out_0(40),
      R => '0'
    );
\genblk2[3].shift_r[41].storage_reg[41][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(41),
      Q => \genblk2[3].shift_r[41].storage_reg[41][3]_srl4_n_0\
    );
\genblk2[3].shift_r[41].storage_reg[41][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[41].storage_reg[41][3]_srl4_n_0\,
      Q => storage_out_0(41),
      R => '0'
    );
\genblk2[3].shift_r[42].storage_reg[42][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(42),
      Q => \genblk2[3].shift_r[42].storage_reg[42][3]_srl4_n_0\
    );
\genblk2[3].shift_r[42].storage_reg[42][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[42].storage_reg[42][3]_srl4_n_0\,
      Q => storage_out_0(42),
      R => '0'
    );
\genblk2[3].shift_r[43].storage_reg[43][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(43),
      Q => \genblk2[3].shift_r[43].storage_reg[43][3]_srl4_n_0\
    );
\genblk2[3].shift_r[43].storage_reg[43][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[43].storage_reg[43][3]_srl4_n_0\,
      Q => storage_out_0(43),
      R => '0'
    );
\genblk2[3].shift_r[44].storage_reg[44][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(44),
      Q => \genblk2[3].shift_r[44].storage_reg[44][3]_srl4_n_0\
    );
\genblk2[3].shift_r[44].storage_reg[44][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[44].storage_reg[44][3]_srl4_n_0\,
      Q => storage_out_0(44),
      R => '0'
    );
\genblk2[3].shift_r[45].storage_reg[45][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(45),
      Q => \genblk2[3].shift_r[45].storage_reg[45][3]_srl4_n_0\
    );
\genblk2[3].shift_r[45].storage_reg[45][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[45].storage_reg[45][3]_srl4_n_0\,
      Q => storage_out_0(45),
      R => '0'
    );
\genblk2[3].state[45]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => active_reg_n_0,
      I1 => ce_comb,
      I2 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(1),
      O => \genblk2[3].state_reg0\
    );
\genblk2[3].state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(0),
      Q => \^data_stage[11]_13\(26),
      R => '0'
    );
\genblk2[3].state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(1),
      Q => \^data_stage[11]_13\(27),
      R => '0'
    );
\genblk2[3].state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(2),
      Q => \^data_stage[11]_13\(28),
      R => '0'
    );
\genblk2[3].state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(3),
      Q => \^data_stage[11]_13\(29),
      R => '0'
    );
\genblk2[3].state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(4),
      Q => \^data_stage[11]_13\(30),
      R => '0'
    );
\genblk2[3].state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(5),
      Q => \^data_stage[11]_13\(31),
      R => '0'
    );
\genblk2[3].state_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(6),
      Q => \^data_stage[11]_13\(32),
      R => '0'
    );
\genblk2[3].state_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(7),
      Q => \^data_stage[11]_13\(33),
      R => '0'
    );
\genblk2[3].state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(8),
      Q => \^data_stage[11]_13\(34),
      R => '0'
    );
\genblk2[3].state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(9),
      Q => \^data_stage[11]_13\(35),
      R => '0'
    );
\genblk2[3].state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(10),
      Q => \^data_stage[11]_13\(36),
      R => '0'
    );
\genblk2[3].state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(11),
      Q => \^data_stage[11]_13\(37),
      R => '0'
    );
\genblk2[3].state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(12),
      Q => \^data_stage[11]_13\(38),
      R => '0'
    );
\genblk2[3].state_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(13),
      Q => \^data_stage[11]_13\(39),
      R => '0'
    );
\genblk2[3].state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(14),
      Q => \^data_stage[11]_13\(40),
      R => '0'
    );
\genblk2[3].state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(15),
      Q => \^data_stage[11]_13\(41),
      R => '0'
    );
\genblk2[3].state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(16),
      Q => \^data_stage[11]_13\(42),
      R => '0'
    );
\genblk2[3].state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(17),
      Q => \^data_stage[11]_13\(43),
      R => '0'
    );
\genblk2[3].state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(18),
      Q => \^data_stage[11]_13\(44),
      R => '0'
    );
\genblk2[3].state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(19),
      Q => \^data_stage[11]_13\(45),
      R => '0'
    );
\genblk2[4].shift_r[0].storage_reg[0][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(0),
      Q => \genblk2[4].shift_r[0].storage_reg[0][3]_srl4_n_0\
    );
\genblk2[4].shift_r[0].storage_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[0].storage_reg[0][3]_srl4_n_0\,
      Q => storage_out_0(0),
      R => '0'
    );
\genblk2[4].shift_r[10].storage_reg[10][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(10),
      Q => \genblk2[4].shift_r[10].storage_reg[10][3]_srl4_n_0\
    );
\genblk2[4].shift_r[10].storage_reg[10][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[10].storage_reg[10][3]_srl4_n_0\,
      Q => storage_out_0(10),
      R => '0'
    );
\genblk2[4].shift_r[11].storage_reg[11][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(11),
      Q => \genblk2[4].shift_r[11].storage_reg[11][3]_srl4_n_0\
    );
\genblk2[4].shift_r[11].storage_reg[11][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[11].storage_reg[11][3]_srl4_n_0\,
      Q => storage_out_0(11),
      R => '0'
    );
\genblk2[4].shift_r[12].storage_reg[12][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(12),
      Q => \genblk2[4].shift_r[12].storage_reg[12][3]_srl4_n_0\
    );
\genblk2[4].shift_r[12].storage_reg[12][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[12].storage_reg[12][3]_srl4_n_0\,
      Q => storage_out_0(12),
      R => '0'
    );
\genblk2[4].shift_r[13].storage_reg[13][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(13),
      Q => \genblk2[4].shift_r[13].storage_reg[13][3]_srl4_n_0\
    );
\genblk2[4].shift_r[13].storage_reg[13][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[13].storage_reg[13][3]_srl4_n_0\,
      Q => storage_out_0(13),
      R => '0'
    );
\genblk2[4].shift_r[14].storage_reg[14][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(14),
      Q => \genblk2[4].shift_r[14].storage_reg[14][3]_srl4_n_0\
    );
\genblk2[4].shift_r[14].storage_reg[14][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[14].storage_reg[14][3]_srl4_n_0\,
      Q => storage_out_0(14),
      R => '0'
    );
\genblk2[4].shift_r[15].storage_reg[15][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(15),
      Q => \genblk2[4].shift_r[15].storage_reg[15][3]_srl4_n_0\
    );
\genblk2[4].shift_r[15].storage_reg[15][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[15].storage_reg[15][3]_srl4_n_0\,
      Q => storage_out_0(15),
      R => '0'
    );
\genblk2[4].shift_r[16].storage_reg[16][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(16),
      Q => \genblk2[4].shift_r[16].storage_reg[16][3]_srl4_n_0\
    );
\genblk2[4].shift_r[16].storage_reg[16][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[16].storage_reg[16][3]_srl4_n_0\,
      Q => storage_out_0(16),
      R => '0'
    );
\genblk2[4].shift_r[17].storage_reg[17][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(17),
      Q => \genblk2[4].shift_r[17].storage_reg[17][3]_srl4_n_0\
    );
\genblk2[4].shift_r[17].storage_reg[17][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[17].storage_reg[17][3]_srl4_n_0\,
      Q => storage_out_0(17),
      R => '0'
    );
\genblk2[4].shift_r[18].storage_reg[18][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(18),
      Q => \genblk2[4].shift_r[18].storage_reg[18][3]_srl4_n_0\
    );
\genblk2[4].shift_r[18].storage_reg[18][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[18].storage_reg[18][3]_srl4_n_0\,
      Q => storage_out_0(18),
      R => '0'
    );
\genblk2[4].shift_r[19].storage_reg[19][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(19),
      Q => \genblk2[4].shift_r[19].storage_reg[19][3]_srl4_n_0\
    );
\genblk2[4].shift_r[19].storage_reg[19][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[19].storage_reg[19][3]_srl4_n_0\,
      Q => storage_out_0(19),
      R => '0'
    );
\genblk2[4].shift_r[1].storage_reg[1][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(1),
      Q => \genblk2[4].shift_r[1].storage_reg[1][3]_srl4_n_0\
    );
\genblk2[4].shift_r[1].storage_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[1].storage_reg[1][3]_srl4_n_0\,
      Q => storage_out_0(1),
      R => '0'
    );
\genblk2[4].shift_r[20].storage_reg[20][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(20),
      Q => \genblk2[4].shift_r[20].storage_reg[20][3]_srl4_n_0\
    );
\genblk2[4].shift_r[20].storage_reg[20][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[20].storage_reg[20][3]_srl4_n_0\,
      Q => storage_out_0(20),
      R => '0'
    );
\genblk2[4].shift_r[21].storage_reg[21][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(21),
      Q => \genblk2[4].shift_r[21].storage_reg[21][3]_srl4_n_0\
    );
\genblk2[4].shift_r[21].storage_reg[21][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[21].storage_reg[21][3]_srl4_n_0\,
      Q => storage_out_0(21),
      R => '0'
    );
\genblk2[4].shift_r[22].storage_reg[22][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(22),
      Q => \genblk2[4].shift_r[22].storage_reg[22][3]_srl4_n_0\
    );
\genblk2[4].shift_r[22].storage_reg[22][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[22].storage_reg[22][3]_srl4_n_0\,
      Q => storage_out_0(22),
      R => '0'
    );
\genblk2[4].shift_r[23].storage_reg[23][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(23),
      Q => \genblk2[4].shift_r[23].storage_reg[23][3]_srl4_n_0\
    );
\genblk2[4].shift_r[23].storage_reg[23][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[23].storage_reg[23][3]_srl4_n_0\,
      Q => storage_out_0(23),
      R => '0'
    );
\genblk2[4].shift_r[24].storage_reg[24][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(24),
      Q => \genblk2[4].shift_r[24].storage_reg[24][3]_srl4_n_0\
    );
\genblk2[4].shift_r[24].storage_reg[24][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[24].storage_reg[24][3]_srl4_n_0\,
      Q => storage_out_0(24),
      R => '0'
    );
\genblk2[4].shift_r[25].storage_reg[25][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(25),
      Q => \genblk2[4].shift_r[25].storage_reg[25][3]_srl4_n_0\
    );
\genblk2[4].shift_r[25].storage_reg[25][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[25].storage_reg[25][3]_srl4_n_0\,
      Q => storage_out_0(25),
      R => '0'
    );
\genblk2[4].shift_r[2].storage_reg[2][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(2),
      Q => \genblk2[4].shift_r[2].storage_reg[2][3]_srl4_n_0\
    );
\genblk2[4].shift_r[2].storage_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[2].storage_reg[2][3]_srl4_n_0\,
      Q => storage_out_0(2),
      R => '0'
    );
\genblk2[4].shift_r[3].storage_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(3),
      Q => \genblk2[4].shift_r[3].storage_reg[3][3]_srl4_n_0\
    );
\genblk2[4].shift_r[3].storage_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[3].storage_reg[3][3]_srl4_n_0\,
      Q => storage_out_0(3),
      R => '0'
    );
\genblk2[4].shift_r[4].storage_reg[4][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(4),
      Q => \genblk2[4].shift_r[4].storage_reg[4][3]_srl4_n_0\
    );
\genblk2[4].shift_r[4].storage_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[4].storage_reg[4][3]_srl4_n_0\,
      Q => storage_out_0(4),
      R => '0'
    );
\genblk2[4].shift_r[5].storage_reg[5][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(5),
      Q => \genblk2[4].shift_r[5].storage_reg[5][3]_srl4_n_0\
    );
\genblk2[4].shift_r[5].storage_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[5].storage_reg[5][3]_srl4_n_0\,
      Q => storage_out_0(5),
      R => '0'
    );
\genblk2[4].shift_r[6].storage_reg[6][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(6),
      Q => \genblk2[4].shift_r[6].storage_reg[6][3]_srl4_n_0\
    );
\genblk2[4].shift_r[6].storage_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[6].storage_reg[6][3]_srl4_n_0\,
      Q => storage_out_0(6),
      R => '0'
    );
\genblk2[4].shift_r[7].storage_reg[7][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(7),
      Q => \genblk2[4].shift_r[7].storage_reg[7][3]_srl4_n_0\
    );
\genblk2[4].shift_r[7].storage_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[7].storage_reg[7][3]_srl4_n_0\,
      Q => storage_out_0(7),
      R => '0'
    );
\genblk2[4].shift_r[8].storage_reg[8][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(8),
      Q => \genblk2[4].shift_r[8].storage_reg[8][3]_srl4_n_0\
    );
\genblk2[4].shift_r[8].storage_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[8].storage_reg[8][3]_srl4_n_0\,
      Q => storage_out_0(8),
      R => '0'
    );
\genblk2[4].shift_r[9].storage_reg[9][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(9),
      Q => \genblk2[4].shift_r[9].storage_reg[9][3]_srl4_n_0\
    );
\genblk2[4].shift_r[9].storage_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[9].storage_reg[9][3]_srl4_n_0\,
      Q => storage_out_0(9),
      R => '0'
    );
\genblk2[4].state[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => active_reg_n_0,
      I1 => ce_comb,
      I2 => \genblk2[0].shift_r[105].storage_reg[105][4]_0\(0),
      O => \genblk2[4].state_reg0\
    );
\genblk2[4].state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => diff_carry_n_7,
      Q => \^data_stage[11]_13\(0),
      R => '0'
    );
\genblk2[4].state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__1_n_5\,
      Q => \^data_stage[11]_13\(10),
      R => '0'
    );
\genblk2[4].state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__1_n_4\,
      Q => \^data_stage[11]_13\(11),
      R => '0'
    );
\genblk2[4].state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__2_n_7\,
      Q => \^data_stage[11]_13\(12),
      R => '0'
    );
\genblk2[4].state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__2_n_6\,
      Q => \^data_stage[11]_13\(13),
      R => '0'
    );
\genblk2[4].state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__2_n_5\,
      Q => \^data_stage[11]_13\(14),
      R => '0'
    );
\genblk2[4].state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__2_n_4\,
      Q => \^data_stage[11]_13\(15),
      R => '0'
    );
\genblk2[4].state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__3_n_7\,
      Q => \^data_stage[11]_13\(16),
      R => '0'
    );
\genblk2[4].state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__3_n_6\,
      Q => \^data_stage[11]_13\(17),
      R => '0'
    );
\genblk2[4].state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__3_n_5\,
      Q => \^data_stage[11]_13\(18),
      R => '0'
    );
\genblk2[4].state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__3_n_4\,
      Q => \^data_stage[11]_13\(19),
      R => '0'
    );
\genblk2[4].state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => diff_carry_n_6,
      Q => \^data_stage[11]_13\(1),
      R => '0'
    );
\genblk2[4].state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__4_n_7\,
      Q => \^data_stage[11]_13\(20),
      R => '0'
    );
\genblk2[4].state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__4_n_6\,
      Q => \^data_stage[11]_13\(21),
      R => '0'
    );
\genblk2[4].state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__4_n_5\,
      Q => \^data_stage[11]_13\(22),
      R => '0'
    );
\genblk2[4].state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__4_n_4\,
      Q => \^data_stage[11]_13\(23),
      R => '0'
    );
\genblk2[4].state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__5_n_7\,
      Q => \^data_stage[11]_13\(24),
      R => '0'
    );
\genblk2[4].state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__5_n_6\,
      Q => \^data_stage[11]_13\(25),
      R => '0'
    );
\genblk2[4].state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => diff_carry_n_5,
      Q => \^data_stage[11]_13\(2),
      R => '0'
    );
\genblk2[4].state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => diff_carry_n_4,
      Q => \^data_stage[11]_13\(3),
      R => '0'
    );
\genblk2[4].state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__0_n_7\,
      Q => \^data_stage[11]_13\(4),
      R => '0'
    );
\genblk2[4].state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__0_n_6\,
      Q => \^data_stage[11]_13\(5),
      R => '0'
    );
\genblk2[4].state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__0_n_5\,
      Q => \^data_stage[11]_13\(6),
      R => '0'
    );
\genblk2[4].state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__0_n_4\,
      Q => \^data_stage[11]_13\(7),
      R => '0'
    );
\genblk2[4].state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__1_n_7\,
      Q => \^data_stage[11]_13\(8),
      R => '0'
    );
\genblk2[4].state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__1_n_6\,
      Q => \^data_stage[11]_13\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_cic_comb_16 is
  port (
    \data_stage[11]_6\ : out STD_LOGIC_VECTOR ( 105 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ce_comb_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce_comb_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_17 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_19 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_21 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_22 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_23 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ce_comb_reg_25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[103]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[99]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[95]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[91]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[27]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[3].state_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[47]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[2].state_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[67]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[1].state_reg[71]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[87]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[0].state_reg[91]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[95]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[99]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[103]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[105]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_clk : in STD_LOGIC;
    \genblk2[0].shift_r[104].storage_reg[104][4]_0\ : in STD_LOGIC_VECTOR ( 104 downto 0 );
    ce_comb : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \data_stage[6]_5\ : in STD_LOGIC_VECTOR ( 105 downto 0 );
    storage_out : in STD_LOGIC_VECTOR ( 105 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_cic_comb_16 : entity is "cic_comb";
end system_axi_adc_decimate_0_cic_comb_16;

architecture STRUCTURE of system_axi_adc_decimate_0_cic_comb_16 is
  signal \active_i_1__1_n_0\ : STD_LOGIC;
  signal active_reg_n_0 : STD_LOGIC;
  signal \counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal data_in_seq : STD_LOGIC_VECTOR ( 105 to 105 );
  signal \^data_stage[11]_6\ : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \diff_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__0_n_0\ : STD_LOGIC;
  signal \diff_carry__0_n_1\ : STD_LOGIC;
  signal \diff_carry__0_n_2\ : STD_LOGIC;
  signal \diff_carry__0_n_3\ : STD_LOGIC;
  signal \diff_carry__0_n_4\ : STD_LOGIC;
  signal \diff_carry__0_n_5\ : STD_LOGIC;
  signal \diff_carry__0_n_6\ : STD_LOGIC;
  signal \diff_carry__0_n_7\ : STD_LOGIC;
  signal \diff_carry__10_i_2_n_0\ : STD_LOGIC;
  signal \diff_carry__10_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__10_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__10_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__10_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__10_n_0\ : STD_LOGIC;
  signal \diff_carry__10_n_1\ : STD_LOGIC;
  signal \diff_carry__10_n_2\ : STD_LOGIC;
  signal \diff_carry__10_n_3\ : STD_LOGIC;
  signal \diff_carry__10_n_4\ : STD_LOGIC;
  signal \diff_carry__10_n_5\ : STD_LOGIC;
  signal \diff_carry__11_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__11_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__11_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__11_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__11_n_0\ : STD_LOGIC;
  signal \diff_carry__11_n_1\ : STD_LOGIC;
  signal \diff_carry__11_n_2\ : STD_LOGIC;
  signal \diff_carry__11_n_3\ : STD_LOGIC;
  signal \diff_carry__11_n_4\ : STD_LOGIC;
  signal \diff_carry__11_n_5\ : STD_LOGIC;
  signal \diff_carry__11_n_6\ : STD_LOGIC;
  signal \diff_carry__11_n_7\ : STD_LOGIC;
  signal \diff_carry__12_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__12_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__12_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__12_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__12_n_0\ : STD_LOGIC;
  signal \diff_carry__12_n_1\ : STD_LOGIC;
  signal \diff_carry__12_n_2\ : STD_LOGIC;
  signal \diff_carry__12_n_3\ : STD_LOGIC;
  signal \diff_carry__12_n_4\ : STD_LOGIC;
  signal \diff_carry__12_n_5\ : STD_LOGIC;
  signal \diff_carry__12_n_6\ : STD_LOGIC;
  signal \diff_carry__12_n_7\ : STD_LOGIC;
  signal \diff_carry__13_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__13_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__13_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__13_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__13_n_0\ : STD_LOGIC;
  signal \diff_carry__13_n_1\ : STD_LOGIC;
  signal \diff_carry__13_n_2\ : STD_LOGIC;
  signal \diff_carry__13_n_3\ : STD_LOGIC;
  signal \diff_carry__13_n_4\ : STD_LOGIC;
  signal \diff_carry__13_n_5\ : STD_LOGIC;
  signal \diff_carry__13_n_6\ : STD_LOGIC;
  signal \diff_carry__13_n_7\ : STD_LOGIC;
  signal \diff_carry__14_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__14_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__14_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__14_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__14_n_0\ : STD_LOGIC;
  signal \diff_carry__14_n_1\ : STD_LOGIC;
  signal \diff_carry__14_n_2\ : STD_LOGIC;
  signal \diff_carry__14_n_3\ : STD_LOGIC;
  signal \diff_carry__14_n_4\ : STD_LOGIC;
  signal \diff_carry__14_n_5\ : STD_LOGIC;
  signal \diff_carry__14_n_6\ : STD_LOGIC;
  signal \diff_carry__14_n_7\ : STD_LOGIC;
  signal \diff_carry__15_i_2_n_0\ : STD_LOGIC;
  signal \diff_carry__15_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__15_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__15_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__15_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__15_n_0\ : STD_LOGIC;
  signal \diff_carry__15_n_1\ : STD_LOGIC;
  signal \diff_carry__15_n_2\ : STD_LOGIC;
  signal \diff_carry__15_n_3\ : STD_LOGIC;
  signal \diff_carry__15_n_4\ : STD_LOGIC;
  signal \diff_carry__15_n_5\ : STD_LOGIC;
  signal \diff_carry__15_n_6\ : STD_LOGIC;
  signal \diff_carry__15_n_7\ : STD_LOGIC;
  signal \diff_carry__16_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__16_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__16_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__16_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__16_n_0\ : STD_LOGIC;
  signal \diff_carry__16_n_1\ : STD_LOGIC;
  signal \diff_carry__16_n_2\ : STD_LOGIC;
  signal \diff_carry__16_n_3\ : STD_LOGIC;
  signal \diff_carry__16_n_4\ : STD_LOGIC;
  signal \diff_carry__16_n_5\ : STD_LOGIC;
  signal \diff_carry__16_n_6\ : STD_LOGIC;
  signal \diff_carry__16_n_7\ : STD_LOGIC;
  signal \diff_carry__17_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__17_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__17_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__17_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__17_n_0\ : STD_LOGIC;
  signal \diff_carry__17_n_1\ : STD_LOGIC;
  signal \diff_carry__17_n_2\ : STD_LOGIC;
  signal \diff_carry__17_n_3\ : STD_LOGIC;
  signal \diff_carry__17_n_4\ : STD_LOGIC;
  signal \diff_carry__17_n_5\ : STD_LOGIC;
  signal \diff_carry__17_n_6\ : STD_LOGIC;
  signal \diff_carry__17_n_7\ : STD_LOGIC;
  signal \diff_carry__18_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__18_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__18_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__18_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__18_n_0\ : STD_LOGIC;
  signal \diff_carry__18_n_1\ : STD_LOGIC;
  signal \diff_carry__18_n_2\ : STD_LOGIC;
  signal \diff_carry__18_n_3\ : STD_LOGIC;
  signal \diff_carry__18_n_4\ : STD_LOGIC;
  signal \diff_carry__18_n_5\ : STD_LOGIC;
  signal \diff_carry__18_n_6\ : STD_LOGIC;
  signal \diff_carry__18_n_7\ : STD_LOGIC;
  signal \diff_carry__19_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__19_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__19_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__19_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__19_n_0\ : STD_LOGIC;
  signal \diff_carry__19_n_1\ : STD_LOGIC;
  signal \diff_carry__19_n_2\ : STD_LOGIC;
  signal \diff_carry__19_n_3\ : STD_LOGIC;
  signal \diff_carry__19_n_4\ : STD_LOGIC;
  signal \diff_carry__19_n_5\ : STD_LOGIC;
  signal \diff_carry__19_n_6\ : STD_LOGIC;
  signal \diff_carry__19_n_7\ : STD_LOGIC;
  signal \diff_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__1_n_0\ : STD_LOGIC;
  signal \diff_carry__1_n_1\ : STD_LOGIC;
  signal \diff_carry__1_n_2\ : STD_LOGIC;
  signal \diff_carry__1_n_3\ : STD_LOGIC;
  signal \diff_carry__1_n_4\ : STD_LOGIC;
  signal \diff_carry__1_n_5\ : STD_LOGIC;
  signal \diff_carry__1_n_6\ : STD_LOGIC;
  signal \diff_carry__1_n_7\ : STD_LOGIC;
  signal \diff_carry__20_i_2_n_0\ : STD_LOGIC;
  signal \diff_carry__20_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__20_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__20_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__20_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__20_n_0\ : STD_LOGIC;
  signal \diff_carry__20_n_1\ : STD_LOGIC;
  signal \diff_carry__20_n_2\ : STD_LOGIC;
  signal \diff_carry__20_n_3\ : STD_LOGIC;
  signal \diff_carry__20_n_4\ : STD_LOGIC;
  signal \diff_carry__20_n_5\ : STD_LOGIC;
  signal \diff_carry__20_n_6\ : STD_LOGIC;
  signal \diff_carry__20_n_7\ : STD_LOGIC;
  signal \diff_carry__21_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__21_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__21_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__21_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__21_n_0\ : STD_LOGIC;
  signal \diff_carry__21_n_1\ : STD_LOGIC;
  signal \diff_carry__21_n_2\ : STD_LOGIC;
  signal \diff_carry__21_n_3\ : STD_LOGIC;
  signal \diff_carry__21_n_4\ : STD_LOGIC;
  signal \diff_carry__21_n_5\ : STD_LOGIC;
  signal \diff_carry__21_n_6\ : STD_LOGIC;
  signal \diff_carry__21_n_7\ : STD_LOGIC;
  signal \diff_carry__22_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__22_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__22_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__22_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__22_n_0\ : STD_LOGIC;
  signal \diff_carry__22_n_1\ : STD_LOGIC;
  signal \diff_carry__22_n_2\ : STD_LOGIC;
  signal \diff_carry__22_n_3\ : STD_LOGIC;
  signal \diff_carry__22_n_4\ : STD_LOGIC;
  signal \diff_carry__22_n_5\ : STD_LOGIC;
  signal \diff_carry__22_n_6\ : STD_LOGIC;
  signal \diff_carry__22_n_7\ : STD_LOGIC;
  signal \diff_carry__23_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__23_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__23_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__23_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__23_n_0\ : STD_LOGIC;
  signal \diff_carry__23_n_1\ : STD_LOGIC;
  signal \diff_carry__23_n_2\ : STD_LOGIC;
  signal \diff_carry__23_n_3\ : STD_LOGIC;
  signal \diff_carry__23_n_4\ : STD_LOGIC;
  signal \diff_carry__23_n_5\ : STD_LOGIC;
  signal \diff_carry__23_n_6\ : STD_LOGIC;
  signal \diff_carry__23_n_7\ : STD_LOGIC;
  signal \diff_carry__24_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__24_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__24_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__24_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__24_n_0\ : STD_LOGIC;
  signal \diff_carry__24_n_1\ : STD_LOGIC;
  signal \diff_carry__24_n_2\ : STD_LOGIC;
  signal \diff_carry__24_n_3\ : STD_LOGIC;
  signal \diff_carry__24_n_4\ : STD_LOGIC;
  signal \diff_carry__24_n_5\ : STD_LOGIC;
  signal \diff_carry__24_n_6\ : STD_LOGIC;
  signal \diff_carry__24_n_7\ : STD_LOGIC;
  signal \diff_carry__25_i_2_n_0\ : STD_LOGIC;
  signal \diff_carry__25_i_3_n_0\ : STD_LOGIC;
  signal \diff_carry__25_n_3\ : STD_LOGIC;
  signal \diff_carry__25_n_6\ : STD_LOGIC;
  signal \diff_carry__25_n_7\ : STD_LOGIC;
  signal \diff_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__2_n_0\ : STD_LOGIC;
  signal \diff_carry__2_n_1\ : STD_LOGIC;
  signal \diff_carry__2_n_2\ : STD_LOGIC;
  signal \diff_carry__2_n_3\ : STD_LOGIC;
  signal \diff_carry__2_n_4\ : STD_LOGIC;
  signal \diff_carry__2_n_5\ : STD_LOGIC;
  signal \diff_carry__2_n_6\ : STD_LOGIC;
  signal \diff_carry__2_n_7\ : STD_LOGIC;
  signal \diff_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__3_n_0\ : STD_LOGIC;
  signal \diff_carry__3_n_1\ : STD_LOGIC;
  signal \diff_carry__3_n_2\ : STD_LOGIC;
  signal \diff_carry__3_n_3\ : STD_LOGIC;
  signal \diff_carry__3_n_4\ : STD_LOGIC;
  signal \diff_carry__3_n_5\ : STD_LOGIC;
  signal \diff_carry__3_n_6\ : STD_LOGIC;
  signal \diff_carry__3_n_7\ : STD_LOGIC;
  signal \diff_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__4_n_0\ : STD_LOGIC;
  signal \diff_carry__4_n_1\ : STD_LOGIC;
  signal \diff_carry__4_n_2\ : STD_LOGIC;
  signal \diff_carry__4_n_3\ : STD_LOGIC;
  signal \diff_carry__4_n_4\ : STD_LOGIC;
  signal \diff_carry__4_n_5\ : STD_LOGIC;
  signal \diff_carry__4_n_6\ : STD_LOGIC;
  signal \diff_carry__4_n_7\ : STD_LOGIC;
  signal \diff_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \diff_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__5_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__5_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__5_n_0\ : STD_LOGIC;
  signal \diff_carry__5_n_1\ : STD_LOGIC;
  signal \diff_carry__5_n_2\ : STD_LOGIC;
  signal \diff_carry__5_n_3\ : STD_LOGIC;
  signal \diff_carry__5_n_6\ : STD_LOGIC;
  signal \diff_carry__5_n_7\ : STD_LOGIC;
  signal \diff_carry__6_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__6_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__6_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__6_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__6_n_0\ : STD_LOGIC;
  signal \diff_carry__6_n_1\ : STD_LOGIC;
  signal \diff_carry__6_n_2\ : STD_LOGIC;
  signal \diff_carry__6_n_3\ : STD_LOGIC;
  signal \diff_carry__7_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__7_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__7_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__7_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__7_n_0\ : STD_LOGIC;
  signal \diff_carry__7_n_1\ : STD_LOGIC;
  signal \diff_carry__7_n_2\ : STD_LOGIC;
  signal \diff_carry__7_n_3\ : STD_LOGIC;
  signal \diff_carry__8_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__8_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__8_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__8_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__8_n_0\ : STD_LOGIC;
  signal \diff_carry__8_n_1\ : STD_LOGIC;
  signal \diff_carry__8_n_2\ : STD_LOGIC;
  signal \diff_carry__8_n_3\ : STD_LOGIC;
  signal \diff_carry__9_i_5_n_0\ : STD_LOGIC;
  signal \diff_carry__9_i_6_n_0\ : STD_LOGIC;
  signal \diff_carry__9_i_7_n_0\ : STD_LOGIC;
  signal \diff_carry__9_i_8_n_0\ : STD_LOGIC;
  signal \diff_carry__9_n_0\ : STD_LOGIC;
  signal \diff_carry__9_n_1\ : STD_LOGIC;
  signal \diff_carry__9_n_2\ : STD_LOGIC;
  signal \diff_carry__9_n_3\ : STD_LOGIC;
  signal diff_carry_i_5_n_0 : STD_LOGIC;
  signal diff_carry_i_6_n_0 : STD_LOGIC;
  signal diff_carry_i_7_n_0 : STD_LOGIC;
  signal diff_carry_i_8_n_0 : STD_LOGIC;
  signal diff_carry_n_0 : STD_LOGIC;
  signal diff_carry_n_1 : STD_LOGIC;
  signal diff_carry_n_2 : STD_LOGIC;
  signal diff_carry_n_3 : STD_LOGIC;
  signal diff_carry_n_4 : STD_LOGIC;
  signal diff_carry_n_5 : STD_LOGIC;
  signal diff_carry_n_6 : STD_LOGIC;
  signal diff_carry_n_7 : STD_LOGIC;
  signal \genblk2[0].shift_r[100].storage_reg[100][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[101].storage_reg[101][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[102].storage_reg[102][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[103].storage_reg[103][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[104].storage_reg[104][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[105].storage_reg[105][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[86].storage_reg[86][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[87].storage_reg[87][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[88].storage_reg[88][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[89].storage_reg[89][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[90].storage_reg[90][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[91].storage_reg[91][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[92].storage_reg[92][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[93].storage_reg[93][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[94].storage_reg[94][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[95].storage_reg[95][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[96].storage_reg[96][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[97].storage_reg[97][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[98].storage_reg[98][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].shift_r[99].storage_reg[99][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[0].state_reg0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[66].storage_reg[66][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[67].storage_reg[67][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[68].storage_reg[68][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[69].storage_reg[69][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[70].storage_reg[70][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[71].storage_reg[71][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[72].storage_reg[72][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[73].storage_reg[73][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[74].storage_reg[74][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[75].storage_reg[75][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[76].storage_reg[76][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[77].storage_reg[77][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[78].storage_reg[78][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[79].storage_reg[79][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[80].storage_reg[80][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[81].storage_reg[81][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[82].storage_reg[82][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[83].storage_reg[83][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[84].storage_reg[84][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].shift_r[85].storage_reg[85][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[1].state_reg0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[46].storage_reg[46][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[47].storage_reg[47][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[48].storage_reg[48][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[49].storage_reg[49][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[50].storage_reg[50][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[51].storage_reg[51][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[52].storage_reg[52][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[53].storage_reg[53][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[54].storage_reg[54][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[55].storage_reg[55][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[56].storage_reg[56][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[57].storage_reg[57][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[58].storage_reg[58][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[59].storage_reg[59][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[60].storage_reg[60][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[61].storage_reg[61][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[62].storage_reg[62][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[63].storage_reg[63][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[64].storage_reg[64][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].shift_r[65].storage_reg[65][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[2].state_reg0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[26].storage_reg[26][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[27].storage_reg[27][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[28].storage_reg[28][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[29].storage_reg[29][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[30].storage_reg[30][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[31].storage_reg[31][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[32].storage_reg[32][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[33].storage_reg[33][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[34].storage_reg[34][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[35].storage_reg[35][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[36].storage_reg[36][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[37].storage_reg[37][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[38].storage_reg[38][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[39].storage_reg[39][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[40].storage_reg[40][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[41].storage_reg[41][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[42].storage_reg[42][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[43].storage_reg[43][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[44].storage_reg[44][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].shift_r[45].storage_reg[45][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[3].state_reg0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[0].storage_reg[0][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[10].storage_reg[10][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[11].storage_reg[11][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[12].storage_reg[12][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[13].storage_reg[13][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[14].storage_reg[14][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[15].storage_reg[15][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[16].storage_reg[16][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[17].storage_reg[17][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[18].storage_reg[18][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[19].storage_reg[19][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[1].storage_reg[1][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[20].storage_reg[20][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[21].storage_reg[21][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[22].storage_reg[22][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[23].storage_reg[23][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[24].storage_reg[24][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[25].storage_reg[25][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[2].storage_reg[2][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[3].storage_reg[3][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[4].storage_reg[4][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[5].storage_reg[5][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[6].storage_reg[6][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[7].storage_reg[7][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[8].storage_reg[8][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].shift_r[9].storage_reg[9][3]_srl4_n_0\ : STD_LOGIC;
  signal \genblk2[4].state_reg0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal storage_out_0 : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \NLW_diff_carry__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_diff_carry__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \active_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \counter[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \counter[2]_i_1\ : label is "soft_lutpair52";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of diff_carry : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__15\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__16\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__17\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__18\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__19\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__20\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__21\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__22\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__23\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__24\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__25\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__9\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \genblk2[0].shift_r[100].storage_reg[100][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[100].storage_reg[100] ";
  attribute srl_name : string;
  attribute srl_name of \genblk2[0].shift_r[100].storage_reg[100][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[100].storage_reg[100][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[101].storage_reg[101][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[101].storage_reg[101] ";
  attribute srl_name of \genblk2[0].shift_r[101].storage_reg[101][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[101].storage_reg[101][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[102].storage_reg[102][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[102].storage_reg[102] ";
  attribute srl_name of \genblk2[0].shift_r[102].storage_reg[102][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[102].storage_reg[102][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[103].storage_reg[103][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[103].storage_reg[103] ";
  attribute srl_name of \genblk2[0].shift_r[103].storage_reg[103][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[103].storage_reg[103][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[104].storage_reg[104][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[104].storage_reg[104] ";
  attribute srl_name of \genblk2[0].shift_r[104].storage_reg[104][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[104].storage_reg[104][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[105].storage_reg[105][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[105].storage_reg[105] ";
  attribute srl_name of \genblk2[0].shift_r[105].storage_reg[105][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[105].storage_reg[105][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[86].storage_reg[86][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[86].storage_reg[86] ";
  attribute srl_name of \genblk2[0].shift_r[86].storage_reg[86][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[86].storage_reg[86][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[87].storage_reg[87][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[87].storage_reg[87] ";
  attribute srl_name of \genblk2[0].shift_r[87].storage_reg[87][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[87].storage_reg[87][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[88].storage_reg[88][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[88].storage_reg[88] ";
  attribute srl_name of \genblk2[0].shift_r[88].storage_reg[88][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[88].storage_reg[88][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[89].storage_reg[89][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[89].storage_reg[89] ";
  attribute srl_name of \genblk2[0].shift_r[89].storage_reg[89][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[89].storage_reg[89][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[90].storage_reg[90][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[90].storage_reg[90] ";
  attribute srl_name of \genblk2[0].shift_r[90].storage_reg[90][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[90].storage_reg[90][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[91].storage_reg[91][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[91].storage_reg[91] ";
  attribute srl_name of \genblk2[0].shift_r[91].storage_reg[91][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[91].storage_reg[91][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[92].storage_reg[92][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[92].storage_reg[92] ";
  attribute srl_name of \genblk2[0].shift_r[92].storage_reg[92][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[92].storage_reg[92][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[93].storage_reg[93][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[93].storage_reg[93] ";
  attribute srl_name of \genblk2[0].shift_r[93].storage_reg[93][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[93].storage_reg[93][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[94].storage_reg[94][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[94].storage_reg[94] ";
  attribute srl_name of \genblk2[0].shift_r[94].storage_reg[94][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[94].storage_reg[94][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[95].storage_reg[95][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[95].storage_reg[95] ";
  attribute srl_name of \genblk2[0].shift_r[95].storage_reg[95][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[95].storage_reg[95][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[96].storage_reg[96][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[96].storage_reg[96] ";
  attribute srl_name of \genblk2[0].shift_r[96].storage_reg[96][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[96].storage_reg[96][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[97].storage_reg[97][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[97].storage_reg[97] ";
  attribute srl_name of \genblk2[0].shift_r[97].storage_reg[97][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[97].storage_reg[97][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[98].storage_reg[98][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[98].storage_reg[98] ";
  attribute srl_name of \genblk2[0].shift_r[98].storage_reg[98][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[98].storage_reg[98][3]_srl4 ";
  attribute srl_bus_name of \genblk2[0].shift_r[99].storage_reg[99][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[99].storage_reg[99] ";
  attribute srl_name of \genblk2[0].shift_r[99].storage_reg[99][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[0].shift_r[99].storage_reg[99][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[66].storage_reg[66][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[66].storage_reg[66] ";
  attribute srl_name of \genblk2[1].shift_r[66].storage_reg[66][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[66].storage_reg[66][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[67].storage_reg[67][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[67].storage_reg[67] ";
  attribute srl_name of \genblk2[1].shift_r[67].storage_reg[67][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[67].storage_reg[67][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[68].storage_reg[68][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[68].storage_reg[68] ";
  attribute srl_name of \genblk2[1].shift_r[68].storage_reg[68][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[68].storage_reg[68][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[69].storage_reg[69][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[69].storage_reg[69] ";
  attribute srl_name of \genblk2[1].shift_r[69].storage_reg[69][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[69].storage_reg[69][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[70].storage_reg[70][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[70].storage_reg[70] ";
  attribute srl_name of \genblk2[1].shift_r[70].storage_reg[70][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[70].storage_reg[70][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[71].storage_reg[71][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[71].storage_reg[71] ";
  attribute srl_name of \genblk2[1].shift_r[71].storage_reg[71][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[71].storage_reg[71][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[72].storage_reg[72][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[72].storage_reg[72] ";
  attribute srl_name of \genblk2[1].shift_r[72].storage_reg[72][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[72].storage_reg[72][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[73].storage_reg[73][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[73].storage_reg[73] ";
  attribute srl_name of \genblk2[1].shift_r[73].storage_reg[73][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[73].storage_reg[73][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[74].storage_reg[74][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[74].storage_reg[74] ";
  attribute srl_name of \genblk2[1].shift_r[74].storage_reg[74][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[74].storage_reg[74][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[75].storage_reg[75][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[75].storage_reg[75] ";
  attribute srl_name of \genblk2[1].shift_r[75].storage_reg[75][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[75].storage_reg[75][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[76].storage_reg[76][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[76].storage_reg[76] ";
  attribute srl_name of \genblk2[1].shift_r[76].storage_reg[76][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[76].storage_reg[76][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[77].storage_reg[77][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[77].storage_reg[77] ";
  attribute srl_name of \genblk2[1].shift_r[77].storage_reg[77][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[77].storage_reg[77][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[78].storage_reg[78][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[78].storage_reg[78] ";
  attribute srl_name of \genblk2[1].shift_r[78].storage_reg[78][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[78].storage_reg[78][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[79].storage_reg[79][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[79].storage_reg[79] ";
  attribute srl_name of \genblk2[1].shift_r[79].storage_reg[79][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[79].storage_reg[79][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[80].storage_reg[80][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[80].storage_reg[80] ";
  attribute srl_name of \genblk2[1].shift_r[80].storage_reg[80][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[80].storage_reg[80][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[81].storage_reg[81][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[81].storage_reg[81] ";
  attribute srl_name of \genblk2[1].shift_r[81].storage_reg[81][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[81].storage_reg[81][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[82].storage_reg[82][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[82].storage_reg[82] ";
  attribute srl_name of \genblk2[1].shift_r[82].storage_reg[82][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[82].storage_reg[82][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[83].storage_reg[83][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[83].storage_reg[83] ";
  attribute srl_name of \genblk2[1].shift_r[83].storage_reg[83][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[83].storage_reg[83][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[84].storage_reg[84][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[84].storage_reg[84] ";
  attribute srl_name of \genblk2[1].shift_r[84].storage_reg[84][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[84].storage_reg[84][3]_srl4 ";
  attribute srl_bus_name of \genblk2[1].shift_r[85].storage_reg[85][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[85].storage_reg[85] ";
  attribute srl_name of \genblk2[1].shift_r[85].storage_reg[85][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[1].shift_r[85].storage_reg[85][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[46].storage_reg[46][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[46].storage_reg[46] ";
  attribute srl_name of \genblk2[2].shift_r[46].storage_reg[46][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[46].storage_reg[46][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[47].storage_reg[47][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[47].storage_reg[47] ";
  attribute srl_name of \genblk2[2].shift_r[47].storage_reg[47][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[47].storage_reg[47][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[48].storage_reg[48][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[48].storage_reg[48] ";
  attribute srl_name of \genblk2[2].shift_r[48].storage_reg[48][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[48].storage_reg[48][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[49].storage_reg[49][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[49].storage_reg[49] ";
  attribute srl_name of \genblk2[2].shift_r[49].storage_reg[49][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[49].storage_reg[49][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[50].storage_reg[50][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[50].storage_reg[50] ";
  attribute srl_name of \genblk2[2].shift_r[50].storage_reg[50][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[50].storage_reg[50][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[51].storage_reg[51][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[51].storage_reg[51] ";
  attribute srl_name of \genblk2[2].shift_r[51].storage_reg[51][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[51].storage_reg[51][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[52].storage_reg[52][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[52].storage_reg[52] ";
  attribute srl_name of \genblk2[2].shift_r[52].storage_reg[52][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[52].storage_reg[52][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[53].storage_reg[53][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[53].storage_reg[53] ";
  attribute srl_name of \genblk2[2].shift_r[53].storage_reg[53][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[53].storage_reg[53][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[54].storage_reg[54][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[54].storage_reg[54] ";
  attribute srl_name of \genblk2[2].shift_r[54].storage_reg[54][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[54].storage_reg[54][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[55].storage_reg[55][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[55].storage_reg[55] ";
  attribute srl_name of \genblk2[2].shift_r[55].storage_reg[55][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[55].storage_reg[55][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[56].storage_reg[56][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[56].storage_reg[56] ";
  attribute srl_name of \genblk2[2].shift_r[56].storage_reg[56][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[56].storage_reg[56][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[57].storage_reg[57][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[57].storage_reg[57] ";
  attribute srl_name of \genblk2[2].shift_r[57].storage_reg[57][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[57].storage_reg[57][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[58].storage_reg[58][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[58].storage_reg[58] ";
  attribute srl_name of \genblk2[2].shift_r[58].storage_reg[58][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[58].storage_reg[58][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[59].storage_reg[59][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[59].storage_reg[59] ";
  attribute srl_name of \genblk2[2].shift_r[59].storage_reg[59][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[59].storage_reg[59][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[60].storage_reg[60][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[60].storage_reg[60] ";
  attribute srl_name of \genblk2[2].shift_r[60].storage_reg[60][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[60].storage_reg[60][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[61].storage_reg[61][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[61].storage_reg[61] ";
  attribute srl_name of \genblk2[2].shift_r[61].storage_reg[61][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[61].storage_reg[61][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[62].storage_reg[62][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[62].storage_reg[62] ";
  attribute srl_name of \genblk2[2].shift_r[62].storage_reg[62][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[62].storage_reg[62][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[63].storage_reg[63][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[63].storage_reg[63] ";
  attribute srl_name of \genblk2[2].shift_r[63].storage_reg[63][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[63].storage_reg[63][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[64].storage_reg[64][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[64].storage_reg[64] ";
  attribute srl_name of \genblk2[2].shift_r[64].storage_reg[64][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[64].storage_reg[64][3]_srl4 ";
  attribute srl_bus_name of \genblk2[2].shift_r[65].storage_reg[65][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[65].storage_reg[65] ";
  attribute srl_name of \genblk2[2].shift_r[65].storage_reg[65][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[2].shift_r[65].storage_reg[65][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[26].storage_reg[26][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[26].storage_reg[26] ";
  attribute srl_name of \genblk2[3].shift_r[26].storage_reg[26][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[26].storage_reg[26][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[27].storage_reg[27][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[27].storage_reg[27] ";
  attribute srl_name of \genblk2[3].shift_r[27].storage_reg[27][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[27].storage_reg[27][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[28].storage_reg[28][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[28].storage_reg[28] ";
  attribute srl_name of \genblk2[3].shift_r[28].storage_reg[28][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[28].storage_reg[28][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[29].storage_reg[29][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[29].storage_reg[29] ";
  attribute srl_name of \genblk2[3].shift_r[29].storage_reg[29][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[29].storage_reg[29][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[30].storage_reg[30][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[30].storage_reg[30] ";
  attribute srl_name of \genblk2[3].shift_r[30].storage_reg[30][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[30].storage_reg[30][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[31].storage_reg[31][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[31].storage_reg[31] ";
  attribute srl_name of \genblk2[3].shift_r[31].storage_reg[31][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[31].storage_reg[31][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[32].storage_reg[32][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[32].storage_reg[32] ";
  attribute srl_name of \genblk2[3].shift_r[32].storage_reg[32][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[32].storage_reg[32][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[33].storage_reg[33][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[33].storage_reg[33] ";
  attribute srl_name of \genblk2[3].shift_r[33].storage_reg[33][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[33].storage_reg[33][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[34].storage_reg[34][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[34].storage_reg[34] ";
  attribute srl_name of \genblk2[3].shift_r[34].storage_reg[34][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[34].storage_reg[34][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[35].storage_reg[35][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[35].storage_reg[35] ";
  attribute srl_name of \genblk2[3].shift_r[35].storage_reg[35][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[35].storage_reg[35][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[36].storage_reg[36][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[36].storage_reg[36] ";
  attribute srl_name of \genblk2[3].shift_r[36].storage_reg[36][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[36].storage_reg[36][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[37].storage_reg[37][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[37].storage_reg[37] ";
  attribute srl_name of \genblk2[3].shift_r[37].storage_reg[37][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[37].storage_reg[37][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[38].storage_reg[38][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[38].storage_reg[38] ";
  attribute srl_name of \genblk2[3].shift_r[38].storage_reg[38][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[38].storage_reg[38][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[39].storage_reg[39][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[39].storage_reg[39] ";
  attribute srl_name of \genblk2[3].shift_r[39].storage_reg[39][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[39].storage_reg[39][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[40].storage_reg[40][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[40].storage_reg[40] ";
  attribute srl_name of \genblk2[3].shift_r[40].storage_reg[40][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[40].storage_reg[40][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[41].storage_reg[41][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[41].storage_reg[41] ";
  attribute srl_name of \genblk2[3].shift_r[41].storage_reg[41][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[41].storage_reg[41][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[42].storage_reg[42][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[42].storage_reg[42] ";
  attribute srl_name of \genblk2[3].shift_r[42].storage_reg[42][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[42].storage_reg[42][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[43].storage_reg[43][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[43].storage_reg[43] ";
  attribute srl_name of \genblk2[3].shift_r[43].storage_reg[43][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[43].storage_reg[43][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[44].storage_reg[44][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[44].storage_reg[44] ";
  attribute srl_name of \genblk2[3].shift_r[44].storage_reg[44][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[44].storage_reg[44][3]_srl4 ";
  attribute srl_bus_name of \genblk2[3].shift_r[45].storage_reg[45][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[45].storage_reg[45] ";
  attribute srl_name of \genblk2[3].shift_r[45].storage_reg[45][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[3].shift_r[45].storage_reg[45][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[0].storage_reg[0][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[0].storage_reg[0] ";
  attribute srl_name of \genblk2[4].shift_r[0].storage_reg[0][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[0].storage_reg[0][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[10].storage_reg[10][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[10].storage_reg[10] ";
  attribute srl_name of \genblk2[4].shift_r[10].storage_reg[10][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[10].storage_reg[10][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[11].storage_reg[11][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[11].storage_reg[11] ";
  attribute srl_name of \genblk2[4].shift_r[11].storage_reg[11][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[11].storage_reg[11][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[12].storage_reg[12][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[12].storage_reg[12] ";
  attribute srl_name of \genblk2[4].shift_r[12].storage_reg[12][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[12].storage_reg[12][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[13].storage_reg[13][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[13].storage_reg[13] ";
  attribute srl_name of \genblk2[4].shift_r[13].storage_reg[13][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[13].storage_reg[13][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[14].storage_reg[14][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[14].storage_reg[14] ";
  attribute srl_name of \genblk2[4].shift_r[14].storage_reg[14][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[14].storage_reg[14][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[15].storage_reg[15][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[15].storage_reg[15] ";
  attribute srl_name of \genblk2[4].shift_r[15].storage_reg[15][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[15].storage_reg[15][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[16].storage_reg[16][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[16].storage_reg[16] ";
  attribute srl_name of \genblk2[4].shift_r[16].storage_reg[16][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[16].storage_reg[16][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[17].storage_reg[17][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[17].storage_reg[17] ";
  attribute srl_name of \genblk2[4].shift_r[17].storage_reg[17][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[17].storage_reg[17][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[18].storage_reg[18][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[18].storage_reg[18] ";
  attribute srl_name of \genblk2[4].shift_r[18].storage_reg[18][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[18].storage_reg[18][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[19].storage_reg[19][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[19].storage_reg[19] ";
  attribute srl_name of \genblk2[4].shift_r[19].storage_reg[19][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[19].storage_reg[19][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[1].storage_reg[1][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[1].storage_reg[1] ";
  attribute srl_name of \genblk2[4].shift_r[1].storage_reg[1][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[1].storage_reg[1][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[20].storage_reg[20][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[20].storage_reg[20] ";
  attribute srl_name of \genblk2[4].shift_r[20].storage_reg[20][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[20].storage_reg[20][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[21].storage_reg[21][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[21].storage_reg[21] ";
  attribute srl_name of \genblk2[4].shift_r[21].storage_reg[21][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[21].storage_reg[21][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[22].storage_reg[22][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[22].storage_reg[22] ";
  attribute srl_name of \genblk2[4].shift_r[22].storage_reg[22][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[22].storage_reg[22][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[23].storage_reg[23][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[23].storage_reg[23] ";
  attribute srl_name of \genblk2[4].shift_r[23].storage_reg[23][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[23].storage_reg[23][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[24].storage_reg[24][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[24].storage_reg[24] ";
  attribute srl_name of \genblk2[4].shift_r[24].storage_reg[24][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[24].storage_reg[24][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[25].storage_reg[25][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[25].storage_reg[25] ";
  attribute srl_name of \genblk2[4].shift_r[25].storage_reg[25][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[25].storage_reg[25][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[2].storage_reg[2][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[2].storage_reg[2] ";
  attribute srl_name of \genblk2[4].shift_r[2].storage_reg[2][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[2].storage_reg[2][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[3].storage_reg[3][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[3].storage_reg[3] ";
  attribute srl_name of \genblk2[4].shift_r[3].storage_reg[3][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[3].storage_reg[3][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[4].storage_reg[4][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[4].storage_reg[4] ";
  attribute srl_name of \genblk2[4].shift_r[4].storage_reg[4][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[4].storage_reg[4][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[5].storage_reg[5][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[5].storage_reg[5] ";
  attribute srl_name of \genblk2[4].shift_r[5].storage_reg[5][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[5].storage_reg[5][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[6].storage_reg[6][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[6].storage_reg[6] ";
  attribute srl_name of \genblk2[4].shift_r[6].storage_reg[6][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[6].storage_reg[6][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[7].storage_reg[7][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[7].storage_reg[7] ";
  attribute srl_name of \genblk2[4].shift_r[7].storage_reg[7][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[7].storage_reg[7][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[8].storage_reg[8][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[8].storage_reg[8] ";
  attribute srl_name of \genblk2[4].shift_r[8].storage_reg[8][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[8].storage_reg[8][3]_srl4 ";
  attribute srl_bus_name of \genblk2[4].shift_r[9].storage_reg[9][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[9].storage_reg[9] ";
  attribute srl_name of \genblk2[4].shift_r[9].storage_reg[9][3]_srl4\ : label is "inst/\axi_adc_decimate_filter/cic_decimation_a/i_comb0/genblk2[4].shift_r[9].storage_reg[9][3]_srl4 ";
begin
  \data_stage[11]_6\(105 downto 0) <= \^data_stage[11]_6\(105 downto 0);
\active_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFB00"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[2]\,
      I3 => active_reg_n_0,
      I4 => ce_comb,
      O => \active_i_1__1_n_0\
    );
active_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \active_i_1__1_n_0\,
      Q => active_reg_n_0,
      R => '0'
    );
\counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => active_reg_n_0,
      I2 => ce_comb,
      O => \counter[0]_i_1_n_0\
    );
\counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A6"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => active_reg_n_0,
      I2 => \counter_reg_n_0_[0]\,
      I3 => ce_comb,
      O => \counter[1]_i_1_n_0\
    );
\counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA6"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => active_reg_n_0,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => ce_comb,
      O => \counter[2]_i_1_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \counter[0]_i_1_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \counter[1]_i_1_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \counter[2]_i_1_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => '0'
    );
diff_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => diff_carry_n_0,
      CO(2) => diff_carry_n_1,
      CO(1) => diff_carry_n_2,
      CO(0) => diff_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => diff_carry_n_4,
      O(2) => diff_carry_n_5,
      O(1) => diff_carry_n_6,
      O(0) => diff_carry_n_7,
      S(3) => diff_carry_i_5_n_0,
      S(2) => diff_carry_i_6_n_0,
      S(1) => diff_carry_i_7_n_0,
      S(0) => diff_carry_i_8_n_0
    );
\diff_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => diff_carry_n_0,
      CO(3) => \diff_carry__0_n_0\,
      CO(2) => \diff_carry__0_n_1\,
      CO(1) => \diff_carry__0_n_2\,
      CO(0) => \diff_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[7]_1\(3 downto 0),
      O(3) => \diff_carry__0_n_4\,
      O(2) => \diff_carry__0_n_5\,
      O(1) => \diff_carry__0_n_6\,
      O(0) => \diff_carry__0_n_7\,
      S(3) => \diff_carry__0_i_5_n_0\,
      S(2) => \diff_carry__0_i_6_n_0\,
      S(1) => \diff_carry__0_i_7_n_0\,
      S(0) => \diff_carry__0_i_8_n_0\
    );
\diff_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(7),
      O => ce_comb_reg_24(3)
    );
\diff_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(6),
      O => ce_comb_reg_24(2)
    );
\diff_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(5),
      O => ce_comb_reg_24(1)
    );
\diff_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(4),
      O => ce_comb_reg_24(0)
    );
\diff_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(7),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(7),
      I3 => storage_out_0(7),
      O => \diff_carry__0_i_5_n_0\
    );
\diff_carry__0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(7),
      I1 => ce_comb,
      I2 => storage_out(7),
      O => \genblk2[4].state_reg[7]_0\(3)
    );
\diff_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(6),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(6),
      I3 => storage_out_0(6),
      O => \diff_carry__0_i_6_n_0\
    );
\diff_carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(6),
      I1 => ce_comb,
      I2 => storage_out(6),
      O => \genblk2[4].state_reg[7]_0\(2)
    );
\diff_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(5),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(5),
      I3 => storage_out_0(5),
      O => \diff_carry__0_i_7_n_0\
    );
\diff_carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(5),
      I1 => ce_comb,
      I2 => storage_out(5),
      O => \genblk2[4].state_reg[7]_0\(1)
    );
\diff_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(4),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(4),
      I3 => storage_out_0(4),
      O => \diff_carry__0_i_8_n_0\
    );
\diff_carry__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(4),
      I1 => ce_comb,
      I2 => storage_out(4),
      O => \genblk2[4].state_reg[7]_0\(0)
    );
\diff_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__0_n_0\,
      CO(3) => \diff_carry__1_n_0\,
      CO(2) => \diff_carry__1_n_1\,
      CO(1) => \diff_carry__1_n_2\,
      CO(0) => \diff_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[11]_1\(3 downto 0),
      O(3) => \diff_carry__1_n_4\,
      O(2) => \diff_carry__1_n_5\,
      O(1) => \diff_carry__1_n_6\,
      O(0) => \diff_carry__1_n_7\,
      S(3) => \diff_carry__1_i_5_n_0\,
      S(2) => \diff_carry__1_i_6_n_0\,
      S(1) => \diff_carry__1_i_7_n_0\,
      S(0) => \diff_carry__1_i_8_n_0\
    );
\diff_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__9_n_0\,
      CO(3) => \diff_carry__10_n_0\,
      CO(2) => \diff_carry__10_n_1\,
      CO(1) => \diff_carry__10_n_2\,
      CO(0) => \diff_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \genblk2[2].state_reg[47]_1\(2),
      DI(2) => \diff_carry__10_i_2_n_0\,
      DI(1 downto 0) => \genblk2[2].state_reg[47]_1\(1 downto 0),
      O(3) => \diff_carry__10_n_4\,
      O(2) => \diff_carry__10_n_5\,
      O(1 downto 0) => \p_0_in__0\(19 downto 18),
      S(3) => \diff_carry__10_i_5_n_0\,
      S(2) => \diff_carry__10_i_6_n_0\,
      S(1) => \diff_carry__10_i_7_n_0\,
      S(0) => \diff_carry__10_i_8_n_0\
    );
\diff_carry__10_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(47),
      O => ce_comb_reg_14(3)
    );
\diff_carry__10_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \^data_stage[11]_6\(46),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(46),
      I3 => Q(2),
      O => \diff_carry__10_i_2_n_0\
    );
\diff_carry__10_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(46),
      I2 => Q(2),
      O => ce_comb_reg_14(2)
    );
\diff_carry__10_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(45),
      O => ce_comb_reg_14(1)
    );
\diff_carry__10_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(44),
      O => ce_comb_reg_14(0)
    );
\diff_carry__10_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(47),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(47),
      I3 => storage_out_0(47),
      O => \diff_carry__10_i_5_n_0\
    );
\diff_carry__10_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(47),
      I1 => ce_comb,
      I2 => storage_out(47),
      O => \genblk2[2].state_reg[47]_0\(3)
    );
\diff_carry__10_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8004700"
    )
        port map (
      I0 => \data_stage[6]_5\(46),
      I1 => ce_comb,
      I2 => \^data_stage[11]_6\(46),
      I3 => Q(2),
      I4 => storage_out_0(46),
      O => \diff_carry__10_i_6_n_0\
    );
\diff_carry__10_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8070"
    )
        port map (
      I0 => \^data_stage[11]_6\(46),
      I1 => ce_comb,
      I2 => Q(2),
      I3 => storage_out(46),
      O => \genblk2[2].state_reg[47]_0\(2)
    );
\diff_carry__10_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(45),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(45),
      I3 => storage_out_0(45),
      O => \diff_carry__10_i_7_n_0\
    );
\diff_carry__10_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(45),
      I1 => ce_comb,
      I2 => storage_out(45),
      O => \genblk2[2].state_reg[47]_0\(1)
    );
\diff_carry__10_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(44),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(44),
      I3 => storage_out_0(44),
      O => \diff_carry__10_i_8_n_0\
    );
\diff_carry__10_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(44),
      I1 => ce_comb,
      I2 => storage_out(44),
      O => \genblk2[2].state_reg[47]_0\(0)
    );
\diff_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__10_n_0\,
      CO(3) => \diff_carry__11_n_0\,
      CO(2) => \diff_carry__11_n_1\,
      CO(1) => \diff_carry__11_n_2\,
      CO(0) => \diff_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[51]_1\(3 downto 0),
      O(3) => \diff_carry__11_n_4\,
      O(2) => \diff_carry__11_n_5\,
      O(1) => \diff_carry__11_n_6\,
      O(0) => \diff_carry__11_n_7\,
      S(3) => \diff_carry__11_i_5_n_0\,
      S(2) => \diff_carry__11_i_6_n_0\,
      S(1) => \diff_carry__11_i_7_n_0\,
      S(0) => \diff_carry__11_i_8_n_0\
    );
\diff_carry__11_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(51),
      O => ce_comb_reg_13(3)
    );
\diff_carry__11_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(50),
      O => ce_comb_reg_13(2)
    );
\diff_carry__11_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(49),
      O => ce_comb_reg_13(1)
    );
\diff_carry__11_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(48),
      O => ce_comb_reg_13(0)
    );
\diff_carry__11_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(51),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(51),
      I3 => storage_out_0(51),
      O => \diff_carry__11_i_5_n_0\
    );
\diff_carry__11_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(51),
      I1 => ce_comb,
      I2 => storage_out(51),
      O => \genblk2[2].state_reg[51]_0\(3)
    );
\diff_carry__11_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(50),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(50),
      I3 => storage_out_0(50),
      O => \diff_carry__11_i_6_n_0\
    );
\diff_carry__11_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(50),
      I1 => ce_comb,
      I2 => storage_out(50),
      O => \genblk2[2].state_reg[51]_0\(2)
    );
\diff_carry__11_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(49),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(49),
      I3 => storage_out_0(49),
      O => \diff_carry__11_i_7_n_0\
    );
\diff_carry__11_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(49),
      I1 => ce_comb,
      I2 => storage_out(49),
      O => \genblk2[2].state_reg[51]_0\(1)
    );
\diff_carry__11_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(48),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(48),
      I3 => storage_out_0(48),
      O => \diff_carry__11_i_8_n_0\
    );
\diff_carry__11_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(48),
      I1 => ce_comb,
      I2 => storage_out(48),
      O => \genblk2[2].state_reg[51]_0\(0)
    );
\diff_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__11_n_0\,
      CO(3) => \diff_carry__12_n_0\,
      CO(2) => \diff_carry__12_n_1\,
      CO(1) => \diff_carry__12_n_2\,
      CO(0) => \diff_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[55]_1\(3 downto 0),
      O(3) => \diff_carry__12_n_4\,
      O(2) => \diff_carry__12_n_5\,
      O(1) => \diff_carry__12_n_6\,
      O(0) => \diff_carry__12_n_7\,
      S(3) => \diff_carry__12_i_5_n_0\,
      S(2) => \diff_carry__12_i_6_n_0\,
      S(1) => \diff_carry__12_i_7_n_0\,
      S(0) => \diff_carry__12_i_8_n_0\
    );
\diff_carry__12_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(55),
      O => ce_comb_reg_12(3)
    );
\diff_carry__12_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(54),
      O => ce_comb_reg_12(2)
    );
\diff_carry__12_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(53),
      O => ce_comb_reg_12(1)
    );
\diff_carry__12_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(52),
      O => ce_comb_reg_12(0)
    );
\diff_carry__12_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(55),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(55),
      I3 => storage_out_0(55),
      O => \diff_carry__12_i_5_n_0\
    );
\diff_carry__12_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(55),
      I1 => ce_comb,
      I2 => storage_out(55),
      O => \genblk2[2].state_reg[55]_0\(3)
    );
\diff_carry__12_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(54),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(54),
      I3 => storage_out_0(54),
      O => \diff_carry__12_i_6_n_0\
    );
\diff_carry__12_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(54),
      I1 => ce_comb,
      I2 => storage_out(54),
      O => \genblk2[2].state_reg[55]_0\(2)
    );
\diff_carry__12_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(53),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(53),
      I3 => storage_out_0(53),
      O => \diff_carry__12_i_7_n_0\
    );
\diff_carry__12_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(53),
      I1 => ce_comb,
      I2 => storage_out(53),
      O => \genblk2[2].state_reg[55]_0\(1)
    );
\diff_carry__12_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(52),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(52),
      I3 => storage_out_0(52),
      O => \diff_carry__12_i_8_n_0\
    );
\diff_carry__12_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(52),
      I1 => ce_comb,
      I2 => storage_out(52),
      O => \genblk2[2].state_reg[55]_0\(0)
    );
\diff_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__12_n_0\,
      CO(3) => \diff_carry__13_n_0\,
      CO(2) => \diff_carry__13_n_1\,
      CO(1) => \diff_carry__13_n_2\,
      CO(0) => \diff_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[59]_1\(3 downto 0),
      O(3) => \diff_carry__13_n_4\,
      O(2) => \diff_carry__13_n_5\,
      O(1) => \diff_carry__13_n_6\,
      O(0) => \diff_carry__13_n_7\,
      S(3) => \diff_carry__13_i_5_n_0\,
      S(2) => \diff_carry__13_i_6_n_0\,
      S(1) => \diff_carry__13_i_7_n_0\,
      S(0) => \diff_carry__13_i_8_n_0\
    );
\diff_carry__13_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(59),
      O => ce_comb_reg_11(3)
    );
\diff_carry__13_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(58),
      O => ce_comb_reg_11(2)
    );
\diff_carry__13_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(57),
      O => ce_comb_reg_11(1)
    );
\diff_carry__13_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(56),
      O => ce_comb_reg_11(0)
    );
\diff_carry__13_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(59),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(59),
      I3 => storage_out_0(59),
      O => \diff_carry__13_i_5_n_0\
    );
\diff_carry__13_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(59),
      I1 => ce_comb,
      I2 => storage_out(59),
      O => \genblk2[2].state_reg[59]_0\(3)
    );
\diff_carry__13_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(58),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(58),
      I3 => storage_out_0(58),
      O => \diff_carry__13_i_6_n_0\
    );
\diff_carry__13_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(58),
      I1 => ce_comb,
      I2 => storage_out(58),
      O => \genblk2[2].state_reg[59]_0\(2)
    );
\diff_carry__13_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(57),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(57),
      I3 => storage_out_0(57),
      O => \diff_carry__13_i_7_n_0\
    );
\diff_carry__13_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(57),
      I1 => ce_comb,
      I2 => storage_out(57),
      O => \genblk2[2].state_reg[59]_0\(1)
    );
\diff_carry__13_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(56),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(56),
      I3 => storage_out_0(56),
      O => \diff_carry__13_i_8_n_0\
    );
\diff_carry__13_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(56),
      I1 => ce_comb,
      I2 => storage_out(56),
      O => \genblk2[2].state_reg[59]_0\(0)
    );
\diff_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__13_n_0\,
      CO(3) => \diff_carry__14_n_0\,
      CO(2) => \diff_carry__14_n_1\,
      CO(1) => \diff_carry__14_n_2\,
      CO(0) => \diff_carry__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[63]_1\(3 downto 0),
      O(3) => \diff_carry__14_n_4\,
      O(2) => \diff_carry__14_n_5\,
      O(1) => \diff_carry__14_n_6\,
      O(0) => \diff_carry__14_n_7\,
      S(3) => \diff_carry__14_i_5_n_0\,
      S(2) => \diff_carry__14_i_6_n_0\,
      S(1) => \diff_carry__14_i_7_n_0\,
      S(0) => \diff_carry__14_i_8_n_0\
    );
\diff_carry__14_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(63),
      O => ce_comb_reg_10(3)
    );
\diff_carry__14_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(62),
      O => ce_comb_reg_10(2)
    );
\diff_carry__14_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(61),
      O => ce_comb_reg_10(1)
    );
\diff_carry__14_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(60),
      O => ce_comb_reg_10(0)
    );
\diff_carry__14_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(63),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(63),
      I3 => storage_out_0(63),
      O => \diff_carry__14_i_5_n_0\
    );
\diff_carry__14_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(63),
      I1 => ce_comb,
      I2 => storage_out(63),
      O => \genblk2[2].state_reg[63]_0\(3)
    );
\diff_carry__14_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(62),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(62),
      I3 => storage_out_0(62),
      O => \diff_carry__14_i_6_n_0\
    );
\diff_carry__14_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(62),
      I1 => ce_comb,
      I2 => storage_out(62),
      O => \genblk2[2].state_reg[63]_0\(2)
    );
\diff_carry__14_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(61),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(61),
      I3 => storage_out_0(61),
      O => \diff_carry__14_i_7_n_0\
    );
\diff_carry__14_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(61),
      I1 => ce_comb,
      I2 => storage_out(61),
      O => \genblk2[2].state_reg[63]_0\(1)
    );
\diff_carry__14_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(60),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(60),
      I3 => storage_out_0(60),
      O => \diff_carry__14_i_8_n_0\
    );
\diff_carry__14_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(60),
      I1 => ce_comb,
      I2 => storage_out(60),
      O => \genblk2[2].state_reg[63]_0\(0)
    );
\diff_carry__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__14_n_0\,
      CO(3) => \diff_carry__15_n_0\,
      CO(2) => \diff_carry__15_n_1\,
      CO(1) => \diff_carry__15_n_2\,
      CO(0) => \diff_carry__15_n_3\,
      CYINIT => '0',
      DI(3) => \genblk2[1].state_reg[67]_1\(2),
      DI(2) => \diff_carry__15_i_2_n_0\,
      DI(1 downto 0) => \genblk2[1].state_reg[67]_1\(1 downto 0),
      O(3) => \diff_carry__15_n_4\,
      O(2) => \diff_carry__15_n_5\,
      O(1) => \diff_carry__15_n_6\,
      O(0) => \diff_carry__15_n_7\,
      S(3) => \diff_carry__15_i_5_n_0\,
      S(2) => \diff_carry__15_i_6_n_0\,
      S(1) => \diff_carry__15_i_7_n_0\,
      S(0) => \diff_carry__15_i_8_n_0\
    );
\diff_carry__15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(67),
      O => ce_comb_reg_9(3)
    );
\diff_carry__15_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \^data_stage[11]_6\(66),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(66),
      I3 => Q(3),
      O => \diff_carry__15_i_2_n_0\
    );
\diff_carry__15_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(66),
      I2 => Q(3),
      O => ce_comb_reg_9(2)
    );
\diff_carry__15_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(65),
      O => ce_comb_reg_9(1)
    );
\diff_carry__15_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(64),
      O => ce_comb_reg_9(0)
    );
\diff_carry__15_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(67),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(67),
      I3 => storage_out_0(67),
      O => \diff_carry__15_i_5_n_0\
    );
\diff_carry__15_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(67),
      I1 => ce_comb,
      I2 => storage_out(67),
      O => \genblk2[1].state_reg[67]_0\(3)
    );
\diff_carry__15_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8004700"
    )
        port map (
      I0 => \data_stage[6]_5\(66),
      I1 => ce_comb,
      I2 => \^data_stage[11]_6\(66),
      I3 => Q(3),
      I4 => storage_out_0(66),
      O => \diff_carry__15_i_6_n_0\
    );
\diff_carry__15_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8070"
    )
        port map (
      I0 => \^data_stage[11]_6\(66),
      I1 => ce_comb,
      I2 => Q(3),
      I3 => storage_out(66),
      O => \genblk2[1].state_reg[67]_0\(2)
    );
\diff_carry__15_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(65),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(65),
      I3 => storage_out_0(65),
      O => \diff_carry__15_i_7_n_0\
    );
\diff_carry__15_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(65),
      I1 => ce_comb,
      I2 => storage_out(65),
      O => \genblk2[1].state_reg[67]_0\(1)
    );
\diff_carry__15_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(64),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(64),
      I3 => storage_out_0(64),
      O => \diff_carry__15_i_8_n_0\
    );
\diff_carry__15_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(64),
      I1 => ce_comb,
      I2 => storage_out(64),
      O => \genblk2[1].state_reg[67]_0\(0)
    );
\diff_carry__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__15_n_0\,
      CO(3) => \diff_carry__16_n_0\,
      CO(2) => \diff_carry__16_n_1\,
      CO(1) => \diff_carry__16_n_2\,
      CO(0) => \diff_carry__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[71]_1\(3 downto 0),
      O(3) => \diff_carry__16_n_4\,
      O(2) => \diff_carry__16_n_5\,
      O(1) => \diff_carry__16_n_6\,
      O(0) => \diff_carry__16_n_7\,
      S(3) => \diff_carry__16_i_5_n_0\,
      S(2) => \diff_carry__16_i_6_n_0\,
      S(1) => \diff_carry__16_i_7_n_0\,
      S(0) => \diff_carry__16_i_8_n_0\
    );
\diff_carry__16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(71),
      O => ce_comb_reg_8(3)
    );
\diff_carry__16_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(70),
      O => ce_comb_reg_8(2)
    );
\diff_carry__16_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(69),
      O => ce_comb_reg_8(1)
    );
\diff_carry__16_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(68),
      O => ce_comb_reg_8(0)
    );
\diff_carry__16_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(71),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(71),
      I3 => storage_out_0(71),
      O => \diff_carry__16_i_5_n_0\
    );
\diff_carry__16_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(71),
      I1 => ce_comb,
      I2 => storage_out(71),
      O => \genblk2[1].state_reg[71]_0\(3)
    );
\diff_carry__16_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(70),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(70),
      I3 => storage_out_0(70),
      O => \diff_carry__16_i_6_n_0\
    );
\diff_carry__16_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(70),
      I1 => ce_comb,
      I2 => storage_out(70),
      O => \genblk2[1].state_reg[71]_0\(2)
    );
\diff_carry__16_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(69),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(69),
      I3 => storage_out_0(69),
      O => \diff_carry__16_i_7_n_0\
    );
\diff_carry__16_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(69),
      I1 => ce_comb,
      I2 => storage_out(69),
      O => \genblk2[1].state_reg[71]_0\(1)
    );
\diff_carry__16_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(68),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(68),
      I3 => storage_out_0(68),
      O => \diff_carry__16_i_8_n_0\
    );
\diff_carry__16_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(68),
      I1 => ce_comb,
      I2 => storage_out(68),
      O => \genblk2[1].state_reg[71]_0\(0)
    );
\diff_carry__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__16_n_0\,
      CO(3) => \diff_carry__17_n_0\,
      CO(2) => \diff_carry__17_n_1\,
      CO(1) => \diff_carry__17_n_2\,
      CO(0) => \diff_carry__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[75]_1\(3 downto 0),
      O(3) => \diff_carry__17_n_4\,
      O(2) => \diff_carry__17_n_5\,
      O(1) => \diff_carry__17_n_6\,
      O(0) => \diff_carry__17_n_7\,
      S(3) => \diff_carry__17_i_5_n_0\,
      S(2) => \diff_carry__17_i_6_n_0\,
      S(1) => \diff_carry__17_i_7_n_0\,
      S(0) => \diff_carry__17_i_8_n_0\
    );
\diff_carry__17_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(75),
      O => ce_comb_reg_7(3)
    );
\diff_carry__17_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(74),
      O => ce_comb_reg_7(2)
    );
\diff_carry__17_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(73),
      O => ce_comb_reg_7(1)
    );
\diff_carry__17_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(72),
      O => ce_comb_reg_7(0)
    );
\diff_carry__17_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(75),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(75),
      I3 => storage_out_0(75),
      O => \diff_carry__17_i_5_n_0\
    );
\diff_carry__17_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(75),
      I1 => ce_comb,
      I2 => storage_out(75),
      O => \genblk2[1].state_reg[75]_0\(3)
    );
\diff_carry__17_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(74),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(74),
      I3 => storage_out_0(74),
      O => \diff_carry__17_i_6_n_0\
    );
\diff_carry__17_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(74),
      I1 => ce_comb,
      I2 => storage_out(74),
      O => \genblk2[1].state_reg[75]_0\(2)
    );
\diff_carry__17_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(73),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(73),
      I3 => storage_out_0(73),
      O => \diff_carry__17_i_7_n_0\
    );
\diff_carry__17_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(73),
      I1 => ce_comb,
      I2 => storage_out(73),
      O => \genblk2[1].state_reg[75]_0\(1)
    );
\diff_carry__17_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(72),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(72),
      I3 => storage_out_0(72),
      O => \diff_carry__17_i_8_n_0\
    );
\diff_carry__17_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(72),
      I1 => ce_comb,
      I2 => storage_out(72),
      O => \genblk2[1].state_reg[75]_0\(0)
    );
\diff_carry__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__17_n_0\,
      CO(3) => \diff_carry__18_n_0\,
      CO(2) => \diff_carry__18_n_1\,
      CO(1) => \diff_carry__18_n_2\,
      CO(0) => \diff_carry__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[79]_1\(3 downto 0),
      O(3) => \diff_carry__18_n_4\,
      O(2) => \diff_carry__18_n_5\,
      O(1) => \diff_carry__18_n_6\,
      O(0) => \diff_carry__18_n_7\,
      S(3) => \diff_carry__18_i_5_n_0\,
      S(2) => \diff_carry__18_i_6_n_0\,
      S(1) => \diff_carry__18_i_7_n_0\,
      S(0) => \diff_carry__18_i_8_n_0\
    );
\diff_carry__18_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(79),
      O => ce_comb_reg_6(3)
    );
\diff_carry__18_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(78),
      O => ce_comb_reg_6(2)
    );
\diff_carry__18_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(77),
      O => ce_comb_reg_6(1)
    );
\diff_carry__18_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(76),
      O => ce_comb_reg_6(0)
    );
\diff_carry__18_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(79),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(79),
      I3 => storage_out_0(79),
      O => \diff_carry__18_i_5_n_0\
    );
\diff_carry__18_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(79),
      I1 => ce_comb,
      I2 => storage_out(79),
      O => \genblk2[1].state_reg[79]_0\(3)
    );
\diff_carry__18_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(78),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(78),
      I3 => storage_out_0(78),
      O => \diff_carry__18_i_6_n_0\
    );
\diff_carry__18_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(78),
      I1 => ce_comb,
      I2 => storage_out(78),
      O => \genblk2[1].state_reg[79]_0\(2)
    );
\diff_carry__18_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(77),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(77),
      I3 => storage_out_0(77),
      O => \diff_carry__18_i_7_n_0\
    );
\diff_carry__18_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(77),
      I1 => ce_comb,
      I2 => storage_out(77),
      O => \genblk2[1].state_reg[79]_0\(1)
    );
\diff_carry__18_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(76),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(76),
      I3 => storage_out_0(76),
      O => \diff_carry__18_i_8_n_0\
    );
\diff_carry__18_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(76),
      I1 => ce_comb,
      I2 => storage_out(76),
      O => \genblk2[1].state_reg[79]_0\(0)
    );
\diff_carry__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__18_n_0\,
      CO(3) => \diff_carry__19_n_0\,
      CO(2) => \diff_carry__19_n_1\,
      CO(1) => \diff_carry__19_n_2\,
      CO(0) => \diff_carry__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[83]_1\(3 downto 0),
      O(3) => \diff_carry__19_n_4\,
      O(2) => \diff_carry__19_n_5\,
      O(1) => \diff_carry__19_n_6\,
      O(0) => \diff_carry__19_n_7\,
      S(3) => \diff_carry__19_i_5_n_0\,
      S(2) => \diff_carry__19_i_6_n_0\,
      S(1) => \diff_carry__19_i_7_n_0\,
      S(0) => \diff_carry__19_i_8_n_0\
    );
\diff_carry__19_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(83),
      O => ce_comb_reg_5(3)
    );
\diff_carry__19_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(82),
      O => ce_comb_reg_5(2)
    );
\diff_carry__19_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(81),
      O => ce_comb_reg_5(1)
    );
\diff_carry__19_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(80),
      O => ce_comb_reg_5(0)
    );
\diff_carry__19_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(83),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(83),
      I3 => storage_out_0(83),
      O => \diff_carry__19_i_5_n_0\
    );
\diff_carry__19_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(83),
      I1 => ce_comb,
      I2 => storage_out(83),
      O => \genblk2[1].state_reg[83]_0\(3)
    );
\diff_carry__19_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(82),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(82),
      I3 => storage_out_0(82),
      O => \diff_carry__19_i_6_n_0\
    );
\diff_carry__19_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(82),
      I1 => ce_comb,
      I2 => storage_out(82),
      O => \genblk2[1].state_reg[83]_0\(2)
    );
\diff_carry__19_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(81),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(81),
      I3 => storage_out_0(81),
      O => \diff_carry__19_i_7_n_0\
    );
\diff_carry__19_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(81),
      I1 => ce_comb,
      I2 => storage_out(81),
      O => \genblk2[1].state_reg[83]_0\(1)
    );
\diff_carry__19_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(80),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(80),
      I3 => storage_out_0(80),
      O => \diff_carry__19_i_8_n_0\
    );
\diff_carry__19_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(80),
      I1 => ce_comb,
      I2 => storage_out(80),
      O => \genblk2[1].state_reg[83]_0\(0)
    );
\diff_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(11),
      O => ce_comb_reg_23(3)
    );
\diff_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(10),
      O => ce_comb_reg_23(2)
    );
\diff_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(9),
      O => ce_comb_reg_23(1)
    );
\diff_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(8),
      O => ce_comb_reg_23(0)
    );
\diff_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(11),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(11),
      I3 => storage_out_0(11),
      O => \diff_carry__1_i_5_n_0\
    );
\diff_carry__1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(11),
      I1 => ce_comb,
      I2 => storage_out(11),
      O => \genblk2[4].state_reg[11]_0\(3)
    );
\diff_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(10),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(10),
      I3 => storage_out_0(10),
      O => \diff_carry__1_i_6_n_0\
    );
\diff_carry__1_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(10),
      I1 => ce_comb,
      I2 => storage_out(10),
      O => \genblk2[4].state_reg[11]_0\(2)
    );
\diff_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(9),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(9),
      I3 => storage_out_0(9),
      O => \diff_carry__1_i_7_n_0\
    );
\diff_carry__1_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(9),
      I1 => ce_comb,
      I2 => storage_out(9),
      O => \genblk2[4].state_reg[11]_0\(1)
    );
\diff_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(8),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(8),
      I3 => storage_out_0(8),
      O => \diff_carry__1_i_8_n_0\
    );
\diff_carry__1_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(8),
      I1 => ce_comb,
      I2 => storage_out(8),
      O => \genblk2[4].state_reg[11]_0\(0)
    );
\diff_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__1_n_0\,
      CO(3) => \diff_carry__2_n_0\,
      CO(2) => \diff_carry__2_n_1\,
      CO(1) => \diff_carry__2_n_2\,
      CO(0) => \diff_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[15]_1\(3 downto 0),
      O(3) => \diff_carry__2_n_4\,
      O(2) => \diff_carry__2_n_5\,
      O(1) => \diff_carry__2_n_6\,
      O(0) => \diff_carry__2_n_7\,
      S(3) => \diff_carry__2_i_5_n_0\,
      S(2) => \diff_carry__2_i_6_n_0\,
      S(1) => \diff_carry__2_i_7_n_0\,
      S(0) => \diff_carry__2_i_8_n_0\
    );
\diff_carry__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__19_n_0\,
      CO(3) => \diff_carry__20_n_0\,
      CO(2) => \diff_carry__20_n_1\,
      CO(1) => \diff_carry__20_n_2\,
      CO(0) => \diff_carry__20_n_3\,
      CYINIT => '0',
      DI(3) => \genblk2[0].state_reg[87]_1\(2),
      DI(2) => \diff_carry__20_i_2_n_0\,
      DI(1 downto 0) => \genblk2[0].state_reg[87]_1\(1 downto 0),
      O(3) => \diff_carry__20_n_4\,
      O(2) => \diff_carry__20_n_5\,
      O(1) => \diff_carry__20_n_6\,
      O(0) => \diff_carry__20_n_7\,
      S(3) => \diff_carry__20_i_5_n_0\,
      S(2) => \diff_carry__20_i_6_n_0\,
      S(1) => \diff_carry__20_i_7_n_0\,
      S(0) => \diff_carry__20_i_8_n_0\
    );
\diff_carry__20_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(87),
      O => ce_comb_reg_4(3)
    );
\diff_carry__20_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \^data_stage[11]_6\(86),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(86),
      I3 => Q(4),
      O => \diff_carry__20_i_2_n_0\
    );
\diff_carry__20_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(86),
      I2 => Q(4),
      O => ce_comb_reg_4(2)
    );
\diff_carry__20_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(85),
      O => ce_comb_reg_4(1)
    );
\diff_carry__20_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(84),
      O => ce_comb_reg_4(0)
    );
\diff_carry__20_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(87),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(87),
      I3 => storage_out_0(87),
      O => \diff_carry__20_i_5_n_0\
    );
\diff_carry__20_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(87),
      I1 => ce_comb,
      I2 => storage_out(87),
      O => \genblk2[0].state_reg[87]_0\(3)
    );
\diff_carry__20_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8004700"
    )
        port map (
      I0 => \data_stage[6]_5\(86),
      I1 => ce_comb,
      I2 => \^data_stage[11]_6\(86),
      I3 => Q(4),
      I4 => storage_out_0(86),
      O => \diff_carry__20_i_6_n_0\
    );
\diff_carry__20_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8070"
    )
        port map (
      I0 => \^data_stage[11]_6\(86),
      I1 => ce_comb,
      I2 => Q(4),
      I3 => storage_out(86),
      O => \genblk2[0].state_reg[87]_0\(2)
    );
\diff_carry__20_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(85),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(85),
      I3 => storage_out_0(85),
      O => \diff_carry__20_i_7_n_0\
    );
\diff_carry__20_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(85),
      I1 => ce_comb,
      I2 => storage_out(85),
      O => \genblk2[0].state_reg[87]_0\(1)
    );
\diff_carry__20_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(84),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(84),
      I3 => storage_out_0(84),
      O => \diff_carry__20_i_8_n_0\
    );
\diff_carry__20_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(84),
      I1 => ce_comb,
      I2 => storage_out(84),
      O => \genblk2[0].state_reg[87]_0\(0)
    );
\diff_carry__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__20_n_0\,
      CO(3) => \diff_carry__21_n_0\,
      CO(2) => \diff_carry__21_n_1\,
      CO(1) => \diff_carry__21_n_2\,
      CO(0) => \diff_carry__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[0].state_reg[91]_1\(3 downto 0),
      O(3) => \diff_carry__21_n_4\,
      O(2) => \diff_carry__21_n_5\,
      O(1) => \diff_carry__21_n_6\,
      O(0) => \diff_carry__21_n_7\,
      S(3) => \diff_carry__21_i_5_n_0\,
      S(2) => \diff_carry__21_i_6_n_0\,
      S(1) => \diff_carry__21_i_7_n_0\,
      S(0) => \diff_carry__21_i_8_n_0\
    );
\diff_carry__21_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(91),
      O => ce_comb_reg_3(3)
    );
\diff_carry__21_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(90),
      O => ce_comb_reg_3(2)
    );
\diff_carry__21_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(89),
      O => ce_comb_reg_3(1)
    );
\diff_carry__21_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(88),
      O => ce_comb_reg_3(0)
    );
\diff_carry__21_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(91),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(91),
      I3 => storage_out_0(91),
      O => \diff_carry__21_i_5_n_0\
    );
\diff_carry__21_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(91),
      I1 => ce_comb,
      I2 => storage_out(91),
      O => \genblk2[0].state_reg[91]_0\(3)
    );
\diff_carry__21_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(90),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(90),
      I3 => storage_out_0(90),
      O => \diff_carry__21_i_6_n_0\
    );
\diff_carry__21_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(90),
      I1 => ce_comb,
      I2 => storage_out(90),
      O => \genblk2[0].state_reg[91]_0\(2)
    );
\diff_carry__21_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(89),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(89),
      I3 => storage_out_0(89),
      O => \diff_carry__21_i_7_n_0\
    );
\diff_carry__21_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(89),
      I1 => ce_comb,
      I2 => storage_out(89),
      O => \genblk2[0].state_reg[91]_0\(1)
    );
\diff_carry__21_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(88),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(88),
      I3 => storage_out_0(88),
      O => \diff_carry__21_i_8_n_0\
    );
\diff_carry__21_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(88),
      I1 => ce_comb,
      I2 => storage_out(88),
      O => \genblk2[0].state_reg[91]_0\(0)
    );
\diff_carry__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__21_n_0\,
      CO(3) => \diff_carry__22_n_0\,
      CO(2) => \diff_carry__22_n_1\,
      CO(1) => \diff_carry__22_n_2\,
      CO(0) => \diff_carry__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[0].state_reg[95]_1\(3 downto 0),
      O(3) => \diff_carry__22_n_4\,
      O(2) => \diff_carry__22_n_5\,
      O(1) => \diff_carry__22_n_6\,
      O(0) => \diff_carry__22_n_7\,
      S(3) => \diff_carry__22_i_5_n_0\,
      S(2) => \diff_carry__22_i_6_n_0\,
      S(1) => \diff_carry__22_i_7_n_0\,
      S(0) => \diff_carry__22_i_8_n_0\
    );
\diff_carry__22_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(95),
      O => ce_comb_reg_2(3)
    );
\diff_carry__22_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(94),
      O => ce_comb_reg_2(2)
    );
\diff_carry__22_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(93),
      O => ce_comb_reg_2(1)
    );
\diff_carry__22_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(92),
      O => ce_comb_reg_2(0)
    );
\diff_carry__22_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(95),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(95),
      I3 => storage_out_0(95),
      O => \diff_carry__22_i_5_n_0\
    );
\diff_carry__22_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(95),
      I1 => ce_comb,
      I2 => storage_out(95),
      O => \genblk2[0].state_reg[95]_0\(3)
    );
\diff_carry__22_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(94),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(94),
      I3 => storage_out_0(94),
      O => \diff_carry__22_i_6_n_0\
    );
\diff_carry__22_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(94),
      I1 => ce_comb,
      I2 => storage_out(94),
      O => \genblk2[0].state_reg[95]_0\(2)
    );
\diff_carry__22_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(93),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(93),
      I3 => storage_out_0(93),
      O => \diff_carry__22_i_7_n_0\
    );
\diff_carry__22_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(93),
      I1 => ce_comb,
      I2 => storage_out(93),
      O => \genblk2[0].state_reg[95]_0\(1)
    );
\diff_carry__22_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(92),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(92),
      I3 => storage_out_0(92),
      O => \diff_carry__22_i_8_n_0\
    );
\diff_carry__22_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(92),
      I1 => ce_comb,
      I2 => storage_out(92),
      O => \genblk2[0].state_reg[95]_0\(0)
    );
\diff_carry__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__22_n_0\,
      CO(3) => \diff_carry__23_n_0\,
      CO(2) => \diff_carry__23_n_1\,
      CO(1) => \diff_carry__23_n_2\,
      CO(0) => \diff_carry__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[0].state_reg[99]_1\(3 downto 0),
      O(3) => \diff_carry__23_n_4\,
      O(2) => \diff_carry__23_n_5\,
      O(1) => \diff_carry__23_n_6\,
      O(0) => \diff_carry__23_n_7\,
      S(3) => \diff_carry__23_i_5_n_0\,
      S(2) => \diff_carry__23_i_6_n_0\,
      S(1) => \diff_carry__23_i_7_n_0\,
      S(0) => \diff_carry__23_i_8_n_0\
    );
\diff_carry__23_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(99),
      O => ce_comb_reg_1(3)
    );
\diff_carry__23_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(98),
      O => ce_comb_reg_1(2)
    );
\diff_carry__23_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(97),
      O => ce_comb_reg_1(1)
    );
\diff_carry__23_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(96),
      O => ce_comb_reg_1(0)
    );
\diff_carry__23_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(99),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(99),
      I3 => storage_out_0(99),
      O => \diff_carry__23_i_5_n_0\
    );
\diff_carry__23_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(99),
      I1 => ce_comb,
      I2 => storage_out(99),
      O => \genblk2[0].state_reg[99]_0\(3)
    );
\diff_carry__23_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(98),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(98),
      I3 => storage_out_0(98),
      O => \diff_carry__23_i_6_n_0\
    );
\diff_carry__23_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(98),
      I1 => ce_comb,
      I2 => storage_out(98),
      O => \genblk2[0].state_reg[99]_0\(2)
    );
\diff_carry__23_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(97),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(97),
      I3 => storage_out_0(97),
      O => \diff_carry__23_i_7_n_0\
    );
\diff_carry__23_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(97),
      I1 => ce_comb,
      I2 => storage_out(97),
      O => \genblk2[0].state_reg[99]_0\(1)
    );
\diff_carry__23_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(96),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(96),
      I3 => storage_out_0(96),
      O => \diff_carry__23_i_8_n_0\
    );
\diff_carry__23_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(96),
      I1 => ce_comb,
      I2 => storage_out(96),
      O => \genblk2[0].state_reg[99]_0\(0)
    );
\diff_carry__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__23_n_0\,
      CO(3) => \diff_carry__24_n_0\,
      CO(2) => \diff_carry__24_n_1\,
      CO(1) => \diff_carry__24_n_2\,
      CO(0) => \diff_carry__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[0].state_reg[103]_1\(3 downto 0),
      O(3) => \diff_carry__24_n_4\,
      O(2) => \diff_carry__24_n_5\,
      O(1) => \diff_carry__24_n_6\,
      O(0) => \diff_carry__24_n_7\,
      S(3) => \diff_carry__24_i_5_n_0\,
      S(2) => \diff_carry__24_i_6_n_0\,
      S(1) => \diff_carry__24_i_7_n_0\,
      S(0) => \diff_carry__24_i_8_n_0\
    );
\diff_carry__24_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(103),
      O => ce_comb_reg_0(3)
    );
\diff_carry__24_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(102),
      O => ce_comb_reg_0(2)
    );
\diff_carry__24_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(101),
      O => ce_comb_reg_0(1)
    );
\diff_carry__24_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(100),
      O => ce_comb_reg_0(0)
    );
\diff_carry__24_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(103),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(103),
      I3 => storage_out_0(103),
      O => \diff_carry__24_i_5_n_0\
    );
\diff_carry__24_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(103),
      I1 => ce_comb,
      I2 => storage_out(103),
      O => \genblk2[0].state_reg[103]_0\(3)
    );
\diff_carry__24_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(102),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(102),
      I3 => storage_out_0(102),
      O => \diff_carry__24_i_6_n_0\
    );
\diff_carry__24_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(102),
      I1 => ce_comb,
      I2 => storage_out(102),
      O => \genblk2[0].state_reg[103]_0\(2)
    );
\diff_carry__24_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(101),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(101),
      I3 => storage_out_0(101),
      O => \diff_carry__24_i_7_n_0\
    );
\diff_carry__24_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(101),
      I1 => ce_comb,
      I2 => storage_out(101),
      O => \genblk2[0].state_reg[103]_0\(1)
    );
\diff_carry__24_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(100),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(100),
      I3 => storage_out_0(100),
      O => \diff_carry__24_i_8_n_0\
    );
\diff_carry__24_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(100),
      I1 => ce_comb,
      I2 => storage_out(100),
      O => \genblk2[0].state_reg[103]_0\(0)
    );
\diff_carry__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__24_n_0\,
      CO(3 downto 1) => \NLW_diff_carry__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \diff_carry__25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \genblk2[0].state_reg[105]_0\(0),
      O(3 downto 2) => \NLW_diff_carry__25_O_UNCONNECTED\(3 downto 2),
      O(1) => \diff_carry__25_n_6\,
      O(0) => \diff_carry__25_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \diff_carry__25_i_2_n_0\,
      S(0) => \diff_carry__25_i_3_n_0\
    );
\diff_carry__25_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(104),
      O => ce_comb_reg(0)
    );
\diff_carry__25_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(105),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(105),
      I3 => storage_out_0(105),
      O => \diff_carry__25_i_2_n_0\
    );
\diff_carry__25_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(105),
      I2 => storage_out(105),
      O => S(1)
    );
\diff_carry__25_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(104),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(104),
      I3 => storage_out_0(104),
      O => \diff_carry__25_i_3_n_0\
    );
\diff_carry__25_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(104),
      I1 => ce_comb,
      I2 => storage_out(104),
      O => S(0)
    );
\diff_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(15),
      O => ce_comb_reg_22(3)
    );
\diff_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(14),
      O => ce_comb_reg_22(2)
    );
\diff_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(13),
      O => ce_comb_reg_22(1)
    );
\diff_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(12),
      O => ce_comb_reg_22(0)
    );
\diff_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(15),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(15),
      I3 => storage_out_0(15),
      O => \diff_carry__2_i_5_n_0\
    );
\diff_carry__2_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(15),
      I1 => ce_comb,
      I2 => storage_out(15),
      O => \genblk2[4].state_reg[15]_0\(3)
    );
\diff_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(14),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(14),
      I3 => storage_out_0(14),
      O => \diff_carry__2_i_6_n_0\
    );
\diff_carry__2_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(14),
      I1 => ce_comb,
      I2 => storage_out(14),
      O => \genblk2[4].state_reg[15]_0\(2)
    );
\diff_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(13),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(13),
      I3 => storage_out_0(13),
      O => \diff_carry__2_i_7_n_0\
    );
\diff_carry__2_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(13),
      I1 => ce_comb,
      I2 => storage_out(13),
      O => \genblk2[4].state_reg[15]_0\(1)
    );
\diff_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(12),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(12),
      I3 => storage_out_0(12),
      O => \diff_carry__2_i_8_n_0\
    );
\diff_carry__2_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(12),
      I1 => ce_comb,
      I2 => storage_out(12),
      O => \genblk2[4].state_reg[15]_0\(0)
    );
\diff_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__2_n_0\,
      CO(3) => \diff_carry__3_n_0\,
      CO(2) => \diff_carry__3_n_1\,
      CO(1) => \diff_carry__3_n_2\,
      CO(0) => \diff_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[19]_1\(3 downto 0),
      O(3) => \diff_carry__3_n_4\,
      O(2) => \diff_carry__3_n_5\,
      O(1) => \diff_carry__3_n_6\,
      O(0) => \diff_carry__3_n_7\,
      S(3) => \diff_carry__3_i_5_n_0\,
      S(2) => \diff_carry__3_i_6_n_0\,
      S(1) => \diff_carry__3_i_7_n_0\,
      S(0) => \diff_carry__3_i_8_n_0\
    );
\diff_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(19),
      O => ce_comb_reg_21(3)
    );
\diff_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(18),
      O => ce_comb_reg_21(2)
    );
\diff_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(17),
      O => ce_comb_reg_21(1)
    );
\diff_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(16),
      O => ce_comb_reg_21(0)
    );
\diff_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(19),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(19),
      I3 => storage_out_0(19),
      O => \diff_carry__3_i_5_n_0\
    );
\diff_carry__3_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(19),
      I1 => ce_comb,
      I2 => storage_out(19),
      O => \genblk2[4].state_reg[19]_0\(3)
    );
\diff_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(18),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(18),
      I3 => storage_out_0(18),
      O => \diff_carry__3_i_6_n_0\
    );
\diff_carry__3_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(18),
      I1 => ce_comb,
      I2 => storage_out(18),
      O => \genblk2[4].state_reg[19]_0\(2)
    );
\diff_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(17),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(17),
      I3 => storage_out_0(17),
      O => \diff_carry__3_i_7_n_0\
    );
\diff_carry__3_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(17),
      I1 => ce_comb,
      I2 => storage_out(17),
      O => \genblk2[4].state_reg[19]_0\(1)
    );
\diff_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(16),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(16),
      I3 => storage_out_0(16),
      O => \diff_carry__3_i_8_n_0\
    );
\diff_carry__3_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(16),
      I1 => ce_comb,
      I2 => storage_out(16),
      O => \genblk2[4].state_reg[19]_0\(0)
    );
\diff_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__3_n_0\,
      CO(3) => \diff_carry__4_n_0\,
      CO(2) => \diff_carry__4_n_1\,
      CO(1) => \diff_carry__4_n_2\,
      CO(0) => \diff_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[23]_1\(3 downto 0),
      O(3) => \diff_carry__4_n_4\,
      O(2) => \diff_carry__4_n_5\,
      O(1) => \diff_carry__4_n_6\,
      O(0) => \diff_carry__4_n_7\,
      S(3) => \diff_carry__4_i_5_n_0\,
      S(2) => \diff_carry__4_i_6_n_0\,
      S(1) => \diff_carry__4_i_7_n_0\,
      S(0) => \diff_carry__4_i_8_n_0\
    );
\diff_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(23),
      O => ce_comb_reg_20(3)
    );
\diff_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(22),
      O => ce_comb_reg_20(2)
    );
\diff_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(21),
      O => ce_comb_reg_20(1)
    );
\diff_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(20),
      O => ce_comb_reg_20(0)
    );
\diff_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(23),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(23),
      I3 => storage_out_0(23),
      O => \diff_carry__4_i_5_n_0\
    );
\diff_carry__4_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(23),
      I1 => ce_comb,
      I2 => storage_out(23),
      O => \genblk2[4].state_reg[23]_0\(3)
    );
\diff_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(22),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(22),
      I3 => storage_out_0(22),
      O => \diff_carry__4_i_6_n_0\
    );
\diff_carry__4_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(22),
      I1 => ce_comb,
      I2 => storage_out(22),
      O => \genblk2[4].state_reg[23]_0\(2)
    );
\diff_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(21),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(21),
      I3 => storage_out_0(21),
      O => \diff_carry__4_i_7_n_0\
    );
\diff_carry__4_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(21),
      I1 => ce_comb,
      I2 => storage_out(21),
      O => \genblk2[4].state_reg[23]_0\(1)
    );
\diff_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(20),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(20),
      I3 => storage_out_0(20),
      O => \diff_carry__4_i_8_n_0\
    );
\diff_carry__4_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(20),
      I1 => ce_comb,
      I2 => storage_out(20),
      O => \genblk2[4].state_reg[23]_0\(0)
    );
\diff_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__4_n_0\,
      CO(3) => \diff_carry__5_n_0\,
      CO(2) => \diff_carry__5_n_1\,
      CO(1) => \diff_carry__5_n_2\,
      CO(0) => \diff_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \genblk2[3].state_reg[27]_1\(2),
      DI(2) => \diff_carry__5_i_2_n_0\,
      DI(1 downto 0) => \genblk2[3].state_reg[27]_1\(1 downto 0),
      O(3 downto 2) => \p_0_in__0\(1 downto 0),
      O(1) => \diff_carry__5_n_6\,
      O(0) => \diff_carry__5_n_7\,
      S(3) => \diff_carry__5_i_5_n_0\,
      S(2) => \diff_carry__5_i_6_n_0\,
      S(1) => \diff_carry__5_i_7_n_0\,
      S(0) => \diff_carry__5_i_8_n_0\
    );
\diff_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(27),
      O => ce_comb_reg_19(3)
    );
\diff_carry__5_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \^data_stage[11]_6\(26),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(26),
      I3 => Q(1),
      O => \diff_carry__5_i_2_n_0\
    );
\diff_carry__5_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(26),
      I2 => Q(1),
      O => ce_comb_reg_19(2)
    );
\diff_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(25),
      O => ce_comb_reg_19(1)
    );
\diff_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(24),
      O => ce_comb_reg_19(0)
    );
\diff_carry__5_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(27),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(27),
      I3 => storage_out_0(27),
      O => \diff_carry__5_i_5_n_0\
    );
\diff_carry__5_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(27),
      I1 => ce_comb,
      I2 => storage_out(27),
      O => \genblk2[3].state_reg[27]_0\(3)
    );
\diff_carry__5_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8004700"
    )
        port map (
      I0 => \data_stage[6]_5\(26),
      I1 => ce_comb,
      I2 => \^data_stage[11]_6\(26),
      I3 => Q(1),
      I4 => storage_out_0(26),
      O => \diff_carry__5_i_6_n_0\
    );
\diff_carry__5_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8070"
    )
        port map (
      I0 => \^data_stage[11]_6\(26),
      I1 => ce_comb,
      I2 => Q(1),
      I3 => storage_out(26),
      O => \genblk2[3].state_reg[27]_0\(2)
    );
\diff_carry__5_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(25),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(25),
      I3 => storage_out_0(25),
      O => \diff_carry__5_i_7_n_0\
    );
\diff_carry__5_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(25),
      I1 => ce_comb,
      I2 => storage_out(25),
      O => \genblk2[3].state_reg[27]_0\(1)
    );
\diff_carry__5_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(24),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(24),
      I3 => storage_out_0(24),
      O => \diff_carry__5_i_8_n_0\
    );
\diff_carry__5_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(24),
      I1 => ce_comb,
      I2 => storage_out(24),
      O => \genblk2[3].state_reg[27]_0\(0)
    );
\diff_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__5_n_0\,
      CO(3) => \diff_carry__6_n_0\,
      CO(2) => \diff_carry__6_n_1\,
      CO(1) => \diff_carry__6_n_2\,
      CO(0) => \diff_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[31]_1\(3 downto 0),
      O(3 downto 0) => \p_0_in__0\(5 downto 2),
      S(3) => \diff_carry__6_i_5_n_0\,
      S(2) => \diff_carry__6_i_6_n_0\,
      S(1) => \diff_carry__6_i_7_n_0\,
      S(0) => \diff_carry__6_i_8_n_0\
    );
\diff_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(31),
      O => ce_comb_reg_18(3)
    );
\diff_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(30),
      O => ce_comb_reg_18(2)
    );
\diff_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(29),
      O => ce_comb_reg_18(1)
    );
\diff_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(28),
      O => ce_comb_reg_18(0)
    );
\diff_carry__6_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(31),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(31),
      I3 => storage_out_0(31),
      O => \diff_carry__6_i_5_n_0\
    );
\diff_carry__6_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(31),
      I1 => ce_comb,
      I2 => storage_out(31),
      O => \genblk2[3].state_reg[31]_0\(3)
    );
\diff_carry__6_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(30),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(30),
      I3 => storage_out_0(30),
      O => \diff_carry__6_i_6_n_0\
    );
\diff_carry__6_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(30),
      I1 => ce_comb,
      I2 => storage_out(30),
      O => \genblk2[3].state_reg[31]_0\(2)
    );
\diff_carry__6_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(29),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(29),
      I3 => storage_out_0(29),
      O => \diff_carry__6_i_7_n_0\
    );
\diff_carry__6_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(29),
      I1 => ce_comb,
      I2 => storage_out(29),
      O => \genblk2[3].state_reg[31]_0\(1)
    );
\diff_carry__6_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(28),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(28),
      I3 => storage_out_0(28),
      O => \diff_carry__6_i_8_n_0\
    );
\diff_carry__6_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(28),
      I1 => ce_comb,
      I2 => storage_out(28),
      O => \genblk2[3].state_reg[31]_0\(0)
    );
\diff_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__6_n_0\,
      CO(3) => \diff_carry__7_n_0\,
      CO(2) => \diff_carry__7_n_1\,
      CO(1) => \diff_carry__7_n_2\,
      CO(0) => \diff_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[35]_1\(3 downto 0),
      O(3 downto 0) => \p_0_in__0\(9 downto 6),
      S(3) => \diff_carry__7_i_5_n_0\,
      S(2) => \diff_carry__7_i_6_n_0\,
      S(1) => \diff_carry__7_i_7_n_0\,
      S(0) => \diff_carry__7_i_8_n_0\
    );
\diff_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(35),
      O => ce_comb_reg_17(3)
    );
\diff_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(34),
      O => ce_comb_reg_17(2)
    );
\diff_carry__7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(33),
      O => ce_comb_reg_17(1)
    );
\diff_carry__7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(32),
      O => ce_comb_reg_17(0)
    );
\diff_carry__7_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(35),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(35),
      I3 => storage_out_0(35),
      O => \diff_carry__7_i_5_n_0\
    );
\diff_carry__7_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(35),
      I1 => ce_comb,
      I2 => storage_out(35),
      O => \genblk2[3].state_reg[35]_0\(3)
    );
\diff_carry__7_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(34),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(34),
      I3 => storage_out_0(34),
      O => \diff_carry__7_i_6_n_0\
    );
\diff_carry__7_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(34),
      I1 => ce_comb,
      I2 => storage_out(34),
      O => \genblk2[3].state_reg[35]_0\(2)
    );
\diff_carry__7_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(33),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(33),
      I3 => storage_out_0(33),
      O => \diff_carry__7_i_7_n_0\
    );
\diff_carry__7_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(33),
      I1 => ce_comb,
      I2 => storage_out(33),
      O => \genblk2[3].state_reg[35]_0\(1)
    );
\diff_carry__7_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(32),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(32),
      I3 => storage_out_0(32),
      O => \diff_carry__7_i_8_n_0\
    );
\diff_carry__7_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(32),
      I1 => ce_comb,
      I2 => storage_out(32),
      O => \genblk2[3].state_reg[35]_0\(0)
    );
\diff_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__7_n_0\,
      CO(3) => \diff_carry__8_n_0\,
      CO(2) => \diff_carry__8_n_1\,
      CO(1) => \diff_carry__8_n_2\,
      CO(0) => \diff_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[39]_1\(3 downto 0),
      O(3 downto 0) => \p_0_in__0\(13 downto 10),
      S(3) => \diff_carry__8_i_5_n_0\,
      S(2) => \diff_carry__8_i_6_n_0\,
      S(1) => \diff_carry__8_i_7_n_0\,
      S(0) => \diff_carry__8_i_8_n_0\
    );
\diff_carry__8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(39),
      O => ce_comb_reg_16(3)
    );
\diff_carry__8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(38),
      O => ce_comb_reg_16(2)
    );
\diff_carry__8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(37),
      O => ce_comb_reg_16(1)
    );
\diff_carry__8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(36),
      O => ce_comb_reg_16(0)
    );
\diff_carry__8_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(39),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(39),
      I3 => storage_out_0(39),
      O => \diff_carry__8_i_5_n_0\
    );
\diff_carry__8_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(39),
      I1 => ce_comb,
      I2 => storage_out(39),
      O => \genblk2[3].state_reg[39]_0\(3)
    );
\diff_carry__8_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(38),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(38),
      I3 => storage_out_0(38),
      O => \diff_carry__8_i_6_n_0\
    );
\diff_carry__8_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(38),
      I1 => ce_comb,
      I2 => storage_out(38),
      O => \genblk2[3].state_reg[39]_0\(2)
    );
\diff_carry__8_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(37),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(37),
      I3 => storage_out_0(37),
      O => \diff_carry__8_i_7_n_0\
    );
\diff_carry__8_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(37),
      I1 => ce_comb,
      I2 => storage_out(37),
      O => \genblk2[3].state_reg[39]_0\(1)
    );
\diff_carry__8_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(36),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(36),
      I3 => storage_out_0(36),
      O => \diff_carry__8_i_8_n_0\
    );
\diff_carry__8_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(36),
      I1 => ce_comb,
      I2 => storage_out(36),
      O => \genblk2[3].state_reg[39]_0\(0)
    );
\diff_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__8_n_0\,
      CO(3) => \diff_carry__9_n_0\,
      CO(2) => \diff_carry__9_n_1\,
      CO(1) => \diff_carry__9_n_2\,
      CO(0) => \diff_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[43]_1\(3 downto 0),
      O(3 downto 0) => \p_0_in__0\(17 downto 14),
      S(3) => \diff_carry__9_i_5_n_0\,
      S(2) => \diff_carry__9_i_6_n_0\,
      S(1) => \diff_carry__9_i_7_n_0\,
      S(0) => \diff_carry__9_i_8_n_0\
    );
\diff_carry__9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(43),
      O => ce_comb_reg_15(3)
    );
\diff_carry__9_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(42),
      O => ce_comb_reg_15(2)
    );
\diff_carry__9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(41),
      O => ce_comb_reg_15(1)
    );
\diff_carry__9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(40),
      O => ce_comb_reg_15(0)
    );
\diff_carry__9_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(43),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(43),
      I3 => storage_out_0(43),
      O => \diff_carry__9_i_5_n_0\
    );
\diff_carry__9_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(43),
      I1 => ce_comb,
      I2 => storage_out(43),
      O => \genblk2[3].state_reg[43]_0\(3)
    );
\diff_carry__9_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(42),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(42),
      I3 => storage_out_0(42),
      O => \diff_carry__9_i_6_n_0\
    );
\diff_carry__9_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(42),
      I1 => ce_comb,
      I2 => storage_out(42),
      O => \genblk2[3].state_reg[43]_0\(2)
    );
\diff_carry__9_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(41),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(41),
      I3 => storage_out_0(41),
      O => \diff_carry__9_i_7_n_0\
    );
\diff_carry__9_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(41),
      I1 => ce_comb,
      I2 => storage_out(41),
      O => \genblk2[3].state_reg[43]_0\(1)
    );
\diff_carry__9_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(40),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(40),
      I3 => storage_out_0(40),
      O => \diff_carry__9_i_8_n_0\
    );
\diff_carry__9_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(40),
      I1 => ce_comb,
      I2 => storage_out(40),
      O => \genblk2[3].state_reg[43]_0\(0)
    );
diff_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(3),
      O => ce_comb_reg_25(3)
    );
diff_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(2),
      O => ce_comb_reg_25(2)
    );
diff_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(1),
      O => ce_comb_reg_25(1)
    );
diff_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ce_comb,
      I1 => \^data_stage[11]_6\(0),
      O => ce_comb_reg_25(0)
    );
diff_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(3),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(3),
      I3 => storage_out_0(3),
      O => diff_carry_i_5_n_0
    );
\diff_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(3),
      I1 => ce_comb,
      I2 => storage_out(3),
      O => \genblk2[4].state_reg[3]_0\(3)
    );
diff_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(2),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(2),
      I3 => storage_out_0(2),
      O => diff_carry_i_6_n_0
    );
\diff_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(2),
      I1 => ce_comb,
      I2 => storage_out(2),
      O => \genblk2[4].state_reg[3]_0\(2)
    );
diff_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(1),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(1),
      I3 => storage_out_0(1),
      O => diff_carry_i_7_n_0
    );
\diff_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(1),
      I1 => ce_comb,
      I2 => storage_out(1),
      O => \genblk2[4].state_reg[3]_0\(1)
    );
diff_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^data_stage[11]_6\(0),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(0),
      I3 => storage_out_0(0),
      O => diff_carry_i_8_n_0
    );
\diff_carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^data_stage[11]_6\(0),
      I1 => ce_comb,
      I2 => storage_out(0),
      O => \genblk2[4].state_reg[3]_0\(0)
    );
\genblk2[0].shift_r[100].storage_reg[100][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(100),
      Q => \genblk2[0].shift_r[100].storage_reg[100][3]_srl4_n_0\
    );
\genblk2[0].shift_r[100].storage_reg[100][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[100].storage_reg[100][3]_srl4_n_0\,
      Q => storage_out_0(100),
      R => '0'
    );
\genblk2[0].shift_r[101].storage_reg[101][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(101),
      Q => \genblk2[0].shift_r[101].storage_reg[101][3]_srl4_n_0\
    );
\genblk2[0].shift_r[101].storage_reg[101][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[101].storage_reg[101][3]_srl4_n_0\,
      Q => storage_out_0(101),
      R => '0'
    );
\genblk2[0].shift_r[102].storage_reg[102][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(102),
      Q => \genblk2[0].shift_r[102].storage_reg[102][3]_srl4_n_0\
    );
\genblk2[0].shift_r[102].storage_reg[102][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[102].storage_reg[102][3]_srl4_n_0\,
      Q => storage_out_0(102),
      R => '0'
    );
\genblk2[0].shift_r[103].storage_reg[103][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(103),
      Q => \genblk2[0].shift_r[103].storage_reg[103][3]_srl4_n_0\
    );
\genblk2[0].shift_r[103].storage_reg[103][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[103].storage_reg[103][3]_srl4_n_0\,
      Q => storage_out_0(103),
      R => '0'
    );
\genblk2[0].shift_r[104].storage_reg[104][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(104),
      Q => \genblk2[0].shift_r[104].storage_reg[104][3]_srl4_n_0\
    );
\genblk2[0].shift_r[104].storage_reg[104][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[104].storage_reg[104][3]_srl4_n_0\,
      Q => storage_out_0(104),
      R => '0'
    );
\genblk2[0].shift_r[105].storage_reg[105][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => data_in_seq(105),
      Q => \genblk2[0].shift_r[105].storage_reg[105][3]_srl4_n_0\
    );
\genblk2[0].shift_r[105].storage_reg[105][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^data_stage[11]_6\(105),
      I1 => ce_comb,
      I2 => \data_stage[6]_5\(105),
      O => data_in_seq(105)
    );
\genblk2[0].shift_r[105].storage_reg[105][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[105].storage_reg[105][3]_srl4_n_0\,
      Q => storage_out_0(105),
      R => '0'
    );
\genblk2[0].shift_r[86].storage_reg[86][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(86),
      Q => \genblk2[0].shift_r[86].storage_reg[86][3]_srl4_n_0\
    );
\genblk2[0].shift_r[86].storage_reg[86][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[86].storage_reg[86][3]_srl4_n_0\,
      Q => storage_out_0(86),
      R => '0'
    );
\genblk2[0].shift_r[87].storage_reg[87][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(87),
      Q => \genblk2[0].shift_r[87].storage_reg[87][3]_srl4_n_0\
    );
\genblk2[0].shift_r[87].storage_reg[87][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[87].storage_reg[87][3]_srl4_n_0\,
      Q => storage_out_0(87),
      R => '0'
    );
\genblk2[0].shift_r[88].storage_reg[88][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(88),
      Q => \genblk2[0].shift_r[88].storage_reg[88][3]_srl4_n_0\
    );
\genblk2[0].shift_r[88].storage_reg[88][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[88].storage_reg[88][3]_srl4_n_0\,
      Q => storage_out_0(88),
      R => '0'
    );
\genblk2[0].shift_r[89].storage_reg[89][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(89),
      Q => \genblk2[0].shift_r[89].storage_reg[89][3]_srl4_n_0\
    );
\genblk2[0].shift_r[89].storage_reg[89][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[89].storage_reg[89][3]_srl4_n_0\,
      Q => storage_out_0(89),
      R => '0'
    );
\genblk2[0].shift_r[90].storage_reg[90][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(90),
      Q => \genblk2[0].shift_r[90].storage_reg[90][3]_srl4_n_0\
    );
\genblk2[0].shift_r[90].storage_reg[90][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[90].storage_reg[90][3]_srl4_n_0\,
      Q => storage_out_0(90),
      R => '0'
    );
\genblk2[0].shift_r[91].storage_reg[91][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(91),
      Q => \genblk2[0].shift_r[91].storage_reg[91][3]_srl4_n_0\
    );
\genblk2[0].shift_r[91].storage_reg[91][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[91].storage_reg[91][3]_srl4_n_0\,
      Q => storage_out_0(91),
      R => '0'
    );
\genblk2[0].shift_r[92].storage_reg[92][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(92),
      Q => \genblk2[0].shift_r[92].storage_reg[92][3]_srl4_n_0\
    );
\genblk2[0].shift_r[92].storage_reg[92][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[92].storage_reg[92][3]_srl4_n_0\,
      Q => storage_out_0(92),
      R => '0'
    );
\genblk2[0].shift_r[93].storage_reg[93][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(93),
      Q => \genblk2[0].shift_r[93].storage_reg[93][3]_srl4_n_0\
    );
\genblk2[0].shift_r[93].storage_reg[93][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[93].storage_reg[93][3]_srl4_n_0\,
      Q => storage_out_0(93),
      R => '0'
    );
\genblk2[0].shift_r[94].storage_reg[94][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(94),
      Q => \genblk2[0].shift_r[94].storage_reg[94][3]_srl4_n_0\
    );
\genblk2[0].shift_r[94].storage_reg[94][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[94].storage_reg[94][3]_srl4_n_0\,
      Q => storage_out_0(94),
      R => '0'
    );
\genblk2[0].shift_r[95].storage_reg[95][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(95),
      Q => \genblk2[0].shift_r[95].storage_reg[95][3]_srl4_n_0\
    );
\genblk2[0].shift_r[95].storage_reg[95][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[95].storage_reg[95][3]_srl4_n_0\,
      Q => storage_out_0(95),
      R => '0'
    );
\genblk2[0].shift_r[96].storage_reg[96][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(96),
      Q => \genblk2[0].shift_r[96].storage_reg[96][3]_srl4_n_0\
    );
\genblk2[0].shift_r[96].storage_reg[96][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[96].storage_reg[96][3]_srl4_n_0\,
      Q => storage_out_0(96),
      R => '0'
    );
\genblk2[0].shift_r[97].storage_reg[97][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(97),
      Q => \genblk2[0].shift_r[97].storage_reg[97][3]_srl4_n_0\
    );
\genblk2[0].shift_r[97].storage_reg[97][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[97].storage_reg[97][3]_srl4_n_0\,
      Q => storage_out_0(97),
      R => '0'
    );
\genblk2[0].shift_r[98].storage_reg[98][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(98),
      Q => \genblk2[0].shift_r[98].storage_reg[98][3]_srl4_n_0\
    );
\genblk2[0].shift_r[98].storage_reg[98][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[98].storage_reg[98][3]_srl4_n_0\,
      Q => storage_out_0(98),
      R => '0'
    );
\genblk2[0].shift_r[99].storage_reg[99][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[0].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(99),
      Q => \genblk2[0].shift_r[99].storage_reg[99][3]_srl4_n_0\
    );
\genblk2[0].shift_r[99].storage_reg[99][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \genblk2[0].shift_r[99].storage_reg[99][3]_srl4_n_0\,
      Q => storage_out_0(99),
      R => '0'
    );
\genblk2[0].state[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => active_reg_n_0,
      I1 => ce_comb,
      I2 => Q(4),
      O => \genblk2[0].state_reg0\
    );
\genblk2[0].state_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__24_n_7\,
      Q => \^data_stage[11]_6\(100),
      R => '0'
    );
\genblk2[0].state_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__24_n_6\,
      Q => \^data_stage[11]_6\(101),
      R => '0'
    );
\genblk2[0].state_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__24_n_5\,
      Q => \^data_stage[11]_6\(102),
      R => '0'
    );
\genblk2[0].state_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__24_n_4\,
      Q => \^data_stage[11]_6\(103),
      R => '0'
    );
\genblk2[0].state_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__25_n_7\,
      Q => \^data_stage[11]_6\(104),
      R => '0'
    );
\genblk2[0].state_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__25_n_6\,
      Q => \^data_stage[11]_6\(105),
      R => '0'
    );
\genblk2[0].state_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__20_n_5\,
      Q => \^data_stage[11]_6\(86),
      R => '0'
    );
\genblk2[0].state_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__20_n_4\,
      Q => \^data_stage[11]_6\(87),
      R => '0'
    );
\genblk2[0].state_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__21_n_7\,
      Q => \^data_stage[11]_6\(88),
      R => '0'
    );
\genblk2[0].state_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__21_n_6\,
      Q => \^data_stage[11]_6\(89),
      R => '0'
    );
\genblk2[0].state_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__21_n_5\,
      Q => \^data_stage[11]_6\(90),
      R => '0'
    );
\genblk2[0].state_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__21_n_4\,
      Q => \^data_stage[11]_6\(91),
      R => '0'
    );
\genblk2[0].state_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__22_n_7\,
      Q => \^data_stage[11]_6\(92),
      R => '0'
    );
\genblk2[0].state_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__22_n_6\,
      Q => \^data_stage[11]_6\(93),
      R => '0'
    );
\genblk2[0].state_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__22_n_5\,
      Q => \^data_stage[11]_6\(94),
      R => '0'
    );
\genblk2[0].state_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__22_n_4\,
      Q => \^data_stage[11]_6\(95),
      R => '0'
    );
\genblk2[0].state_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__23_n_7\,
      Q => \^data_stage[11]_6\(96),
      R => '0'
    );
\genblk2[0].state_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__23_n_6\,
      Q => \^data_stage[11]_6\(97),
      R => '0'
    );
\genblk2[0].state_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__23_n_5\,
      Q => \^data_stage[11]_6\(98),
      R => '0'
    );
\genblk2[0].state_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__23_n_4\,
      Q => \^data_stage[11]_6\(99),
      R => '0'
    );
\genblk2[1].shift_r[66].storage_reg[66][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(66),
      Q => \genblk2[1].shift_r[66].storage_reg[66][3]_srl4_n_0\
    );
\genblk2[1].shift_r[66].storage_reg[66][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[66].storage_reg[66][3]_srl4_n_0\,
      Q => storage_out_0(66),
      R => '0'
    );
\genblk2[1].shift_r[67].storage_reg[67][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(67),
      Q => \genblk2[1].shift_r[67].storage_reg[67][3]_srl4_n_0\
    );
\genblk2[1].shift_r[67].storage_reg[67][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[67].storage_reg[67][3]_srl4_n_0\,
      Q => storage_out_0(67),
      R => '0'
    );
\genblk2[1].shift_r[68].storage_reg[68][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(68),
      Q => \genblk2[1].shift_r[68].storage_reg[68][3]_srl4_n_0\
    );
\genblk2[1].shift_r[68].storage_reg[68][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[68].storage_reg[68][3]_srl4_n_0\,
      Q => storage_out_0(68),
      R => '0'
    );
\genblk2[1].shift_r[69].storage_reg[69][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(69),
      Q => \genblk2[1].shift_r[69].storage_reg[69][3]_srl4_n_0\
    );
\genblk2[1].shift_r[69].storage_reg[69][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[69].storage_reg[69][3]_srl4_n_0\,
      Q => storage_out_0(69),
      R => '0'
    );
\genblk2[1].shift_r[70].storage_reg[70][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(70),
      Q => \genblk2[1].shift_r[70].storage_reg[70][3]_srl4_n_0\
    );
\genblk2[1].shift_r[70].storage_reg[70][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[70].storage_reg[70][3]_srl4_n_0\,
      Q => storage_out_0(70),
      R => '0'
    );
\genblk2[1].shift_r[71].storage_reg[71][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(71),
      Q => \genblk2[1].shift_r[71].storage_reg[71][3]_srl4_n_0\
    );
\genblk2[1].shift_r[71].storage_reg[71][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[71].storage_reg[71][3]_srl4_n_0\,
      Q => storage_out_0(71),
      R => '0'
    );
\genblk2[1].shift_r[72].storage_reg[72][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(72),
      Q => \genblk2[1].shift_r[72].storage_reg[72][3]_srl4_n_0\
    );
\genblk2[1].shift_r[72].storage_reg[72][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[72].storage_reg[72][3]_srl4_n_0\,
      Q => storage_out_0(72),
      R => '0'
    );
\genblk2[1].shift_r[73].storage_reg[73][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(73),
      Q => \genblk2[1].shift_r[73].storage_reg[73][3]_srl4_n_0\
    );
\genblk2[1].shift_r[73].storage_reg[73][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[73].storage_reg[73][3]_srl4_n_0\,
      Q => storage_out_0(73),
      R => '0'
    );
\genblk2[1].shift_r[74].storage_reg[74][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(74),
      Q => \genblk2[1].shift_r[74].storage_reg[74][3]_srl4_n_0\
    );
\genblk2[1].shift_r[74].storage_reg[74][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[74].storage_reg[74][3]_srl4_n_0\,
      Q => storage_out_0(74),
      R => '0'
    );
\genblk2[1].shift_r[75].storage_reg[75][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(75),
      Q => \genblk2[1].shift_r[75].storage_reg[75][3]_srl4_n_0\
    );
\genblk2[1].shift_r[75].storage_reg[75][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[75].storage_reg[75][3]_srl4_n_0\,
      Q => storage_out_0(75),
      R => '0'
    );
\genblk2[1].shift_r[76].storage_reg[76][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(76),
      Q => \genblk2[1].shift_r[76].storage_reg[76][3]_srl4_n_0\
    );
\genblk2[1].shift_r[76].storage_reg[76][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[76].storage_reg[76][3]_srl4_n_0\,
      Q => storage_out_0(76),
      R => '0'
    );
\genblk2[1].shift_r[77].storage_reg[77][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(77),
      Q => \genblk2[1].shift_r[77].storage_reg[77][3]_srl4_n_0\
    );
\genblk2[1].shift_r[77].storage_reg[77][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[77].storage_reg[77][3]_srl4_n_0\,
      Q => storage_out_0(77),
      R => '0'
    );
\genblk2[1].shift_r[78].storage_reg[78][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(78),
      Q => \genblk2[1].shift_r[78].storage_reg[78][3]_srl4_n_0\
    );
\genblk2[1].shift_r[78].storage_reg[78][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[78].storage_reg[78][3]_srl4_n_0\,
      Q => storage_out_0(78),
      R => '0'
    );
\genblk2[1].shift_r[79].storage_reg[79][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(79),
      Q => \genblk2[1].shift_r[79].storage_reg[79][3]_srl4_n_0\
    );
\genblk2[1].shift_r[79].storage_reg[79][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[79].storage_reg[79][3]_srl4_n_0\,
      Q => storage_out_0(79),
      R => '0'
    );
\genblk2[1].shift_r[80].storage_reg[80][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(80),
      Q => \genblk2[1].shift_r[80].storage_reg[80][3]_srl4_n_0\
    );
\genblk2[1].shift_r[80].storage_reg[80][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[80].storage_reg[80][3]_srl4_n_0\,
      Q => storage_out_0(80),
      R => '0'
    );
\genblk2[1].shift_r[81].storage_reg[81][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(81),
      Q => \genblk2[1].shift_r[81].storage_reg[81][3]_srl4_n_0\
    );
\genblk2[1].shift_r[81].storage_reg[81][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[81].storage_reg[81][3]_srl4_n_0\,
      Q => storage_out_0(81),
      R => '0'
    );
\genblk2[1].shift_r[82].storage_reg[82][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(82),
      Q => \genblk2[1].shift_r[82].storage_reg[82][3]_srl4_n_0\
    );
\genblk2[1].shift_r[82].storage_reg[82][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[82].storage_reg[82][3]_srl4_n_0\,
      Q => storage_out_0(82),
      R => '0'
    );
\genblk2[1].shift_r[83].storage_reg[83][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(83),
      Q => \genblk2[1].shift_r[83].storage_reg[83][3]_srl4_n_0\
    );
\genblk2[1].shift_r[83].storage_reg[83][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[83].storage_reg[83][3]_srl4_n_0\,
      Q => storage_out_0(83),
      R => '0'
    );
\genblk2[1].shift_r[84].storage_reg[84][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(84),
      Q => \genblk2[1].shift_r[84].storage_reg[84][3]_srl4_n_0\
    );
\genblk2[1].shift_r[84].storage_reg[84][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[84].storage_reg[84][3]_srl4_n_0\,
      Q => storage_out_0(84),
      R => '0'
    );
\genblk2[1].shift_r[85].storage_reg[85][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[1].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(85),
      Q => \genblk2[1].shift_r[85].storage_reg[85][3]_srl4_n_0\
    );
\genblk2[1].shift_r[85].storage_reg[85][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \genblk2[1].shift_r[85].storage_reg[85][3]_srl4_n_0\,
      Q => storage_out_0(85),
      R => '0'
    );
\genblk2[1].state[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => active_reg_n_0,
      I1 => ce_comb,
      I2 => Q(3),
      O => \genblk2[1].state_reg0\
    );
\genblk2[1].state_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__15_n_5\,
      Q => \^data_stage[11]_6\(66),
      R => '0'
    );
\genblk2[1].state_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__15_n_4\,
      Q => \^data_stage[11]_6\(67),
      R => '0'
    );
\genblk2[1].state_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__16_n_7\,
      Q => \^data_stage[11]_6\(68),
      R => '0'
    );
\genblk2[1].state_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__16_n_6\,
      Q => \^data_stage[11]_6\(69),
      R => '0'
    );
\genblk2[1].state_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__16_n_5\,
      Q => \^data_stage[11]_6\(70),
      R => '0'
    );
\genblk2[1].state_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__16_n_4\,
      Q => \^data_stage[11]_6\(71),
      R => '0'
    );
\genblk2[1].state_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__17_n_7\,
      Q => \^data_stage[11]_6\(72),
      R => '0'
    );
\genblk2[1].state_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__17_n_6\,
      Q => \^data_stage[11]_6\(73),
      R => '0'
    );
\genblk2[1].state_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__17_n_5\,
      Q => \^data_stage[11]_6\(74),
      R => '0'
    );
\genblk2[1].state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__17_n_4\,
      Q => \^data_stage[11]_6\(75),
      R => '0'
    );
\genblk2[1].state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__18_n_7\,
      Q => \^data_stage[11]_6\(76),
      R => '0'
    );
\genblk2[1].state_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__18_n_6\,
      Q => \^data_stage[11]_6\(77),
      R => '0'
    );
\genblk2[1].state_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__18_n_5\,
      Q => \^data_stage[11]_6\(78),
      R => '0'
    );
\genblk2[1].state_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__18_n_4\,
      Q => \^data_stage[11]_6\(79),
      R => '0'
    );
\genblk2[1].state_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__19_n_7\,
      Q => \^data_stage[11]_6\(80),
      R => '0'
    );
\genblk2[1].state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__19_n_6\,
      Q => \^data_stage[11]_6\(81),
      R => '0'
    );
\genblk2[1].state_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__19_n_5\,
      Q => \^data_stage[11]_6\(82),
      R => '0'
    );
\genblk2[1].state_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__19_n_4\,
      Q => \^data_stage[11]_6\(83),
      R => '0'
    );
\genblk2[1].state_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__20_n_7\,
      Q => \^data_stage[11]_6\(84),
      R => '0'
    );
\genblk2[1].state_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__20_n_6\,
      Q => \^data_stage[11]_6\(85),
      R => '0'
    );
\genblk2[2].shift_r[46].storage_reg[46][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(46),
      Q => \genblk2[2].shift_r[46].storage_reg[46][3]_srl4_n_0\
    );
\genblk2[2].shift_r[46].storage_reg[46][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[46].storage_reg[46][3]_srl4_n_0\,
      Q => storage_out_0(46),
      R => '0'
    );
\genblk2[2].shift_r[47].storage_reg[47][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(47),
      Q => \genblk2[2].shift_r[47].storage_reg[47][3]_srl4_n_0\
    );
\genblk2[2].shift_r[47].storage_reg[47][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[47].storage_reg[47][3]_srl4_n_0\,
      Q => storage_out_0(47),
      R => '0'
    );
\genblk2[2].shift_r[48].storage_reg[48][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(48),
      Q => \genblk2[2].shift_r[48].storage_reg[48][3]_srl4_n_0\
    );
\genblk2[2].shift_r[48].storage_reg[48][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[48].storage_reg[48][3]_srl4_n_0\,
      Q => storage_out_0(48),
      R => '0'
    );
\genblk2[2].shift_r[49].storage_reg[49][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(49),
      Q => \genblk2[2].shift_r[49].storage_reg[49][3]_srl4_n_0\
    );
\genblk2[2].shift_r[49].storage_reg[49][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[49].storage_reg[49][3]_srl4_n_0\,
      Q => storage_out_0(49),
      R => '0'
    );
\genblk2[2].shift_r[50].storage_reg[50][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(50),
      Q => \genblk2[2].shift_r[50].storage_reg[50][3]_srl4_n_0\
    );
\genblk2[2].shift_r[50].storage_reg[50][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[50].storage_reg[50][3]_srl4_n_0\,
      Q => storage_out_0(50),
      R => '0'
    );
\genblk2[2].shift_r[51].storage_reg[51][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(51),
      Q => \genblk2[2].shift_r[51].storage_reg[51][3]_srl4_n_0\
    );
\genblk2[2].shift_r[51].storage_reg[51][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[51].storage_reg[51][3]_srl4_n_0\,
      Q => storage_out_0(51),
      R => '0'
    );
\genblk2[2].shift_r[52].storage_reg[52][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(52),
      Q => \genblk2[2].shift_r[52].storage_reg[52][3]_srl4_n_0\
    );
\genblk2[2].shift_r[52].storage_reg[52][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[52].storage_reg[52][3]_srl4_n_0\,
      Q => storage_out_0(52),
      R => '0'
    );
\genblk2[2].shift_r[53].storage_reg[53][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(53),
      Q => \genblk2[2].shift_r[53].storage_reg[53][3]_srl4_n_0\
    );
\genblk2[2].shift_r[53].storage_reg[53][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[53].storage_reg[53][3]_srl4_n_0\,
      Q => storage_out_0(53),
      R => '0'
    );
\genblk2[2].shift_r[54].storage_reg[54][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(54),
      Q => \genblk2[2].shift_r[54].storage_reg[54][3]_srl4_n_0\
    );
\genblk2[2].shift_r[54].storage_reg[54][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[54].storage_reg[54][3]_srl4_n_0\,
      Q => storage_out_0(54),
      R => '0'
    );
\genblk2[2].shift_r[55].storage_reg[55][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(55),
      Q => \genblk2[2].shift_r[55].storage_reg[55][3]_srl4_n_0\
    );
\genblk2[2].shift_r[55].storage_reg[55][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[55].storage_reg[55][3]_srl4_n_0\,
      Q => storage_out_0(55),
      R => '0'
    );
\genblk2[2].shift_r[56].storage_reg[56][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(56),
      Q => \genblk2[2].shift_r[56].storage_reg[56][3]_srl4_n_0\
    );
\genblk2[2].shift_r[56].storage_reg[56][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[56].storage_reg[56][3]_srl4_n_0\,
      Q => storage_out_0(56),
      R => '0'
    );
\genblk2[2].shift_r[57].storage_reg[57][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(57),
      Q => \genblk2[2].shift_r[57].storage_reg[57][3]_srl4_n_0\
    );
\genblk2[2].shift_r[57].storage_reg[57][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[57].storage_reg[57][3]_srl4_n_0\,
      Q => storage_out_0(57),
      R => '0'
    );
\genblk2[2].shift_r[58].storage_reg[58][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(58),
      Q => \genblk2[2].shift_r[58].storage_reg[58][3]_srl4_n_0\
    );
\genblk2[2].shift_r[58].storage_reg[58][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[58].storage_reg[58][3]_srl4_n_0\,
      Q => storage_out_0(58),
      R => '0'
    );
\genblk2[2].shift_r[59].storage_reg[59][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(59),
      Q => \genblk2[2].shift_r[59].storage_reg[59][3]_srl4_n_0\
    );
\genblk2[2].shift_r[59].storage_reg[59][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[59].storage_reg[59][3]_srl4_n_0\,
      Q => storage_out_0(59),
      R => '0'
    );
\genblk2[2].shift_r[60].storage_reg[60][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(60),
      Q => \genblk2[2].shift_r[60].storage_reg[60][3]_srl4_n_0\
    );
\genblk2[2].shift_r[60].storage_reg[60][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[60].storage_reg[60][3]_srl4_n_0\,
      Q => storage_out_0(60),
      R => '0'
    );
\genblk2[2].shift_r[61].storage_reg[61][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(61),
      Q => \genblk2[2].shift_r[61].storage_reg[61][3]_srl4_n_0\
    );
\genblk2[2].shift_r[61].storage_reg[61][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[61].storage_reg[61][3]_srl4_n_0\,
      Q => storage_out_0(61),
      R => '0'
    );
\genblk2[2].shift_r[62].storage_reg[62][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(62),
      Q => \genblk2[2].shift_r[62].storage_reg[62][3]_srl4_n_0\
    );
\genblk2[2].shift_r[62].storage_reg[62][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[62].storage_reg[62][3]_srl4_n_0\,
      Q => storage_out_0(62),
      R => '0'
    );
\genblk2[2].shift_r[63].storage_reg[63][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(63),
      Q => \genblk2[2].shift_r[63].storage_reg[63][3]_srl4_n_0\
    );
\genblk2[2].shift_r[63].storage_reg[63][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[63].storage_reg[63][3]_srl4_n_0\,
      Q => storage_out_0(63),
      R => '0'
    );
\genblk2[2].shift_r[64].storage_reg[64][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(64),
      Q => \genblk2[2].shift_r[64].storage_reg[64][3]_srl4_n_0\
    );
\genblk2[2].shift_r[64].storage_reg[64][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[64].storage_reg[64][3]_srl4_n_0\,
      Q => storage_out_0(64),
      R => '0'
    );
\genblk2[2].shift_r[65].storage_reg[65][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[2].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(65),
      Q => \genblk2[2].shift_r[65].storage_reg[65][3]_srl4_n_0\
    );
\genblk2[2].shift_r[65].storage_reg[65][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \genblk2[2].shift_r[65].storage_reg[65][3]_srl4_n_0\,
      Q => storage_out_0(65),
      R => '0'
    );
\genblk2[2].state[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => active_reg_n_0,
      I1 => ce_comb,
      I2 => Q(2),
      O => \genblk2[2].state_reg0\
    );
\genblk2[2].state_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__10_n_5\,
      Q => \^data_stage[11]_6\(46),
      R => '0'
    );
\genblk2[2].state_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__10_n_4\,
      Q => \^data_stage[11]_6\(47),
      R => '0'
    );
\genblk2[2].state_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__11_n_7\,
      Q => \^data_stage[11]_6\(48),
      R => '0'
    );
\genblk2[2].state_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__11_n_6\,
      Q => \^data_stage[11]_6\(49),
      R => '0'
    );
\genblk2[2].state_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__11_n_5\,
      Q => \^data_stage[11]_6\(50),
      R => '0'
    );
\genblk2[2].state_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__11_n_4\,
      Q => \^data_stage[11]_6\(51),
      R => '0'
    );
\genblk2[2].state_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__12_n_7\,
      Q => \^data_stage[11]_6\(52),
      R => '0'
    );
\genblk2[2].state_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__12_n_6\,
      Q => \^data_stage[11]_6\(53),
      R => '0'
    );
\genblk2[2].state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__12_n_5\,
      Q => \^data_stage[11]_6\(54),
      R => '0'
    );
\genblk2[2].state_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__12_n_4\,
      Q => \^data_stage[11]_6\(55),
      R => '0'
    );
\genblk2[2].state_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__13_n_7\,
      Q => \^data_stage[11]_6\(56),
      R => '0'
    );
\genblk2[2].state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__13_n_6\,
      Q => \^data_stage[11]_6\(57),
      R => '0'
    );
\genblk2[2].state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__13_n_5\,
      Q => \^data_stage[11]_6\(58),
      R => '0'
    );
\genblk2[2].state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__13_n_4\,
      Q => \^data_stage[11]_6\(59),
      R => '0'
    );
\genblk2[2].state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__14_n_7\,
      Q => \^data_stage[11]_6\(60),
      R => '0'
    );
\genblk2[2].state_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__14_n_6\,
      Q => \^data_stage[11]_6\(61),
      R => '0'
    );
\genblk2[2].state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__14_n_5\,
      Q => \^data_stage[11]_6\(62),
      R => '0'
    );
\genblk2[2].state_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__14_n_4\,
      Q => \^data_stage[11]_6\(63),
      R => '0'
    );
\genblk2[2].state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__15_n_7\,
      Q => \^data_stage[11]_6\(64),
      R => '0'
    );
\genblk2[2].state_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__15_n_6\,
      Q => \^data_stage[11]_6\(65),
      R => '0'
    );
\genblk2[3].shift_r[26].storage_reg[26][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(26),
      Q => \genblk2[3].shift_r[26].storage_reg[26][3]_srl4_n_0\
    );
\genblk2[3].shift_r[26].storage_reg[26][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[26].storage_reg[26][3]_srl4_n_0\,
      Q => storage_out_0(26),
      R => '0'
    );
\genblk2[3].shift_r[27].storage_reg[27][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(27),
      Q => \genblk2[3].shift_r[27].storage_reg[27][3]_srl4_n_0\
    );
\genblk2[3].shift_r[27].storage_reg[27][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[27].storage_reg[27][3]_srl4_n_0\,
      Q => storage_out_0(27),
      R => '0'
    );
\genblk2[3].shift_r[28].storage_reg[28][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(28),
      Q => \genblk2[3].shift_r[28].storage_reg[28][3]_srl4_n_0\
    );
\genblk2[3].shift_r[28].storage_reg[28][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[28].storage_reg[28][3]_srl4_n_0\,
      Q => storage_out_0(28),
      R => '0'
    );
\genblk2[3].shift_r[29].storage_reg[29][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(29),
      Q => \genblk2[3].shift_r[29].storage_reg[29][3]_srl4_n_0\
    );
\genblk2[3].shift_r[29].storage_reg[29][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[29].storage_reg[29][3]_srl4_n_0\,
      Q => storage_out_0(29),
      R => '0'
    );
\genblk2[3].shift_r[30].storage_reg[30][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(30),
      Q => \genblk2[3].shift_r[30].storage_reg[30][3]_srl4_n_0\
    );
\genblk2[3].shift_r[30].storage_reg[30][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[30].storage_reg[30][3]_srl4_n_0\,
      Q => storage_out_0(30),
      R => '0'
    );
\genblk2[3].shift_r[31].storage_reg[31][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(31),
      Q => \genblk2[3].shift_r[31].storage_reg[31][3]_srl4_n_0\
    );
\genblk2[3].shift_r[31].storage_reg[31][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[31].storage_reg[31][3]_srl4_n_0\,
      Q => storage_out_0(31),
      R => '0'
    );
\genblk2[3].shift_r[32].storage_reg[32][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(32),
      Q => \genblk2[3].shift_r[32].storage_reg[32][3]_srl4_n_0\
    );
\genblk2[3].shift_r[32].storage_reg[32][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[32].storage_reg[32][3]_srl4_n_0\,
      Q => storage_out_0(32),
      R => '0'
    );
\genblk2[3].shift_r[33].storage_reg[33][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(33),
      Q => \genblk2[3].shift_r[33].storage_reg[33][3]_srl4_n_0\
    );
\genblk2[3].shift_r[33].storage_reg[33][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[33].storage_reg[33][3]_srl4_n_0\,
      Q => storage_out_0(33),
      R => '0'
    );
\genblk2[3].shift_r[34].storage_reg[34][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(34),
      Q => \genblk2[3].shift_r[34].storage_reg[34][3]_srl4_n_0\
    );
\genblk2[3].shift_r[34].storage_reg[34][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[34].storage_reg[34][3]_srl4_n_0\,
      Q => storage_out_0(34),
      R => '0'
    );
\genblk2[3].shift_r[35].storage_reg[35][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(35),
      Q => \genblk2[3].shift_r[35].storage_reg[35][3]_srl4_n_0\
    );
\genblk2[3].shift_r[35].storage_reg[35][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[35].storage_reg[35][3]_srl4_n_0\,
      Q => storage_out_0(35),
      R => '0'
    );
\genblk2[3].shift_r[36].storage_reg[36][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(36),
      Q => \genblk2[3].shift_r[36].storage_reg[36][3]_srl4_n_0\
    );
\genblk2[3].shift_r[36].storage_reg[36][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[36].storage_reg[36][3]_srl4_n_0\,
      Q => storage_out_0(36),
      R => '0'
    );
\genblk2[3].shift_r[37].storage_reg[37][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(37),
      Q => \genblk2[3].shift_r[37].storage_reg[37][3]_srl4_n_0\
    );
\genblk2[3].shift_r[37].storage_reg[37][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[37].storage_reg[37][3]_srl4_n_0\,
      Q => storage_out_0(37),
      R => '0'
    );
\genblk2[3].shift_r[38].storage_reg[38][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(38),
      Q => \genblk2[3].shift_r[38].storage_reg[38][3]_srl4_n_0\
    );
\genblk2[3].shift_r[38].storage_reg[38][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[38].storage_reg[38][3]_srl4_n_0\,
      Q => storage_out_0(38),
      R => '0'
    );
\genblk2[3].shift_r[39].storage_reg[39][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(39),
      Q => \genblk2[3].shift_r[39].storage_reg[39][3]_srl4_n_0\
    );
\genblk2[3].shift_r[39].storage_reg[39][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[39].storage_reg[39][3]_srl4_n_0\,
      Q => storage_out_0(39),
      R => '0'
    );
\genblk2[3].shift_r[40].storage_reg[40][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(40),
      Q => \genblk2[3].shift_r[40].storage_reg[40][3]_srl4_n_0\
    );
\genblk2[3].shift_r[40].storage_reg[40][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[40].storage_reg[40][3]_srl4_n_0\,
      Q => storage_out_0(40),
      R => '0'
    );
\genblk2[3].shift_r[41].storage_reg[41][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(41),
      Q => \genblk2[3].shift_r[41].storage_reg[41][3]_srl4_n_0\
    );
\genblk2[3].shift_r[41].storage_reg[41][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[41].storage_reg[41][3]_srl4_n_0\,
      Q => storage_out_0(41),
      R => '0'
    );
\genblk2[3].shift_r[42].storage_reg[42][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(42),
      Q => \genblk2[3].shift_r[42].storage_reg[42][3]_srl4_n_0\
    );
\genblk2[3].shift_r[42].storage_reg[42][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[42].storage_reg[42][3]_srl4_n_0\,
      Q => storage_out_0(42),
      R => '0'
    );
\genblk2[3].shift_r[43].storage_reg[43][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(43),
      Q => \genblk2[3].shift_r[43].storage_reg[43][3]_srl4_n_0\
    );
\genblk2[3].shift_r[43].storage_reg[43][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[43].storage_reg[43][3]_srl4_n_0\,
      Q => storage_out_0(43),
      R => '0'
    );
\genblk2[3].shift_r[44].storage_reg[44][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(44),
      Q => \genblk2[3].shift_r[44].storage_reg[44][3]_srl4_n_0\
    );
\genblk2[3].shift_r[44].storage_reg[44][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[44].storage_reg[44][3]_srl4_n_0\,
      Q => storage_out_0(44),
      R => '0'
    );
\genblk2[3].shift_r[45].storage_reg[45][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[3].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(45),
      Q => \genblk2[3].shift_r[45].storage_reg[45][3]_srl4_n_0\
    );
\genblk2[3].shift_r[45].storage_reg[45][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \genblk2[3].shift_r[45].storage_reg[45][3]_srl4_n_0\,
      Q => storage_out_0(45),
      R => '0'
    );
\genblk2[3].state[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => active_reg_n_0,
      I1 => ce_comb,
      I2 => Q(1),
      O => \genblk2[3].state_reg0\
    );
\genblk2[3].state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(0),
      Q => \^data_stage[11]_6\(26),
      R => '0'
    );
\genblk2[3].state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(1),
      Q => \^data_stage[11]_6\(27),
      R => '0'
    );
\genblk2[3].state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(2),
      Q => \^data_stage[11]_6\(28),
      R => '0'
    );
\genblk2[3].state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(3),
      Q => \^data_stage[11]_6\(29),
      R => '0'
    );
\genblk2[3].state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(4),
      Q => \^data_stage[11]_6\(30),
      R => '0'
    );
\genblk2[3].state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(5),
      Q => \^data_stage[11]_6\(31),
      R => '0'
    );
\genblk2[3].state_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(6),
      Q => \^data_stage[11]_6\(32),
      R => '0'
    );
\genblk2[3].state_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(7),
      Q => \^data_stage[11]_6\(33),
      R => '0'
    );
\genblk2[3].state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(8),
      Q => \^data_stage[11]_6\(34),
      R => '0'
    );
\genblk2[3].state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(9),
      Q => \^data_stage[11]_6\(35),
      R => '0'
    );
\genblk2[3].state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(10),
      Q => \^data_stage[11]_6\(36),
      R => '0'
    );
\genblk2[3].state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(11),
      Q => \^data_stage[11]_6\(37),
      R => '0'
    );
\genblk2[3].state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(12),
      Q => \^data_stage[11]_6\(38),
      R => '0'
    );
\genblk2[3].state_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(13),
      Q => \^data_stage[11]_6\(39),
      R => '0'
    );
\genblk2[3].state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(14),
      Q => \^data_stage[11]_6\(40),
      R => '0'
    );
\genblk2[3].state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(15),
      Q => \^data_stage[11]_6\(41),
      R => '0'
    );
\genblk2[3].state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(16),
      Q => \^data_stage[11]_6\(42),
      R => '0'
    );
\genblk2[3].state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(17),
      Q => \^data_stage[11]_6\(43),
      R => '0'
    );
\genblk2[3].state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(18),
      Q => \^data_stage[11]_6\(44),
      R => '0'
    );
\genblk2[3].state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \p_0_in__0\(19),
      Q => \^data_stage[11]_6\(45),
      R => '0'
    );
\genblk2[4].shift_r[0].storage_reg[0][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(0),
      Q => \genblk2[4].shift_r[0].storage_reg[0][3]_srl4_n_0\
    );
\genblk2[4].shift_r[0].storage_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[0].storage_reg[0][3]_srl4_n_0\,
      Q => storage_out_0(0),
      R => '0'
    );
\genblk2[4].shift_r[10].storage_reg[10][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(10),
      Q => \genblk2[4].shift_r[10].storage_reg[10][3]_srl4_n_0\
    );
\genblk2[4].shift_r[10].storage_reg[10][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[10].storage_reg[10][3]_srl4_n_0\,
      Q => storage_out_0(10),
      R => '0'
    );
\genblk2[4].shift_r[11].storage_reg[11][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(11),
      Q => \genblk2[4].shift_r[11].storage_reg[11][3]_srl4_n_0\
    );
\genblk2[4].shift_r[11].storage_reg[11][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[11].storage_reg[11][3]_srl4_n_0\,
      Q => storage_out_0(11),
      R => '0'
    );
\genblk2[4].shift_r[12].storage_reg[12][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(12),
      Q => \genblk2[4].shift_r[12].storage_reg[12][3]_srl4_n_0\
    );
\genblk2[4].shift_r[12].storage_reg[12][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[12].storage_reg[12][3]_srl4_n_0\,
      Q => storage_out_0(12),
      R => '0'
    );
\genblk2[4].shift_r[13].storage_reg[13][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(13),
      Q => \genblk2[4].shift_r[13].storage_reg[13][3]_srl4_n_0\
    );
\genblk2[4].shift_r[13].storage_reg[13][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[13].storage_reg[13][3]_srl4_n_0\,
      Q => storage_out_0(13),
      R => '0'
    );
\genblk2[4].shift_r[14].storage_reg[14][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(14),
      Q => \genblk2[4].shift_r[14].storage_reg[14][3]_srl4_n_0\
    );
\genblk2[4].shift_r[14].storage_reg[14][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[14].storage_reg[14][3]_srl4_n_0\,
      Q => storage_out_0(14),
      R => '0'
    );
\genblk2[4].shift_r[15].storage_reg[15][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(15),
      Q => \genblk2[4].shift_r[15].storage_reg[15][3]_srl4_n_0\
    );
\genblk2[4].shift_r[15].storage_reg[15][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[15].storage_reg[15][3]_srl4_n_0\,
      Q => storage_out_0(15),
      R => '0'
    );
\genblk2[4].shift_r[16].storage_reg[16][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(16),
      Q => \genblk2[4].shift_r[16].storage_reg[16][3]_srl4_n_0\
    );
\genblk2[4].shift_r[16].storage_reg[16][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[16].storage_reg[16][3]_srl4_n_0\,
      Q => storage_out_0(16),
      R => '0'
    );
\genblk2[4].shift_r[17].storage_reg[17][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(17),
      Q => \genblk2[4].shift_r[17].storage_reg[17][3]_srl4_n_0\
    );
\genblk2[4].shift_r[17].storage_reg[17][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[17].storage_reg[17][3]_srl4_n_0\,
      Q => storage_out_0(17),
      R => '0'
    );
\genblk2[4].shift_r[18].storage_reg[18][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(18),
      Q => \genblk2[4].shift_r[18].storage_reg[18][3]_srl4_n_0\
    );
\genblk2[4].shift_r[18].storage_reg[18][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[18].storage_reg[18][3]_srl4_n_0\,
      Q => storage_out_0(18),
      R => '0'
    );
\genblk2[4].shift_r[19].storage_reg[19][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(19),
      Q => \genblk2[4].shift_r[19].storage_reg[19][3]_srl4_n_0\
    );
\genblk2[4].shift_r[19].storage_reg[19][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[19].storage_reg[19][3]_srl4_n_0\,
      Q => storage_out_0(19),
      R => '0'
    );
\genblk2[4].shift_r[1].storage_reg[1][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(1),
      Q => \genblk2[4].shift_r[1].storage_reg[1][3]_srl4_n_0\
    );
\genblk2[4].shift_r[1].storage_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[1].storage_reg[1][3]_srl4_n_0\,
      Q => storage_out_0(1),
      R => '0'
    );
\genblk2[4].shift_r[20].storage_reg[20][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(20),
      Q => \genblk2[4].shift_r[20].storage_reg[20][3]_srl4_n_0\
    );
\genblk2[4].shift_r[20].storage_reg[20][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[20].storage_reg[20][3]_srl4_n_0\,
      Q => storage_out_0(20),
      R => '0'
    );
\genblk2[4].shift_r[21].storage_reg[21][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(21),
      Q => \genblk2[4].shift_r[21].storage_reg[21][3]_srl4_n_0\
    );
\genblk2[4].shift_r[21].storage_reg[21][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[21].storage_reg[21][3]_srl4_n_0\,
      Q => storage_out_0(21),
      R => '0'
    );
\genblk2[4].shift_r[22].storage_reg[22][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(22),
      Q => \genblk2[4].shift_r[22].storage_reg[22][3]_srl4_n_0\
    );
\genblk2[4].shift_r[22].storage_reg[22][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[22].storage_reg[22][3]_srl4_n_0\,
      Q => storage_out_0(22),
      R => '0'
    );
\genblk2[4].shift_r[23].storage_reg[23][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(23),
      Q => \genblk2[4].shift_r[23].storage_reg[23][3]_srl4_n_0\
    );
\genblk2[4].shift_r[23].storage_reg[23][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[23].storage_reg[23][3]_srl4_n_0\,
      Q => storage_out_0(23),
      R => '0'
    );
\genblk2[4].shift_r[24].storage_reg[24][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(24),
      Q => \genblk2[4].shift_r[24].storage_reg[24][3]_srl4_n_0\
    );
\genblk2[4].shift_r[24].storage_reg[24][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[24].storage_reg[24][3]_srl4_n_0\,
      Q => storage_out_0(24),
      R => '0'
    );
\genblk2[4].shift_r[25].storage_reg[25][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(25),
      Q => \genblk2[4].shift_r[25].storage_reg[25][3]_srl4_n_0\
    );
\genblk2[4].shift_r[25].storage_reg[25][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[25].storage_reg[25][3]_srl4_n_0\,
      Q => storage_out_0(25),
      R => '0'
    );
\genblk2[4].shift_r[2].storage_reg[2][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(2),
      Q => \genblk2[4].shift_r[2].storage_reg[2][3]_srl4_n_0\
    );
\genblk2[4].shift_r[2].storage_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[2].storage_reg[2][3]_srl4_n_0\,
      Q => storage_out_0(2),
      R => '0'
    );
\genblk2[4].shift_r[3].storage_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(3),
      Q => \genblk2[4].shift_r[3].storage_reg[3][3]_srl4_n_0\
    );
\genblk2[4].shift_r[3].storage_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[3].storage_reg[3][3]_srl4_n_0\,
      Q => storage_out_0(3),
      R => '0'
    );
\genblk2[4].shift_r[4].storage_reg[4][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(4),
      Q => \genblk2[4].shift_r[4].storage_reg[4][3]_srl4_n_0\
    );
\genblk2[4].shift_r[4].storage_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[4].storage_reg[4][3]_srl4_n_0\,
      Q => storage_out_0(4),
      R => '0'
    );
\genblk2[4].shift_r[5].storage_reg[5][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(5),
      Q => \genblk2[4].shift_r[5].storage_reg[5][3]_srl4_n_0\
    );
\genblk2[4].shift_r[5].storage_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[5].storage_reg[5][3]_srl4_n_0\,
      Q => storage_out_0(5),
      R => '0'
    );
\genblk2[4].shift_r[6].storage_reg[6][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(6),
      Q => \genblk2[4].shift_r[6].storage_reg[6][3]_srl4_n_0\
    );
\genblk2[4].shift_r[6].storage_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[6].storage_reg[6][3]_srl4_n_0\,
      Q => storage_out_0(6),
      R => '0'
    );
\genblk2[4].shift_r[7].storage_reg[7][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(7),
      Q => \genblk2[4].shift_r[7].storage_reg[7][3]_srl4_n_0\
    );
\genblk2[4].shift_r[7].storage_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[7].storage_reg[7][3]_srl4_n_0\,
      Q => storage_out_0(7),
      R => '0'
    );
\genblk2[4].shift_r[8].storage_reg[8][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(8),
      Q => \genblk2[4].shift_r[8].storage_reg[8][3]_srl4_n_0\
    );
\genblk2[4].shift_r[8].storage_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[8].storage_reg[8][3]_srl4_n_0\,
      Q => storage_out_0(8),
      R => '0'
    );
\genblk2[4].shift_r[9].storage_reg[9][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \genblk2[4].state_reg0\,
      CLK => adc_clk,
      D => \genblk2[0].shift_r[104].storage_reg[104][4]_0\(9),
      Q => \genblk2[4].shift_r[9].storage_reg[9][3]_srl4_n_0\
    );
\genblk2[4].shift_r[9].storage_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \genblk2[4].shift_r[9].storage_reg[9][3]_srl4_n_0\,
      Q => storage_out_0(9),
      R => '0'
    );
\genblk2[4].state[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => active_reg_n_0,
      I1 => ce_comb,
      I2 => Q(0),
      O => \genblk2[4].state_reg0\
    );
\genblk2[4].state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => diff_carry_n_7,
      Q => \^data_stage[11]_6\(0),
      R => '0'
    );
\genblk2[4].state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__1_n_5\,
      Q => \^data_stage[11]_6\(10),
      R => '0'
    );
\genblk2[4].state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__1_n_4\,
      Q => \^data_stage[11]_6\(11),
      R => '0'
    );
\genblk2[4].state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__2_n_7\,
      Q => \^data_stage[11]_6\(12),
      R => '0'
    );
\genblk2[4].state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__2_n_6\,
      Q => \^data_stage[11]_6\(13),
      R => '0'
    );
\genblk2[4].state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__2_n_5\,
      Q => \^data_stage[11]_6\(14),
      R => '0'
    );
\genblk2[4].state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__2_n_4\,
      Q => \^data_stage[11]_6\(15),
      R => '0'
    );
\genblk2[4].state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__3_n_7\,
      Q => \^data_stage[11]_6\(16),
      R => '0'
    );
\genblk2[4].state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__3_n_6\,
      Q => \^data_stage[11]_6\(17),
      R => '0'
    );
\genblk2[4].state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__3_n_5\,
      Q => \^data_stage[11]_6\(18),
      R => '0'
    );
\genblk2[4].state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__3_n_4\,
      Q => \^data_stage[11]_6\(19),
      R => '0'
    );
\genblk2[4].state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => diff_carry_n_6,
      Q => \^data_stage[11]_6\(1),
      R => '0'
    );
\genblk2[4].state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__4_n_7\,
      Q => \^data_stage[11]_6\(20),
      R => '0'
    );
\genblk2[4].state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__4_n_6\,
      Q => \^data_stage[11]_6\(21),
      R => '0'
    );
\genblk2[4].state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__4_n_5\,
      Q => \^data_stage[11]_6\(22),
      R => '0'
    );
\genblk2[4].state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__4_n_4\,
      Q => \^data_stage[11]_6\(23),
      R => '0'
    );
\genblk2[4].state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__5_n_7\,
      Q => \^data_stage[11]_6\(24),
      R => '0'
    );
\genblk2[4].state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__5_n_6\,
      Q => \^data_stage[11]_6\(25),
      R => '0'
    );
\genblk2[4].state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => diff_carry_n_5,
      Q => \^data_stage[11]_6\(2),
      R => '0'
    );
\genblk2[4].state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => diff_carry_n_4,
      Q => \^data_stage[11]_6\(3),
      R => '0'
    );
\genblk2[4].state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__0_n_7\,
      Q => \^data_stage[11]_6\(4),
      R => '0'
    );
\genblk2[4].state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__0_n_6\,
      Q => \^data_stage[11]_6\(5),
      R => '0'
    );
\genblk2[4].state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__0_n_5\,
      Q => \^data_stage[11]_6\(6),
      R => '0'
    );
\genblk2[4].state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__0_n_4\,
      Q => \^data_stage[11]_6\(7),
      R => '0'
    );
\genblk2[4].state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__1_n_7\,
      Q => \^data_stage[11]_6\(8),
      R => '0'
    );
\genblk2[4].state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__1_n_6\,
      Q => \^data_stage[11]_6\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_adc_decimate_0_cic_comb__parameterized0\ is
  port (
    storage_out : out STD_LOGIC_VECTOR ( 105 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \data_stage[11]_13\ : in STD_LOGIC_VECTOR ( 105 downto 0 );
    adc_clk : in STD_LOGIC;
    \diff_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \diff_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \diff_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \diff_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[15]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[15]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[25]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[25]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[35]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[35]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[35]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[39]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[43]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[45]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[45]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[55]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[55]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[55]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[59]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[63]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[65]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[65]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[75]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[75]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[75]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[79]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[83]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[85]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[85]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[95]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[95]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[95]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[95]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[99]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[99]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[103]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[103]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[105]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[0].shift_r[104].storage_reg[104][0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ce_comb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_adc_decimate_0_cic_comb__parameterized0\ : entity is "cic_comb";
end \system_axi_adc_decimate_0_cic_comb__parameterized0\;

architecture STRUCTURE of \system_axi_adc_decimate_0_cic_comb__parameterized0\ is
  signal data0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \data_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \diff_carry__0_n_0\ : STD_LOGIC;
  signal \diff_carry__0_n_1\ : STD_LOGIC;
  signal \diff_carry__0_n_2\ : STD_LOGIC;
  signal \diff_carry__0_n_3\ : STD_LOGIC;
  signal \diff_carry__10_n_0\ : STD_LOGIC;
  signal \diff_carry__10_n_1\ : STD_LOGIC;
  signal \diff_carry__10_n_2\ : STD_LOGIC;
  signal \diff_carry__10_n_3\ : STD_LOGIC;
  signal \diff_carry__10_n_6\ : STD_LOGIC;
  signal \diff_carry__10_n_7\ : STD_LOGIC;
  signal \diff_carry__11_n_0\ : STD_LOGIC;
  signal \diff_carry__11_n_1\ : STD_LOGIC;
  signal \diff_carry__11_n_2\ : STD_LOGIC;
  signal \diff_carry__11_n_3\ : STD_LOGIC;
  signal \diff_carry__12_n_0\ : STD_LOGIC;
  signal \diff_carry__12_n_1\ : STD_LOGIC;
  signal \diff_carry__12_n_2\ : STD_LOGIC;
  signal \diff_carry__12_n_3\ : STD_LOGIC;
  signal \diff_carry__12_n_4\ : STD_LOGIC;
  signal \diff_carry__12_n_5\ : STD_LOGIC;
  signal \diff_carry__13_n_0\ : STD_LOGIC;
  signal \diff_carry__13_n_1\ : STD_LOGIC;
  signal \diff_carry__13_n_2\ : STD_LOGIC;
  signal \diff_carry__13_n_3\ : STD_LOGIC;
  signal \diff_carry__13_n_4\ : STD_LOGIC;
  signal \diff_carry__13_n_5\ : STD_LOGIC;
  signal \diff_carry__13_n_6\ : STD_LOGIC;
  signal \diff_carry__13_n_7\ : STD_LOGIC;
  signal \diff_carry__14_n_0\ : STD_LOGIC;
  signal \diff_carry__14_n_1\ : STD_LOGIC;
  signal \diff_carry__14_n_2\ : STD_LOGIC;
  signal \diff_carry__14_n_3\ : STD_LOGIC;
  signal \diff_carry__14_n_4\ : STD_LOGIC;
  signal \diff_carry__14_n_5\ : STD_LOGIC;
  signal \diff_carry__14_n_6\ : STD_LOGIC;
  signal \diff_carry__14_n_7\ : STD_LOGIC;
  signal \diff_carry__15_n_0\ : STD_LOGIC;
  signal \diff_carry__15_n_1\ : STD_LOGIC;
  signal \diff_carry__15_n_2\ : STD_LOGIC;
  signal \diff_carry__15_n_3\ : STD_LOGIC;
  signal \diff_carry__15_n_6\ : STD_LOGIC;
  signal \diff_carry__15_n_7\ : STD_LOGIC;
  signal \diff_carry__16_n_0\ : STD_LOGIC;
  signal \diff_carry__16_n_1\ : STD_LOGIC;
  signal \diff_carry__16_n_2\ : STD_LOGIC;
  signal \diff_carry__16_n_3\ : STD_LOGIC;
  signal \diff_carry__17_n_0\ : STD_LOGIC;
  signal \diff_carry__17_n_1\ : STD_LOGIC;
  signal \diff_carry__17_n_2\ : STD_LOGIC;
  signal \diff_carry__17_n_3\ : STD_LOGIC;
  signal \diff_carry__17_n_4\ : STD_LOGIC;
  signal \diff_carry__17_n_5\ : STD_LOGIC;
  signal \diff_carry__18_n_0\ : STD_LOGIC;
  signal \diff_carry__18_n_1\ : STD_LOGIC;
  signal \diff_carry__18_n_2\ : STD_LOGIC;
  signal \diff_carry__18_n_3\ : STD_LOGIC;
  signal \diff_carry__18_n_4\ : STD_LOGIC;
  signal \diff_carry__18_n_5\ : STD_LOGIC;
  signal \diff_carry__18_n_6\ : STD_LOGIC;
  signal \diff_carry__18_n_7\ : STD_LOGIC;
  signal \diff_carry__19_n_0\ : STD_LOGIC;
  signal \diff_carry__19_n_1\ : STD_LOGIC;
  signal \diff_carry__19_n_2\ : STD_LOGIC;
  signal \diff_carry__19_n_3\ : STD_LOGIC;
  signal \diff_carry__19_n_4\ : STD_LOGIC;
  signal \diff_carry__19_n_5\ : STD_LOGIC;
  signal \diff_carry__19_n_6\ : STD_LOGIC;
  signal \diff_carry__19_n_7\ : STD_LOGIC;
  signal \diff_carry__1_n_0\ : STD_LOGIC;
  signal \diff_carry__1_n_1\ : STD_LOGIC;
  signal \diff_carry__1_n_2\ : STD_LOGIC;
  signal \diff_carry__1_n_3\ : STD_LOGIC;
  signal \diff_carry__20_n_0\ : STD_LOGIC;
  signal \diff_carry__20_n_1\ : STD_LOGIC;
  signal \diff_carry__20_n_2\ : STD_LOGIC;
  signal \diff_carry__20_n_3\ : STD_LOGIC;
  signal \diff_carry__20_n_6\ : STD_LOGIC;
  signal \diff_carry__20_n_7\ : STD_LOGIC;
  signal \diff_carry__21_n_0\ : STD_LOGIC;
  signal \diff_carry__21_n_1\ : STD_LOGIC;
  signal \diff_carry__21_n_2\ : STD_LOGIC;
  signal \diff_carry__21_n_3\ : STD_LOGIC;
  signal \diff_carry__22_n_0\ : STD_LOGIC;
  signal \diff_carry__22_n_1\ : STD_LOGIC;
  signal \diff_carry__22_n_2\ : STD_LOGIC;
  signal \diff_carry__22_n_3\ : STD_LOGIC;
  signal \diff_carry__22_n_4\ : STD_LOGIC;
  signal \diff_carry__22_n_5\ : STD_LOGIC;
  signal \diff_carry__23_n_0\ : STD_LOGIC;
  signal \diff_carry__23_n_1\ : STD_LOGIC;
  signal \diff_carry__23_n_2\ : STD_LOGIC;
  signal \diff_carry__23_n_3\ : STD_LOGIC;
  signal \diff_carry__23_n_4\ : STD_LOGIC;
  signal \diff_carry__23_n_5\ : STD_LOGIC;
  signal \diff_carry__23_n_6\ : STD_LOGIC;
  signal \diff_carry__23_n_7\ : STD_LOGIC;
  signal \diff_carry__24_n_0\ : STD_LOGIC;
  signal \diff_carry__24_n_1\ : STD_LOGIC;
  signal \diff_carry__24_n_2\ : STD_LOGIC;
  signal \diff_carry__24_n_3\ : STD_LOGIC;
  signal \diff_carry__24_n_4\ : STD_LOGIC;
  signal \diff_carry__24_n_5\ : STD_LOGIC;
  signal \diff_carry__24_n_6\ : STD_LOGIC;
  signal \diff_carry__24_n_7\ : STD_LOGIC;
  signal \diff_carry__25_n_3\ : STD_LOGIC;
  signal \diff_carry__25_n_6\ : STD_LOGIC;
  signal \diff_carry__25_n_7\ : STD_LOGIC;
  signal \diff_carry__2_n_0\ : STD_LOGIC;
  signal \diff_carry__2_n_1\ : STD_LOGIC;
  signal \diff_carry__2_n_2\ : STD_LOGIC;
  signal \diff_carry__2_n_3\ : STD_LOGIC;
  signal \diff_carry__2_n_4\ : STD_LOGIC;
  signal \diff_carry__2_n_5\ : STD_LOGIC;
  signal \diff_carry__3_n_0\ : STD_LOGIC;
  signal \diff_carry__3_n_1\ : STD_LOGIC;
  signal \diff_carry__3_n_2\ : STD_LOGIC;
  signal \diff_carry__3_n_3\ : STD_LOGIC;
  signal \diff_carry__3_n_4\ : STD_LOGIC;
  signal \diff_carry__3_n_5\ : STD_LOGIC;
  signal \diff_carry__3_n_6\ : STD_LOGIC;
  signal \diff_carry__3_n_7\ : STD_LOGIC;
  signal \diff_carry__4_n_0\ : STD_LOGIC;
  signal \diff_carry__4_n_1\ : STD_LOGIC;
  signal \diff_carry__4_n_2\ : STD_LOGIC;
  signal \diff_carry__4_n_3\ : STD_LOGIC;
  signal \diff_carry__4_n_4\ : STD_LOGIC;
  signal \diff_carry__4_n_5\ : STD_LOGIC;
  signal \diff_carry__4_n_6\ : STD_LOGIC;
  signal \diff_carry__4_n_7\ : STD_LOGIC;
  signal \diff_carry__5_n_0\ : STD_LOGIC;
  signal \diff_carry__5_n_1\ : STD_LOGIC;
  signal \diff_carry__5_n_2\ : STD_LOGIC;
  signal \diff_carry__5_n_3\ : STD_LOGIC;
  signal \diff_carry__5_n_6\ : STD_LOGIC;
  signal \diff_carry__5_n_7\ : STD_LOGIC;
  signal \diff_carry__6_n_0\ : STD_LOGIC;
  signal \diff_carry__6_n_1\ : STD_LOGIC;
  signal \diff_carry__6_n_2\ : STD_LOGIC;
  signal \diff_carry__6_n_3\ : STD_LOGIC;
  signal \diff_carry__7_n_0\ : STD_LOGIC;
  signal \diff_carry__7_n_1\ : STD_LOGIC;
  signal \diff_carry__7_n_2\ : STD_LOGIC;
  signal \diff_carry__7_n_3\ : STD_LOGIC;
  signal \diff_carry__7_n_4\ : STD_LOGIC;
  signal \diff_carry__7_n_5\ : STD_LOGIC;
  signal \diff_carry__8_n_0\ : STD_LOGIC;
  signal \diff_carry__8_n_1\ : STD_LOGIC;
  signal \diff_carry__8_n_2\ : STD_LOGIC;
  signal \diff_carry__8_n_3\ : STD_LOGIC;
  signal \diff_carry__8_n_4\ : STD_LOGIC;
  signal \diff_carry__8_n_5\ : STD_LOGIC;
  signal \diff_carry__8_n_6\ : STD_LOGIC;
  signal \diff_carry__8_n_7\ : STD_LOGIC;
  signal \diff_carry__9_n_0\ : STD_LOGIC;
  signal \diff_carry__9_n_1\ : STD_LOGIC;
  signal \diff_carry__9_n_2\ : STD_LOGIC;
  signal \diff_carry__9_n_3\ : STD_LOGIC;
  signal \diff_carry__9_n_4\ : STD_LOGIC;
  signal \diff_carry__9_n_5\ : STD_LOGIC;
  signal \diff_carry__9_n_6\ : STD_LOGIC;
  signal \diff_carry__9_n_7\ : STD_LOGIC;
  signal diff_carry_n_0 : STD_LOGIC;
  signal diff_carry_n_1 : STD_LOGIC;
  signal diff_carry_n_2 : STD_LOGIC;
  signal diff_carry_n_3 : STD_LOGIC;
  signal \genblk2[0].state_reg0\ : STD_LOGIC;
  signal \genblk2[1].state_reg0\ : STD_LOGIC;
  signal \genblk2[2].state_reg0\ : STD_LOGIC;
  signal \genblk2[3].state_reg0\ : STD_LOGIC;
  signal \genblk2[4].state_reg0\ : STD_LOGIC;
  signal NLW_diff_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_diff_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_diff_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_diff_carry__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_diff_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_diff_carry__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_diff_carry__15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_diff_carry__16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_diff_carry__17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_diff_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_diff_carry__20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_diff_carry__21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_diff_carry__22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_diff_carry__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_diff_carry__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_diff_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_diff_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_diff_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of diff_carry : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__15\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__16\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__17\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__18\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__19\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__20\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__21\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__22\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__23\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__24\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__25\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__9\ : label is 35;
begin
\data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[0]_i_2_n_0\,
      I1 => data3(0),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => data4(0),
      O => D(0)
    );
\data_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(0),
      I1 => data1(0),
      I2 => data2(0),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \data_out[0]_i_2_n_0\
    );
\data_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[10]_i_2_n_0\,
      I1 => data3(10),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => data4(10),
      O => D(10)
    );
\data_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(10),
      I1 => data1(10),
      I2 => data2(10),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \data_out[10]_i_2_n_0\
    );
\data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[11]_i_2_n_0\,
      I1 => data3(11),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => data4(11),
      O => D(11)
    );
\data_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(11),
      I1 => data1(11),
      I2 => data2(11),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \data_out[11]_i_2_n_0\
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[1]_i_2_n_0\,
      I1 => data3(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => data4(1),
      O => D(1)
    );
\data_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(1),
      I1 => data1(1),
      I2 => data2(1),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \data_out[1]_i_2_n_0\
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[2]_i_2_n_0\,
      I1 => data3(2),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => data4(2),
      O => D(2)
    );
\data_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(2),
      I1 => data1(2),
      I2 => data2(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \data_out[2]_i_2_n_0\
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[3]_i_2_n_0\,
      I1 => data3(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => data4(3),
      O => D(3)
    );
\data_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(3),
      I1 => data1(3),
      I2 => data2(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \data_out[3]_i_2_n_0\
    );
\data_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[4]_i_2_n_0\,
      I1 => data3(4),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => data4(4),
      O => D(4)
    );
\data_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(4),
      I1 => data1(4),
      I2 => data2(4),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \data_out[4]_i_2_n_0\
    );
\data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[5]_i_2_n_0\,
      I1 => data3(5),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => data4(5),
      O => D(5)
    );
\data_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(5),
      I1 => data1(5),
      I2 => data2(5),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \data_out[5]_i_2_n_0\
    );
\data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[6]_i_2_n_0\,
      I1 => data3(6),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => data4(6),
      O => D(6)
    );
\data_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(6),
      I1 => data1(6),
      I2 => data2(6),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \data_out[6]_i_2_n_0\
    );
\data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[7]_i_2_n_0\,
      I1 => data3(7),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => data4(7),
      O => D(7)
    );
\data_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(7),
      I1 => data1(7),
      I2 => data2(7),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \data_out[7]_i_2_n_0\
    );
\data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[8]_i_2_n_0\,
      I1 => data3(8),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => data4(8),
      O => D(8)
    );
\data_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(8),
      I1 => data1(8),
      I2 => data2(8),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \data_out[8]_i_2_n_0\
    );
\data_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[9]_i_2_n_0\,
      I1 => data3(9),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => data4(9),
      O => D(9)
    );
\data_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(9),
      I1 => data1(9),
      I2 => data2(9),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \data_out[9]_i_2_n_0\
    );
diff_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => diff_carry_n_0,
      CO(2) => diff_carry_n_1,
      CO(1) => diff_carry_n_2,
      CO(0) => diff_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \diff_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_diff_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \diff_carry__0_1\(3 downto 0)
    );
\diff_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => diff_carry_n_0,
      CO(3) => \diff_carry__0_n_0\,
      CO(2) => \diff_carry__0_n_1\,
      CO(1) => \diff_carry__0_n_2\,
      CO(0) => \diff_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \diff_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_diff_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \diff_carry__1_1\(3 downto 0)
    );
\diff_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__0_n_0\,
      CO(3) => \diff_carry__1_n_0\,
      CO(2) => \diff_carry__1_n_1\,
      CO(1) => \diff_carry__1_n_2\,
      CO(0) => \diff_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[15]_0\(3 downto 0),
      O(3 downto 0) => \NLW_diff_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \genblk2[4].state_reg[15]_1\(3 downto 0)
    );
\diff_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__9_n_0\,
      CO(3) => \diff_carry__10_n_0\,
      CO(2) => \diff_carry__10_n_1\,
      CO(1) => \diff_carry__10_n_2\,
      CO(0) => \diff_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[45]_0\(3 downto 0),
      O(3 downto 2) => \NLW_diff_carry__10_O_UNCONNECTED\(3 downto 2),
      O(1) => \diff_carry__10_n_6\,
      O(0) => \diff_carry__10_n_7\,
      S(3 downto 0) => \genblk2[3].state_reg[45]_1\(3 downto 0)
    );
\diff_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__10_n_0\,
      CO(3) => \diff_carry__11_n_0\,
      CO(2) => \diff_carry__11_n_1\,
      CO(1) => \diff_carry__11_n_2\,
      CO(0) => \diff_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[55]_0\(3 downto 0),
      O(3 downto 0) => \NLW_diff_carry__11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \genblk2[2].state_reg[55]_1\(3 downto 0)
    );
\diff_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__11_n_0\,
      CO(3) => \diff_carry__12_n_0\,
      CO(2) => \diff_carry__12_n_1\,
      CO(1) => \diff_carry__12_n_2\,
      CO(0) => \diff_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[55]_2\(3 downto 0),
      O(3) => \diff_carry__12_n_4\,
      O(2) => \diff_carry__12_n_5\,
      O(1 downto 0) => \NLW_diff_carry__12_O_UNCONNECTED\(1 downto 0),
      S(3 downto 0) => \genblk2[2].state_reg[55]_3\(3 downto 0)
    );
\diff_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__12_n_0\,
      CO(3) => \diff_carry__13_n_0\,
      CO(2) => \diff_carry__13_n_1\,
      CO(1) => \diff_carry__13_n_2\,
      CO(0) => \diff_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[59]_0\(3 downto 0),
      O(3) => \diff_carry__13_n_4\,
      O(2) => \diff_carry__13_n_5\,
      O(1) => \diff_carry__13_n_6\,
      O(0) => \diff_carry__13_n_7\,
      S(3 downto 0) => \genblk2[2].state_reg[59]_1\(3 downto 0)
    );
\diff_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__13_n_0\,
      CO(3) => \diff_carry__14_n_0\,
      CO(2) => \diff_carry__14_n_1\,
      CO(1) => \diff_carry__14_n_2\,
      CO(0) => \diff_carry__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[63]_0\(3 downto 0),
      O(3) => \diff_carry__14_n_4\,
      O(2) => \diff_carry__14_n_5\,
      O(1) => \diff_carry__14_n_6\,
      O(0) => \diff_carry__14_n_7\,
      S(3 downto 0) => \genblk2[2].state_reg[63]_1\(3 downto 0)
    );
\diff_carry__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__14_n_0\,
      CO(3) => \diff_carry__15_n_0\,
      CO(2) => \diff_carry__15_n_1\,
      CO(1) => \diff_carry__15_n_2\,
      CO(0) => \diff_carry__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[65]_0\(3 downto 0),
      O(3 downto 2) => \NLW_diff_carry__15_O_UNCONNECTED\(3 downto 2),
      O(1) => \diff_carry__15_n_6\,
      O(0) => \diff_carry__15_n_7\,
      S(3 downto 0) => \genblk2[2].state_reg[65]_1\(3 downto 0)
    );
\diff_carry__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__15_n_0\,
      CO(3) => \diff_carry__16_n_0\,
      CO(2) => \diff_carry__16_n_1\,
      CO(1) => \diff_carry__16_n_2\,
      CO(0) => \diff_carry__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[75]_0\(3 downto 0),
      O(3 downto 0) => \NLW_diff_carry__16_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \genblk2[1].state_reg[75]_1\(3 downto 0)
    );
\diff_carry__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__16_n_0\,
      CO(3) => \diff_carry__17_n_0\,
      CO(2) => \diff_carry__17_n_1\,
      CO(1) => \diff_carry__17_n_2\,
      CO(0) => \diff_carry__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[75]_2\(3 downto 0),
      O(3) => \diff_carry__17_n_4\,
      O(2) => \diff_carry__17_n_5\,
      O(1 downto 0) => \NLW_diff_carry__17_O_UNCONNECTED\(1 downto 0),
      S(3 downto 0) => \genblk2[1].state_reg[75]_3\(3 downto 0)
    );
\diff_carry__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__17_n_0\,
      CO(3) => \diff_carry__18_n_0\,
      CO(2) => \diff_carry__18_n_1\,
      CO(1) => \diff_carry__18_n_2\,
      CO(0) => \diff_carry__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[79]_0\(3 downto 0),
      O(3) => \diff_carry__18_n_4\,
      O(2) => \diff_carry__18_n_5\,
      O(1) => \diff_carry__18_n_6\,
      O(0) => \diff_carry__18_n_7\,
      S(3 downto 0) => \genblk2[1].state_reg[79]_1\(3 downto 0)
    );
\diff_carry__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__18_n_0\,
      CO(3) => \diff_carry__19_n_0\,
      CO(2) => \diff_carry__19_n_1\,
      CO(1) => \diff_carry__19_n_2\,
      CO(0) => \diff_carry__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[83]_0\(3 downto 0),
      O(3) => \diff_carry__19_n_4\,
      O(2) => \diff_carry__19_n_5\,
      O(1) => \diff_carry__19_n_6\,
      O(0) => \diff_carry__19_n_7\,
      S(3 downto 0) => \genblk2[1].state_reg[83]_1\(3 downto 0)
    );
\diff_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__1_n_0\,
      CO(3) => \diff_carry__2_n_0\,
      CO(2) => \diff_carry__2_n_1\,
      CO(1) => \diff_carry__2_n_2\,
      CO(0) => \diff_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[15]_2\(3 downto 0),
      O(3) => \diff_carry__2_n_4\,
      O(2) => \diff_carry__2_n_5\,
      O(1 downto 0) => \NLW_diff_carry__2_O_UNCONNECTED\(1 downto 0),
      S(3 downto 0) => \genblk2[4].state_reg[15]_3\(3 downto 0)
    );
\diff_carry__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__19_n_0\,
      CO(3) => \diff_carry__20_n_0\,
      CO(2) => \diff_carry__20_n_1\,
      CO(1) => \diff_carry__20_n_2\,
      CO(0) => \diff_carry__20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[85]_0\(3 downto 0),
      O(3 downto 2) => \NLW_diff_carry__20_O_UNCONNECTED\(3 downto 2),
      O(1) => \diff_carry__20_n_6\,
      O(0) => \diff_carry__20_n_7\,
      S(3 downto 0) => \genblk2[1].state_reg[85]_1\(3 downto 0)
    );
\diff_carry__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__20_n_0\,
      CO(3) => \diff_carry__21_n_0\,
      CO(2) => \diff_carry__21_n_1\,
      CO(1) => \diff_carry__21_n_2\,
      CO(0) => \diff_carry__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[0].state_reg[95]_0\(3 downto 0),
      O(3 downto 0) => \NLW_diff_carry__21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \genblk2[0].state_reg[95]_1\(3 downto 0)
    );
\diff_carry__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__21_n_0\,
      CO(3) => \diff_carry__22_n_0\,
      CO(2) => \diff_carry__22_n_1\,
      CO(1) => \diff_carry__22_n_2\,
      CO(0) => \diff_carry__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[0].state_reg[95]_2\(3 downto 0),
      O(3) => \diff_carry__22_n_4\,
      O(2) => \diff_carry__22_n_5\,
      O(1 downto 0) => \NLW_diff_carry__22_O_UNCONNECTED\(1 downto 0),
      S(3 downto 0) => \genblk2[0].state_reg[95]_3\(3 downto 0)
    );
\diff_carry__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__22_n_0\,
      CO(3) => \diff_carry__23_n_0\,
      CO(2) => \diff_carry__23_n_1\,
      CO(1) => \diff_carry__23_n_2\,
      CO(0) => \diff_carry__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[0].state_reg[99]_0\(3 downto 0),
      O(3) => \diff_carry__23_n_4\,
      O(2) => \diff_carry__23_n_5\,
      O(1) => \diff_carry__23_n_6\,
      O(0) => \diff_carry__23_n_7\,
      S(3 downto 0) => \genblk2[0].state_reg[99]_1\(3 downto 0)
    );
\diff_carry__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__23_n_0\,
      CO(3) => \diff_carry__24_n_0\,
      CO(2) => \diff_carry__24_n_1\,
      CO(1) => \diff_carry__24_n_2\,
      CO(0) => \diff_carry__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[0].state_reg[103]_0\(3 downto 0),
      O(3) => \diff_carry__24_n_4\,
      O(2) => \diff_carry__24_n_5\,
      O(1) => \diff_carry__24_n_6\,
      O(0) => \diff_carry__24_n_7\,
      S(3 downto 0) => \genblk2[0].state_reg[103]_1\(3 downto 0)
    );
\diff_carry__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__24_n_0\,
      CO(3 downto 1) => \NLW_diff_carry__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \diff_carry__25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \genblk2[0].state_reg[105]_0\(0),
      O(3 downto 2) => \NLW_diff_carry__25_O_UNCONNECTED\(3 downto 2),
      O(1) => \diff_carry__25_n_6\,
      O(0) => \diff_carry__25_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => S(1 downto 0)
    );
\diff_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__2_n_0\,
      CO(3) => \diff_carry__3_n_0\,
      CO(2) => \diff_carry__3_n_1\,
      CO(1) => \diff_carry__3_n_2\,
      CO(0) => \diff_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[19]_0\(3 downto 0),
      O(3) => \diff_carry__3_n_4\,
      O(2) => \diff_carry__3_n_5\,
      O(1) => \diff_carry__3_n_6\,
      O(0) => \diff_carry__3_n_7\,
      S(3 downto 0) => \genblk2[4].state_reg[19]_1\(3 downto 0)
    );
\diff_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__3_n_0\,
      CO(3) => \diff_carry__4_n_0\,
      CO(2) => \diff_carry__4_n_1\,
      CO(1) => \diff_carry__4_n_2\,
      CO(0) => \diff_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[23]_0\(3 downto 0),
      O(3) => \diff_carry__4_n_4\,
      O(2) => \diff_carry__4_n_5\,
      O(1) => \diff_carry__4_n_6\,
      O(0) => \diff_carry__4_n_7\,
      S(3 downto 0) => \genblk2[4].state_reg[23]_1\(3 downto 0)
    );
\diff_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__4_n_0\,
      CO(3) => \diff_carry__5_n_0\,
      CO(2) => \diff_carry__5_n_1\,
      CO(1) => \diff_carry__5_n_2\,
      CO(0) => \diff_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[25]_0\(3 downto 0),
      O(3 downto 2) => \NLW_diff_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => \diff_carry__5_n_6\,
      O(0) => \diff_carry__5_n_7\,
      S(3 downto 0) => \genblk2[4].state_reg[25]_1\(3 downto 0)
    );
\diff_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__5_n_0\,
      CO(3) => \diff_carry__6_n_0\,
      CO(2) => \diff_carry__6_n_1\,
      CO(1) => \diff_carry__6_n_2\,
      CO(0) => \diff_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[35]_0\(3 downto 0),
      O(3 downto 0) => \NLW_diff_carry__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \genblk2[3].state_reg[35]_1\(3 downto 0)
    );
\diff_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__6_n_0\,
      CO(3) => \diff_carry__7_n_0\,
      CO(2) => \diff_carry__7_n_1\,
      CO(1) => \diff_carry__7_n_2\,
      CO(0) => \diff_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[35]_2\(3 downto 0),
      O(3) => \diff_carry__7_n_4\,
      O(2) => \diff_carry__7_n_5\,
      O(1 downto 0) => \NLW_diff_carry__7_O_UNCONNECTED\(1 downto 0),
      S(3 downto 0) => \genblk2[3].state_reg[35]_3\(3 downto 0)
    );
\diff_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__7_n_0\,
      CO(3) => \diff_carry__8_n_0\,
      CO(2) => \diff_carry__8_n_1\,
      CO(1) => \diff_carry__8_n_2\,
      CO(0) => \diff_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[39]_0\(3 downto 0),
      O(3) => \diff_carry__8_n_4\,
      O(2) => \diff_carry__8_n_5\,
      O(1) => \diff_carry__8_n_6\,
      O(0) => \diff_carry__8_n_7\,
      S(3 downto 0) => \genblk2[3].state_reg[39]_1\(3 downto 0)
    );
\diff_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__8_n_0\,
      CO(3) => \diff_carry__9_n_0\,
      CO(2) => \diff_carry__9_n_1\,
      CO(1) => \diff_carry__9_n_2\,
      CO(0) => \diff_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[43]_0\(3 downto 0),
      O(3) => \diff_carry__9_n_4\,
      O(2) => \diff_carry__9_n_5\,
      O(1) => \diff_carry__9_n_6\,
      O(0) => \diff_carry__9_n_7\,
      S(3 downto 0) => \genblk2[3].state_reg[43]_1\(3 downto 0)
    );
\genblk2[0].shift_r[100].storage_reg[100][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(100),
      Q => storage_out(100),
      R => '0'
    );
\genblk2[0].shift_r[101].storage_reg[101][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(101),
      Q => storage_out(101),
      R => '0'
    );
\genblk2[0].shift_r[102].storage_reg[102][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(102),
      Q => storage_out(102),
      R => '0'
    );
\genblk2[0].shift_r[103].storage_reg[103][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(103),
      Q => storage_out(103),
      R => '0'
    );
\genblk2[0].shift_r[104].storage_reg[104][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(104),
      Q => storage_out(104),
      R => '0'
    );
\genblk2[0].shift_r[105].storage[105][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \genblk2[0].shift_r[104].storage_reg[104][0]_0\(4),
      I1 => ce_comb,
      O => \genblk2[0].state_reg0\
    );
\genblk2[0].shift_r[105].storage_reg[105][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(105),
      Q => storage_out(105),
      R => '0'
    );
\genblk2[0].shift_r[86].storage_reg[86][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(86),
      Q => storage_out(86),
      R => '0'
    );
\genblk2[0].shift_r[87].storage_reg[87][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(87),
      Q => storage_out(87),
      R => '0'
    );
\genblk2[0].shift_r[88].storage_reg[88][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(88),
      Q => storage_out(88),
      R => '0'
    );
\genblk2[0].shift_r[89].storage_reg[89][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(89),
      Q => storage_out(89),
      R => '0'
    );
\genblk2[0].shift_r[90].storage_reg[90][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(90),
      Q => storage_out(90),
      R => '0'
    );
\genblk2[0].shift_r[91].storage_reg[91][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(91),
      Q => storage_out(91),
      R => '0'
    );
\genblk2[0].shift_r[92].storage_reg[92][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(92),
      Q => storage_out(92),
      R => '0'
    );
\genblk2[0].shift_r[93].storage_reg[93][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(93),
      Q => storage_out(93),
      R => '0'
    );
\genblk2[0].shift_r[94].storage_reg[94][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(94),
      Q => storage_out(94),
      R => '0'
    );
\genblk2[0].shift_r[95].storage_reg[95][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(95),
      Q => storage_out(95),
      R => '0'
    );
\genblk2[0].shift_r[96].storage_reg[96][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(96),
      Q => storage_out(96),
      R => '0'
    );
\genblk2[0].shift_r[97].storage_reg[97][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(97),
      Q => storage_out(97),
      R => '0'
    );
\genblk2[0].shift_r[98].storage_reg[98][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(98),
      Q => storage_out(98),
      R => '0'
    );
\genblk2[0].shift_r[99].storage_reg[99][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_13\(99),
      Q => storage_out(99),
      R => '0'
    );
\genblk2[0].state_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__24_n_7\,
      Q => data4(6),
      R => '0'
    );
\genblk2[0].state_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__24_n_6\,
      Q => data4(7),
      R => '0'
    );
\genblk2[0].state_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__24_n_5\,
      Q => data4(8),
      R => '0'
    );
\genblk2[0].state_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__24_n_4\,
      Q => data4(9),
      R => '0'
    );
\genblk2[0].state_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__25_n_7\,
      Q => data4(10),
      R => '0'
    );
\genblk2[0].state_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__25_n_6\,
      Q => data4(11),
      R => '0'
    );
\genblk2[0].state_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__22_n_5\,
      Q => data4(0),
      R => '0'
    );
\genblk2[0].state_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__22_n_4\,
      Q => data4(1),
      R => '0'
    );
\genblk2[0].state_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__23_n_7\,
      Q => data4(2),
      R => '0'
    );
\genblk2[0].state_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__23_n_6\,
      Q => data4(3),
      R => '0'
    );
\genblk2[0].state_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__23_n_5\,
      Q => data4(4),
      R => '0'
    );
\genblk2[0].state_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__23_n_4\,
      Q => data4(5),
      R => '0'
    );
\genblk2[1].shift_r[66].storage_reg[66][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(66),
      Q => storage_out(66),
      R => '0'
    );
\genblk2[1].shift_r[67].storage_reg[67][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(67),
      Q => storage_out(67),
      R => '0'
    );
\genblk2[1].shift_r[68].storage_reg[68][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(68),
      Q => storage_out(68),
      R => '0'
    );
\genblk2[1].shift_r[69].storage_reg[69][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(69),
      Q => storage_out(69),
      R => '0'
    );
\genblk2[1].shift_r[70].storage_reg[70][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(70),
      Q => storage_out(70),
      R => '0'
    );
\genblk2[1].shift_r[71].storage_reg[71][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(71),
      Q => storage_out(71),
      R => '0'
    );
\genblk2[1].shift_r[72].storage_reg[72][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(72),
      Q => storage_out(72),
      R => '0'
    );
\genblk2[1].shift_r[73].storage_reg[73][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(73),
      Q => storage_out(73),
      R => '0'
    );
\genblk2[1].shift_r[74].storage_reg[74][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(74),
      Q => storage_out(74),
      R => '0'
    );
\genblk2[1].shift_r[75].storage_reg[75][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(75),
      Q => storage_out(75),
      R => '0'
    );
\genblk2[1].shift_r[76].storage_reg[76][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(76),
      Q => storage_out(76),
      R => '0'
    );
\genblk2[1].shift_r[77].storage_reg[77][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(77),
      Q => storage_out(77),
      R => '0'
    );
\genblk2[1].shift_r[78].storage_reg[78][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(78),
      Q => storage_out(78),
      R => '0'
    );
\genblk2[1].shift_r[79].storage_reg[79][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(79),
      Q => storage_out(79),
      R => '0'
    );
\genblk2[1].shift_r[80].storage_reg[80][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(80),
      Q => storage_out(80),
      R => '0'
    );
\genblk2[1].shift_r[81].storage_reg[81][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(81),
      Q => storage_out(81),
      R => '0'
    );
\genblk2[1].shift_r[82].storage_reg[82][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(82),
      Q => storage_out(82),
      R => '0'
    );
\genblk2[1].shift_r[83].storage_reg[83][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(83),
      Q => storage_out(83),
      R => '0'
    );
\genblk2[1].shift_r[84].storage_reg[84][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(84),
      Q => storage_out(84),
      R => '0'
    );
\genblk2[1].shift_r[85].storage_reg[85][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_13\(85),
      Q => storage_out(85),
      R => '0'
    );
\genblk2[1].state[85]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \genblk2[0].shift_r[104].storage_reg[104][0]_0\(3),
      I1 => ce_comb,
      O => \genblk2[1].state_reg0\
    );
\genblk2[1].state_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__17_n_5\,
      Q => data3(0),
      R => '0'
    );
\genblk2[1].state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__17_n_4\,
      Q => data3(1),
      R => '0'
    );
\genblk2[1].state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__18_n_7\,
      Q => data3(2),
      R => '0'
    );
\genblk2[1].state_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__18_n_6\,
      Q => data3(3),
      R => '0'
    );
\genblk2[1].state_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__18_n_5\,
      Q => data3(4),
      R => '0'
    );
\genblk2[1].state_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__18_n_4\,
      Q => data3(5),
      R => '0'
    );
\genblk2[1].state_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__19_n_7\,
      Q => data3(6),
      R => '0'
    );
\genblk2[1].state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__19_n_6\,
      Q => data3(7),
      R => '0'
    );
\genblk2[1].state_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__19_n_5\,
      Q => data3(8),
      R => '0'
    );
\genblk2[1].state_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__19_n_4\,
      Q => data3(9),
      R => '0'
    );
\genblk2[1].state_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__20_n_7\,
      Q => data3(10),
      R => '0'
    );
\genblk2[1].state_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__20_n_6\,
      Q => data3(11),
      R => '0'
    );
\genblk2[2].shift_r[46].storage_reg[46][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(46),
      Q => storage_out(46),
      R => '0'
    );
\genblk2[2].shift_r[47].storage_reg[47][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(47),
      Q => storage_out(47),
      R => '0'
    );
\genblk2[2].shift_r[48].storage_reg[48][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(48),
      Q => storage_out(48),
      R => '0'
    );
\genblk2[2].shift_r[49].storage_reg[49][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(49),
      Q => storage_out(49),
      R => '0'
    );
\genblk2[2].shift_r[50].storage_reg[50][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(50),
      Q => storage_out(50),
      R => '0'
    );
\genblk2[2].shift_r[51].storage_reg[51][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(51),
      Q => storage_out(51),
      R => '0'
    );
\genblk2[2].shift_r[52].storage_reg[52][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(52),
      Q => storage_out(52),
      R => '0'
    );
\genblk2[2].shift_r[53].storage_reg[53][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(53),
      Q => storage_out(53),
      R => '0'
    );
\genblk2[2].shift_r[54].storage_reg[54][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(54),
      Q => storage_out(54),
      R => '0'
    );
\genblk2[2].shift_r[55].storage_reg[55][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(55),
      Q => storage_out(55),
      R => '0'
    );
\genblk2[2].shift_r[56].storage_reg[56][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(56),
      Q => storage_out(56),
      R => '0'
    );
\genblk2[2].shift_r[57].storage_reg[57][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(57),
      Q => storage_out(57),
      R => '0'
    );
\genblk2[2].shift_r[58].storage_reg[58][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(58),
      Q => storage_out(58),
      R => '0'
    );
\genblk2[2].shift_r[59].storage_reg[59][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(59),
      Q => storage_out(59),
      R => '0'
    );
\genblk2[2].shift_r[60].storage_reg[60][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(60),
      Q => storage_out(60),
      R => '0'
    );
\genblk2[2].shift_r[61].storage_reg[61][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(61),
      Q => storage_out(61),
      R => '0'
    );
\genblk2[2].shift_r[62].storage_reg[62][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(62),
      Q => storage_out(62),
      R => '0'
    );
\genblk2[2].shift_r[63].storage_reg[63][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(63),
      Q => storage_out(63),
      R => '0'
    );
\genblk2[2].shift_r[64].storage_reg[64][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(64),
      Q => storage_out(64),
      R => '0'
    );
\genblk2[2].shift_r[65].storage_reg[65][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_13\(65),
      Q => storage_out(65),
      R => '0'
    );
\genblk2[2].state[65]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \genblk2[0].shift_r[104].storage_reg[104][0]_0\(2),
      I1 => ce_comb,
      O => \genblk2[2].state_reg0\
    );
\genblk2[2].state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__12_n_5\,
      Q => data2(0),
      R => '0'
    );
\genblk2[2].state_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__12_n_4\,
      Q => data2(1),
      R => '0'
    );
\genblk2[2].state_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__13_n_7\,
      Q => data2(2),
      R => '0'
    );
\genblk2[2].state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__13_n_6\,
      Q => data2(3),
      R => '0'
    );
\genblk2[2].state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__13_n_5\,
      Q => data2(4),
      R => '0'
    );
\genblk2[2].state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__13_n_4\,
      Q => data2(5),
      R => '0'
    );
\genblk2[2].state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__14_n_7\,
      Q => data2(6),
      R => '0'
    );
\genblk2[2].state_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__14_n_6\,
      Q => data2(7),
      R => '0'
    );
\genblk2[2].state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__14_n_5\,
      Q => data2(8),
      R => '0'
    );
\genblk2[2].state_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__14_n_4\,
      Q => data2(9),
      R => '0'
    );
\genblk2[2].state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__15_n_7\,
      Q => data2(10),
      R => '0'
    );
\genblk2[2].state_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__15_n_6\,
      Q => data2(11),
      R => '0'
    );
\genblk2[3].shift_r[26].storage_reg[26][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(26),
      Q => storage_out(26),
      R => '0'
    );
\genblk2[3].shift_r[27].storage_reg[27][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(27),
      Q => storage_out(27),
      R => '0'
    );
\genblk2[3].shift_r[28].storage_reg[28][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(28),
      Q => storage_out(28),
      R => '0'
    );
\genblk2[3].shift_r[29].storage_reg[29][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(29),
      Q => storage_out(29),
      R => '0'
    );
\genblk2[3].shift_r[30].storage_reg[30][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(30),
      Q => storage_out(30),
      R => '0'
    );
\genblk2[3].shift_r[31].storage_reg[31][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(31),
      Q => storage_out(31),
      R => '0'
    );
\genblk2[3].shift_r[32].storage_reg[32][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(32),
      Q => storage_out(32),
      R => '0'
    );
\genblk2[3].shift_r[33].storage_reg[33][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(33),
      Q => storage_out(33),
      R => '0'
    );
\genblk2[3].shift_r[34].storage_reg[34][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(34),
      Q => storage_out(34),
      R => '0'
    );
\genblk2[3].shift_r[35].storage_reg[35][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(35),
      Q => storage_out(35),
      R => '0'
    );
\genblk2[3].shift_r[36].storage_reg[36][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(36),
      Q => storage_out(36),
      R => '0'
    );
\genblk2[3].shift_r[37].storage_reg[37][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(37),
      Q => storage_out(37),
      R => '0'
    );
\genblk2[3].shift_r[38].storage_reg[38][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(38),
      Q => storage_out(38),
      R => '0'
    );
\genblk2[3].shift_r[39].storage_reg[39][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(39),
      Q => storage_out(39),
      R => '0'
    );
\genblk2[3].shift_r[40].storage_reg[40][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(40),
      Q => storage_out(40),
      R => '0'
    );
\genblk2[3].shift_r[41].storage_reg[41][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(41),
      Q => storage_out(41),
      R => '0'
    );
\genblk2[3].shift_r[42].storage_reg[42][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(42),
      Q => storage_out(42),
      R => '0'
    );
\genblk2[3].shift_r[43].storage_reg[43][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(43),
      Q => storage_out(43),
      R => '0'
    );
\genblk2[3].shift_r[44].storage_reg[44][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(44),
      Q => storage_out(44),
      R => '0'
    );
\genblk2[3].shift_r[45].storage_reg[45][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_13\(45),
      Q => storage_out(45),
      R => '0'
    );
\genblk2[3].state[45]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \genblk2[0].shift_r[104].storage_reg[104][0]_0\(1),
      I1 => ce_comb,
      O => \genblk2[3].state_reg0\
    );
\genblk2[3].state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__7_n_5\,
      Q => data1(0),
      R => '0'
    );
\genblk2[3].state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__7_n_4\,
      Q => data1(1),
      R => '0'
    );
\genblk2[3].state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__8_n_7\,
      Q => data1(2),
      R => '0'
    );
\genblk2[3].state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__8_n_6\,
      Q => data1(3),
      R => '0'
    );
\genblk2[3].state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__8_n_5\,
      Q => data1(4),
      R => '0'
    );
\genblk2[3].state_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__8_n_4\,
      Q => data1(5),
      R => '0'
    );
\genblk2[3].state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__9_n_7\,
      Q => data1(6),
      R => '0'
    );
\genblk2[3].state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__9_n_6\,
      Q => data1(7),
      R => '0'
    );
\genblk2[3].state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__9_n_5\,
      Q => data1(8),
      R => '0'
    );
\genblk2[3].state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__9_n_4\,
      Q => data1(9),
      R => '0'
    );
\genblk2[3].state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__10_n_7\,
      Q => data1(10),
      R => '0'
    );
\genblk2[3].state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__10_n_6\,
      Q => data1(11),
      R => '0'
    );
\genblk2[4].shift_r[0].storage_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(0),
      Q => storage_out(0),
      R => '0'
    );
\genblk2[4].shift_r[10].storage_reg[10][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(10),
      Q => storage_out(10),
      R => '0'
    );
\genblk2[4].shift_r[11].storage_reg[11][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(11),
      Q => storage_out(11),
      R => '0'
    );
\genblk2[4].shift_r[12].storage_reg[12][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(12),
      Q => storage_out(12),
      R => '0'
    );
\genblk2[4].shift_r[13].storage_reg[13][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(13),
      Q => storage_out(13),
      R => '0'
    );
\genblk2[4].shift_r[14].storage_reg[14][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(14),
      Q => storage_out(14),
      R => '0'
    );
\genblk2[4].shift_r[15].storage_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(15),
      Q => storage_out(15),
      R => '0'
    );
\genblk2[4].shift_r[16].storage_reg[16][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(16),
      Q => storage_out(16),
      R => '0'
    );
\genblk2[4].shift_r[17].storage_reg[17][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(17),
      Q => storage_out(17),
      R => '0'
    );
\genblk2[4].shift_r[18].storage_reg[18][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(18),
      Q => storage_out(18),
      R => '0'
    );
\genblk2[4].shift_r[19].storage_reg[19][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(19),
      Q => storage_out(19),
      R => '0'
    );
\genblk2[4].shift_r[1].storage_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(1),
      Q => storage_out(1),
      R => '0'
    );
\genblk2[4].shift_r[20].storage_reg[20][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(20),
      Q => storage_out(20),
      R => '0'
    );
\genblk2[4].shift_r[21].storage_reg[21][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(21),
      Q => storage_out(21),
      R => '0'
    );
\genblk2[4].shift_r[22].storage_reg[22][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(22),
      Q => storage_out(22),
      R => '0'
    );
\genblk2[4].shift_r[23].storage_reg[23][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(23),
      Q => storage_out(23),
      R => '0'
    );
\genblk2[4].shift_r[24].storage_reg[24][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(24),
      Q => storage_out(24),
      R => '0'
    );
\genblk2[4].shift_r[25].storage_reg[25][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(25),
      Q => storage_out(25),
      R => '0'
    );
\genblk2[4].shift_r[2].storage_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(2),
      Q => storage_out(2),
      R => '0'
    );
\genblk2[4].shift_r[3].storage_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(3),
      Q => storage_out(3),
      R => '0'
    );
\genblk2[4].shift_r[4].storage_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(4),
      Q => storage_out(4),
      R => '0'
    );
\genblk2[4].shift_r[5].storage_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(5),
      Q => storage_out(5),
      R => '0'
    );
\genblk2[4].shift_r[6].storage_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(6),
      Q => storage_out(6),
      R => '0'
    );
\genblk2[4].shift_r[7].storage_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(7),
      Q => storage_out(7),
      R => '0'
    );
\genblk2[4].shift_r[8].storage_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(8),
      Q => storage_out(8),
      R => '0'
    );
\genblk2[4].shift_r[9].storage_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_13\(9),
      Q => storage_out(9),
      R => '0'
    );
\genblk2[4].state[25]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \genblk2[0].shift_r[104].storage_reg[104][0]_0\(0),
      I1 => ce_comb,
      O => \genblk2[4].state_reg0\
    );
\genblk2[4].state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__2_n_5\,
      Q => data0(0),
      R => '0'
    );
\genblk2[4].state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__2_n_4\,
      Q => data0(1),
      R => '0'
    );
\genblk2[4].state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__3_n_7\,
      Q => data0(2),
      R => '0'
    );
\genblk2[4].state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__3_n_6\,
      Q => data0(3),
      R => '0'
    );
\genblk2[4].state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__3_n_5\,
      Q => data0(4),
      R => '0'
    );
\genblk2[4].state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__3_n_4\,
      Q => data0(5),
      R => '0'
    );
\genblk2[4].state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__4_n_7\,
      Q => data0(6),
      R => '0'
    );
\genblk2[4].state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__4_n_6\,
      Q => data0(7),
      R => '0'
    );
\genblk2[4].state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__4_n_5\,
      Q => data0(8),
      R => '0'
    );
\genblk2[4].state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__4_n_4\,
      Q => data0(9),
      R => '0'
    );
\genblk2[4].state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__5_n_7\,
      Q => data0(10),
      R => '0'
    );
\genblk2[4].state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__5_n_6\,
      Q => data0(11),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_adc_decimate_0_cic_comb__parameterized0_17\ is
  port (
    storage_out : out STD_LOGIC_VECTOR ( 105 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \data_stage[11]_6\ : in STD_LOGIC_VECTOR ( 105 downto 0 );
    adc_clk : in STD_LOGIC;
    \diff_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \diff_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \diff_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \diff_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[15]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[15]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[25]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[4].state_reg[25]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[35]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[35]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[35]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[39]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[43]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[45]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[3].state_reg[45]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[55]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[55]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[55]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[59]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[63]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[65]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[2].state_reg[65]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[75]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[75]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[75]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[79]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[83]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[85]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[1].state_reg[85]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[95]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[95]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[95]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[95]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[99]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[99]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[103]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[103]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk2[0].state_reg[105]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ce_comb : in STD_LOGIC;
    \data_out_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_adc_decimate_0_cic_comb__parameterized0_17\ : entity is "cic_comb";
end \system_axi_adc_decimate_0_cic_comb__parameterized0_17\;

architecture STRUCTURE of \system_axi_adc_decimate_0_cic_comb__parameterized0_17\ is
  signal data0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \data_out[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \diff_carry__0_n_0\ : STD_LOGIC;
  signal \diff_carry__0_n_1\ : STD_LOGIC;
  signal \diff_carry__0_n_2\ : STD_LOGIC;
  signal \diff_carry__0_n_3\ : STD_LOGIC;
  signal \diff_carry__10_n_0\ : STD_LOGIC;
  signal \diff_carry__10_n_1\ : STD_LOGIC;
  signal \diff_carry__10_n_2\ : STD_LOGIC;
  signal \diff_carry__10_n_3\ : STD_LOGIC;
  signal \diff_carry__10_n_6\ : STD_LOGIC;
  signal \diff_carry__10_n_7\ : STD_LOGIC;
  signal \diff_carry__11_n_0\ : STD_LOGIC;
  signal \diff_carry__11_n_1\ : STD_LOGIC;
  signal \diff_carry__11_n_2\ : STD_LOGIC;
  signal \diff_carry__11_n_3\ : STD_LOGIC;
  signal \diff_carry__12_n_0\ : STD_LOGIC;
  signal \diff_carry__12_n_1\ : STD_LOGIC;
  signal \diff_carry__12_n_2\ : STD_LOGIC;
  signal \diff_carry__12_n_3\ : STD_LOGIC;
  signal \diff_carry__12_n_4\ : STD_LOGIC;
  signal \diff_carry__12_n_5\ : STD_LOGIC;
  signal \diff_carry__13_n_0\ : STD_LOGIC;
  signal \diff_carry__13_n_1\ : STD_LOGIC;
  signal \diff_carry__13_n_2\ : STD_LOGIC;
  signal \diff_carry__13_n_3\ : STD_LOGIC;
  signal \diff_carry__13_n_4\ : STD_LOGIC;
  signal \diff_carry__13_n_5\ : STD_LOGIC;
  signal \diff_carry__13_n_6\ : STD_LOGIC;
  signal \diff_carry__13_n_7\ : STD_LOGIC;
  signal \diff_carry__14_n_0\ : STD_LOGIC;
  signal \diff_carry__14_n_1\ : STD_LOGIC;
  signal \diff_carry__14_n_2\ : STD_LOGIC;
  signal \diff_carry__14_n_3\ : STD_LOGIC;
  signal \diff_carry__14_n_4\ : STD_LOGIC;
  signal \diff_carry__14_n_5\ : STD_LOGIC;
  signal \diff_carry__14_n_6\ : STD_LOGIC;
  signal \diff_carry__14_n_7\ : STD_LOGIC;
  signal \diff_carry__15_n_0\ : STD_LOGIC;
  signal \diff_carry__15_n_1\ : STD_LOGIC;
  signal \diff_carry__15_n_2\ : STD_LOGIC;
  signal \diff_carry__15_n_3\ : STD_LOGIC;
  signal \diff_carry__15_n_6\ : STD_LOGIC;
  signal \diff_carry__15_n_7\ : STD_LOGIC;
  signal \diff_carry__16_n_0\ : STD_LOGIC;
  signal \diff_carry__16_n_1\ : STD_LOGIC;
  signal \diff_carry__16_n_2\ : STD_LOGIC;
  signal \diff_carry__16_n_3\ : STD_LOGIC;
  signal \diff_carry__17_n_0\ : STD_LOGIC;
  signal \diff_carry__17_n_1\ : STD_LOGIC;
  signal \diff_carry__17_n_2\ : STD_LOGIC;
  signal \diff_carry__17_n_3\ : STD_LOGIC;
  signal \diff_carry__17_n_4\ : STD_LOGIC;
  signal \diff_carry__17_n_5\ : STD_LOGIC;
  signal \diff_carry__18_n_0\ : STD_LOGIC;
  signal \diff_carry__18_n_1\ : STD_LOGIC;
  signal \diff_carry__18_n_2\ : STD_LOGIC;
  signal \diff_carry__18_n_3\ : STD_LOGIC;
  signal \diff_carry__18_n_4\ : STD_LOGIC;
  signal \diff_carry__18_n_5\ : STD_LOGIC;
  signal \diff_carry__18_n_6\ : STD_LOGIC;
  signal \diff_carry__18_n_7\ : STD_LOGIC;
  signal \diff_carry__19_n_0\ : STD_LOGIC;
  signal \diff_carry__19_n_1\ : STD_LOGIC;
  signal \diff_carry__19_n_2\ : STD_LOGIC;
  signal \diff_carry__19_n_3\ : STD_LOGIC;
  signal \diff_carry__19_n_4\ : STD_LOGIC;
  signal \diff_carry__19_n_5\ : STD_LOGIC;
  signal \diff_carry__19_n_6\ : STD_LOGIC;
  signal \diff_carry__19_n_7\ : STD_LOGIC;
  signal \diff_carry__1_n_0\ : STD_LOGIC;
  signal \diff_carry__1_n_1\ : STD_LOGIC;
  signal \diff_carry__1_n_2\ : STD_LOGIC;
  signal \diff_carry__1_n_3\ : STD_LOGIC;
  signal \diff_carry__20_n_0\ : STD_LOGIC;
  signal \diff_carry__20_n_1\ : STD_LOGIC;
  signal \diff_carry__20_n_2\ : STD_LOGIC;
  signal \diff_carry__20_n_3\ : STD_LOGIC;
  signal \diff_carry__20_n_6\ : STD_LOGIC;
  signal \diff_carry__20_n_7\ : STD_LOGIC;
  signal \diff_carry__21_n_0\ : STD_LOGIC;
  signal \diff_carry__21_n_1\ : STD_LOGIC;
  signal \diff_carry__21_n_2\ : STD_LOGIC;
  signal \diff_carry__21_n_3\ : STD_LOGIC;
  signal \diff_carry__22_n_0\ : STD_LOGIC;
  signal \diff_carry__22_n_1\ : STD_LOGIC;
  signal \diff_carry__22_n_2\ : STD_LOGIC;
  signal \diff_carry__22_n_3\ : STD_LOGIC;
  signal \diff_carry__22_n_4\ : STD_LOGIC;
  signal \diff_carry__22_n_5\ : STD_LOGIC;
  signal \diff_carry__23_n_0\ : STD_LOGIC;
  signal \diff_carry__23_n_1\ : STD_LOGIC;
  signal \diff_carry__23_n_2\ : STD_LOGIC;
  signal \diff_carry__23_n_3\ : STD_LOGIC;
  signal \diff_carry__23_n_4\ : STD_LOGIC;
  signal \diff_carry__23_n_5\ : STD_LOGIC;
  signal \diff_carry__23_n_6\ : STD_LOGIC;
  signal \diff_carry__23_n_7\ : STD_LOGIC;
  signal \diff_carry__24_n_0\ : STD_LOGIC;
  signal \diff_carry__24_n_1\ : STD_LOGIC;
  signal \diff_carry__24_n_2\ : STD_LOGIC;
  signal \diff_carry__24_n_3\ : STD_LOGIC;
  signal \diff_carry__24_n_4\ : STD_LOGIC;
  signal \diff_carry__24_n_5\ : STD_LOGIC;
  signal \diff_carry__24_n_6\ : STD_LOGIC;
  signal \diff_carry__24_n_7\ : STD_LOGIC;
  signal \diff_carry__25_n_3\ : STD_LOGIC;
  signal \diff_carry__25_n_6\ : STD_LOGIC;
  signal \diff_carry__25_n_7\ : STD_LOGIC;
  signal \diff_carry__2_n_0\ : STD_LOGIC;
  signal \diff_carry__2_n_1\ : STD_LOGIC;
  signal \diff_carry__2_n_2\ : STD_LOGIC;
  signal \diff_carry__2_n_3\ : STD_LOGIC;
  signal \diff_carry__2_n_4\ : STD_LOGIC;
  signal \diff_carry__2_n_5\ : STD_LOGIC;
  signal \diff_carry__3_n_0\ : STD_LOGIC;
  signal \diff_carry__3_n_1\ : STD_LOGIC;
  signal \diff_carry__3_n_2\ : STD_LOGIC;
  signal \diff_carry__3_n_3\ : STD_LOGIC;
  signal \diff_carry__3_n_4\ : STD_LOGIC;
  signal \diff_carry__3_n_5\ : STD_LOGIC;
  signal \diff_carry__3_n_6\ : STD_LOGIC;
  signal \diff_carry__3_n_7\ : STD_LOGIC;
  signal \diff_carry__4_n_0\ : STD_LOGIC;
  signal \diff_carry__4_n_1\ : STD_LOGIC;
  signal \diff_carry__4_n_2\ : STD_LOGIC;
  signal \diff_carry__4_n_3\ : STD_LOGIC;
  signal \diff_carry__4_n_4\ : STD_LOGIC;
  signal \diff_carry__4_n_5\ : STD_LOGIC;
  signal \diff_carry__4_n_6\ : STD_LOGIC;
  signal \diff_carry__4_n_7\ : STD_LOGIC;
  signal \diff_carry__5_n_0\ : STD_LOGIC;
  signal \diff_carry__5_n_1\ : STD_LOGIC;
  signal \diff_carry__5_n_2\ : STD_LOGIC;
  signal \diff_carry__5_n_3\ : STD_LOGIC;
  signal \diff_carry__5_n_6\ : STD_LOGIC;
  signal \diff_carry__5_n_7\ : STD_LOGIC;
  signal \diff_carry__6_n_0\ : STD_LOGIC;
  signal \diff_carry__6_n_1\ : STD_LOGIC;
  signal \diff_carry__6_n_2\ : STD_LOGIC;
  signal \diff_carry__6_n_3\ : STD_LOGIC;
  signal \diff_carry__7_n_0\ : STD_LOGIC;
  signal \diff_carry__7_n_1\ : STD_LOGIC;
  signal \diff_carry__7_n_2\ : STD_LOGIC;
  signal \diff_carry__7_n_3\ : STD_LOGIC;
  signal \diff_carry__7_n_4\ : STD_LOGIC;
  signal \diff_carry__7_n_5\ : STD_LOGIC;
  signal \diff_carry__8_n_0\ : STD_LOGIC;
  signal \diff_carry__8_n_1\ : STD_LOGIC;
  signal \diff_carry__8_n_2\ : STD_LOGIC;
  signal \diff_carry__8_n_3\ : STD_LOGIC;
  signal \diff_carry__8_n_4\ : STD_LOGIC;
  signal \diff_carry__8_n_5\ : STD_LOGIC;
  signal \diff_carry__8_n_6\ : STD_LOGIC;
  signal \diff_carry__8_n_7\ : STD_LOGIC;
  signal \diff_carry__9_n_0\ : STD_LOGIC;
  signal \diff_carry__9_n_1\ : STD_LOGIC;
  signal \diff_carry__9_n_2\ : STD_LOGIC;
  signal \diff_carry__9_n_3\ : STD_LOGIC;
  signal \diff_carry__9_n_4\ : STD_LOGIC;
  signal \diff_carry__9_n_5\ : STD_LOGIC;
  signal \diff_carry__9_n_6\ : STD_LOGIC;
  signal \diff_carry__9_n_7\ : STD_LOGIC;
  signal diff_carry_n_0 : STD_LOGIC;
  signal diff_carry_n_1 : STD_LOGIC;
  signal diff_carry_n_2 : STD_LOGIC;
  signal diff_carry_n_3 : STD_LOGIC;
  signal \genblk2[0].state_reg0\ : STD_LOGIC;
  signal \genblk2[1].state_reg0\ : STD_LOGIC;
  signal \genblk2[2].state_reg0\ : STD_LOGIC;
  signal \genblk2[3].state_reg0\ : STD_LOGIC;
  signal \genblk2[4].state_reg0\ : STD_LOGIC;
  signal NLW_diff_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_diff_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_diff_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_diff_carry__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_diff_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_diff_carry__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_diff_carry__15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_diff_carry__16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_diff_carry__17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_diff_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_diff_carry__20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_diff_carry__21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_diff_carry__22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_diff_carry__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_diff_carry__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_diff_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_diff_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_diff_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of diff_carry : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__15\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__16\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__17\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__18\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__19\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__20\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__21\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__22\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__23\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__24\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__25\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_carry__9\ : label is 35;
begin
\data_out[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[0]_i_2__0_n_0\,
      I1 => data3(0),
      I2 => \data_out_reg[0]\(2),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => data4(0),
      O => D(0)
    );
\data_out[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(0),
      I1 => data1(0),
      I2 => data2(0),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => \data_out_reg[0]\(2),
      O => \data_out[0]_i_2__0_n_0\
    );
\data_out[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[10]_i_2__0_n_0\,
      I1 => data3(10),
      I2 => \data_out_reg[0]\(2),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => data4(10),
      O => D(10)
    );
\data_out[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(10),
      I1 => data1(10),
      I2 => data2(10),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => \data_out_reg[0]\(2),
      O => \data_out[10]_i_2__0_n_0\
    );
\data_out[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[11]_i_2__0_n_0\,
      I1 => data3(11),
      I2 => \data_out_reg[0]\(2),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => data4(11),
      O => D(11)
    );
\data_out[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(11),
      I1 => data1(11),
      I2 => data2(11),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => \data_out_reg[0]\(2),
      O => \data_out[11]_i_2__0_n_0\
    );
\data_out[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[1]_i_2__0_n_0\,
      I1 => data3(1),
      I2 => \data_out_reg[0]\(2),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => data4(1),
      O => D(1)
    );
\data_out[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(1),
      I1 => data1(1),
      I2 => data2(1),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => \data_out_reg[0]\(2),
      O => \data_out[1]_i_2__0_n_0\
    );
\data_out[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[2]_i_2__0_n_0\,
      I1 => data3(2),
      I2 => \data_out_reg[0]\(2),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => data4(2),
      O => D(2)
    );
\data_out[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(2),
      I1 => data1(2),
      I2 => data2(2),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => \data_out_reg[0]\(2),
      O => \data_out[2]_i_2__0_n_0\
    );
\data_out[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[3]_i_2__0_n_0\,
      I1 => data3(3),
      I2 => \data_out_reg[0]\(2),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => data4(3),
      O => D(3)
    );
\data_out[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(3),
      I1 => data1(3),
      I2 => data2(3),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => \data_out_reg[0]\(2),
      O => \data_out[3]_i_2__0_n_0\
    );
\data_out[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[4]_i_2__0_n_0\,
      I1 => data3(4),
      I2 => \data_out_reg[0]\(2),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => data4(4),
      O => D(4)
    );
\data_out[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(4),
      I1 => data1(4),
      I2 => data2(4),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => \data_out_reg[0]\(2),
      O => \data_out[4]_i_2__0_n_0\
    );
\data_out[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[5]_i_2__0_n_0\,
      I1 => data3(5),
      I2 => \data_out_reg[0]\(2),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => data4(5),
      O => D(5)
    );
\data_out[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(5),
      I1 => data1(5),
      I2 => data2(5),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => \data_out_reg[0]\(2),
      O => \data_out[5]_i_2__0_n_0\
    );
\data_out[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[6]_i_2__0_n_0\,
      I1 => data3(6),
      I2 => \data_out_reg[0]\(2),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => data4(6),
      O => D(6)
    );
\data_out[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(6),
      I1 => data1(6),
      I2 => data2(6),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => \data_out_reg[0]\(2),
      O => \data_out[6]_i_2__0_n_0\
    );
\data_out[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[7]_i_2__0_n_0\,
      I1 => data3(7),
      I2 => \data_out_reg[0]\(2),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => data4(7),
      O => D(7)
    );
\data_out[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(7),
      I1 => data1(7),
      I2 => data2(7),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => \data_out_reg[0]\(2),
      O => \data_out[7]_i_2__0_n_0\
    );
\data_out[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[8]_i_2__0_n_0\,
      I1 => data3(8),
      I2 => \data_out_reg[0]\(2),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => data4(8),
      O => D(8)
    );
\data_out[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(8),
      I1 => data1(8),
      I2 => data2(8),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => \data_out_reg[0]\(2),
      O => \data_out[8]_i_2__0_n_0\
    );
\data_out[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFFAAEAAAAA"
    )
        port map (
      I0 => \data_out[9]_i_2__0_n_0\,
      I1 => data3(9),
      I2 => \data_out_reg[0]\(2),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => data4(9),
      O => D(9)
    );
\data_out[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => data0(9),
      I1 => data1(9),
      I2 => data2(9),
      I3 => \data_out_reg[0]\(0),
      I4 => \data_out_reg[0]\(1),
      I5 => \data_out_reg[0]\(2),
      O => \data_out[9]_i_2__0_n_0\
    );
diff_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => diff_carry_n_0,
      CO(2) => diff_carry_n_1,
      CO(1) => diff_carry_n_2,
      CO(0) => diff_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \diff_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_diff_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \diff_carry__0_1\(3 downto 0)
    );
\diff_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => diff_carry_n_0,
      CO(3) => \diff_carry__0_n_0\,
      CO(2) => \diff_carry__0_n_1\,
      CO(1) => \diff_carry__0_n_2\,
      CO(0) => \diff_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \diff_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_diff_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \diff_carry__1_1\(3 downto 0)
    );
\diff_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__0_n_0\,
      CO(3) => \diff_carry__1_n_0\,
      CO(2) => \diff_carry__1_n_1\,
      CO(1) => \diff_carry__1_n_2\,
      CO(0) => \diff_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[15]_0\(3 downto 0),
      O(3 downto 0) => \NLW_diff_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \genblk2[4].state_reg[15]_1\(3 downto 0)
    );
\diff_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__9_n_0\,
      CO(3) => \diff_carry__10_n_0\,
      CO(2) => \diff_carry__10_n_1\,
      CO(1) => \diff_carry__10_n_2\,
      CO(0) => \diff_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[45]_0\(3 downto 0),
      O(3 downto 2) => \NLW_diff_carry__10_O_UNCONNECTED\(3 downto 2),
      O(1) => \diff_carry__10_n_6\,
      O(0) => \diff_carry__10_n_7\,
      S(3 downto 0) => \genblk2[3].state_reg[45]_1\(3 downto 0)
    );
\diff_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__10_n_0\,
      CO(3) => \diff_carry__11_n_0\,
      CO(2) => \diff_carry__11_n_1\,
      CO(1) => \diff_carry__11_n_2\,
      CO(0) => \diff_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[55]_0\(3 downto 0),
      O(3 downto 0) => \NLW_diff_carry__11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \genblk2[2].state_reg[55]_1\(3 downto 0)
    );
\diff_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__11_n_0\,
      CO(3) => \diff_carry__12_n_0\,
      CO(2) => \diff_carry__12_n_1\,
      CO(1) => \diff_carry__12_n_2\,
      CO(0) => \diff_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[55]_2\(3 downto 0),
      O(3) => \diff_carry__12_n_4\,
      O(2) => \diff_carry__12_n_5\,
      O(1 downto 0) => \NLW_diff_carry__12_O_UNCONNECTED\(1 downto 0),
      S(3 downto 0) => \genblk2[2].state_reg[55]_3\(3 downto 0)
    );
\diff_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__12_n_0\,
      CO(3) => \diff_carry__13_n_0\,
      CO(2) => \diff_carry__13_n_1\,
      CO(1) => \diff_carry__13_n_2\,
      CO(0) => \diff_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[59]_0\(3 downto 0),
      O(3) => \diff_carry__13_n_4\,
      O(2) => \diff_carry__13_n_5\,
      O(1) => \diff_carry__13_n_6\,
      O(0) => \diff_carry__13_n_7\,
      S(3 downto 0) => \genblk2[2].state_reg[59]_1\(3 downto 0)
    );
\diff_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__13_n_0\,
      CO(3) => \diff_carry__14_n_0\,
      CO(2) => \diff_carry__14_n_1\,
      CO(1) => \diff_carry__14_n_2\,
      CO(0) => \diff_carry__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[63]_0\(3 downto 0),
      O(3) => \diff_carry__14_n_4\,
      O(2) => \diff_carry__14_n_5\,
      O(1) => \diff_carry__14_n_6\,
      O(0) => \diff_carry__14_n_7\,
      S(3 downto 0) => \genblk2[2].state_reg[63]_1\(3 downto 0)
    );
\diff_carry__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__14_n_0\,
      CO(3) => \diff_carry__15_n_0\,
      CO(2) => \diff_carry__15_n_1\,
      CO(1) => \diff_carry__15_n_2\,
      CO(0) => \diff_carry__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[2].state_reg[65]_0\(3 downto 0),
      O(3 downto 2) => \NLW_diff_carry__15_O_UNCONNECTED\(3 downto 2),
      O(1) => \diff_carry__15_n_6\,
      O(0) => \diff_carry__15_n_7\,
      S(3 downto 0) => \genblk2[2].state_reg[65]_1\(3 downto 0)
    );
\diff_carry__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__15_n_0\,
      CO(3) => \diff_carry__16_n_0\,
      CO(2) => \diff_carry__16_n_1\,
      CO(1) => \diff_carry__16_n_2\,
      CO(0) => \diff_carry__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[75]_0\(3 downto 0),
      O(3 downto 0) => \NLW_diff_carry__16_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \genblk2[1].state_reg[75]_1\(3 downto 0)
    );
\diff_carry__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__16_n_0\,
      CO(3) => \diff_carry__17_n_0\,
      CO(2) => \diff_carry__17_n_1\,
      CO(1) => \diff_carry__17_n_2\,
      CO(0) => \diff_carry__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[75]_2\(3 downto 0),
      O(3) => \diff_carry__17_n_4\,
      O(2) => \diff_carry__17_n_5\,
      O(1 downto 0) => \NLW_diff_carry__17_O_UNCONNECTED\(1 downto 0),
      S(3 downto 0) => \genblk2[1].state_reg[75]_3\(3 downto 0)
    );
\diff_carry__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__17_n_0\,
      CO(3) => \diff_carry__18_n_0\,
      CO(2) => \diff_carry__18_n_1\,
      CO(1) => \diff_carry__18_n_2\,
      CO(0) => \diff_carry__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[79]_0\(3 downto 0),
      O(3) => \diff_carry__18_n_4\,
      O(2) => \diff_carry__18_n_5\,
      O(1) => \diff_carry__18_n_6\,
      O(0) => \diff_carry__18_n_7\,
      S(3 downto 0) => \genblk2[1].state_reg[79]_1\(3 downto 0)
    );
\diff_carry__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__18_n_0\,
      CO(3) => \diff_carry__19_n_0\,
      CO(2) => \diff_carry__19_n_1\,
      CO(1) => \diff_carry__19_n_2\,
      CO(0) => \diff_carry__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[83]_0\(3 downto 0),
      O(3) => \diff_carry__19_n_4\,
      O(2) => \diff_carry__19_n_5\,
      O(1) => \diff_carry__19_n_6\,
      O(0) => \diff_carry__19_n_7\,
      S(3 downto 0) => \genblk2[1].state_reg[83]_1\(3 downto 0)
    );
\diff_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__1_n_0\,
      CO(3) => \diff_carry__2_n_0\,
      CO(2) => \diff_carry__2_n_1\,
      CO(1) => \diff_carry__2_n_2\,
      CO(0) => \diff_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[15]_2\(3 downto 0),
      O(3) => \diff_carry__2_n_4\,
      O(2) => \diff_carry__2_n_5\,
      O(1 downto 0) => \NLW_diff_carry__2_O_UNCONNECTED\(1 downto 0),
      S(3 downto 0) => \genblk2[4].state_reg[15]_3\(3 downto 0)
    );
\diff_carry__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__19_n_0\,
      CO(3) => \diff_carry__20_n_0\,
      CO(2) => \diff_carry__20_n_1\,
      CO(1) => \diff_carry__20_n_2\,
      CO(0) => \diff_carry__20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[1].state_reg[85]_0\(3 downto 0),
      O(3 downto 2) => \NLW_diff_carry__20_O_UNCONNECTED\(3 downto 2),
      O(1) => \diff_carry__20_n_6\,
      O(0) => \diff_carry__20_n_7\,
      S(3 downto 0) => \genblk2[1].state_reg[85]_1\(3 downto 0)
    );
\diff_carry__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__20_n_0\,
      CO(3) => \diff_carry__21_n_0\,
      CO(2) => \diff_carry__21_n_1\,
      CO(1) => \diff_carry__21_n_2\,
      CO(0) => \diff_carry__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[0].state_reg[95]_0\(3 downto 0),
      O(3 downto 0) => \NLW_diff_carry__21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \genblk2[0].state_reg[95]_1\(3 downto 0)
    );
\diff_carry__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__21_n_0\,
      CO(3) => \diff_carry__22_n_0\,
      CO(2) => \diff_carry__22_n_1\,
      CO(1) => \diff_carry__22_n_2\,
      CO(0) => \diff_carry__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[0].state_reg[95]_2\(3 downto 0),
      O(3) => \diff_carry__22_n_4\,
      O(2) => \diff_carry__22_n_5\,
      O(1 downto 0) => \NLW_diff_carry__22_O_UNCONNECTED\(1 downto 0),
      S(3 downto 0) => \genblk2[0].state_reg[95]_3\(3 downto 0)
    );
\diff_carry__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__22_n_0\,
      CO(3) => \diff_carry__23_n_0\,
      CO(2) => \diff_carry__23_n_1\,
      CO(1) => \diff_carry__23_n_2\,
      CO(0) => \diff_carry__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[0].state_reg[99]_0\(3 downto 0),
      O(3) => \diff_carry__23_n_4\,
      O(2) => \diff_carry__23_n_5\,
      O(1) => \diff_carry__23_n_6\,
      O(0) => \diff_carry__23_n_7\,
      S(3 downto 0) => \genblk2[0].state_reg[99]_1\(3 downto 0)
    );
\diff_carry__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__23_n_0\,
      CO(3) => \diff_carry__24_n_0\,
      CO(2) => \diff_carry__24_n_1\,
      CO(1) => \diff_carry__24_n_2\,
      CO(0) => \diff_carry__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[0].state_reg[103]_0\(3 downto 0),
      O(3) => \diff_carry__24_n_4\,
      O(2) => \diff_carry__24_n_5\,
      O(1) => \diff_carry__24_n_6\,
      O(0) => \diff_carry__24_n_7\,
      S(3 downto 0) => \genblk2[0].state_reg[103]_1\(3 downto 0)
    );
\diff_carry__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__24_n_0\,
      CO(3 downto 1) => \NLW_diff_carry__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \diff_carry__25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \genblk2[0].state_reg[105]_0\(0),
      O(3 downto 2) => \NLW_diff_carry__25_O_UNCONNECTED\(3 downto 2),
      O(1) => \diff_carry__25_n_6\,
      O(0) => \diff_carry__25_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => S(1 downto 0)
    );
\diff_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__2_n_0\,
      CO(3) => \diff_carry__3_n_0\,
      CO(2) => \diff_carry__3_n_1\,
      CO(1) => \diff_carry__3_n_2\,
      CO(0) => \diff_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[19]_0\(3 downto 0),
      O(3) => \diff_carry__3_n_4\,
      O(2) => \diff_carry__3_n_5\,
      O(1) => \diff_carry__3_n_6\,
      O(0) => \diff_carry__3_n_7\,
      S(3 downto 0) => \genblk2[4].state_reg[19]_1\(3 downto 0)
    );
\diff_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__3_n_0\,
      CO(3) => \diff_carry__4_n_0\,
      CO(2) => \diff_carry__4_n_1\,
      CO(1) => \diff_carry__4_n_2\,
      CO(0) => \diff_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[23]_0\(3 downto 0),
      O(3) => \diff_carry__4_n_4\,
      O(2) => \diff_carry__4_n_5\,
      O(1) => \diff_carry__4_n_6\,
      O(0) => \diff_carry__4_n_7\,
      S(3 downto 0) => \genblk2[4].state_reg[23]_1\(3 downto 0)
    );
\diff_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__4_n_0\,
      CO(3) => \diff_carry__5_n_0\,
      CO(2) => \diff_carry__5_n_1\,
      CO(1) => \diff_carry__5_n_2\,
      CO(0) => \diff_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[4].state_reg[25]_0\(3 downto 0),
      O(3 downto 2) => \NLW_diff_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => \diff_carry__5_n_6\,
      O(0) => \diff_carry__5_n_7\,
      S(3 downto 0) => \genblk2[4].state_reg[25]_1\(3 downto 0)
    );
\diff_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__5_n_0\,
      CO(3) => \diff_carry__6_n_0\,
      CO(2) => \diff_carry__6_n_1\,
      CO(1) => \diff_carry__6_n_2\,
      CO(0) => \diff_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[35]_0\(3 downto 0),
      O(3 downto 0) => \NLW_diff_carry__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \genblk2[3].state_reg[35]_1\(3 downto 0)
    );
\diff_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__6_n_0\,
      CO(3) => \diff_carry__7_n_0\,
      CO(2) => \diff_carry__7_n_1\,
      CO(1) => \diff_carry__7_n_2\,
      CO(0) => \diff_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[35]_2\(3 downto 0),
      O(3) => \diff_carry__7_n_4\,
      O(2) => \diff_carry__7_n_5\,
      O(1 downto 0) => \NLW_diff_carry__7_O_UNCONNECTED\(1 downto 0),
      S(3 downto 0) => \genblk2[3].state_reg[35]_3\(3 downto 0)
    );
\diff_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__7_n_0\,
      CO(3) => \diff_carry__8_n_0\,
      CO(2) => \diff_carry__8_n_1\,
      CO(1) => \diff_carry__8_n_2\,
      CO(0) => \diff_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[39]_0\(3 downto 0),
      O(3) => \diff_carry__8_n_4\,
      O(2) => \diff_carry__8_n_5\,
      O(1) => \diff_carry__8_n_6\,
      O(0) => \diff_carry__8_n_7\,
      S(3 downto 0) => \genblk2[3].state_reg[39]_1\(3 downto 0)
    );
\diff_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_carry__8_n_0\,
      CO(3) => \diff_carry__9_n_0\,
      CO(2) => \diff_carry__9_n_1\,
      CO(1) => \diff_carry__9_n_2\,
      CO(0) => \diff_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \genblk2[3].state_reg[43]_0\(3 downto 0),
      O(3) => \diff_carry__9_n_4\,
      O(2) => \diff_carry__9_n_5\,
      O(1) => \diff_carry__9_n_6\,
      O(0) => \diff_carry__9_n_7\,
      S(3 downto 0) => \genblk2[3].state_reg[43]_1\(3 downto 0)
    );
\genblk2[0].shift_r[100].storage_reg[100][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(100),
      Q => storage_out(100),
      R => '0'
    );
\genblk2[0].shift_r[101].storage_reg[101][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(101),
      Q => storage_out(101),
      R => '0'
    );
\genblk2[0].shift_r[102].storage_reg[102][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(102),
      Q => storage_out(102),
      R => '0'
    );
\genblk2[0].shift_r[103].storage_reg[103][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(103),
      Q => storage_out(103),
      R => '0'
    );
\genblk2[0].shift_r[104].storage_reg[104][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(104),
      Q => storage_out(104),
      R => '0'
    );
\genblk2[0].shift_r[105].storage[105][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(4),
      I1 => ce_comb,
      O => \genblk2[0].state_reg0\
    );
\genblk2[0].shift_r[105].storage_reg[105][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(105),
      Q => storage_out(105),
      R => '0'
    );
\genblk2[0].shift_r[86].storage_reg[86][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(86),
      Q => storage_out(86),
      R => '0'
    );
\genblk2[0].shift_r[87].storage_reg[87][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(87),
      Q => storage_out(87),
      R => '0'
    );
\genblk2[0].shift_r[88].storage_reg[88][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(88),
      Q => storage_out(88),
      R => '0'
    );
\genblk2[0].shift_r[89].storage_reg[89][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(89),
      Q => storage_out(89),
      R => '0'
    );
\genblk2[0].shift_r[90].storage_reg[90][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(90),
      Q => storage_out(90),
      R => '0'
    );
\genblk2[0].shift_r[91].storage_reg[91][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(91),
      Q => storage_out(91),
      R => '0'
    );
\genblk2[0].shift_r[92].storage_reg[92][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(92),
      Q => storage_out(92),
      R => '0'
    );
\genblk2[0].shift_r[93].storage_reg[93][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(93),
      Q => storage_out(93),
      R => '0'
    );
\genblk2[0].shift_r[94].storage_reg[94][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(94),
      Q => storage_out(94),
      R => '0'
    );
\genblk2[0].shift_r[95].storage_reg[95][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(95),
      Q => storage_out(95),
      R => '0'
    );
\genblk2[0].shift_r[96].storage_reg[96][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(96),
      Q => storage_out(96),
      R => '0'
    );
\genblk2[0].shift_r[97].storage_reg[97][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(97),
      Q => storage_out(97),
      R => '0'
    );
\genblk2[0].shift_r[98].storage_reg[98][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(98),
      Q => storage_out(98),
      R => '0'
    );
\genblk2[0].shift_r[99].storage_reg[99][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \data_stage[11]_6\(99),
      Q => storage_out(99),
      R => '0'
    );
\genblk2[0].state_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__24_n_7\,
      Q => data4(6),
      R => '0'
    );
\genblk2[0].state_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__24_n_6\,
      Q => data4(7),
      R => '0'
    );
\genblk2[0].state_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__24_n_5\,
      Q => data4(8),
      R => '0'
    );
\genblk2[0].state_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__24_n_4\,
      Q => data4(9),
      R => '0'
    );
\genblk2[0].state_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__25_n_7\,
      Q => data4(10),
      R => '0'
    );
\genblk2[0].state_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__25_n_6\,
      Q => data4(11),
      R => '0'
    );
\genblk2[0].state_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__22_n_5\,
      Q => data4(0),
      R => '0'
    );
\genblk2[0].state_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__22_n_4\,
      Q => data4(1),
      R => '0'
    );
\genblk2[0].state_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__23_n_7\,
      Q => data4(2),
      R => '0'
    );
\genblk2[0].state_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__23_n_6\,
      Q => data4(3),
      R => '0'
    );
\genblk2[0].state_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__23_n_5\,
      Q => data4(4),
      R => '0'
    );
\genblk2[0].state_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[0].state_reg0\,
      D => \diff_carry__23_n_4\,
      Q => data4(5),
      R => '0'
    );
\genblk2[1].shift_r[66].storage_reg[66][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(66),
      Q => storage_out(66),
      R => '0'
    );
\genblk2[1].shift_r[67].storage_reg[67][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(67),
      Q => storage_out(67),
      R => '0'
    );
\genblk2[1].shift_r[68].storage_reg[68][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(68),
      Q => storage_out(68),
      R => '0'
    );
\genblk2[1].shift_r[69].storage_reg[69][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(69),
      Q => storage_out(69),
      R => '0'
    );
\genblk2[1].shift_r[70].storage_reg[70][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(70),
      Q => storage_out(70),
      R => '0'
    );
\genblk2[1].shift_r[71].storage_reg[71][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(71),
      Q => storage_out(71),
      R => '0'
    );
\genblk2[1].shift_r[72].storage_reg[72][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(72),
      Q => storage_out(72),
      R => '0'
    );
\genblk2[1].shift_r[73].storage_reg[73][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(73),
      Q => storage_out(73),
      R => '0'
    );
\genblk2[1].shift_r[74].storage_reg[74][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(74),
      Q => storage_out(74),
      R => '0'
    );
\genblk2[1].shift_r[75].storage_reg[75][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(75),
      Q => storage_out(75),
      R => '0'
    );
\genblk2[1].shift_r[76].storage_reg[76][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(76),
      Q => storage_out(76),
      R => '0'
    );
\genblk2[1].shift_r[77].storage_reg[77][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(77),
      Q => storage_out(77),
      R => '0'
    );
\genblk2[1].shift_r[78].storage_reg[78][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(78),
      Q => storage_out(78),
      R => '0'
    );
\genblk2[1].shift_r[79].storage_reg[79][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(79),
      Q => storage_out(79),
      R => '0'
    );
\genblk2[1].shift_r[80].storage_reg[80][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(80),
      Q => storage_out(80),
      R => '0'
    );
\genblk2[1].shift_r[81].storage_reg[81][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(81),
      Q => storage_out(81),
      R => '0'
    );
\genblk2[1].shift_r[82].storage_reg[82][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(82),
      Q => storage_out(82),
      R => '0'
    );
\genblk2[1].shift_r[83].storage_reg[83][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(83),
      Q => storage_out(83),
      R => '0'
    );
\genblk2[1].shift_r[84].storage_reg[84][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(84),
      Q => storage_out(84),
      R => '0'
    );
\genblk2[1].shift_r[85].storage_reg[85][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \data_stage[11]_6\(85),
      Q => storage_out(85),
      R => '0'
    );
\genblk2[1].state[85]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => ce_comb,
      O => \genblk2[1].state_reg0\
    );
\genblk2[1].state_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__17_n_5\,
      Q => data3(0),
      R => '0'
    );
\genblk2[1].state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__17_n_4\,
      Q => data3(1),
      R => '0'
    );
\genblk2[1].state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__18_n_7\,
      Q => data3(2),
      R => '0'
    );
\genblk2[1].state_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__18_n_6\,
      Q => data3(3),
      R => '0'
    );
\genblk2[1].state_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__18_n_5\,
      Q => data3(4),
      R => '0'
    );
\genblk2[1].state_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__18_n_4\,
      Q => data3(5),
      R => '0'
    );
\genblk2[1].state_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__19_n_7\,
      Q => data3(6),
      R => '0'
    );
\genblk2[1].state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__19_n_6\,
      Q => data3(7),
      R => '0'
    );
\genblk2[1].state_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__19_n_5\,
      Q => data3(8),
      R => '0'
    );
\genblk2[1].state_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__19_n_4\,
      Q => data3(9),
      R => '0'
    );
\genblk2[1].state_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__20_n_7\,
      Q => data3(10),
      R => '0'
    );
\genblk2[1].state_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[1].state_reg0\,
      D => \diff_carry__20_n_6\,
      Q => data3(11),
      R => '0'
    );
\genblk2[2].shift_r[46].storage_reg[46][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(46),
      Q => storage_out(46),
      R => '0'
    );
\genblk2[2].shift_r[47].storage_reg[47][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(47),
      Q => storage_out(47),
      R => '0'
    );
\genblk2[2].shift_r[48].storage_reg[48][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(48),
      Q => storage_out(48),
      R => '0'
    );
\genblk2[2].shift_r[49].storage_reg[49][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(49),
      Q => storage_out(49),
      R => '0'
    );
\genblk2[2].shift_r[50].storage_reg[50][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(50),
      Q => storage_out(50),
      R => '0'
    );
\genblk2[2].shift_r[51].storage_reg[51][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(51),
      Q => storage_out(51),
      R => '0'
    );
\genblk2[2].shift_r[52].storage_reg[52][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(52),
      Q => storage_out(52),
      R => '0'
    );
\genblk2[2].shift_r[53].storage_reg[53][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(53),
      Q => storage_out(53),
      R => '0'
    );
\genblk2[2].shift_r[54].storage_reg[54][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(54),
      Q => storage_out(54),
      R => '0'
    );
\genblk2[2].shift_r[55].storage_reg[55][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(55),
      Q => storage_out(55),
      R => '0'
    );
\genblk2[2].shift_r[56].storage_reg[56][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(56),
      Q => storage_out(56),
      R => '0'
    );
\genblk2[2].shift_r[57].storage_reg[57][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(57),
      Q => storage_out(57),
      R => '0'
    );
\genblk2[2].shift_r[58].storage_reg[58][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(58),
      Q => storage_out(58),
      R => '0'
    );
\genblk2[2].shift_r[59].storage_reg[59][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(59),
      Q => storage_out(59),
      R => '0'
    );
\genblk2[2].shift_r[60].storage_reg[60][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(60),
      Q => storage_out(60),
      R => '0'
    );
\genblk2[2].shift_r[61].storage_reg[61][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(61),
      Q => storage_out(61),
      R => '0'
    );
\genblk2[2].shift_r[62].storage_reg[62][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(62),
      Q => storage_out(62),
      R => '0'
    );
\genblk2[2].shift_r[63].storage_reg[63][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(63),
      Q => storage_out(63),
      R => '0'
    );
\genblk2[2].shift_r[64].storage_reg[64][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(64),
      Q => storage_out(64),
      R => '0'
    );
\genblk2[2].shift_r[65].storage_reg[65][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \data_stage[11]_6\(65),
      Q => storage_out(65),
      R => '0'
    );
\genblk2[2].state[65]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => ce_comb,
      O => \genblk2[2].state_reg0\
    );
\genblk2[2].state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__12_n_5\,
      Q => data2(0),
      R => '0'
    );
\genblk2[2].state_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__12_n_4\,
      Q => data2(1),
      R => '0'
    );
\genblk2[2].state_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__13_n_7\,
      Q => data2(2),
      R => '0'
    );
\genblk2[2].state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__13_n_6\,
      Q => data2(3),
      R => '0'
    );
\genblk2[2].state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__13_n_5\,
      Q => data2(4),
      R => '0'
    );
\genblk2[2].state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__13_n_4\,
      Q => data2(5),
      R => '0'
    );
\genblk2[2].state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__14_n_7\,
      Q => data2(6),
      R => '0'
    );
\genblk2[2].state_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__14_n_6\,
      Q => data2(7),
      R => '0'
    );
\genblk2[2].state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__14_n_5\,
      Q => data2(8),
      R => '0'
    );
\genblk2[2].state_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__14_n_4\,
      Q => data2(9),
      R => '0'
    );
\genblk2[2].state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__15_n_7\,
      Q => data2(10),
      R => '0'
    );
\genblk2[2].state_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[2].state_reg0\,
      D => \diff_carry__15_n_6\,
      Q => data2(11),
      R => '0'
    );
\genblk2[3].shift_r[26].storage_reg[26][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(26),
      Q => storage_out(26),
      R => '0'
    );
\genblk2[3].shift_r[27].storage_reg[27][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(27),
      Q => storage_out(27),
      R => '0'
    );
\genblk2[3].shift_r[28].storage_reg[28][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(28),
      Q => storage_out(28),
      R => '0'
    );
\genblk2[3].shift_r[29].storage_reg[29][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(29),
      Q => storage_out(29),
      R => '0'
    );
\genblk2[3].shift_r[30].storage_reg[30][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(30),
      Q => storage_out(30),
      R => '0'
    );
\genblk2[3].shift_r[31].storage_reg[31][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(31),
      Q => storage_out(31),
      R => '0'
    );
\genblk2[3].shift_r[32].storage_reg[32][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(32),
      Q => storage_out(32),
      R => '0'
    );
\genblk2[3].shift_r[33].storage_reg[33][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(33),
      Q => storage_out(33),
      R => '0'
    );
\genblk2[3].shift_r[34].storage_reg[34][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(34),
      Q => storage_out(34),
      R => '0'
    );
\genblk2[3].shift_r[35].storage_reg[35][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(35),
      Q => storage_out(35),
      R => '0'
    );
\genblk2[3].shift_r[36].storage_reg[36][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(36),
      Q => storage_out(36),
      R => '0'
    );
\genblk2[3].shift_r[37].storage_reg[37][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(37),
      Q => storage_out(37),
      R => '0'
    );
\genblk2[3].shift_r[38].storage_reg[38][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(38),
      Q => storage_out(38),
      R => '0'
    );
\genblk2[3].shift_r[39].storage_reg[39][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(39),
      Q => storage_out(39),
      R => '0'
    );
\genblk2[3].shift_r[40].storage_reg[40][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(40),
      Q => storage_out(40),
      R => '0'
    );
\genblk2[3].shift_r[41].storage_reg[41][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(41),
      Q => storage_out(41),
      R => '0'
    );
\genblk2[3].shift_r[42].storage_reg[42][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(42),
      Q => storage_out(42),
      R => '0'
    );
\genblk2[3].shift_r[43].storage_reg[43][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(43),
      Q => storage_out(43),
      R => '0'
    );
\genblk2[3].shift_r[44].storage_reg[44][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(44),
      Q => storage_out(44),
      R => '0'
    );
\genblk2[3].shift_r[45].storage_reg[45][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \data_stage[11]_6\(45),
      Q => storage_out(45),
      R => '0'
    );
\genblk2[3].state[45]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => ce_comb,
      O => \genblk2[3].state_reg0\
    );
\genblk2[3].state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__7_n_5\,
      Q => data1(0),
      R => '0'
    );
\genblk2[3].state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__7_n_4\,
      Q => data1(1),
      R => '0'
    );
\genblk2[3].state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__8_n_7\,
      Q => data1(2),
      R => '0'
    );
\genblk2[3].state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__8_n_6\,
      Q => data1(3),
      R => '0'
    );
\genblk2[3].state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__8_n_5\,
      Q => data1(4),
      R => '0'
    );
\genblk2[3].state_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__8_n_4\,
      Q => data1(5),
      R => '0'
    );
\genblk2[3].state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__9_n_7\,
      Q => data1(6),
      R => '0'
    );
\genblk2[3].state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__9_n_6\,
      Q => data1(7),
      R => '0'
    );
\genblk2[3].state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__9_n_5\,
      Q => data1(8),
      R => '0'
    );
\genblk2[3].state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__9_n_4\,
      Q => data1(9),
      R => '0'
    );
\genblk2[3].state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__10_n_7\,
      Q => data1(10),
      R => '0'
    );
\genblk2[3].state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[3].state_reg0\,
      D => \diff_carry__10_n_6\,
      Q => data1(11),
      R => '0'
    );
\genblk2[4].shift_r[0].storage_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(0),
      Q => storage_out(0),
      R => '0'
    );
\genblk2[4].shift_r[10].storage_reg[10][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(10),
      Q => storage_out(10),
      R => '0'
    );
\genblk2[4].shift_r[11].storage_reg[11][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(11),
      Q => storage_out(11),
      R => '0'
    );
\genblk2[4].shift_r[12].storage_reg[12][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(12),
      Q => storage_out(12),
      R => '0'
    );
\genblk2[4].shift_r[13].storage_reg[13][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(13),
      Q => storage_out(13),
      R => '0'
    );
\genblk2[4].shift_r[14].storage_reg[14][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(14),
      Q => storage_out(14),
      R => '0'
    );
\genblk2[4].shift_r[15].storage_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(15),
      Q => storage_out(15),
      R => '0'
    );
\genblk2[4].shift_r[16].storage_reg[16][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(16),
      Q => storage_out(16),
      R => '0'
    );
\genblk2[4].shift_r[17].storage_reg[17][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(17),
      Q => storage_out(17),
      R => '0'
    );
\genblk2[4].shift_r[18].storage_reg[18][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(18),
      Q => storage_out(18),
      R => '0'
    );
\genblk2[4].shift_r[19].storage_reg[19][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(19),
      Q => storage_out(19),
      R => '0'
    );
\genblk2[4].shift_r[1].storage_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(1),
      Q => storage_out(1),
      R => '0'
    );
\genblk2[4].shift_r[20].storage_reg[20][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(20),
      Q => storage_out(20),
      R => '0'
    );
\genblk2[4].shift_r[21].storage_reg[21][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(21),
      Q => storage_out(21),
      R => '0'
    );
\genblk2[4].shift_r[22].storage_reg[22][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(22),
      Q => storage_out(22),
      R => '0'
    );
\genblk2[4].shift_r[23].storage_reg[23][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(23),
      Q => storage_out(23),
      R => '0'
    );
\genblk2[4].shift_r[24].storage_reg[24][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(24),
      Q => storage_out(24),
      R => '0'
    );
\genblk2[4].shift_r[25].storage_reg[25][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(25),
      Q => storage_out(25),
      R => '0'
    );
\genblk2[4].shift_r[2].storage_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(2),
      Q => storage_out(2),
      R => '0'
    );
\genblk2[4].shift_r[3].storage_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(3),
      Q => storage_out(3),
      R => '0'
    );
\genblk2[4].shift_r[4].storage_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(4),
      Q => storage_out(4),
      R => '0'
    );
\genblk2[4].shift_r[5].storage_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(5),
      Q => storage_out(5),
      R => '0'
    );
\genblk2[4].shift_r[6].storage_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(6),
      Q => storage_out(6),
      R => '0'
    );
\genblk2[4].shift_r[7].storage_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(7),
      Q => storage_out(7),
      R => '0'
    );
\genblk2[4].shift_r[8].storage_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(8),
      Q => storage_out(8),
      R => '0'
    );
\genblk2[4].shift_r[9].storage_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \data_stage[11]_6\(9),
      Q => storage_out(9),
      R => '0'
    );
\genblk2[4].state[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ce_comb,
      O => \genblk2[4].state_reg0\
    );
\genblk2[4].state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__2_n_5\,
      Q => data0(0),
      R => '0'
    );
\genblk2[4].state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__2_n_4\,
      Q => data0(1),
      R => '0'
    );
\genblk2[4].state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__3_n_7\,
      Q => data0(2),
      R => '0'
    );
\genblk2[4].state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__3_n_6\,
      Q => data0(3),
      R => '0'
    );
\genblk2[4].state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__3_n_5\,
      Q => data0(4),
      R => '0'
    );
\genblk2[4].state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__3_n_4\,
      Q => data0(5),
      R => '0'
    );
\genblk2[4].state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__4_n_7\,
      Q => data0(6),
      R => '0'
    );
\genblk2[4].state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__4_n_6\,
      Q => data0(7),
      R => '0'
    );
\genblk2[4].state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__4_n_5\,
      Q => data0(8),
      R => '0'
    );
\genblk2[4].state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__4_n_4\,
      Q => data0(9),
      R => '0'
    );
\genblk2[4].state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__5_n_7\,
      Q => data0(10),
      R => '0'
    );
\genblk2[4].state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk2[4].state_reg0\,
      D => \diff_carry__5_n_6\,
      Q => data0(11),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_cic_int is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[104]_0\ : out STD_LOGIC_VECTOR ( 97 downto 0 );
    sum00_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[4].state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \genblk1[0].state_reg[87]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_valid_b : in STD_LOGIC;
    \data_stage[2]_8\ : in STD_LOGIC_VECTOR ( 105 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_clk : in STD_LOGIC;
    \genblk1[3].state_reg[26]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[2].state_reg[46]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[1].state_reg[66]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[0].state_reg[86]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_cic_int : entity is "cic_int";
end system_axi_adc_decimate_0_cic_int;

architecture STRUCTURE of system_axi_adc_decimate_0_cic_int is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_stage[1]_7\ : STD_LOGIC_VECTOR ( 105 downto 26 );
  signal \^genblk1[0].state_reg[104]_0\ : STD_LOGIC_VECTOR ( 97 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sum00_out_0 : STD_LOGIC_VECTOR ( 86 downto 26 );
  signal \sum_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__0_n_0\ : STD_LOGIC;
  signal \sum_carry__0_n_1\ : STD_LOGIC;
  signal \sum_carry__0_n_2\ : STD_LOGIC;
  signal \sum_carry__0_n_3\ : STD_LOGIC;
  signal \sum_carry__0_n_4\ : STD_LOGIC;
  signal \sum_carry__0_n_5\ : STD_LOGIC;
  signal \sum_carry__0_n_6\ : STD_LOGIC;
  signal \sum_carry__0_n_7\ : STD_LOGIC;
  signal \sum_carry__10_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__10_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__10_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__10_i_5__5_n_0\ : STD_LOGIC;
  signal \sum_carry__10_n_0\ : STD_LOGIC;
  signal \sum_carry__10_n_1\ : STD_LOGIC;
  signal \sum_carry__10_n_2\ : STD_LOGIC;
  signal \sum_carry__10_n_3\ : STD_LOGIC;
  signal \sum_carry__10_n_4\ : STD_LOGIC;
  signal \sum_carry__10_n_5\ : STD_LOGIC;
  signal \sum_carry__11_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__11_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__11_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__11_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__11_n_0\ : STD_LOGIC;
  signal \sum_carry__11_n_1\ : STD_LOGIC;
  signal \sum_carry__11_n_2\ : STD_LOGIC;
  signal \sum_carry__11_n_3\ : STD_LOGIC;
  signal \sum_carry__11_n_4\ : STD_LOGIC;
  signal \sum_carry__11_n_5\ : STD_LOGIC;
  signal \sum_carry__11_n_6\ : STD_LOGIC;
  signal \sum_carry__11_n_7\ : STD_LOGIC;
  signal \sum_carry__12_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__12_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__12_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__12_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__12_n_0\ : STD_LOGIC;
  signal \sum_carry__12_n_1\ : STD_LOGIC;
  signal \sum_carry__12_n_2\ : STD_LOGIC;
  signal \sum_carry__12_n_3\ : STD_LOGIC;
  signal \sum_carry__12_n_4\ : STD_LOGIC;
  signal \sum_carry__12_n_5\ : STD_LOGIC;
  signal \sum_carry__12_n_6\ : STD_LOGIC;
  signal \sum_carry__12_n_7\ : STD_LOGIC;
  signal \sum_carry__13_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__13_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__13_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__13_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__13_n_0\ : STD_LOGIC;
  signal \sum_carry__13_n_1\ : STD_LOGIC;
  signal \sum_carry__13_n_2\ : STD_LOGIC;
  signal \sum_carry__13_n_3\ : STD_LOGIC;
  signal \sum_carry__13_n_4\ : STD_LOGIC;
  signal \sum_carry__13_n_5\ : STD_LOGIC;
  signal \sum_carry__13_n_6\ : STD_LOGIC;
  signal \sum_carry__13_n_7\ : STD_LOGIC;
  signal \sum_carry__14_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__14_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__14_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__14_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__14_n_0\ : STD_LOGIC;
  signal \sum_carry__14_n_1\ : STD_LOGIC;
  signal \sum_carry__14_n_2\ : STD_LOGIC;
  signal \sum_carry__14_n_3\ : STD_LOGIC;
  signal \sum_carry__14_n_4\ : STD_LOGIC;
  signal \sum_carry__14_n_5\ : STD_LOGIC;
  signal \sum_carry__14_n_6\ : STD_LOGIC;
  signal \sum_carry__14_n_7\ : STD_LOGIC;
  signal \sum_carry__15_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__15_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__15_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__15_i_5__5_n_0\ : STD_LOGIC;
  signal \sum_carry__15_n_0\ : STD_LOGIC;
  signal \sum_carry__15_n_1\ : STD_LOGIC;
  signal \sum_carry__15_n_2\ : STD_LOGIC;
  signal \sum_carry__15_n_3\ : STD_LOGIC;
  signal \sum_carry__15_n_4\ : STD_LOGIC;
  signal \sum_carry__15_n_5\ : STD_LOGIC;
  signal \sum_carry__15_n_6\ : STD_LOGIC;
  signal \sum_carry__15_n_7\ : STD_LOGIC;
  signal \sum_carry__16_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__16_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__16_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__16_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__16_n_0\ : STD_LOGIC;
  signal \sum_carry__16_n_1\ : STD_LOGIC;
  signal \sum_carry__16_n_2\ : STD_LOGIC;
  signal \sum_carry__16_n_3\ : STD_LOGIC;
  signal \sum_carry__16_n_4\ : STD_LOGIC;
  signal \sum_carry__16_n_5\ : STD_LOGIC;
  signal \sum_carry__16_n_6\ : STD_LOGIC;
  signal \sum_carry__16_n_7\ : STD_LOGIC;
  signal \sum_carry__17_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__17_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__17_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__17_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__17_n_0\ : STD_LOGIC;
  signal \sum_carry__17_n_1\ : STD_LOGIC;
  signal \sum_carry__17_n_2\ : STD_LOGIC;
  signal \sum_carry__17_n_3\ : STD_LOGIC;
  signal \sum_carry__17_n_4\ : STD_LOGIC;
  signal \sum_carry__17_n_5\ : STD_LOGIC;
  signal \sum_carry__17_n_6\ : STD_LOGIC;
  signal \sum_carry__17_n_7\ : STD_LOGIC;
  signal \sum_carry__18_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__18_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__18_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__18_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__18_n_0\ : STD_LOGIC;
  signal \sum_carry__18_n_1\ : STD_LOGIC;
  signal \sum_carry__18_n_2\ : STD_LOGIC;
  signal \sum_carry__18_n_3\ : STD_LOGIC;
  signal \sum_carry__18_n_4\ : STD_LOGIC;
  signal \sum_carry__18_n_5\ : STD_LOGIC;
  signal \sum_carry__18_n_6\ : STD_LOGIC;
  signal \sum_carry__18_n_7\ : STD_LOGIC;
  signal \sum_carry__19_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__19_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__19_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__19_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__19_n_0\ : STD_LOGIC;
  signal \sum_carry__19_n_1\ : STD_LOGIC;
  signal \sum_carry__19_n_2\ : STD_LOGIC;
  signal \sum_carry__19_n_3\ : STD_LOGIC;
  signal \sum_carry__19_n_4\ : STD_LOGIC;
  signal \sum_carry__19_n_5\ : STD_LOGIC;
  signal \sum_carry__19_n_6\ : STD_LOGIC;
  signal \sum_carry__19_n_7\ : STD_LOGIC;
  signal \sum_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__1_n_0\ : STD_LOGIC;
  signal \sum_carry__1_n_1\ : STD_LOGIC;
  signal \sum_carry__1_n_2\ : STD_LOGIC;
  signal \sum_carry__1_n_3\ : STD_LOGIC;
  signal \sum_carry__1_n_4\ : STD_LOGIC;
  signal \sum_carry__1_n_5\ : STD_LOGIC;
  signal \sum_carry__1_n_6\ : STD_LOGIC;
  signal \sum_carry__1_n_7\ : STD_LOGIC;
  signal \sum_carry__20_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__20_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__20_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__20_i_5__5_n_0\ : STD_LOGIC;
  signal \sum_carry__20_n_0\ : STD_LOGIC;
  signal \sum_carry__20_n_1\ : STD_LOGIC;
  signal \sum_carry__20_n_2\ : STD_LOGIC;
  signal \sum_carry__20_n_3\ : STD_LOGIC;
  signal \sum_carry__20_n_4\ : STD_LOGIC;
  signal \sum_carry__20_n_5\ : STD_LOGIC;
  signal \sum_carry__20_n_6\ : STD_LOGIC;
  signal \sum_carry__20_n_7\ : STD_LOGIC;
  signal \sum_carry__21_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__21_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__21_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__21_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__21_n_0\ : STD_LOGIC;
  signal \sum_carry__21_n_1\ : STD_LOGIC;
  signal \sum_carry__21_n_2\ : STD_LOGIC;
  signal \sum_carry__21_n_3\ : STD_LOGIC;
  signal \sum_carry__21_n_4\ : STD_LOGIC;
  signal \sum_carry__21_n_5\ : STD_LOGIC;
  signal \sum_carry__21_n_6\ : STD_LOGIC;
  signal \sum_carry__21_n_7\ : STD_LOGIC;
  signal \sum_carry__22_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__22_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__22_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__22_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__22_n_0\ : STD_LOGIC;
  signal \sum_carry__22_n_1\ : STD_LOGIC;
  signal \sum_carry__22_n_2\ : STD_LOGIC;
  signal \sum_carry__22_n_3\ : STD_LOGIC;
  signal \sum_carry__22_n_4\ : STD_LOGIC;
  signal \sum_carry__22_n_5\ : STD_LOGIC;
  signal \sum_carry__22_n_6\ : STD_LOGIC;
  signal \sum_carry__22_n_7\ : STD_LOGIC;
  signal \sum_carry__23_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__23_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__23_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__23_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__23_n_0\ : STD_LOGIC;
  signal \sum_carry__23_n_1\ : STD_LOGIC;
  signal \sum_carry__23_n_2\ : STD_LOGIC;
  signal \sum_carry__23_n_3\ : STD_LOGIC;
  signal \sum_carry__23_n_4\ : STD_LOGIC;
  signal \sum_carry__23_n_5\ : STD_LOGIC;
  signal \sum_carry__23_n_6\ : STD_LOGIC;
  signal \sum_carry__23_n_7\ : STD_LOGIC;
  signal \sum_carry__24_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__24_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__24_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__24_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__24_n_0\ : STD_LOGIC;
  signal \sum_carry__24_n_1\ : STD_LOGIC;
  signal \sum_carry__24_n_2\ : STD_LOGIC;
  signal \sum_carry__24_n_3\ : STD_LOGIC;
  signal \sum_carry__24_n_4\ : STD_LOGIC;
  signal \sum_carry__24_n_5\ : STD_LOGIC;
  signal \sum_carry__24_n_6\ : STD_LOGIC;
  signal \sum_carry__24_n_7\ : STD_LOGIC;
  signal \sum_carry__25_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__25_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__25_n_3\ : STD_LOGIC;
  signal \sum_carry__25_n_6\ : STD_LOGIC;
  signal \sum_carry__25_n_7\ : STD_LOGIC;
  signal \sum_carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__2_n_0\ : STD_LOGIC;
  signal \sum_carry__2_n_1\ : STD_LOGIC;
  signal \sum_carry__2_n_2\ : STD_LOGIC;
  signal \sum_carry__2_n_3\ : STD_LOGIC;
  signal \sum_carry__2_n_4\ : STD_LOGIC;
  signal \sum_carry__2_n_5\ : STD_LOGIC;
  signal \sum_carry__2_n_6\ : STD_LOGIC;
  signal \sum_carry__2_n_7\ : STD_LOGIC;
  signal \sum_carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__3_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__3_n_0\ : STD_LOGIC;
  signal \sum_carry__3_n_1\ : STD_LOGIC;
  signal \sum_carry__3_n_2\ : STD_LOGIC;
  signal \sum_carry__3_n_3\ : STD_LOGIC;
  signal \sum_carry__3_n_4\ : STD_LOGIC;
  signal \sum_carry__3_n_5\ : STD_LOGIC;
  signal \sum_carry__3_n_6\ : STD_LOGIC;
  signal \sum_carry__3_n_7\ : STD_LOGIC;
  signal \sum_carry__4_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__4_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__4_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__4_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__4_n_0\ : STD_LOGIC;
  signal \sum_carry__4_n_1\ : STD_LOGIC;
  signal \sum_carry__4_n_2\ : STD_LOGIC;
  signal \sum_carry__4_n_3\ : STD_LOGIC;
  signal \sum_carry__4_n_4\ : STD_LOGIC;
  signal \sum_carry__4_n_5\ : STD_LOGIC;
  signal \sum_carry__4_n_6\ : STD_LOGIC;
  signal \sum_carry__4_n_7\ : STD_LOGIC;
  signal \sum_carry__5_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__5_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__5_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__5_i_5__5_n_0\ : STD_LOGIC;
  signal \sum_carry__5_n_0\ : STD_LOGIC;
  signal \sum_carry__5_n_1\ : STD_LOGIC;
  signal \sum_carry__5_n_2\ : STD_LOGIC;
  signal \sum_carry__5_n_3\ : STD_LOGIC;
  signal \sum_carry__5_n_6\ : STD_LOGIC;
  signal \sum_carry__5_n_7\ : STD_LOGIC;
  signal \sum_carry__6_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__6_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__6_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__6_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__6_n_0\ : STD_LOGIC;
  signal \sum_carry__6_n_1\ : STD_LOGIC;
  signal \sum_carry__6_n_2\ : STD_LOGIC;
  signal \sum_carry__6_n_3\ : STD_LOGIC;
  signal \sum_carry__7_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__7_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__7_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__7_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__7_n_0\ : STD_LOGIC;
  signal \sum_carry__7_n_1\ : STD_LOGIC;
  signal \sum_carry__7_n_2\ : STD_LOGIC;
  signal \sum_carry__7_n_3\ : STD_LOGIC;
  signal \sum_carry__8_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__8_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__8_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__8_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__8_n_0\ : STD_LOGIC;
  signal \sum_carry__8_n_1\ : STD_LOGIC;
  signal \sum_carry__8_n_2\ : STD_LOGIC;
  signal \sum_carry__8_n_3\ : STD_LOGIC;
  signal \sum_carry__9_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry__9_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry__9_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry__9_i_4__5_n_0\ : STD_LOGIC;
  signal \sum_carry__9_n_0\ : STD_LOGIC;
  signal \sum_carry__9_n_1\ : STD_LOGIC;
  signal \sum_carry__9_n_2\ : STD_LOGIC;
  signal \sum_carry__9_n_3\ : STD_LOGIC;
  signal \sum_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \sum_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \sum_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \sum_carry_i_4__5_n_0\ : STD_LOGIC;
  signal sum_carry_n_0 : STD_LOGIC;
  signal sum_carry_n_1 : STD_LOGIC;
  signal sum_carry_n_2 : STD_LOGIC;
  signal sum_carry_n_3 : STD_LOGIC;
  signal sum_carry_n_4 : STD_LOGIC;
  signal sum_carry_n_5 : STD_LOGIC;
  signal sum_carry_n_6 : STD_LOGIC;
  signal sum_carry_n_7 : STD_LOGIC;
  signal \NLW_sum_carry__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_carry__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sum_carry : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__15\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__16\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__17\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__18\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__19\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__20\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__21\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__22\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__23\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__24\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__25\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__9\ : label is 35;
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \genblk1[0].state_reg[104]_0\(97 downto 0) <= \^genblk1[0].state_reg[104]_0\(97 downto 0);
\genblk1[0].state_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(93),
      R => '0'
    );
\genblk1[0].state_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(94),
      R => '0'
    );
\genblk1[0].state_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(95),
      R => '0'
    );
\genblk1[0].state_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(96),
      R => '0'
    );
\genblk1[0].state_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__25_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(97),
      R => '0'
    );
\genblk1[0].state_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__25_n_6\,
      Q => \data_stage[1]_7\(105),
      R => '0'
    );
\genblk1[0].state_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__20_n_5\,
      Q => \data_stage[1]_7\(86),
      R => '0'
    );
\genblk1[0].state_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__20_n_4\,
      Q => \^di\(3),
      R => '0'
    );
\genblk1[0].state_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(81),
      R => '0'
    );
\genblk1[0].state_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(82),
      R => '0'
    );
\genblk1[0].state_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(83),
      R => '0'
    );
\genblk1[0].state_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(84),
      R => '0'
    );
\genblk1[0].state_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(85),
      R => '0'
    );
\genblk1[0].state_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(86),
      R => '0'
    );
\genblk1[0].state_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(87),
      R => '0'
    );
\genblk1[0].state_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(88),
      R => '0'
    );
\genblk1[0].state_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(89),
      R => '0'
    );
\genblk1[0].state_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(90),
      R => '0'
    );
\genblk1[0].state_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(91),
      R => '0'
    );
\genblk1[0].state_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(92),
      R => '0'
    );
\genblk1[1].state_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__15_n_5\,
      Q => \data_stage[1]_7\(66),
      R => '0'
    );
\genblk1[1].state_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__15_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(64),
      R => '0'
    );
\genblk1[1].state_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(65),
      R => '0'
    );
\genblk1[1].state_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(66),
      R => '0'
    );
\genblk1[1].state_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(67),
      R => '0'
    );
\genblk1[1].state_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(68),
      R => '0'
    );
\genblk1[1].state_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(69),
      R => '0'
    );
\genblk1[1].state_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(70),
      R => '0'
    );
\genblk1[1].state_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(71),
      R => '0'
    );
\genblk1[1].state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(72),
      R => '0'
    );
\genblk1[1].state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(73),
      R => '0'
    );
\genblk1[1].state_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(74),
      R => '0'
    );
\genblk1[1].state_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(75),
      R => '0'
    );
\genblk1[1].state_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(76),
      R => '0'
    );
\genblk1[1].state_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(77),
      R => '0'
    );
\genblk1[1].state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(78),
      R => '0'
    );
\genblk1[1].state_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(79),
      R => '0'
    );
\genblk1[1].state_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(80),
      R => '0'
    );
\genblk1[1].state_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__20_n_7\,
      Q => \^di\(0),
      R => '0'
    );
\genblk1[1].state_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__20_n_6\,
      Q => \^di\(1),
      R => '0'
    );
\genblk1[2].state_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__10_n_5\,
      Q => \data_stage[1]_7\(46),
      R => '0'
    );
\genblk1[2].state_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__10_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(45),
      R => '0'
    );
\genblk1[2].state_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(46),
      R => '0'
    );
\genblk1[2].state_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(47),
      R => '0'
    );
\genblk1[2].state_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(48),
      R => '0'
    );
\genblk1[2].state_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(49),
      R => '0'
    );
\genblk1[2].state_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(50),
      R => '0'
    );
\genblk1[2].state_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(51),
      R => '0'
    );
\genblk1[2].state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(52),
      R => '0'
    );
\genblk1[2].state_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(53),
      R => '0'
    );
\genblk1[2].state_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(54),
      R => '0'
    );
\genblk1[2].state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(55),
      R => '0'
    );
\genblk1[2].state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(56),
      R => '0'
    );
\genblk1[2].state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(57),
      R => '0'
    );
\genblk1[2].state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(58),
      R => '0'
    );
\genblk1[2].state_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(59),
      R => '0'
    );
\genblk1[2].state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(60),
      R => '0'
    );
\genblk1[2].state_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(61),
      R => '0'
    );
\genblk1[2].state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__15_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(62),
      R => '0'
    );
\genblk1[2].state_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__15_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(63),
      R => '0'
    );
\genblk1[3].state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(0),
      Q => \data_stage[1]_7\(26),
      R => '0'
    );
\genblk1[3].state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(1),
      Q => \^genblk1[0].state_reg[104]_0\(26),
      R => '0'
    );
\genblk1[3].state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(2),
      Q => \^genblk1[0].state_reg[104]_0\(27),
      R => '0'
    );
\genblk1[3].state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(3),
      Q => \^genblk1[0].state_reg[104]_0\(28),
      R => '0'
    );
\genblk1[3].state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(4),
      Q => \^genblk1[0].state_reg[104]_0\(29),
      R => '0'
    );
\genblk1[3].state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(5),
      Q => \^genblk1[0].state_reg[104]_0\(30),
      R => '0'
    );
\genblk1[3].state_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(6),
      Q => \^genblk1[0].state_reg[104]_0\(31),
      R => '0'
    );
\genblk1[3].state_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(7),
      Q => \^genblk1[0].state_reg[104]_0\(32),
      R => '0'
    );
\genblk1[3].state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(8),
      Q => \^genblk1[0].state_reg[104]_0\(33),
      R => '0'
    );
\genblk1[3].state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(9),
      Q => \^genblk1[0].state_reg[104]_0\(34),
      R => '0'
    );
\genblk1[3].state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(10),
      Q => \^genblk1[0].state_reg[104]_0\(35),
      R => '0'
    );
\genblk1[3].state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(11),
      Q => \^genblk1[0].state_reg[104]_0\(36),
      R => '0'
    );
\genblk1[3].state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(12),
      Q => \^genblk1[0].state_reg[104]_0\(37),
      R => '0'
    );
\genblk1[3].state_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(13),
      Q => \^genblk1[0].state_reg[104]_0\(38),
      R => '0'
    );
\genblk1[3].state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(14),
      Q => \^genblk1[0].state_reg[104]_0\(39),
      R => '0'
    );
\genblk1[3].state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(15),
      Q => \^genblk1[0].state_reg[104]_0\(40),
      R => '0'
    );
\genblk1[3].state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(16),
      Q => \^genblk1[0].state_reg[104]_0\(41),
      R => '0'
    );
\genblk1[3].state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(17),
      Q => \^genblk1[0].state_reg[104]_0\(42),
      R => '0'
    );
\genblk1[3].state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(18),
      Q => \^genblk1[0].state_reg[104]_0\(43),
      R => '0'
    );
\genblk1[3].state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(19),
      Q => \^genblk1[0].state_reg[104]_0\(44),
      R => '0'
    );
\genblk1[4].state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_7,
      Q => \^genblk1[0].state_reg[104]_0\(0),
      R => '0'
    );
\genblk1[4].state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(10),
      R => '0'
    );
\genblk1[4].state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(11),
      R => '0'
    );
\genblk1[4].state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(12),
      R => '0'
    );
\genblk1[4].state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(13),
      R => '0'
    );
\genblk1[4].state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(14),
      R => '0'
    );
\genblk1[4].state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(15),
      R => '0'
    );
\genblk1[4].state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(16),
      R => '0'
    );
\genblk1[4].state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(17),
      R => '0'
    );
\genblk1[4].state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(18),
      R => '0'
    );
\genblk1[4].state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(19),
      R => '0'
    );
\genblk1[4].state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_6,
      Q => \^genblk1[0].state_reg[104]_0\(1),
      R => '0'
    );
\genblk1[4].state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(20),
      R => '0'
    );
\genblk1[4].state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(21),
      R => '0'
    );
\genblk1[4].state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(22),
      R => '0'
    );
\genblk1[4].state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(23),
      R => '0'
    );
\genblk1[4].state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(24),
      R => '0'
    );
\genblk1[4].state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(25),
      R => '0'
    );
\genblk1[4].state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_5,
      Q => \^genblk1[0].state_reg[104]_0\(2),
      R => '0'
    );
\genblk1[4].state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_4,
      Q => \^genblk1[0].state_reg[104]_0\(3),
      R => '0'
    );
\genblk1[4].state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(4),
      R => '0'
    );
\genblk1[4].state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(5),
      R => '0'
    );
\genblk1[4].state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(6),
      R => '0'
    );
\genblk1[4].state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(7),
      R => '0'
    );
\genblk1[4].state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(8),
      R => '0'
    );
\genblk1[4].state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(9),
      R => '0'
    );
sum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_carry_n_0,
      CO(2) => sum_carry_n_1,
      CO(1) => sum_carry_n_2,
      CO(0) => sum_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => sum_carry_n_4,
      O(2) => sum_carry_n_5,
      O(1) => sum_carry_n_6,
      O(0) => sum_carry_n_7,
      S(3) => \sum_carry_i_1__5_n_0\,
      S(2) => \sum_carry_i_2__5_n_0\,
      S(1) => \sum_carry_i_3__5_n_0\,
      S(0) => \sum_carry_i_4__5_n_0\
    );
\sum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_carry_n_0,
      CO(3) => \sum_carry__0_n_0\,
      CO(2) => \sum_carry__0_n_1\,
      CO(1) => \sum_carry__0_n_2\,
      CO(0) => \sum_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \sum_carry__0_n_4\,
      O(2) => \sum_carry__0_n_5\,
      O(1) => \sum_carry__0_n_6\,
      O(0) => \sum_carry__0_n_7\,
      S(3) => \sum_carry__0_i_1__5_n_0\,
      S(2) => \sum_carry__0_i_2__5_n_0\,
      S(1) => \sum_carry__0_i_3__5_n_0\,
      S(0) => \sum_carry__0_i_4__5_n_0\
    );
\sum_carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^genblk1[0].state_reg[104]_0\(7),
      O => \sum_carry__0_i_1__5_n_0\
    );
\sum_carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(7),
      I1 => \data_stage[2]_8\(7),
      O => \genblk1[4].state_reg[7]_0\(3)
    );
\sum_carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^genblk1[0].state_reg[104]_0\(6),
      O => \sum_carry__0_i_2__5_n_0\
    );
\sum_carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(6),
      I1 => \data_stage[2]_8\(6),
      O => \genblk1[4].state_reg[7]_0\(2)
    );
\sum_carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^genblk1[0].state_reg[104]_0\(5),
      O => \sum_carry__0_i_3__5_n_0\
    );
\sum_carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(5),
      I1 => \data_stage[2]_8\(5),
      O => \genblk1[4].state_reg[7]_0\(1)
    );
\sum_carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^genblk1[0].state_reg[104]_0\(4),
      O => \sum_carry__0_i_4__5_n_0\
    );
\sum_carry__0_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(4),
      I1 => \data_stage[2]_8\(4),
      O => \genblk1[4].state_reg[7]_0\(0)
    );
\sum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__0_n_0\,
      CO(3) => \sum_carry__1_n_0\,
      CO(2) => \sum_carry__1_n_1\,
      CO(1) => \sum_carry__1_n_2\,
      CO(0) => \sum_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \sum_carry__1_n_4\,
      O(2) => \sum_carry__1_n_5\,
      O(1) => \sum_carry__1_n_6\,
      O(0) => \sum_carry__1_n_7\,
      S(3) => \sum_carry__1_i_1__5_n_0\,
      S(2) => \sum_carry__1_i_2__5_n_0\,
      S(1) => \sum_carry__1_i_3__5_n_0\,
      S(0) => \sum_carry__1_i_4__5_n_0\
    );
\sum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__9_n_0\,
      CO(3) => \sum_carry__10_n_0\,
      CO(2) => \sum_carry__10_n_1\,
      CO(1) => \sum_carry__10_n_2\,
      CO(0) => \sum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => sum00_out_0(46),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__10_n_4\,
      O(2) => \sum_carry__10_n_5\,
      O(1 downto 0) => \p_1_in__0\(19 downto 18),
      S(3) => \sum_carry__10_i_2__5_n_0\,
      S(2) => \sum_carry__10_i_3__5_n_0\,
      S(1) => \sum_carry__10_i_4__5_n_0\,
      S(0) => \sum_carry__10_i_5__5_n_0\
    );
\sum_carry__10_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_1\(1),
      I1 => adc_valid_b,
      I2 => Q(11),
      O => sum00_out_0(46)
    );
\sum_carry__10_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_1\(1),
      I1 => adc_valid_b,
      I2 => \data_stage[1]_7\(46),
      O => sum00_out(1)
    );
\sum_carry__10_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(45),
      O => \sum_carry__10_i_2__5_n_0\
    );
\sum_carry__10_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(45),
      I1 => \data_stage[2]_8\(47),
      O => \genblk1[2].state_reg[47]_0\(3)
    );
\sum_carry__10_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => Q(11),
      I1 => \data_stage[1]_7\(46),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_1\(1),
      O => \sum_carry__10_i_3__5_n_0\
    );
\sum_carry__10_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \data_stage[1]_7\(46),
      I1 => \data_stage[2]_8\(46),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_1\(1),
      O => \genblk1[2].state_reg[47]_0\(2)
    );
\sum_carry__10_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(44),
      O => \sum_carry__10_i_4__5_n_0\
    );
\sum_carry__10_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(44),
      I1 => \data_stage[2]_8\(45),
      O => \genblk1[2].state_reg[47]_0\(1)
    );
\sum_carry__10_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(43),
      O => \sum_carry__10_i_5__5_n_0\
    );
\sum_carry__10_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(43),
      I1 => \data_stage[2]_8\(44),
      O => \genblk1[2].state_reg[47]_0\(0)
    );
\sum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__10_n_0\,
      CO(3) => \sum_carry__11_n_0\,
      CO(2) => \sum_carry__11_n_1\,
      CO(1) => \sum_carry__11_n_2\,
      CO(0) => \sum_carry__11_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__11_n_4\,
      O(2) => \sum_carry__11_n_5\,
      O(1) => \sum_carry__11_n_6\,
      O(0) => \sum_carry__11_n_7\,
      S(3) => \sum_carry__11_i_1__5_n_0\,
      S(2) => \sum_carry__11_i_2__5_n_0\,
      S(1) => \sum_carry__11_i_3__5_n_0\,
      S(0) => \sum_carry__11_i_4__5_n_0\
    );
\sum_carry__11_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(49),
      O => \sum_carry__11_i_1__5_n_0\
    );
\sum_carry__11_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(49),
      I1 => \data_stage[2]_8\(51),
      O => \genblk1[2].state_reg[51]_0\(3)
    );
\sum_carry__11_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(48),
      O => \sum_carry__11_i_2__5_n_0\
    );
\sum_carry__11_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(48),
      I1 => \data_stage[2]_8\(50),
      O => \genblk1[2].state_reg[51]_0\(2)
    );
\sum_carry__11_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(47),
      O => \sum_carry__11_i_3__5_n_0\
    );
\sum_carry__11_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(47),
      I1 => \data_stage[2]_8\(49),
      O => \genblk1[2].state_reg[51]_0\(1)
    );
\sum_carry__11_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(46),
      O => \sum_carry__11_i_4__5_n_0\
    );
\sum_carry__11_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(46),
      I1 => \data_stage[2]_8\(48),
      O => \genblk1[2].state_reg[51]_0\(0)
    );
\sum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__11_n_0\,
      CO(3) => \sum_carry__12_n_0\,
      CO(2) => \sum_carry__12_n_1\,
      CO(1) => \sum_carry__12_n_2\,
      CO(0) => \sum_carry__12_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__12_n_4\,
      O(2) => \sum_carry__12_n_5\,
      O(1) => \sum_carry__12_n_6\,
      O(0) => \sum_carry__12_n_7\,
      S(3) => \sum_carry__12_i_1__5_n_0\,
      S(2) => \sum_carry__12_i_2__5_n_0\,
      S(1) => \sum_carry__12_i_3__5_n_0\,
      S(0) => \sum_carry__12_i_4__5_n_0\
    );
\sum_carry__12_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(53),
      O => \sum_carry__12_i_1__5_n_0\
    );
\sum_carry__12_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(53),
      I1 => \data_stage[2]_8\(55),
      O => \genblk1[2].state_reg[55]_0\(3)
    );
\sum_carry__12_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(52),
      O => \sum_carry__12_i_2__5_n_0\
    );
\sum_carry__12_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(52),
      I1 => \data_stage[2]_8\(54),
      O => \genblk1[2].state_reg[55]_0\(2)
    );
\sum_carry__12_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(51),
      O => \sum_carry__12_i_3__5_n_0\
    );
\sum_carry__12_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(51),
      I1 => \data_stage[2]_8\(53),
      O => \genblk1[2].state_reg[55]_0\(1)
    );
\sum_carry__12_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(50),
      O => \sum_carry__12_i_4__5_n_0\
    );
\sum_carry__12_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(50),
      I1 => \data_stage[2]_8\(52),
      O => \genblk1[2].state_reg[55]_0\(0)
    );
\sum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__12_n_0\,
      CO(3) => \sum_carry__13_n_0\,
      CO(2) => \sum_carry__13_n_1\,
      CO(1) => \sum_carry__13_n_2\,
      CO(0) => \sum_carry__13_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__13_n_4\,
      O(2) => \sum_carry__13_n_5\,
      O(1) => \sum_carry__13_n_6\,
      O(0) => \sum_carry__13_n_7\,
      S(3) => \sum_carry__13_i_1__5_n_0\,
      S(2) => \sum_carry__13_i_2__5_n_0\,
      S(1) => \sum_carry__13_i_3__5_n_0\,
      S(0) => \sum_carry__13_i_4__5_n_0\
    );
\sum_carry__13_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(57),
      O => \sum_carry__13_i_1__5_n_0\
    );
\sum_carry__13_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(57),
      I1 => \data_stage[2]_8\(59),
      O => \genblk1[2].state_reg[59]_0\(3)
    );
\sum_carry__13_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(56),
      O => \sum_carry__13_i_2__5_n_0\
    );
\sum_carry__13_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(56),
      I1 => \data_stage[2]_8\(58),
      O => \genblk1[2].state_reg[59]_0\(2)
    );
\sum_carry__13_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(55),
      O => \sum_carry__13_i_3__5_n_0\
    );
\sum_carry__13_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(55),
      I1 => \data_stage[2]_8\(57),
      O => \genblk1[2].state_reg[59]_0\(1)
    );
\sum_carry__13_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(54),
      O => \sum_carry__13_i_4__5_n_0\
    );
\sum_carry__13_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(54),
      I1 => \data_stage[2]_8\(56),
      O => \genblk1[2].state_reg[59]_0\(0)
    );
\sum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__13_n_0\,
      CO(3) => \sum_carry__14_n_0\,
      CO(2) => \sum_carry__14_n_1\,
      CO(1) => \sum_carry__14_n_2\,
      CO(0) => \sum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__14_n_4\,
      O(2) => \sum_carry__14_n_5\,
      O(1) => \sum_carry__14_n_6\,
      O(0) => \sum_carry__14_n_7\,
      S(3) => \sum_carry__14_i_1__5_n_0\,
      S(2) => \sum_carry__14_i_2__5_n_0\,
      S(1) => \sum_carry__14_i_3__5_n_0\,
      S(0) => \sum_carry__14_i_4__5_n_0\
    );
\sum_carry__14_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(61),
      O => \sum_carry__14_i_1__5_n_0\
    );
\sum_carry__14_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(61),
      I1 => \data_stage[2]_8\(63),
      O => \genblk1[2].state_reg[63]_0\(3)
    );
\sum_carry__14_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(60),
      O => \sum_carry__14_i_2__5_n_0\
    );
\sum_carry__14_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(60),
      I1 => \data_stage[2]_8\(62),
      O => \genblk1[2].state_reg[63]_0\(2)
    );
\sum_carry__14_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(59),
      O => \sum_carry__14_i_3__5_n_0\
    );
\sum_carry__14_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(59),
      I1 => \data_stage[2]_8\(61),
      O => \genblk1[2].state_reg[63]_0\(1)
    );
\sum_carry__14_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(58),
      O => \sum_carry__14_i_4__5_n_0\
    );
\sum_carry__14_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(58),
      I1 => \data_stage[2]_8\(60),
      O => \genblk1[2].state_reg[63]_0\(0)
    );
\sum_carry__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__14_n_0\,
      CO(3) => \sum_carry__15_n_0\,
      CO(2) => \sum_carry__15_n_1\,
      CO(1) => \sum_carry__15_n_2\,
      CO(0) => \sum_carry__15_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => sum00_out_0(66),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__15_n_4\,
      O(2) => \sum_carry__15_n_5\,
      O(1) => \sum_carry__15_n_6\,
      O(0) => \sum_carry__15_n_7\,
      S(3) => \sum_carry__15_i_2__5_n_0\,
      S(2) => \sum_carry__15_i_3__5_n_0\,
      S(1) => \sum_carry__15_i_4__5_n_0\,
      S(0) => \sum_carry__15_i_5__5_n_0\
    );
\sum_carry__15_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_1\(2),
      I1 => adc_valid_b,
      I2 => Q(11),
      O => sum00_out_0(66)
    );
\sum_carry__15_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_1\(2),
      I1 => adc_valid_b,
      I2 => \data_stage[1]_7\(66),
      O => sum00_out(2)
    );
\sum_carry__15_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(64),
      O => \sum_carry__15_i_2__5_n_0\
    );
\sum_carry__15_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(64),
      I1 => \data_stage[2]_8\(67),
      O => \genblk1[1].state_reg[67]_0\(3)
    );
\sum_carry__15_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => Q(11),
      I1 => \data_stage[1]_7\(66),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_1\(2),
      O => \sum_carry__15_i_3__5_n_0\
    );
\sum_carry__15_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \data_stage[1]_7\(66),
      I1 => \data_stage[2]_8\(66),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_1\(2),
      O => \genblk1[1].state_reg[67]_0\(2)
    );
\sum_carry__15_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(63),
      O => \sum_carry__15_i_4__5_n_0\
    );
\sum_carry__15_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(63),
      I1 => \data_stage[2]_8\(65),
      O => \genblk1[1].state_reg[67]_0\(1)
    );
\sum_carry__15_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(62),
      O => \sum_carry__15_i_5__5_n_0\
    );
\sum_carry__15_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(62),
      I1 => \data_stage[2]_8\(64),
      O => \genblk1[1].state_reg[67]_0\(0)
    );
\sum_carry__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__15_n_0\,
      CO(3) => \sum_carry__16_n_0\,
      CO(2) => \sum_carry__16_n_1\,
      CO(1) => \sum_carry__16_n_2\,
      CO(0) => \sum_carry__16_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__16_n_4\,
      O(2) => \sum_carry__16_n_5\,
      O(1) => \sum_carry__16_n_6\,
      O(0) => \sum_carry__16_n_7\,
      S(3) => \sum_carry__16_i_1__5_n_0\,
      S(2) => \sum_carry__16_i_2__5_n_0\,
      S(1) => \sum_carry__16_i_3__5_n_0\,
      S(0) => \sum_carry__16_i_4__5_n_0\
    );
\sum_carry__16_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(68),
      O => \sum_carry__16_i_1__5_n_0\
    );
\sum_carry__16_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(68),
      I1 => \data_stage[2]_8\(71),
      O => \genblk1[1].state_reg[71]_0\(3)
    );
\sum_carry__16_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(67),
      O => \sum_carry__16_i_2__5_n_0\
    );
\sum_carry__16_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(67),
      I1 => \data_stage[2]_8\(70),
      O => \genblk1[1].state_reg[71]_0\(2)
    );
\sum_carry__16_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(66),
      O => \sum_carry__16_i_3__5_n_0\
    );
\sum_carry__16_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(66),
      I1 => \data_stage[2]_8\(69),
      O => \genblk1[1].state_reg[71]_0\(1)
    );
\sum_carry__16_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(65),
      O => \sum_carry__16_i_4__5_n_0\
    );
\sum_carry__16_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(65),
      I1 => \data_stage[2]_8\(68),
      O => \genblk1[1].state_reg[71]_0\(0)
    );
\sum_carry__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__16_n_0\,
      CO(3) => \sum_carry__17_n_0\,
      CO(2) => \sum_carry__17_n_1\,
      CO(1) => \sum_carry__17_n_2\,
      CO(0) => \sum_carry__17_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__17_n_4\,
      O(2) => \sum_carry__17_n_5\,
      O(1) => \sum_carry__17_n_6\,
      O(0) => \sum_carry__17_n_7\,
      S(3) => \sum_carry__17_i_1__5_n_0\,
      S(2) => \sum_carry__17_i_2__5_n_0\,
      S(1) => \sum_carry__17_i_3__5_n_0\,
      S(0) => \sum_carry__17_i_4__5_n_0\
    );
\sum_carry__17_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(72),
      O => \sum_carry__17_i_1__5_n_0\
    );
\sum_carry__17_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(72),
      I1 => \data_stage[2]_8\(75),
      O => \genblk1[1].state_reg[75]_0\(3)
    );
\sum_carry__17_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(71),
      O => \sum_carry__17_i_2__5_n_0\
    );
\sum_carry__17_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(71),
      I1 => \data_stage[2]_8\(74),
      O => \genblk1[1].state_reg[75]_0\(2)
    );
\sum_carry__17_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(70),
      O => \sum_carry__17_i_3__5_n_0\
    );
\sum_carry__17_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(70),
      I1 => \data_stage[2]_8\(73),
      O => \genblk1[1].state_reg[75]_0\(1)
    );
\sum_carry__17_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(69),
      O => \sum_carry__17_i_4__5_n_0\
    );
\sum_carry__17_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(69),
      I1 => \data_stage[2]_8\(72),
      O => \genblk1[1].state_reg[75]_0\(0)
    );
\sum_carry__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__17_n_0\,
      CO(3) => \sum_carry__18_n_0\,
      CO(2) => \sum_carry__18_n_1\,
      CO(1) => \sum_carry__18_n_2\,
      CO(0) => \sum_carry__18_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__18_n_4\,
      O(2) => \sum_carry__18_n_5\,
      O(1) => \sum_carry__18_n_6\,
      O(0) => \sum_carry__18_n_7\,
      S(3) => \sum_carry__18_i_1__5_n_0\,
      S(2) => \sum_carry__18_i_2__5_n_0\,
      S(1) => \sum_carry__18_i_3__5_n_0\,
      S(0) => \sum_carry__18_i_4__5_n_0\
    );
\sum_carry__18_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(76),
      O => \sum_carry__18_i_1__5_n_0\
    );
\sum_carry__18_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(76),
      I1 => \data_stage[2]_8\(79),
      O => \genblk1[1].state_reg[79]_0\(3)
    );
\sum_carry__18_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(75),
      O => \sum_carry__18_i_2__5_n_0\
    );
\sum_carry__18_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(75),
      I1 => \data_stage[2]_8\(78),
      O => \genblk1[1].state_reg[79]_0\(2)
    );
\sum_carry__18_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(74),
      O => \sum_carry__18_i_3__5_n_0\
    );
\sum_carry__18_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(74),
      I1 => \data_stage[2]_8\(77),
      O => \genblk1[1].state_reg[79]_0\(1)
    );
\sum_carry__18_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(73),
      O => \sum_carry__18_i_4__5_n_0\
    );
\sum_carry__18_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(73),
      I1 => \data_stage[2]_8\(76),
      O => \genblk1[1].state_reg[79]_0\(0)
    );
\sum_carry__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__18_n_0\,
      CO(3) => \sum_carry__19_n_0\,
      CO(2) => \sum_carry__19_n_1\,
      CO(1) => \sum_carry__19_n_2\,
      CO(0) => \sum_carry__19_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__19_n_4\,
      O(2) => \sum_carry__19_n_5\,
      O(1) => \sum_carry__19_n_6\,
      O(0) => \sum_carry__19_n_7\,
      S(3) => \sum_carry__19_i_1__5_n_0\,
      S(2) => \sum_carry__19_i_2__5_n_0\,
      S(1) => \sum_carry__19_i_3__5_n_0\,
      S(0) => \sum_carry__19_i_4__5_n_0\
    );
\sum_carry__19_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(80),
      O => \sum_carry__19_i_1__5_n_0\
    );
\sum_carry__19_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(80),
      I1 => \data_stage[2]_8\(83),
      O => \genblk1[1].state_reg[83]_0\(3)
    );
\sum_carry__19_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(79),
      O => \sum_carry__19_i_2__5_n_0\
    );
\sum_carry__19_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(79),
      I1 => \data_stage[2]_8\(82),
      O => \genblk1[1].state_reg[83]_0\(2)
    );
\sum_carry__19_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(78),
      O => \sum_carry__19_i_3__5_n_0\
    );
\sum_carry__19_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(78),
      I1 => \data_stage[2]_8\(81),
      O => \genblk1[1].state_reg[83]_0\(1)
    );
\sum_carry__19_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(77),
      O => \sum_carry__19_i_4__5_n_0\
    );
\sum_carry__19_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(77),
      I1 => \data_stage[2]_8\(80),
      O => \genblk1[1].state_reg[83]_0\(0)
    );
\sum_carry__1_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(11),
      O => \sum_carry__1_i_1__5_n_0\
    );
\sum_carry__1_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(11),
      I1 => \data_stage[2]_8\(11),
      O => \genblk1[4].state_reg[11]_0\(3)
    );
\sum_carry__1_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^genblk1[0].state_reg[104]_0\(10),
      O => \sum_carry__1_i_2__5_n_0\
    );
\sum_carry__1_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(10),
      I1 => \data_stage[2]_8\(10),
      O => \genblk1[4].state_reg[11]_0\(2)
    );
\sum_carry__1_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^genblk1[0].state_reg[104]_0\(9),
      O => \sum_carry__1_i_3__5_n_0\
    );
\sum_carry__1_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(9),
      I1 => \data_stage[2]_8\(9),
      O => \genblk1[4].state_reg[11]_0\(1)
    );
\sum_carry__1_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^genblk1[0].state_reg[104]_0\(8),
      O => \sum_carry__1_i_4__5_n_0\
    );
\sum_carry__1_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(8),
      I1 => \data_stage[2]_8\(8),
      O => \genblk1[4].state_reg[11]_0\(0)
    );
\sum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__1_n_0\,
      CO(3) => \sum_carry__2_n_0\,
      CO(2) => \sum_carry__2_n_1\,
      CO(1) => \sum_carry__2_n_2\,
      CO(0) => \sum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__2_n_4\,
      O(2) => \sum_carry__2_n_5\,
      O(1) => \sum_carry__2_n_6\,
      O(0) => \sum_carry__2_n_7\,
      S(3) => \sum_carry__2_i_1__5_n_0\,
      S(2) => \sum_carry__2_i_2__5_n_0\,
      S(1) => \sum_carry__2_i_3__5_n_0\,
      S(0) => \sum_carry__2_i_4__5_n_0\
    );
\sum_carry__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__19_n_0\,
      CO(3) => \sum_carry__20_n_0\,
      CO(2) => \sum_carry__20_n_1\,
      CO(1) => \sum_carry__20_n_2\,
      CO(0) => \sum_carry__20_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => sum00_out_0(86),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__20_n_4\,
      O(2) => \sum_carry__20_n_5\,
      O(1) => \sum_carry__20_n_6\,
      O(0) => \sum_carry__20_n_7\,
      S(3) => \sum_carry__20_i_2__5_n_0\,
      S(2) => \sum_carry__20_i_3__5_n_0\,
      S(1) => \sum_carry__20_i_4__5_n_0\,
      S(0) => \sum_carry__20_i_5__5_n_0\
    );
\sum_carry__20_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_1\(3),
      I1 => adc_valid_b,
      I2 => Q(11),
      O => sum00_out_0(86)
    );
\sum_carry__20_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_1\(3),
      I1 => adc_valid_b,
      I2 => \data_stage[1]_7\(86),
      O => \^di\(2)
    );
\sum_carry__20_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^di\(3),
      O => \sum_carry__20_i_2__5_n_0\
    );
\sum_carry__20_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => \data_stage[2]_8\(87),
      O => \genblk1[0].state_reg[87]_0\(3)
    );
\sum_carry__20_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => Q(11),
      I1 => \data_stage[1]_7\(86),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_1\(3),
      O => \sum_carry__20_i_3__5_n_0\
    );
\sum_carry__20_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \data_stage[1]_7\(86),
      I1 => \data_stage[2]_8\(86),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_1\(3),
      O => \genblk1[0].state_reg[87]_0\(2)
    );
\sum_carry__20_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^di\(1),
      O => \sum_carry__20_i_4__5_n_0\
    );
\sum_carry__20_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \data_stage[2]_8\(85),
      O => \genblk1[0].state_reg[87]_0\(1)
    );
\sum_carry__20_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^di\(0),
      O => \sum_carry__20_i_5__5_n_0\
    );
\sum_carry__20_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \data_stage[2]_8\(84),
      O => \genblk1[0].state_reg[87]_0\(0)
    );
\sum_carry__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__20_n_0\,
      CO(3) => \sum_carry__21_n_0\,
      CO(2) => \sum_carry__21_n_1\,
      CO(1) => \sum_carry__21_n_2\,
      CO(0) => \sum_carry__21_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__21_n_4\,
      O(2) => \sum_carry__21_n_5\,
      O(1) => \sum_carry__21_n_6\,
      O(0) => \sum_carry__21_n_7\,
      S(3) => \sum_carry__21_i_1__5_n_0\,
      S(2) => \sum_carry__21_i_2__5_n_0\,
      S(1) => \sum_carry__21_i_3__5_n_0\,
      S(0) => \sum_carry__21_i_4__5_n_0\
    );
\sum_carry__21_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(84),
      O => \sum_carry__21_i_1__5_n_0\
    );
\sum_carry__21_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(84),
      I1 => \data_stage[2]_8\(91),
      O => \genblk1[0].state_reg[91]_0\(3)
    );
\sum_carry__21_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(83),
      O => \sum_carry__21_i_2__5_n_0\
    );
\sum_carry__21_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(83),
      I1 => \data_stage[2]_8\(90),
      O => \genblk1[0].state_reg[91]_0\(2)
    );
\sum_carry__21_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(82),
      O => \sum_carry__21_i_3__5_n_0\
    );
\sum_carry__21_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(82),
      I1 => \data_stage[2]_8\(89),
      O => \genblk1[0].state_reg[91]_0\(1)
    );
\sum_carry__21_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(81),
      O => \sum_carry__21_i_4__5_n_0\
    );
\sum_carry__21_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(81),
      I1 => \data_stage[2]_8\(88),
      O => \genblk1[0].state_reg[91]_0\(0)
    );
\sum_carry__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__21_n_0\,
      CO(3) => \sum_carry__22_n_0\,
      CO(2) => \sum_carry__22_n_1\,
      CO(1) => \sum_carry__22_n_2\,
      CO(0) => \sum_carry__22_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__22_n_4\,
      O(2) => \sum_carry__22_n_5\,
      O(1) => \sum_carry__22_n_6\,
      O(0) => \sum_carry__22_n_7\,
      S(3) => \sum_carry__22_i_1__5_n_0\,
      S(2) => \sum_carry__22_i_2__5_n_0\,
      S(1) => \sum_carry__22_i_3__5_n_0\,
      S(0) => \sum_carry__22_i_4__5_n_0\
    );
\sum_carry__22_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(88),
      O => \sum_carry__22_i_1__5_n_0\
    );
\sum_carry__22_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(88),
      I1 => \data_stage[2]_8\(95),
      O => \genblk1[0].state_reg[95]_0\(3)
    );
\sum_carry__22_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(87),
      O => \sum_carry__22_i_2__5_n_0\
    );
\sum_carry__22_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(87),
      I1 => \data_stage[2]_8\(94),
      O => \genblk1[0].state_reg[95]_0\(2)
    );
\sum_carry__22_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(86),
      O => \sum_carry__22_i_3__5_n_0\
    );
\sum_carry__22_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(86),
      I1 => \data_stage[2]_8\(93),
      O => \genblk1[0].state_reg[95]_0\(1)
    );
\sum_carry__22_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(85),
      O => \sum_carry__22_i_4__5_n_0\
    );
\sum_carry__22_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(85),
      I1 => \data_stage[2]_8\(92),
      O => \genblk1[0].state_reg[95]_0\(0)
    );
\sum_carry__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__22_n_0\,
      CO(3) => \sum_carry__23_n_0\,
      CO(2) => \sum_carry__23_n_1\,
      CO(1) => \sum_carry__23_n_2\,
      CO(0) => \sum_carry__23_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__23_n_4\,
      O(2) => \sum_carry__23_n_5\,
      O(1) => \sum_carry__23_n_6\,
      O(0) => \sum_carry__23_n_7\,
      S(3) => \sum_carry__23_i_1__5_n_0\,
      S(2) => \sum_carry__23_i_2__5_n_0\,
      S(1) => \sum_carry__23_i_3__5_n_0\,
      S(0) => \sum_carry__23_i_4__5_n_0\
    );
\sum_carry__23_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(92),
      O => \sum_carry__23_i_1__5_n_0\
    );
\sum_carry__23_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(92),
      I1 => \data_stage[2]_8\(99),
      O => \genblk1[0].state_reg[99]_0\(3)
    );
\sum_carry__23_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(91),
      O => \sum_carry__23_i_2__5_n_0\
    );
\sum_carry__23_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(91),
      I1 => \data_stage[2]_8\(98),
      O => \genblk1[0].state_reg[99]_0\(2)
    );
\sum_carry__23_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(90),
      O => \sum_carry__23_i_3__5_n_0\
    );
\sum_carry__23_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(90),
      I1 => \data_stage[2]_8\(97),
      O => \genblk1[0].state_reg[99]_0\(1)
    );
\sum_carry__23_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(89),
      O => \sum_carry__23_i_4__5_n_0\
    );
\sum_carry__23_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(89),
      I1 => \data_stage[2]_8\(96),
      O => \genblk1[0].state_reg[99]_0\(0)
    );
\sum_carry__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__23_n_0\,
      CO(3) => \sum_carry__24_n_0\,
      CO(2) => \sum_carry__24_n_1\,
      CO(1) => \sum_carry__24_n_2\,
      CO(0) => \sum_carry__24_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__24_n_4\,
      O(2) => \sum_carry__24_n_5\,
      O(1) => \sum_carry__24_n_6\,
      O(0) => \sum_carry__24_n_7\,
      S(3) => \sum_carry__24_i_1__5_n_0\,
      S(2) => \sum_carry__24_i_2__5_n_0\,
      S(1) => \sum_carry__24_i_3__5_n_0\,
      S(0) => \sum_carry__24_i_4__5_n_0\
    );
\sum_carry__24_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(96),
      O => \sum_carry__24_i_1__5_n_0\
    );
\sum_carry__24_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(96),
      I1 => \data_stage[2]_8\(103),
      O => \genblk1[0].state_reg[103]_0\(3)
    );
\sum_carry__24_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(95),
      O => \sum_carry__24_i_2__5_n_0\
    );
\sum_carry__24_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(95),
      I1 => \data_stage[2]_8\(102),
      O => \genblk1[0].state_reg[103]_0\(2)
    );
\sum_carry__24_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(94),
      O => \sum_carry__24_i_3__5_n_0\
    );
\sum_carry__24_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(94),
      I1 => \data_stage[2]_8\(101),
      O => \genblk1[0].state_reg[103]_0\(1)
    );
\sum_carry__24_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(93),
      O => \sum_carry__24_i_4__5_n_0\
    );
\sum_carry__24_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(93),
      I1 => \data_stage[2]_8\(100),
      O => \genblk1[0].state_reg[103]_0\(0)
    );
\sum_carry__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__24_n_0\,
      CO(3 downto 1) => \NLW_sum_carry__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_carry__25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(11),
      O(3 downto 2) => \NLW_sum_carry__25_O_UNCONNECTED\(3 downto 2),
      O(1) => \sum_carry__25_n_6\,
      O(0) => \sum_carry__25_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \sum_carry__25_i_1__5_n_0\,
      S(0) => \sum_carry__25_i_2__5_n_0\
    );
\sum_carry__25_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \data_stage[1]_7\(105),
      O => \sum_carry__25_i_1__5_n_0\
    );
\sum_carry__25_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_stage[1]_7\(105),
      I1 => \data_stage[2]_8\(105),
      O => S(1)
    );
\sum_carry__25_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(97),
      O => \sum_carry__25_i_2__5_n_0\
    );
\sum_carry__25_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(97),
      I1 => \data_stage[2]_8\(104),
      O => S(0)
    );
\sum_carry__2_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(15),
      O => \sum_carry__2_i_1__5_n_0\
    );
\sum_carry__2_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(15),
      I1 => \data_stage[2]_8\(15),
      O => \genblk1[4].state_reg[15]_0\(3)
    );
\sum_carry__2_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(14),
      O => \sum_carry__2_i_2__5_n_0\
    );
\sum_carry__2_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(14),
      I1 => \data_stage[2]_8\(14),
      O => \genblk1[4].state_reg[15]_0\(2)
    );
\sum_carry__2_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(13),
      O => \sum_carry__2_i_3__5_n_0\
    );
\sum_carry__2_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(13),
      I1 => \data_stage[2]_8\(13),
      O => \genblk1[4].state_reg[15]_0\(1)
    );
\sum_carry__2_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(12),
      O => \sum_carry__2_i_4__5_n_0\
    );
\sum_carry__2_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(12),
      I1 => \data_stage[2]_8\(12),
      O => \genblk1[4].state_reg[15]_0\(0)
    );
\sum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__2_n_0\,
      CO(3) => \sum_carry__3_n_0\,
      CO(2) => \sum_carry__3_n_1\,
      CO(1) => \sum_carry__3_n_2\,
      CO(0) => \sum_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__3_n_4\,
      O(2) => \sum_carry__3_n_5\,
      O(1) => \sum_carry__3_n_6\,
      O(0) => \sum_carry__3_n_7\,
      S(3) => \sum_carry__3_i_1__5_n_0\,
      S(2) => \sum_carry__3_i_2__5_n_0\,
      S(1) => \sum_carry__3_i_3__5_n_0\,
      S(0) => \sum_carry__3_i_4__5_n_0\
    );
\sum_carry__3_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(19),
      O => \sum_carry__3_i_1__5_n_0\
    );
\sum_carry__3_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(19),
      I1 => \data_stage[2]_8\(19),
      O => \genblk1[4].state_reg[19]_0\(3)
    );
\sum_carry__3_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(18),
      O => \sum_carry__3_i_2__5_n_0\
    );
\sum_carry__3_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(18),
      I1 => \data_stage[2]_8\(18),
      O => \genblk1[4].state_reg[19]_0\(2)
    );
\sum_carry__3_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(17),
      O => \sum_carry__3_i_3__5_n_0\
    );
\sum_carry__3_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(17),
      I1 => \data_stage[2]_8\(17),
      O => \genblk1[4].state_reg[19]_0\(1)
    );
\sum_carry__3_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(16),
      O => \sum_carry__3_i_4__5_n_0\
    );
\sum_carry__3_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(16),
      I1 => \data_stage[2]_8\(16),
      O => \genblk1[4].state_reg[19]_0\(0)
    );
\sum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__3_n_0\,
      CO(3) => \sum_carry__4_n_0\,
      CO(2) => \sum_carry__4_n_1\,
      CO(1) => \sum_carry__4_n_2\,
      CO(0) => \sum_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__4_n_4\,
      O(2) => \sum_carry__4_n_5\,
      O(1) => \sum_carry__4_n_6\,
      O(0) => \sum_carry__4_n_7\,
      S(3) => \sum_carry__4_i_1__5_n_0\,
      S(2) => \sum_carry__4_i_2__5_n_0\,
      S(1) => \sum_carry__4_i_3__5_n_0\,
      S(0) => \sum_carry__4_i_4__5_n_0\
    );
\sum_carry__4_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(23),
      O => \sum_carry__4_i_1__5_n_0\
    );
\sum_carry__4_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(23),
      I1 => \data_stage[2]_8\(23),
      O => \genblk1[4].state_reg[23]_0\(3)
    );
\sum_carry__4_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(22),
      O => \sum_carry__4_i_2__5_n_0\
    );
\sum_carry__4_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(22),
      I1 => \data_stage[2]_8\(22),
      O => \genblk1[4].state_reg[23]_0\(2)
    );
\sum_carry__4_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(21),
      O => \sum_carry__4_i_3__5_n_0\
    );
\sum_carry__4_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(21),
      I1 => \data_stage[2]_8\(21),
      O => \genblk1[4].state_reg[23]_0\(1)
    );
\sum_carry__4_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(20),
      O => \sum_carry__4_i_4__5_n_0\
    );
\sum_carry__4_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(20),
      I1 => \data_stage[2]_8\(20),
      O => \genblk1[4].state_reg[23]_0\(0)
    );
\sum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__4_n_0\,
      CO(3) => \sum_carry__5_n_0\,
      CO(2) => \sum_carry__5_n_1\,
      CO(1) => \sum_carry__5_n_2\,
      CO(0) => \sum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => sum00_out_0(26),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3 downto 2) => \p_1_in__0\(1 downto 0),
      O(1) => \sum_carry__5_n_6\,
      O(0) => \sum_carry__5_n_7\,
      S(3) => \sum_carry__5_i_2__5_n_0\,
      S(2) => \sum_carry__5_i_3__5_n_0\,
      S(1) => \sum_carry__5_i_4__5_n_0\,
      S(0) => \sum_carry__5_i_5__5_n_0\
    );
\sum_carry__5_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_1\(0),
      I1 => adc_valid_b,
      I2 => Q(11),
      O => sum00_out_0(26)
    );
\sum_carry__5_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_1\(0),
      I1 => adc_valid_b,
      I2 => \data_stage[1]_7\(26),
      O => sum00_out(0)
    );
\sum_carry__5_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(26),
      O => \sum_carry__5_i_2__5_n_0\
    );
\sum_carry__5_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(26),
      I1 => \data_stage[2]_8\(27),
      O => \genblk1[3].state_reg[27]_0\(3)
    );
\sum_carry__5_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => Q(11),
      I1 => \data_stage[1]_7\(26),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_1\(0),
      O => \sum_carry__5_i_3__5_n_0\
    );
\sum_carry__5_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \data_stage[1]_7\(26),
      I1 => \data_stage[2]_8\(26),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_1\(0),
      O => \genblk1[3].state_reg[27]_0\(2)
    );
\sum_carry__5_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(25),
      O => \sum_carry__5_i_4__5_n_0\
    );
\sum_carry__5_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(25),
      I1 => \data_stage[2]_8\(25),
      O => \genblk1[3].state_reg[27]_0\(1)
    );
\sum_carry__5_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(24),
      O => \sum_carry__5_i_5__5_n_0\
    );
\sum_carry__5_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(24),
      I1 => \data_stage[2]_8\(24),
      O => \genblk1[3].state_reg[27]_0\(0)
    );
\sum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__5_n_0\,
      CO(3) => \sum_carry__6_n_0\,
      CO(2) => \sum_carry__6_n_1\,
      CO(1) => \sum_carry__6_n_2\,
      CO(0) => \sum_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3 downto 0) => \p_1_in__0\(5 downto 2),
      S(3) => \sum_carry__6_i_1__5_n_0\,
      S(2) => \sum_carry__6_i_2__5_n_0\,
      S(1) => \sum_carry__6_i_3__5_n_0\,
      S(0) => \sum_carry__6_i_4__5_n_0\
    );
\sum_carry__6_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(30),
      O => \sum_carry__6_i_1__5_n_0\
    );
\sum_carry__6_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(30),
      I1 => \data_stage[2]_8\(31),
      O => \genblk1[3].state_reg[31]_0\(3)
    );
\sum_carry__6_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(29),
      O => \sum_carry__6_i_2__5_n_0\
    );
\sum_carry__6_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(29),
      I1 => \data_stage[2]_8\(30),
      O => \genblk1[3].state_reg[31]_0\(2)
    );
\sum_carry__6_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(28),
      O => \sum_carry__6_i_3__5_n_0\
    );
\sum_carry__6_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(28),
      I1 => \data_stage[2]_8\(29),
      O => \genblk1[3].state_reg[31]_0\(1)
    );
\sum_carry__6_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(27),
      O => \sum_carry__6_i_4__5_n_0\
    );
\sum_carry__6_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(27),
      I1 => \data_stage[2]_8\(28),
      O => \genblk1[3].state_reg[31]_0\(0)
    );
\sum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__6_n_0\,
      CO(3) => \sum_carry__7_n_0\,
      CO(2) => \sum_carry__7_n_1\,
      CO(1) => \sum_carry__7_n_2\,
      CO(0) => \sum_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3 downto 0) => \p_1_in__0\(9 downto 6),
      S(3) => \sum_carry__7_i_1__5_n_0\,
      S(2) => \sum_carry__7_i_2__5_n_0\,
      S(1) => \sum_carry__7_i_3__5_n_0\,
      S(0) => \sum_carry__7_i_4__5_n_0\
    );
\sum_carry__7_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(34),
      O => \sum_carry__7_i_1__5_n_0\
    );
\sum_carry__7_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(34),
      I1 => \data_stage[2]_8\(35),
      O => \genblk1[3].state_reg[35]_0\(3)
    );
\sum_carry__7_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(33),
      O => \sum_carry__7_i_2__5_n_0\
    );
\sum_carry__7_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(33),
      I1 => \data_stage[2]_8\(34),
      O => \genblk1[3].state_reg[35]_0\(2)
    );
\sum_carry__7_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(32),
      O => \sum_carry__7_i_3__5_n_0\
    );
\sum_carry__7_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(32),
      I1 => \data_stage[2]_8\(33),
      O => \genblk1[3].state_reg[35]_0\(1)
    );
\sum_carry__7_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(31),
      O => \sum_carry__7_i_4__5_n_0\
    );
\sum_carry__7_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(31),
      I1 => \data_stage[2]_8\(32),
      O => \genblk1[3].state_reg[35]_0\(0)
    );
\sum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__7_n_0\,
      CO(3) => \sum_carry__8_n_0\,
      CO(2) => \sum_carry__8_n_1\,
      CO(1) => \sum_carry__8_n_2\,
      CO(0) => \sum_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3 downto 0) => \p_1_in__0\(13 downto 10),
      S(3) => \sum_carry__8_i_1__5_n_0\,
      S(2) => \sum_carry__8_i_2__5_n_0\,
      S(1) => \sum_carry__8_i_3__5_n_0\,
      S(0) => \sum_carry__8_i_4__5_n_0\
    );
\sum_carry__8_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(38),
      O => \sum_carry__8_i_1__5_n_0\
    );
\sum_carry__8_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(38),
      I1 => \data_stage[2]_8\(39),
      O => \genblk1[3].state_reg[39]_0\(3)
    );
\sum_carry__8_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(37),
      O => \sum_carry__8_i_2__5_n_0\
    );
\sum_carry__8_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(37),
      I1 => \data_stage[2]_8\(38),
      O => \genblk1[3].state_reg[39]_0\(2)
    );
\sum_carry__8_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(36),
      O => \sum_carry__8_i_3__5_n_0\
    );
\sum_carry__8_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(36),
      I1 => \data_stage[2]_8\(37),
      O => \genblk1[3].state_reg[39]_0\(1)
    );
\sum_carry__8_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(35),
      O => \sum_carry__8_i_4__5_n_0\
    );
\sum_carry__8_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(35),
      I1 => \data_stage[2]_8\(36),
      O => \genblk1[3].state_reg[39]_0\(0)
    );
\sum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__8_n_0\,
      CO(3) => \sum_carry__9_n_0\,
      CO(2) => \sum_carry__9_n_1\,
      CO(1) => \sum_carry__9_n_2\,
      CO(0) => \sum_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3 downto 0) => \p_1_in__0\(17 downto 14),
      S(3) => \sum_carry__9_i_1__5_n_0\,
      S(2) => \sum_carry__9_i_2__5_n_0\,
      S(1) => \sum_carry__9_i_3__5_n_0\,
      S(0) => \sum_carry__9_i_4__5_n_0\
    );
\sum_carry__9_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(42),
      O => \sum_carry__9_i_1__5_n_0\
    );
\sum_carry__9_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(42),
      I1 => \data_stage[2]_8\(43),
      O => \genblk1[3].state_reg[43]_0\(3)
    );
\sum_carry__9_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(41),
      O => \sum_carry__9_i_2__5_n_0\
    );
\sum_carry__9_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(41),
      I1 => \data_stage[2]_8\(42),
      O => \genblk1[3].state_reg[43]_0\(2)
    );
\sum_carry__9_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(40),
      O => \sum_carry__9_i_3__5_n_0\
    );
\sum_carry__9_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(40),
      I1 => \data_stage[2]_8\(41),
      O => \genblk1[3].state_reg[43]_0\(1)
    );
\sum_carry__9_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(39),
      O => \sum_carry__9_i_4__5_n_0\
    );
\sum_carry__9_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(39),
      I1 => \data_stage[2]_8\(40),
      O => \genblk1[3].state_reg[43]_0\(0)
    );
\sum_carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^genblk1[0].state_reg[104]_0\(3),
      O => \sum_carry_i_1__5_n_0\
    );
\sum_carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(3),
      I1 => \data_stage[2]_8\(3),
      O => \genblk1[4].state_reg[3]_0\(3)
    );
\sum_carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^genblk1[0].state_reg[104]_0\(2),
      O => \sum_carry_i_2__5_n_0\
    );
\sum_carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(2),
      I1 => \data_stage[2]_8\(2),
      O => \genblk1[4].state_reg[3]_0\(2)
    );
\sum_carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^genblk1[0].state_reg[104]_0\(1),
      O => \sum_carry_i_3__5_n_0\
    );
\sum_carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(1),
      I1 => \data_stage[2]_8\(1),
      O => \genblk1[4].state_reg[3]_0\(1)
    );
\sum_carry_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^genblk1[0].state_reg[104]_0\(0),
      O => \sum_carry_i_4__5_n_0\
    );
\sum_carry_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(0),
      I1 => \data_stage[2]_8\(0),
      O => \genblk1[4].state_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_cic_int_10 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[104]_0\ : out STD_LOGIC_VECTOR ( 97 downto 0 );
    sum00_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[4].state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \genblk1[0].state_reg[87]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_valid_a : in STD_LOGIC;
    \data_stage[2]_1\ : in STD_LOGIC_VECTOR ( 105 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_clk : in STD_LOGIC;
    \genblk1[3].state_reg[26]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[2].state_reg[46]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[1].state_reg[66]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[0].state_reg[86]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_cic_int_10 : entity is "cic_int";
end system_axi_adc_decimate_0_cic_int_10;

architecture STRUCTURE of system_axi_adc_decimate_0_cic_int_10 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_stage[1]_0\ : STD_LOGIC_VECTOR ( 105 downto 26 );
  signal \^genblk1[0].state_reg[104]_0\ : STD_LOGIC_VECTOR ( 97 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sum00_out_0 : STD_LOGIC_VECTOR ( 86 downto 26 );
  signal \sum_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__0_n_0\ : STD_LOGIC;
  signal \sum_carry__0_n_1\ : STD_LOGIC;
  signal \sum_carry__0_n_2\ : STD_LOGIC;
  signal \sum_carry__0_n_3\ : STD_LOGIC;
  signal \sum_carry__0_n_4\ : STD_LOGIC;
  signal \sum_carry__0_n_5\ : STD_LOGIC;
  signal \sum_carry__0_n_6\ : STD_LOGIC;
  signal \sum_carry__0_n_7\ : STD_LOGIC;
  signal \sum_carry__10_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__10_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__10_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__10_i_5_n_0\ : STD_LOGIC;
  signal \sum_carry__10_n_0\ : STD_LOGIC;
  signal \sum_carry__10_n_1\ : STD_LOGIC;
  signal \sum_carry__10_n_2\ : STD_LOGIC;
  signal \sum_carry__10_n_3\ : STD_LOGIC;
  signal \sum_carry__10_n_4\ : STD_LOGIC;
  signal \sum_carry__10_n_5\ : STD_LOGIC;
  signal \sum_carry__11_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__11_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__11_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__11_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__11_n_0\ : STD_LOGIC;
  signal \sum_carry__11_n_1\ : STD_LOGIC;
  signal \sum_carry__11_n_2\ : STD_LOGIC;
  signal \sum_carry__11_n_3\ : STD_LOGIC;
  signal \sum_carry__11_n_4\ : STD_LOGIC;
  signal \sum_carry__11_n_5\ : STD_LOGIC;
  signal \sum_carry__11_n_6\ : STD_LOGIC;
  signal \sum_carry__11_n_7\ : STD_LOGIC;
  signal \sum_carry__12_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__12_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__12_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__12_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__12_n_0\ : STD_LOGIC;
  signal \sum_carry__12_n_1\ : STD_LOGIC;
  signal \sum_carry__12_n_2\ : STD_LOGIC;
  signal \sum_carry__12_n_3\ : STD_LOGIC;
  signal \sum_carry__12_n_4\ : STD_LOGIC;
  signal \sum_carry__12_n_5\ : STD_LOGIC;
  signal \sum_carry__12_n_6\ : STD_LOGIC;
  signal \sum_carry__12_n_7\ : STD_LOGIC;
  signal \sum_carry__13_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__13_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__13_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__13_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__13_n_0\ : STD_LOGIC;
  signal \sum_carry__13_n_1\ : STD_LOGIC;
  signal \sum_carry__13_n_2\ : STD_LOGIC;
  signal \sum_carry__13_n_3\ : STD_LOGIC;
  signal \sum_carry__13_n_4\ : STD_LOGIC;
  signal \sum_carry__13_n_5\ : STD_LOGIC;
  signal \sum_carry__13_n_6\ : STD_LOGIC;
  signal \sum_carry__13_n_7\ : STD_LOGIC;
  signal \sum_carry__14_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__14_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__14_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__14_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__14_n_0\ : STD_LOGIC;
  signal \sum_carry__14_n_1\ : STD_LOGIC;
  signal \sum_carry__14_n_2\ : STD_LOGIC;
  signal \sum_carry__14_n_3\ : STD_LOGIC;
  signal \sum_carry__14_n_4\ : STD_LOGIC;
  signal \sum_carry__14_n_5\ : STD_LOGIC;
  signal \sum_carry__14_n_6\ : STD_LOGIC;
  signal \sum_carry__14_n_7\ : STD_LOGIC;
  signal \sum_carry__15_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__15_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__15_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__15_i_5_n_0\ : STD_LOGIC;
  signal \sum_carry__15_n_0\ : STD_LOGIC;
  signal \sum_carry__15_n_1\ : STD_LOGIC;
  signal \sum_carry__15_n_2\ : STD_LOGIC;
  signal \sum_carry__15_n_3\ : STD_LOGIC;
  signal \sum_carry__15_n_4\ : STD_LOGIC;
  signal \sum_carry__15_n_5\ : STD_LOGIC;
  signal \sum_carry__15_n_6\ : STD_LOGIC;
  signal \sum_carry__15_n_7\ : STD_LOGIC;
  signal \sum_carry__16_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__16_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__16_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__16_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__16_n_0\ : STD_LOGIC;
  signal \sum_carry__16_n_1\ : STD_LOGIC;
  signal \sum_carry__16_n_2\ : STD_LOGIC;
  signal \sum_carry__16_n_3\ : STD_LOGIC;
  signal \sum_carry__16_n_4\ : STD_LOGIC;
  signal \sum_carry__16_n_5\ : STD_LOGIC;
  signal \sum_carry__16_n_6\ : STD_LOGIC;
  signal \sum_carry__16_n_7\ : STD_LOGIC;
  signal \sum_carry__17_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__17_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__17_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__17_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__17_n_0\ : STD_LOGIC;
  signal \sum_carry__17_n_1\ : STD_LOGIC;
  signal \sum_carry__17_n_2\ : STD_LOGIC;
  signal \sum_carry__17_n_3\ : STD_LOGIC;
  signal \sum_carry__17_n_4\ : STD_LOGIC;
  signal \sum_carry__17_n_5\ : STD_LOGIC;
  signal \sum_carry__17_n_6\ : STD_LOGIC;
  signal \sum_carry__17_n_7\ : STD_LOGIC;
  signal \sum_carry__18_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__18_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__18_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__18_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__18_n_0\ : STD_LOGIC;
  signal \sum_carry__18_n_1\ : STD_LOGIC;
  signal \sum_carry__18_n_2\ : STD_LOGIC;
  signal \sum_carry__18_n_3\ : STD_LOGIC;
  signal \sum_carry__18_n_4\ : STD_LOGIC;
  signal \sum_carry__18_n_5\ : STD_LOGIC;
  signal \sum_carry__18_n_6\ : STD_LOGIC;
  signal \sum_carry__18_n_7\ : STD_LOGIC;
  signal \sum_carry__19_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__19_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__19_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__19_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__19_n_0\ : STD_LOGIC;
  signal \sum_carry__19_n_1\ : STD_LOGIC;
  signal \sum_carry__19_n_2\ : STD_LOGIC;
  signal \sum_carry__19_n_3\ : STD_LOGIC;
  signal \sum_carry__19_n_4\ : STD_LOGIC;
  signal \sum_carry__19_n_5\ : STD_LOGIC;
  signal \sum_carry__19_n_6\ : STD_LOGIC;
  signal \sum_carry__19_n_7\ : STD_LOGIC;
  signal \sum_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__1_n_0\ : STD_LOGIC;
  signal \sum_carry__1_n_1\ : STD_LOGIC;
  signal \sum_carry__1_n_2\ : STD_LOGIC;
  signal \sum_carry__1_n_3\ : STD_LOGIC;
  signal \sum_carry__1_n_4\ : STD_LOGIC;
  signal \sum_carry__1_n_5\ : STD_LOGIC;
  signal \sum_carry__1_n_6\ : STD_LOGIC;
  signal \sum_carry__1_n_7\ : STD_LOGIC;
  signal \sum_carry__20_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__20_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__20_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__20_i_5_n_0\ : STD_LOGIC;
  signal \sum_carry__20_n_0\ : STD_LOGIC;
  signal \sum_carry__20_n_1\ : STD_LOGIC;
  signal \sum_carry__20_n_2\ : STD_LOGIC;
  signal \sum_carry__20_n_3\ : STD_LOGIC;
  signal \sum_carry__20_n_4\ : STD_LOGIC;
  signal \sum_carry__20_n_5\ : STD_LOGIC;
  signal \sum_carry__20_n_6\ : STD_LOGIC;
  signal \sum_carry__20_n_7\ : STD_LOGIC;
  signal \sum_carry__21_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__21_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__21_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__21_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__21_n_0\ : STD_LOGIC;
  signal \sum_carry__21_n_1\ : STD_LOGIC;
  signal \sum_carry__21_n_2\ : STD_LOGIC;
  signal \sum_carry__21_n_3\ : STD_LOGIC;
  signal \sum_carry__21_n_4\ : STD_LOGIC;
  signal \sum_carry__21_n_5\ : STD_LOGIC;
  signal \sum_carry__21_n_6\ : STD_LOGIC;
  signal \sum_carry__21_n_7\ : STD_LOGIC;
  signal \sum_carry__22_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__22_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__22_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__22_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__22_n_0\ : STD_LOGIC;
  signal \sum_carry__22_n_1\ : STD_LOGIC;
  signal \sum_carry__22_n_2\ : STD_LOGIC;
  signal \sum_carry__22_n_3\ : STD_LOGIC;
  signal \sum_carry__22_n_4\ : STD_LOGIC;
  signal \sum_carry__22_n_5\ : STD_LOGIC;
  signal \sum_carry__22_n_6\ : STD_LOGIC;
  signal \sum_carry__22_n_7\ : STD_LOGIC;
  signal \sum_carry__23_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__23_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__23_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__23_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__23_n_0\ : STD_LOGIC;
  signal \sum_carry__23_n_1\ : STD_LOGIC;
  signal \sum_carry__23_n_2\ : STD_LOGIC;
  signal \sum_carry__23_n_3\ : STD_LOGIC;
  signal \sum_carry__23_n_4\ : STD_LOGIC;
  signal \sum_carry__23_n_5\ : STD_LOGIC;
  signal \sum_carry__23_n_6\ : STD_LOGIC;
  signal \sum_carry__23_n_7\ : STD_LOGIC;
  signal \sum_carry__24_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__24_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__24_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__24_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__24_n_0\ : STD_LOGIC;
  signal \sum_carry__24_n_1\ : STD_LOGIC;
  signal \sum_carry__24_n_2\ : STD_LOGIC;
  signal \sum_carry__24_n_3\ : STD_LOGIC;
  signal \sum_carry__24_n_4\ : STD_LOGIC;
  signal \sum_carry__24_n_5\ : STD_LOGIC;
  signal \sum_carry__24_n_6\ : STD_LOGIC;
  signal \sum_carry__24_n_7\ : STD_LOGIC;
  signal \sum_carry__25_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__25_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__25_n_3\ : STD_LOGIC;
  signal \sum_carry__25_n_6\ : STD_LOGIC;
  signal \sum_carry__25_n_7\ : STD_LOGIC;
  signal \sum_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__2_n_0\ : STD_LOGIC;
  signal \sum_carry__2_n_1\ : STD_LOGIC;
  signal \sum_carry__2_n_2\ : STD_LOGIC;
  signal \sum_carry__2_n_3\ : STD_LOGIC;
  signal \sum_carry__2_n_4\ : STD_LOGIC;
  signal \sum_carry__2_n_5\ : STD_LOGIC;
  signal \sum_carry__2_n_6\ : STD_LOGIC;
  signal \sum_carry__2_n_7\ : STD_LOGIC;
  signal \sum_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__3_n_0\ : STD_LOGIC;
  signal \sum_carry__3_n_1\ : STD_LOGIC;
  signal \sum_carry__3_n_2\ : STD_LOGIC;
  signal \sum_carry__3_n_3\ : STD_LOGIC;
  signal \sum_carry__3_n_4\ : STD_LOGIC;
  signal \sum_carry__3_n_5\ : STD_LOGIC;
  signal \sum_carry__3_n_6\ : STD_LOGIC;
  signal \sum_carry__3_n_7\ : STD_LOGIC;
  signal \sum_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__4_n_0\ : STD_LOGIC;
  signal \sum_carry__4_n_1\ : STD_LOGIC;
  signal \sum_carry__4_n_2\ : STD_LOGIC;
  signal \sum_carry__4_n_3\ : STD_LOGIC;
  signal \sum_carry__4_n_4\ : STD_LOGIC;
  signal \sum_carry__4_n_5\ : STD_LOGIC;
  signal \sum_carry__4_n_6\ : STD_LOGIC;
  signal \sum_carry__4_n_7\ : STD_LOGIC;
  signal \sum_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \sum_carry__5_n_0\ : STD_LOGIC;
  signal \sum_carry__5_n_1\ : STD_LOGIC;
  signal \sum_carry__5_n_2\ : STD_LOGIC;
  signal \sum_carry__5_n_3\ : STD_LOGIC;
  signal \sum_carry__5_n_6\ : STD_LOGIC;
  signal \sum_carry__5_n_7\ : STD_LOGIC;
  signal \sum_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__6_n_0\ : STD_LOGIC;
  signal \sum_carry__6_n_1\ : STD_LOGIC;
  signal \sum_carry__6_n_2\ : STD_LOGIC;
  signal \sum_carry__6_n_3\ : STD_LOGIC;
  signal \sum_carry__7_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__7_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__7_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__7_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__7_n_0\ : STD_LOGIC;
  signal \sum_carry__7_n_1\ : STD_LOGIC;
  signal \sum_carry__7_n_2\ : STD_LOGIC;
  signal \sum_carry__7_n_3\ : STD_LOGIC;
  signal \sum_carry__8_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__8_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__8_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__8_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__8_n_0\ : STD_LOGIC;
  signal \sum_carry__8_n_1\ : STD_LOGIC;
  signal \sum_carry__8_n_2\ : STD_LOGIC;
  signal \sum_carry__8_n_3\ : STD_LOGIC;
  signal \sum_carry__9_i_1_n_0\ : STD_LOGIC;
  signal \sum_carry__9_i_2_n_0\ : STD_LOGIC;
  signal \sum_carry__9_i_3_n_0\ : STD_LOGIC;
  signal \sum_carry__9_i_4_n_0\ : STD_LOGIC;
  signal \sum_carry__9_n_0\ : STD_LOGIC;
  signal \sum_carry__9_n_1\ : STD_LOGIC;
  signal \sum_carry__9_n_2\ : STD_LOGIC;
  signal \sum_carry__9_n_3\ : STD_LOGIC;
  signal sum_carry_i_1_n_0 : STD_LOGIC;
  signal sum_carry_i_2_n_0 : STD_LOGIC;
  signal sum_carry_i_3_n_0 : STD_LOGIC;
  signal sum_carry_i_4_n_0 : STD_LOGIC;
  signal sum_carry_n_0 : STD_LOGIC;
  signal sum_carry_n_1 : STD_LOGIC;
  signal sum_carry_n_2 : STD_LOGIC;
  signal sum_carry_n_3 : STD_LOGIC;
  signal sum_carry_n_4 : STD_LOGIC;
  signal sum_carry_n_5 : STD_LOGIC;
  signal sum_carry_n_6 : STD_LOGIC;
  signal sum_carry_n_7 : STD_LOGIC;
  signal \NLW_sum_carry__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_carry__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sum_carry : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__15\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__16\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__17\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__18\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__19\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__20\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__21\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__22\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__23\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__24\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__25\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__9\ : label is 35;
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \genblk1[0].state_reg[104]_0\(97 downto 0) <= \^genblk1[0].state_reg[104]_0\(97 downto 0);
\genblk1[0].state_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(93),
      R => '0'
    );
\genblk1[0].state_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(94),
      R => '0'
    );
\genblk1[0].state_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(95),
      R => '0'
    );
\genblk1[0].state_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(96),
      R => '0'
    );
\genblk1[0].state_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__25_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(97),
      R => '0'
    );
\genblk1[0].state_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__25_n_6\,
      Q => \data_stage[1]_0\(105),
      R => '0'
    );
\genblk1[0].state_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__20_n_5\,
      Q => \data_stage[1]_0\(86),
      R => '0'
    );
\genblk1[0].state_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__20_n_4\,
      Q => \^di\(3),
      R => '0'
    );
\genblk1[0].state_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(81),
      R => '0'
    );
\genblk1[0].state_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(82),
      R => '0'
    );
\genblk1[0].state_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(83),
      R => '0'
    );
\genblk1[0].state_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(84),
      R => '0'
    );
\genblk1[0].state_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(85),
      R => '0'
    );
\genblk1[0].state_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(86),
      R => '0'
    );
\genblk1[0].state_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(87),
      R => '0'
    );
\genblk1[0].state_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(88),
      R => '0'
    );
\genblk1[0].state_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(89),
      R => '0'
    );
\genblk1[0].state_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(90),
      R => '0'
    );
\genblk1[0].state_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(91),
      R => '0'
    );
\genblk1[0].state_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(92),
      R => '0'
    );
\genblk1[1].state_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__15_n_5\,
      Q => \data_stage[1]_0\(66),
      R => '0'
    );
\genblk1[1].state_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__15_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(64),
      R => '0'
    );
\genblk1[1].state_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(65),
      R => '0'
    );
\genblk1[1].state_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(66),
      R => '0'
    );
\genblk1[1].state_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(67),
      R => '0'
    );
\genblk1[1].state_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(68),
      R => '0'
    );
\genblk1[1].state_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(69),
      R => '0'
    );
\genblk1[1].state_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(70),
      R => '0'
    );
\genblk1[1].state_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(71),
      R => '0'
    );
\genblk1[1].state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(72),
      R => '0'
    );
\genblk1[1].state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(73),
      R => '0'
    );
\genblk1[1].state_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(74),
      R => '0'
    );
\genblk1[1].state_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(75),
      R => '0'
    );
\genblk1[1].state_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(76),
      R => '0'
    );
\genblk1[1].state_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(77),
      R => '0'
    );
\genblk1[1].state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(78),
      R => '0'
    );
\genblk1[1].state_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(79),
      R => '0'
    );
\genblk1[1].state_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(80),
      R => '0'
    );
\genblk1[1].state_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__20_n_7\,
      Q => \^di\(0),
      R => '0'
    );
\genblk1[1].state_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__20_n_6\,
      Q => \^di\(1),
      R => '0'
    );
\genblk1[2].state_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__10_n_5\,
      Q => \data_stage[1]_0\(46),
      R => '0'
    );
\genblk1[2].state_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__10_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(45),
      R => '0'
    );
\genblk1[2].state_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(46),
      R => '0'
    );
\genblk1[2].state_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(47),
      R => '0'
    );
\genblk1[2].state_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(48),
      R => '0'
    );
\genblk1[2].state_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(49),
      R => '0'
    );
\genblk1[2].state_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(50),
      R => '0'
    );
\genblk1[2].state_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(51),
      R => '0'
    );
\genblk1[2].state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(52),
      R => '0'
    );
\genblk1[2].state_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(53),
      R => '0'
    );
\genblk1[2].state_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(54),
      R => '0'
    );
\genblk1[2].state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(55),
      R => '0'
    );
\genblk1[2].state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(56),
      R => '0'
    );
\genblk1[2].state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(57),
      R => '0'
    );
\genblk1[2].state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(58),
      R => '0'
    );
\genblk1[2].state_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(59),
      R => '0'
    );
\genblk1[2].state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(60),
      R => '0'
    );
\genblk1[2].state_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(61),
      R => '0'
    );
\genblk1[2].state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__15_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(62),
      R => '0'
    );
\genblk1[2].state_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__15_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(63),
      R => '0'
    );
\genblk1[3].state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(0),
      Q => \data_stage[1]_0\(26),
      R => '0'
    );
\genblk1[3].state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(1),
      Q => \^genblk1[0].state_reg[104]_0\(26),
      R => '0'
    );
\genblk1[3].state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(2),
      Q => \^genblk1[0].state_reg[104]_0\(27),
      R => '0'
    );
\genblk1[3].state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(3),
      Q => \^genblk1[0].state_reg[104]_0\(28),
      R => '0'
    );
\genblk1[3].state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(4),
      Q => \^genblk1[0].state_reg[104]_0\(29),
      R => '0'
    );
\genblk1[3].state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(5),
      Q => \^genblk1[0].state_reg[104]_0\(30),
      R => '0'
    );
\genblk1[3].state_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(6),
      Q => \^genblk1[0].state_reg[104]_0\(31),
      R => '0'
    );
\genblk1[3].state_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(7),
      Q => \^genblk1[0].state_reg[104]_0\(32),
      R => '0'
    );
\genblk1[3].state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(8),
      Q => \^genblk1[0].state_reg[104]_0\(33),
      R => '0'
    );
\genblk1[3].state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(9),
      Q => \^genblk1[0].state_reg[104]_0\(34),
      R => '0'
    );
\genblk1[3].state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(10),
      Q => \^genblk1[0].state_reg[104]_0\(35),
      R => '0'
    );
\genblk1[3].state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(11),
      Q => \^genblk1[0].state_reg[104]_0\(36),
      R => '0'
    );
\genblk1[3].state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(12),
      Q => \^genblk1[0].state_reg[104]_0\(37),
      R => '0'
    );
\genblk1[3].state_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(13),
      Q => \^genblk1[0].state_reg[104]_0\(38),
      R => '0'
    );
\genblk1[3].state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(14),
      Q => \^genblk1[0].state_reg[104]_0\(39),
      R => '0'
    );
\genblk1[3].state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(15),
      Q => \^genblk1[0].state_reg[104]_0\(40),
      R => '0'
    );
\genblk1[3].state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(16),
      Q => \^genblk1[0].state_reg[104]_0\(41),
      R => '0'
    );
\genblk1[3].state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(17),
      Q => \^genblk1[0].state_reg[104]_0\(42),
      R => '0'
    );
\genblk1[3].state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(18),
      Q => \^genblk1[0].state_reg[104]_0\(43),
      R => '0'
    );
\genblk1[3].state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \p_1_in__0\(19),
      Q => \^genblk1[0].state_reg[104]_0\(44),
      R => '0'
    );
\genblk1[4].state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_7,
      Q => \^genblk1[0].state_reg[104]_0\(0),
      R => '0'
    );
\genblk1[4].state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(10),
      R => '0'
    );
\genblk1[4].state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(11),
      R => '0'
    );
\genblk1[4].state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(12),
      R => '0'
    );
\genblk1[4].state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(13),
      R => '0'
    );
\genblk1[4].state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(14),
      R => '0'
    );
\genblk1[4].state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(15),
      R => '0'
    );
\genblk1[4].state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(16),
      R => '0'
    );
\genblk1[4].state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(17),
      R => '0'
    );
\genblk1[4].state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(18),
      R => '0'
    );
\genblk1[4].state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(19),
      R => '0'
    );
\genblk1[4].state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_6,
      Q => \^genblk1[0].state_reg[104]_0\(1),
      R => '0'
    );
\genblk1[4].state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(20),
      R => '0'
    );
\genblk1[4].state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(21),
      R => '0'
    );
\genblk1[4].state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(22),
      R => '0'
    );
\genblk1[4].state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(23),
      R => '0'
    );
\genblk1[4].state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(24),
      R => '0'
    );
\genblk1[4].state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(25),
      R => '0'
    );
\genblk1[4].state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_5,
      Q => \^genblk1[0].state_reg[104]_0\(2),
      R => '0'
    );
\genblk1[4].state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_4,
      Q => \^genblk1[0].state_reg[104]_0\(3),
      R => '0'
    );
\genblk1[4].state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(4),
      R => '0'
    );
\genblk1[4].state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(5),
      R => '0'
    );
\genblk1[4].state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_5\,
      Q => \^genblk1[0].state_reg[104]_0\(6),
      R => '0'
    );
\genblk1[4].state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_4\,
      Q => \^genblk1[0].state_reg[104]_0\(7),
      R => '0'
    );
\genblk1[4].state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_7\,
      Q => \^genblk1[0].state_reg[104]_0\(8),
      R => '0'
    );
\genblk1[4].state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_6\,
      Q => \^genblk1[0].state_reg[104]_0\(9),
      R => '0'
    );
sum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_carry_n_0,
      CO(2) => sum_carry_n_1,
      CO(1) => sum_carry_n_2,
      CO(0) => sum_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => sum_carry_n_4,
      O(2) => sum_carry_n_5,
      O(1) => sum_carry_n_6,
      O(0) => sum_carry_n_7,
      S(3) => sum_carry_i_1_n_0,
      S(2) => sum_carry_i_2_n_0,
      S(1) => sum_carry_i_3_n_0,
      S(0) => sum_carry_i_4_n_0
    );
\sum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_carry_n_0,
      CO(3) => \sum_carry__0_n_0\,
      CO(2) => \sum_carry__0_n_1\,
      CO(1) => \sum_carry__0_n_2\,
      CO(0) => \sum_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \sum_carry__0_n_4\,
      O(2) => \sum_carry__0_n_5\,
      O(1) => \sum_carry__0_n_6\,
      O(0) => \sum_carry__0_n_7\,
      S(3) => \sum_carry__0_i_1_n_0\,
      S(2) => \sum_carry__0_i_2_n_0\,
      S(1) => \sum_carry__0_i_3_n_0\,
      S(0) => \sum_carry__0_i_4_n_0\
    );
\sum_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^genblk1[0].state_reg[104]_0\(7),
      O => \sum_carry__0_i_1_n_0\
    );
\sum_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(7),
      I1 => \data_stage[2]_1\(7),
      O => \genblk1[4].state_reg[7]_0\(3)
    );
\sum_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^genblk1[0].state_reg[104]_0\(6),
      O => \sum_carry__0_i_2_n_0\
    );
\sum_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(6),
      I1 => \data_stage[2]_1\(6),
      O => \genblk1[4].state_reg[7]_0\(2)
    );
\sum_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^genblk1[0].state_reg[104]_0\(5),
      O => \sum_carry__0_i_3_n_0\
    );
\sum_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(5),
      I1 => \data_stage[2]_1\(5),
      O => \genblk1[4].state_reg[7]_0\(1)
    );
\sum_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^genblk1[0].state_reg[104]_0\(4),
      O => \sum_carry__0_i_4_n_0\
    );
\sum_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(4),
      I1 => \data_stage[2]_1\(4),
      O => \genblk1[4].state_reg[7]_0\(0)
    );
\sum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__0_n_0\,
      CO(3) => \sum_carry__1_n_0\,
      CO(2) => \sum_carry__1_n_1\,
      CO(1) => \sum_carry__1_n_2\,
      CO(0) => \sum_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \sum_carry__1_n_4\,
      O(2) => \sum_carry__1_n_5\,
      O(1) => \sum_carry__1_n_6\,
      O(0) => \sum_carry__1_n_7\,
      S(3) => \sum_carry__1_i_1_n_0\,
      S(2) => \sum_carry__1_i_2_n_0\,
      S(1) => \sum_carry__1_i_3_n_0\,
      S(0) => \sum_carry__1_i_4_n_0\
    );
\sum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__9_n_0\,
      CO(3) => \sum_carry__10_n_0\,
      CO(2) => \sum_carry__10_n_1\,
      CO(1) => \sum_carry__10_n_2\,
      CO(0) => \sum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => sum00_out_0(46),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__10_n_4\,
      O(2) => \sum_carry__10_n_5\,
      O(1 downto 0) => \p_1_in__0\(19 downto 18),
      S(3) => \sum_carry__10_i_2_n_0\,
      S(2) => \sum_carry__10_i_3_n_0\,
      S(1) => \sum_carry__10_i_4_n_0\,
      S(0) => \sum_carry__10_i_5_n_0\
    );
\sum_carry__10_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_1\(1),
      I1 => adc_valid_a,
      I2 => \data_stage[1]_0\(46),
      O => sum00_out(1)
    );
\sum_carry__10_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_1\(1),
      I1 => adc_valid_a,
      I2 => Q(11),
      O => sum00_out_0(46)
    );
\sum_carry__10_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(45),
      O => \sum_carry__10_i_2_n_0\
    );
\sum_carry__10_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(45),
      I1 => \data_stage[2]_1\(47),
      O => \genblk1[2].state_reg[47]_0\(3)
    );
\sum_carry__10_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => Q(11),
      I1 => \data_stage[1]_0\(46),
      I2 => adc_valid_a,
      I3 => \genblk1[0].state_reg[87]_1\(1),
      O => \sum_carry__10_i_3_n_0\
    );
\sum_carry__10_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \data_stage[1]_0\(46),
      I1 => \data_stage[2]_1\(46),
      I2 => adc_valid_a,
      I3 => \genblk1[0].state_reg[87]_1\(1),
      O => \genblk1[2].state_reg[47]_0\(2)
    );
\sum_carry__10_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(44),
      O => \sum_carry__10_i_4_n_0\
    );
\sum_carry__10_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(44),
      I1 => \data_stage[2]_1\(45),
      O => \genblk1[2].state_reg[47]_0\(1)
    );
\sum_carry__10_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(43),
      O => \sum_carry__10_i_5_n_0\
    );
\sum_carry__10_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(43),
      I1 => \data_stage[2]_1\(44),
      O => \genblk1[2].state_reg[47]_0\(0)
    );
\sum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__10_n_0\,
      CO(3) => \sum_carry__11_n_0\,
      CO(2) => \sum_carry__11_n_1\,
      CO(1) => \sum_carry__11_n_2\,
      CO(0) => \sum_carry__11_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__11_n_4\,
      O(2) => \sum_carry__11_n_5\,
      O(1) => \sum_carry__11_n_6\,
      O(0) => \sum_carry__11_n_7\,
      S(3) => \sum_carry__11_i_1_n_0\,
      S(2) => \sum_carry__11_i_2_n_0\,
      S(1) => \sum_carry__11_i_3_n_0\,
      S(0) => \sum_carry__11_i_4_n_0\
    );
\sum_carry__11_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(49),
      O => \sum_carry__11_i_1_n_0\
    );
\sum_carry__11_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(49),
      I1 => \data_stage[2]_1\(51),
      O => \genblk1[2].state_reg[51]_0\(3)
    );
\sum_carry__11_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(48),
      O => \sum_carry__11_i_2_n_0\
    );
\sum_carry__11_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(48),
      I1 => \data_stage[2]_1\(50),
      O => \genblk1[2].state_reg[51]_0\(2)
    );
\sum_carry__11_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(47),
      O => \sum_carry__11_i_3_n_0\
    );
\sum_carry__11_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(47),
      I1 => \data_stage[2]_1\(49),
      O => \genblk1[2].state_reg[51]_0\(1)
    );
\sum_carry__11_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(46),
      O => \sum_carry__11_i_4_n_0\
    );
\sum_carry__11_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(46),
      I1 => \data_stage[2]_1\(48),
      O => \genblk1[2].state_reg[51]_0\(0)
    );
\sum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__11_n_0\,
      CO(3) => \sum_carry__12_n_0\,
      CO(2) => \sum_carry__12_n_1\,
      CO(1) => \sum_carry__12_n_2\,
      CO(0) => \sum_carry__12_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__12_n_4\,
      O(2) => \sum_carry__12_n_5\,
      O(1) => \sum_carry__12_n_6\,
      O(0) => \sum_carry__12_n_7\,
      S(3) => \sum_carry__12_i_1_n_0\,
      S(2) => \sum_carry__12_i_2_n_0\,
      S(1) => \sum_carry__12_i_3_n_0\,
      S(0) => \sum_carry__12_i_4_n_0\
    );
\sum_carry__12_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(53),
      O => \sum_carry__12_i_1_n_0\
    );
\sum_carry__12_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(53),
      I1 => \data_stage[2]_1\(55),
      O => \genblk1[2].state_reg[55]_0\(3)
    );
\sum_carry__12_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(52),
      O => \sum_carry__12_i_2_n_0\
    );
\sum_carry__12_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(52),
      I1 => \data_stage[2]_1\(54),
      O => \genblk1[2].state_reg[55]_0\(2)
    );
\sum_carry__12_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(51),
      O => \sum_carry__12_i_3_n_0\
    );
\sum_carry__12_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(51),
      I1 => \data_stage[2]_1\(53),
      O => \genblk1[2].state_reg[55]_0\(1)
    );
\sum_carry__12_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(50),
      O => \sum_carry__12_i_4_n_0\
    );
\sum_carry__12_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(50),
      I1 => \data_stage[2]_1\(52),
      O => \genblk1[2].state_reg[55]_0\(0)
    );
\sum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__12_n_0\,
      CO(3) => \sum_carry__13_n_0\,
      CO(2) => \sum_carry__13_n_1\,
      CO(1) => \sum_carry__13_n_2\,
      CO(0) => \sum_carry__13_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__13_n_4\,
      O(2) => \sum_carry__13_n_5\,
      O(1) => \sum_carry__13_n_6\,
      O(0) => \sum_carry__13_n_7\,
      S(3) => \sum_carry__13_i_1_n_0\,
      S(2) => \sum_carry__13_i_2_n_0\,
      S(1) => \sum_carry__13_i_3_n_0\,
      S(0) => \sum_carry__13_i_4_n_0\
    );
\sum_carry__13_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(57),
      O => \sum_carry__13_i_1_n_0\
    );
\sum_carry__13_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(57),
      I1 => \data_stage[2]_1\(59),
      O => \genblk1[2].state_reg[59]_0\(3)
    );
\sum_carry__13_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(56),
      O => \sum_carry__13_i_2_n_0\
    );
\sum_carry__13_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(56),
      I1 => \data_stage[2]_1\(58),
      O => \genblk1[2].state_reg[59]_0\(2)
    );
\sum_carry__13_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(55),
      O => \sum_carry__13_i_3_n_0\
    );
\sum_carry__13_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(55),
      I1 => \data_stage[2]_1\(57),
      O => \genblk1[2].state_reg[59]_0\(1)
    );
\sum_carry__13_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(54),
      O => \sum_carry__13_i_4_n_0\
    );
\sum_carry__13_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(54),
      I1 => \data_stage[2]_1\(56),
      O => \genblk1[2].state_reg[59]_0\(0)
    );
\sum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__13_n_0\,
      CO(3) => \sum_carry__14_n_0\,
      CO(2) => \sum_carry__14_n_1\,
      CO(1) => \sum_carry__14_n_2\,
      CO(0) => \sum_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__14_n_4\,
      O(2) => \sum_carry__14_n_5\,
      O(1) => \sum_carry__14_n_6\,
      O(0) => \sum_carry__14_n_7\,
      S(3) => \sum_carry__14_i_1_n_0\,
      S(2) => \sum_carry__14_i_2_n_0\,
      S(1) => \sum_carry__14_i_3_n_0\,
      S(0) => \sum_carry__14_i_4_n_0\
    );
\sum_carry__14_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(61),
      O => \sum_carry__14_i_1_n_0\
    );
\sum_carry__14_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(61),
      I1 => \data_stage[2]_1\(63),
      O => \genblk1[2].state_reg[63]_0\(3)
    );
\sum_carry__14_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(60),
      O => \sum_carry__14_i_2_n_0\
    );
\sum_carry__14_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(60),
      I1 => \data_stage[2]_1\(62),
      O => \genblk1[2].state_reg[63]_0\(2)
    );
\sum_carry__14_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(59),
      O => \sum_carry__14_i_3_n_0\
    );
\sum_carry__14_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(59),
      I1 => \data_stage[2]_1\(61),
      O => \genblk1[2].state_reg[63]_0\(1)
    );
\sum_carry__14_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(58),
      O => \sum_carry__14_i_4_n_0\
    );
\sum_carry__14_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(58),
      I1 => \data_stage[2]_1\(60),
      O => \genblk1[2].state_reg[63]_0\(0)
    );
\sum_carry__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__14_n_0\,
      CO(3) => \sum_carry__15_n_0\,
      CO(2) => \sum_carry__15_n_1\,
      CO(1) => \sum_carry__15_n_2\,
      CO(0) => \sum_carry__15_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => sum00_out_0(66),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__15_n_4\,
      O(2) => \sum_carry__15_n_5\,
      O(1) => \sum_carry__15_n_6\,
      O(0) => \sum_carry__15_n_7\,
      S(3) => \sum_carry__15_i_2_n_0\,
      S(2) => \sum_carry__15_i_3_n_0\,
      S(1) => \sum_carry__15_i_4_n_0\,
      S(0) => \sum_carry__15_i_5_n_0\
    );
\sum_carry__15_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_1\(2),
      I1 => adc_valid_a,
      I2 => \data_stage[1]_0\(66),
      O => sum00_out(2)
    );
\sum_carry__15_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_1\(2),
      I1 => adc_valid_a,
      I2 => Q(11),
      O => sum00_out_0(66)
    );
\sum_carry__15_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(64),
      O => \sum_carry__15_i_2_n_0\
    );
\sum_carry__15_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(64),
      I1 => \data_stage[2]_1\(67),
      O => \genblk1[1].state_reg[67]_0\(3)
    );
\sum_carry__15_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => Q(11),
      I1 => \data_stage[1]_0\(66),
      I2 => adc_valid_a,
      I3 => \genblk1[0].state_reg[87]_1\(2),
      O => \sum_carry__15_i_3_n_0\
    );
\sum_carry__15_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \data_stage[1]_0\(66),
      I1 => \data_stage[2]_1\(66),
      I2 => adc_valid_a,
      I3 => \genblk1[0].state_reg[87]_1\(2),
      O => \genblk1[1].state_reg[67]_0\(2)
    );
\sum_carry__15_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(63),
      O => \sum_carry__15_i_4_n_0\
    );
\sum_carry__15_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(63),
      I1 => \data_stage[2]_1\(65),
      O => \genblk1[1].state_reg[67]_0\(1)
    );
\sum_carry__15_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(62),
      O => \sum_carry__15_i_5_n_0\
    );
\sum_carry__15_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(62),
      I1 => \data_stage[2]_1\(64),
      O => \genblk1[1].state_reg[67]_0\(0)
    );
\sum_carry__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__15_n_0\,
      CO(3) => \sum_carry__16_n_0\,
      CO(2) => \sum_carry__16_n_1\,
      CO(1) => \sum_carry__16_n_2\,
      CO(0) => \sum_carry__16_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__16_n_4\,
      O(2) => \sum_carry__16_n_5\,
      O(1) => \sum_carry__16_n_6\,
      O(0) => \sum_carry__16_n_7\,
      S(3) => \sum_carry__16_i_1_n_0\,
      S(2) => \sum_carry__16_i_2_n_0\,
      S(1) => \sum_carry__16_i_3_n_0\,
      S(0) => \sum_carry__16_i_4_n_0\
    );
\sum_carry__16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(68),
      O => \sum_carry__16_i_1_n_0\
    );
\sum_carry__16_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(68),
      I1 => \data_stage[2]_1\(71),
      O => \genblk1[1].state_reg[71]_0\(3)
    );
\sum_carry__16_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(67),
      O => \sum_carry__16_i_2_n_0\
    );
\sum_carry__16_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(67),
      I1 => \data_stage[2]_1\(70),
      O => \genblk1[1].state_reg[71]_0\(2)
    );
\sum_carry__16_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(66),
      O => \sum_carry__16_i_3_n_0\
    );
\sum_carry__16_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(66),
      I1 => \data_stage[2]_1\(69),
      O => \genblk1[1].state_reg[71]_0\(1)
    );
\sum_carry__16_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(65),
      O => \sum_carry__16_i_4_n_0\
    );
\sum_carry__16_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(65),
      I1 => \data_stage[2]_1\(68),
      O => \genblk1[1].state_reg[71]_0\(0)
    );
\sum_carry__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__16_n_0\,
      CO(3) => \sum_carry__17_n_0\,
      CO(2) => \sum_carry__17_n_1\,
      CO(1) => \sum_carry__17_n_2\,
      CO(0) => \sum_carry__17_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__17_n_4\,
      O(2) => \sum_carry__17_n_5\,
      O(1) => \sum_carry__17_n_6\,
      O(0) => \sum_carry__17_n_7\,
      S(3) => \sum_carry__17_i_1_n_0\,
      S(2) => \sum_carry__17_i_2_n_0\,
      S(1) => \sum_carry__17_i_3_n_0\,
      S(0) => \sum_carry__17_i_4_n_0\
    );
\sum_carry__17_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(72),
      O => \sum_carry__17_i_1_n_0\
    );
\sum_carry__17_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(72),
      I1 => \data_stage[2]_1\(75),
      O => \genblk1[1].state_reg[75]_0\(3)
    );
\sum_carry__17_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(71),
      O => \sum_carry__17_i_2_n_0\
    );
\sum_carry__17_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(71),
      I1 => \data_stage[2]_1\(74),
      O => \genblk1[1].state_reg[75]_0\(2)
    );
\sum_carry__17_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(70),
      O => \sum_carry__17_i_3_n_0\
    );
\sum_carry__17_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(70),
      I1 => \data_stage[2]_1\(73),
      O => \genblk1[1].state_reg[75]_0\(1)
    );
\sum_carry__17_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(69),
      O => \sum_carry__17_i_4_n_0\
    );
\sum_carry__17_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(69),
      I1 => \data_stage[2]_1\(72),
      O => \genblk1[1].state_reg[75]_0\(0)
    );
\sum_carry__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__17_n_0\,
      CO(3) => \sum_carry__18_n_0\,
      CO(2) => \sum_carry__18_n_1\,
      CO(1) => \sum_carry__18_n_2\,
      CO(0) => \sum_carry__18_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__18_n_4\,
      O(2) => \sum_carry__18_n_5\,
      O(1) => \sum_carry__18_n_6\,
      O(0) => \sum_carry__18_n_7\,
      S(3) => \sum_carry__18_i_1_n_0\,
      S(2) => \sum_carry__18_i_2_n_0\,
      S(1) => \sum_carry__18_i_3_n_0\,
      S(0) => \sum_carry__18_i_4_n_0\
    );
\sum_carry__18_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(76),
      O => \sum_carry__18_i_1_n_0\
    );
\sum_carry__18_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(76),
      I1 => \data_stage[2]_1\(79),
      O => \genblk1[1].state_reg[79]_0\(3)
    );
\sum_carry__18_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(75),
      O => \sum_carry__18_i_2_n_0\
    );
\sum_carry__18_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(75),
      I1 => \data_stage[2]_1\(78),
      O => \genblk1[1].state_reg[79]_0\(2)
    );
\sum_carry__18_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(74),
      O => \sum_carry__18_i_3_n_0\
    );
\sum_carry__18_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(74),
      I1 => \data_stage[2]_1\(77),
      O => \genblk1[1].state_reg[79]_0\(1)
    );
\sum_carry__18_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(73),
      O => \sum_carry__18_i_4_n_0\
    );
\sum_carry__18_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(73),
      I1 => \data_stage[2]_1\(76),
      O => \genblk1[1].state_reg[79]_0\(0)
    );
\sum_carry__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__18_n_0\,
      CO(3) => \sum_carry__19_n_0\,
      CO(2) => \sum_carry__19_n_1\,
      CO(1) => \sum_carry__19_n_2\,
      CO(0) => \sum_carry__19_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__19_n_4\,
      O(2) => \sum_carry__19_n_5\,
      O(1) => \sum_carry__19_n_6\,
      O(0) => \sum_carry__19_n_7\,
      S(3) => \sum_carry__19_i_1_n_0\,
      S(2) => \sum_carry__19_i_2_n_0\,
      S(1) => \sum_carry__19_i_3_n_0\,
      S(0) => \sum_carry__19_i_4_n_0\
    );
\sum_carry__19_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(80),
      O => \sum_carry__19_i_1_n_0\
    );
\sum_carry__19_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(80),
      I1 => \data_stage[2]_1\(83),
      O => \genblk1[1].state_reg[83]_0\(3)
    );
\sum_carry__19_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(79),
      O => \sum_carry__19_i_2_n_0\
    );
\sum_carry__19_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(79),
      I1 => \data_stage[2]_1\(82),
      O => \genblk1[1].state_reg[83]_0\(2)
    );
\sum_carry__19_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(78),
      O => \sum_carry__19_i_3_n_0\
    );
\sum_carry__19_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(78),
      I1 => \data_stage[2]_1\(81),
      O => \genblk1[1].state_reg[83]_0\(1)
    );
\sum_carry__19_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(77),
      O => \sum_carry__19_i_4_n_0\
    );
\sum_carry__19_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(77),
      I1 => \data_stage[2]_1\(80),
      O => \genblk1[1].state_reg[83]_0\(0)
    );
\sum_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(11),
      O => \sum_carry__1_i_1_n_0\
    );
\sum_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(11),
      I1 => \data_stage[2]_1\(11),
      O => \genblk1[4].state_reg[11]_0\(3)
    );
\sum_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^genblk1[0].state_reg[104]_0\(10),
      O => \sum_carry__1_i_2_n_0\
    );
\sum_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(10),
      I1 => \data_stage[2]_1\(10),
      O => \genblk1[4].state_reg[11]_0\(2)
    );
\sum_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^genblk1[0].state_reg[104]_0\(9),
      O => \sum_carry__1_i_3_n_0\
    );
\sum_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(9),
      I1 => \data_stage[2]_1\(9),
      O => \genblk1[4].state_reg[11]_0\(1)
    );
\sum_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^genblk1[0].state_reg[104]_0\(8),
      O => \sum_carry__1_i_4_n_0\
    );
\sum_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(8),
      I1 => \data_stage[2]_1\(8),
      O => \genblk1[4].state_reg[11]_0\(0)
    );
\sum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__1_n_0\,
      CO(3) => \sum_carry__2_n_0\,
      CO(2) => \sum_carry__2_n_1\,
      CO(1) => \sum_carry__2_n_2\,
      CO(0) => \sum_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__2_n_4\,
      O(2) => \sum_carry__2_n_5\,
      O(1) => \sum_carry__2_n_6\,
      O(0) => \sum_carry__2_n_7\,
      S(3) => \sum_carry__2_i_1_n_0\,
      S(2) => \sum_carry__2_i_2_n_0\,
      S(1) => \sum_carry__2_i_3_n_0\,
      S(0) => \sum_carry__2_i_4_n_0\
    );
\sum_carry__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__19_n_0\,
      CO(3) => \sum_carry__20_n_0\,
      CO(2) => \sum_carry__20_n_1\,
      CO(1) => \sum_carry__20_n_2\,
      CO(0) => \sum_carry__20_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => sum00_out_0(86),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__20_n_4\,
      O(2) => \sum_carry__20_n_5\,
      O(1) => \sum_carry__20_n_6\,
      O(0) => \sum_carry__20_n_7\,
      S(3) => \sum_carry__20_i_2_n_0\,
      S(2) => \sum_carry__20_i_3_n_0\,
      S(1) => \sum_carry__20_i_4_n_0\,
      S(0) => \sum_carry__20_i_5_n_0\
    );
\sum_carry__20_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_1\(3),
      I1 => adc_valid_a,
      I2 => \data_stage[1]_0\(86),
      O => \^di\(2)
    );
\sum_carry__20_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_1\(3),
      I1 => adc_valid_a,
      I2 => Q(11),
      O => sum00_out_0(86)
    );
\sum_carry__20_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^di\(3),
      O => \sum_carry__20_i_2_n_0\
    );
\sum_carry__20_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => \data_stage[2]_1\(87),
      O => \genblk1[0].state_reg[87]_0\(3)
    );
\sum_carry__20_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => Q(11),
      I1 => \data_stage[1]_0\(86),
      I2 => adc_valid_a,
      I3 => \genblk1[0].state_reg[87]_1\(3),
      O => \sum_carry__20_i_3_n_0\
    );
\sum_carry__20_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \data_stage[1]_0\(86),
      I1 => \data_stage[2]_1\(86),
      I2 => adc_valid_a,
      I3 => \genblk1[0].state_reg[87]_1\(3),
      O => \genblk1[0].state_reg[87]_0\(2)
    );
\sum_carry__20_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^di\(1),
      O => \sum_carry__20_i_4_n_0\
    );
\sum_carry__20_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \data_stage[2]_1\(85),
      O => \genblk1[0].state_reg[87]_0\(1)
    );
\sum_carry__20_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^di\(0),
      O => \sum_carry__20_i_5_n_0\
    );
\sum_carry__20_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \data_stage[2]_1\(84),
      O => \genblk1[0].state_reg[87]_0\(0)
    );
\sum_carry__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__20_n_0\,
      CO(3) => \sum_carry__21_n_0\,
      CO(2) => \sum_carry__21_n_1\,
      CO(1) => \sum_carry__21_n_2\,
      CO(0) => \sum_carry__21_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__21_n_4\,
      O(2) => \sum_carry__21_n_5\,
      O(1) => \sum_carry__21_n_6\,
      O(0) => \sum_carry__21_n_7\,
      S(3) => \sum_carry__21_i_1_n_0\,
      S(2) => \sum_carry__21_i_2_n_0\,
      S(1) => \sum_carry__21_i_3_n_0\,
      S(0) => \sum_carry__21_i_4_n_0\
    );
\sum_carry__21_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(84),
      O => \sum_carry__21_i_1_n_0\
    );
\sum_carry__21_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(84),
      I1 => \data_stage[2]_1\(91),
      O => \genblk1[0].state_reg[91]_0\(3)
    );
\sum_carry__21_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(83),
      O => \sum_carry__21_i_2_n_0\
    );
\sum_carry__21_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(83),
      I1 => \data_stage[2]_1\(90),
      O => \genblk1[0].state_reg[91]_0\(2)
    );
\sum_carry__21_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(82),
      O => \sum_carry__21_i_3_n_0\
    );
\sum_carry__21_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(82),
      I1 => \data_stage[2]_1\(89),
      O => \genblk1[0].state_reg[91]_0\(1)
    );
\sum_carry__21_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(81),
      O => \sum_carry__21_i_4_n_0\
    );
\sum_carry__21_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(81),
      I1 => \data_stage[2]_1\(88),
      O => \genblk1[0].state_reg[91]_0\(0)
    );
\sum_carry__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__21_n_0\,
      CO(3) => \sum_carry__22_n_0\,
      CO(2) => \sum_carry__22_n_1\,
      CO(1) => \sum_carry__22_n_2\,
      CO(0) => \sum_carry__22_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__22_n_4\,
      O(2) => \sum_carry__22_n_5\,
      O(1) => \sum_carry__22_n_6\,
      O(0) => \sum_carry__22_n_7\,
      S(3) => \sum_carry__22_i_1_n_0\,
      S(2) => \sum_carry__22_i_2_n_0\,
      S(1) => \sum_carry__22_i_3_n_0\,
      S(0) => \sum_carry__22_i_4_n_0\
    );
\sum_carry__22_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(88),
      O => \sum_carry__22_i_1_n_0\
    );
\sum_carry__22_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(88),
      I1 => \data_stage[2]_1\(95),
      O => \genblk1[0].state_reg[95]_0\(3)
    );
\sum_carry__22_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(87),
      O => \sum_carry__22_i_2_n_0\
    );
\sum_carry__22_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(87),
      I1 => \data_stage[2]_1\(94),
      O => \genblk1[0].state_reg[95]_0\(2)
    );
\sum_carry__22_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(86),
      O => \sum_carry__22_i_3_n_0\
    );
\sum_carry__22_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(86),
      I1 => \data_stage[2]_1\(93),
      O => \genblk1[0].state_reg[95]_0\(1)
    );
\sum_carry__22_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(85),
      O => \sum_carry__22_i_4_n_0\
    );
\sum_carry__22_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(85),
      I1 => \data_stage[2]_1\(92),
      O => \genblk1[0].state_reg[95]_0\(0)
    );
\sum_carry__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__22_n_0\,
      CO(3) => \sum_carry__23_n_0\,
      CO(2) => \sum_carry__23_n_1\,
      CO(1) => \sum_carry__23_n_2\,
      CO(0) => \sum_carry__23_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__23_n_4\,
      O(2) => \sum_carry__23_n_5\,
      O(1) => \sum_carry__23_n_6\,
      O(0) => \sum_carry__23_n_7\,
      S(3) => \sum_carry__23_i_1_n_0\,
      S(2) => \sum_carry__23_i_2_n_0\,
      S(1) => \sum_carry__23_i_3_n_0\,
      S(0) => \sum_carry__23_i_4_n_0\
    );
\sum_carry__23_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(92),
      O => \sum_carry__23_i_1_n_0\
    );
\sum_carry__23_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(92),
      I1 => \data_stage[2]_1\(99),
      O => \genblk1[0].state_reg[99]_0\(3)
    );
\sum_carry__23_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(91),
      O => \sum_carry__23_i_2_n_0\
    );
\sum_carry__23_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(91),
      I1 => \data_stage[2]_1\(98),
      O => \genblk1[0].state_reg[99]_0\(2)
    );
\sum_carry__23_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(90),
      O => \sum_carry__23_i_3_n_0\
    );
\sum_carry__23_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(90),
      I1 => \data_stage[2]_1\(97),
      O => \genblk1[0].state_reg[99]_0\(1)
    );
\sum_carry__23_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(89),
      O => \sum_carry__23_i_4_n_0\
    );
\sum_carry__23_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(89),
      I1 => \data_stage[2]_1\(96),
      O => \genblk1[0].state_reg[99]_0\(0)
    );
\sum_carry__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__23_n_0\,
      CO(3) => \sum_carry__24_n_0\,
      CO(2) => \sum_carry__24_n_1\,
      CO(1) => \sum_carry__24_n_2\,
      CO(0) => \sum_carry__24_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__24_n_4\,
      O(2) => \sum_carry__24_n_5\,
      O(1) => \sum_carry__24_n_6\,
      O(0) => \sum_carry__24_n_7\,
      S(3) => \sum_carry__24_i_1_n_0\,
      S(2) => \sum_carry__24_i_2_n_0\,
      S(1) => \sum_carry__24_i_3_n_0\,
      S(0) => \sum_carry__24_i_4_n_0\
    );
\sum_carry__24_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(96),
      O => \sum_carry__24_i_1_n_0\
    );
\sum_carry__24_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(96),
      I1 => \data_stage[2]_1\(103),
      O => \genblk1[0].state_reg[103]_0\(3)
    );
\sum_carry__24_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(95),
      O => \sum_carry__24_i_2_n_0\
    );
\sum_carry__24_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(95),
      I1 => \data_stage[2]_1\(102),
      O => \genblk1[0].state_reg[103]_0\(2)
    );
\sum_carry__24_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(94),
      O => \sum_carry__24_i_3_n_0\
    );
\sum_carry__24_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(94),
      I1 => \data_stage[2]_1\(101),
      O => \genblk1[0].state_reg[103]_0\(1)
    );
\sum_carry__24_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(93),
      O => \sum_carry__24_i_4_n_0\
    );
\sum_carry__24_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(93),
      I1 => \data_stage[2]_1\(100),
      O => \genblk1[0].state_reg[103]_0\(0)
    );
\sum_carry__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__24_n_0\,
      CO(3 downto 1) => \NLW_sum_carry__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_carry__25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(11),
      O(3 downto 2) => \NLW_sum_carry__25_O_UNCONNECTED\(3 downto 2),
      O(1) => \sum_carry__25_n_6\,
      O(0) => \sum_carry__25_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \sum_carry__25_i_1_n_0\,
      S(0) => \sum_carry__25_i_2_n_0\
    );
\sum_carry__25_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \data_stage[1]_0\(105),
      O => \sum_carry__25_i_1_n_0\
    );
\sum_carry__25_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_stage[1]_0\(105),
      I1 => \data_stage[2]_1\(105),
      O => S(1)
    );
\sum_carry__25_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(97),
      O => \sum_carry__25_i_2_n_0\
    );
\sum_carry__25_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(97),
      I1 => \data_stage[2]_1\(104),
      O => S(0)
    );
\sum_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(15),
      O => \sum_carry__2_i_1_n_0\
    );
\sum_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(15),
      I1 => \data_stage[2]_1\(15),
      O => \genblk1[4].state_reg[15]_0\(3)
    );
\sum_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(14),
      O => \sum_carry__2_i_2_n_0\
    );
\sum_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(14),
      I1 => \data_stage[2]_1\(14),
      O => \genblk1[4].state_reg[15]_0\(2)
    );
\sum_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(13),
      O => \sum_carry__2_i_3_n_0\
    );
\sum_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(13),
      I1 => \data_stage[2]_1\(13),
      O => \genblk1[4].state_reg[15]_0\(1)
    );
\sum_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(12),
      O => \sum_carry__2_i_4_n_0\
    );
\sum_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(12),
      I1 => \data_stage[2]_1\(12),
      O => \genblk1[4].state_reg[15]_0\(0)
    );
\sum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__2_n_0\,
      CO(3) => \sum_carry__3_n_0\,
      CO(2) => \sum_carry__3_n_1\,
      CO(1) => \sum_carry__3_n_2\,
      CO(0) => \sum_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__3_n_4\,
      O(2) => \sum_carry__3_n_5\,
      O(1) => \sum_carry__3_n_6\,
      O(0) => \sum_carry__3_n_7\,
      S(3) => \sum_carry__3_i_1_n_0\,
      S(2) => \sum_carry__3_i_2_n_0\,
      S(1) => \sum_carry__3_i_3_n_0\,
      S(0) => \sum_carry__3_i_4_n_0\
    );
\sum_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(19),
      O => \sum_carry__3_i_1_n_0\
    );
\sum_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(19),
      I1 => \data_stage[2]_1\(19),
      O => \genblk1[4].state_reg[19]_0\(3)
    );
\sum_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(18),
      O => \sum_carry__3_i_2_n_0\
    );
\sum_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(18),
      I1 => \data_stage[2]_1\(18),
      O => \genblk1[4].state_reg[19]_0\(2)
    );
\sum_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(17),
      O => \sum_carry__3_i_3_n_0\
    );
\sum_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(17),
      I1 => \data_stage[2]_1\(17),
      O => \genblk1[4].state_reg[19]_0\(1)
    );
\sum_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(16),
      O => \sum_carry__3_i_4_n_0\
    );
\sum_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(16),
      I1 => \data_stage[2]_1\(16),
      O => \genblk1[4].state_reg[19]_0\(0)
    );
\sum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__3_n_0\,
      CO(3) => \sum_carry__4_n_0\,
      CO(2) => \sum_carry__4_n_1\,
      CO(1) => \sum_carry__4_n_2\,
      CO(0) => \sum_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3) => \sum_carry__4_n_4\,
      O(2) => \sum_carry__4_n_5\,
      O(1) => \sum_carry__4_n_6\,
      O(0) => \sum_carry__4_n_7\,
      S(3) => \sum_carry__4_i_1_n_0\,
      S(2) => \sum_carry__4_i_2_n_0\,
      S(1) => \sum_carry__4_i_3_n_0\,
      S(0) => \sum_carry__4_i_4_n_0\
    );
\sum_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(23),
      O => \sum_carry__4_i_1_n_0\
    );
\sum_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(23),
      I1 => \data_stage[2]_1\(23),
      O => \genblk1[4].state_reg[23]_0\(3)
    );
\sum_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(22),
      O => \sum_carry__4_i_2_n_0\
    );
\sum_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(22),
      I1 => \data_stage[2]_1\(22),
      O => \genblk1[4].state_reg[23]_0\(2)
    );
\sum_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(21),
      O => \sum_carry__4_i_3_n_0\
    );
\sum_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(21),
      I1 => \data_stage[2]_1\(21),
      O => \genblk1[4].state_reg[23]_0\(1)
    );
\sum_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(20),
      O => \sum_carry__4_i_4_n_0\
    );
\sum_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(20),
      I1 => \data_stage[2]_1\(20),
      O => \genblk1[4].state_reg[23]_0\(0)
    );
\sum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__4_n_0\,
      CO(3) => \sum_carry__5_n_0\,
      CO(2) => \sum_carry__5_n_1\,
      CO(1) => \sum_carry__5_n_2\,
      CO(0) => \sum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => sum00_out_0(26),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3 downto 2) => \p_1_in__0\(1 downto 0),
      O(1) => \sum_carry__5_n_6\,
      O(0) => \sum_carry__5_n_7\,
      S(3) => \sum_carry__5_i_2_n_0\,
      S(2) => \sum_carry__5_i_3_n_0\,
      S(1) => \sum_carry__5_i_4_n_0\,
      S(0) => \sum_carry__5_i_5_n_0\
    );
\sum_carry__5_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_1\(0),
      I1 => adc_valid_a,
      I2 => \data_stage[1]_0\(26),
      O => sum00_out(0)
    );
\sum_carry__5_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_1\(0),
      I1 => adc_valid_a,
      I2 => Q(11),
      O => sum00_out_0(26)
    );
\sum_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(26),
      O => \sum_carry__5_i_2_n_0\
    );
\sum_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(26),
      I1 => \data_stage[2]_1\(27),
      O => \genblk1[3].state_reg[27]_0\(3)
    );
\sum_carry__5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => Q(11),
      I1 => \data_stage[1]_0\(26),
      I2 => adc_valid_a,
      I3 => \genblk1[0].state_reg[87]_1\(0),
      O => \sum_carry__5_i_3_n_0\
    );
\sum_carry__5_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \data_stage[1]_0\(26),
      I1 => \data_stage[2]_1\(26),
      I2 => adc_valid_a,
      I3 => \genblk1[0].state_reg[87]_1\(0),
      O => \genblk1[3].state_reg[27]_0\(2)
    );
\sum_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(25),
      O => \sum_carry__5_i_4_n_0\
    );
\sum_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(25),
      I1 => \data_stage[2]_1\(25),
      O => \genblk1[3].state_reg[27]_0\(1)
    );
\sum_carry__5_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(24),
      O => \sum_carry__5_i_5_n_0\
    );
\sum_carry__5_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(24),
      I1 => \data_stage[2]_1\(24),
      O => \genblk1[3].state_reg[27]_0\(0)
    );
\sum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__5_n_0\,
      CO(3) => \sum_carry__6_n_0\,
      CO(2) => \sum_carry__6_n_1\,
      CO(1) => \sum_carry__6_n_2\,
      CO(0) => \sum_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3 downto 0) => \p_1_in__0\(5 downto 2),
      S(3) => \sum_carry__6_i_1_n_0\,
      S(2) => \sum_carry__6_i_2_n_0\,
      S(1) => \sum_carry__6_i_3_n_0\,
      S(0) => \sum_carry__6_i_4_n_0\
    );
\sum_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(30),
      O => \sum_carry__6_i_1_n_0\
    );
\sum_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(30),
      I1 => \data_stage[2]_1\(31),
      O => \genblk1[3].state_reg[31]_0\(3)
    );
\sum_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(29),
      O => \sum_carry__6_i_2_n_0\
    );
\sum_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(29),
      I1 => \data_stage[2]_1\(30),
      O => \genblk1[3].state_reg[31]_0\(2)
    );
\sum_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(28),
      O => \sum_carry__6_i_3_n_0\
    );
\sum_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(28),
      I1 => \data_stage[2]_1\(29),
      O => \genblk1[3].state_reg[31]_0\(1)
    );
\sum_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(27),
      O => \sum_carry__6_i_4_n_0\
    );
\sum_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(27),
      I1 => \data_stage[2]_1\(28),
      O => \genblk1[3].state_reg[31]_0\(0)
    );
\sum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__6_n_0\,
      CO(3) => \sum_carry__7_n_0\,
      CO(2) => \sum_carry__7_n_1\,
      CO(1) => \sum_carry__7_n_2\,
      CO(0) => \sum_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3 downto 0) => \p_1_in__0\(9 downto 6),
      S(3) => \sum_carry__7_i_1_n_0\,
      S(2) => \sum_carry__7_i_2_n_0\,
      S(1) => \sum_carry__7_i_3_n_0\,
      S(0) => \sum_carry__7_i_4_n_0\
    );
\sum_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(34),
      O => \sum_carry__7_i_1_n_0\
    );
\sum_carry__7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(34),
      I1 => \data_stage[2]_1\(35),
      O => \genblk1[3].state_reg[35]_0\(3)
    );
\sum_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(33),
      O => \sum_carry__7_i_2_n_0\
    );
\sum_carry__7_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(33),
      I1 => \data_stage[2]_1\(34),
      O => \genblk1[3].state_reg[35]_0\(2)
    );
\sum_carry__7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(32),
      O => \sum_carry__7_i_3_n_0\
    );
\sum_carry__7_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(32),
      I1 => \data_stage[2]_1\(33),
      O => \genblk1[3].state_reg[35]_0\(1)
    );
\sum_carry__7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(31),
      O => \sum_carry__7_i_4_n_0\
    );
\sum_carry__7_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(31),
      I1 => \data_stage[2]_1\(32),
      O => \genblk1[3].state_reg[35]_0\(0)
    );
\sum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__7_n_0\,
      CO(3) => \sum_carry__8_n_0\,
      CO(2) => \sum_carry__8_n_1\,
      CO(1) => \sum_carry__8_n_2\,
      CO(0) => \sum_carry__8_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3 downto 0) => \p_1_in__0\(13 downto 10),
      S(3) => \sum_carry__8_i_1_n_0\,
      S(2) => \sum_carry__8_i_2_n_0\,
      S(1) => \sum_carry__8_i_3_n_0\,
      S(0) => \sum_carry__8_i_4_n_0\
    );
\sum_carry__8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(38),
      O => \sum_carry__8_i_1_n_0\
    );
\sum_carry__8_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(38),
      I1 => \data_stage[2]_1\(39),
      O => \genblk1[3].state_reg[39]_0\(3)
    );
\sum_carry__8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(37),
      O => \sum_carry__8_i_2_n_0\
    );
\sum_carry__8_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(37),
      I1 => \data_stage[2]_1\(38),
      O => \genblk1[3].state_reg[39]_0\(2)
    );
\sum_carry__8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(36),
      O => \sum_carry__8_i_3_n_0\
    );
\sum_carry__8_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(36),
      I1 => \data_stage[2]_1\(37),
      O => \genblk1[3].state_reg[39]_0\(1)
    );
\sum_carry__8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(35),
      O => \sum_carry__8_i_4_n_0\
    );
\sum_carry__8_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(35),
      I1 => \data_stage[2]_1\(36),
      O => \genblk1[3].state_reg[39]_0\(0)
    );
\sum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__8_n_0\,
      CO(3) => \sum_carry__9_n_0\,
      CO(2) => \sum_carry__9_n_1\,
      CO(1) => \sum_carry__9_n_2\,
      CO(0) => \sum_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => Q(11),
      DI(2) => Q(11),
      DI(1) => Q(11),
      DI(0) => Q(11),
      O(3 downto 0) => \p_1_in__0\(17 downto 14),
      S(3) => \sum_carry__9_i_1_n_0\,
      S(2) => \sum_carry__9_i_2_n_0\,
      S(1) => \sum_carry__9_i_3_n_0\,
      S(0) => \sum_carry__9_i_4_n_0\
    );
\sum_carry__9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(42),
      O => \sum_carry__9_i_1_n_0\
    );
\sum_carry__9_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(42),
      I1 => \data_stage[2]_1\(43),
      O => \genblk1[3].state_reg[43]_0\(3)
    );
\sum_carry__9_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(41),
      O => \sum_carry__9_i_2_n_0\
    );
\sum_carry__9_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(41),
      I1 => \data_stage[2]_1\(42),
      O => \genblk1[3].state_reg[43]_0\(2)
    );
\sum_carry__9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(40),
      O => \sum_carry__9_i_3_n_0\
    );
\sum_carry__9_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(40),
      I1 => \data_stage[2]_1\(41),
      O => \genblk1[3].state_reg[43]_0\(1)
    );
\sum_carry__9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^genblk1[0].state_reg[104]_0\(39),
      O => \sum_carry__9_i_4_n_0\
    );
\sum_carry__9_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(39),
      I1 => \data_stage[2]_1\(40),
      O => \genblk1[3].state_reg[43]_0\(0)
    );
sum_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^genblk1[0].state_reg[104]_0\(3),
      O => sum_carry_i_1_n_0
    );
\sum_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(3),
      I1 => \data_stage[2]_1\(3),
      O => \genblk1[4].state_reg[3]_0\(3)
    );
sum_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^genblk1[0].state_reg[104]_0\(2),
      O => sum_carry_i_2_n_0
    );
\sum_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(2),
      I1 => \data_stage[2]_1\(2),
      O => \genblk1[4].state_reg[3]_0\(2)
    );
sum_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^genblk1[0].state_reg[104]_0\(1),
      O => sum_carry_i_3_n_0
    );
\sum_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(1),
      I1 => \data_stage[2]_1\(1),
      O => \genblk1[4].state_reg[3]_0\(1)
    );
sum_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^genblk1[0].state_reg[104]_0\(0),
      O => sum_carry_i_4_n_0
    );
\sum_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^genblk1[0].state_reg[104]_0\(0),
      I1 => \data_stage[2]_1\(0),
      O => \genblk1[4].state_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_cic_int_11 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_stage[2]_1\ : out STD_LOGIC_VECTOR ( 102 downto 0 );
    sum00_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[0].state_reg[105]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[4].state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_stage[1]_0\ : in STD_LOGIC_VECTOR ( 100 downto 0 );
    \genblk1[4].state_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sum00_out_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_valid_a : in STD_LOGIC;
    \data_stage[3]_2\ : in STD_LOGIC_VECTOR ( 105 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_clk : in STD_LOGIC;
    \genblk1[3].state_reg[45]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[2].state_reg[65]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[1].state_reg[85]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[0].state_reg[105]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_cic_int_11 : entity is "cic_int";
end system_axi_adc_decimate_0_cic_int_11;

architecture STRUCTURE of system_axi_adc_decimate_0_cic_int_11 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_stage[2]_1\ : STD_LOGIC_VECTOR ( 102 downto 0 );
  signal \sum_carry__0_n_0\ : STD_LOGIC;
  signal \sum_carry__0_n_1\ : STD_LOGIC;
  signal \sum_carry__0_n_2\ : STD_LOGIC;
  signal \sum_carry__0_n_3\ : STD_LOGIC;
  signal \sum_carry__0_n_4\ : STD_LOGIC;
  signal \sum_carry__0_n_5\ : STD_LOGIC;
  signal \sum_carry__0_n_6\ : STD_LOGIC;
  signal \sum_carry__0_n_7\ : STD_LOGIC;
  signal \sum_carry__10_n_0\ : STD_LOGIC;
  signal \sum_carry__10_n_1\ : STD_LOGIC;
  signal \sum_carry__10_n_2\ : STD_LOGIC;
  signal \sum_carry__10_n_3\ : STD_LOGIC;
  signal \sum_carry__10_n_4\ : STD_LOGIC;
  signal \sum_carry__10_n_5\ : STD_LOGIC;
  signal \sum_carry__10_n_6\ : STD_LOGIC;
  signal \sum_carry__10_n_7\ : STD_LOGIC;
  signal \sum_carry__11_n_0\ : STD_LOGIC;
  signal \sum_carry__11_n_1\ : STD_LOGIC;
  signal \sum_carry__11_n_2\ : STD_LOGIC;
  signal \sum_carry__11_n_3\ : STD_LOGIC;
  signal \sum_carry__11_n_4\ : STD_LOGIC;
  signal \sum_carry__11_n_5\ : STD_LOGIC;
  signal \sum_carry__11_n_6\ : STD_LOGIC;
  signal \sum_carry__11_n_7\ : STD_LOGIC;
  signal \sum_carry__12_n_0\ : STD_LOGIC;
  signal \sum_carry__12_n_1\ : STD_LOGIC;
  signal \sum_carry__12_n_2\ : STD_LOGIC;
  signal \sum_carry__12_n_3\ : STD_LOGIC;
  signal \sum_carry__12_n_4\ : STD_LOGIC;
  signal \sum_carry__12_n_5\ : STD_LOGIC;
  signal \sum_carry__12_n_6\ : STD_LOGIC;
  signal \sum_carry__12_n_7\ : STD_LOGIC;
  signal \sum_carry__13_n_0\ : STD_LOGIC;
  signal \sum_carry__13_n_1\ : STD_LOGIC;
  signal \sum_carry__13_n_2\ : STD_LOGIC;
  signal \sum_carry__13_n_3\ : STD_LOGIC;
  signal \sum_carry__13_n_4\ : STD_LOGIC;
  signal \sum_carry__13_n_5\ : STD_LOGIC;
  signal \sum_carry__13_n_6\ : STD_LOGIC;
  signal \sum_carry__13_n_7\ : STD_LOGIC;
  signal \sum_carry__14_n_0\ : STD_LOGIC;
  signal \sum_carry__14_n_1\ : STD_LOGIC;
  signal \sum_carry__14_n_2\ : STD_LOGIC;
  signal \sum_carry__14_n_3\ : STD_LOGIC;
  signal \sum_carry__14_n_4\ : STD_LOGIC;
  signal \sum_carry__14_n_5\ : STD_LOGIC;
  signal \sum_carry__14_n_6\ : STD_LOGIC;
  signal \sum_carry__14_n_7\ : STD_LOGIC;
  signal \sum_carry__15_n_0\ : STD_LOGIC;
  signal \sum_carry__15_n_1\ : STD_LOGIC;
  signal \sum_carry__15_n_2\ : STD_LOGIC;
  signal \sum_carry__15_n_3\ : STD_LOGIC;
  signal \sum_carry__15_n_4\ : STD_LOGIC;
  signal \sum_carry__15_n_5\ : STD_LOGIC;
  signal \sum_carry__15_n_6\ : STD_LOGIC;
  signal \sum_carry__15_n_7\ : STD_LOGIC;
  signal \sum_carry__16_n_0\ : STD_LOGIC;
  signal \sum_carry__16_n_1\ : STD_LOGIC;
  signal \sum_carry__16_n_2\ : STD_LOGIC;
  signal \sum_carry__16_n_3\ : STD_LOGIC;
  signal \sum_carry__16_n_4\ : STD_LOGIC;
  signal \sum_carry__16_n_5\ : STD_LOGIC;
  signal \sum_carry__16_n_6\ : STD_LOGIC;
  signal \sum_carry__16_n_7\ : STD_LOGIC;
  signal \sum_carry__17_n_0\ : STD_LOGIC;
  signal \sum_carry__17_n_1\ : STD_LOGIC;
  signal \sum_carry__17_n_2\ : STD_LOGIC;
  signal \sum_carry__17_n_3\ : STD_LOGIC;
  signal \sum_carry__17_n_4\ : STD_LOGIC;
  signal \sum_carry__17_n_5\ : STD_LOGIC;
  signal \sum_carry__17_n_6\ : STD_LOGIC;
  signal \sum_carry__17_n_7\ : STD_LOGIC;
  signal \sum_carry__18_n_0\ : STD_LOGIC;
  signal \sum_carry__18_n_1\ : STD_LOGIC;
  signal \sum_carry__18_n_2\ : STD_LOGIC;
  signal \sum_carry__18_n_3\ : STD_LOGIC;
  signal \sum_carry__18_n_4\ : STD_LOGIC;
  signal \sum_carry__18_n_5\ : STD_LOGIC;
  signal \sum_carry__18_n_6\ : STD_LOGIC;
  signal \sum_carry__18_n_7\ : STD_LOGIC;
  signal \sum_carry__19_n_0\ : STD_LOGIC;
  signal \sum_carry__19_n_1\ : STD_LOGIC;
  signal \sum_carry__19_n_2\ : STD_LOGIC;
  signal \sum_carry__19_n_3\ : STD_LOGIC;
  signal \sum_carry__19_n_4\ : STD_LOGIC;
  signal \sum_carry__19_n_5\ : STD_LOGIC;
  signal \sum_carry__19_n_6\ : STD_LOGIC;
  signal \sum_carry__19_n_7\ : STD_LOGIC;
  signal \sum_carry__1_n_0\ : STD_LOGIC;
  signal \sum_carry__1_n_1\ : STD_LOGIC;
  signal \sum_carry__1_n_2\ : STD_LOGIC;
  signal \sum_carry__1_n_3\ : STD_LOGIC;
  signal \sum_carry__1_n_4\ : STD_LOGIC;
  signal \sum_carry__1_n_5\ : STD_LOGIC;
  signal \sum_carry__1_n_6\ : STD_LOGIC;
  signal \sum_carry__1_n_7\ : STD_LOGIC;
  signal \sum_carry__20_n_0\ : STD_LOGIC;
  signal \sum_carry__20_n_1\ : STD_LOGIC;
  signal \sum_carry__20_n_2\ : STD_LOGIC;
  signal \sum_carry__20_n_3\ : STD_LOGIC;
  signal \sum_carry__20_n_4\ : STD_LOGIC;
  signal \sum_carry__20_n_5\ : STD_LOGIC;
  signal \sum_carry__20_n_6\ : STD_LOGIC;
  signal \sum_carry__20_n_7\ : STD_LOGIC;
  signal \sum_carry__21_n_0\ : STD_LOGIC;
  signal \sum_carry__21_n_1\ : STD_LOGIC;
  signal \sum_carry__21_n_2\ : STD_LOGIC;
  signal \sum_carry__21_n_3\ : STD_LOGIC;
  signal \sum_carry__21_n_4\ : STD_LOGIC;
  signal \sum_carry__21_n_5\ : STD_LOGIC;
  signal \sum_carry__21_n_6\ : STD_LOGIC;
  signal \sum_carry__21_n_7\ : STD_LOGIC;
  signal \sum_carry__22_n_0\ : STD_LOGIC;
  signal \sum_carry__22_n_1\ : STD_LOGIC;
  signal \sum_carry__22_n_2\ : STD_LOGIC;
  signal \sum_carry__22_n_3\ : STD_LOGIC;
  signal \sum_carry__22_n_4\ : STD_LOGIC;
  signal \sum_carry__22_n_5\ : STD_LOGIC;
  signal \sum_carry__22_n_6\ : STD_LOGIC;
  signal \sum_carry__22_n_7\ : STD_LOGIC;
  signal \sum_carry__23_n_0\ : STD_LOGIC;
  signal \sum_carry__23_n_1\ : STD_LOGIC;
  signal \sum_carry__23_n_2\ : STD_LOGIC;
  signal \sum_carry__23_n_3\ : STD_LOGIC;
  signal \sum_carry__23_n_4\ : STD_LOGIC;
  signal \sum_carry__23_n_5\ : STD_LOGIC;
  signal \sum_carry__23_n_6\ : STD_LOGIC;
  signal \sum_carry__23_n_7\ : STD_LOGIC;
  signal \sum_carry__24_n_0\ : STD_LOGIC;
  signal \sum_carry__24_n_1\ : STD_LOGIC;
  signal \sum_carry__24_n_2\ : STD_LOGIC;
  signal \sum_carry__24_n_3\ : STD_LOGIC;
  signal \sum_carry__24_n_4\ : STD_LOGIC;
  signal \sum_carry__24_n_5\ : STD_LOGIC;
  signal \sum_carry__24_n_6\ : STD_LOGIC;
  signal \sum_carry__24_n_7\ : STD_LOGIC;
  signal \sum_carry__25_n_3\ : STD_LOGIC;
  signal \sum_carry__25_n_6\ : STD_LOGIC;
  signal \sum_carry__25_n_7\ : STD_LOGIC;
  signal \sum_carry__2_n_0\ : STD_LOGIC;
  signal \sum_carry__2_n_1\ : STD_LOGIC;
  signal \sum_carry__2_n_2\ : STD_LOGIC;
  signal \sum_carry__2_n_3\ : STD_LOGIC;
  signal \sum_carry__2_n_4\ : STD_LOGIC;
  signal \sum_carry__2_n_5\ : STD_LOGIC;
  signal \sum_carry__2_n_6\ : STD_LOGIC;
  signal \sum_carry__2_n_7\ : STD_LOGIC;
  signal \sum_carry__3_n_0\ : STD_LOGIC;
  signal \sum_carry__3_n_1\ : STD_LOGIC;
  signal \sum_carry__3_n_2\ : STD_LOGIC;
  signal \sum_carry__3_n_3\ : STD_LOGIC;
  signal \sum_carry__3_n_4\ : STD_LOGIC;
  signal \sum_carry__3_n_5\ : STD_LOGIC;
  signal \sum_carry__3_n_6\ : STD_LOGIC;
  signal \sum_carry__3_n_7\ : STD_LOGIC;
  signal \sum_carry__4_n_0\ : STD_LOGIC;
  signal \sum_carry__4_n_1\ : STD_LOGIC;
  signal \sum_carry__4_n_2\ : STD_LOGIC;
  signal \sum_carry__4_n_3\ : STD_LOGIC;
  signal \sum_carry__4_n_4\ : STD_LOGIC;
  signal \sum_carry__4_n_5\ : STD_LOGIC;
  signal \sum_carry__4_n_6\ : STD_LOGIC;
  signal \sum_carry__4_n_7\ : STD_LOGIC;
  signal \sum_carry__5_n_0\ : STD_LOGIC;
  signal \sum_carry__5_n_1\ : STD_LOGIC;
  signal \sum_carry__5_n_2\ : STD_LOGIC;
  signal \sum_carry__5_n_3\ : STD_LOGIC;
  signal \sum_carry__5_n_4\ : STD_LOGIC;
  signal \sum_carry__5_n_5\ : STD_LOGIC;
  signal \sum_carry__5_n_6\ : STD_LOGIC;
  signal \sum_carry__5_n_7\ : STD_LOGIC;
  signal \sum_carry__6_n_0\ : STD_LOGIC;
  signal \sum_carry__6_n_1\ : STD_LOGIC;
  signal \sum_carry__6_n_2\ : STD_LOGIC;
  signal \sum_carry__6_n_3\ : STD_LOGIC;
  signal \sum_carry__6_n_4\ : STD_LOGIC;
  signal \sum_carry__6_n_5\ : STD_LOGIC;
  signal \sum_carry__6_n_6\ : STD_LOGIC;
  signal \sum_carry__6_n_7\ : STD_LOGIC;
  signal \sum_carry__7_n_0\ : STD_LOGIC;
  signal \sum_carry__7_n_1\ : STD_LOGIC;
  signal \sum_carry__7_n_2\ : STD_LOGIC;
  signal \sum_carry__7_n_3\ : STD_LOGIC;
  signal \sum_carry__7_n_4\ : STD_LOGIC;
  signal \sum_carry__7_n_5\ : STD_LOGIC;
  signal \sum_carry__7_n_6\ : STD_LOGIC;
  signal \sum_carry__7_n_7\ : STD_LOGIC;
  signal \sum_carry__8_n_0\ : STD_LOGIC;
  signal \sum_carry__8_n_1\ : STD_LOGIC;
  signal \sum_carry__8_n_2\ : STD_LOGIC;
  signal \sum_carry__8_n_3\ : STD_LOGIC;
  signal \sum_carry__8_n_4\ : STD_LOGIC;
  signal \sum_carry__8_n_5\ : STD_LOGIC;
  signal \sum_carry__8_n_6\ : STD_LOGIC;
  signal \sum_carry__8_n_7\ : STD_LOGIC;
  signal \sum_carry__9_n_0\ : STD_LOGIC;
  signal \sum_carry__9_n_1\ : STD_LOGIC;
  signal \sum_carry__9_n_2\ : STD_LOGIC;
  signal \sum_carry__9_n_3\ : STD_LOGIC;
  signal \sum_carry__9_n_4\ : STD_LOGIC;
  signal \sum_carry__9_n_5\ : STD_LOGIC;
  signal \sum_carry__9_n_6\ : STD_LOGIC;
  signal \sum_carry__9_n_7\ : STD_LOGIC;
  signal sum_carry_n_0 : STD_LOGIC;
  signal sum_carry_n_1 : STD_LOGIC;
  signal sum_carry_n_2 : STD_LOGIC;
  signal sum_carry_n_3 : STD_LOGIC;
  signal sum_carry_n_4 : STD_LOGIC;
  signal sum_carry_n_5 : STD_LOGIC;
  signal sum_carry_n_6 : STD_LOGIC;
  signal sum_carry_n_7 : STD_LOGIC;
  signal \NLW_sum_carry__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_carry__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sum_carry : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__15\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__16\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__17\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__18\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__19\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__20\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__21\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__22\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__23\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__24\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__25\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__9\ : label is 35;
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \data_stage[2]_1\(102 downto 0) <= \^data_stage[2]_1\(102 downto 0);
\genblk1[0].state_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__24_n_7\,
      Q => \^data_stage[2]_1\(97),
      R => '0'
    );
\genblk1[0].state_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__24_n_6\,
      Q => \^data_stage[2]_1\(98),
      R => '0'
    );
\genblk1[0].state_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__24_n_5\,
      Q => \^data_stage[2]_1\(99),
      R => '0'
    );
\genblk1[0].state_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__24_n_4\,
      Q => \^data_stage[2]_1\(100),
      R => '0'
    );
\genblk1[0].state_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__25_n_7\,
      Q => \^data_stage[2]_1\(101),
      R => '0'
    );
\genblk1[0].state_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__25_n_6\,
      Q => \^data_stage[2]_1\(102),
      R => '0'
    );
\genblk1[0].state_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__20_n_5\,
      Q => \^data_stage[2]_1\(84),
      R => '0'
    );
\genblk1[0].state_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__20_n_4\,
      Q => \^di\(3),
      R => '0'
    );
\genblk1[0].state_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__21_n_7\,
      Q => \^data_stage[2]_1\(85),
      R => '0'
    );
\genblk1[0].state_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__21_n_6\,
      Q => \^data_stage[2]_1\(86),
      R => '0'
    );
\genblk1[0].state_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__21_n_5\,
      Q => \^data_stage[2]_1\(87),
      R => '0'
    );
\genblk1[0].state_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__21_n_4\,
      Q => \^data_stage[2]_1\(88),
      R => '0'
    );
\genblk1[0].state_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__22_n_7\,
      Q => \^data_stage[2]_1\(89),
      R => '0'
    );
\genblk1[0].state_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__22_n_6\,
      Q => \^data_stage[2]_1\(90),
      R => '0'
    );
\genblk1[0].state_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__22_n_5\,
      Q => \^data_stage[2]_1\(91),
      R => '0'
    );
\genblk1[0].state_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__22_n_4\,
      Q => \^data_stage[2]_1\(92),
      R => '0'
    );
\genblk1[0].state_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__23_n_7\,
      Q => \^data_stage[2]_1\(93),
      R => '0'
    );
\genblk1[0].state_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__23_n_6\,
      Q => \^data_stage[2]_1\(94),
      R => '0'
    );
\genblk1[0].state_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__23_n_5\,
      Q => \^data_stage[2]_1\(95),
      R => '0'
    );
\genblk1[0].state_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__23_n_4\,
      Q => \^data_stage[2]_1\(96),
      R => '0'
    );
\genblk1[1].state_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__15_n_5\,
      Q => \^data_stage[2]_1\(66),
      R => '0'
    );
\genblk1[1].state_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__15_n_4\,
      Q => \^data_stage[2]_1\(67),
      R => '0'
    );
\genblk1[1].state_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__16_n_7\,
      Q => \^data_stage[2]_1\(68),
      R => '0'
    );
\genblk1[1].state_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__16_n_6\,
      Q => \^data_stage[2]_1\(69),
      R => '0'
    );
\genblk1[1].state_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__16_n_5\,
      Q => \^data_stage[2]_1\(70),
      R => '0'
    );
\genblk1[1].state_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__16_n_4\,
      Q => \^data_stage[2]_1\(71),
      R => '0'
    );
\genblk1[1].state_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__17_n_7\,
      Q => \^data_stage[2]_1\(72),
      R => '0'
    );
\genblk1[1].state_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__17_n_6\,
      Q => \^data_stage[2]_1\(73),
      R => '0'
    );
\genblk1[1].state_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__17_n_5\,
      Q => \^data_stage[2]_1\(74),
      R => '0'
    );
\genblk1[1].state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__17_n_4\,
      Q => \^data_stage[2]_1\(75),
      R => '0'
    );
\genblk1[1].state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__18_n_7\,
      Q => \^data_stage[2]_1\(76),
      R => '0'
    );
\genblk1[1].state_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__18_n_6\,
      Q => \^data_stage[2]_1\(77),
      R => '0'
    );
\genblk1[1].state_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__18_n_5\,
      Q => \^data_stage[2]_1\(78),
      R => '0'
    );
\genblk1[1].state_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__18_n_4\,
      Q => \^data_stage[2]_1\(79),
      R => '0'
    );
\genblk1[1].state_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__19_n_7\,
      Q => \^data_stage[2]_1\(80),
      R => '0'
    );
\genblk1[1].state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__19_n_6\,
      Q => \^data_stage[2]_1\(81),
      R => '0'
    );
\genblk1[1].state_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__19_n_5\,
      Q => \^data_stage[2]_1\(82),
      R => '0'
    );
\genblk1[1].state_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__19_n_4\,
      Q => \^data_stage[2]_1\(83),
      R => '0'
    );
\genblk1[1].state_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__20_n_7\,
      Q => \^di\(0),
      R => '0'
    );
\genblk1[1].state_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__20_n_6\,
      Q => \^di\(1),
      R => '0'
    );
\genblk1[2].state_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__10_n_5\,
      Q => \^data_stage[2]_1\(46),
      R => '0'
    );
\genblk1[2].state_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__10_n_4\,
      Q => \^data_stage[2]_1\(47),
      R => '0'
    );
\genblk1[2].state_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__11_n_7\,
      Q => \^data_stage[2]_1\(48),
      R => '0'
    );
\genblk1[2].state_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__11_n_6\,
      Q => \^data_stage[2]_1\(49),
      R => '0'
    );
\genblk1[2].state_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__11_n_5\,
      Q => \^data_stage[2]_1\(50),
      R => '0'
    );
\genblk1[2].state_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__11_n_4\,
      Q => \^data_stage[2]_1\(51),
      R => '0'
    );
\genblk1[2].state_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__12_n_7\,
      Q => \^data_stage[2]_1\(52),
      R => '0'
    );
\genblk1[2].state_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__12_n_6\,
      Q => \^data_stage[2]_1\(53),
      R => '0'
    );
\genblk1[2].state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__12_n_5\,
      Q => \^data_stage[2]_1\(54),
      R => '0'
    );
\genblk1[2].state_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__12_n_4\,
      Q => \^data_stage[2]_1\(55),
      R => '0'
    );
\genblk1[2].state_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__13_n_7\,
      Q => \^data_stage[2]_1\(56),
      R => '0'
    );
\genblk1[2].state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__13_n_6\,
      Q => \^data_stage[2]_1\(57),
      R => '0'
    );
\genblk1[2].state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__13_n_5\,
      Q => \^data_stage[2]_1\(58),
      R => '0'
    );
\genblk1[2].state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__13_n_4\,
      Q => \^data_stage[2]_1\(59),
      R => '0'
    );
\genblk1[2].state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__14_n_7\,
      Q => \^data_stage[2]_1\(60),
      R => '0'
    );
\genblk1[2].state_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__14_n_6\,
      Q => \^data_stage[2]_1\(61),
      R => '0'
    );
\genblk1[2].state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__14_n_5\,
      Q => \^data_stage[2]_1\(62),
      R => '0'
    );
\genblk1[2].state_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__14_n_4\,
      Q => \^data_stage[2]_1\(63),
      R => '0'
    );
\genblk1[2].state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__15_n_7\,
      Q => \^data_stage[2]_1\(64),
      R => '0'
    );
\genblk1[2].state_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__15_n_6\,
      Q => \^data_stage[2]_1\(65),
      R => '0'
    );
\genblk1[3].state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__5_n_5\,
      Q => \^data_stage[2]_1\(26),
      R => '0'
    );
\genblk1[3].state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__5_n_4\,
      Q => \^data_stage[2]_1\(27),
      R => '0'
    );
\genblk1[3].state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__6_n_7\,
      Q => \^data_stage[2]_1\(28),
      R => '0'
    );
\genblk1[3].state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__6_n_6\,
      Q => \^data_stage[2]_1\(29),
      R => '0'
    );
\genblk1[3].state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__6_n_5\,
      Q => \^data_stage[2]_1\(30),
      R => '0'
    );
\genblk1[3].state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__6_n_4\,
      Q => \^data_stage[2]_1\(31),
      R => '0'
    );
\genblk1[3].state_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__7_n_7\,
      Q => \^data_stage[2]_1\(32),
      R => '0'
    );
\genblk1[3].state_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__7_n_6\,
      Q => \^data_stage[2]_1\(33),
      R => '0'
    );
\genblk1[3].state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__7_n_5\,
      Q => \^data_stage[2]_1\(34),
      R => '0'
    );
\genblk1[3].state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__7_n_4\,
      Q => \^data_stage[2]_1\(35),
      R => '0'
    );
\genblk1[3].state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__8_n_7\,
      Q => \^data_stage[2]_1\(36),
      R => '0'
    );
\genblk1[3].state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__8_n_6\,
      Q => \^data_stage[2]_1\(37),
      R => '0'
    );
\genblk1[3].state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__8_n_5\,
      Q => \^data_stage[2]_1\(38),
      R => '0'
    );
\genblk1[3].state_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__8_n_4\,
      Q => \^data_stage[2]_1\(39),
      R => '0'
    );
\genblk1[3].state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__9_n_7\,
      Q => \^data_stage[2]_1\(40),
      R => '0'
    );
\genblk1[3].state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__9_n_6\,
      Q => \^data_stage[2]_1\(41),
      R => '0'
    );
\genblk1[3].state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__9_n_5\,
      Q => \^data_stage[2]_1\(42),
      R => '0'
    );
\genblk1[3].state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__9_n_4\,
      Q => \^data_stage[2]_1\(43),
      R => '0'
    );
\genblk1[3].state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__10_n_7\,
      Q => \^data_stage[2]_1\(44),
      R => '0'
    );
\genblk1[3].state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__10_n_6\,
      Q => \^data_stage[2]_1\(45),
      R => '0'
    );
\genblk1[4].state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_7,
      Q => \^data_stage[2]_1\(0),
      R => '0'
    );
\genblk1[4].state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_5\,
      Q => \^data_stage[2]_1\(10),
      R => '0'
    );
\genblk1[4].state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_4\,
      Q => \^data_stage[2]_1\(11),
      R => '0'
    );
\genblk1[4].state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_7\,
      Q => \^data_stage[2]_1\(12),
      R => '0'
    );
\genblk1[4].state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_6\,
      Q => \^data_stage[2]_1\(13),
      R => '0'
    );
\genblk1[4].state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_5\,
      Q => \^data_stage[2]_1\(14),
      R => '0'
    );
\genblk1[4].state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_4\,
      Q => \^data_stage[2]_1\(15),
      R => '0'
    );
\genblk1[4].state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_7\,
      Q => \^data_stage[2]_1\(16),
      R => '0'
    );
\genblk1[4].state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_6\,
      Q => \^data_stage[2]_1\(17),
      R => '0'
    );
\genblk1[4].state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_5\,
      Q => \^data_stage[2]_1\(18),
      R => '0'
    );
\genblk1[4].state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_4\,
      Q => \^data_stage[2]_1\(19),
      R => '0'
    );
\genblk1[4].state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_6,
      Q => \^data_stage[2]_1\(1),
      R => '0'
    );
\genblk1[4].state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_7\,
      Q => \^data_stage[2]_1\(20),
      R => '0'
    );
\genblk1[4].state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_6\,
      Q => \^data_stage[2]_1\(21),
      R => '0'
    );
\genblk1[4].state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_5\,
      Q => \^data_stage[2]_1\(22),
      R => '0'
    );
\genblk1[4].state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_4\,
      Q => \^data_stage[2]_1\(23),
      R => '0'
    );
\genblk1[4].state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_7\,
      Q => \^data_stage[2]_1\(24),
      R => '0'
    );
\genblk1[4].state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_6\,
      Q => \^data_stage[2]_1\(25),
      R => '0'
    );
\genblk1[4].state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_5,
      Q => \^data_stage[2]_1\(2),
      R => '0'
    );
\genblk1[4].state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_4,
      Q => \^data_stage[2]_1\(3),
      R => '0'
    );
\genblk1[4].state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_7\,
      Q => \^data_stage[2]_1\(4),
      R => '0'
    );
\genblk1[4].state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_6\,
      Q => \^data_stage[2]_1\(5),
      R => '0'
    );
\genblk1[4].state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_5\,
      Q => \^data_stage[2]_1\(6),
      R => '0'
    );
\genblk1[4].state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_4\,
      Q => \^data_stage[2]_1\(7),
      R => '0'
    );
\genblk1[4].state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_7\,
      Q => \^data_stage[2]_1\(8),
      R => '0'
    );
\genblk1[4].state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_6\,
      Q => \^data_stage[2]_1\(9),
      R => '0'
    );
sum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_carry_n_0,
      CO(2) => sum_carry_n_1,
      CO(1) => sum_carry_n_2,
      CO(0) => sum_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(3 downto 0),
      O(3) => sum_carry_n_4,
      O(2) => sum_carry_n_5,
      O(1) => sum_carry_n_6,
      O(0) => sum_carry_n_7,
      S(3 downto 0) => \genblk1[4].state_reg[3]_1\(3 downto 0)
    );
\sum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_carry_n_0,
      CO(3) => \sum_carry__0_n_0\,
      CO(2) => \sum_carry__0_n_1\,
      CO(1) => \sum_carry__0_n_2\,
      CO(0) => \sum_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(7 downto 4),
      O(3) => \sum_carry__0_n_4\,
      O(2) => \sum_carry__0_n_5\,
      O(1) => \sum_carry__0_n_6\,
      O(0) => \sum_carry__0_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[7]_1\(3 downto 0)
    );
\sum_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(7),
      I1 => \data_stage[3]_2\(7),
      O => \genblk1[4].state_reg[7]_0\(3)
    );
\sum_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(6),
      I1 => \data_stage[3]_2\(6),
      O => \genblk1[4].state_reg[7]_0\(2)
    );
\sum_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(5),
      I1 => \data_stage[3]_2\(5),
      O => \genblk1[4].state_reg[7]_0\(1)
    );
\sum_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(4),
      I1 => \data_stage[3]_2\(4),
      O => \genblk1[4].state_reg[7]_0\(0)
    );
\sum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__0_n_0\,
      CO(3) => \sum_carry__1_n_0\,
      CO(2) => \sum_carry__1_n_1\,
      CO(1) => \sum_carry__1_n_2\,
      CO(0) => \sum_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(11 downto 8),
      O(3) => \sum_carry__1_n_4\,
      O(2) => \sum_carry__1_n_5\,
      O(1) => \sum_carry__1_n_6\,
      O(0) => \sum_carry__1_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[11]_1\(3 downto 0)
    );
\sum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__9_n_0\,
      CO(3) => \sum_carry__10_n_0\,
      CO(2) => \sum_carry__10_n_1\,
      CO(1) => \sum_carry__10_n_2\,
      CO(0) => \sum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[1]_0\(45),
      DI(2) => sum00_out_0(1),
      DI(1 downto 0) => \data_stage[1]_0\(44 downto 43),
      O(3) => \sum_carry__10_n_4\,
      O(2) => \sum_carry__10_n_5\,
      O(1) => \sum_carry__10_n_6\,
      O(0) => \sum_carry__10_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[47]_1\(3 downto 0)
    );
\sum_carry__10_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(1),
      I1 => adc_valid_a,
      I2 => \^data_stage[2]_1\(46),
      O => sum00_out(1)
    );
\sum_carry__10_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(47),
      I1 => \data_stage[3]_2\(47),
      O => \genblk1[2].state_reg[47]_0\(3)
    );
\sum_carry__10_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[2]_1\(46),
      I1 => \data_stage[3]_2\(46),
      I2 => adc_valid_a,
      I3 => Q(1),
      O => \genblk1[2].state_reg[47]_0\(2)
    );
\sum_carry__10_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(45),
      I1 => \data_stage[3]_2\(45),
      O => \genblk1[2].state_reg[47]_0\(1)
    );
\sum_carry__10_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(44),
      I1 => \data_stage[3]_2\(44),
      O => \genblk1[2].state_reg[47]_0\(0)
    );
\sum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__10_n_0\,
      CO(3) => \sum_carry__11_n_0\,
      CO(2) => \sum_carry__11_n_1\,
      CO(1) => \sum_carry__11_n_2\,
      CO(0) => \sum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(49 downto 46),
      O(3) => \sum_carry__11_n_4\,
      O(2) => \sum_carry__11_n_5\,
      O(1) => \sum_carry__11_n_6\,
      O(0) => \sum_carry__11_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[51]_1\(3 downto 0)
    );
\sum_carry__11_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(51),
      I1 => \data_stage[3]_2\(51),
      O => \genblk1[2].state_reg[51]_0\(3)
    );
\sum_carry__11_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(50),
      I1 => \data_stage[3]_2\(50),
      O => \genblk1[2].state_reg[51]_0\(2)
    );
\sum_carry__11_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(49),
      I1 => \data_stage[3]_2\(49),
      O => \genblk1[2].state_reg[51]_0\(1)
    );
\sum_carry__11_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(48),
      I1 => \data_stage[3]_2\(48),
      O => \genblk1[2].state_reg[51]_0\(0)
    );
\sum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__11_n_0\,
      CO(3) => \sum_carry__12_n_0\,
      CO(2) => \sum_carry__12_n_1\,
      CO(1) => \sum_carry__12_n_2\,
      CO(0) => \sum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(53 downto 50),
      O(3) => \sum_carry__12_n_4\,
      O(2) => \sum_carry__12_n_5\,
      O(1) => \sum_carry__12_n_6\,
      O(0) => \sum_carry__12_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[55]_1\(3 downto 0)
    );
\sum_carry__12_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(55),
      I1 => \data_stage[3]_2\(55),
      O => \genblk1[2].state_reg[55]_0\(3)
    );
\sum_carry__12_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(54),
      I1 => \data_stage[3]_2\(54),
      O => \genblk1[2].state_reg[55]_0\(2)
    );
\sum_carry__12_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(53),
      I1 => \data_stage[3]_2\(53),
      O => \genblk1[2].state_reg[55]_0\(1)
    );
\sum_carry__12_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(52),
      I1 => \data_stage[3]_2\(52),
      O => \genblk1[2].state_reg[55]_0\(0)
    );
\sum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__12_n_0\,
      CO(3) => \sum_carry__13_n_0\,
      CO(2) => \sum_carry__13_n_1\,
      CO(1) => \sum_carry__13_n_2\,
      CO(0) => \sum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(57 downto 54),
      O(3) => \sum_carry__13_n_4\,
      O(2) => \sum_carry__13_n_5\,
      O(1) => \sum_carry__13_n_6\,
      O(0) => \sum_carry__13_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[59]_1\(3 downto 0)
    );
\sum_carry__13_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(59),
      I1 => \data_stage[3]_2\(59),
      O => \genblk1[2].state_reg[59]_0\(3)
    );
\sum_carry__13_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(58),
      I1 => \data_stage[3]_2\(58),
      O => \genblk1[2].state_reg[59]_0\(2)
    );
\sum_carry__13_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(57),
      I1 => \data_stage[3]_2\(57),
      O => \genblk1[2].state_reg[59]_0\(1)
    );
\sum_carry__13_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(56),
      I1 => \data_stage[3]_2\(56),
      O => \genblk1[2].state_reg[59]_0\(0)
    );
\sum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__13_n_0\,
      CO(3) => \sum_carry__14_n_0\,
      CO(2) => \sum_carry__14_n_1\,
      CO(1) => \sum_carry__14_n_2\,
      CO(0) => \sum_carry__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(61 downto 58),
      O(3) => \sum_carry__14_n_4\,
      O(2) => \sum_carry__14_n_5\,
      O(1) => \sum_carry__14_n_6\,
      O(0) => \sum_carry__14_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[63]_1\(3 downto 0)
    );
\sum_carry__14_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(63),
      I1 => \data_stage[3]_2\(63),
      O => \genblk1[2].state_reg[63]_0\(3)
    );
\sum_carry__14_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(62),
      I1 => \data_stage[3]_2\(62),
      O => \genblk1[2].state_reg[63]_0\(2)
    );
\sum_carry__14_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(61),
      I1 => \data_stage[3]_2\(61),
      O => \genblk1[2].state_reg[63]_0\(1)
    );
\sum_carry__14_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(60),
      I1 => \data_stage[3]_2\(60),
      O => \genblk1[2].state_reg[63]_0\(0)
    );
\sum_carry__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__14_n_0\,
      CO(3) => \sum_carry__15_n_0\,
      CO(2) => \sum_carry__15_n_1\,
      CO(1) => \sum_carry__15_n_2\,
      CO(0) => \sum_carry__15_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[1]_0\(64),
      DI(2) => sum00_out_0(2),
      DI(1 downto 0) => \data_stage[1]_0\(63 downto 62),
      O(3) => \sum_carry__15_n_4\,
      O(2) => \sum_carry__15_n_5\,
      O(1) => \sum_carry__15_n_6\,
      O(0) => \sum_carry__15_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[67]_1\(3 downto 0)
    );
\sum_carry__15_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => adc_valid_a,
      I2 => \^data_stage[2]_1\(66),
      O => sum00_out(2)
    );
\sum_carry__15_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(67),
      I1 => \data_stage[3]_2\(67),
      O => \genblk1[1].state_reg[67]_0\(3)
    );
\sum_carry__15_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[2]_1\(66),
      I1 => \data_stage[3]_2\(66),
      I2 => adc_valid_a,
      I3 => Q(2),
      O => \genblk1[1].state_reg[67]_0\(2)
    );
\sum_carry__15_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(65),
      I1 => \data_stage[3]_2\(65),
      O => \genblk1[1].state_reg[67]_0\(1)
    );
\sum_carry__15_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(64),
      I1 => \data_stage[3]_2\(64),
      O => \genblk1[1].state_reg[67]_0\(0)
    );
\sum_carry__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__15_n_0\,
      CO(3) => \sum_carry__16_n_0\,
      CO(2) => \sum_carry__16_n_1\,
      CO(1) => \sum_carry__16_n_2\,
      CO(0) => \sum_carry__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(68 downto 65),
      O(3) => \sum_carry__16_n_4\,
      O(2) => \sum_carry__16_n_5\,
      O(1) => \sum_carry__16_n_6\,
      O(0) => \sum_carry__16_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[71]_1\(3 downto 0)
    );
\sum_carry__16_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(71),
      I1 => \data_stage[3]_2\(71),
      O => \genblk1[1].state_reg[71]_0\(3)
    );
\sum_carry__16_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(70),
      I1 => \data_stage[3]_2\(70),
      O => \genblk1[1].state_reg[71]_0\(2)
    );
\sum_carry__16_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(69),
      I1 => \data_stage[3]_2\(69),
      O => \genblk1[1].state_reg[71]_0\(1)
    );
\sum_carry__16_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(68),
      I1 => \data_stage[3]_2\(68),
      O => \genblk1[1].state_reg[71]_0\(0)
    );
\sum_carry__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__16_n_0\,
      CO(3) => \sum_carry__17_n_0\,
      CO(2) => \sum_carry__17_n_1\,
      CO(1) => \sum_carry__17_n_2\,
      CO(0) => \sum_carry__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(72 downto 69),
      O(3) => \sum_carry__17_n_4\,
      O(2) => \sum_carry__17_n_5\,
      O(1) => \sum_carry__17_n_6\,
      O(0) => \sum_carry__17_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[75]_1\(3 downto 0)
    );
\sum_carry__17_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(75),
      I1 => \data_stage[3]_2\(75),
      O => \genblk1[1].state_reg[75]_0\(3)
    );
\sum_carry__17_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(74),
      I1 => \data_stage[3]_2\(74),
      O => \genblk1[1].state_reg[75]_0\(2)
    );
\sum_carry__17_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(73),
      I1 => \data_stage[3]_2\(73),
      O => \genblk1[1].state_reg[75]_0\(1)
    );
\sum_carry__17_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(72),
      I1 => \data_stage[3]_2\(72),
      O => \genblk1[1].state_reg[75]_0\(0)
    );
\sum_carry__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__17_n_0\,
      CO(3) => \sum_carry__18_n_0\,
      CO(2) => \sum_carry__18_n_1\,
      CO(1) => \sum_carry__18_n_2\,
      CO(0) => \sum_carry__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(76 downto 73),
      O(3) => \sum_carry__18_n_4\,
      O(2) => \sum_carry__18_n_5\,
      O(1) => \sum_carry__18_n_6\,
      O(0) => \sum_carry__18_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[79]_1\(3 downto 0)
    );
\sum_carry__18_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(79),
      I1 => \data_stage[3]_2\(79),
      O => \genblk1[1].state_reg[79]_0\(3)
    );
\sum_carry__18_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(78),
      I1 => \data_stage[3]_2\(78),
      O => \genblk1[1].state_reg[79]_0\(2)
    );
\sum_carry__18_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(77),
      I1 => \data_stage[3]_2\(77),
      O => \genblk1[1].state_reg[79]_0\(1)
    );
\sum_carry__18_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(76),
      I1 => \data_stage[3]_2\(76),
      O => \genblk1[1].state_reg[79]_0\(0)
    );
\sum_carry__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__18_n_0\,
      CO(3) => \sum_carry__19_n_0\,
      CO(2) => \sum_carry__19_n_1\,
      CO(1) => \sum_carry__19_n_2\,
      CO(0) => \sum_carry__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(80 downto 77),
      O(3) => \sum_carry__19_n_4\,
      O(2) => \sum_carry__19_n_5\,
      O(1) => \sum_carry__19_n_6\,
      O(0) => \sum_carry__19_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[83]_1\(3 downto 0)
    );
\sum_carry__19_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(83),
      I1 => \data_stage[3]_2\(83),
      O => \genblk1[1].state_reg[83]_0\(3)
    );
\sum_carry__19_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(82),
      I1 => \data_stage[3]_2\(82),
      O => \genblk1[1].state_reg[83]_0\(2)
    );
\sum_carry__19_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(81),
      I1 => \data_stage[3]_2\(81),
      O => \genblk1[1].state_reg[83]_0\(1)
    );
\sum_carry__19_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(80),
      I1 => \data_stage[3]_2\(80),
      O => \genblk1[1].state_reg[83]_0\(0)
    );
\sum_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(11),
      I1 => \data_stage[3]_2\(11),
      O => \genblk1[4].state_reg[11]_0\(3)
    );
\sum_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(10),
      I1 => \data_stage[3]_2\(10),
      O => \genblk1[4].state_reg[11]_0\(2)
    );
\sum_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(9),
      I1 => \data_stage[3]_2\(9),
      O => \genblk1[4].state_reg[11]_0\(1)
    );
\sum_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(8),
      I1 => \data_stage[3]_2\(8),
      O => \genblk1[4].state_reg[11]_0\(0)
    );
\sum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__1_n_0\,
      CO(3) => \sum_carry__2_n_0\,
      CO(2) => \sum_carry__2_n_1\,
      CO(1) => \sum_carry__2_n_2\,
      CO(0) => \sum_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(15 downto 12),
      O(3) => \sum_carry__2_n_4\,
      O(2) => \sum_carry__2_n_5\,
      O(1) => \sum_carry__2_n_6\,
      O(0) => \sum_carry__2_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[15]_1\(3 downto 0)
    );
\sum_carry__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__19_n_0\,
      CO(3) => \sum_carry__20_n_0\,
      CO(2) => \sum_carry__20_n_1\,
      CO(1) => \sum_carry__20_n_2\,
      CO(0) => \sum_carry__20_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[1]_0\(83),
      DI(2) => sum00_out_0(3),
      DI(1 downto 0) => \data_stage[1]_0\(82 downto 81),
      O(3) => \sum_carry__20_n_4\,
      O(2) => \sum_carry__20_n_5\,
      O(1) => \sum_carry__20_n_6\,
      O(0) => \sum_carry__20_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[87]_1\(3 downto 0)
    );
\sum_carry__20_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(3),
      I1 => adc_valid_a,
      I2 => \^data_stage[2]_1\(84),
      O => \^di\(2)
    );
\sum_carry__20_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => \data_stage[3]_2\(87),
      O => \genblk1[0].state_reg[87]_0\(3)
    );
\sum_carry__20_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[2]_1\(84),
      I1 => \data_stage[3]_2\(86),
      I2 => adc_valid_a,
      I3 => Q(3),
      O => \genblk1[0].state_reg[87]_0\(2)
    );
\sum_carry__20_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \data_stage[3]_2\(85),
      O => \genblk1[0].state_reg[87]_0\(1)
    );
\sum_carry__20_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \data_stage[3]_2\(84),
      O => \genblk1[0].state_reg[87]_0\(0)
    );
\sum_carry__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__20_n_0\,
      CO(3) => \sum_carry__21_n_0\,
      CO(2) => \sum_carry__21_n_1\,
      CO(1) => \sum_carry__21_n_2\,
      CO(0) => \sum_carry__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(87 downto 84),
      O(3) => \sum_carry__21_n_4\,
      O(2) => \sum_carry__21_n_5\,
      O(1) => \sum_carry__21_n_6\,
      O(0) => \sum_carry__21_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[91]_1\(3 downto 0)
    );
\sum_carry__21_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(88),
      I1 => \data_stage[3]_2\(91),
      O => \genblk1[0].state_reg[91]_0\(3)
    );
\sum_carry__21_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(87),
      I1 => \data_stage[3]_2\(90),
      O => \genblk1[0].state_reg[91]_0\(2)
    );
\sum_carry__21_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(86),
      I1 => \data_stage[3]_2\(89),
      O => \genblk1[0].state_reg[91]_0\(1)
    );
\sum_carry__21_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(85),
      I1 => \data_stage[3]_2\(88),
      O => \genblk1[0].state_reg[91]_0\(0)
    );
\sum_carry__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__21_n_0\,
      CO(3) => \sum_carry__22_n_0\,
      CO(2) => \sum_carry__22_n_1\,
      CO(1) => \sum_carry__22_n_2\,
      CO(0) => \sum_carry__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(91 downto 88),
      O(3) => \sum_carry__22_n_4\,
      O(2) => \sum_carry__22_n_5\,
      O(1) => \sum_carry__22_n_6\,
      O(0) => \sum_carry__22_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[95]_1\(3 downto 0)
    );
\sum_carry__22_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(92),
      I1 => \data_stage[3]_2\(95),
      O => \genblk1[0].state_reg[95]_0\(3)
    );
\sum_carry__22_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(91),
      I1 => \data_stage[3]_2\(94),
      O => \genblk1[0].state_reg[95]_0\(2)
    );
\sum_carry__22_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(90),
      I1 => \data_stage[3]_2\(93),
      O => \genblk1[0].state_reg[95]_0\(1)
    );
\sum_carry__22_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(89),
      I1 => \data_stage[3]_2\(92),
      O => \genblk1[0].state_reg[95]_0\(0)
    );
\sum_carry__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__22_n_0\,
      CO(3) => \sum_carry__23_n_0\,
      CO(2) => \sum_carry__23_n_1\,
      CO(1) => \sum_carry__23_n_2\,
      CO(0) => \sum_carry__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(95 downto 92),
      O(3) => \sum_carry__23_n_4\,
      O(2) => \sum_carry__23_n_5\,
      O(1) => \sum_carry__23_n_6\,
      O(0) => \sum_carry__23_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[99]_1\(3 downto 0)
    );
\sum_carry__23_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(96),
      I1 => \data_stage[3]_2\(99),
      O => \genblk1[0].state_reg[99]_0\(3)
    );
\sum_carry__23_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(95),
      I1 => \data_stage[3]_2\(98),
      O => \genblk1[0].state_reg[99]_0\(2)
    );
\sum_carry__23_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(94),
      I1 => \data_stage[3]_2\(97),
      O => \genblk1[0].state_reg[99]_0\(1)
    );
\sum_carry__23_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(93),
      I1 => \data_stage[3]_2\(96),
      O => \genblk1[0].state_reg[99]_0\(0)
    );
\sum_carry__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__23_n_0\,
      CO(3) => \sum_carry__24_n_0\,
      CO(2) => \sum_carry__24_n_1\,
      CO(1) => \sum_carry__24_n_2\,
      CO(0) => \sum_carry__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(99 downto 96),
      O(3) => \sum_carry__24_n_4\,
      O(2) => \sum_carry__24_n_5\,
      O(1) => \sum_carry__24_n_6\,
      O(0) => \sum_carry__24_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[103]_1\(3 downto 0)
    );
\sum_carry__24_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(100),
      I1 => \data_stage[3]_2\(103),
      O => \genblk1[0].state_reg[103]_0\(3)
    );
\sum_carry__24_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(99),
      I1 => \data_stage[3]_2\(102),
      O => \genblk1[0].state_reg[103]_0\(2)
    );
\sum_carry__24_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(98),
      I1 => \data_stage[3]_2\(101),
      O => \genblk1[0].state_reg[103]_0\(1)
    );
\sum_carry__24_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(97),
      I1 => \data_stage[3]_2\(100),
      O => \genblk1[0].state_reg[103]_0\(0)
    );
\sum_carry__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__24_n_0\,
      CO(3 downto 1) => \NLW_sum_carry__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_carry__25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_stage[1]_0\(100),
      O(3 downto 2) => \NLW_sum_carry__25_O_UNCONNECTED\(3 downto 2),
      O(1) => \sum_carry__25_n_6\,
      O(0) => \sum_carry__25_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => S(1 downto 0)
    );
\sum_carry__25_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(102),
      I1 => \data_stage[3]_2\(105),
      O => \genblk1[0].state_reg[105]_0\(1)
    );
\sum_carry__25_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(101),
      I1 => \data_stage[3]_2\(104),
      O => \genblk1[0].state_reg[105]_0\(0)
    );
\sum_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(15),
      I1 => \data_stage[3]_2\(15),
      O => \genblk1[4].state_reg[15]_0\(3)
    );
\sum_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(14),
      I1 => \data_stage[3]_2\(14),
      O => \genblk1[4].state_reg[15]_0\(2)
    );
\sum_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(13),
      I1 => \data_stage[3]_2\(13),
      O => \genblk1[4].state_reg[15]_0\(1)
    );
\sum_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(12),
      I1 => \data_stage[3]_2\(12),
      O => \genblk1[4].state_reg[15]_0\(0)
    );
\sum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__2_n_0\,
      CO(3) => \sum_carry__3_n_0\,
      CO(2) => \sum_carry__3_n_1\,
      CO(1) => \sum_carry__3_n_2\,
      CO(0) => \sum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(19 downto 16),
      O(3) => \sum_carry__3_n_4\,
      O(2) => \sum_carry__3_n_5\,
      O(1) => \sum_carry__3_n_6\,
      O(0) => \sum_carry__3_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[19]_1\(3 downto 0)
    );
\sum_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(19),
      I1 => \data_stage[3]_2\(19),
      O => \genblk1[4].state_reg[19]_0\(3)
    );
\sum_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(18),
      I1 => \data_stage[3]_2\(18),
      O => \genblk1[4].state_reg[19]_0\(2)
    );
\sum_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(17),
      I1 => \data_stage[3]_2\(17),
      O => \genblk1[4].state_reg[19]_0\(1)
    );
\sum_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(16),
      I1 => \data_stage[3]_2\(16),
      O => \genblk1[4].state_reg[19]_0\(0)
    );
\sum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__3_n_0\,
      CO(3) => \sum_carry__4_n_0\,
      CO(2) => \sum_carry__4_n_1\,
      CO(1) => \sum_carry__4_n_2\,
      CO(0) => \sum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(23 downto 20),
      O(3) => \sum_carry__4_n_4\,
      O(2) => \sum_carry__4_n_5\,
      O(1) => \sum_carry__4_n_6\,
      O(0) => \sum_carry__4_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[23]_1\(3 downto 0)
    );
\sum_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(23),
      I1 => \data_stage[3]_2\(23),
      O => \genblk1[4].state_reg[23]_0\(3)
    );
\sum_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(22),
      I1 => \data_stage[3]_2\(22),
      O => \genblk1[4].state_reg[23]_0\(2)
    );
\sum_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(21),
      I1 => \data_stage[3]_2\(21),
      O => \genblk1[4].state_reg[23]_0\(1)
    );
\sum_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(20),
      I1 => \data_stage[3]_2\(20),
      O => \genblk1[4].state_reg[23]_0\(0)
    );
\sum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__4_n_0\,
      CO(3) => \sum_carry__5_n_0\,
      CO(2) => \sum_carry__5_n_1\,
      CO(1) => \sum_carry__5_n_2\,
      CO(0) => \sum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[1]_0\(26),
      DI(2) => sum00_out_0(0),
      DI(1 downto 0) => \data_stage[1]_0\(25 downto 24),
      O(3) => \sum_carry__5_n_4\,
      O(2) => \sum_carry__5_n_5\,
      O(1) => \sum_carry__5_n_6\,
      O(0) => \sum_carry__5_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[27]_1\(3 downto 0)
    );
\sum_carry__5_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => adc_valid_a,
      I2 => \^data_stage[2]_1\(26),
      O => sum00_out(0)
    );
\sum_carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(27),
      I1 => \data_stage[3]_2\(27),
      O => \genblk1[3].state_reg[27]_0\(3)
    );
\sum_carry__5_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[2]_1\(26),
      I1 => \data_stage[3]_2\(26),
      I2 => adc_valid_a,
      I3 => Q(0),
      O => \genblk1[3].state_reg[27]_0\(2)
    );
\sum_carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(25),
      I1 => \data_stage[3]_2\(25),
      O => \genblk1[3].state_reg[27]_0\(1)
    );
\sum_carry__5_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(24),
      I1 => \data_stage[3]_2\(24),
      O => \genblk1[3].state_reg[27]_0\(0)
    );
\sum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__5_n_0\,
      CO(3) => \sum_carry__6_n_0\,
      CO(2) => \sum_carry__6_n_1\,
      CO(1) => \sum_carry__6_n_2\,
      CO(0) => \sum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(30 downto 27),
      O(3) => \sum_carry__6_n_4\,
      O(2) => \sum_carry__6_n_5\,
      O(1) => \sum_carry__6_n_6\,
      O(0) => \sum_carry__6_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[31]_1\(3 downto 0)
    );
\sum_carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(31),
      I1 => \data_stage[3]_2\(31),
      O => \genblk1[3].state_reg[31]_0\(3)
    );
\sum_carry__6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(30),
      I1 => \data_stage[3]_2\(30),
      O => \genblk1[3].state_reg[31]_0\(2)
    );
\sum_carry__6_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(29),
      I1 => \data_stage[3]_2\(29),
      O => \genblk1[3].state_reg[31]_0\(1)
    );
\sum_carry__6_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(28),
      I1 => \data_stage[3]_2\(28),
      O => \genblk1[3].state_reg[31]_0\(0)
    );
\sum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__6_n_0\,
      CO(3) => \sum_carry__7_n_0\,
      CO(2) => \sum_carry__7_n_1\,
      CO(1) => \sum_carry__7_n_2\,
      CO(0) => \sum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(34 downto 31),
      O(3) => \sum_carry__7_n_4\,
      O(2) => \sum_carry__7_n_5\,
      O(1) => \sum_carry__7_n_6\,
      O(0) => \sum_carry__7_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[35]_1\(3 downto 0)
    );
\sum_carry__7_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(35),
      I1 => \data_stage[3]_2\(35),
      O => \genblk1[3].state_reg[35]_0\(3)
    );
\sum_carry__7_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(34),
      I1 => \data_stage[3]_2\(34),
      O => \genblk1[3].state_reg[35]_0\(2)
    );
\sum_carry__7_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(33),
      I1 => \data_stage[3]_2\(33),
      O => \genblk1[3].state_reg[35]_0\(1)
    );
\sum_carry__7_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(32),
      I1 => \data_stage[3]_2\(32),
      O => \genblk1[3].state_reg[35]_0\(0)
    );
\sum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__7_n_0\,
      CO(3) => \sum_carry__8_n_0\,
      CO(2) => \sum_carry__8_n_1\,
      CO(1) => \sum_carry__8_n_2\,
      CO(0) => \sum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(38 downto 35),
      O(3) => \sum_carry__8_n_4\,
      O(2) => \sum_carry__8_n_5\,
      O(1) => \sum_carry__8_n_6\,
      O(0) => \sum_carry__8_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[39]_1\(3 downto 0)
    );
\sum_carry__8_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(39),
      I1 => \data_stage[3]_2\(39),
      O => \genblk1[3].state_reg[39]_0\(3)
    );
\sum_carry__8_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(38),
      I1 => \data_stage[3]_2\(38),
      O => \genblk1[3].state_reg[39]_0\(2)
    );
\sum_carry__8_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(37),
      I1 => \data_stage[3]_2\(37),
      O => \genblk1[3].state_reg[39]_0\(1)
    );
\sum_carry__8_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(36),
      I1 => \data_stage[3]_2\(36),
      O => \genblk1[3].state_reg[39]_0\(0)
    );
\sum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__8_n_0\,
      CO(3) => \sum_carry__9_n_0\,
      CO(2) => \sum_carry__9_n_1\,
      CO(1) => \sum_carry__9_n_2\,
      CO(0) => \sum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_0\(42 downto 39),
      O(3) => \sum_carry__9_n_4\,
      O(2) => \sum_carry__9_n_5\,
      O(1) => \sum_carry__9_n_6\,
      O(0) => \sum_carry__9_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[43]_1\(3 downto 0)
    );
\sum_carry__9_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(43),
      I1 => \data_stage[3]_2\(43),
      O => \genblk1[3].state_reg[43]_0\(3)
    );
\sum_carry__9_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(42),
      I1 => \data_stage[3]_2\(42),
      O => \genblk1[3].state_reg[43]_0\(2)
    );
\sum_carry__9_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(41),
      I1 => \data_stage[3]_2\(41),
      O => \genblk1[3].state_reg[43]_0\(1)
    );
\sum_carry__9_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(40),
      I1 => \data_stage[3]_2\(40),
      O => \genblk1[3].state_reg[43]_0\(0)
    );
\sum_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(3),
      I1 => \data_stage[3]_2\(3),
      O => \genblk1[4].state_reg[3]_0\(3)
    );
\sum_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(2),
      I1 => \data_stage[3]_2\(2),
      O => \genblk1[4].state_reg[3]_0\(2)
    );
\sum_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(1),
      I1 => \data_stage[3]_2\(1),
      O => \genblk1[4].state_reg[3]_0\(1)
    );
\sum_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_1\(0),
      I1 => \data_stage[3]_2\(0),
      O => \genblk1[4].state_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_cic_int_12 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_stage[3]_2\ : out STD_LOGIC_VECTOR ( 102 downto 0 );
    sum00_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[4].state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_stage[2]_1\ : in STD_LOGIC_VECTOR ( 100 downto 0 );
    \genblk1[4].state_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sum00_out_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[105]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_valid_a : in STD_LOGIC;
    \data_stage[4]_3\ : in STD_LOGIC_VECTOR ( 105 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_clk : in STD_LOGIC;
    \genblk1[3].state_reg[26]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[2].state_reg[46]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[1].state_reg[66]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[0].state_reg[86]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_cic_int_12 : entity is "cic_int";
end system_axi_adc_decimate_0_cic_int_12;

architecture STRUCTURE of system_axi_adc_decimate_0_cic_int_12 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_stage[3]_2\ : STD_LOGIC_VECTOR ( 102 downto 0 );
  signal \sum_carry__0_n_0\ : STD_LOGIC;
  signal \sum_carry__0_n_1\ : STD_LOGIC;
  signal \sum_carry__0_n_2\ : STD_LOGIC;
  signal \sum_carry__0_n_3\ : STD_LOGIC;
  signal \sum_carry__0_n_4\ : STD_LOGIC;
  signal \sum_carry__0_n_5\ : STD_LOGIC;
  signal \sum_carry__0_n_6\ : STD_LOGIC;
  signal \sum_carry__0_n_7\ : STD_LOGIC;
  signal \sum_carry__10_n_0\ : STD_LOGIC;
  signal \sum_carry__10_n_1\ : STD_LOGIC;
  signal \sum_carry__10_n_2\ : STD_LOGIC;
  signal \sum_carry__10_n_3\ : STD_LOGIC;
  signal \sum_carry__10_n_4\ : STD_LOGIC;
  signal \sum_carry__10_n_5\ : STD_LOGIC;
  signal \sum_carry__10_n_6\ : STD_LOGIC;
  signal \sum_carry__10_n_7\ : STD_LOGIC;
  signal \sum_carry__11_n_0\ : STD_LOGIC;
  signal \sum_carry__11_n_1\ : STD_LOGIC;
  signal \sum_carry__11_n_2\ : STD_LOGIC;
  signal \sum_carry__11_n_3\ : STD_LOGIC;
  signal \sum_carry__11_n_4\ : STD_LOGIC;
  signal \sum_carry__11_n_5\ : STD_LOGIC;
  signal \sum_carry__11_n_6\ : STD_LOGIC;
  signal \sum_carry__11_n_7\ : STD_LOGIC;
  signal \sum_carry__12_n_0\ : STD_LOGIC;
  signal \sum_carry__12_n_1\ : STD_LOGIC;
  signal \sum_carry__12_n_2\ : STD_LOGIC;
  signal \sum_carry__12_n_3\ : STD_LOGIC;
  signal \sum_carry__12_n_4\ : STD_LOGIC;
  signal \sum_carry__12_n_5\ : STD_LOGIC;
  signal \sum_carry__12_n_6\ : STD_LOGIC;
  signal \sum_carry__12_n_7\ : STD_LOGIC;
  signal \sum_carry__13_n_0\ : STD_LOGIC;
  signal \sum_carry__13_n_1\ : STD_LOGIC;
  signal \sum_carry__13_n_2\ : STD_LOGIC;
  signal \sum_carry__13_n_3\ : STD_LOGIC;
  signal \sum_carry__13_n_4\ : STD_LOGIC;
  signal \sum_carry__13_n_5\ : STD_LOGIC;
  signal \sum_carry__13_n_6\ : STD_LOGIC;
  signal \sum_carry__13_n_7\ : STD_LOGIC;
  signal \sum_carry__14_n_0\ : STD_LOGIC;
  signal \sum_carry__14_n_1\ : STD_LOGIC;
  signal \sum_carry__14_n_2\ : STD_LOGIC;
  signal \sum_carry__14_n_3\ : STD_LOGIC;
  signal \sum_carry__14_n_4\ : STD_LOGIC;
  signal \sum_carry__14_n_5\ : STD_LOGIC;
  signal \sum_carry__14_n_6\ : STD_LOGIC;
  signal \sum_carry__14_n_7\ : STD_LOGIC;
  signal \sum_carry__15_n_0\ : STD_LOGIC;
  signal \sum_carry__15_n_1\ : STD_LOGIC;
  signal \sum_carry__15_n_2\ : STD_LOGIC;
  signal \sum_carry__15_n_3\ : STD_LOGIC;
  signal \sum_carry__15_n_4\ : STD_LOGIC;
  signal \sum_carry__15_n_5\ : STD_LOGIC;
  signal \sum_carry__15_n_6\ : STD_LOGIC;
  signal \sum_carry__15_n_7\ : STD_LOGIC;
  signal \sum_carry__16_n_0\ : STD_LOGIC;
  signal \sum_carry__16_n_1\ : STD_LOGIC;
  signal \sum_carry__16_n_2\ : STD_LOGIC;
  signal \sum_carry__16_n_3\ : STD_LOGIC;
  signal \sum_carry__16_n_4\ : STD_LOGIC;
  signal \sum_carry__16_n_5\ : STD_LOGIC;
  signal \sum_carry__16_n_6\ : STD_LOGIC;
  signal \sum_carry__16_n_7\ : STD_LOGIC;
  signal \sum_carry__17_n_0\ : STD_LOGIC;
  signal \sum_carry__17_n_1\ : STD_LOGIC;
  signal \sum_carry__17_n_2\ : STD_LOGIC;
  signal \sum_carry__17_n_3\ : STD_LOGIC;
  signal \sum_carry__17_n_4\ : STD_LOGIC;
  signal \sum_carry__17_n_5\ : STD_LOGIC;
  signal \sum_carry__17_n_6\ : STD_LOGIC;
  signal \sum_carry__17_n_7\ : STD_LOGIC;
  signal \sum_carry__18_n_0\ : STD_LOGIC;
  signal \sum_carry__18_n_1\ : STD_LOGIC;
  signal \sum_carry__18_n_2\ : STD_LOGIC;
  signal \sum_carry__18_n_3\ : STD_LOGIC;
  signal \sum_carry__18_n_4\ : STD_LOGIC;
  signal \sum_carry__18_n_5\ : STD_LOGIC;
  signal \sum_carry__18_n_6\ : STD_LOGIC;
  signal \sum_carry__18_n_7\ : STD_LOGIC;
  signal \sum_carry__19_n_0\ : STD_LOGIC;
  signal \sum_carry__19_n_1\ : STD_LOGIC;
  signal \sum_carry__19_n_2\ : STD_LOGIC;
  signal \sum_carry__19_n_3\ : STD_LOGIC;
  signal \sum_carry__19_n_4\ : STD_LOGIC;
  signal \sum_carry__19_n_5\ : STD_LOGIC;
  signal \sum_carry__19_n_6\ : STD_LOGIC;
  signal \sum_carry__19_n_7\ : STD_LOGIC;
  signal \sum_carry__1_n_0\ : STD_LOGIC;
  signal \sum_carry__1_n_1\ : STD_LOGIC;
  signal \sum_carry__1_n_2\ : STD_LOGIC;
  signal \sum_carry__1_n_3\ : STD_LOGIC;
  signal \sum_carry__1_n_4\ : STD_LOGIC;
  signal \sum_carry__1_n_5\ : STD_LOGIC;
  signal \sum_carry__1_n_6\ : STD_LOGIC;
  signal \sum_carry__1_n_7\ : STD_LOGIC;
  signal \sum_carry__20_n_0\ : STD_LOGIC;
  signal \sum_carry__20_n_1\ : STD_LOGIC;
  signal \sum_carry__20_n_2\ : STD_LOGIC;
  signal \sum_carry__20_n_3\ : STD_LOGIC;
  signal \sum_carry__20_n_4\ : STD_LOGIC;
  signal \sum_carry__20_n_5\ : STD_LOGIC;
  signal \sum_carry__20_n_6\ : STD_LOGIC;
  signal \sum_carry__20_n_7\ : STD_LOGIC;
  signal \sum_carry__21_n_0\ : STD_LOGIC;
  signal \sum_carry__21_n_1\ : STD_LOGIC;
  signal \sum_carry__21_n_2\ : STD_LOGIC;
  signal \sum_carry__21_n_3\ : STD_LOGIC;
  signal \sum_carry__21_n_4\ : STD_LOGIC;
  signal \sum_carry__21_n_5\ : STD_LOGIC;
  signal \sum_carry__21_n_6\ : STD_LOGIC;
  signal \sum_carry__21_n_7\ : STD_LOGIC;
  signal \sum_carry__22_n_0\ : STD_LOGIC;
  signal \sum_carry__22_n_1\ : STD_LOGIC;
  signal \sum_carry__22_n_2\ : STD_LOGIC;
  signal \sum_carry__22_n_3\ : STD_LOGIC;
  signal \sum_carry__22_n_4\ : STD_LOGIC;
  signal \sum_carry__22_n_5\ : STD_LOGIC;
  signal \sum_carry__22_n_6\ : STD_LOGIC;
  signal \sum_carry__22_n_7\ : STD_LOGIC;
  signal \sum_carry__23_n_0\ : STD_LOGIC;
  signal \sum_carry__23_n_1\ : STD_LOGIC;
  signal \sum_carry__23_n_2\ : STD_LOGIC;
  signal \sum_carry__23_n_3\ : STD_LOGIC;
  signal \sum_carry__23_n_4\ : STD_LOGIC;
  signal \sum_carry__23_n_5\ : STD_LOGIC;
  signal \sum_carry__23_n_6\ : STD_LOGIC;
  signal \sum_carry__23_n_7\ : STD_LOGIC;
  signal \sum_carry__24_n_0\ : STD_LOGIC;
  signal \sum_carry__24_n_1\ : STD_LOGIC;
  signal \sum_carry__24_n_2\ : STD_LOGIC;
  signal \sum_carry__24_n_3\ : STD_LOGIC;
  signal \sum_carry__24_n_4\ : STD_LOGIC;
  signal \sum_carry__24_n_5\ : STD_LOGIC;
  signal \sum_carry__24_n_6\ : STD_LOGIC;
  signal \sum_carry__24_n_7\ : STD_LOGIC;
  signal \sum_carry__25_n_3\ : STD_LOGIC;
  signal \sum_carry__25_n_6\ : STD_LOGIC;
  signal \sum_carry__25_n_7\ : STD_LOGIC;
  signal \sum_carry__2_n_0\ : STD_LOGIC;
  signal \sum_carry__2_n_1\ : STD_LOGIC;
  signal \sum_carry__2_n_2\ : STD_LOGIC;
  signal \sum_carry__2_n_3\ : STD_LOGIC;
  signal \sum_carry__2_n_4\ : STD_LOGIC;
  signal \sum_carry__2_n_5\ : STD_LOGIC;
  signal \sum_carry__2_n_6\ : STD_LOGIC;
  signal \sum_carry__2_n_7\ : STD_LOGIC;
  signal \sum_carry__3_n_0\ : STD_LOGIC;
  signal \sum_carry__3_n_1\ : STD_LOGIC;
  signal \sum_carry__3_n_2\ : STD_LOGIC;
  signal \sum_carry__3_n_3\ : STD_LOGIC;
  signal \sum_carry__3_n_4\ : STD_LOGIC;
  signal \sum_carry__3_n_5\ : STD_LOGIC;
  signal \sum_carry__3_n_6\ : STD_LOGIC;
  signal \sum_carry__3_n_7\ : STD_LOGIC;
  signal \sum_carry__4_n_0\ : STD_LOGIC;
  signal \sum_carry__4_n_1\ : STD_LOGIC;
  signal \sum_carry__4_n_2\ : STD_LOGIC;
  signal \sum_carry__4_n_3\ : STD_LOGIC;
  signal \sum_carry__4_n_4\ : STD_LOGIC;
  signal \sum_carry__4_n_5\ : STD_LOGIC;
  signal \sum_carry__4_n_6\ : STD_LOGIC;
  signal \sum_carry__4_n_7\ : STD_LOGIC;
  signal \sum_carry__5_n_0\ : STD_LOGIC;
  signal \sum_carry__5_n_1\ : STD_LOGIC;
  signal \sum_carry__5_n_2\ : STD_LOGIC;
  signal \sum_carry__5_n_3\ : STD_LOGIC;
  signal \sum_carry__5_n_4\ : STD_LOGIC;
  signal \sum_carry__5_n_5\ : STD_LOGIC;
  signal \sum_carry__5_n_6\ : STD_LOGIC;
  signal \sum_carry__5_n_7\ : STD_LOGIC;
  signal \sum_carry__6_n_0\ : STD_LOGIC;
  signal \sum_carry__6_n_1\ : STD_LOGIC;
  signal \sum_carry__6_n_2\ : STD_LOGIC;
  signal \sum_carry__6_n_3\ : STD_LOGIC;
  signal \sum_carry__6_n_4\ : STD_LOGIC;
  signal \sum_carry__6_n_5\ : STD_LOGIC;
  signal \sum_carry__6_n_6\ : STD_LOGIC;
  signal \sum_carry__6_n_7\ : STD_LOGIC;
  signal \sum_carry__7_n_0\ : STD_LOGIC;
  signal \sum_carry__7_n_1\ : STD_LOGIC;
  signal \sum_carry__7_n_2\ : STD_LOGIC;
  signal \sum_carry__7_n_3\ : STD_LOGIC;
  signal \sum_carry__7_n_4\ : STD_LOGIC;
  signal \sum_carry__7_n_5\ : STD_LOGIC;
  signal \sum_carry__7_n_6\ : STD_LOGIC;
  signal \sum_carry__7_n_7\ : STD_LOGIC;
  signal \sum_carry__8_n_0\ : STD_LOGIC;
  signal \sum_carry__8_n_1\ : STD_LOGIC;
  signal \sum_carry__8_n_2\ : STD_LOGIC;
  signal \sum_carry__8_n_3\ : STD_LOGIC;
  signal \sum_carry__8_n_4\ : STD_LOGIC;
  signal \sum_carry__8_n_5\ : STD_LOGIC;
  signal \sum_carry__8_n_6\ : STD_LOGIC;
  signal \sum_carry__8_n_7\ : STD_LOGIC;
  signal \sum_carry__9_n_0\ : STD_LOGIC;
  signal \sum_carry__9_n_1\ : STD_LOGIC;
  signal \sum_carry__9_n_2\ : STD_LOGIC;
  signal \sum_carry__9_n_3\ : STD_LOGIC;
  signal \sum_carry__9_n_4\ : STD_LOGIC;
  signal \sum_carry__9_n_5\ : STD_LOGIC;
  signal \sum_carry__9_n_6\ : STD_LOGIC;
  signal \sum_carry__9_n_7\ : STD_LOGIC;
  signal sum_carry_n_0 : STD_LOGIC;
  signal sum_carry_n_1 : STD_LOGIC;
  signal sum_carry_n_2 : STD_LOGIC;
  signal sum_carry_n_3 : STD_LOGIC;
  signal sum_carry_n_4 : STD_LOGIC;
  signal sum_carry_n_5 : STD_LOGIC;
  signal sum_carry_n_6 : STD_LOGIC;
  signal sum_carry_n_7 : STD_LOGIC;
  signal \NLW_sum_carry__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_carry__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sum_carry : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__15\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__16\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__17\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__18\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__19\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__20\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__21\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__22\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__23\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__24\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__25\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__9\ : label is 35;
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \data_stage[3]_2\(102 downto 0) <= \^data_stage[3]_2\(102 downto 0);
\genblk1[0].state_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_7\,
      Q => \^data_stage[3]_2\(97),
      R => '0'
    );
\genblk1[0].state_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_6\,
      Q => \^data_stage[3]_2\(98),
      R => '0'
    );
\genblk1[0].state_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_5\,
      Q => \^data_stage[3]_2\(99),
      R => '0'
    );
\genblk1[0].state_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_4\,
      Q => \^data_stage[3]_2\(100),
      R => '0'
    );
\genblk1[0].state_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__25_n_7\,
      Q => \^data_stage[3]_2\(101),
      R => '0'
    );
\genblk1[0].state_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__25_n_6\,
      Q => \^data_stage[3]_2\(102),
      R => '0'
    );
\genblk1[0].state_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__20_n_5\,
      Q => \^data_stage[3]_2\(84),
      R => '0'
    );
\genblk1[0].state_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__20_n_4\,
      Q => \^di\(3),
      R => '0'
    );
\genblk1[0].state_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_7\,
      Q => \^data_stage[3]_2\(85),
      R => '0'
    );
\genblk1[0].state_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_6\,
      Q => \^data_stage[3]_2\(86),
      R => '0'
    );
\genblk1[0].state_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_5\,
      Q => \^data_stage[3]_2\(87),
      R => '0'
    );
\genblk1[0].state_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_4\,
      Q => \^data_stage[3]_2\(88),
      R => '0'
    );
\genblk1[0].state_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_7\,
      Q => \^data_stage[3]_2\(89),
      R => '0'
    );
\genblk1[0].state_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_6\,
      Q => \^data_stage[3]_2\(90),
      R => '0'
    );
\genblk1[0].state_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_5\,
      Q => \^data_stage[3]_2\(91),
      R => '0'
    );
\genblk1[0].state_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_4\,
      Q => \^data_stage[3]_2\(92),
      R => '0'
    );
\genblk1[0].state_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_7\,
      Q => \^data_stage[3]_2\(93),
      R => '0'
    );
\genblk1[0].state_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_6\,
      Q => \^data_stage[3]_2\(94),
      R => '0'
    );
\genblk1[0].state_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_5\,
      Q => \^data_stage[3]_2\(95),
      R => '0'
    );
\genblk1[0].state_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_4\,
      Q => \^data_stage[3]_2\(96),
      R => '0'
    );
\genblk1[1].state_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__15_n_5\,
      Q => \^data_stage[3]_2\(66),
      R => '0'
    );
\genblk1[1].state_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__15_n_4\,
      Q => \^data_stage[3]_2\(67),
      R => '0'
    );
\genblk1[1].state_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_7\,
      Q => \^data_stage[3]_2\(68),
      R => '0'
    );
\genblk1[1].state_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_6\,
      Q => \^data_stage[3]_2\(69),
      R => '0'
    );
\genblk1[1].state_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_5\,
      Q => \^data_stage[3]_2\(70),
      R => '0'
    );
\genblk1[1].state_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_4\,
      Q => \^data_stage[3]_2\(71),
      R => '0'
    );
\genblk1[1].state_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_7\,
      Q => \^data_stage[3]_2\(72),
      R => '0'
    );
\genblk1[1].state_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_6\,
      Q => \^data_stage[3]_2\(73),
      R => '0'
    );
\genblk1[1].state_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_5\,
      Q => \^data_stage[3]_2\(74),
      R => '0'
    );
\genblk1[1].state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_4\,
      Q => \^data_stage[3]_2\(75),
      R => '0'
    );
\genblk1[1].state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_7\,
      Q => \^data_stage[3]_2\(76),
      R => '0'
    );
\genblk1[1].state_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_6\,
      Q => \^data_stage[3]_2\(77),
      R => '0'
    );
\genblk1[1].state_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_5\,
      Q => \^data_stage[3]_2\(78),
      R => '0'
    );
\genblk1[1].state_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_4\,
      Q => \^data_stage[3]_2\(79),
      R => '0'
    );
\genblk1[1].state_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_7\,
      Q => \^data_stage[3]_2\(80),
      R => '0'
    );
\genblk1[1].state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_6\,
      Q => \^data_stage[3]_2\(81),
      R => '0'
    );
\genblk1[1].state_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_5\,
      Q => \^data_stage[3]_2\(82),
      R => '0'
    );
\genblk1[1].state_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_4\,
      Q => \^data_stage[3]_2\(83),
      R => '0'
    );
\genblk1[1].state_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__20_n_7\,
      Q => \^di\(0),
      R => '0'
    );
\genblk1[1].state_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__20_n_6\,
      Q => \^di\(1),
      R => '0'
    );
\genblk1[2].state_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__10_n_5\,
      Q => \^data_stage[3]_2\(46),
      R => '0'
    );
\genblk1[2].state_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__10_n_4\,
      Q => \^data_stage[3]_2\(47),
      R => '0'
    );
\genblk1[2].state_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_7\,
      Q => \^data_stage[3]_2\(48),
      R => '0'
    );
\genblk1[2].state_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_6\,
      Q => \^data_stage[3]_2\(49),
      R => '0'
    );
\genblk1[2].state_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_5\,
      Q => \^data_stage[3]_2\(50),
      R => '0'
    );
\genblk1[2].state_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_4\,
      Q => \^data_stage[3]_2\(51),
      R => '0'
    );
\genblk1[2].state_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_7\,
      Q => \^data_stage[3]_2\(52),
      R => '0'
    );
\genblk1[2].state_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_6\,
      Q => \^data_stage[3]_2\(53),
      R => '0'
    );
\genblk1[2].state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_5\,
      Q => \^data_stage[3]_2\(54),
      R => '0'
    );
\genblk1[2].state_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_4\,
      Q => \^data_stage[3]_2\(55),
      R => '0'
    );
\genblk1[2].state_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_7\,
      Q => \^data_stage[3]_2\(56),
      R => '0'
    );
\genblk1[2].state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_6\,
      Q => \^data_stage[3]_2\(57),
      R => '0'
    );
\genblk1[2].state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_5\,
      Q => \^data_stage[3]_2\(58),
      R => '0'
    );
\genblk1[2].state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_4\,
      Q => \^data_stage[3]_2\(59),
      R => '0'
    );
\genblk1[2].state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_7\,
      Q => \^data_stage[3]_2\(60),
      R => '0'
    );
\genblk1[2].state_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_6\,
      Q => \^data_stage[3]_2\(61),
      R => '0'
    );
\genblk1[2].state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_5\,
      Q => \^data_stage[3]_2\(62),
      R => '0'
    );
\genblk1[2].state_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_4\,
      Q => \^data_stage[3]_2\(63),
      R => '0'
    );
\genblk1[2].state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__15_n_7\,
      Q => \^data_stage[3]_2\(64),
      R => '0'
    );
\genblk1[2].state_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__15_n_6\,
      Q => \^data_stage[3]_2\(65),
      R => '0'
    );
\genblk1[3].state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__5_n_5\,
      Q => \^data_stage[3]_2\(26),
      R => '0'
    );
\genblk1[3].state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__5_n_4\,
      Q => \^data_stage[3]_2\(27),
      R => '0'
    );
\genblk1[3].state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__6_n_7\,
      Q => \^data_stage[3]_2\(28),
      R => '0'
    );
\genblk1[3].state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__6_n_6\,
      Q => \^data_stage[3]_2\(29),
      R => '0'
    );
\genblk1[3].state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__6_n_5\,
      Q => \^data_stage[3]_2\(30),
      R => '0'
    );
\genblk1[3].state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__6_n_4\,
      Q => \^data_stage[3]_2\(31),
      R => '0'
    );
\genblk1[3].state_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__7_n_7\,
      Q => \^data_stage[3]_2\(32),
      R => '0'
    );
\genblk1[3].state_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__7_n_6\,
      Q => \^data_stage[3]_2\(33),
      R => '0'
    );
\genblk1[3].state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__7_n_5\,
      Q => \^data_stage[3]_2\(34),
      R => '0'
    );
\genblk1[3].state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__7_n_4\,
      Q => \^data_stage[3]_2\(35),
      R => '0'
    );
\genblk1[3].state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__8_n_7\,
      Q => \^data_stage[3]_2\(36),
      R => '0'
    );
\genblk1[3].state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__8_n_6\,
      Q => \^data_stage[3]_2\(37),
      R => '0'
    );
\genblk1[3].state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__8_n_5\,
      Q => \^data_stage[3]_2\(38),
      R => '0'
    );
\genblk1[3].state_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__8_n_4\,
      Q => \^data_stage[3]_2\(39),
      R => '0'
    );
\genblk1[3].state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__9_n_7\,
      Q => \^data_stage[3]_2\(40),
      R => '0'
    );
\genblk1[3].state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__9_n_6\,
      Q => \^data_stage[3]_2\(41),
      R => '0'
    );
\genblk1[3].state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__9_n_5\,
      Q => \^data_stage[3]_2\(42),
      R => '0'
    );
\genblk1[3].state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__9_n_4\,
      Q => \^data_stage[3]_2\(43),
      R => '0'
    );
\genblk1[3].state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__10_n_7\,
      Q => \^data_stage[3]_2\(44),
      R => '0'
    );
\genblk1[3].state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__10_n_6\,
      Q => \^data_stage[3]_2\(45),
      R => '0'
    );
\genblk1[4].state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_7,
      Q => \^data_stage[3]_2\(0),
      R => '0'
    );
\genblk1[4].state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_5\,
      Q => \^data_stage[3]_2\(10),
      R => '0'
    );
\genblk1[4].state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_4\,
      Q => \^data_stage[3]_2\(11),
      R => '0'
    );
\genblk1[4].state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_7\,
      Q => \^data_stage[3]_2\(12),
      R => '0'
    );
\genblk1[4].state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_6\,
      Q => \^data_stage[3]_2\(13),
      R => '0'
    );
\genblk1[4].state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_5\,
      Q => \^data_stage[3]_2\(14),
      R => '0'
    );
\genblk1[4].state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_4\,
      Q => \^data_stage[3]_2\(15),
      R => '0'
    );
\genblk1[4].state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_7\,
      Q => \^data_stage[3]_2\(16),
      R => '0'
    );
\genblk1[4].state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_6\,
      Q => \^data_stage[3]_2\(17),
      R => '0'
    );
\genblk1[4].state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_5\,
      Q => \^data_stage[3]_2\(18),
      R => '0'
    );
\genblk1[4].state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_4\,
      Q => \^data_stage[3]_2\(19),
      R => '0'
    );
\genblk1[4].state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_6,
      Q => \^data_stage[3]_2\(1),
      R => '0'
    );
\genblk1[4].state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_7\,
      Q => \^data_stage[3]_2\(20),
      R => '0'
    );
\genblk1[4].state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_6\,
      Q => \^data_stage[3]_2\(21),
      R => '0'
    );
\genblk1[4].state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_5\,
      Q => \^data_stage[3]_2\(22),
      R => '0'
    );
\genblk1[4].state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_4\,
      Q => \^data_stage[3]_2\(23),
      R => '0'
    );
\genblk1[4].state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_7\,
      Q => \^data_stage[3]_2\(24),
      R => '0'
    );
\genblk1[4].state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_6\,
      Q => \^data_stage[3]_2\(25),
      R => '0'
    );
\genblk1[4].state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_5,
      Q => \^data_stage[3]_2\(2),
      R => '0'
    );
\genblk1[4].state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_4,
      Q => \^data_stage[3]_2\(3),
      R => '0'
    );
\genblk1[4].state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_7\,
      Q => \^data_stage[3]_2\(4),
      R => '0'
    );
\genblk1[4].state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_6\,
      Q => \^data_stage[3]_2\(5),
      R => '0'
    );
\genblk1[4].state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_5\,
      Q => \^data_stage[3]_2\(6),
      R => '0'
    );
\genblk1[4].state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_4\,
      Q => \^data_stage[3]_2\(7),
      R => '0'
    );
\genblk1[4].state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_7\,
      Q => \^data_stage[3]_2\(8),
      R => '0'
    );
\genblk1[4].state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_6\,
      Q => \^data_stage[3]_2\(9),
      R => '0'
    );
sum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_carry_n_0,
      CO(2) => sum_carry_n_1,
      CO(1) => sum_carry_n_2,
      CO(0) => sum_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(3 downto 0),
      O(3) => sum_carry_n_4,
      O(2) => sum_carry_n_5,
      O(1) => sum_carry_n_6,
      O(0) => sum_carry_n_7,
      S(3 downto 0) => \genblk1[4].state_reg[3]_1\(3 downto 0)
    );
\sum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_carry_n_0,
      CO(3) => \sum_carry__0_n_0\,
      CO(2) => \sum_carry__0_n_1\,
      CO(1) => \sum_carry__0_n_2\,
      CO(0) => \sum_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(7 downto 4),
      O(3) => \sum_carry__0_n_4\,
      O(2) => \sum_carry__0_n_5\,
      O(1) => \sum_carry__0_n_6\,
      O(0) => \sum_carry__0_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[7]_1\(3 downto 0)
    );
\sum_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(7),
      I1 => \data_stage[4]_3\(7),
      O => \genblk1[4].state_reg[7]_0\(3)
    );
\sum_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(6),
      I1 => \data_stage[4]_3\(6),
      O => \genblk1[4].state_reg[7]_0\(2)
    );
\sum_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(5),
      I1 => \data_stage[4]_3\(5),
      O => \genblk1[4].state_reg[7]_0\(1)
    );
\sum_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(4),
      I1 => \data_stage[4]_3\(4),
      O => \genblk1[4].state_reg[7]_0\(0)
    );
\sum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__0_n_0\,
      CO(3) => \sum_carry__1_n_0\,
      CO(2) => \sum_carry__1_n_1\,
      CO(1) => \sum_carry__1_n_2\,
      CO(0) => \sum_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(11 downto 8),
      O(3) => \sum_carry__1_n_4\,
      O(2) => \sum_carry__1_n_5\,
      O(1) => \sum_carry__1_n_6\,
      O(0) => \sum_carry__1_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[11]_1\(3 downto 0)
    );
\sum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__9_n_0\,
      CO(3) => \sum_carry__10_n_0\,
      CO(2) => \sum_carry__10_n_1\,
      CO(1) => \sum_carry__10_n_2\,
      CO(0) => \sum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[2]_1\(45),
      DI(2) => sum00_out_0(1),
      DI(1 downto 0) => \data_stage[2]_1\(44 downto 43),
      O(3) => \sum_carry__10_n_4\,
      O(2) => \sum_carry__10_n_5\,
      O(1) => \sum_carry__10_n_6\,
      O(0) => \sum_carry__10_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[47]_1\(3 downto 0)
    );
\sum_carry__10_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(1),
      I1 => adc_valid_a,
      I2 => \^data_stage[3]_2\(46),
      O => sum00_out(1)
    );
\sum_carry__10_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(47),
      I1 => \data_stage[4]_3\(47),
      O => \genblk1[2].state_reg[47]_0\(3)
    );
\sum_carry__10_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[3]_2\(46),
      I1 => \data_stage[4]_3\(46),
      I2 => adc_valid_a,
      I3 => Q(1),
      O => \genblk1[2].state_reg[47]_0\(2)
    );
\sum_carry__10_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(45),
      I1 => \data_stage[4]_3\(45),
      O => \genblk1[2].state_reg[47]_0\(1)
    );
\sum_carry__10_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(44),
      I1 => \data_stage[4]_3\(44),
      O => \genblk1[2].state_reg[47]_0\(0)
    );
\sum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__10_n_0\,
      CO(3) => \sum_carry__11_n_0\,
      CO(2) => \sum_carry__11_n_1\,
      CO(1) => \sum_carry__11_n_2\,
      CO(0) => \sum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(49 downto 46),
      O(3) => \sum_carry__11_n_4\,
      O(2) => \sum_carry__11_n_5\,
      O(1) => \sum_carry__11_n_6\,
      O(0) => \sum_carry__11_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[51]_1\(3 downto 0)
    );
\sum_carry__11_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(51),
      I1 => \data_stage[4]_3\(51),
      O => \genblk1[2].state_reg[51]_0\(3)
    );
\sum_carry__11_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(50),
      I1 => \data_stage[4]_3\(50),
      O => \genblk1[2].state_reg[51]_0\(2)
    );
\sum_carry__11_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(49),
      I1 => \data_stage[4]_3\(49),
      O => \genblk1[2].state_reg[51]_0\(1)
    );
\sum_carry__11_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(48),
      I1 => \data_stage[4]_3\(48),
      O => \genblk1[2].state_reg[51]_0\(0)
    );
\sum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__11_n_0\,
      CO(3) => \sum_carry__12_n_0\,
      CO(2) => \sum_carry__12_n_1\,
      CO(1) => \sum_carry__12_n_2\,
      CO(0) => \sum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(53 downto 50),
      O(3) => \sum_carry__12_n_4\,
      O(2) => \sum_carry__12_n_5\,
      O(1) => \sum_carry__12_n_6\,
      O(0) => \sum_carry__12_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[55]_1\(3 downto 0)
    );
\sum_carry__12_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(55),
      I1 => \data_stage[4]_3\(55),
      O => \genblk1[2].state_reg[55]_0\(3)
    );
\sum_carry__12_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(54),
      I1 => \data_stage[4]_3\(54),
      O => \genblk1[2].state_reg[55]_0\(2)
    );
\sum_carry__12_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(53),
      I1 => \data_stage[4]_3\(53),
      O => \genblk1[2].state_reg[55]_0\(1)
    );
\sum_carry__12_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(52),
      I1 => \data_stage[4]_3\(52),
      O => \genblk1[2].state_reg[55]_0\(0)
    );
\sum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__12_n_0\,
      CO(3) => \sum_carry__13_n_0\,
      CO(2) => \sum_carry__13_n_1\,
      CO(1) => \sum_carry__13_n_2\,
      CO(0) => \sum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(57 downto 54),
      O(3) => \sum_carry__13_n_4\,
      O(2) => \sum_carry__13_n_5\,
      O(1) => \sum_carry__13_n_6\,
      O(0) => \sum_carry__13_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[59]_1\(3 downto 0)
    );
\sum_carry__13_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(59),
      I1 => \data_stage[4]_3\(59),
      O => \genblk1[2].state_reg[59]_0\(3)
    );
\sum_carry__13_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(58),
      I1 => \data_stage[4]_3\(58),
      O => \genblk1[2].state_reg[59]_0\(2)
    );
\sum_carry__13_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(57),
      I1 => \data_stage[4]_3\(57),
      O => \genblk1[2].state_reg[59]_0\(1)
    );
\sum_carry__13_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(56),
      I1 => \data_stage[4]_3\(56),
      O => \genblk1[2].state_reg[59]_0\(0)
    );
\sum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__13_n_0\,
      CO(3) => \sum_carry__14_n_0\,
      CO(2) => \sum_carry__14_n_1\,
      CO(1) => \sum_carry__14_n_2\,
      CO(0) => \sum_carry__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(61 downto 58),
      O(3) => \sum_carry__14_n_4\,
      O(2) => \sum_carry__14_n_5\,
      O(1) => \sum_carry__14_n_6\,
      O(0) => \sum_carry__14_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[63]_1\(3 downto 0)
    );
\sum_carry__14_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(63),
      I1 => \data_stage[4]_3\(63),
      O => \genblk1[2].state_reg[63]_0\(3)
    );
\sum_carry__14_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(62),
      I1 => \data_stage[4]_3\(62),
      O => \genblk1[2].state_reg[63]_0\(2)
    );
\sum_carry__14_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(61),
      I1 => \data_stage[4]_3\(61),
      O => \genblk1[2].state_reg[63]_0\(1)
    );
\sum_carry__14_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(60),
      I1 => \data_stage[4]_3\(60),
      O => \genblk1[2].state_reg[63]_0\(0)
    );
\sum_carry__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__14_n_0\,
      CO(3) => \sum_carry__15_n_0\,
      CO(2) => \sum_carry__15_n_1\,
      CO(1) => \sum_carry__15_n_2\,
      CO(0) => \sum_carry__15_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[2]_1\(64),
      DI(2) => sum00_out_0(2),
      DI(1 downto 0) => \data_stage[2]_1\(63 downto 62),
      O(3) => \sum_carry__15_n_4\,
      O(2) => \sum_carry__15_n_5\,
      O(1) => \sum_carry__15_n_6\,
      O(0) => \sum_carry__15_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[67]_1\(3 downto 0)
    );
\sum_carry__15_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => adc_valid_a,
      I2 => \^data_stage[3]_2\(66),
      O => sum00_out(2)
    );
\sum_carry__15_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(67),
      I1 => \data_stage[4]_3\(67),
      O => \genblk1[1].state_reg[67]_0\(3)
    );
\sum_carry__15_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[3]_2\(66),
      I1 => \data_stage[4]_3\(66),
      I2 => adc_valid_a,
      I3 => Q(2),
      O => \genblk1[1].state_reg[67]_0\(2)
    );
\sum_carry__15_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(65),
      I1 => \data_stage[4]_3\(65),
      O => \genblk1[1].state_reg[67]_0\(1)
    );
\sum_carry__15_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(64),
      I1 => \data_stage[4]_3\(64),
      O => \genblk1[1].state_reg[67]_0\(0)
    );
\sum_carry__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__15_n_0\,
      CO(3) => \sum_carry__16_n_0\,
      CO(2) => \sum_carry__16_n_1\,
      CO(1) => \sum_carry__16_n_2\,
      CO(0) => \sum_carry__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(68 downto 65),
      O(3) => \sum_carry__16_n_4\,
      O(2) => \sum_carry__16_n_5\,
      O(1) => \sum_carry__16_n_6\,
      O(0) => \sum_carry__16_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[71]_1\(3 downto 0)
    );
\sum_carry__16_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(71),
      I1 => \data_stage[4]_3\(71),
      O => \genblk1[1].state_reg[71]_0\(3)
    );
\sum_carry__16_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(70),
      I1 => \data_stage[4]_3\(70),
      O => \genblk1[1].state_reg[71]_0\(2)
    );
\sum_carry__16_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(69),
      I1 => \data_stage[4]_3\(69),
      O => \genblk1[1].state_reg[71]_0\(1)
    );
\sum_carry__16_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(68),
      I1 => \data_stage[4]_3\(68),
      O => \genblk1[1].state_reg[71]_0\(0)
    );
\sum_carry__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__16_n_0\,
      CO(3) => \sum_carry__17_n_0\,
      CO(2) => \sum_carry__17_n_1\,
      CO(1) => \sum_carry__17_n_2\,
      CO(0) => \sum_carry__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(72 downto 69),
      O(3) => \sum_carry__17_n_4\,
      O(2) => \sum_carry__17_n_5\,
      O(1) => \sum_carry__17_n_6\,
      O(0) => \sum_carry__17_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[75]_1\(3 downto 0)
    );
\sum_carry__17_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(75),
      I1 => \data_stage[4]_3\(75),
      O => \genblk1[1].state_reg[75]_0\(3)
    );
\sum_carry__17_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(74),
      I1 => \data_stage[4]_3\(74),
      O => \genblk1[1].state_reg[75]_0\(2)
    );
\sum_carry__17_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(73),
      I1 => \data_stage[4]_3\(73),
      O => \genblk1[1].state_reg[75]_0\(1)
    );
\sum_carry__17_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(72),
      I1 => \data_stage[4]_3\(72),
      O => \genblk1[1].state_reg[75]_0\(0)
    );
\sum_carry__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__17_n_0\,
      CO(3) => \sum_carry__18_n_0\,
      CO(2) => \sum_carry__18_n_1\,
      CO(1) => \sum_carry__18_n_2\,
      CO(0) => \sum_carry__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(76 downto 73),
      O(3) => \sum_carry__18_n_4\,
      O(2) => \sum_carry__18_n_5\,
      O(1) => \sum_carry__18_n_6\,
      O(0) => \sum_carry__18_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[79]_1\(3 downto 0)
    );
\sum_carry__18_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(79),
      I1 => \data_stage[4]_3\(79),
      O => \genblk1[1].state_reg[79]_0\(3)
    );
\sum_carry__18_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(78),
      I1 => \data_stage[4]_3\(78),
      O => \genblk1[1].state_reg[79]_0\(2)
    );
\sum_carry__18_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(77),
      I1 => \data_stage[4]_3\(77),
      O => \genblk1[1].state_reg[79]_0\(1)
    );
\sum_carry__18_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(76),
      I1 => \data_stage[4]_3\(76),
      O => \genblk1[1].state_reg[79]_0\(0)
    );
\sum_carry__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__18_n_0\,
      CO(3) => \sum_carry__19_n_0\,
      CO(2) => \sum_carry__19_n_1\,
      CO(1) => \sum_carry__19_n_2\,
      CO(0) => \sum_carry__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(80 downto 77),
      O(3) => \sum_carry__19_n_4\,
      O(2) => \sum_carry__19_n_5\,
      O(1) => \sum_carry__19_n_6\,
      O(0) => \sum_carry__19_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[83]_1\(3 downto 0)
    );
\sum_carry__19_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(83),
      I1 => \data_stage[4]_3\(83),
      O => \genblk1[1].state_reg[83]_0\(3)
    );
\sum_carry__19_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(82),
      I1 => \data_stage[4]_3\(82),
      O => \genblk1[1].state_reg[83]_0\(2)
    );
\sum_carry__19_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(81),
      I1 => \data_stage[4]_3\(81),
      O => \genblk1[1].state_reg[83]_0\(1)
    );
\sum_carry__19_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(80),
      I1 => \data_stage[4]_3\(80),
      O => \genblk1[1].state_reg[83]_0\(0)
    );
\sum_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(11),
      I1 => \data_stage[4]_3\(11),
      O => \genblk1[4].state_reg[11]_0\(3)
    );
\sum_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(10),
      I1 => \data_stage[4]_3\(10),
      O => \genblk1[4].state_reg[11]_0\(2)
    );
\sum_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(9),
      I1 => \data_stage[4]_3\(9),
      O => \genblk1[4].state_reg[11]_0\(1)
    );
\sum_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(8),
      I1 => \data_stage[4]_3\(8),
      O => \genblk1[4].state_reg[11]_0\(0)
    );
\sum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__1_n_0\,
      CO(3) => \sum_carry__2_n_0\,
      CO(2) => \sum_carry__2_n_1\,
      CO(1) => \sum_carry__2_n_2\,
      CO(0) => \sum_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(15 downto 12),
      O(3) => \sum_carry__2_n_4\,
      O(2) => \sum_carry__2_n_5\,
      O(1) => \sum_carry__2_n_6\,
      O(0) => \sum_carry__2_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[15]_1\(3 downto 0)
    );
\sum_carry__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__19_n_0\,
      CO(3) => \sum_carry__20_n_0\,
      CO(2) => \sum_carry__20_n_1\,
      CO(1) => \sum_carry__20_n_2\,
      CO(0) => \sum_carry__20_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[2]_1\(83),
      DI(2) => sum00_out_0(3),
      DI(1 downto 0) => \data_stage[2]_1\(82 downto 81),
      O(3) => \sum_carry__20_n_4\,
      O(2) => \sum_carry__20_n_5\,
      O(1) => \sum_carry__20_n_6\,
      O(0) => \sum_carry__20_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[87]_1\(3 downto 0)
    );
\sum_carry__20_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(3),
      I1 => adc_valid_a,
      I2 => \^data_stage[3]_2\(84),
      O => \^di\(2)
    );
\sum_carry__20_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => \data_stage[4]_3\(87),
      O => \genblk1[0].state_reg[87]_0\(3)
    );
\sum_carry__20_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[3]_2\(84),
      I1 => \data_stage[4]_3\(86),
      I2 => adc_valid_a,
      I3 => Q(3),
      O => \genblk1[0].state_reg[87]_0\(2)
    );
\sum_carry__20_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \data_stage[4]_3\(85),
      O => \genblk1[0].state_reg[87]_0\(1)
    );
\sum_carry__20_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \data_stage[4]_3\(84),
      O => \genblk1[0].state_reg[87]_0\(0)
    );
\sum_carry__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__20_n_0\,
      CO(3) => \sum_carry__21_n_0\,
      CO(2) => \sum_carry__21_n_1\,
      CO(1) => \sum_carry__21_n_2\,
      CO(0) => \sum_carry__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(87 downto 84),
      O(3) => \sum_carry__21_n_4\,
      O(2) => \sum_carry__21_n_5\,
      O(1) => \sum_carry__21_n_6\,
      O(0) => \sum_carry__21_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[91]_1\(3 downto 0)
    );
\sum_carry__21_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(88),
      I1 => \data_stage[4]_3\(91),
      O => \genblk1[0].state_reg[91]_0\(3)
    );
\sum_carry__21_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(87),
      I1 => \data_stage[4]_3\(90),
      O => \genblk1[0].state_reg[91]_0\(2)
    );
\sum_carry__21_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(86),
      I1 => \data_stage[4]_3\(89),
      O => \genblk1[0].state_reg[91]_0\(1)
    );
\sum_carry__21_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(85),
      I1 => \data_stage[4]_3\(88),
      O => \genblk1[0].state_reg[91]_0\(0)
    );
\sum_carry__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__21_n_0\,
      CO(3) => \sum_carry__22_n_0\,
      CO(2) => \sum_carry__22_n_1\,
      CO(1) => \sum_carry__22_n_2\,
      CO(0) => \sum_carry__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(91 downto 88),
      O(3) => \sum_carry__22_n_4\,
      O(2) => \sum_carry__22_n_5\,
      O(1) => \sum_carry__22_n_6\,
      O(0) => \sum_carry__22_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[95]_1\(3 downto 0)
    );
\sum_carry__22_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(92),
      I1 => \data_stage[4]_3\(95),
      O => \genblk1[0].state_reg[95]_0\(3)
    );
\sum_carry__22_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(91),
      I1 => \data_stage[4]_3\(94),
      O => \genblk1[0].state_reg[95]_0\(2)
    );
\sum_carry__22_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(90),
      I1 => \data_stage[4]_3\(93),
      O => \genblk1[0].state_reg[95]_0\(1)
    );
\sum_carry__22_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(89),
      I1 => \data_stage[4]_3\(92),
      O => \genblk1[0].state_reg[95]_0\(0)
    );
\sum_carry__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__22_n_0\,
      CO(3) => \sum_carry__23_n_0\,
      CO(2) => \sum_carry__23_n_1\,
      CO(1) => \sum_carry__23_n_2\,
      CO(0) => \sum_carry__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(95 downto 92),
      O(3) => \sum_carry__23_n_4\,
      O(2) => \sum_carry__23_n_5\,
      O(1) => \sum_carry__23_n_6\,
      O(0) => \sum_carry__23_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[99]_1\(3 downto 0)
    );
\sum_carry__23_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(96),
      I1 => \data_stage[4]_3\(99),
      O => \genblk1[0].state_reg[99]_0\(3)
    );
\sum_carry__23_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(95),
      I1 => \data_stage[4]_3\(98),
      O => \genblk1[0].state_reg[99]_0\(2)
    );
\sum_carry__23_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(94),
      I1 => \data_stage[4]_3\(97),
      O => \genblk1[0].state_reg[99]_0\(1)
    );
\sum_carry__23_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(93),
      I1 => \data_stage[4]_3\(96),
      O => \genblk1[0].state_reg[99]_0\(0)
    );
\sum_carry__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__23_n_0\,
      CO(3) => \sum_carry__24_n_0\,
      CO(2) => \sum_carry__24_n_1\,
      CO(1) => \sum_carry__24_n_2\,
      CO(0) => \sum_carry__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(99 downto 96),
      O(3) => \sum_carry__24_n_4\,
      O(2) => \sum_carry__24_n_5\,
      O(1) => \sum_carry__24_n_6\,
      O(0) => \sum_carry__24_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[103]_1\(3 downto 0)
    );
\sum_carry__24_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(100),
      I1 => \data_stage[4]_3\(103),
      O => \genblk1[0].state_reg[103]_0\(3)
    );
\sum_carry__24_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(99),
      I1 => \data_stage[4]_3\(102),
      O => \genblk1[0].state_reg[103]_0\(2)
    );
\sum_carry__24_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(98),
      I1 => \data_stage[4]_3\(101),
      O => \genblk1[0].state_reg[103]_0\(1)
    );
\sum_carry__24_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(97),
      I1 => \data_stage[4]_3\(100),
      O => \genblk1[0].state_reg[103]_0\(0)
    );
\sum_carry__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__24_n_0\,
      CO(3 downto 1) => \NLW_sum_carry__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_carry__25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_stage[2]_1\(100),
      O(3 downto 2) => \NLW_sum_carry__25_O_UNCONNECTED\(3 downto 2),
      O(1) => \sum_carry__25_n_6\,
      O(0) => \sum_carry__25_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \genblk1[0].state_reg[105]_0\(1 downto 0)
    );
\sum_carry__25_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(102),
      I1 => \data_stage[4]_3\(105),
      O => S(1)
    );
\sum_carry__25_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(101),
      I1 => \data_stage[4]_3\(104),
      O => S(0)
    );
\sum_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(15),
      I1 => \data_stage[4]_3\(15),
      O => \genblk1[4].state_reg[15]_0\(3)
    );
\sum_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(14),
      I1 => \data_stage[4]_3\(14),
      O => \genblk1[4].state_reg[15]_0\(2)
    );
\sum_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(13),
      I1 => \data_stage[4]_3\(13),
      O => \genblk1[4].state_reg[15]_0\(1)
    );
\sum_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(12),
      I1 => \data_stage[4]_3\(12),
      O => \genblk1[4].state_reg[15]_0\(0)
    );
\sum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__2_n_0\,
      CO(3) => \sum_carry__3_n_0\,
      CO(2) => \sum_carry__3_n_1\,
      CO(1) => \sum_carry__3_n_2\,
      CO(0) => \sum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(19 downto 16),
      O(3) => \sum_carry__3_n_4\,
      O(2) => \sum_carry__3_n_5\,
      O(1) => \sum_carry__3_n_6\,
      O(0) => \sum_carry__3_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[19]_1\(3 downto 0)
    );
\sum_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(19),
      I1 => \data_stage[4]_3\(19),
      O => \genblk1[4].state_reg[19]_0\(3)
    );
\sum_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(18),
      I1 => \data_stage[4]_3\(18),
      O => \genblk1[4].state_reg[19]_0\(2)
    );
\sum_carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(17),
      I1 => \data_stage[4]_3\(17),
      O => \genblk1[4].state_reg[19]_0\(1)
    );
\sum_carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(16),
      I1 => \data_stage[4]_3\(16),
      O => \genblk1[4].state_reg[19]_0\(0)
    );
\sum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__3_n_0\,
      CO(3) => \sum_carry__4_n_0\,
      CO(2) => \sum_carry__4_n_1\,
      CO(1) => \sum_carry__4_n_2\,
      CO(0) => \sum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(23 downto 20),
      O(3) => \sum_carry__4_n_4\,
      O(2) => \sum_carry__4_n_5\,
      O(1) => \sum_carry__4_n_6\,
      O(0) => \sum_carry__4_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[23]_1\(3 downto 0)
    );
\sum_carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(23),
      I1 => \data_stage[4]_3\(23),
      O => \genblk1[4].state_reg[23]_0\(3)
    );
\sum_carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(22),
      I1 => \data_stage[4]_3\(22),
      O => \genblk1[4].state_reg[23]_0\(2)
    );
\sum_carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(21),
      I1 => \data_stage[4]_3\(21),
      O => \genblk1[4].state_reg[23]_0\(1)
    );
\sum_carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(20),
      I1 => \data_stage[4]_3\(20),
      O => \genblk1[4].state_reg[23]_0\(0)
    );
\sum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__4_n_0\,
      CO(3) => \sum_carry__5_n_0\,
      CO(2) => \sum_carry__5_n_1\,
      CO(1) => \sum_carry__5_n_2\,
      CO(0) => \sum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[2]_1\(26),
      DI(2) => sum00_out_0(0),
      DI(1 downto 0) => \data_stage[2]_1\(25 downto 24),
      O(3) => \sum_carry__5_n_4\,
      O(2) => \sum_carry__5_n_5\,
      O(1) => \sum_carry__5_n_6\,
      O(0) => \sum_carry__5_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[27]_1\(3 downto 0)
    );
\sum_carry__5_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => adc_valid_a,
      I2 => \^data_stage[3]_2\(26),
      O => sum00_out(0)
    );
\sum_carry__5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(27),
      I1 => \data_stage[4]_3\(27),
      O => \genblk1[3].state_reg[27]_0\(3)
    );
\sum_carry__5_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[3]_2\(26),
      I1 => \data_stage[4]_3\(26),
      I2 => adc_valid_a,
      I3 => Q(0),
      O => \genblk1[3].state_reg[27]_0\(2)
    );
\sum_carry__5_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(25),
      I1 => \data_stage[4]_3\(25),
      O => \genblk1[3].state_reg[27]_0\(1)
    );
\sum_carry__5_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(24),
      I1 => \data_stage[4]_3\(24),
      O => \genblk1[3].state_reg[27]_0\(0)
    );
\sum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__5_n_0\,
      CO(3) => \sum_carry__6_n_0\,
      CO(2) => \sum_carry__6_n_1\,
      CO(1) => \sum_carry__6_n_2\,
      CO(0) => \sum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(30 downto 27),
      O(3) => \sum_carry__6_n_4\,
      O(2) => \sum_carry__6_n_5\,
      O(1) => \sum_carry__6_n_6\,
      O(0) => \sum_carry__6_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[31]_1\(3 downto 0)
    );
\sum_carry__6_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(31),
      I1 => \data_stage[4]_3\(31),
      O => \genblk1[3].state_reg[31]_0\(3)
    );
\sum_carry__6_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(30),
      I1 => \data_stage[4]_3\(30),
      O => \genblk1[3].state_reg[31]_0\(2)
    );
\sum_carry__6_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(29),
      I1 => \data_stage[4]_3\(29),
      O => \genblk1[3].state_reg[31]_0\(1)
    );
\sum_carry__6_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(28),
      I1 => \data_stage[4]_3\(28),
      O => \genblk1[3].state_reg[31]_0\(0)
    );
\sum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__6_n_0\,
      CO(3) => \sum_carry__7_n_0\,
      CO(2) => \sum_carry__7_n_1\,
      CO(1) => \sum_carry__7_n_2\,
      CO(0) => \sum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(34 downto 31),
      O(3) => \sum_carry__7_n_4\,
      O(2) => \sum_carry__7_n_5\,
      O(1) => \sum_carry__7_n_6\,
      O(0) => \sum_carry__7_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[35]_1\(3 downto 0)
    );
\sum_carry__7_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(35),
      I1 => \data_stage[4]_3\(35),
      O => \genblk1[3].state_reg[35]_0\(3)
    );
\sum_carry__7_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(34),
      I1 => \data_stage[4]_3\(34),
      O => \genblk1[3].state_reg[35]_0\(2)
    );
\sum_carry__7_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(33),
      I1 => \data_stage[4]_3\(33),
      O => \genblk1[3].state_reg[35]_0\(1)
    );
\sum_carry__7_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(32),
      I1 => \data_stage[4]_3\(32),
      O => \genblk1[3].state_reg[35]_0\(0)
    );
\sum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__7_n_0\,
      CO(3) => \sum_carry__8_n_0\,
      CO(2) => \sum_carry__8_n_1\,
      CO(1) => \sum_carry__8_n_2\,
      CO(0) => \sum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(38 downto 35),
      O(3) => \sum_carry__8_n_4\,
      O(2) => \sum_carry__8_n_5\,
      O(1) => \sum_carry__8_n_6\,
      O(0) => \sum_carry__8_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[39]_1\(3 downto 0)
    );
\sum_carry__8_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(39),
      I1 => \data_stage[4]_3\(39),
      O => \genblk1[3].state_reg[39]_0\(3)
    );
\sum_carry__8_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(38),
      I1 => \data_stage[4]_3\(38),
      O => \genblk1[3].state_reg[39]_0\(2)
    );
\sum_carry__8_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(37),
      I1 => \data_stage[4]_3\(37),
      O => \genblk1[3].state_reg[39]_0\(1)
    );
\sum_carry__8_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(36),
      I1 => \data_stage[4]_3\(36),
      O => \genblk1[3].state_reg[39]_0\(0)
    );
\sum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__8_n_0\,
      CO(3) => \sum_carry__9_n_0\,
      CO(2) => \sum_carry__9_n_1\,
      CO(1) => \sum_carry__9_n_2\,
      CO(0) => \sum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_1\(42 downto 39),
      O(3) => \sum_carry__9_n_4\,
      O(2) => \sum_carry__9_n_5\,
      O(1) => \sum_carry__9_n_6\,
      O(0) => \sum_carry__9_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[43]_1\(3 downto 0)
    );
\sum_carry__9_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(43),
      I1 => \data_stage[4]_3\(43),
      O => \genblk1[3].state_reg[43]_0\(3)
    );
\sum_carry__9_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(42),
      I1 => \data_stage[4]_3\(42),
      O => \genblk1[3].state_reg[43]_0\(2)
    );
\sum_carry__9_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(41),
      I1 => \data_stage[4]_3\(41),
      O => \genblk1[3].state_reg[43]_0\(1)
    );
\sum_carry__9_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(40),
      I1 => \data_stage[4]_3\(40),
      O => \genblk1[3].state_reg[43]_0\(0)
    );
\sum_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(3),
      I1 => \data_stage[4]_3\(3),
      O => \genblk1[4].state_reg[3]_0\(3)
    );
\sum_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(2),
      I1 => \data_stage[4]_3\(2),
      O => \genblk1[4].state_reg[3]_0\(2)
    );
\sum_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(1),
      I1 => \data_stage[4]_3\(1),
      O => \genblk1[4].state_reg[3]_0\(1)
    );
\sum_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_2\(0),
      I1 => \data_stage[4]_3\(0),
      O => \genblk1[4].state_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_cic_int_13 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_stage[4]_3\ : out STD_LOGIC_VECTOR ( 102 downto 0 );
    sum00_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[0].state_reg[105]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[4].state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_stage[3]_2\ : in STD_LOGIC_VECTOR ( 100 downto 0 );
    \genblk1[4].state_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sum00_out_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_valid_a : in STD_LOGIC;
    \data_stage[5]_4\ : in STD_LOGIC_VECTOR ( 105 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_clk : in STD_LOGIC;
    \genblk1[3].state_reg[45]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[2].state_reg[65]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[1].state_reg[85]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[0].state_reg[105]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_cic_int_13 : entity is "cic_int";
end system_axi_adc_decimate_0_cic_int_13;

architecture STRUCTURE of system_axi_adc_decimate_0_cic_int_13 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_stage[4]_3\ : STD_LOGIC_VECTOR ( 102 downto 0 );
  signal \sum_carry__0_n_0\ : STD_LOGIC;
  signal \sum_carry__0_n_1\ : STD_LOGIC;
  signal \sum_carry__0_n_2\ : STD_LOGIC;
  signal \sum_carry__0_n_3\ : STD_LOGIC;
  signal \sum_carry__0_n_4\ : STD_LOGIC;
  signal \sum_carry__0_n_5\ : STD_LOGIC;
  signal \sum_carry__0_n_6\ : STD_LOGIC;
  signal \sum_carry__0_n_7\ : STD_LOGIC;
  signal \sum_carry__10_n_0\ : STD_LOGIC;
  signal \sum_carry__10_n_1\ : STD_LOGIC;
  signal \sum_carry__10_n_2\ : STD_LOGIC;
  signal \sum_carry__10_n_3\ : STD_LOGIC;
  signal \sum_carry__10_n_4\ : STD_LOGIC;
  signal \sum_carry__10_n_5\ : STD_LOGIC;
  signal \sum_carry__10_n_6\ : STD_LOGIC;
  signal \sum_carry__10_n_7\ : STD_LOGIC;
  signal \sum_carry__11_n_0\ : STD_LOGIC;
  signal \sum_carry__11_n_1\ : STD_LOGIC;
  signal \sum_carry__11_n_2\ : STD_LOGIC;
  signal \sum_carry__11_n_3\ : STD_LOGIC;
  signal \sum_carry__11_n_4\ : STD_LOGIC;
  signal \sum_carry__11_n_5\ : STD_LOGIC;
  signal \sum_carry__11_n_6\ : STD_LOGIC;
  signal \sum_carry__11_n_7\ : STD_LOGIC;
  signal \sum_carry__12_n_0\ : STD_LOGIC;
  signal \sum_carry__12_n_1\ : STD_LOGIC;
  signal \sum_carry__12_n_2\ : STD_LOGIC;
  signal \sum_carry__12_n_3\ : STD_LOGIC;
  signal \sum_carry__12_n_4\ : STD_LOGIC;
  signal \sum_carry__12_n_5\ : STD_LOGIC;
  signal \sum_carry__12_n_6\ : STD_LOGIC;
  signal \sum_carry__12_n_7\ : STD_LOGIC;
  signal \sum_carry__13_n_0\ : STD_LOGIC;
  signal \sum_carry__13_n_1\ : STD_LOGIC;
  signal \sum_carry__13_n_2\ : STD_LOGIC;
  signal \sum_carry__13_n_3\ : STD_LOGIC;
  signal \sum_carry__13_n_4\ : STD_LOGIC;
  signal \sum_carry__13_n_5\ : STD_LOGIC;
  signal \sum_carry__13_n_6\ : STD_LOGIC;
  signal \sum_carry__13_n_7\ : STD_LOGIC;
  signal \sum_carry__14_n_0\ : STD_LOGIC;
  signal \sum_carry__14_n_1\ : STD_LOGIC;
  signal \sum_carry__14_n_2\ : STD_LOGIC;
  signal \sum_carry__14_n_3\ : STD_LOGIC;
  signal \sum_carry__14_n_4\ : STD_LOGIC;
  signal \sum_carry__14_n_5\ : STD_LOGIC;
  signal \sum_carry__14_n_6\ : STD_LOGIC;
  signal \sum_carry__14_n_7\ : STD_LOGIC;
  signal \sum_carry__15_n_0\ : STD_LOGIC;
  signal \sum_carry__15_n_1\ : STD_LOGIC;
  signal \sum_carry__15_n_2\ : STD_LOGIC;
  signal \sum_carry__15_n_3\ : STD_LOGIC;
  signal \sum_carry__15_n_4\ : STD_LOGIC;
  signal \sum_carry__15_n_5\ : STD_LOGIC;
  signal \sum_carry__15_n_6\ : STD_LOGIC;
  signal \sum_carry__15_n_7\ : STD_LOGIC;
  signal \sum_carry__16_n_0\ : STD_LOGIC;
  signal \sum_carry__16_n_1\ : STD_LOGIC;
  signal \sum_carry__16_n_2\ : STD_LOGIC;
  signal \sum_carry__16_n_3\ : STD_LOGIC;
  signal \sum_carry__16_n_4\ : STD_LOGIC;
  signal \sum_carry__16_n_5\ : STD_LOGIC;
  signal \sum_carry__16_n_6\ : STD_LOGIC;
  signal \sum_carry__16_n_7\ : STD_LOGIC;
  signal \sum_carry__17_n_0\ : STD_LOGIC;
  signal \sum_carry__17_n_1\ : STD_LOGIC;
  signal \sum_carry__17_n_2\ : STD_LOGIC;
  signal \sum_carry__17_n_3\ : STD_LOGIC;
  signal \sum_carry__17_n_4\ : STD_LOGIC;
  signal \sum_carry__17_n_5\ : STD_LOGIC;
  signal \sum_carry__17_n_6\ : STD_LOGIC;
  signal \sum_carry__17_n_7\ : STD_LOGIC;
  signal \sum_carry__18_n_0\ : STD_LOGIC;
  signal \sum_carry__18_n_1\ : STD_LOGIC;
  signal \sum_carry__18_n_2\ : STD_LOGIC;
  signal \sum_carry__18_n_3\ : STD_LOGIC;
  signal \sum_carry__18_n_4\ : STD_LOGIC;
  signal \sum_carry__18_n_5\ : STD_LOGIC;
  signal \sum_carry__18_n_6\ : STD_LOGIC;
  signal \sum_carry__18_n_7\ : STD_LOGIC;
  signal \sum_carry__19_n_0\ : STD_LOGIC;
  signal \sum_carry__19_n_1\ : STD_LOGIC;
  signal \sum_carry__19_n_2\ : STD_LOGIC;
  signal \sum_carry__19_n_3\ : STD_LOGIC;
  signal \sum_carry__19_n_4\ : STD_LOGIC;
  signal \sum_carry__19_n_5\ : STD_LOGIC;
  signal \sum_carry__19_n_6\ : STD_LOGIC;
  signal \sum_carry__19_n_7\ : STD_LOGIC;
  signal \sum_carry__1_n_0\ : STD_LOGIC;
  signal \sum_carry__1_n_1\ : STD_LOGIC;
  signal \sum_carry__1_n_2\ : STD_LOGIC;
  signal \sum_carry__1_n_3\ : STD_LOGIC;
  signal \sum_carry__1_n_4\ : STD_LOGIC;
  signal \sum_carry__1_n_5\ : STD_LOGIC;
  signal \sum_carry__1_n_6\ : STD_LOGIC;
  signal \sum_carry__1_n_7\ : STD_LOGIC;
  signal \sum_carry__20_n_0\ : STD_LOGIC;
  signal \sum_carry__20_n_1\ : STD_LOGIC;
  signal \sum_carry__20_n_2\ : STD_LOGIC;
  signal \sum_carry__20_n_3\ : STD_LOGIC;
  signal \sum_carry__20_n_4\ : STD_LOGIC;
  signal \sum_carry__20_n_5\ : STD_LOGIC;
  signal \sum_carry__20_n_6\ : STD_LOGIC;
  signal \sum_carry__20_n_7\ : STD_LOGIC;
  signal \sum_carry__21_n_0\ : STD_LOGIC;
  signal \sum_carry__21_n_1\ : STD_LOGIC;
  signal \sum_carry__21_n_2\ : STD_LOGIC;
  signal \sum_carry__21_n_3\ : STD_LOGIC;
  signal \sum_carry__21_n_4\ : STD_LOGIC;
  signal \sum_carry__21_n_5\ : STD_LOGIC;
  signal \sum_carry__21_n_6\ : STD_LOGIC;
  signal \sum_carry__21_n_7\ : STD_LOGIC;
  signal \sum_carry__22_n_0\ : STD_LOGIC;
  signal \sum_carry__22_n_1\ : STD_LOGIC;
  signal \sum_carry__22_n_2\ : STD_LOGIC;
  signal \sum_carry__22_n_3\ : STD_LOGIC;
  signal \sum_carry__22_n_4\ : STD_LOGIC;
  signal \sum_carry__22_n_5\ : STD_LOGIC;
  signal \sum_carry__22_n_6\ : STD_LOGIC;
  signal \sum_carry__22_n_7\ : STD_LOGIC;
  signal \sum_carry__23_n_0\ : STD_LOGIC;
  signal \sum_carry__23_n_1\ : STD_LOGIC;
  signal \sum_carry__23_n_2\ : STD_LOGIC;
  signal \sum_carry__23_n_3\ : STD_LOGIC;
  signal \sum_carry__23_n_4\ : STD_LOGIC;
  signal \sum_carry__23_n_5\ : STD_LOGIC;
  signal \sum_carry__23_n_6\ : STD_LOGIC;
  signal \sum_carry__23_n_7\ : STD_LOGIC;
  signal \sum_carry__24_n_0\ : STD_LOGIC;
  signal \sum_carry__24_n_1\ : STD_LOGIC;
  signal \sum_carry__24_n_2\ : STD_LOGIC;
  signal \sum_carry__24_n_3\ : STD_LOGIC;
  signal \sum_carry__24_n_4\ : STD_LOGIC;
  signal \sum_carry__24_n_5\ : STD_LOGIC;
  signal \sum_carry__24_n_6\ : STD_LOGIC;
  signal \sum_carry__24_n_7\ : STD_LOGIC;
  signal \sum_carry__25_n_3\ : STD_LOGIC;
  signal \sum_carry__25_n_6\ : STD_LOGIC;
  signal \sum_carry__25_n_7\ : STD_LOGIC;
  signal \sum_carry__2_n_0\ : STD_LOGIC;
  signal \sum_carry__2_n_1\ : STD_LOGIC;
  signal \sum_carry__2_n_2\ : STD_LOGIC;
  signal \sum_carry__2_n_3\ : STD_LOGIC;
  signal \sum_carry__2_n_4\ : STD_LOGIC;
  signal \sum_carry__2_n_5\ : STD_LOGIC;
  signal \sum_carry__2_n_6\ : STD_LOGIC;
  signal \sum_carry__2_n_7\ : STD_LOGIC;
  signal \sum_carry__3_n_0\ : STD_LOGIC;
  signal \sum_carry__3_n_1\ : STD_LOGIC;
  signal \sum_carry__3_n_2\ : STD_LOGIC;
  signal \sum_carry__3_n_3\ : STD_LOGIC;
  signal \sum_carry__3_n_4\ : STD_LOGIC;
  signal \sum_carry__3_n_5\ : STD_LOGIC;
  signal \sum_carry__3_n_6\ : STD_LOGIC;
  signal \sum_carry__3_n_7\ : STD_LOGIC;
  signal \sum_carry__4_n_0\ : STD_LOGIC;
  signal \sum_carry__4_n_1\ : STD_LOGIC;
  signal \sum_carry__4_n_2\ : STD_LOGIC;
  signal \sum_carry__4_n_3\ : STD_LOGIC;
  signal \sum_carry__4_n_4\ : STD_LOGIC;
  signal \sum_carry__4_n_5\ : STD_LOGIC;
  signal \sum_carry__4_n_6\ : STD_LOGIC;
  signal \sum_carry__4_n_7\ : STD_LOGIC;
  signal \sum_carry__5_n_0\ : STD_LOGIC;
  signal \sum_carry__5_n_1\ : STD_LOGIC;
  signal \sum_carry__5_n_2\ : STD_LOGIC;
  signal \sum_carry__5_n_3\ : STD_LOGIC;
  signal \sum_carry__5_n_4\ : STD_LOGIC;
  signal \sum_carry__5_n_5\ : STD_LOGIC;
  signal \sum_carry__5_n_6\ : STD_LOGIC;
  signal \sum_carry__5_n_7\ : STD_LOGIC;
  signal \sum_carry__6_n_0\ : STD_LOGIC;
  signal \sum_carry__6_n_1\ : STD_LOGIC;
  signal \sum_carry__6_n_2\ : STD_LOGIC;
  signal \sum_carry__6_n_3\ : STD_LOGIC;
  signal \sum_carry__6_n_4\ : STD_LOGIC;
  signal \sum_carry__6_n_5\ : STD_LOGIC;
  signal \sum_carry__6_n_6\ : STD_LOGIC;
  signal \sum_carry__6_n_7\ : STD_LOGIC;
  signal \sum_carry__7_n_0\ : STD_LOGIC;
  signal \sum_carry__7_n_1\ : STD_LOGIC;
  signal \sum_carry__7_n_2\ : STD_LOGIC;
  signal \sum_carry__7_n_3\ : STD_LOGIC;
  signal \sum_carry__7_n_4\ : STD_LOGIC;
  signal \sum_carry__7_n_5\ : STD_LOGIC;
  signal \sum_carry__7_n_6\ : STD_LOGIC;
  signal \sum_carry__7_n_7\ : STD_LOGIC;
  signal \sum_carry__8_n_0\ : STD_LOGIC;
  signal \sum_carry__8_n_1\ : STD_LOGIC;
  signal \sum_carry__8_n_2\ : STD_LOGIC;
  signal \sum_carry__8_n_3\ : STD_LOGIC;
  signal \sum_carry__8_n_4\ : STD_LOGIC;
  signal \sum_carry__8_n_5\ : STD_LOGIC;
  signal \sum_carry__8_n_6\ : STD_LOGIC;
  signal \sum_carry__8_n_7\ : STD_LOGIC;
  signal \sum_carry__9_n_0\ : STD_LOGIC;
  signal \sum_carry__9_n_1\ : STD_LOGIC;
  signal \sum_carry__9_n_2\ : STD_LOGIC;
  signal \sum_carry__9_n_3\ : STD_LOGIC;
  signal \sum_carry__9_n_4\ : STD_LOGIC;
  signal \sum_carry__9_n_5\ : STD_LOGIC;
  signal \sum_carry__9_n_6\ : STD_LOGIC;
  signal \sum_carry__9_n_7\ : STD_LOGIC;
  signal sum_carry_n_0 : STD_LOGIC;
  signal sum_carry_n_1 : STD_LOGIC;
  signal sum_carry_n_2 : STD_LOGIC;
  signal sum_carry_n_3 : STD_LOGIC;
  signal sum_carry_n_4 : STD_LOGIC;
  signal sum_carry_n_5 : STD_LOGIC;
  signal sum_carry_n_6 : STD_LOGIC;
  signal sum_carry_n_7 : STD_LOGIC;
  signal \NLW_sum_carry__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_carry__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sum_carry : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__15\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__16\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__17\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__18\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__19\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__20\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__21\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__22\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__23\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__24\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__25\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__9\ : label is 35;
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \data_stage[4]_3\(102 downto 0) <= \^data_stage[4]_3\(102 downto 0);
\genblk1[0].state_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__24_n_7\,
      Q => \^data_stage[4]_3\(97),
      R => '0'
    );
\genblk1[0].state_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__24_n_6\,
      Q => \^data_stage[4]_3\(98),
      R => '0'
    );
\genblk1[0].state_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__24_n_5\,
      Q => \^data_stage[4]_3\(99),
      R => '0'
    );
\genblk1[0].state_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__24_n_4\,
      Q => \^data_stage[4]_3\(100),
      R => '0'
    );
\genblk1[0].state_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__25_n_7\,
      Q => \^data_stage[4]_3\(101),
      R => '0'
    );
\genblk1[0].state_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__25_n_6\,
      Q => \^data_stage[4]_3\(102),
      R => '0'
    );
\genblk1[0].state_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__20_n_5\,
      Q => \^data_stage[4]_3\(84),
      R => '0'
    );
\genblk1[0].state_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__20_n_4\,
      Q => \^di\(3),
      R => '0'
    );
\genblk1[0].state_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__21_n_7\,
      Q => \^data_stage[4]_3\(85),
      R => '0'
    );
\genblk1[0].state_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__21_n_6\,
      Q => \^data_stage[4]_3\(86),
      R => '0'
    );
\genblk1[0].state_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__21_n_5\,
      Q => \^data_stage[4]_3\(87),
      R => '0'
    );
\genblk1[0].state_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__21_n_4\,
      Q => \^data_stage[4]_3\(88),
      R => '0'
    );
\genblk1[0].state_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__22_n_7\,
      Q => \^data_stage[4]_3\(89),
      R => '0'
    );
\genblk1[0].state_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__22_n_6\,
      Q => \^data_stage[4]_3\(90),
      R => '0'
    );
\genblk1[0].state_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__22_n_5\,
      Q => \^data_stage[4]_3\(91),
      R => '0'
    );
\genblk1[0].state_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__22_n_4\,
      Q => \^data_stage[4]_3\(92),
      R => '0'
    );
\genblk1[0].state_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__23_n_7\,
      Q => \^data_stage[4]_3\(93),
      R => '0'
    );
\genblk1[0].state_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__23_n_6\,
      Q => \^data_stage[4]_3\(94),
      R => '0'
    );
\genblk1[0].state_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__23_n_5\,
      Q => \^data_stage[4]_3\(95),
      R => '0'
    );
\genblk1[0].state_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__23_n_4\,
      Q => \^data_stage[4]_3\(96),
      R => '0'
    );
\genblk1[1].state_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__15_n_5\,
      Q => \^data_stage[4]_3\(66),
      R => '0'
    );
\genblk1[1].state_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__15_n_4\,
      Q => \^data_stage[4]_3\(67),
      R => '0'
    );
\genblk1[1].state_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__16_n_7\,
      Q => \^data_stage[4]_3\(68),
      R => '0'
    );
\genblk1[1].state_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__16_n_6\,
      Q => \^data_stage[4]_3\(69),
      R => '0'
    );
\genblk1[1].state_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__16_n_5\,
      Q => \^data_stage[4]_3\(70),
      R => '0'
    );
\genblk1[1].state_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__16_n_4\,
      Q => \^data_stage[4]_3\(71),
      R => '0'
    );
\genblk1[1].state_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__17_n_7\,
      Q => \^data_stage[4]_3\(72),
      R => '0'
    );
\genblk1[1].state_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__17_n_6\,
      Q => \^data_stage[4]_3\(73),
      R => '0'
    );
\genblk1[1].state_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__17_n_5\,
      Q => \^data_stage[4]_3\(74),
      R => '0'
    );
\genblk1[1].state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__17_n_4\,
      Q => \^data_stage[4]_3\(75),
      R => '0'
    );
\genblk1[1].state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__18_n_7\,
      Q => \^data_stage[4]_3\(76),
      R => '0'
    );
\genblk1[1].state_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__18_n_6\,
      Q => \^data_stage[4]_3\(77),
      R => '0'
    );
\genblk1[1].state_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__18_n_5\,
      Q => \^data_stage[4]_3\(78),
      R => '0'
    );
\genblk1[1].state_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__18_n_4\,
      Q => \^data_stage[4]_3\(79),
      R => '0'
    );
\genblk1[1].state_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__19_n_7\,
      Q => \^data_stage[4]_3\(80),
      R => '0'
    );
\genblk1[1].state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__19_n_6\,
      Q => \^data_stage[4]_3\(81),
      R => '0'
    );
\genblk1[1].state_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__19_n_5\,
      Q => \^data_stage[4]_3\(82),
      R => '0'
    );
\genblk1[1].state_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__19_n_4\,
      Q => \^data_stage[4]_3\(83),
      R => '0'
    );
\genblk1[1].state_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__20_n_7\,
      Q => \^di\(0),
      R => '0'
    );
\genblk1[1].state_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__20_n_6\,
      Q => \^di\(1),
      R => '0'
    );
\genblk1[2].state_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__10_n_5\,
      Q => \^data_stage[4]_3\(46),
      R => '0'
    );
\genblk1[2].state_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__10_n_4\,
      Q => \^data_stage[4]_3\(47),
      R => '0'
    );
\genblk1[2].state_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__11_n_7\,
      Q => \^data_stage[4]_3\(48),
      R => '0'
    );
\genblk1[2].state_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__11_n_6\,
      Q => \^data_stage[4]_3\(49),
      R => '0'
    );
\genblk1[2].state_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__11_n_5\,
      Q => \^data_stage[4]_3\(50),
      R => '0'
    );
\genblk1[2].state_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__11_n_4\,
      Q => \^data_stage[4]_3\(51),
      R => '0'
    );
\genblk1[2].state_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__12_n_7\,
      Q => \^data_stage[4]_3\(52),
      R => '0'
    );
\genblk1[2].state_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__12_n_6\,
      Q => \^data_stage[4]_3\(53),
      R => '0'
    );
\genblk1[2].state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__12_n_5\,
      Q => \^data_stage[4]_3\(54),
      R => '0'
    );
\genblk1[2].state_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__12_n_4\,
      Q => \^data_stage[4]_3\(55),
      R => '0'
    );
\genblk1[2].state_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__13_n_7\,
      Q => \^data_stage[4]_3\(56),
      R => '0'
    );
\genblk1[2].state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__13_n_6\,
      Q => \^data_stage[4]_3\(57),
      R => '0'
    );
\genblk1[2].state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__13_n_5\,
      Q => \^data_stage[4]_3\(58),
      R => '0'
    );
\genblk1[2].state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__13_n_4\,
      Q => \^data_stage[4]_3\(59),
      R => '0'
    );
\genblk1[2].state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__14_n_7\,
      Q => \^data_stage[4]_3\(60),
      R => '0'
    );
\genblk1[2].state_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__14_n_6\,
      Q => \^data_stage[4]_3\(61),
      R => '0'
    );
\genblk1[2].state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__14_n_5\,
      Q => \^data_stage[4]_3\(62),
      R => '0'
    );
\genblk1[2].state_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__14_n_4\,
      Q => \^data_stage[4]_3\(63),
      R => '0'
    );
\genblk1[2].state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__15_n_7\,
      Q => \^data_stage[4]_3\(64),
      R => '0'
    );
\genblk1[2].state_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__15_n_6\,
      Q => \^data_stage[4]_3\(65),
      R => '0'
    );
\genblk1[3].state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__5_n_5\,
      Q => \^data_stage[4]_3\(26),
      R => '0'
    );
\genblk1[3].state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__5_n_4\,
      Q => \^data_stage[4]_3\(27),
      R => '0'
    );
\genblk1[3].state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__6_n_7\,
      Q => \^data_stage[4]_3\(28),
      R => '0'
    );
\genblk1[3].state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__6_n_6\,
      Q => \^data_stage[4]_3\(29),
      R => '0'
    );
\genblk1[3].state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__6_n_5\,
      Q => \^data_stage[4]_3\(30),
      R => '0'
    );
\genblk1[3].state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__6_n_4\,
      Q => \^data_stage[4]_3\(31),
      R => '0'
    );
\genblk1[3].state_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__7_n_7\,
      Q => \^data_stage[4]_3\(32),
      R => '0'
    );
\genblk1[3].state_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__7_n_6\,
      Q => \^data_stage[4]_3\(33),
      R => '0'
    );
\genblk1[3].state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__7_n_5\,
      Q => \^data_stage[4]_3\(34),
      R => '0'
    );
\genblk1[3].state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__7_n_4\,
      Q => \^data_stage[4]_3\(35),
      R => '0'
    );
\genblk1[3].state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__8_n_7\,
      Q => \^data_stage[4]_3\(36),
      R => '0'
    );
\genblk1[3].state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__8_n_6\,
      Q => \^data_stage[4]_3\(37),
      R => '0'
    );
\genblk1[3].state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__8_n_5\,
      Q => \^data_stage[4]_3\(38),
      R => '0'
    );
\genblk1[3].state_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__8_n_4\,
      Q => \^data_stage[4]_3\(39),
      R => '0'
    );
\genblk1[3].state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__9_n_7\,
      Q => \^data_stage[4]_3\(40),
      R => '0'
    );
\genblk1[3].state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__9_n_6\,
      Q => \^data_stage[4]_3\(41),
      R => '0'
    );
\genblk1[3].state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__9_n_5\,
      Q => \^data_stage[4]_3\(42),
      R => '0'
    );
\genblk1[3].state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__9_n_4\,
      Q => \^data_stage[4]_3\(43),
      R => '0'
    );
\genblk1[3].state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__10_n_7\,
      Q => \^data_stage[4]_3\(44),
      R => '0'
    );
\genblk1[3].state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__10_n_6\,
      Q => \^data_stage[4]_3\(45),
      R => '0'
    );
\genblk1[4].state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_7,
      Q => \^data_stage[4]_3\(0),
      R => '0'
    );
\genblk1[4].state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_5\,
      Q => \^data_stage[4]_3\(10),
      R => '0'
    );
\genblk1[4].state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_4\,
      Q => \^data_stage[4]_3\(11),
      R => '0'
    );
\genblk1[4].state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_7\,
      Q => \^data_stage[4]_3\(12),
      R => '0'
    );
\genblk1[4].state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_6\,
      Q => \^data_stage[4]_3\(13),
      R => '0'
    );
\genblk1[4].state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_5\,
      Q => \^data_stage[4]_3\(14),
      R => '0'
    );
\genblk1[4].state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_4\,
      Q => \^data_stage[4]_3\(15),
      R => '0'
    );
\genblk1[4].state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_7\,
      Q => \^data_stage[4]_3\(16),
      R => '0'
    );
\genblk1[4].state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_6\,
      Q => \^data_stage[4]_3\(17),
      R => '0'
    );
\genblk1[4].state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_5\,
      Q => \^data_stage[4]_3\(18),
      R => '0'
    );
\genblk1[4].state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_4\,
      Q => \^data_stage[4]_3\(19),
      R => '0'
    );
\genblk1[4].state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_6,
      Q => \^data_stage[4]_3\(1),
      R => '0'
    );
\genblk1[4].state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_7\,
      Q => \^data_stage[4]_3\(20),
      R => '0'
    );
\genblk1[4].state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_6\,
      Q => \^data_stage[4]_3\(21),
      R => '0'
    );
\genblk1[4].state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_5\,
      Q => \^data_stage[4]_3\(22),
      R => '0'
    );
\genblk1[4].state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_4\,
      Q => \^data_stage[4]_3\(23),
      R => '0'
    );
\genblk1[4].state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_7\,
      Q => \^data_stage[4]_3\(24),
      R => '0'
    );
\genblk1[4].state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_6\,
      Q => \^data_stage[4]_3\(25),
      R => '0'
    );
\genblk1[4].state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_5,
      Q => \^data_stage[4]_3\(2),
      R => '0'
    );
\genblk1[4].state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_4,
      Q => \^data_stage[4]_3\(3),
      R => '0'
    );
\genblk1[4].state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_7\,
      Q => \^data_stage[4]_3\(4),
      R => '0'
    );
\genblk1[4].state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_6\,
      Q => \^data_stage[4]_3\(5),
      R => '0'
    );
\genblk1[4].state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_5\,
      Q => \^data_stage[4]_3\(6),
      R => '0'
    );
\genblk1[4].state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_4\,
      Q => \^data_stage[4]_3\(7),
      R => '0'
    );
\genblk1[4].state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_7\,
      Q => \^data_stage[4]_3\(8),
      R => '0'
    );
\genblk1[4].state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_6\,
      Q => \^data_stage[4]_3\(9),
      R => '0'
    );
sum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_carry_n_0,
      CO(2) => sum_carry_n_1,
      CO(1) => sum_carry_n_2,
      CO(0) => sum_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(3 downto 0),
      O(3) => sum_carry_n_4,
      O(2) => sum_carry_n_5,
      O(1) => sum_carry_n_6,
      O(0) => sum_carry_n_7,
      S(3 downto 0) => \genblk1[4].state_reg[3]_1\(3 downto 0)
    );
\sum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_carry_n_0,
      CO(3) => \sum_carry__0_n_0\,
      CO(2) => \sum_carry__0_n_1\,
      CO(1) => \sum_carry__0_n_2\,
      CO(0) => \sum_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(7 downto 4),
      O(3) => \sum_carry__0_n_4\,
      O(2) => \sum_carry__0_n_5\,
      O(1) => \sum_carry__0_n_6\,
      O(0) => \sum_carry__0_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[7]_1\(3 downto 0)
    );
\sum_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(7),
      I1 => \data_stage[5]_4\(7),
      O => \genblk1[4].state_reg[7]_0\(3)
    );
\sum_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(6),
      I1 => \data_stage[5]_4\(6),
      O => \genblk1[4].state_reg[7]_0\(2)
    );
\sum_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(5),
      I1 => \data_stage[5]_4\(5),
      O => \genblk1[4].state_reg[7]_0\(1)
    );
\sum_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(4),
      I1 => \data_stage[5]_4\(4),
      O => \genblk1[4].state_reg[7]_0\(0)
    );
\sum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__0_n_0\,
      CO(3) => \sum_carry__1_n_0\,
      CO(2) => \sum_carry__1_n_1\,
      CO(1) => \sum_carry__1_n_2\,
      CO(0) => \sum_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(11 downto 8),
      O(3) => \sum_carry__1_n_4\,
      O(2) => \sum_carry__1_n_5\,
      O(1) => \sum_carry__1_n_6\,
      O(0) => \sum_carry__1_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[11]_1\(3 downto 0)
    );
\sum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__9_n_0\,
      CO(3) => \sum_carry__10_n_0\,
      CO(2) => \sum_carry__10_n_1\,
      CO(1) => \sum_carry__10_n_2\,
      CO(0) => \sum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[3]_2\(45),
      DI(2) => sum00_out_0(1),
      DI(1 downto 0) => \data_stage[3]_2\(44 downto 43),
      O(3) => \sum_carry__10_n_4\,
      O(2) => \sum_carry__10_n_5\,
      O(1) => \sum_carry__10_n_6\,
      O(0) => \sum_carry__10_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[47]_1\(3 downto 0)
    );
\sum_carry__10_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(1),
      I1 => adc_valid_a,
      I2 => \^data_stage[4]_3\(46),
      O => sum00_out(1)
    );
\sum_carry__10_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(47),
      I1 => \data_stage[5]_4\(47),
      O => \genblk1[2].state_reg[47]_0\(3)
    );
\sum_carry__10_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[4]_3\(46),
      I1 => \data_stage[5]_4\(46),
      I2 => adc_valid_a,
      I3 => Q(1),
      O => \genblk1[2].state_reg[47]_0\(2)
    );
\sum_carry__10_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(45),
      I1 => \data_stage[5]_4\(45),
      O => \genblk1[2].state_reg[47]_0\(1)
    );
\sum_carry__10_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(44),
      I1 => \data_stage[5]_4\(44),
      O => \genblk1[2].state_reg[47]_0\(0)
    );
\sum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__10_n_0\,
      CO(3) => \sum_carry__11_n_0\,
      CO(2) => \sum_carry__11_n_1\,
      CO(1) => \sum_carry__11_n_2\,
      CO(0) => \sum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(49 downto 46),
      O(3) => \sum_carry__11_n_4\,
      O(2) => \sum_carry__11_n_5\,
      O(1) => \sum_carry__11_n_6\,
      O(0) => \sum_carry__11_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[51]_1\(3 downto 0)
    );
\sum_carry__11_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(51),
      I1 => \data_stage[5]_4\(51),
      O => \genblk1[2].state_reg[51]_0\(3)
    );
\sum_carry__11_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(50),
      I1 => \data_stage[5]_4\(50),
      O => \genblk1[2].state_reg[51]_0\(2)
    );
\sum_carry__11_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(49),
      I1 => \data_stage[5]_4\(49),
      O => \genblk1[2].state_reg[51]_0\(1)
    );
\sum_carry__11_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(48),
      I1 => \data_stage[5]_4\(48),
      O => \genblk1[2].state_reg[51]_0\(0)
    );
\sum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__11_n_0\,
      CO(3) => \sum_carry__12_n_0\,
      CO(2) => \sum_carry__12_n_1\,
      CO(1) => \sum_carry__12_n_2\,
      CO(0) => \sum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(53 downto 50),
      O(3) => \sum_carry__12_n_4\,
      O(2) => \sum_carry__12_n_5\,
      O(1) => \sum_carry__12_n_6\,
      O(0) => \sum_carry__12_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[55]_1\(3 downto 0)
    );
\sum_carry__12_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(55),
      I1 => \data_stage[5]_4\(55),
      O => \genblk1[2].state_reg[55]_0\(3)
    );
\sum_carry__12_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(54),
      I1 => \data_stage[5]_4\(54),
      O => \genblk1[2].state_reg[55]_0\(2)
    );
\sum_carry__12_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(53),
      I1 => \data_stage[5]_4\(53),
      O => \genblk1[2].state_reg[55]_0\(1)
    );
\sum_carry__12_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(52),
      I1 => \data_stage[5]_4\(52),
      O => \genblk1[2].state_reg[55]_0\(0)
    );
\sum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__12_n_0\,
      CO(3) => \sum_carry__13_n_0\,
      CO(2) => \sum_carry__13_n_1\,
      CO(1) => \sum_carry__13_n_2\,
      CO(0) => \sum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(57 downto 54),
      O(3) => \sum_carry__13_n_4\,
      O(2) => \sum_carry__13_n_5\,
      O(1) => \sum_carry__13_n_6\,
      O(0) => \sum_carry__13_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[59]_1\(3 downto 0)
    );
\sum_carry__13_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(59),
      I1 => \data_stage[5]_4\(59),
      O => \genblk1[2].state_reg[59]_0\(3)
    );
\sum_carry__13_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(58),
      I1 => \data_stage[5]_4\(58),
      O => \genblk1[2].state_reg[59]_0\(2)
    );
\sum_carry__13_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(57),
      I1 => \data_stage[5]_4\(57),
      O => \genblk1[2].state_reg[59]_0\(1)
    );
\sum_carry__13_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(56),
      I1 => \data_stage[5]_4\(56),
      O => \genblk1[2].state_reg[59]_0\(0)
    );
\sum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__13_n_0\,
      CO(3) => \sum_carry__14_n_0\,
      CO(2) => \sum_carry__14_n_1\,
      CO(1) => \sum_carry__14_n_2\,
      CO(0) => \sum_carry__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(61 downto 58),
      O(3) => \sum_carry__14_n_4\,
      O(2) => \sum_carry__14_n_5\,
      O(1) => \sum_carry__14_n_6\,
      O(0) => \sum_carry__14_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[63]_1\(3 downto 0)
    );
\sum_carry__14_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(63),
      I1 => \data_stage[5]_4\(63),
      O => \genblk1[2].state_reg[63]_0\(3)
    );
\sum_carry__14_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(62),
      I1 => \data_stage[5]_4\(62),
      O => \genblk1[2].state_reg[63]_0\(2)
    );
\sum_carry__14_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(61),
      I1 => \data_stage[5]_4\(61),
      O => \genblk1[2].state_reg[63]_0\(1)
    );
\sum_carry__14_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(60),
      I1 => \data_stage[5]_4\(60),
      O => \genblk1[2].state_reg[63]_0\(0)
    );
\sum_carry__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__14_n_0\,
      CO(3) => \sum_carry__15_n_0\,
      CO(2) => \sum_carry__15_n_1\,
      CO(1) => \sum_carry__15_n_2\,
      CO(0) => \sum_carry__15_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[3]_2\(64),
      DI(2) => sum00_out_0(2),
      DI(1 downto 0) => \data_stage[3]_2\(63 downto 62),
      O(3) => \sum_carry__15_n_4\,
      O(2) => \sum_carry__15_n_5\,
      O(1) => \sum_carry__15_n_6\,
      O(0) => \sum_carry__15_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[67]_1\(3 downto 0)
    );
\sum_carry__15_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => adc_valid_a,
      I2 => \^data_stage[4]_3\(66),
      O => sum00_out(2)
    );
\sum_carry__15_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(67),
      I1 => \data_stage[5]_4\(67),
      O => \genblk1[1].state_reg[67]_0\(3)
    );
\sum_carry__15_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[4]_3\(66),
      I1 => \data_stage[5]_4\(66),
      I2 => adc_valid_a,
      I3 => Q(2),
      O => \genblk1[1].state_reg[67]_0\(2)
    );
\sum_carry__15_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(65),
      I1 => \data_stage[5]_4\(65),
      O => \genblk1[1].state_reg[67]_0\(1)
    );
\sum_carry__15_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(64),
      I1 => \data_stage[5]_4\(64),
      O => \genblk1[1].state_reg[67]_0\(0)
    );
\sum_carry__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__15_n_0\,
      CO(3) => \sum_carry__16_n_0\,
      CO(2) => \sum_carry__16_n_1\,
      CO(1) => \sum_carry__16_n_2\,
      CO(0) => \sum_carry__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(68 downto 65),
      O(3) => \sum_carry__16_n_4\,
      O(2) => \sum_carry__16_n_5\,
      O(1) => \sum_carry__16_n_6\,
      O(0) => \sum_carry__16_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[71]_1\(3 downto 0)
    );
\sum_carry__16_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(71),
      I1 => \data_stage[5]_4\(71),
      O => \genblk1[1].state_reg[71]_0\(3)
    );
\sum_carry__16_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(70),
      I1 => \data_stage[5]_4\(70),
      O => \genblk1[1].state_reg[71]_0\(2)
    );
\sum_carry__16_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(69),
      I1 => \data_stage[5]_4\(69),
      O => \genblk1[1].state_reg[71]_0\(1)
    );
\sum_carry__16_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(68),
      I1 => \data_stage[5]_4\(68),
      O => \genblk1[1].state_reg[71]_0\(0)
    );
\sum_carry__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__16_n_0\,
      CO(3) => \sum_carry__17_n_0\,
      CO(2) => \sum_carry__17_n_1\,
      CO(1) => \sum_carry__17_n_2\,
      CO(0) => \sum_carry__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(72 downto 69),
      O(3) => \sum_carry__17_n_4\,
      O(2) => \sum_carry__17_n_5\,
      O(1) => \sum_carry__17_n_6\,
      O(0) => \sum_carry__17_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[75]_1\(3 downto 0)
    );
\sum_carry__17_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(75),
      I1 => \data_stage[5]_4\(75),
      O => \genblk1[1].state_reg[75]_0\(3)
    );
\sum_carry__17_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(74),
      I1 => \data_stage[5]_4\(74),
      O => \genblk1[1].state_reg[75]_0\(2)
    );
\sum_carry__17_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(73),
      I1 => \data_stage[5]_4\(73),
      O => \genblk1[1].state_reg[75]_0\(1)
    );
\sum_carry__17_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(72),
      I1 => \data_stage[5]_4\(72),
      O => \genblk1[1].state_reg[75]_0\(0)
    );
\sum_carry__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__17_n_0\,
      CO(3) => \sum_carry__18_n_0\,
      CO(2) => \sum_carry__18_n_1\,
      CO(1) => \sum_carry__18_n_2\,
      CO(0) => \sum_carry__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(76 downto 73),
      O(3) => \sum_carry__18_n_4\,
      O(2) => \sum_carry__18_n_5\,
      O(1) => \sum_carry__18_n_6\,
      O(0) => \sum_carry__18_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[79]_1\(3 downto 0)
    );
\sum_carry__18_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(79),
      I1 => \data_stage[5]_4\(79),
      O => \genblk1[1].state_reg[79]_0\(3)
    );
\sum_carry__18_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(78),
      I1 => \data_stage[5]_4\(78),
      O => \genblk1[1].state_reg[79]_0\(2)
    );
\sum_carry__18_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(77),
      I1 => \data_stage[5]_4\(77),
      O => \genblk1[1].state_reg[79]_0\(1)
    );
\sum_carry__18_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(76),
      I1 => \data_stage[5]_4\(76),
      O => \genblk1[1].state_reg[79]_0\(0)
    );
\sum_carry__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__18_n_0\,
      CO(3) => \sum_carry__19_n_0\,
      CO(2) => \sum_carry__19_n_1\,
      CO(1) => \sum_carry__19_n_2\,
      CO(0) => \sum_carry__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(80 downto 77),
      O(3) => \sum_carry__19_n_4\,
      O(2) => \sum_carry__19_n_5\,
      O(1) => \sum_carry__19_n_6\,
      O(0) => \sum_carry__19_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[83]_1\(3 downto 0)
    );
\sum_carry__19_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(83),
      I1 => \data_stage[5]_4\(83),
      O => \genblk1[1].state_reg[83]_0\(3)
    );
\sum_carry__19_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(82),
      I1 => \data_stage[5]_4\(82),
      O => \genblk1[1].state_reg[83]_0\(2)
    );
\sum_carry__19_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(81),
      I1 => \data_stage[5]_4\(81),
      O => \genblk1[1].state_reg[83]_0\(1)
    );
\sum_carry__19_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(80),
      I1 => \data_stage[5]_4\(80),
      O => \genblk1[1].state_reg[83]_0\(0)
    );
\sum_carry__1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(11),
      I1 => \data_stage[5]_4\(11),
      O => \genblk1[4].state_reg[11]_0\(3)
    );
\sum_carry__1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(10),
      I1 => \data_stage[5]_4\(10),
      O => \genblk1[4].state_reg[11]_0\(2)
    );
\sum_carry__1_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(9),
      I1 => \data_stage[5]_4\(9),
      O => \genblk1[4].state_reg[11]_0\(1)
    );
\sum_carry__1_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(8),
      I1 => \data_stage[5]_4\(8),
      O => \genblk1[4].state_reg[11]_0\(0)
    );
\sum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__1_n_0\,
      CO(3) => \sum_carry__2_n_0\,
      CO(2) => \sum_carry__2_n_1\,
      CO(1) => \sum_carry__2_n_2\,
      CO(0) => \sum_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(15 downto 12),
      O(3) => \sum_carry__2_n_4\,
      O(2) => \sum_carry__2_n_5\,
      O(1) => \sum_carry__2_n_6\,
      O(0) => \sum_carry__2_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[15]_1\(3 downto 0)
    );
\sum_carry__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__19_n_0\,
      CO(3) => \sum_carry__20_n_0\,
      CO(2) => \sum_carry__20_n_1\,
      CO(1) => \sum_carry__20_n_2\,
      CO(0) => \sum_carry__20_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[3]_2\(83),
      DI(2) => sum00_out_0(3),
      DI(1 downto 0) => \data_stage[3]_2\(82 downto 81),
      O(3) => \sum_carry__20_n_4\,
      O(2) => \sum_carry__20_n_5\,
      O(1) => \sum_carry__20_n_6\,
      O(0) => \sum_carry__20_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[87]_1\(3 downto 0)
    );
\sum_carry__20_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(3),
      I1 => adc_valid_a,
      I2 => \^data_stage[4]_3\(84),
      O => \^di\(2)
    );
\sum_carry__20_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => \data_stage[5]_4\(87),
      O => \genblk1[0].state_reg[87]_0\(3)
    );
\sum_carry__20_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[4]_3\(84),
      I1 => \data_stage[5]_4\(86),
      I2 => adc_valid_a,
      I3 => Q(3),
      O => \genblk1[0].state_reg[87]_0\(2)
    );
\sum_carry__20_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \data_stage[5]_4\(85),
      O => \genblk1[0].state_reg[87]_0\(1)
    );
\sum_carry__20_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \data_stage[5]_4\(84),
      O => \genblk1[0].state_reg[87]_0\(0)
    );
\sum_carry__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__20_n_0\,
      CO(3) => \sum_carry__21_n_0\,
      CO(2) => \sum_carry__21_n_1\,
      CO(1) => \sum_carry__21_n_2\,
      CO(0) => \sum_carry__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(87 downto 84),
      O(3) => \sum_carry__21_n_4\,
      O(2) => \sum_carry__21_n_5\,
      O(1) => \sum_carry__21_n_6\,
      O(0) => \sum_carry__21_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[91]_1\(3 downto 0)
    );
\sum_carry__21_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(88),
      I1 => \data_stage[5]_4\(91),
      O => \genblk1[0].state_reg[91]_0\(3)
    );
\sum_carry__21_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(87),
      I1 => \data_stage[5]_4\(90),
      O => \genblk1[0].state_reg[91]_0\(2)
    );
\sum_carry__21_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(86),
      I1 => \data_stage[5]_4\(89),
      O => \genblk1[0].state_reg[91]_0\(1)
    );
\sum_carry__21_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(85),
      I1 => \data_stage[5]_4\(88),
      O => \genblk1[0].state_reg[91]_0\(0)
    );
\sum_carry__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__21_n_0\,
      CO(3) => \sum_carry__22_n_0\,
      CO(2) => \sum_carry__22_n_1\,
      CO(1) => \sum_carry__22_n_2\,
      CO(0) => \sum_carry__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(91 downto 88),
      O(3) => \sum_carry__22_n_4\,
      O(2) => \sum_carry__22_n_5\,
      O(1) => \sum_carry__22_n_6\,
      O(0) => \sum_carry__22_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[95]_1\(3 downto 0)
    );
\sum_carry__22_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(92),
      I1 => \data_stage[5]_4\(95),
      O => \genblk1[0].state_reg[95]_0\(3)
    );
\sum_carry__22_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(91),
      I1 => \data_stage[5]_4\(94),
      O => \genblk1[0].state_reg[95]_0\(2)
    );
\sum_carry__22_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(90),
      I1 => \data_stage[5]_4\(93),
      O => \genblk1[0].state_reg[95]_0\(1)
    );
\sum_carry__22_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(89),
      I1 => \data_stage[5]_4\(92),
      O => \genblk1[0].state_reg[95]_0\(0)
    );
\sum_carry__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__22_n_0\,
      CO(3) => \sum_carry__23_n_0\,
      CO(2) => \sum_carry__23_n_1\,
      CO(1) => \sum_carry__23_n_2\,
      CO(0) => \sum_carry__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(95 downto 92),
      O(3) => \sum_carry__23_n_4\,
      O(2) => \sum_carry__23_n_5\,
      O(1) => \sum_carry__23_n_6\,
      O(0) => \sum_carry__23_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[99]_1\(3 downto 0)
    );
\sum_carry__23_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(96),
      I1 => \data_stage[5]_4\(99),
      O => \genblk1[0].state_reg[99]_0\(3)
    );
\sum_carry__23_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(95),
      I1 => \data_stage[5]_4\(98),
      O => \genblk1[0].state_reg[99]_0\(2)
    );
\sum_carry__23_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(94),
      I1 => \data_stage[5]_4\(97),
      O => \genblk1[0].state_reg[99]_0\(1)
    );
\sum_carry__23_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(93),
      I1 => \data_stage[5]_4\(96),
      O => \genblk1[0].state_reg[99]_0\(0)
    );
\sum_carry__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__23_n_0\,
      CO(3) => \sum_carry__24_n_0\,
      CO(2) => \sum_carry__24_n_1\,
      CO(1) => \sum_carry__24_n_2\,
      CO(0) => \sum_carry__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(99 downto 96),
      O(3) => \sum_carry__24_n_4\,
      O(2) => \sum_carry__24_n_5\,
      O(1) => \sum_carry__24_n_6\,
      O(0) => \sum_carry__24_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[103]_1\(3 downto 0)
    );
\sum_carry__24_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(100),
      I1 => \data_stage[5]_4\(103),
      O => \genblk1[0].state_reg[103]_0\(3)
    );
\sum_carry__24_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(99),
      I1 => \data_stage[5]_4\(102),
      O => \genblk1[0].state_reg[103]_0\(2)
    );
\sum_carry__24_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(98),
      I1 => \data_stage[5]_4\(101),
      O => \genblk1[0].state_reg[103]_0\(1)
    );
\sum_carry__24_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(97),
      I1 => \data_stage[5]_4\(100),
      O => \genblk1[0].state_reg[103]_0\(0)
    );
\sum_carry__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__24_n_0\,
      CO(3 downto 1) => \NLW_sum_carry__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_carry__25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_stage[3]_2\(100),
      O(3 downto 2) => \NLW_sum_carry__25_O_UNCONNECTED\(3 downto 2),
      O(1) => \sum_carry__25_n_6\,
      O(0) => \sum_carry__25_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => S(1 downto 0)
    );
\sum_carry__25_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(102),
      I1 => \data_stage[5]_4\(105),
      O => \genblk1[0].state_reg[105]_0\(1)
    );
\sum_carry__25_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(101),
      I1 => \data_stage[5]_4\(104),
      O => \genblk1[0].state_reg[105]_0\(0)
    );
\sum_carry__2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(15),
      I1 => \data_stage[5]_4\(15),
      O => \genblk1[4].state_reg[15]_0\(3)
    );
\sum_carry__2_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(14),
      I1 => \data_stage[5]_4\(14),
      O => \genblk1[4].state_reg[15]_0\(2)
    );
\sum_carry__2_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(13),
      I1 => \data_stage[5]_4\(13),
      O => \genblk1[4].state_reg[15]_0\(1)
    );
\sum_carry__2_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(12),
      I1 => \data_stage[5]_4\(12),
      O => \genblk1[4].state_reg[15]_0\(0)
    );
\sum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__2_n_0\,
      CO(3) => \sum_carry__3_n_0\,
      CO(2) => \sum_carry__3_n_1\,
      CO(1) => \sum_carry__3_n_2\,
      CO(0) => \sum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(19 downto 16),
      O(3) => \sum_carry__3_n_4\,
      O(2) => \sum_carry__3_n_5\,
      O(1) => \sum_carry__3_n_6\,
      O(0) => \sum_carry__3_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[19]_1\(3 downto 0)
    );
\sum_carry__3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(19),
      I1 => \data_stage[5]_4\(19),
      O => \genblk1[4].state_reg[19]_0\(3)
    );
\sum_carry__3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(18),
      I1 => \data_stage[5]_4\(18),
      O => \genblk1[4].state_reg[19]_0\(2)
    );
\sum_carry__3_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(17),
      I1 => \data_stage[5]_4\(17),
      O => \genblk1[4].state_reg[19]_0\(1)
    );
\sum_carry__3_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(16),
      I1 => \data_stage[5]_4\(16),
      O => \genblk1[4].state_reg[19]_0\(0)
    );
\sum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__3_n_0\,
      CO(3) => \sum_carry__4_n_0\,
      CO(2) => \sum_carry__4_n_1\,
      CO(1) => \sum_carry__4_n_2\,
      CO(0) => \sum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(23 downto 20),
      O(3) => \sum_carry__4_n_4\,
      O(2) => \sum_carry__4_n_5\,
      O(1) => \sum_carry__4_n_6\,
      O(0) => \sum_carry__4_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[23]_1\(3 downto 0)
    );
\sum_carry__4_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(23),
      I1 => \data_stage[5]_4\(23),
      O => \genblk1[4].state_reg[23]_0\(3)
    );
\sum_carry__4_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(22),
      I1 => \data_stage[5]_4\(22),
      O => \genblk1[4].state_reg[23]_0\(2)
    );
\sum_carry__4_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(21),
      I1 => \data_stage[5]_4\(21),
      O => \genblk1[4].state_reg[23]_0\(1)
    );
\sum_carry__4_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(20),
      I1 => \data_stage[5]_4\(20),
      O => \genblk1[4].state_reg[23]_0\(0)
    );
\sum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__4_n_0\,
      CO(3) => \sum_carry__5_n_0\,
      CO(2) => \sum_carry__5_n_1\,
      CO(1) => \sum_carry__5_n_2\,
      CO(0) => \sum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[3]_2\(26),
      DI(2) => sum00_out_0(0),
      DI(1 downto 0) => \data_stage[3]_2\(25 downto 24),
      O(3) => \sum_carry__5_n_4\,
      O(2) => \sum_carry__5_n_5\,
      O(1) => \sum_carry__5_n_6\,
      O(0) => \sum_carry__5_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[27]_1\(3 downto 0)
    );
\sum_carry__5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => adc_valid_a,
      I2 => \^data_stage[4]_3\(26),
      O => sum00_out(0)
    );
\sum_carry__5_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(27),
      I1 => \data_stage[5]_4\(27),
      O => \genblk1[3].state_reg[27]_0\(3)
    );
\sum_carry__5_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[4]_3\(26),
      I1 => \data_stage[5]_4\(26),
      I2 => adc_valid_a,
      I3 => Q(0),
      O => \genblk1[3].state_reg[27]_0\(2)
    );
\sum_carry__5_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(25),
      I1 => \data_stage[5]_4\(25),
      O => \genblk1[3].state_reg[27]_0\(1)
    );
\sum_carry__5_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(24),
      I1 => \data_stage[5]_4\(24),
      O => \genblk1[3].state_reg[27]_0\(0)
    );
\sum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__5_n_0\,
      CO(3) => \sum_carry__6_n_0\,
      CO(2) => \sum_carry__6_n_1\,
      CO(1) => \sum_carry__6_n_2\,
      CO(0) => \sum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(30 downto 27),
      O(3) => \sum_carry__6_n_4\,
      O(2) => \sum_carry__6_n_5\,
      O(1) => \sum_carry__6_n_6\,
      O(0) => \sum_carry__6_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[31]_1\(3 downto 0)
    );
\sum_carry__6_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(31),
      I1 => \data_stage[5]_4\(31),
      O => \genblk1[3].state_reg[31]_0\(3)
    );
\sum_carry__6_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(30),
      I1 => \data_stage[5]_4\(30),
      O => \genblk1[3].state_reg[31]_0\(2)
    );
\sum_carry__6_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(29),
      I1 => \data_stage[5]_4\(29),
      O => \genblk1[3].state_reg[31]_0\(1)
    );
\sum_carry__6_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(28),
      I1 => \data_stage[5]_4\(28),
      O => \genblk1[3].state_reg[31]_0\(0)
    );
\sum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__6_n_0\,
      CO(3) => \sum_carry__7_n_0\,
      CO(2) => \sum_carry__7_n_1\,
      CO(1) => \sum_carry__7_n_2\,
      CO(0) => \sum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(34 downto 31),
      O(3) => \sum_carry__7_n_4\,
      O(2) => \sum_carry__7_n_5\,
      O(1) => \sum_carry__7_n_6\,
      O(0) => \sum_carry__7_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[35]_1\(3 downto 0)
    );
\sum_carry__7_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(35),
      I1 => \data_stage[5]_4\(35),
      O => \genblk1[3].state_reg[35]_0\(3)
    );
\sum_carry__7_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(34),
      I1 => \data_stage[5]_4\(34),
      O => \genblk1[3].state_reg[35]_0\(2)
    );
\sum_carry__7_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(33),
      I1 => \data_stage[5]_4\(33),
      O => \genblk1[3].state_reg[35]_0\(1)
    );
\sum_carry__7_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(32),
      I1 => \data_stage[5]_4\(32),
      O => \genblk1[3].state_reg[35]_0\(0)
    );
\sum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__7_n_0\,
      CO(3) => \sum_carry__8_n_0\,
      CO(2) => \sum_carry__8_n_1\,
      CO(1) => \sum_carry__8_n_2\,
      CO(0) => \sum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(38 downto 35),
      O(3) => \sum_carry__8_n_4\,
      O(2) => \sum_carry__8_n_5\,
      O(1) => \sum_carry__8_n_6\,
      O(0) => \sum_carry__8_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[39]_1\(3 downto 0)
    );
\sum_carry__8_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(39),
      I1 => \data_stage[5]_4\(39),
      O => \genblk1[3].state_reg[39]_0\(3)
    );
\sum_carry__8_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(38),
      I1 => \data_stage[5]_4\(38),
      O => \genblk1[3].state_reg[39]_0\(2)
    );
\sum_carry__8_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(37),
      I1 => \data_stage[5]_4\(37),
      O => \genblk1[3].state_reg[39]_0\(1)
    );
\sum_carry__8_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(36),
      I1 => \data_stage[5]_4\(36),
      O => \genblk1[3].state_reg[39]_0\(0)
    );
\sum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__8_n_0\,
      CO(3) => \sum_carry__9_n_0\,
      CO(2) => \sum_carry__9_n_1\,
      CO(1) => \sum_carry__9_n_2\,
      CO(0) => \sum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_2\(42 downto 39),
      O(3) => \sum_carry__9_n_4\,
      O(2) => \sum_carry__9_n_5\,
      O(1) => \sum_carry__9_n_6\,
      O(0) => \sum_carry__9_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[43]_1\(3 downto 0)
    );
\sum_carry__9_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(43),
      I1 => \data_stage[5]_4\(43),
      O => \genblk1[3].state_reg[43]_0\(3)
    );
\sum_carry__9_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(42),
      I1 => \data_stage[5]_4\(42),
      O => \genblk1[3].state_reg[43]_0\(2)
    );
\sum_carry__9_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(41),
      I1 => \data_stage[5]_4\(41),
      O => \genblk1[3].state_reg[43]_0\(1)
    );
\sum_carry__9_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(40),
      I1 => \data_stage[5]_4\(40),
      O => \genblk1[3].state_reg[43]_0\(0)
    );
\sum_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(3),
      I1 => \data_stage[5]_4\(3),
      O => \genblk1[4].state_reg[3]_0\(3)
    );
\sum_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(2),
      I1 => \data_stage[5]_4\(2),
      O => \genblk1[4].state_reg[3]_0\(2)
    );
\sum_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(1),
      I1 => \data_stage[5]_4\(1),
      O => \genblk1[4].state_reg[3]_0\(1)
    );
\sum_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_3\(0),
      I1 => \data_stage[5]_4\(0),
      O => \genblk1[4].state_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_cic_int_14 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_stage[5]_4\ : out STD_LOGIC_VECTOR ( 102 downto 0 );
    sum00_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[4].state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_stage[4]_3\ : in STD_LOGIC_VECTOR ( 100 downto 0 );
    \genblk1[4].state_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sum00_out_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[105]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_valid_a : in STD_LOGIC;
    \data_stage[6]_5\ : in STD_LOGIC_VECTOR ( 105 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_clk : in STD_LOGIC;
    \genblk1[3].state_reg[26]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[2].state_reg[46]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[1].state_reg[66]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[0].state_reg[86]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_cic_int_14 : entity is "cic_int";
end system_axi_adc_decimate_0_cic_int_14;

architecture STRUCTURE of system_axi_adc_decimate_0_cic_int_14 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_stage[5]_4\ : STD_LOGIC_VECTOR ( 102 downto 0 );
  signal \sum_carry__0_n_0\ : STD_LOGIC;
  signal \sum_carry__0_n_1\ : STD_LOGIC;
  signal \sum_carry__0_n_2\ : STD_LOGIC;
  signal \sum_carry__0_n_3\ : STD_LOGIC;
  signal \sum_carry__0_n_4\ : STD_LOGIC;
  signal \sum_carry__0_n_5\ : STD_LOGIC;
  signal \sum_carry__0_n_6\ : STD_LOGIC;
  signal \sum_carry__0_n_7\ : STD_LOGIC;
  signal \sum_carry__10_n_0\ : STD_LOGIC;
  signal \sum_carry__10_n_1\ : STD_LOGIC;
  signal \sum_carry__10_n_2\ : STD_LOGIC;
  signal \sum_carry__10_n_3\ : STD_LOGIC;
  signal \sum_carry__10_n_4\ : STD_LOGIC;
  signal \sum_carry__10_n_5\ : STD_LOGIC;
  signal \sum_carry__10_n_6\ : STD_LOGIC;
  signal \sum_carry__10_n_7\ : STD_LOGIC;
  signal \sum_carry__11_n_0\ : STD_LOGIC;
  signal \sum_carry__11_n_1\ : STD_LOGIC;
  signal \sum_carry__11_n_2\ : STD_LOGIC;
  signal \sum_carry__11_n_3\ : STD_LOGIC;
  signal \sum_carry__11_n_4\ : STD_LOGIC;
  signal \sum_carry__11_n_5\ : STD_LOGIC;
  signal \sum_carry__11_n_6\ : STD_LOGIC;
  signal \sum_carry__11_n_7\ : STD_LOGIC;
  signal \sum_carry__12_n_0\ : STD_LOGIC;
  signal \sum_carry__12_n_1\ : STD_LOGIC;
  signal \sum_carry__12_n_2\ : STD_LOGIC;
  signal \sum_carry__12_n_3\ : STD_LOGIC;
  signal \sum_carry__12_n_4\ : STD_LOGIC;
  signal \sum_carry__12_n_5\ : STD_LOGIC;
  signal \sum_carry__12_n_6\ : STD_LOGIC;
  signal \sum_carry__12_n_7\ : STD_LOGIC;
  signal \sum_carry__13_n_0\ : STD_LOGIC;
  signal \sum_carry__13_n_1\ : STD_LOGIC;
  signal \sum_carry__13_n_2\ : STD_LOGIC;
  signal \sum_carry__13_n_3\ : STD_LOGIC;
  signal \sum_carry__13_n_4\ : STD_LOGIC;
  signal \sum_carry__13_n_5\ : STD_LOGIC;
  signal \sum_carry__13_n_6\ : STD_LOGIC;
  signal \sum_carry__13_n_7\ : STD_LOGIC;
  signal \sum_carry__14_n_0\ : STD_LOGIC;
  signal \sum_carry__14_n_1\ : STD_LOGIC;
  signal \sum_carry__14_n_2\ : STD_LOGIC;
  signal \sum_carry__14_n_3\ : STD_LOGIC;
  signal \sum_carry__14_n_4\ : STD_LOGIC;
  signal \sum_carry__14_n_5\ : STD_LOGIC;
  signal \sum_carry__14_n_6\ : STD_LOGIC;
  signal \sum_carry__14_n_7\ : STD_LOGIC;
  signal \sum_carry__15_n_0\ : STD_LOGIC;
  signal \sum_carry__15_n_1\ : STD_LOGIC;
  signal \sum_carry__15_n_2\ : STD_LOGIC;
  signal \sum_carry__15_n_3\ : STD_LOGIC;
  signal \sum_carry__15_n_4\ : STD_LOGIC;
  signal \sum_carry__15_n_5\ : STD_LOGIC;
  signal \sum_carry__15_n_6\ : STD_LOGIC;
  signal \sum_carry__15_n_7\ : STD_LOGIC;
  signal \sum_carry__16_n_0\ : STD_LOGIC;
  signal \sum_carry__16_n_1\ : STD_LOGIC;
  signal \sum_carry__16_n_2\ : STD_LOGIC;
  signal \sum_carry__16_n_3\ : STD_LOGIC;
  signal \sum_carry__16_n_4\ : STD_LOGIC;
  signal \sum_carry__16_n_5\ : STD_LOGIC;
  signal \sum_carry__16_n_6\ : STD_LOGIC;
  signal \sum_carry__16_n_7\ : STD_LOGIC;
  signal \sum_carry__17_n_0\ : STD_LOGIC;
  signal \sum_carry__17_n_1\ : STD_LOGIC;
  signal \sum_carry__17_n_2\ : STD_LOGIC;
  signal \sum_carry__17_n_3\ : STD_LOGIC;
  signal \sum_carry__17_n_4\ : STD_LOGIC;
  signal \sum_carry__17_n_5\ : STD_LOGIC;
  signal \sum_carry__17_n_6\ : STD_LOGIC;
  signal \sum_carry__17_n_7\ : STD_LOGIC;
  signal \sum_carry__18_n_0\ : STD_LOGIC;
  signal \sum_carry__18_n_1\ : STD_LOGIC;
  signal \sum_carry__18_n_2\ : STD_LOGIC;
  signal \sum_carry__18_n_3\ : STD_LOGIC;
  signal \sum_carry__18_n_4\ : STD_LOGIC;
  signal \sum_carry__18_n_5\ : STD_LOGIC;
  signal \sum_carry__18_n_6\ : STD_LOGIC;
  signal \sum_carry__18_n_7\ : STD_LOGIC;
  signal \sum_carry__19_n_0\ : STD_LOGIC;
  signal \sum_carry__19_n_1\ : STD_LOGIC;
  signal \sum_carry__19_n_2\ : STD_LOGIC;
  signal \sum_carry__19_n_3\ : STD_LOGIC;
  signal \sum_carry__19_n_4\ : STD_LOGIC;
  signal \sum_carry__19_n_5\ : STD_LOGIC;
  signal \sum_carry__19_n_6\ : STD_LOGIC;
  signal \sum_carry__19_n_7\ : STD_LOGIC;
  signal \sum_carry__1_n_0\ : STD_LOGIC;
  signal \sum_carry__1_n_1\ : STD_LOGIC;
  signal \sum_carry__1_n_2\ : STD_LOGIC;
  signal \sum_carry__1_n_3\ : STD_LOGIC;
  signal \sum_carry__1_n_4\ : STD_LOGIC;
  signal \sum_carry__1_n_5\ : STD_LOGIC;
  signal \sum_carry__1_n_6\ : STD_LOGIC;
  signal \sum_carry__1_n_7\ : STD_LOGIC;
  signal \sum_carry__20_n_0\ : STD_LOGIC;
  signal \sum_carry__20_n_1\ : STD_LOGIC;
  signal \sum_carry__20_n_2\ : STD_LOGIC;
  signal \sum_carry__20_n_3\ : STD_LOGIC;
  signal \sum_carry__20_n_4\ : STD_LOGIC;
  signal \sum_carry__20_n_5\ : STD_LOGIC;
  signal \sum_carry__20_n_6\ : STD_LOGIC;
  signal \sum_carry__20_n_7\ : STD_LOGIC;
  signal \sum_carry__21_n_0\ : STD_LOGIC;
  signal \sum_carry__21_n_1\ : STD_LOGIC;
  signal \sum_carry__21_n_2\ : STD_LOGIC;
  signal \sum_carry__21_n_3\ : STD_LOGIC;
  signal \sum_carry__21_n_4\ : STD_LOGIC;
  signal \sum_carry__21_n_5\ : STD_LOGIC;
  signal \sum_carry__21_n_6\ : STD_LOGIC;
  signal \sum_carry__21_n_7\ : STD_LOGIC;
  signal \sum_carry__22_n_0\ : STD_LOGIC;
  signal \sum_carry__22_n_1\ : STD_LOGIC;
  signal \sum_carry__22_n_2\ : STD_LOGIC;
  signal \sum_carry__22_n_3\ : STD_LOGIC;
  signal \sum_carry__22_n_4\ : STD_LOGIC;
  signal \sum_carry__22_n_5\ : STD_LOGIC;
  signal \sum_carry__22_n_6\ : STD_LOGIC;
  signal \sum_carry__22_n_7\ : STD_LOGIC;
  signal \sum_carry__23_n_0\ : STD_LOGIC;
  signal \sum_carry__23_n_1\ : STD_LOGIC;
  signal \sum_carry__23_n_2\ : STD_LOGIC;
  signal \sum_carry__23_n_3\ : STD_LOGIC;
  signal \sum_carry__23_n_4\ : STD_LOGIC;
  signal \sum_carry__23_n_5\ : STD_LOGIC;
  signal \sum_carry__23_n_6\ : STD_LOGIC;
  signal \sum_carry__23_n_7\ : STD_LOGIC;
  signal \sum_carry__24_n_0\ : STD_LOGIC;
  signal \sum_carry__24_n_1\ : STD_LOGIC;
  signal \sum_carry__24_n_2\ : STD_LOGIC;
  signal \sum_carry__24_n_3\ : STD_LOGIC;
  signal \sum_carry__24_n_4\ : STD_LOGIC;
  signal \sum_carry__24_n_5\ : STD_LOGIC;
  signal \sum_carry__24_n_6\ : STD_LOGIC;
  signal \sum_carry__24_n_7\ : STD_LOGIC;
  signal \sum_carry__25_n_3\ : STD_LOGIC;
  signal \sum_carry__25_n_6\ : STD_LOGIC;
  signal \sum_carry__25_n_7\ : STD_LOGIC;
  signal \sum_carry__2_n_0\ : STD_LOGIC;
  signal \sum_carry__2_n_1\ : STD_LOGIC;
  signal \sum_carry__2_n_2\ : STD_LOGIC;
  signal \sum_carry__2_n_3\ : STD_LOGIC;
  signal \sum_carry__2_n_4\ : STD_LOGIC;
  signal \sum_carry__2_n_5\ : STD_LOGIC;
  signal \sum_carry__2_n_6\ : STD_LOGIC;
  signal \sum_carry__2_n_7\ : STD_LOGIC;
  signal \sum_carry__3_n_0\ : STD_LOGIC;
  signal \sum_carry__3_n_1\ : STD_LOGIC;
  signal \sum_carry__3_n_2\ : STD_LOGIC;
  signal \sum_carry__3_n_3\ : STD_LOGIC;
  signal \sum_carry__3_n_4\ : STD_LOGIC;
  signal \sum_carry__3_n_5\ : STD_LOGIC;
  signal \sum_carry__3_n_6\ : STD_LOGIC;
  signal \sum_carry__3_n_7\ : STD_LOGIC;
  signal \sum_carry__4_n_0\ : STD_LOGIC;
  signal \sum_carry__4_n_1\ : STD_LOGIC;
  signal \sum_carry__4_n_2\ : STD_LOGIC;
  signal \sum_carry__4_n_3\ : STD_LOGIC;
  signal \sum_carry__4_n_4\ : STD_LOGIC;
  signal \sum_carry__4_n_5\ : STD_LOGIC;
  signal \sum_carry__4_n_6\ : STD_LOGIC;
  signal \sum_carry__4_n_7\ : STD_LOGIC;
  signal \sum_carry__5_n_0\ : STD_LOGIC;
  signal \sum_carry__5_n_1\ : STD_LOGIC;
  signal \sum_carry__5_n_2\ : STD_LOGIC;
  signal \sum_carry__5_n_3\ : STD_LOGIC;
  signal \sum_carry__5_n_4\ : STD_LOGIC;
  signal \sum_carry__5_n_5\ : STD_LOGIC;
  signal \sum_carry__5_n_6\ : STD_LOGIC;
  signal \sum_carry__5_n_7\ : STD_LOGIC;
  signal \sum_carry__6_n_0\ : STD_LOGIC;
  signal \sum_carry__6_n_1\ : STD_LOGIC;
  signal \sum_carry__6_n_2\ : STD_LOGIC;
  signal \sum_carry__6_n_3\ : STD_LOGIC;
  signal \sum_carry__6_n_4\ : STD_LOGIC;
  signal \sum_carry__6_n_5\ : STD_LOGIC;
  signal \sum_carry__6_n_6\ : STD_LOGIC;
  signal \sum_carry__6_n_7\ : STD_LOGIC;
  signal \sum_carry__7_n_0\ : STD_LOGIC;
  signal \sum_carry__7_n_1\ : STD_LOGIC;
  signal \sum_carry__7_n_2\ : STD_LOGIC;
  signal \sum_carry__7_n_3\ : STD_LOGIC;
  signal \sum_carry__7_n_4\ : STD_LOGIC;
  signal \sum_carry__7_n_5\ : STD_LOGIC;
  signal \sum_carry__7_n_6\ : STD_LOGIC;
  signal \sum_carry__7_n_7\ : STD_LOGIC;
  signal \sum_carry__8_n_0\ : STD_LOGIC;
  signal \sum_carry__8_n_1\ : STD_LOGIC;
  signal \sum_carry__8_n_2\ : STD_LOGIC;
  signal \sum_carry__8_n_3\ : STD_LOGIC;
  signal \sum_carry__8_n_4\ : STD_LOGIC;
  signal \sum_carry__8_n_5\ : STD_LOGIC;
  signal \sum_carry__8_n_6\ : STD_LOGIC;
  signal \sum_carry__8_n_7\ : STD_LOGIC;
  signal \sum_carry__9_n_0\ : STD_LOGIC;
  signal \sum_carry__9_n_1\ : STD_LOGIC;
  signal \sum_carry__9_n_2\ : STD_LOGIC;
  signal \sum_carry__9_n_3\ : STD_LOGIC;
  signal \sum_carry__9_n_4\ : STD_LOGIC;
  signal \sum_carry__9_n_5\ : STD_LOGIC;
  signal \sum_carry__9_n_6\ : STD_LOGIC;
  signal \sum_carry__9_n_7\ : STD_LOGIC;
  signal sum_carry_n_0 : STD_LOGIC;
  signal sum_carry_n_1 : STD_LOGIC;
  signal sum_carry_n_2 : STD_LOGIC;
  signal sum_carry_n_3 : STD_LOGIC;
  signal sum_carry_n_4 : STD_LOGIC;
  signal sum_carry_n_5 : STD_LOGIC;
  signal sum_carry_n_6 : STD_LOGIC;
  signal sum_carry_n_7 : STD_LOGIC;
  signal \NLW_sum_carry__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_carry__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sum_carry : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__15\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__16\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__17\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__18\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__19\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__20\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__21\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__22\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__23\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__24\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__25\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__9\ : label is 35;
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \data_stage[5]_4\(102 downto 0) <= \^data_stage[5]_4\(102 downto 0);
\genblk1[0].state_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_7\,
      Q => \^data_stage[5]_4\(97),
      R => '0'
    );
\genblk1[0].state_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_6\,
      Q => \^data_stage[5]_4\(98),
      R => '0'
    );
\genblk1[0].state_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_5\,
      Q => \^data_stage[5]_4\(99),
      R => '0'
    );
\genblk1[0].state_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_4\,
      Q => \^data_stage[5]_4\(100),
      R => '0'
    );
\genblk1[0].state_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__25_n_7\,
      Q => \^data_stage[5]_4\(101),
      R => '0'
    );
\genblk1[0].state_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__25_n_6\,
      Q => \^data_stage[5]_4\(102),
      R => '0'
    );
\genblk1[0].state_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__20_n_5\,
      Q => \^data_stage[5]_4\(84),
      R => '0'
    );
\genblk1[0].state_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__20_n_4\,
      Q => \^di\(3),
      R => '0'
    );
\genblk1[0].state_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_7\,
      Q => \^data_stage[5]_4\(85),
      R => '0'
    );
\genblk1[0].state_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_6\,
      Q => \^data_stage[5]_4\(86),
      R => '0'
    );
\genblk1[0].state_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_5\,
      Q => \^data_stage[5]_4\(87),
      R => '0'
    );
\genblk1[0].state_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_4\,
      Q => \^data_stage[5]_4\(88),
      R => '0'
    );
\genblk1[0].state_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_7\,
      Q => \^data_stage[5]_4\(89),
      R => '0'
    );
\genblk1[0].state_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_6\,
      Q => \^data_stage[5]_4\(90),
      R => '0'
    );
\genblk1[0].state_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_5\,
      Q => \^data_stage[5]_4\(91),
      R => '0'
    );
\genblk1[0].state_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_4\,
      Q => \^data_stage[5]_4\(92),
      R => '0'
    );
\genblk1[0].state_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_7\,
      Q => \^data_stage[5]_4\(93),
      R => '0'
    );
\genblk1[0].state_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_6\,
      Q => \^data_stage[5]_4\(94),
      R => '0'
    );
\genblk1[0].state_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_5\,
      Q => \^data_stage[5]_4\(95),
      R => '0'
    );
\genblk1[0].state_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_4\,
      Q => \^data_stage[5]_4\(96),
      R => '0'
    );
\genblk1[1].state_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__15_n_5\,
      Q => \^data_stage[5]_4\(66),
      R => '0'
    );
\genblk1[1].state_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__15_n_4\,
      Q => \^data_stage[5]_4\(67),
      R => '0'
    );
\genblk1[1].state_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_7\,
      Q => \^data_stage[5]_4\(68),
      R => '0'
    );
\genblk1[1].state_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_6\,
      Q => \^data_stage[5]_4\(69),
      R => '0'
    );
\genblk1[1].state_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_5\,
      Q => \^data_stage[5]_4\(70),
      R => '0'
    );
\genblk1[1].state_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_4\,
      Q => \^data_stage[5]_4\(71),
      R => '0'
    );
\genblk1[1].state_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_7\,
      Q => \^data_stage[5]_4\(72),
      R => '0'
    );
\genblk1[1].state_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_6\,
      Q => \^data_stage[5]_4\(73),
      R => '0'
    );
\genblk1[1].state_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_5\,
      Q => \^data_stage[5]_4\(74),
      R => '0'
    );
\genblk1[1].state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_4\,
      Q => \^data_stage[5]_4\(75),
      R => '0'
    );
\genblk1[1].state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_7\,
      Q => \^data_stage[5]_4\(76),
      R => '0'
    );
\genblk1[1].state_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_6\,
      Q => \^data_stage[5]_4\(77),
      R => '0'
    );
\genblk1[1].state_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_5\,
      Q => \^data_stage[5]_4\(78),
      R => '0'
    );
\genblk1[1].state_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_4\,
      Q => \^data_stage[5]_4\(79),
      R => '0'
    );
\genblk1[1].state_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_7\,
      Q => \^data_stage[5]_4\(80),
      R => '0'
    );
\genblk1[1].state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_6\,
      Q => \^data_stage[5]_4\(81),
      R => '0'
    );
\genblk1[1].state_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_5\,
      Q => \^data_stage[5]_4\(82),
      R => '0'
    );
\genblk1[1].state_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_4\,
      Q => \^data_stage[5]_4\(83),
      R => '0'
    );
\genblk1[1].state_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__20_n_7\,
      Q => \^di\(0),
      R => '0'
    );
\genblk1[1].state_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__20_n_6\,
      Q => \^di\(1),
      R => '0'
    );
\genblk1[2].state_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__10_n_5\,
      Q => \^data_stage[5]_4\(46),
      R => '0'
    );
\genblk1[2].state_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__10_n_4\,
      Q => \^data_stage[5]_4\(47),
      R => '0'
    );
\genblk1[2].state_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_7\,
      Q => \^data_stage[5]_4\(48),
      R => '0'
    );
\genblk1[2].state_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_6\,
      Q => \^data_stage[5]_4\(49),
      R => '0'
    );
\genblk1[2].state_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_5\,
      Q => \^data_stage[5]_4\(50),
      R => '0'
    );
\genblk1[2].state_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_4\,
      Q => \^data_stage[5]_4\(51),
      R => '0'
    );
\genblk1[2].state_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_7\,
      Q => \^data_stage[5]_4\(52),
      R => '0'
    );
\genblk1[2].state_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_6\,
      Q => \^data_stage[5]_4\(53),
      R => '0'
    );
\genblk1[2].state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_5\,
      Q => \^data_stage[5]_4\(54),
      R => '0'
    );
\genblk1[2].state_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_4\,
      Q => \^data_stage[5]_4\(55),
      R => '0'
    );
\genblk1[2].state_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_7\,
      Q => \^data_stage[5]_4\(56),
      R => '0'
    );
\genblk1[2].state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_6\,
      Q => \^data_stage[5]_4\(57),
      R => '0'
    );
\genblk1[2].state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_5\,
      Q => \^data_stage[5]_4\(58),
      R => '0'
    );
\genblk1[2].state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_4\,
      Q => \^data_stage[5]_4\(59),
      R => '0'
    );
\genblk1[2].state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_7\,
      Q => \^data_stage[5]_4\(60),
      R => '0'
    );
\genblk1[2].state_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_6\,
      Q => \^data_stage[5]_4\(61),
      R => '0'
    );
\genblk1[2].state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_5\,
      Q => \^data_stage[5]_4\(62),
      R => '0'
    );
\genblk1[2].state_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_4\,
      Q => \^data_stage[5]_4\(63),
      R => '0'
    );
\genblk1[2].state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__15_n_7\,
      Q => \^data_stage[5]_4\(64),
      R => '0'
    );
\genblk1[2].state_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__15_n_6\,
      Q => \^data_stage[5]_4\(65),
      R => '0'
    );
\genblk1[3].state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__5_n_5\,
      Q => \^data_stage[5]_4\(26),
      R => '0'
    );
\genblk1[3].state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__5_n_4\,
      Q => \^data_stage[5]_4\(27),
      R => '0'
    );
\genblk1[3].state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__6_n_7\,
      Q => \^data_stage[5]_4\(28),
      R => '0'
    );
\genblk1[3].state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__6_n_6\,
      Q => \^data_stage[5]_4\(29),
      R => '0'
    );
\genblk1[3].state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__6_n_5\,
      Q => \^data_stage[5]_4\(30),
      R => '0'
    );
\genblk1[3].state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__6_n_4\,
      Q => \^data_stage[5]_4\(31),
      R => '0'
    );
\genblk1[3].state_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__7_n_7\,
      Q => \^data_stage[5]_4\(32),
      R => '0'
    );
\genblk1[3].state_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__7_n_6\,
      Q => \^data_stage[5]_4\(33),
      R => '0'
    );
\genblk1[3].state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__7_n_5\,
      Q => \^data_stage[5]_4\(34),
      R => '0'
    );
\genblk1[3].state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__7_n_4\,
      Q => \^data_stage[5]_4\(35),
      R => '0'
    );
\genblk1[3].state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__8_n_7\,
      Q => \^data_stage[5]_4\(36),
      R => '0'
    );
\genblk1[3].state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__8_n_6\,
      Q => \^data_stage[5]_4\(37),
      R => '0'
    );
\genblk1[3].state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__8_n_5\,
      Q => \^data_stage[5]_4\(38),
      R => '0'
    );
\genblk1[3].state_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__8_n_4\,
      Q => \^data_stage[5]_4\(39),
      R => '0'
    );
\genblk1[3].state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__9_n_7\,
      Q => \^data_stage[5]_4\(40),
      R => '0'
    );
\genblk1[3].state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__9_n_6\,
      Q => \^data_stage[5]_4\(41),
      R => '0'
    );
\genblk1[3].state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__9_n_5\,
      Q => \^data_stage[5]_4\(42),
      R => '0'
    );
\genblk1[3].state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__9_n_4\,
      Q => \^data_stage[5]_4\(43),
      R => '0'
    );
\genblk1[3].state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__10_n_7\,
      Q => \^data_stage[5]_4\(44),
      R => '0'
    );
\genblk1[3].state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__10_n_6\,
      Q => \^data_stage[5]_4\(45),
      R => '0'
    );
\genblk1[4].state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_7,
      Q => \^data_stage[5]_4\(0),
      R => '0'
    );
\genblk1[4].state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_5\,
      Q => \^data_stage[5]_4\(10),
      R => '0'
    );
\genblk1[4].state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_4\,
      Q => \^data_stage[5]_4\(11),
      R => '0'
    );
\genblk1[4].state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_7\,
      Q => \^data_stage[5]_4\(12),
      R => '0'
    );
\genblk1[4].state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_6\,
      Q => \^data_stage[5]_4\(13),
      R => '0'
    );
\genblk1[4].state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_5\,
      Q => \^data_stage[5]_4\(14),
      R => '0'
    );
\genblk1[4].state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_4\,
      Q => \^data_stage[5]_4\(15),
      R => '0'
    );
\genblk1[4].state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_7\,
      Q => \^data_stage[5]_4\(16),
      R => '0'
    );
\genblk1[4].state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_6\,
      Q => \^data_stage[5]_4\(17),
      R => '0'
    );
\genblk1[4].state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_5\,
      Q => \^data_stage[5]_4\(18),
      R => '0'
    );
\genblk1[4].state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_4\,
      Q => \^data_stage[5]_4\(19),
      R => '0'
    );
\genblk1[4].state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_6,
      Q => \^data_stage[5]_4\(1),
      R => '0'
    );
\genblk1[4].state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_7\,
      Q => \^data_stage[5]_4\(20),
      R => '0'
    );
\genblk1[4].state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_6\,
      Q => \^data_stage[5]_4\(21),
      R => '0'
    );
\genblk1[4].state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_5\,
      Q => \^data_stage[5]_4\(22),
      R => '0'
    );
\genblk1[4].state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_4\,
      Q => \^data_stage[5]_4\(23),
      R => '0'
    );
\genblk1[4].state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_7\,
      Q => \^data_stage[5]_4\(24),
      R => '0'
    );
\genblk1[4].state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_6\,
      Q => \^data_stage[5]_4\(25),
      R => '0'
    );
\genblk1[4].state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_5,
      Q => \^data_stage[5]_4\(2),
      R => '0'
    );
\genblk1[4].state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_4,
      Q => \^data_stage[5]_4\(3),
      R => '0'
    );
\genblk1[4].state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_7\,
      Q => \^data_stage[5]_4\(4),
      R => '0'
    );
\genblk1[4].state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_6\,
      Q => \^data_stage[5]_4\(5),
      R => '0'
    );
\genblk1[4].state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_5\,
      Q => \^data_stage[5]_4\(6),
      R => '0'
    );
\genblk1[4].state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_4\,
      Q => \^data_stage[5]_4\(7),
      R => '0'
    );
\genblk1[4].state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_7\,
      Q => \^data_stage[5]_4\(8),
      R => '0'
    );
\genblk1[4].state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_6\,
      Q => \^data_stage[5]_4\(9),
      R => '0'
    );
sum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_carry_n_0,
      CO(2) => sum_carry_n_1,
      CO(1) => sum_carry_n_2,
      CO(0) => sum_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(3 downto 0),
      O(3) => sum_carry_n_4,
      O(2) => sum_carry_n_5,
      O(1) => sum_carry_n_6,
      O(0) => sum_carry_n_7,
      S(3 downto 0) => \genblk1[4].state_reg[3]_1\(3 downto 0)
    );
\sum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_carry_n_0,
      CO(3) => \sum_carry__0_n_0\,
      CO(2) => \sum_carry__0_n_1\,
      CO(1) => \sum_carry__0_n_2\,
      CO(0) => \sum_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(7 downto 4),
      O(3) => \sum_carry__0_n_4\,
      O(2) => \sum_carry__0_n_5\,
      O(1) => \sum_carry__0_n_6\,
      O(0) => \sum_carry__0_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[7]_1\(3 downto 0)
    );
\sum_carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(7),
      I1 => \data_stage[6]_5\(7),
      O => \genblk1[4].state_reg[7]_0\(3)
    );
\sum_carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(6),
      I1 => \data_stage[6]_5\(6),
      O => \genblk1[4].state_reg[7]_0\(2)
    );
\sum_carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(5),
      I1 => \data_stage[6]_5\(5),
      O => \genblk1[4].state_reg[7]_0\(1)
    );
\sum_carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(4),
      I1 => \data_stage[6]_5\(4),
      O => \genblk1[4].state_reg[7]_0\(0)
    );
\sum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__0_n_0\,
      CO(3) => \sum_carry__1_n_0\,
      CO(2) => \sum_carry__1_n_1\,
      CO(1) => \sum_carry__1_n_2\,
      CO(0) => \sum_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(11 downto 8),
      O(3) => \sum_carry__1_n_4\,
      O(2) => \sum_carry__1_n_5\,
      O(1) => \sum_carry__1_n_6\,
      O(0) => \sum_carry__1_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[11]_1\(3 downto 0)
    );
\sum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__9_n_0\,
      CO(3) => \sum_carry__10_n_0\,
      CO(2) => \sum_carry__10_n_1\,
      CO(1) => \sum_carry__10_n_2\,
      CO(0) => \sum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[4]_3\(45),
      DI(2) => sum00_out_0(1),
      DI(1 downto 0) => \data_stage[4]_3\(44 downto 43),
      O(3) => \sum_carry__10_n_4\,
      O(2) => \sum_carry__10_n_5\,
      O(1) => \sum_carry__10_n_6\,
      O(0) => \sum_carry__10_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[47]_1\(3 downto 0)
    );
\sum_carry__10_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(1),
      I1 => adc_valid_a,
      I2 => \^data_stage[5]_4\(46),
      O => sum00_out(1)
    );
\sum_carry__10_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(47),
      I1 => \data_stage[6]_5\(47),
      O => \genblk1[2].state_reg[47]_0\(3)
    );
\sum_carry__10_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[5]_4\(46),
      I1 => \data_stage[6]_5\(46),
      I2 => adc_valid_a,
      I3 => Q(1),
      O => \genblk1[2].state_reg[47]_0\(2)
    );
\sum_carry__10_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(45),
      I1 => \data_stage[6]_5\(45),
      O => \genblk1[2].state_reg[47]_0\(1)
    );
\sum_carry__10_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(44),
      I1 => \data_stage[6]_5\(44),
      O => \genblk1[2].state_reg[47]_0\(0)
    );
\sum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__10_n_0\,
      CO(3) => \sum_carry__11_n_0\,
      CO(2) => \sum_carry__11_n_1\,
      CO(1) => \sum_carry__11_n_2\,
      CO(0) => \sum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(49 downto 46),
      O(3) => \sum_carry__11_n_4\,
      O(2) => \sum_carry__11_n_5\,
      O(1) => \sum_carry__11_n_6\,
      O(0) => \sum_carry__11_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[51]_1\(3 downto 0)
    );
\sum_carry__11_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(51),
      I1 => \data_stage[6]_5\(51),
      O => \genblk1[2].state_reg[51]_0\(3)
    );
\sum_carry__11_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(50),
      I1 => \data_stage[6]_5\(50),
      O => \genblk1[2].state_reg[51]_0\(2)
    );
\sum_carry__11_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(49),
      I1 => \data_stage[6]_5\(49),
      O => \genblk1[2].state_reg[51]_0\(1)
    );
\sum_carry__11_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(48),
      I1 => \data_stage[6]_5\(48),
      O => \genblk1[2].state_reg[51]_0\(0)
    );
\sum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__11_n_0\,
      CO(3) => \sum_carry__12_n_0\,
      CO(2) => \sum_carry__12_n_1\,
      CO(1) => \sum_carry__12_n_2\,
      CO(0) => \sum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(53 downto 50),
      O(3) => \sum_carry__12_n_4\,
      O(2) => \sum_carry__12_n_5\,
      O(1) => \sum_carry__12_n_6\,
      O(0) => \sum_carry__12_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[55]_1\(3 downto 0)
    );
\sum_carry__12_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(55),
      I1 => \data_stage[6]_5\(55),
      O => \genblk1[2].state_reg[55]_0\(3)
    );
\sum_carry__12_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(54),
      I1 => \data_stage[6]_5\(54),
      O => \genblk1[2].state_reg[55]_0\(2)
    );
\sum_carry__12_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(53),
      I1 => \data_stage[6]_5\(53),
      O => \genblk1[2].state_reg[55]_0\(1)
    );
\sum_carry__12_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(52),
      I1 => \data_stage[6]_5\(52),
      O => \genblk1[2].state_reg[55]_0\(0)
    );
\sum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__12_n_0\,
      CO(3) => \sum_carry__13_n_0\,
      CO(2) => \sum_carry__13_n_1\,
      CO(1) => \sum_carry__13_n_2\,
      CO(0) => \sum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(57 downto 54),
      O(3) => \sum_carry__13_n_4\,
      O(2) => \sum_carry__13_n_5\,
      O(1) => \sum_carry__13_n_6\,
      O(0) => \sum_carry__13_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[59]_1\(3 downto 0)
    );
\sum_carry__13_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(59),
      I1 => \data_stage[6]_5\(59),
      O => \genblk1[2].state_reg[59]_0\(3)
    );
\sum_carry__13_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(58),
      I1 => \data_stage[6]_5\(58),
      O => \genblk1[2].state_reg[59]_0\(2)
    );
\sum_carry__13_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(57),
      I1 => \data_stage[6]_5\(57),
      O => \genblk1[2].state_reg[59]_0\(1)
    );
\sum_carry__13_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(56),
      I1 => \data_stage[6]_5\(56),
      O => \genblk1[2].state_reg[59]_0\(0)
    );
\sum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__13_n_0\,
      CO(3) => \sum_carry__14_n_0\,
      CO(2) => \sum_carry__14_n_1\,
      CO(1) => \sum_carry__14_n_2\,
      CO(0) => \sum_carry__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(61 downto 58),
      O(3) => \sum_carry__14_n_4\,
      O(2) => \sum_carry__14_n_5\,
      O(1) => \sum_carry__14_n_6\,
      O(0) => \sum_carry__14_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[63]_1\(3 downto 0)
    );
\sum_carry__14_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(63),
      I1 => \data_stage[6]_5\(63),
      O => \genblk1[2].state_reg[63]_0\(3)
    );
\sum_carry__14_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(62),
      I1 => \data_stage[6]_5\(62),
      O => \genblk1[2].state_reg[63]_0\(2)
    );
\sum_carry__14_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(61),
      I1 => \data_stage[6]_5\(61),
      O => \genblk1[2].state_reg[63]_0\(1)
    );
\sum_carry__14_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(60),
      I1 => \data_stage[6]_5\(60),
      O => \genblk1[2].state_reg[63]_0\(0)
    );
\sum_carry__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__14_n_0\,
      CO(3) => \sum_carry__15_n_0\,
      CO(2) => \sum_carry__15_n_1\,
      CO(1) => \sum_carry__15_n_2\,
      CO(0) => \sum_carry__15_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[4]_3\(64),
      DI(2) => sum00_out_0(2),
      DI(1 downto 0) => \data_stage[4]_3\(63 downto 62),
      O(3) => \sum_carry__15_n_4\,
      O(2) => \sum_carry__15_n_5\,
      O(1) => \sum_carry__15_n_6\,
      O(0) => \sum_carry__15_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[67]_1\(3 downto 0)
    );
\sum_carry__15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => adc_valid_a,
      I2 => \^data_stage[5]_4\(66),
      O => sum00_out(2)
    );
\sum_carry__15_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(67),
      I1 => \data_stage[6]_5\(67),
      O => \genblk1[1].state_reg[67]_0\(3)
    );
\sum_carry__15_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[5]_4\(66),
      I1 => \data_stage[6]_5\(66),
      I2 => adc_valid_a,
      I3 => Q(2),
      O => \genblk1[1].state_reg[67]_0\(2)
    );
\sum_carry__15_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(65),
      I1 => \data_stage[6]_5\(65),
      O => \genblk1[1].state_reg[67]_0\(1)
    );
\sum_carry__15_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(64),
      I1 => \data_stage[6]_5\(64),
      O => \genblk1[1].state_reg[67]_0\(0)
    );
\sum_carry__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__15_n_0\,
      CO(3) => \sum_carry__16_n_0\,
      CO(2) => \sum_carry__16_n_1\,
      CO(1) => \sum_carry__16_n_2\,
      CO(0) => \sum_carry__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(68 downto 65),
      O(3) => \sum_carry__16_n_4\,
      O(2) => \sum_carry__16_n_5\,
      O(1) => \sum_carry__16_n_6\,
      O(0) => \sum_carry__16_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[71]_1\(3 downto 0)
    );
\sum_carry__16_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(71),
      I1 => \data_stage[6]_5\(71),
      O => \genblk1[1].state_reg[71]_0\(3)
    );
\sum_carry__16_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(70),
      I1 => \data_stage[6]_5\(70),
      O => \genblk1[1].state_reg[71]_0\(2)
    );
\sum_carry__16_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(69),
      I1 => \data_stage[6]_5\(69),
      O => \genblk1[1].state_reg[71]_0\(1)
    );
\sum_carry__16_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(68),
      I1 => \data_stage[6]_5\(68),
      O => \genblk1[1].state_reg[71]_0\(0)
    );
\sum_carry__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__16_n_0\,
      CO(3) => \sum_carry__17_n_0\,
      CO(2) => \sum_carry__17_n_1\,
      CO(1) => \sum_carry__17_n_2\,
      CO(0) => \sum_carry__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(72 downto 69),
      O(3) => \sum_carry__17_n_4\,
      O(2) => \sum_carry__17_n_5\,
      O(1) => \sum_carry__17_n_6\,
      O(0) => \sum_carry__17_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[75]_1\(3 downto 0)
    );
\sum_carry__17_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(75),
      I1 => \data_stage[6]_5\(75),
      O => \genblk1[1].state_reg[75]_0\(3)
    );
\sum_carry__17_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(74),
      I1 => \data_stage[6]_5\(74),
      O => \genblk1[1].state_reg[75]_0\(2)
    );
\sum_carry__17_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(73),
      I1 => \data_stage[6]_5\(73),
      O => \genblk1[1].state_reg[75]_0\(1)
    );
\sum_carry__17_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(72),
      I1 => \data_stage[6]_5\(72),
      O => \genblk1[1].state_reg[75]_0\(0)
    );
\sum_carry__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__17_n_0\,
      CO(3) => \sum_carry__18_n_0\,
      CO(2) => \sum_carry__18_n_1\,
      CO(1) => \sum_carry__18_n_2\,
      CO(0) => \sum_carry__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(76 downto 73),
      O(3) => \sum_carry__18_n_4\,
      O(2) => \sum_carry__18_n_5\,
      O(1) => \sum_carry__18_n_6\,
      O(0) => \sum_carry__18_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[79]_1\(3 downto 0)
    );
\sum_carry__18_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(79),
      I1 => \data_stage[6]_5\(79),
      O => \genblk1[1].state_reg[79]_0\(3)
    );
\sum_carry__18_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(78),
      I1 => \data_stage[6]_5\(78),
      O => \genblk1[1].state_reg[79]_0\(2)
    );
\sum_carry__18_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(77),
      I1 => \data_stage[6]_5\(77),
      O => \genblk1[1].state_reg[79]_0\(1)
    );
\sum_carry__18_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(76),
      I1 => \data_stage[6]_5\(76),
      O => \genblk1[1].state_reg[79]_0\(0)
    );
\sum_carry__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__18_n_0\,
      CO(3) => \sum_carry__19_n_0\,
      CO(2) => \sum_carry__19_n_1\,
      CO(1) => \sum_carry__19_n_2\,
      CO(0) => \sum_carry__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(80 downto 77),
      O(3) => \sum_carry__19_n_4\,
      O(2) => \sum_carry__19_n_5\,
      O(1) => \sum_carry__19_n_6\,
      O(0) => \sum_carry__19_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[83]_1\(3 downto 0)
    );
\sum_carry__19_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(83),
      I1 => \data_stage[6]_5\(83),
      O => \genblk1[1].state_reg[83]_0\(3)
    );
\sum_carry__19_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(82),
      I1 => \data_stage[6]_5\(82),
      O => \genblk1[1].state_reg[83]_0\(2)
    );
\sum_carry__19_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(81),
      I1 => \data_stage[6]_5\(81),
      O => \genblk1[1].state_reg[83]_0\(1)
    );
\sum_carry__19_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(80),
      I1 => \data_stage[6]_5\(80),
      O => \genblk1[1].state_reg[83]_0\(0)
    );
\sum_carry__1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(11),
      I1 => \data_stage[6]_5\(11),
      O => \genblk1[4].state_reg[11]_0\(3)
    );
\sum_carry__1_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(10),
      I1 => \data_stage[6]_5\(10),
      O => \genblk1[4].state_reg[11]_0\(2)
    );
\sum_carry__1_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(9),
      I1 => \data_stage[6]_5\(9),
      O => \genblk1[4].state_reg[11]_0\(1)
    );
\sum_carry__1_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(8),
      I1 => \data_stage[6]_5\(8),
      O => \genblk1[4].state_reg[11]_0\(0)
    );
\sum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__1_n_0\,
      CO(3) => \sum_carry__2_n_0\,
      CO(2) => \sum_carry__2_n_1\,
      CO(1) => \sum_carry__2_n_2\,
      CO(0) => \sum_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(15 downto 12),
      O(3) => \sum_carry__2_n_4\,
      O(2) => \sum_carry__2_n_5\,
      O(1) => \sum_carry__2_n_6\,
      O(0) => \sum_carry__2_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[15]_1\(3 downto 0)
    );
\sum_carry__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__19_n_0\,
      CO(3) => \sum_carry__20_n_0\,
      CO(2) => \sum_carry__20_n_1\,
      CO(1) => \sum_carry__20_n_2\,
      CO(0) => \sum_carry__20_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[4]_3\(83),
      DI(2) => sum00_out_0(3),
      DI(1 downto 0) => \data_stage[4]_3\(82 downto 81),
      O(3) => \sum_carry__20_n_4\,
      O(2) => \sum_carry__20_n_5\,
      O(1) => \sum_carry__20_n_6\,
      O(0) => \sum_carry__20_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[87]_1\(3 downto 0)
    );
\sum_carry__20_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(3),
      I1 => adc_valid_a,
      I2 => \^data_stage[5]_4\(84),
      O => \^di\(2)
    );
\sum_carry__20_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => \data_stage[6]_5\(87),
      O => \genblk1[0].state_reg[87]_0\(3)
    );
\sum_carry__20_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[5]_4\(84),
      I1 => \data_stage[6]_5\(86),
      I2 => adc_valid_a,
      I3 => Q(3),
      O => \genblk1[0].state_reg[87]_0\(2)
    );
\sum_carry__20_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \data_stage[6]_5\(85),
      O => \genblk1[0].state_reg[87]_0\(1)
    );
\sum_carry__20_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \data_stage[6]_5\(84),
      O => \genblk1[0].state_reg[87]_0\(0)
    );
\sum_carry__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__20_n_0\,
      CO(3) => \sum_carry__21_n_0\,
      CO(2) => \sum_carry__21_n_1\,
      CO(1) => \sum_carry__21_n_2\,
      CO(0) => \sum_carry__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(87 downto 84),
      O(3) => \sum_carry__21_n_4\,
      O(2) => \sum_carry__21_n_5\,
      O(1) => \sum_carry__21_n_6\,
      O(0) => \sum_carry__21_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[91]_1\(3 downto 0)
    );
\sum_carry__21_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(88),
      I1 => \data_stage[6]_5\(91),
      O => \genblk1[0].state_reg[91]_0\(3)
    );
\sum_carry__21_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(87),
      I1 => \data_stage[6]_5\(90),
      O => \genblk1[0].state_reg[91]_0\(2)
    );
\sum_carry__21_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(86),
      I1 => \data_stage[6]_5\(89),
      O => \genblk1[0].state_reg[91]_0\(1)
    );
\sum_carry__21_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(85),
      I1 => \data_stage[6]_5\(88),
      O => \genblk1[0].state_reg[91]_0\(0)
    );
\sum_carry__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__21_n_0\,
      CO(3) => \sum_carry__22_n_0\,
      CO(2) => \sum_carry__22_n_1\,
      CO(1) => \sum_carry__22_n_2\,
      CO(0) => \sum_carry__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(91 downto 88),
      O(3) => \sum_carry__22_n_4\,
      O(2) => \sum_carry__22_n_5\,
      O(1) => \sum_carry__22_n_6\,
      O(0) => \sum_carry__22_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[95]_1\(3 downto 0)
    );
\sum_carry__22_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(92),
      I1 => \data_stage[6]_5\(95),
      O => \genblk1[0].state_reg[95]_0\(3)
    );
\sum_carry__22_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(91),
      I1 => \data_stage[6]_5\(94),
      O => \genblk1[0].state_reg[95]_0\(2)
    );
\sum_carry__22_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(90),
      I1 => \data_stage[6]_5\(93),
      O => \genblk1[0].state_reg[95]_0\(1)
    );
\sum_carry__22_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(89),
      I1 => \data_stage[6]_5\(92),
      O => \genblk1[0].state_reg[95]_0\(0)
    );
\sum_carry__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__22_n_0\,
      CO(3) => \sum_carry__23_n_0\,
      CO(2) => \sum_carry__23_n_1\,
      CO(1) => \sum_carry__23_n_2\,
      CO(0) => \sum_carry__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(95 downto 92),
      O(3) => \sum_carry__23_n_4\,
      O(2) => \sum_carry__23_n_5\,
      O(1) => \sum_carry__23_n_6\,
      O(0) => \sum_carry__23_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[99]_1\(3 downto 0)
    );
\sum_carry__23_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(96),
      I1 => \data_stage[6]_5\(99),
      O => \genblk1[0].state_reg[99]_0\(3)
    );
\sum_carry__23_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(95),
      I1 => \data_stage[6]_5\(98),
      O => \genblk1[0].state_reg[99]_0\(2)
    );
\sum_carry__23_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(94),
      I1 => \data_stage[6]_5\(97),
      O => \genblk1[0].state_reg[99]_0\(1)
    );
\sum_carry__23_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(93),
      I1 => \data_stage[6]_5\(96),
      O => \genblk1[0].state_reg[99]_0\(0)
    );
\sum_carry__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__23_n_0\,
      CO(3) => \sum_carry__24_n_0\,
      CO(2) => \sum_carry__24_n_1\,
      CO(1) => \sum_carry__24_n_2\,
      CO(0) => \sum_carry__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(99 downto 96),
      O(3) => \sum_carry__24_n_4\,
      O(2) => \sum_carry__24_n_5\,
      O(1) => \sum_carry__24_n_6\,
      O(0) => \sum_carry__24_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[103]_1\(3 downto 0)
    );
\sum_carry__24_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(100),
      I1 => \data_stage[6]_5\(103),
      O => \genblk1[0].state_reg[103]_0\(3)
    );
\sum_carry__24_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(99),
      I1 => \data_stage[6]_5\(102),
      O => \genblk1[0].state_reg[103]_0\(2)
    );
\sum_carry__24_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(98),
      I1 => \data_stage[6]_5\(101),
      O => \genblk1[0].state_reg[103]_0\(1)
    );
\sum_carry__24_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(97),
      I1 => \data_stage[6]_5\(100),
      O => \genblk1[0].state_reg[103]_0\(0)
    );
\sum_carry__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__24_n_0\,
      CO(3 downto 1) => \NLW_sum_carry__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_carry__25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_stage[4]_3\(100),
      O(3 downto 2) => \NLW_sum_carry__25_O_UNCONNECTED\(3 downto 2),
      O(1) => \sum_carry__25_n_6\,
      O(0) => \sum_carry__25_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \genblk1[0].state_reg[105]_0\(1 downto 0)
    );
\sum_carry__25_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(102),
      I1 => \data_stage[6]_5\(105),
      O => S(1)
    );
\sum_carry__25_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(101),
      I1 => \data_stage[6]_5\(104),
      O => S(0)
    );
\sum_carry__2_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(15),
      I1 => \data_stage[6]_5\(15),
      O => \genblk1[4].state_reg[15]_0\(3)
    );
\sum_carry__2_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(14),
      I1 => \data_stage[6]_5\(14),
      O => \genblk1[4].state_reg[15]_0\(2)
    );
\sum_carry__2_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(13),
      I1 => \data_stage[6]_5\(13),
      O => \genblk1[4].state_reg[15]_0\(1)
    );
\sum_carry__2_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(12),
      I1 => \data_stage[6]_5\(12),
      O => \genblk1[4].state_reg[15]_0\(0)
    );
\sum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__2_n_0\,
      CO(3) => \sum_carry__3_n_0\,
      CO(2) => \sum_carry__3_n_1\,
      CO(1) => \sum_carry__3_n_2\,
      CO(0) => \sum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(19 downto 16),
      O(3) => \sum_carry__3_n_4\,
      O(2) => \sum_carry__3_n_5\,
      O(1) => \sum_carry__3_n_6\,
      O(0) => \sum_carry__3_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[19]_1\(3 downto 0)
    );
\sum_carry__3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(19),
      I1 => \data_stage[6]_5\(19),
      O => \genblk1[4].state_reg[19]_0\(3)
    );
\sum_carry__3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(18),
      I1 => \data_stage[6]_5\(18),
      O => \genblk1[4].state_reg[19]_0\(2)
    );
\sum_carry__3_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(17),
      I1 => \data_stage[6]_5\(17),
      O => \genblk1[4].state_reg[19]_0\(1)
    );
\sum_carry__3_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(16),
      I1 => \data_stage[6]_5\(16),
      O => \genblk1[4].state_reg[19]_0\(0)
    );
\sum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__3_n_0\,
      CO(3) => \sum_carry__4_n_0\,
      CO(2) => \sum_carry__4_n_1\,
      CO(1) => \sum_carry__4_n_2\,
      CO(0) => \sum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(23 downto 20),
      O(3) => \sum_carry__4_n_4\,
      O(2) => \sum_carry__4_n_5\,
      O(1) => \sum_carry__4_n_6\,
      O(0) => \sum_carry__4_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[23]_1\(3 downto 0)
    );
\sum_carry__4_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(23),
      I1 => \data_stage[6]_5\(23),
      O => \genblk1[4].state_reg[23]_0\(3)
    );
\sum_carry__4_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(22),
      I1 => \data_stage[6]_5\(22),
      O => \genblk1[4].state_reg[23]_0\(2)
    );
\sum_carry__4_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(21),
      I1 => \data_stage[6]_5\(21),
      O => \genblk1[4].state_reg[23]_0\(1)
    );
\sum_carry__4_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(20),
      I1 => \data_stage[6]_5\(20),
      O => \genblk1[4].state_reg[23]_0\(0)
    );
\sum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__4_n_0\,
      CO(3) => \sum_carry__5_n_0\,
      CO(2) => \sum_carry__5_n_1\,
      CO(1) => \sum_carry__5_n_2\,
      CO(0) => \sum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[4]_3\(26),
      DI(2) => sum00_out_0(0),
      DI(1 downto 0) => \data_stage[4]_3\(25 downto 24),
      O(3) => \sum_carry__5_n_4\,
      O(2) => \sum_carry__5_n_5\,
      O(1) => \sum_carry__5_n_6\,
      O(0) => \sum_carry__5_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[27]_1\(3 downto 0)
    );
\sum_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => adc_valid_a,
      I2 => \^data_stage[5]_4\(26),
      O => sum00_out(0)
    );
\sum_carry__5_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(27),
      I1 => \data_stage[6]_5\(27),
      O => \genblk1[3].state_reg[27]_0\(3)
    );
\sum_carry__5_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[5]_4\(26),
      I1 => \data_stage[6]_5\(26),
      I2 => adc_valid_a,
      I3 => Q(0),
      O => \genblk1[3].state_reg[27]_0\(2)
    );
\sum_carry__5_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(25),
      I1 => \data_stage[6]_5\(25),
      O => \genblk1[3].state_reg[27]_0\(1)
    );
\sum_carry__5_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(24),
      I1 => \data_stage[6]_5\(24),
      O => \genblk1[3].state_reg[27]_0\(0)
    );
\sum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__5_n_0\,
      CO(3) => \sum_carry__6_n_0\,
      CO(2) => \sum_carry__6_n_1\,
      CO(1) => \sum_carry__6_n_2\,
      CO(0) => \sum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(30 downto 27),
      O(3) => \sum_carry__6_n_4\,
      O(2) => \sum_carry__6_n_5\,
      O(1) => \sum_carry__6_n_6\,
      O(0) => \sum_carry__6_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[31]_1\(3 downto 0)
    );
\sum_carry__6_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(31),
      I1 => \data_stage[6]_5\(31),
      O => \genblk1[3].state_reg[31]_0\(3)
    );
\sum_carry__6_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(30),
      I1 => \data_stage[6]_5\(30),
      O => \genblk1[3].state_reg[31]_0\(2)
    );
\sum_carry__6_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(29),
      I1 => \data_stage[6]_5\(29),
      O => \genblk1[3].state_reg[31]_0\(1)
    );
\sum_carry__6_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(28),
      I1 => \data_stage[6]_5\(28),
      O => \genblk1[3].state_reg[31]_0\(0)
    );
\sum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__6_n_0\,
      CO(3) => \sum_carry__7_n_0\,
      CO(2) => \sum_carry__7_n_1\,
      CO(1) => \sum_carry__7_n_2\,
      CO(0) => \sum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(34 downto 31),
      O(3) => \sum_carry__7_n_4\,
      O(2) => \sum_carry__7_n_5\,
      O(1) => \sum_carry__7_n_6\,
      O(0) => \sum_carry__7_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[35]_1\(3 downto 0)
    );
\sum_carry__7_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(35),
      I1 => \data_stage[6]_5\(35),
      O => \genblk1[3].state_reg[35]_0\(3)
    );
\sum_carry__7_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(34),
      I1 => \data_stage[6]_5\(34),
      O => \genblk1[3].state_reg[35]_0\(2)
    );
\sum_carry__7_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(33),
      I1 => \data_stage[6]_5\(33),
      O => \genblk1[3].state_reg[35]_0\(1)
    );
\sum_carry__7_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(32),
      I1 => \data_stage[6]_5\(32),
      O => \genblk1[3].state_reg[35]_0\(0)
    );
\sum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__7_n_0\,
      CO(3) => \sum_carry__8_n_0\,
      CO(2) => \sum_carry__8_n_1\,
      CO(1) => \sum_carry__8_n_2\,
      CO(0) => \sum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(38 downto 35),
      O(3) => \sum_carry__8_n_4\,
      O(2) => \sum_carry__8_n_5\,
      O(1) => \sum_carry__8_n_6\,
      O(0) => \sum_carry__8_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[39]_1\(3 downto 0)
    );
\sum_carry__8_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(39),
      I1 => \data_stage[6]_5\(39),
      O => \genblk1[3].state_reg[39]_0\(3)
    );
\sum_carry__8_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(38),
      I1 => \data_stage[6]_5\(38),
      O => \genblk1[3].state_reg[39]_0\(2)
    );
\sum_carry__8_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(37),
      I1 => \data_stage[6]_5\(37),
      O => \genblk1[3].state_reg[39]_0\(1)
    );
\sum_carry__8_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(36),
      I1 => \data_stage[6]_5\(36),
      O => \genblk1[3].state_reg[39]_0\(0)
    );
\sum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__8_n_0\,
      CO(3) => \sum_carry__9_n_0\,
      CO(2) => \sum_carry__9_n_1\,
      CO(1) => \sum_carry__9_n_2\,
      CO(0) => \sum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_3\(42 downto 39),
      O(3) => \sum_carry__9_n_4\,
      O(2) => \sum_carry__9_n_5\,
      O(1) => \sum_carry__9_n_6\,
      O(0) => \sum_carry__9_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[43]_1\(3 downto 0)
    );
\sum_carry__9_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(43),
      I1 => \data_stage[6]_5\(43),
      O => \genblk1[3].state_reg[43]_0\(3)
    );
\sum_carry__9_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(42),
      I1 => \data_stage[6]_5\(42),
      O => \genblk1[3].state_reg[43]_0\(2)
    );
\sum_carry__9_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(41),
      I1 => \data_stage[6]_5\(41),
      O => \genblk1[3].state_reg[43]_0\(1)
    );
\sum_carry__9_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(40),
      I1 => \data_stage[6]_5\(40),
      O => \genblk1[3].state_reg[43]_0\(0)
    );
\sum_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(3),
      I1 => \data_stage[6]_5\(3),
      O => \genblk1[4].state_reg[3]_0\(3)
    );
\sum_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(2),
      I1 => \data_stage[6]_5\(2),
      O => \genblk1[4].state_reg[3]_0\(2)
    );
\sum_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(1),
      I1 => \data_stage[6]_5\(1),
      O => \genblk1[4].state_reg[3]_0\(1)
    );
\sum_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_4\(0),
      I1 => \data_stage[6]_5\(0),
      O => \genblk1[4].state_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_cic_int_15 is
  port (
    adc_valid_a_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_valid_a_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_valid_a_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_valid_a_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_in_seq : out STD_LOGIC_VECTOR ( 104 downto 0 );
    \data_stage[6]_5\ : out STD_LOGIC_VECTOR ( 105 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[3].state_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[2].state_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[1].state_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[0].state_reg[91]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[104]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_stage[5]_4\ : in STD_LOGIC_VECTOR ( 100 downto 0 );
    \genblk1[4].state_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sum00_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_valid_a : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ce_comb : in STD_LOGIC;
    \data_stage[11]_6\ : in STD_LOGIC_VECTOR ( 104 downto 0 );
    adc_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_cic_int_15 : entity is "cic_int";
end system_axi_adc_decimate_0_cic_int_15;

architecture STRUCTURE of system_axi_adc_decimate_0_cic_int_15 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc_valid_a_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc_valid_a_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc_valid_a_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc_valid_a_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_stage[6]_5\ : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \sum_carry__0_n_0\ : STD_LOGIC;
  signal \sum_carry__0_n_1\ : STD_LOGIC;
  signal \sum_carry__0_n_2\ : STD_LOGIC;
  signal \sum_carry__0_n_3\ : STD_LOGIC;
  signal \sum_carry__0_n_4\ : STD_LOGIC;
  signal \sum_carry__0_n_5\ : STD_LOGIC;
  signal \sum_carry__0_n_6\ : STD_LOGIC;
  signal \sum_carry__0_n_7\ : STD_LOGIC;
  signal \sum_carry__10_n_0\ : STD_LOGIC;
  signal \sum_carry__10_n_1\ : STD_LOGIC;
  signal \sum_carry__10_n_2\ : STD_LOGIC;
  signal \sum_carry__10_n_3\ : STD_LOGIC;
  signal \sum_carry__10_n_4\ : STD_LOGIC;
  signal \sum_carry__10_n_5\ : STD_LOGIC;
  signal \sum_carry__10_n_6\ : STD_LOGIC;
  signal \sum_carry__10_n_7\ : STD_LOGIC;
  signal \sum_carry__11_n_0\ : STD_LOGIC;
  signal \sum_carry__11_n_1\ : STD_LOGIC;
  signal \sum_carry__11_n_2\ : STD_LOGIC;
  signal \sum_carry__11_n_3\ : STD_LOGIC;
  signal \sum_carry__11_n_4\ : STD_LOGIC;
  signal \sum_carry__11_n_5\ : STD_LOGIC;
  signal \sum_carry__11_n_6\ : STD_LOGIC;
  signal \sum_carry__11_n_7\ : STD_LOGIC;
  signal \sum_carry__12_n_0\ : STD_LOGIC;
  signal \sum_carry__12_n_1\ : STD_LOGIC;
  signal \sum_carry__12_n_2\ : STD_LOGIC;
  signal \sum_carry__12_n_3\ : STD_LOGIC;
  signal \sum_carry__12_n_4\ : STD_LOGIC;
  signal \sum_carry__12_n_5\ : STD_LOGIC;
  signal \sum_carry__12_n_6\ : STD_LOGIC;
  signal \sum_carry__12_n_7\ : STD_LOGIC;
  signal \sum_carry__13_n_0\ : STD_LOGIC;
  signal \sum_carry__13_n_1\ : STD_LOGIC;
  signal \sum_carry__13_n_2\ : STD_LOGIC;
  signal \sum_carry__13_n_3\ : STD_LOGIC;
  signal \sum_carry__13_n_4\ : STD_LOGIC;
  signal \sum_carry__13_n_5\ : STD_LOGIC;
  signal \sum_carry__13_n_6\ : STD_LOGIC;
  signal \sum_carry__13_n_7\ : STD_LOGIC;
  signal \sum_carry__14_n_0\ : STD_LOGIC;
  signal \sum_carry__14_n_1\ : STD_LOGIC;
  signal \sum_carry__14_n_2\ : STD_LOGIC;
  signal \sum_carry__14_n_3\ : STD_LOGIC;
  signal \sum_carry__14_n_4\ : STD_LOGIC;
  signal \sum_carry__14_n_5\ : STD_LOGIC;
  signal \sum_carry__14_n_6\ : STD_LOGIC;
  signal \sum_carry__14_n_7\ : STD_LOGIC;
  signal \sum_carry__15_n_0\ : STD_LOGIC;
  signal \sum_carry__15_n_1\ : STD_LOGIC;
  signal \sum_carry__15_n_2\ : STD_LOGIC;
  signal \sum_carry__15_n_3\ : STD_LOGIC;
  signal \sum_carry__15_n_4\ : STD_LOGIC;
  signal \sum_carry__15_n_5\ : STD_LOGIC;
  signal \sum_carry__15_n_6\ : STD_LOGIC;
  signal \sum_carry__15_n_7\ : STD_LOGIC;
  signal \sum_carry__16_n_0\ : STD_LOGIC;
  signal \sum_carry__16_n_1\ : STD_LOGIC;
  signal \sum_carry__16_n_2\ : STD_LOGIC;
  signal \sum_carry__16_n_3\ : STD_LOGIC;
  signal \sum_carry__16_n_4\ : STD_LOGIC;
  signal \sum_carry__16_n_5\ : STD_LOGIC;
  signal \sum_carry__16_n_6\ : STD_LOGIC;
  signal \sum_carry__16_n_7\ : STD_LOGIC;
  signal \sum_carry__17_n_0\ : STD_LOGIC;
  signal \sum_carry__17_n_1\ : STD_LOGIC;
  signal \sum_carry__17_n_2\ : STD_LOGIC;
  signal \sum_carry__17_n_3\ : STD_LOGIC;
  signal \sum_carry__17_n_4\ : STD_LOGIC;
  signal \sum_carry__17_n_5\ : STD_LOGIC;
  signal \sum_carry__17_n_6\ : STD_LOGIC;
  signal \sum_carry__17_n_7\ : STD_LOGIC;
  signal \sum_carry__18_n_0\ : STD_LOGIC;
  signal \sum_carry__18_n_1\ : STD_LOGIC;
  signal \sum_carry__18_n_2\ : STD_LOGIC;
  signal \sum_carry__18_n_3\ : STD_LOGIC;
  signal \sum_carry__18_n_4\ : STD_LOGIC;
  signal \sum_carry__18_n_5\ : STD_LOGIC;
  signal \sum_carry__18_n_6\ : STD_LOGIC;
  signal \sum_carry__18_n_7\ : STD_LOGIC;
  signal \sum_carry__19_n_0\ : STD_LOGIC;
  signal \sum_carry__19_n_1\ : STD_LOGIC;
  signal \sum_carry__19_n_2\ : STD_LOGIC;
  signal \sum_carry__19_n_3\ : STD_LOGIC;
  signal \sum_carry__19_n_4\ : STD_LOGIC;
  signal \sum_carry__19_n_5\ : STD_LOGIC;
  signal \sum_carry__19_n_6\ : STD_LOGIC;
  signal \sum_carry__19_n_7\ : STD_LOGIC;
  signal \sum_carry__1_n_0\ : STD_LOGIC;
  signal \sum_carry__1_n_1\ : STD_LOGIC;
  signal \sum_carry__1_n_2\ : STD_LOGIC;
  signal \sum_carry__1_n_3\ : STD_LOGIC;
  signal \sum_carry__1_n_4\ : STD_LOGIC;
  signal \sum_carry__1_n_5\ : STD_LOGIC;
  signal \sum_carry__1_n_6\ : STD_LOGIC;
  signal \sum_carry__1_n_7\ : STD_LOGIC;
  signal \sum_carry__20_n_0\ : STD_LOGIC;
  signal \sum_carry__20_n_1\ : STD_LOGIC;
  signal \sum_carry__20_n_2\ : STD_LOGIC;
  signal \sum_carry__20_n_3\ : STD_LOGIC;
  signal \sum_carry__20_n_4\ : STD_LOGIC;
  signal \sum_carry__20_n_5\ : STD_LOGIC;
  signal \sum_carry__20_n_6\ : STD_LOGIC;
  signal \sum_carry__20_n_7\ : STD_LOGIC;
  signal \sum_carry__21_n_0\ : STD_LOGIC;
  signal \sum_carry__21_n_1\ : STD_LOGIC;
  signal \sum_carry__21_n_2\ : STD_LOGIC;
  signal \sum_carry__21_n_3\ : STD_LOGIC;
  signal \sum_carry__21_n_4\ : STD_LOGIC;
  signal \sum_carry__21_n_5\ : STD_LOGIC;
  signal \sum_carry__21_n_6\ : STD_LOGIC;
  signal \sum_carry__21_n_7\ : STD_LOGIC;
  signal \sum_carry__22_n_0\ : STD_LOGIC;
  signal \sum_carry__22_n_1\ : STD_LOGIC;
  signal \sum_carry__22_n_2\ : STD_LOGIC;
  signal \sum_carry__22_n_3\ : STD_LOGIC;
  signal \sum_carry__22_n_4\ : STD_LOGIC;
  signal \sum_carry__22_n_5\ : STD_LOGIC;
  signal \sum_carry__22_n_6\ : STD_LOGIC;
  signal \sum_carry__22_n_7\ : STD_LOGIC;
  signal \sum_carry__23_n_0\ : STD_LOGIC;
  signal \sum_carry__23_n_1\ : STD_LOGIC;
  signal \sum_carry__23_n_2\ : STD_LOGIC;
  signal \sum_carry__23_n_3\ : STD_LOGIC;
  signal \sum_carry__23_n_4\ : STD_LOGIC;
  signal \sum_carry__23_n_5\ : STD_LOGIC;
  signal \sum_carry__23_n_6\ : STD_LOGIC;
  signal \sum_carry__23_n_7\ : STD_LOGIC;
  signal \sum_carry__24_n_0\ : STD_LOGIC;
  signal \sum_carry__24_n_1\ : STD_LOGIC;
  signal \sum_carry__24_n_2\ : STD_LOGIC;
  signal \sum_carry__24_n_3\ : STD_LOGIC;
  signal \sum_carry__24_n_4\ : STD_LOGIC;
  signal \sum_carry__24_n_5\ : STD_LOGIC;
  signal \sum_carry__24_n_6\ : STD_LOGIC;
  signal \sum_carry__24_n_7\ : STD_LOGIC;
  signal \sum_carry__25_n_3\ : STD_LOGIC;
  signal \sum_carry__25_n_6\ : STD_LOGIC;
  signal \sum_carry__25_n_7\ : STD_LOGIC;
  signal \sum_carry__2_n_0\ : STD_LOGIC;
  signal \sum_carry__2_n_1\ : STD_LOGIC;
  signal \sum_carry__2_n_2\ : STD_LOGIC;
  signal \sum_carry__2_n_3\ : STD_LOGIC;
  signal \sum_carry__2_n_4\ : STD_LOGIC;
  signal \sum_carry__2_n_5\ : STD_LOGIC;
  signal \sum_carry__2_n_6\ : STD_LOGIC;
  signal \sum_carry__2_n_7\ : STD_LOGIC;
  signal \sum_carry__3_n_0\ : STD_LOGIC;
  signal \sum_carry__3_n_1\ : STD_LOGIC;
  signal \sum_carry__3_n_2\ : STD_LOGIC;
  signal \sum_carry__3_n_3\ : STD_LOGIC;
  signal \sum_carry__3_n_4\ : STD_LOGIC;
  signal \sum_carry__3_n_5\ : STD_LOGIC;
  signal \sum_carry__3_n_6\ : STD_LOGIC;
  signal \sum_carry__3_n_7\ : STD_LOGIC;
  signal \sum_carry__4_n_0\ : STD_LOGIC;
  signal \sum_carry__4_n_1\ : STD_LOGIC;
  signal \sum_carry__4_n_2\ : STD_LOGIC;
  signal \sum_carry__4_n_3\ : STD_LOGIC;
  signal \sum_carry__4_n_4\ : STD_LOGIC;
  signal \sum_carry__4_n_5\ : STD_LOGIC;
  signal \sum_carry__4_n_6\ : STD_LOGIC;
  signal \sum_carry__4_n_7\ : STD_LOGIC;
  signal \sum_carry__5_n_0\ : STD_LOGIC;
  signal \sum_carry__5_n_1\ : STD_LOGIC;
  signal \sum_carry__5_n_2\ : STD_LOGIC;
  signal \sum_carry__5_n_3\ : STD_LOGIC;
  signal \sum_carry__5_n_4\ : STD_LOGIC;
  signal \sum_carry__5_n_5\ : STD_LOGIC;
  signal \sum_carry__5_n_6\ : STD_LOGIC;
  signal \sum_carry__5_n_7\ : STD_LOGIC;
  signal \sum_carry__6_n_0\ : STD_LOGIC;
  signal \sum_carry__6_n_1\ : STD_LOGIC;
  signal \sum_carry__6_n_2\ : STD_LOGIC;
  signal \sum_carry__6_n_3\ : STD_LOGIC;
  signal \sum_carry__6_n_4\ : STD_LOGIC;
  signal \sum_carry__6_n_5\ : STD_LOGIC;
  signal \sum_carry__6_n_6\ : STD_LOGIC;
  signal \sum_carry__6_n_7\ : STD_LOGIC;
  signal \sum_carry__7_n_0\ : STD_LOGIC;
  signal \sum_carry__7_n_1\ : STD_LOGIC;
  signal \sum_carry__7_n_2\ : STD_LOGIC;
  signal \sum_carry__7_n_3\ : STD_LOGIC;
  signal \sum_carry__7_n_4\ : STD_LOGIC;
  signal \sum_carry__7_n_5\ : STD_LOGIC;
  signal \sum_carry__7_n_6\ : STD_LOGIC;
  signal \sum_carry__7_n_7\ : STD_LOGIC;
  signal \sum_carry__8_n_0\ : STD_LOGIC;
  signal \sum_carry__8_n_1\ : STD_LOGIC;
  signal \sum_carry__8_n_2\ : STD_LOGIC;
  signal \sum_carry__8_n_3\ : STD_LOGIC;
  signal \sum_carry__8_n_4\ : STD_LOGIC;
  signal \sum_carry__8_n_5\ : STD_LOGIC;
  signal \sum_carry__8_n_6\ : STD_LOGIC;
  signal \sum_carry__8_n_7\ : STD_LOGIC;
  signal \sum_carry__9_n_0\ : STD_LOGIC;
  signal \sum_carry__9_n_1\ : STD_LOGIC;
  signal \sum_carry__9_n_2\ : STD_LOGIC;
  signal \sum_carry__9_n_3\ : STD_LOGIC;
  signal \sum_carry__9_n_4\ : STD_LOGIC;
  signal \sum_carry__9_n_5\ : STD_LOGIC;
  signal \sum_carry__9_n_6\ : STD_LOGIC;
  signal \sum_carry__9_n_7\ : STD_LOGIC;
  signal sum_carry_n_0 : STD_LOGIC;
  signal sum_carry_n_1 : STD_LOGIC;
  signal sum_carry_n_2 : STD_LOGIC;
  signal sum_carry_n_3 : STD_LOGIC;
  signal sum_carry_n_4 : STD_LOGIC;
  signal sum_carry_n_5 : STD_LOGIC;
  signal sum_carry_n_6 : STD_LOGIC;
  signal sum_carry_n_7 : STD_LOGIC;
  signal \NLW_sum_carry__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_carry__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[100].storage_reg[100][3]_srl4_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[101].storage_reg[101][3]_srl4_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[102].storage_reg[102][3]_srl4_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[103].storage_reg[103][3]_srl4_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[104].storage_reg[104][3]_srl4_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[86].storage_reg[86][3]_srl4_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[87].storage_reg[87][3]_srl4_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[88].storage_reg[88][3]_srl4_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[89].storage_reg[89][3]_srl4_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[90].storage_reg[90][3]_srl4_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[91].storage_reg[91][3]_srl4_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[92].storage_reg[92][3]_srl4_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[93].storage_reg[93][3]_srl4_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[94].storage_reg[94][3]_srl4_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[95].storage_reg[95][3]_srl4_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[96].storage_reg[96][3]_srl4_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[97].storage_reg[97][3]_srl4_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[98].storage_reg[98][3]_srl4_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[99].storage_reg[99][3]_srl4_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[66].storage_reg[66][3]_srl4_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[67].storage_reg[67][3]_srl4_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[68].storage_reg[68][3]_srl4_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[69].storage_reg[69][3]_srl4_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[70].storage_reg[70][3]_srl4_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[71].storage_reg[71][3]_srl4_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[72].storage_reg[72][3]_srl4_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[73].storage_reg[73][3]_srl4_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[74].storage_reg[74][3]_srl4_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[75].storage_reg[75][3]_srl4_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[76].storage_reg[76][3]_srl4_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[77].storage_reg[77][3]_srl4_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[78].storage_reg[78][3]_srl4_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[79].storage_reg[79][3]_srl4_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[80].storage_reg[80][3]_srl4_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[81].storage_reg[81][3]_srl4_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[82].storage_reg[82][3]_srl4_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[83].storage_reg[83][3]_srl4_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[84].storage_reg[84][3]_srl4_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[85].storage_reg[85][3]_srl4_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[46].storage_reg[46][3]_srl4_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[47].storage_reg[47][3]_srl4_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[48].storage_reg[48][3]_srl4_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[49].storage_reg[49][3]_srl4_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[50].storage_reg[50][3]_srl4_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[51].storage_reg[51][3]_srl4_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[52].storage_reg[52][3]_srl4_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[53].storage_reg[53][3]_srl4_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[54].storage_reg[54][3]_srl4_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[55].storage_reg[55][3]_srl4_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[56].storage_reg[56][3]_srl4_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[57].storage_reg[57][3]_srl4_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[58].storage_reg[58][3]_srl4_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[59].storage_reg[59][3]_srl4_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[60].storage_reg[60][3]_srl4_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[61].storage_reg[61][3]_srl4_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[62].storage_reg[62][3]_srl4_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[63].storage_reg[63][3]_srl4_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[64].storage_reg[64][3]_srl4_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[65].storage_reg[65][3]_srl4_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[26].storage_reg[26][3]_srl4_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[27].storage_reg[27][3]_srl4_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[28].storage_reg[28][3]_srl4_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[29].storage_reg[29][3]_srl4_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[30].storage_reg[30][3]_srl4_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[31].storage_reg[31][3]_srl4_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[32].storage_reg[32][3]_srl4_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[33].storage_reg[33][3]_srl4_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[34].storage_reg[34][3]_srl4_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[35].storage_reg[35][3]_srl4_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[36].storage_reg[36][3]_srl4_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[37].storage_reg[37][3]_srl4_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[38].storage_reg[38][3]_srl4_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[39].storage_reg[39][3]_srl4_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[40].storage_reg[40][3]_srl4_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[41].storage_reg[41][3]_srl4_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[42].storage_reg[42][3]_srl4_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[43].storage_reg[43][3]_srl4_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[44].storage_reg[44][3]_srl4_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[45].storage_reg[45][3]_srl4_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[10].storage_reg[10][3]_srl4_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[11].storage_reg[11][3]_srl4_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[12].storage_reg[12][3]_srl4_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[13].storage_reg[13][3]_srl4_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[14].storage_reg[14][3]_srl4_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[15].storage_reg[15][3]_srl4_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[16].storage_reg[16][3]_srl4_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[17].storage_reg[17][3]_srl4_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[18].storage_reg[18][3]_srl4_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[19].storage_reg[19][3]_srl4_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[1].storage_reg[1][3]_srl4_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[20].storage_reg[20][3]_srl4_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[21].storage_reg[21][3]_srl4_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[22].storage_reg[22][3]_srl4_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[23].storage_reg[23][3]_srl4_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[24].storage_reg[24][3]_srl4_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[25].storage_reg[25][3]_srl4_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[2].storage_reg[2][3]_srl4_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[3].storage_reg[3][3]_srl4_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[4].storage_reg[4][3]_srl4_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[5].storage_reg[5][3]_srl4_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[6].storage_reg[6][3]_srl4_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[7].storage_reg[7][3]_srl4_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[8].storage_reg[8][3]_srl4_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[9].storage_reg[9][3]_srl4_i_1\ : label is "soft_lutpair47";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sum_carry : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__15\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__16\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__17\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__18\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__19\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__20\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__21\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__22\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__23\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__24\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__25\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__9\ : label is 35;
begin
  E(0) <= \^e\(0);
  adc_valid_a_0(0) <= \^adc_valid_a_0\(0);
  adc_valid_a_1(0) <= \^adc_valid_a_1\(0);
  adc_valid_a_2(0) <= \^adc_valid_a_2\(0);
  adc_valid_a_3(0) <= \^adc_valid_a_3\(0);
  \data_stage[6]_5\(105 downto 0) <= \^data_stage[6]_5\(105 downto 0);
\diff_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(7),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(7),
      O => \genblk1[4].state_reg[7]_0\(3)
    );
\diff_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(6),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(6),
      O => \genblk1[4].state_reg[7]_0\(2)
    );
\diff_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(5),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(5),
      O => \genblk1[4].state_reg[7]_0\(1)
    );
\diff_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(4),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(4),
      O => \genblk1[4].state_reg[7]_0\(0)
    );
\diff_carry__10_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(47),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(47),
      O => \genblk1[2].state_reg[47]_0\(2)
    );
\diff_carry__10_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(45),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(45),
      O => \genblk1[2].state_reg[47]_0\(1)
    );
\diff_carry__10_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(44),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(44),
      O => \genblk1[2].state_reg[47]_0\(0)
    );
\diff_carry__11_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(51),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(51),
      O => \genblk1[2].state_reg[51]_0\(3)
    );
\diff_carry__11_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(50),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(50),
      O => \genblk1[2].state_reg[51]_0\(2)
    );
\diff_carry__11_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(49),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(49),
      O => \genblk1[2].state_reg[51]_0\(1)
    );
\diff_carry__11_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(48),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(48),
      O => \genblk1[2].state_reg[51]_0\(0)
    );
\diff_carry__12_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(55),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(55),
      O => \genblk1[2].state_reg[55]_0\(3)
    );
\diff_carry__12_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(54),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(54),
      O => \genblk1[2].state_reg[55]_0\(2)
    );
\diff_carry__12_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(53),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(53),
      O => \genblk1[2].state_reg[55]_0\(1)
    );
\diff_carry__12_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(52),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(52),
      O => \genblk1[2].state_reg[55]_0\(0)
    );
\diff_carry__13_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(59),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(59),
      O => \genblk1[2].state_reg[59]_0\(3)
    );
\diff_carry__13_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(58),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(58),
      O => \genblk1[2].state_reg[59]_0\(2)
    );
\diff_carry__13_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(57),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(57),
      O => \genblk1[2].state_reg[59]_0\(1)
    );
\diff_carry__13_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(56),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(56),
      O => \genblk1[2].state_reg[59]_0\(0)
    );
\diff_carry__14_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(63),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(63),
      O => \genblk1[2].state_reg[63]_0\(3)
    );
\diff_carry__14_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(62),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(62),
      O => \genblk1[2].state_reg[63]_0\(2)
    );
\diff_carry__14_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(61),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(61),
      O => \genblk1[2].state_reg[63]_0\(1)
    );
\diff_carry__14_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(60),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(60),
      O => \genblk1[2].state_reg[63]_0\(0)
    );
\diff_carry__15_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(67),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(67),
      O => \genblk1[1].state_reg[67]_0\(2)
    );
\diff_carry__15_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(65),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(65),
      O => \genblk1[1].state_reg[67]_0\(1)
    );
\diff_carry__15_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(64),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(64),
      O => \genblk1[1].state_reg[67]_0\(0)
    );
\diff_carry__16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(71),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(71),
      O => \genblk1[1].state_reg[71]_0\(3)
    );
\diff_carry__16_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(70),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(70),
      O => \genblk1[1].state_reg[71]_0\(2)
    );
\diff_carry__16_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(69),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(69),
      O => \genblk1[1].state_reg[71]_0\(1)
    );
\diff_carry__16_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(68),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(68),
      O => \genblk1[1].state_reg[71]_0\(0)
    );
\diff_carry__17_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(75),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(75),
      O => \genblk1[1].state_reg[75]_0\(3)
    );
\diff_carry__17_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(74),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(74),
      O => \genblk1[1].state_reg[75]_0\(2)
    );
\diff_carry__17_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(73),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(73),
      O => \genblk1[1].state_reg[75]_0\(1)
    );
\diff_carry__17_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(72),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(72),
      O => \genblk1[1].state_reg[75]_0\(0)
    );
\diff_carry__18_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(79),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(79),
      O => \genblk1[1].state_reg[79]_0\(3)
    );
\diff_carry__18_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(78),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(78),
      O => \genblk1[1].state_reg[79]_0\(2)
    );
\diff_carry__18_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(77),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(77),
      O => \genblk1[1].state_reg[79]_0\(1)
    );
\diff_carry__18_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(76),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(76),
      O => \genblk1[1].state_reg[79]_0\(0)
    );
\diff_carry__19_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(83),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(83),
      O => \genblk1[1].state_reg[83]_0\(3)
    );
\diff_carry__19_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(82),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(82),
      O => \genblk1[1].state_reg[83]_0\(2)
    );
\diff_carry__19_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(81),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(81),
      O => \genblk1[1].state_reg[83]_0\(1)
    );
\diff_carry__19_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(80),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(80),
      O => \genblk1[1].state_reg[83]_0\(0)
    );
\diff_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(11),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(11),
      O => \genblk1[4].state_reg[11]_0\(3)
    );
\diff_carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(10),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(10),
      O => \genblk1[4].state_reg[11]_0\(2)
    );
\diff_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(9),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(9),
      O => \genblk1[4].state_reg[11]_0\(1)
    );
\diff_carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(8),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(8),
      O => \genblk1[4].state_reg[11]_0\(0)
    );
\diff_carry__20_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(87),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(87),
      O => \genblk1[0].state_reg[87]_0\(2)
    );
\diff_carry__20_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(85),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(85),
      O => \genblk1[0].state_reg[87]_0\(1)
    );
\diff_carry__20_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(84),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(84),
      O => \genblk1[0].state_reg[87]_0\(0)
    );
\diff_carry__21_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(91),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(91),
      O => \genblk1[0].state_reg[91]_0\(3)
    );
\diff_carry__21_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(90),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(90),
      O => \genblk1[0].state_reg[91]_0\(2)
    );
\diff_carry__21_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(89),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(89),
      O => \genblk1[0].state_reg[91]_0\(1)
    );
\diff_carry__21_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(88),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(88),
      O => \genblk1[0].state_reg[91]_0\(0)
    );
\diff_carry__22_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(95),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(95),
      O => \genblk1[0].state_reg[95]_0\(3)
    );
\diff_carry__22_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(94),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(94),
      O => \genblk1[0].state_reg[95]_0\(2)
    );
\diff_carry__22_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(93),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(93),
      O => \genblk1[0].state_reg[95]_0\(1)
    );
\diff_carry__22_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(92),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(92),
      O => \genblk1[0].state_reg[95]_0\(0)
    );
\diff_carry__23_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(99),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(99),
      O => \genblk1[0].state_reg[99]_0\(3)
    );
\diff_carry__23_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(98),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(98),
      O => \genblk1[0].state_reg[99]_0\(2)
    );
\diff_carry__23_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(97),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(97),
      O => \genblk1[0].state_reg[99]_0\(1)
    );
\diff_carry__23_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(96),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(96),
      O => \genblk1[0].state_reg[99]_0\(0)
    );
\diff_carry__24_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(103),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(103),
      O => \genblk1[0].state_reg[103]_0\(3)
    );
\diff_carry__24_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(102),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(102),
      O => \genblk1[0].state_reg[103]_0\(2)
    );
\diff_carry__24_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(101),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(101),
      O => \genblk1[0].state_reg[103]_0\(1)
    );
\diff_carry__24_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(100),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(100),
      O => \genblk1[0].state_reg[103]_0\(0)
    );
\diff_carry__25_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(104),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(104),
      O => \genblk1[0].state_reg[104]_0\(0)
    );
\diff_carry__2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(15),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(15),
      O => \genblk1[4].state_reg[15]_0\(3)
    );
\diff_carry__2_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(14),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(14),
      O => \genblk1[4].state_reg[15]_0\(2)
    );
\diff_carry__2_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(13),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(13),
      O => \genblk1[4].state_reg[15]_0\(1)
    );
\diff_carry__2_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(12),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(12),
      O => \genblk1[4].state_reg[15]_0\(0)
    );
\diff_carry__3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(19),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(19),
      O => \genblk1[4].state_reg[19]_0\(3)
    );
\diff_carry__3_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(18),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(18),
      O => \genblk1[4].state_reg[19]_0\(2)
    );
\diff_carry__3_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(17),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(17),
      O => \genblk1[4].state_reg[19]_0\(1)
    );
\diff_carry__3_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(16),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(16),
      O => \genblk1[4].state_reg[19]_0\(0)
    );
\diff_carry__4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(23),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(23),
      O => \genblk1[4].state_reg[23]_0\(3)
    );
\diff_carry__4_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(22),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(22),
      O => \genblk1[4].state_reg[23]_0\(2)
    );
\diff_carry__4_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(21),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(21),
      O => \genblk1[4].state_reg[23]_0\(1)
    );
\diff_carry__4_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(20),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(20),
      O => \genblk1[4].state_reg[23]_0\(0)
    );
\diff_carry__5_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(27),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(27),
      O => \genblk1[3].state_reg[27]_0\(2)
    );
\diff_carry__5_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(25),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(25),
      O => \genblk1[3].state_reg[27]_0\(1)
    );
\diff_carry__5_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(24),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(24),
      O => \genblk1[3].state_reg[27]_0\(0)
    );
\diff_carry__6_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(31),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(31),
      O => \genblk1[3].state_reg[31]_0\(3)
    );
\diff_carry__6_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(30),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(30),
      O => \genblk1[3].state_reg[31]_0\(2)
    );
\diff_carry__6_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(29),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(29),
      O => \genblk1[3].state_reg[31]_0\(1)
    );
\diff_carry__6_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(28),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(28),
      O => \genblk1[3].state_reg[31]_0\(0)
    );
\diff_carry__7_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(35),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(35),
      O => \genblk1[3].state_reg[35]_0\(3)
    );
\diff_carry__7_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(34),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(34),
      O => \genblk1[3].state_reg[35]_0\(2)
    );
\diff_carry__7_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(33),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(33),
      O => \genblk1[3].state_reg[35]_0\(1)
    );
\diff_carry__7_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(32),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(32),
      O => \genblk1[3].state_reg[35]_0\(0)
    );
\diff_carry__8_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(39),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(39),
      O => \genblk1[3].state_reg[39]_0\(3)
    );
\diff_carry__8_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(38),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(38),
      O => \genblk1[3].state_reg[39]_0\(2)
    );
\diff_carry__8_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(37),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(37),
      O => \genblk1[3].state_reg[39]_0\(1)
    );
\diff_carry__8_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(36),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(36),
      O => \genblk1[3].state_reg[39]_0\(0)
    );
\diff_carry__9_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(43),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(43),
      O => \genblk1[3].state_reg[43]_0\(3)
    );
\diff_carry__9_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(42),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(42),
      O => \genblk1[3].state_reg[43]_0\(2)
    );
\diff_carry__9_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(41),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(41),
      O => \genblk1[3].state_reg[43]_0\(1)
    );
\diff_carry__9_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(40),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(40),
      O => \genblk1[3].state_reg[43]_0\(0)
    );
\diff_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(3),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(3),
      O => DI(3)
    );
\diff_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(2),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(2),
      O => DI(2)
    );
\diff_carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(1),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(1),
      O => DI(1)
    );
\diff_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(0),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(0),
      O => DI(0)
    );
\genblk1[0].state[105]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_valid_a,
      I1 => Q(4),
      O => \^adc_valid_a_0\(0)
    );
\genblk1[0].state_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__24_n_7\,
      Q => \^data_stage[6]_5\(100),
      R => '0'
    );
\genblk1[0].state_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__24_n_6\,
      Q => \^data_stage[6]_5\(101),
      R => '0'
    );
\genblk1[0].state_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__24_n_5\,
      Q => \^data_stage[6]_5\(102),
      R => '0'
    );
\genblk1[0].state_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__24_n_4\,
      Q => \^data_stage[6]_5\(103),
      R => '0'
    );
\genblk1[0].state_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__25_n_7\,
      Q => \^data_stage[6]_5\(104),
      R => '0'
    );
\genblk1[0].state_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__25_n_6\,
      Q => \^data_stage[6]_5\(105),
      R => '0'
    );
\genblk1[0].state_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__20_n_5\,
      Q => \^data_stage[6]_5\(86),
      R => '0'
    );
\genblk1[0].state_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__20_n_4\,
      Q => \^data_stage[6]_5\(87),
      R => '0'
    );
\genblk1[0].state_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__21_n_7\,
      Q => \^data_stage[6]_5\(88),
      R => '0'
    );
\genblk1[0].state_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__21_n_6\,
      Q => \^data_stage[6]_5\(89),
      R => '0'
    );
\genblk1[0].state_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__21_n_5\,
      Q => \^data_stage[6]_5\(90),
      R => '0'
    );
\genblk1[0].state_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__21_n_4\,
      Q => \^data_stage[6]_5\(91),
      R => '0'
    );
\genblk1[0].state_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__22_n_7\,
      Q => \^data_stage[6]_5\(92),
      R => '0'
    );
\genblk1[0].state_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__22_n_6\,
      Q => \^data_stage[6]_5\(93),
      R => '0'
    );
\genblk1[0].state_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__22_n_5\,
      Q => \^data_stage[6]_5\(94),
      R => '0'
    );
\genblk1[0].state_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__22_n_4\,
      Q => \^data_stage[6]_5\(95),
      R => '0'
    );
\genblk1[0].state_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__23_n_7\,
      Q => \^data_stage[6]_5\(96),
      R => '0'
    );
\genblk1[0].state_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__23_n_6\,
      Q => \^data_stage[6]_5\(97),
      R => '0'
    );
\genblk1[0].state_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__23_n_5\,
      Q => \^data_stage[6]_5\(98),
      R => '0'
    );
\genblk1[0].state_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_0\(0),
      D => \sum_carry__23_n_4\,
      Q => \^data_stage[6]_5\(99),
      R => '0'
    );
\genblk1[1].state[85]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_valid_a,
      I1 => Q(3),
      O => \^adc_valid_a_1\(0)
    );
\genblk1[1].state_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__15_n_5\,
      Q => \^data_stage[6]_5\(66),
      R => '0'
    );
\genblk1[1].state_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__15_n_4\,
      Q => \^data_stage[6]_5\(67),
      R => '0'
    );
\genblk1[1].state_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__16_n_7\,
      Q => \^data_stage[6]_5\(68),
      R => '0'
    );
\genblk1[1].state_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__16_n_6\,
      Q => \^data_stage[6]_5\(69),
      R => '0'
    );
\genblk1[1].state_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__16_n_5\,
      Q => \^data_stage[6]_5\(70),
      R => '0'
    );
\genblk1[1].state_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__16_n_4\,
      Q => \^data_stage[6]_5\(71),
      R => '0'
    );
\genblk1[1].state_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__17_n_7\,
      Q => \^data_stage[6]_5\(72),
      R => '0'
    );
\genblk1[1].state_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__17_n_6\,
      Q => \^data_stage[6]_5\(73),
      R => '0'
    );
\genblk1[1].state_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__17_n_5\,
      Q => \^data_stage[6]_5\(74),
      R => '0'
    );
\genblk1[1].state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__17_n_4\,
      Q => \^data_stage[6]_5\(75),
      R => '0'
    );
\genblk1[1].state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__18_n_7\,
      Q => \^data_stage[6]_5\(76),
      R => '0'
    );
\genblk1[1].state_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__18_n_6\,
      Q => \^data_stage[6]_5\(77),
      R => '0'
    );
\genblk1[1].state_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__18_n_5\,
      Q => \^data_stage[6]_5\(78),
      R => '0'
    );
\genblk1[1].state_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__18_n_4\,
      Q => \^data_stage[6]_5\(79),
      R => '0'
    );
\genblk1[1].state_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__19_n_7\,
      Q => \^data_stage[6]_5\(80),
      R => '0'
    );
\genblk1[1].state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__19_n_6\,
      Q => \^data_stage[6]_5\(81),
      R => '0'
    );
\genblk1[1].state_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__19_n_5\,
      Q => \^data_stage[6]_5\(82),
      R => '0'
    );
\genblk1[1].state_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__19_n_4\,
      Q => \^data_stage[6]_5\(83),
      R => '0'
    );
\genblk1[1].state_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__20_n_7\,
      Q => \^data_stage[6]_5\(84),
      R => '0'
    );
\genblk1[1].state_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_1\(0),
      D => \sum_carry__20_n_6\,
      Q => \^data_stage[6]_5\(85),
      R => '0'
    );
\genblk1[2].state[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_valid_a,
      I1 => Q(2),
      O => \^adc_valid_a_2\(0)
    );
\genblk1[2].state_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__10_n_5\,
      Q => \^data_stage[6]_5\(46),
      R => '0'
    );
\genblk1[2].state_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__10_n_4\,
      Q => \^data_stage[6]_5\(47),
      R => '0'
    );
\genblk1[2].state_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__11_n_7\,
      Q => \^data_stage[6]_5\(48),
      R => '0'
    );
\genblk1[2].state_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__11_n_6\,
      Q => \^data_stage[6]_5\(49),
      R => '0'
    );
\genblk1[2].state_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__11_n_5\,
      Q => \^data_stage[6]_5\(50),
      R => '0'
    );
\genblk1[2].state_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__11_n_4\,
      Q => \^data_stage[6]_5\(51),
      R => '0'
    );
\genblk1[2].state_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__12_n_7\,
      Q => \^data_stage[6]_5\(52),
      R => '0'
    );
\genblk1[2].state_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__12_n_6\,
      Q => \^data_stage[6]_5\(53),
      R => '0'
    );
\genblk1[2].state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__12_n_5\,
      Q => \^data_stage[6]_5\(54),
      R => '0'
    );
\genblk1[2].state_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__12_n_4\,
      Q => \^data_stage[6]_5\(55),
      R => '0'
    );
\genblk1[2].state_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__13_n_7\,
      Q => \^data_stage[6]_5\(56),
      R => '0'
    );
\genblk1[2].state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__13_n_6\,
      Q => \^data_stage[6]_5\(57),
      R => '0'
    );
\genblk1[2].state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__13_n_5\,
      Q => \^data_stage[6]_5\(58),
      R => '0'
    );
\genblk1[2].state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__13_n_4\,
      Q => \^data_stage[6]_5\(59),
      R => '0'
    );
\genblk1[2].state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__14_n_7\,
      Q => \^data_stage[6]_5\(60),
      R => '0'
    );
\genblk1[2].state_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__14_n_6\,
      Q => \^data_stage[6]_5\(61),
      R => '0'
    );
\genblk1[2].state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__14_n_5\,
      Q => \^data_stage[6]_5\(62),
      R => '0'
    );
\genblk1[2].state_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__14_n_4\,
      Q => \^data_stage[6]_5\(63),
      R => '0'
    );
\genblk1[2].state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__15_n_7\,
      Q => \^data_stage[6]_5\(64),
      R => '0'
    );
\genblk1[2].state_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_2\(0),
      D => \sum_carry__15_n_6\,
      Q => \^data_stage[6]_5\(65),
      R => '0'
    );
\genblk1[3].state[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_valid_a,
      I1 => Q(1),
      O => \^adc_valid_a_3\(0)
    );
\genblk1[3].state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__5_n_5\,
      Q => \^data_stage[6]_5\(26),
      R => '0'
    );
\genblk1[3].state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__5_n_4\,
      Q => \^data_stage[6]_5\(27),
      R => '0'
    );
\genblk1[3].state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__6_n_7\,
      Q => \^data_stage[6]_5\(28),
      R => '0'
    );
\genblk1[3].state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__6_n_6\,
      Q => \^data_stage[6]_5\(29),
      R => '0'
    );
\genblk1[3].state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__6_n_5\,
      Q => \^data_stage[6]_5\(30),
      R => '0'
    );
\genblk1[3].state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__6_n_4\,
      Q => \^data_stage[6]_5\(31),
      R => '0'
    );
\genblk1[3].state_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__7_n_7\,
      Q => \^data_stage[6]_5\(32),
      R => '0'
    );
\genblk1[3].state_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__7_n_6\,
      Q => \^data_stage[6]_5\(33),
      R => '0'
    );
\genblk1[3].state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__7_n_5\,
      Q => \^data_stage[6]_5\(34),
      R => '0'
    );
\genblk1[3].state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__7_n_4\,
      Q => \^data_stage[6]_5\(35),
      R => '0'
    );
\genblk1[3].state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__8_n_7\,
      Q => \^data_stage[6]_5\(36),
      R => '0'
    );
\genblk1[3].state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__8_n_6\,
      Q => \^data_stage[6]_5\(37),
      R => '0'
    );
\genblk1[3].state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__8_n_5\,
      Q => \^data_stage[6]_5\(38),
      R => '0'
    );
\genblk1[3].state_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__8_n_4\,
      Q => \^data_stage[6]_5\(39),
      R => '0'
    );
\genblk1[3].state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__9_n_7\,
      Q => \^data_stage[6]_5\(40),
      R => '0'
    );
\genblk1[3].state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__9_n_6\,
      Q => \^data_stage[6]_5\(41),
      R => '0'
    );
\genblk1[3].state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__9_n_5\,
      Q => \^data_stage[6]_5\(42),
      R => '0'
    );
\genblk1[3].state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__9_n_4\,
      Q => \^data_stage[6]_5\(43),
      R => '0'
    );
\genblk1[3].state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__10_n_7\,
      Q => \^data_stage[6]_5\(44),
      R => '0'
    );
\genblk1[3].state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_a_3\(0),
      D => \sum_carry__10_n_6\,
      Q => \^data_stage[6]_5\(45),
      R => '0'
    );
\genblk1[4].state[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_valid_a,
      I1 => Q(0),
      O => \^e\(0)
    );
\genblk1[4].state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => sum_carry_n_7,
      Q => \^data_stage[6]_5\(0),
      R => '0'
    );
\genblk1[4].state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__1_n_5\,
      Q => \^data_stage[6]_5\(10),
      R => '0'
    );
\genblk1[4].state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__1_n_4\,
      Q => \^data_stage[6]_5\(11),
      R => '0'
    );
\genblk1[4].state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__2_n_7\,
      Q => \^data_stage[6]_5\(12),
      R => '0'
    );
\genblk1[4].state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__2_n_6\,
      Q => \^data_stage[6]_5\(13),
      R => '0'
    );
\genblk1[4].state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__2_n_5\,
      Q => \^data_stage[6]_5\(14),
      R => '0'
    );
\genblk1[4].state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__2_n_4\,
      Q => \^data_stage[6]_5\(15),
      R => '0'
    );
\genblk1[4].state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__3_n_7\,
      Q => \^data_stage[6]_5\(16),
      R => '0'
    );
\genblk1[4].state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__3_n_6\,
      Q => \^data_stage[6]_5\(17),
      R => '0'
    );
\genblk1[4].state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__3_n_5\,
      Q => \^data_stage[6]_5\(18),
      R => '0'
    );
\genblk1[4].state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__3_n_4\,
      Q => \^data_stage[6]_5\(19),
      R => '0'
    );
\genblk1[4].state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => sum_carry_n_6,
      Q => \^data_stage[6]_5\(1),
      R => '0'
    );
\genblk1[4].state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__4_n_7\,
      Q => \^data_stage[6]_5\(20),
      R => '0'
    );
\genblk1[4].state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__4_n_6\,
      Q => \^data_stage[6]_5\(21),
      R => '0'
    );
\genblk1[4].state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__4_n_5\,
      Q => \^data_stage[6]_5\(22),
      R => '0'
    );
\genblk1[4].state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__4_n_4\,
      Q => \^data_stage[6]_5\(23),
      R => '0'
    );
\genblk1[4].state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__5_n_7\,
      Q => \^data_stage[6]_5\(24),
      R => '0'
    );
\genblk1[4].state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__5_n_6\,
      Q => \^data_stage[6]_5\(25),
      R => '0'
    );
\genblk1[4].state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => sum_carry_n_5,
      Q => \^data_stage[6]_5\(2),
      R => '0'
    );
\genblk1[4].state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => sum_carry_n_4,
      Q => \^data_stage[6]_5\(3),
      R => '0'
    );
\genblk1[4].state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__0_n_7\,
      Q => \^data_stage[6]_5\(4),
      R => '0'
    );
\genblk1[4].state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__0_n_6\,
      Q => \^data_stage[6]_5\(5),
      R => '0'
    );
\genblk1[4].state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__0_n_5\,
      Q => \^data_stage[6]_5\(6),
      R => '0'
    );
\genblk1[4].state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__0_n_4\,
      Q => \^data_stage[6]_5\(7),
      R => '0'
    );
\genblk1[4].state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__1_n_7\,
      Q => \^data_stage[6]_5\(8),
      R => '0'
    );
\genblk1[4].state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__1_n_6\,
      Q => \^data_stage[6]_5\(9),
      R => '0'
    );
\genblk2[0].shift_r[100].storage_reg[100][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(100),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(100),
      O => data_in_seq(100)
    );
\genblk2[0].shift_r[101].storage_reg[101][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(101),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(101),
      O => data_in_seq(101)
    );
\genblk2[0].shift_r[102].storage_reg[102][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(102),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(102),
      O => data_in_seq(102)
    );
\genblk2[0].shift_r[103].storage_reg[103][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(103),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(103),
      O => data_in_seq(103)
    );
\genblk2[0].shift_r[104].storage_reg[104][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(104),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(104),
      O => data_in_seq(104)
    );
\genblk2[0].shift_r[86].storage_reg[86][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(86),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(86),
      O => data_in_seq(86)
    );
\genblk2[0].shift_r[87].storage_reg[87][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(87),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(87),
      O => data_in_seq(87)
    );
\genblk2[0].shift_r[88].storage_reg[88][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(88),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(88),
      O => data_in_seq(88)
    );
\genblk2[0].shift_r[89].storage_reg[89][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(89),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(89),
      O => data_in_seq(89)
    );
\genblk2[0].shift_r[90].storage_reg[90][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(90),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(90),
      O => data_in_seq(90)
    );
\genblk2[0].shift_r[91].storage_reg[91][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(91),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(91),
      O => data_in_seq(91)
    );
\genblk2[0].shift_r[92].storage_reg[92][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(92),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(92),
      O => data_in_seq(92)
    );
\genblk2[0].shift_r[93].storage_reg[93][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(93),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(93),
      O => data_in_seq(93)
    );
\genblk2[0].shift_r[94].storage_reg[94][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(94),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(94),
      O => data_in_seq(94)
    );
\genblk2[0].shift_r[95].storage_reg[95][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(95),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(95),
      O => data_in_seq(95)
    );
\genblk2[0].shift_r[96].storage_reg[96][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(96),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(96),
      O => data_in_seq(96)
    );
\genblk2[0].shift_r[97].storage_reg[97][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(97),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(97),
      O => data_in_seq(97)
    );
\genblk2[0].shift_r[98].storage_reg[98][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(98),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(98),
      O => data_in_seq(98)
    );
\genblk2[0].shift_r[99].storage_reg[99][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(99),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(99),
      O => data_in_seq(99)
    );
\genblk2[1].shift_r[66].storage_reg[66][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(66),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(66),
      O => data_in_seq(66)
    );
\genblk2[1].shift_r[67].storage_reg[67][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(67),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(67),
      O => data_in_seq(67)
    );
\genblk2[1].shift_r[68].storage_reg[68][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(68),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(68),
      O => data_in_seq(68)
    );
\genblk2[1].shift_r[69].storage_reg[69][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(69),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(69),
      O => data_in_seq(69)
    );
\genblk2[1].shift_r[70].storage_reg[70][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(70),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(70),
      O => data_in_seq(70)
    );
\genblk2[1].shift_r[71].storage_reg[71][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(71),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(71),
      O => data_in_seq(71)
    );
\genblk2[1].shift_r[72].storage_reg[72][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(72),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(72),
      O => data_in_seq(72)
    );
\genblk2[1].shift_r[73].storage_reg[73][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(73),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(73),
      O => data_in_seq(73)
    );
\genblk2[1].shift_r[74].storage_reg[74][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(74),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(74),
      O => data_in_seq(74)
    );
\genblk2[1].shift_r[75].storage_reg[75][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(75),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(75),
      O => data_in_seq(75)
    );
\genblk2[1].shift_r[76].storage_reg[76][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(76),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(76),
      O => data_in_seq(76)
    );
\genblk2[1].shift_r[77].storage_reg[77][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(77),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(77),
      O => data_in_seq(77)
    );
\genblk2[1].shift_r[78].storage_reg[78][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(78),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(78),
      O => data_in_seq(78)
    );
\genblk2[1].shift_r[79].storage_reg[79][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(79),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(79),
      O => data_in_seq(79)
    );
\genblk2[1].shift_r[80].storage_reg[80][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(80),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(80),
      O => data_in_seq(80)
    );
\genblk2[1].shift_r[81].storage_reg[81][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(81),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(81),
      O => data_in_seq(81)
    );
\genblk2[1].shift_r[82].storage_reg[82][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(82),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(82),
      O => data_in_seq(82)
    );
\genblk2[1].shift_r[83].storage_reg[83][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(83),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(83),
      O => data_in_seq(83)
    );
\genblk2[1].shift_r[84].storage_reg[84][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(84),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(84),
      O => data_in_seq(84)
    );
\genblk2[1].shift_r[85].storage_reg[85][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(85),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(85),
      O => data_in_seq(85)
    );
\genblk2[2].shift_r[46].storage_reg[46][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(46),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(46),
      O => data_in_seq(46)
    );
\genblk2[2].shift_r[47].storage_reg[47][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(47),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(47),
      O => data_in_seq(47)
    );
\genblk2[2].shift_r[48].storage_reg[48][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(48),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(48),
      O => data_in_seq(48)
    );
\genblk2[2].shift_r[49].storage_reg[49][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(49),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(49),
      O => data_in_seq(49)
    );
\genblk2[2].shift_r[50].storage_reg[50][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(50),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(50),
      O => data_in_seq(50)
    );
\genblk2[2].shift_r[51].storage_reg[51][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(51),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(51),
      O => data_in_seq(51)
    );
\genblk2[2].shift_r[52].storage_reg[52][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(52),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(52),
      O => data_in_seq(52)
    );
\genblk2[2].shift_r[53].storage_reg[53][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(53),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(53),
      O => data_in_seq(53)
    );
\genblk2[2].shift_r[54].storage_reg[54][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(54),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(54),
      O => data_in_seq(54)
    );
\genblk2[2].shift_r[55].storage_reg[55][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(55),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(55),
      O => data_in_seq(55)
    );
\genblk2[2].shift_r[56].storage_reg[56][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(56),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(56),
      O => data_in_seq(56)
    );
\genblk2[2].shift_r[57].storage_reg[57][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(57),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(57),
      O => data_in_seq(57)
    );
\genblk2[2].shift_r[58].storage_reg[58][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(58),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(58),
      O => data_in_seq(58)
    );
\genblk2[2].shift_r[59].storage_reg[59][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(59),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(59),
      O => data_in_seq(59)
    );
\genblk2[2].shift_r[60].storage_reg[60][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(60),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(60),
      O => data_in_seq(60)
    );
\genblk2[2].shift_r[61].storage_reg[61][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(61),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(61),
      O => data_in_seq(61)
    );
\genblk2[2].shift_r[62].storage_reg[62][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(62),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(62),
      O => data_in_seq(62)
    );
\genblk2[2].shift_r[63].storage_reg[63][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(63),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(63),
      O => data_in_seq(63)
    );
\genblk2[2].shift_r[64].storage_reg[64][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(64),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(64),
      O => data_in_seq(64)
    );
\genblk2[2].shift_r[65].storage_reg[65][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(65),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(65),
      O => data_in_seq(65)
    );
\genblk2[3].shift_r[26].storage_reg[26][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(26),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(26),
      O => data_in_seq(26)
    );
\genblk2[3].shift_r[27].storage_reg[27][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(27),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(27),
      O => data_in_seq(27)
    );
\genblk2[3].shift_r[28].storage_reg[28][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(28),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(28),
      O => data_in_seq(28)
    );
\genblk2[3].shift_r[29].storage_reg[29][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(29),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(29),
      O => data_in_seq(29)
    );
\genblk2[3].shift_r[30].storage_reg[30][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(30),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(30),
      O => data_in_seq(30)
    );
\genblk2[3].shift_r[31].storage_reg[31][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(31),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(31),
      O => data_in_seq(31)
    );
\genblk2[3].shift_r[32].storage_reg[32][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(32),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(32),
      O => data_in_seq(32)
    );
\genblk2[3].shift_r[33].storage_reg[33][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(33),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(33),
      O => data_in_seq(33)
    );
\genblk2[3].shift_r[34].storage_reg[34][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(34),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(34),
      O => data_in_seq(34)
    );
\genblk2[3].shift_r[35].storage_reg[35][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(35),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(35),
      O => data_in_seq(35)
    );
\genblk2[3].shift_r[36].storage_reg[36][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(36),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(36),
      O => data_in_seq(36)
    );
\genblk2[3].shift_r[37].storage_reg[37][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(37),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(37),
      O => data_in_seq(37)
    );
\genblk2[3].shift_r[38].storage_reg[38][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(38),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(38),
      O => data_in_seq(38)
    );
\genblk2[3].shift_r[39].storage_reg[39][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(39),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(39),
      O => data_in_seq(39)
    );
\genblk2[3].shift_r[40].storage_reg[40][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(40),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(40),
      O => data_in_seq(40)
    );
\genblk2[3].shift_r[41].storage_reg[41][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(41),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(41),
      O => data_in_seq(41)
    );
\genblk2[3].shift_r[42].storage_reg[42][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(42),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(42),
      O => data_in_seq(42)
    );
\genblk2[3].shift_r[43].storage_reg[43][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(43),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(43),
      O => data_in_seq(43)
    );
\genblk2[3].shift_r[44].storage_reg[44][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(44),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(44),
      O => data_in_seq(44)
    );
\genblk2[3].shift_r[45].storage_reg[45][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(45),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(45),
      O => data_in_seq(45)
    );
\genblk2[4].shift_r[0].storage_reg[0][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(0),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(0),
      O => data_in_seq(0)
    );
\genblk2[4].shift_r[10].storage_reg[10][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(10),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(10),
      O => data_in_seq(10)
    );
\genblk2[4].shift_r[11].storage_reg[11][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(11),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(11),
      O => data_in_seq(11)
    );
\genblk2[4].shift_r[12].storage_reg[12][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(12),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(12),
      O => data_in_seq(12)
    );
\genblk2[4].shift_r[13].storage_reg[13][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(13),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(13),
      O => data_in_seq(13)
    );
\genblk2[4].shift_r[14].storage_reg[14][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(14),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(14),
      O => data_in_seq(14)
    );
\genblk2[4].shift_r[15].storage_reg[15][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(15),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(15),
      O => data_in_seq(15)
    );
\genblk2[4].shift_r[16].storage_reg[16][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(16),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(16),
      O => data_in_seq(16)
    );
\genblk2[4].shift_r[17].storage_reg[17][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(17),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(17),
      O => data_in_seq(17)
    );
\genblk2[4].shift_r[18].storage_reg[18][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(18),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(18),
      O => data_in_seq(18)
    );
\genblk2[4].shift_r[19].storage_reg[19][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(19),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(19),
      O => data_in_seq(19)
    );
\genblk2[4].shift_r[1].storage_reg[1][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(1),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(1),
      O => data_in_seq(1)
    );
\genblk2[4].shift_r[20].storage_reg[20][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(20),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(20),
      O => data_in_seq(20)
    );
\genblk2[4].shift_r[21].storage_reg[21][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(21),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(21),
      O => data_in_seq(21)
    );
\genblk2[4].shift_r[22].storage_reg[22][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(22),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(22),
      O => data_in_seq(22)
    );
\genblk2[4].shift_r[23].storage_reg[23][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(23),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(23),
      O => data_in_seq(23)
    );
\genblk2[4].shift_r[24].storage_reg[24][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(24),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(24),
      O => data_in_seq(24)
    );
\genblk2[4].shift_r[25].storage_reg[25][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(25),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(25),
      O => data_in_seq(25)
    );
\genblk2[4].shift_r[2].storage_reg[2][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(2),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(2),
      O => data_in_seq(2)
    );
\genblk2[4].shift_r[3].storage_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(3),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(3),
      O => data_in_seq(3)
    );
\genblk2[4].shift_r[4].storage_reg[4][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(4),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(4),
      O => data_in_seq(4)
    );
\genblk2[4].shift_r[5].storage_reg[5][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(5),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(5),
      O => data_in_seq(5)
    );
\genblk2[4].shift_r[6].storage_reg[6][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(6),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(6),
      O => data_in_seq(6)
    );
\genblk2[4].shift_r[7].storage_reg[7][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(7),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(7),
      O => data_in_seq(7)
    );
\genblk2[4].shift_r[8].storage_reg[8][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(8),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(8),
      O => data_in_seq(8)
    );
\genblk2[4].shift_r[9].storage_reg[9][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_5\(9),
      I1 => ce_comb,
      I2 => \data_stage[11]_6\(9),
      O => data_in_seq(9)
    );
sum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_carry_n_0,
      CO(2) => sum_carry_n_1,
      CO(1) => sum_carry_n_2,
      CO(0) => sum_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(3 downto 0),
      O(3) => sum_carry_n_4,
      O(2) => sum_carry_n_5,
      O(1) => sum_carry_n_6,
      O(0) => sum_carry_n_7,
      S(3 downto 0) => \genblk1[4].state_reg[3]_0\(3 downto 0)
    );
\sum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_carry_n_0,
      CO(3) => \sum_carry__0_n_0\,
      CO(2) => \sum_carry__0_n_1\,
      CO(1) => \sum_carry__0_n_2\,
      CO(0) => \sum_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(7 downto 4),
      O(3) => \sum_carry__0_n_4\,
      O(2) => \sum_carry__0_n_5\,
      O(1) => \sum_carry__0_n_6\,
      O(0) => \sum_carry__0_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[7]_1\(3 downto 0)
    );
\sum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__0_n_0\,
      CO(3) => \sum_carry__1_n_0\,
      CO(2) => \sum_carry__1_n_1\,
      CO(1) => \sum_carry__1_n_2\,
      CO(0) => \sum_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(11 downto 8),
      O(3) => \sum_carry__1_n_4\,
      O(2) => \sum_carry__1_n_5\,
      O(1) => \sum_carry__1_n_6\,
      O(0) => \sum_carry__1_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[11]_1\(3 downto 0)
    );
\sum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__9_n_0\,
      CO(3) => \sum_carry__10_n_0\,
      CO(2) => \sum_carry__10_n_1\,
      CO(1) => \sum_carry__10_n_2\,
      CO(0) => \sum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[5]_4\(45),
      DI(2) => sum00_out(1),
      DI(1 downto 0) => \data_stage[5]_4\(44 downto 43),
      O(3) => \sum_carry__10_n_4\,
      O(2) => \sum_carry__10_n_5\,
      O(1) => \sum_carry__10_n_6\,
      O(0) => \sum_carry__10_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[47]_1\(3 downto 0)
    );
\sum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__10_n_0\,
      CO(3) => \sum_carry__11_n_0\,
      CO(2) => \sum_carry__11_n_1\,
      CO(1) => \sum_carry__11_n_2\,
      CO(0) => \sum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(49 downto 46),
      O(3) => \sum_carry__11_n_4\,
      O(2) => \sum_carry__11_n_5\,
      O(1) => \sum_carry__11_n_6\,
      O(0) => \sum_carry__11_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[51]_1\(3 downto 0)
    );
\sum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__11_n_0\,
      CO(3) => \sum_carry__12_n_0\,
      CO(2) => \sum_carry__12_n_1\,
      CO(1) => \sum_carry__12_n_2\,
      CO(0) => \sum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(53 downto 50),
      O(3) => \sum_carry__12_n_4\,
      O(2) => \sum_carry__12_n_5\,
      O(1) => \sum_carry__12_n_6\,
      O(0) => \sum_carry__12_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[55]_1\(3 downto 0)
    );
\sum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__12_n_0\,
      CO(3) => \sum_carry__13_n_0\,
      CO(2) => \sum_carry__13_n_1\,
      CO(1) => \sum_carry__13_n_2\,
      CO(0) => \sum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(57 downto 54),
      O(3) => \sum_carry__13_n_4\,
      O(2) => \sum_carry__13_n_5\,
      O(1) => \sum_carry__13_n_6\,
      O(0) => \sum_carry__13_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[59]_1\(3 downto 0)
    );
\sum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__13_n_0\,
      CO(3) => \sum_carry__14_n_0\,
      CO(2) => \sum_carry__14_n_1\,
      CO(1) => \sum_carry__14_n_2\,
      CO(0) => \sum_carry__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(61 downto 58),
      O(3) => \sum_carry__14_n_4\,
      O(2) => \sum_carry__14_n_5\,
      O(1) => \sum_carry__14_n_6\,
      O(0) => \sum_carry__14_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[63]_1\(3 downto 0)
    );
\sum_carry__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__14_n_0\,
      CO(3) => \sum_carry__15_n_0\,
      CO(2) => \sum_carry__15_n_1\,
      CO(1) => \sum_carry__15_n_2\,
      CO(0) => \sum_carry__15_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[5]_4\(64),
      DI(2) => sum00_out(2),
      DI(1 downto 0) => \data_stage[5]_4\(63 downto 62),
      O(3) => \sum_carry__15_n_4\,
      O(2) => \sum_carry__15_n_5\,
      O(1) => \sum_carry__15_n_6\,
      O(0) => \sum_carry__15_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[67]_1\(3 downto 0)
    );
\sum_carry__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__15_n_0\,
      CO(3) => \sum_carry__16_n_0\,
      CO(2) => \sum_carry__16_n_1\,
      CO(1) => \sum_carry__16_n_2\,
      CO(0) => \sum_carry__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(68 downto 65),
      O(3) => \sum_carry__16_n_4\,
      O(2) => \sum_carry__16_n_5\,
      O(1) => \sum_carry__16_n_6\,
      O(0) => \sum_carry__16_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[71]_1\(3 downto 0)
    );
\sum_carry__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__16_n_0\,
      CO(3) => \sum_carry__17_n_0\,
      CO(2) => \sum_carry__17_n_1\,
      CO(1) => \sum_carry__17_n_2\,
      CO(0) => \sum_carry__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(72 downto 69),
      O(3) => \sum_carry__17_n_4\,
      O(2) => \sum_carry__17_n_5\,
      O(1) => \sum_carry__17_n_6\,
      O(0) => \sum_carry__17_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[75]_1\(3 downto 0)
    );
\sum_carry__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__17_n_0\,
      CO(3) => \sum_carry__18_n_0\,
      CO(2) => \sum_carry__18_n_1\,
      CO(1) => \sum_carry__18_n_2\,
      CO(0) => \sum_carry__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(76 downto 73),
      O(3) => \sum_carry__18_n_4\,
      O(2) => \sum_carry__18_n_5\,
      O(1) => \sum_carry__18_n_6\,
      O(0) => \sum_carry__18_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[79]_1\(3 downto 0)
    );
\sum_carry__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__18_n_0\,
      CO(3) => \sum_carry__19_n_0\,
      CO(2) => \sum_carry__19_n_1\,
      CO(1) => \sum_carry__19_n_2\,
      CO(0) => \sum_carry__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(80 downto 77),
      O(3) => \sum_carry__19_n_4\,
      O(2) => \sum_carry__19_n_5\,
      O(1) => \sum_carry__19_n_6\,
      O(0) => \sum_carry__19_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[83]_1\(3 downto 0)
    );
\sum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__1_n_0\,
      CO(3) => \sum_carry__2_n_0\,
      CO(2) => \sum_carry__2_n_1\,
      CO(1) => \sum_carry__2_n_2\,
      CO(0) => \sum_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(15 downto 12),
      O(3) => \sum_carry__2_n_4\,
      O(2) => \sum_carry__2_n_5\,
      O(1) => \sum_carry__2_n_6\,
      O(0) => \sum_carry__2_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[15]_1\(3 downto 0)
    );
\sum_carry__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__19_n_0\,
      CO(3) => \sum_carry__20_n_0\,
      CO(2) => \sum_carry__20_n_1\,
      CO(1) => \sum_carry__20_n_2\,
      CO(0) => \sum_carry__20_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[5]_4\(83),
      DI(2) => sum00_out(3),
      DI(1 downto 0) => \data_stage[5]_4\(82 downto 81),
      O(3) => \sum_carry__20_n_4\,
      O(2) => \sum_carry__20_n_5\,
      O(1) => \sum_carry__20_n_6\,
      O(0) => \sum_carry__20_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[87]_1\(3 downto 0)
    );
\sum_carry__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__20_n_0\,
      CO(3) => \sum_carry__21_n_0\,
      CO(2) => \sum_carry__21_n_1\,
      CO(1) => \sum_carry__21_n_2\,
      CO(0) => \sum_carry__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(87 downto 84),
      O(3) => \sum_carry__21_n_4\,
      O(2) => \sum_carry__21_n_5\,
      O(1) => \sum_carry__21_n_6\,
      O(0) => \sum_carry__21_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[91]_1\(3 downto 0)
    );
\sum_carry__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__21_n_0\,
      CO(3) => \sum_carry__22_n_0\,
      CO(2) => \sum_carry__22_n_1\,
      CO(1) => \sum_carry__22_n_2\,
      CO(0) => \sum_carry__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(91 downto 88),
      O(3) => \sum_carry__22_n_4\,
      O(2) => \sum_carry__22_n_5\,
      O(1) => \sum_carry__22_n_6\,
      O(0) => \sum_carry__22_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[95]_1\(3 downto 0)
    );
\sum_carry__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__22_n_0\,
      CO(3) => \sum_carry__23_n_0\,
      CO(2) => \sum_carry__23_n_1\,
      CO(1) => \sum_carry__23_n_2\,
      CO(0) => \sum_carry__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(95 downto 92),
      O(3) => \sum_carry__23_n_4\,
      O(2) => \sum_carry__23_n_5\,
      O(1) => \sum_carry__23_n_6\,
      O(0) => \sum_carry__23_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[99]_1\(3 downto 0)
    );
\sum_carry__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__23_n_0\,
      CO(3) => \sum_carry__24_n_0\,
      CO(2) => \sum_carry__24_n_1\,
      CO(1) => \sum_carry__24_n_2\,
      CO(0) => \sum_carry__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(99 downto 96),
      O(3) => \sum_carry__24_n_4\,
      O(2) => \sum_carry__24_n_5\,
      O(1) => \sum_carry__24_n_6\,
      O(0) => \sum_carry__24_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[103]_1\(3 downto 0)
    );
\sum_carry__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__24_n_0\,
      CO(3 downto 1) => \NLW_sum_carry__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_carry__25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_stage[5]_4\(100),
      O(3 downto 2) => \NLW_sum_carry__25_O_UNCONNECTED\(3 downto 2),
      O(1) => \sum_carry__25_n_6\,
      O(0) => \sum_carry__25_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => S(1 downto 0)
    );
\sum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__2_n_0\,
      CO(3) => \sum_carry__3_n_0\,
      CO(2) => \sum_carry__3_n_1\,
      CO(1) => \sum_carry__3_n_2\,
      CO(0) => \sum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(19 downto 16),
      O(3) => \sum_carry__3_n_4\,
      O(2) => \sum_carry__3_n_5\,
      O(1) => \sum_carry__3_n_6\,
      O(0) => \sum_carry__3_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[19]_1\(3 downto 0)
    );
\sum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__3_n_0\,
      CO(3) => \sum_carry__4_n_0\,
      CO(2) => \sum_carry__4_n_1\,
      CO(1) => \sum_carry__4_n_2\,
      CO(0) => \sum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(23 downto 20),
      O(3) => \sum_carry__4_n_4\,
      O(2) => \sum_carry__4_n_5\,
      O(1) => \sum_carry__4_n_6\,
      O(0) => \sum_carry__4_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[23]_1\(3 downto 0)
    );
\sum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__4_n_0\,
      CO(3) => \sum_carry__5_n_0\,
      CO(2) => \sum_carry__5_n_1\,
      CO(1) => \sum_carry__5_n_2\,
      CO(0) => \sum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[5]_4\(26),
      DI(2) => sum00_out(0),
      DI(1 downto 0) => \data_stage[5]_4\(25 downto 24),
      O(3) => \sum_carry__5_n_4\,
      O(2) => \sum_carry__5_n_5\,
      O(1) => \sum_carry__5_n_6\,
      O(0) => \sum_carry__5_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[27]_1\(3 downto 0)
    );
\sum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__5_n_0\,
      CO(3) => \sum_carry__6_n_0\,
      CO(2) => \sum_carry__6_n_1\,
      CO(1) => \sum_carry__6_n_2\,
      CO(0) => \sum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(30 downto 27),
      O(3) => \sum_carry__6_n_4\,
      O(2) => \sum_carry__6_n_5\,
      O(1) => \sum_carry__6_n_6\,
      O(0) => \sum_carry__6_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[31]_1\(3 downto 0)
    );
\sum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__6_n_0\,
      CO(3) => \sum_carry__7_n_0\,
      CO(2) => \sum_carry__7_n_1\,
      CO(1) => \sum_carry__7_n_2\,
      CO(0) => \sum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(34 downto 31),
      O(3) => \sum_carry__7_n_4\,
      O(2) => \sum_carry__7_n_5\,
      O(1) => \sum_carry__7_n_6\,
      O(0) => \sum_carry__7_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[35]_1\(3 downto 0)
    );
\sum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__7_n_0\,
      CO(3) => \sum_carry__8_n_0\,
      CO(2) => \sum_carry__8_n_1\,
      CO(1) => \sum_carry__8_n_2\,
      CO(0) => \sum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(38 downto 35),
      O(3) => \sum_carry__8_n_4\,
      O(2) => \sum_carry__8_n_5\,
      O(1) => \sum_carry__8_n_6\,
      O(0) => \sum_carry__8_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[39]_1\(3 downto 0)
    );
\sum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__8_n_0\,
      CO(3) => \sum_carry__9_n_0\,
      CO(2) => \sum_carry__9_n_1\,
      CO(1) => \sum_carry__9_n_2\,
      CO(0) => \sum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_4\(42 downto 39),
      O(3) => \sum_carry__9_n_4\,
      O(2) => \sum_carry__9_n_5\,
      O(1) => \sum_carry__9_n_6\,
      O(0) => \sum_carry__9_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[43]_1\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_cic_int_5 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_stage[2]_8\ : out STD_LOGIC_VECTOR ( 102 downto 0 );
    sum00_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[0].state_reg[105]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[4].state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_stage[1]_7\ : in STD_LOGIC_VECTOR ( 100 downto 0 );
    \genblk1[4].state_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sum00_out_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[0].state_reg[87]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_valid_b : in STD_LOGIC;
    \data_stage[3]_9\ : in STD_LOGIC_VECTOR ( 105 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_clk : in STD_LOGIC;
    \genblk1[3].state_reg[45]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[2].state_reg[65]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[1].state_reg[85]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[0].state_reg[105]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_cic_int_5 : entity is "cic_int";
end system_axi_adc_decimate_0_cic_int_5;

architecture STRUCTURE of system_axi_adc_decimate_0_cic_int_5 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_stage[2]_8\ : STD_LOGIC_VECTOR ( 102 downto 0 );
  signal \sum_carry__0_n_0\ : STD_LOGIC;
  signal \sum_carry__0_n_1\ : STD_LOGIC;
  signal \sum_carry__0_n_2\ : STD_LOGIC;
  signal \sum_carry__0_n_3\ : STD_LOGIC;
  signal \sum_carry__0_n_4\ : STD_LOGIC;
  signal \sum_carry__0_n_5\ : STD_LOGIC;
  signal \sum_carry__0_n_6\ : STD_LOGIC;
  signal \sum_carry__0_n_7\ : STD_LOGIC;
  signal \sum_carry__10_n_0\ : STD_LOGIC;
  signal \sum_carry__10_n_1\ : STD_LOGIC;
  signal \sum_carry__10_n_2\ : STD_LOGIC;
  signal \sum_carry__10_n_3\ : STD_LOGIC;
  signal \sum_carry__10_n_4\ : STD_LOGIC;
  signal \sum_carry__10_n_5\ : STD_LOGIC;
  signal \sum_carry__10_n_6\ : STD_LOGIC;
  signal \sum_carry__10_n_7\ : STD_LOGIC;
  signal \sum_carry__11_n_0\ : STD_LOGIC;
  signal \sum_carry__11_n_1\ : STD_LOGIC;
  signal \sum_carry__11_n_2\ : STD_LOGIC;
  signal \sum_carry__11_n_3\ : STD_LOGIC;
  signal \sum_carry__11_n_4\ : STD_LOGIC;
  signal \sum_carry__11_n_5\ : STD_LOGIC;
  signal \sum_carry__11_n_6\ : STD_LOGIC;
  signal \sum_carry__11_n_7\ : STD_LOGIC;
  signal \sum_carry__12_n_0\ : STD_LOGIC;
  signal \sum_carry__12_n_1\ : STD_LOGIC;
  signal \sum_carry__12_n_2\ : STD_LOGIC;
  signal \sum_carry__12_n_3\ : STD_LOGIC;
  signal \sum_carry__12_n_4\ : STD_LOGIC;
  signal \sum_carry__12_n_5\ : STD_LOGIC;
  signal \sum_carry__12_n_6\ : STD_LOGIC;
  signal \sum_carry__12_n_7\ : STD_LOGIC;
  signal \sum_carry__13_n_0\ : STD_LOGIC;
  signal \sum_carry__13_n_1\ : STD_LOGIC;
  signal \sum_carry__13_n_2\ : STD_LOGIC;
  signal \sum_carry__13_n_3\ : STD_LOGIC;
  signal \sum_carry__13_n_4\ : STD_LOGIC;
  signal \sum_carry__13_n_5\ : STD_LOGIC;
  signal \sum_carry__13_n_6\ : STD_LOGIC;
  signal \sum_carry__13_n_7\ : STD_LOGIC;
  signal \sum_carry__14_n_0\ : STD_LOGIC;
  signal \sum_carry__14_n_1\ : STD_LOGIC;
  signal \sum_carry__14_n_2\ : STD_LOGIC;
  signal \sum_carry__14_n_3\ : STD_LOGIC;
  signal \sum_carry__14_n_4\ : STD_LOGIC;
  signal \sum_carry__14_n_5\ : STD_LOGIC;
  signal \sum_carry__14_n_6\ : STD_LOGIC;
  signal \sum_carry__14_n_7\ : STD_LOGIC;
  signal \sum_carry__15_n_0\ : STD_LOGIC;
  signal \sum_carry__15_n_1\ : STD_LOGIC;
  signal \sum_carry__15_n_2\ : STD_LOGIC;
  signal \sum_carry__15_n_3\ : STD_LOGIC;
  signal \sum_carry__15_n_4\ : STD_LOGIC;
  signal \sum_carry__15_n_5\ : STD_LOGIC;
  signal \sum_carry__15_n_6\ : STD_LOGIC;
  signal \sum_carry__15_n_7\ : STD_LOGIC;
  signal \sum_carry__16_n_0\ : STD_LOGIC;
  signal \sum_carry__16_n_1\ : STD_LOGIC;
  signal \sum_carry__16_n_2\ : STD_LOGIC;
  signal \sum_carry__16_n_3\ : STD_LOGIC;
  signal \sum_carry__16_n_4\ : STD_LOGIC;
  signal \sum_carry__16_n_5\ : STD_LOGIC;
  signal \sum_carry__16_n_6\ : STD_LOGIC;
  signal \sum_carry__16_n_7\ : STD_LOGIC;
  signal \sum_carry__17_n_0\ : STD_LOGIC;
  signal \sum_carry__17_n_1\ : STD_LOGIC;
  signal \sum_carry__17_n_2\ : STD_LOGIC;
  signal \sum_carry__17_n_3\ : STD_LOGIC;
  signal \sum_carry__17_n_4\ : STD_LOGIC;
  signal \sum_carry__17_n_5\ : STD_LOGIC;
  signal \sum_carry__17_n_6\ : STD_LOGIC;
  signal \sum_carry__17_n_7\ : STD_LOGIC;
  signal \sum_carry__18_n_0\ : STD_LOGIC;
  signal \sum_carry__18_n_1\ : STD_LOGIC;
  signal \sum_carry__18_n_2\ : STD_LOGIC;
  signal \sum_carry__18_n_3\ : STD_LOGIC;
  signal \sum_carry__18_n_4\ : STD_LOGIC;
  signal \sum_carry__18_n_5\ : STD_LOGIC;
  signal \sum_carry__18_n_6\ : STD_LOGIC;
  signal \sum_carry__18_n_7\ : STD_LOGIC;
  signal \sum_carry__19_n_0\ : STD_LOGIC;
  signal \sum_carry__19_n_1\ : STD_LOGIC;
  signal \sum_carry__19_n_2\ : STD_LOGIC;
  signal \sum_carry__19_n_3\ : STD_LOGIC;
  signal \sum_carry__19_n_4\ : STD_LOGIC;
  signal \sum_carry__19_n_5\ : STD_LOGIC;
  signal \sum_carry__19_n_6\ : STD_LOGIC;
  signal \sum_carry__19_n_7\ : STD_LOGIC;
  signal \sum_carry__1_n_0\ : STD_LOGIC;
  signal \sum_carry__1_n_1\ : STD_LOGIC;
  signal \sum_carry__1_n_2\ : STD_LOGIC;
  signal \sum_carry__1_n_3\ : STD_LOGIC;
  signal \sum_carry__1_n_4\ : STD_LOGIC;
  signal \sum_carry__1_n_5\ : STD_LOGIC;
  signal \sum_carry__1_n_6\ : STD_LOGIC;
  signal \sum_carry__1_n_7\ : STD_LOGIC;
  signal \sum_carry__20_n_0\ : STD_LOGIC;
  signal \sum_carry__20_n_1\ : STD_LOGIC;
  signal \sum_carry__20_n_2\ : STD_LOGIC;
  signal \sum_carry__20_n_3\ : STD_LOGIC;
  signal \sum_carry__20_n_4\ : STD_LOGIC;
  signal \sum_carry__20_n_5\ : STD_LOGIC;
  signal \sum_carry__20_n_6\ : STD_LOGIC;
  signal \sum_carry__20_n_7\ : STD_LOGIC;
  signal \sum_carry__21_n_0\ : STD_LOGIC;
  signal \sum_carry__21_n_1\ : STD_LOGIC;
  signal \sum_carry__21_n_2\ : STD_LOGIC;
  signal \sum_carry__21_n_3\ : STD_LOGIC;
  signal \sum_carry__21_n_4\ : STD_LOGIC;
  signal \sum_carry__21_n_5\ : STD_LOGIC;
  signal \sum_carry__21_n_6\ : STD_LOGIC;
  signal \sum_carry__21_n_7\ : STD_LOGIC;
  signal \sum_carry__22_n_0\ : STD_LOGIC;
  signal \sum_carry__22_n_1\ : STD_LOGIC;
  signal \sum_carry__22_n_2\ : STD_LOGIC;
  signal \sum_carry__22_n_3\ : STD_LOGIC;
  signal \sum_carry__22_n_4\ : STD_LOGIC;
  signal \sum_carry__22_n_5\ : STD_LOGIC;
  signal \sum_carry__22_n_6\ : STD_LOGIC;
  signal \sum_carry__22_n_7\ : STD_LOGIC;
  signal \sum_carry__23_n_0\ : STD_LOGIC;
  signal \sum_carry__23_n_1\ : STD_LOGIC;
  signal \sum_carry__23_n_2\ : STD_LOGIC;
  signal \sum_carry__23_n_3\ : STD_LOGIC;
  signal \sum_carry__23_n_4\ : STD_LOGIC;
  signal \sum_carry__23_n_5\ : STD_LOGIC;
  signal \sum_carry__23_n_6\ : STD_LOGIC;
  signal \sum_carry__23_n_7\ : STD_LOGIC;
  signal \sum_carry__24_n_0\ : STD_LOGIC;
  signal \sum_carry__24_n_1\ : STD_LOGIC;
  signal \sum_carry__24_n_2\ : STD_LOGIC;
  signal \sum_carry__24_n_3\ : STD_LOGIC;
  signal \sum_carry__24_n_4\ : STD_LOGIC;
  signal \sum_carry__24_n_5\ : STD_LOGIC;
  signal \sum_carry__24_n_6\ : STD_LOGIC;
  signal \sum_carry__24_n_7\ : STD_LOGIC;
  signal \sum_carry__25_n_3\ : STD_LOGIC;
  signal \sum_carry__25_n_6\ : STD_LOGIC;
  signal \sum_carry__25_n_7\ : STD_LOGIC;
  signal \sum_carry__2_n_0\ : STD_LOGIC;
  signal \sum_carry__2_n_1\ : STD_LOGIC;
  signal \sum_carry__2_n_2\ : STD_LOGIC;
  signal \sum_carry__2_n_3\ : STD_LOGIC;
  signal \sum_carry__2_n_4\ : STD_LOGIC;
  signal \sum_carry__2_n_5\ : STD_LOGIC;
  signal \sum_carry__2_n_6\ : STD_LOGIC;
  signal \sum_carry__2_n_7\ : STD_LOGIC;
  signal \sum_carry__3_n_0\ : STD_LOGIC;
  signal \sum_carry__3_n_1\ : STD_LOGIC;
  signal \sum_carry__3_n_2\ : STD_LOGIC;
  signal \sum_carry__3_n_3\ : STD_LOGIC;
  signal \sum_carry__3_n_4\ : STD_LOGIC;
  signal \sum_carry__3_n_5\ : STD_LOGIC;
  signal \sum_carry__3_n_6\ : STD_LOGIC;
  signal \sum_carry__3_n_7\ : STD_LOGIC;
  signal \sum_carry__4_n_0\ : STD_LOGIC;
  signal \sum_carry__4_n_1\ : STD_LOGIC;
  signal \sum_carry__4_n_2\ : STD_LOGIC;
  signal \sum_carry__4_n_3\ : STD_LOGIC;
  signal \sum_carry__4_n_4\ : STD_LOGIC;
  signal \sum_carry__4_n_5\ : STD_LOGIC;
  signal \sum_carry__4_n_6\ : STD_LOGIC;
  signal \sum_carry__4_n_7\ : STD_LOGIC;
  signal \sum_carry__5_n_0\ : STD_LOGIC;
  signal \sum_carry__5_n_1\ : STD_LOGIC;
  signal \sum_carry__5_n_2\ : STD_LOGIC;
  signal \sum_carry__5_n_3\ : STD_LOGIC;
  signal \sum_carry__5_n_4\ : STD_LOGIC;
  signal \sum_carry__5_n_5\ : STD_LOGIC;
  signal \sum_carry__5_n_6\ : STD_LOGIC;
  signal \sum_carry__5_n_7\ : STD_LOGIC;
  signal \sum_carry__6_n_0\ : STD_LOGIC;
  signal \sum_carry__6_n_1\ : STD_LOGIC;
  signal \sum_carry__6_n_2\ : STD_LOGIC;
  signal \sum_carry__6_n_3\ : STD_LOGIC;
  signal \sum_carry__6_n_4\ : STD_LOGIC;
  signal \sum_carry__6_n_5\ : STD_LOGIC;
  signal \sum_carry__6_n_6\ : STD_LOGIC;
  signal \sum_carry__6_n_7\ : STD_LOGIC;
  signal \sum_carry__7_n_0\ : STD_LOGIC;
  signal \sum_carry__7_n_1\ : STD_LOGIC;
  signal \sum_carry__7_n_2\ : STD_LOGIC;
  signal \sum_carry__7_n_3\ : STD_LOGIC;
  signal \sum_carry__7_n_4\ : STD_LOGIC;
  signal \sum_carry__7_n_5\ : STD_LOGIC;
  signal \sum_carry__7_n_6\ : STD_LOGIC;
  signal \sum_carry__7_n_7\ : STD_LOGIC;
  signal \sum_carry__8_n_0\ : STD_LOGIC;
  signal \sum_carry__8_n_1\ : STD_LOGIC;
  signal \sum_carry__8_n_2\ : STD_LOGIC;
  signal \sum_carry__8_n_3\ : STD_LOGIC;
  signal \sum_carry__8_n_4\ : STD_LOGIC;
  signal \sum_carry__8_n_5\ : STD_LOGIC;
  signal \sum_carry__8_n_6\ : STD_LOGIC;
  signal \sum_carry__8_n_7\ : STD_LOGIC;
  signal \sum_carry__9_n_0\ : STD_LOGIC;
  signal \sum_carry__9_n_1\ : STD_LOGIC;
  signal \sum_carry__9_n_2\ : STD_LOGIC;
  signal \sum_carry__9_n_3\ : STD_LOGIC;
  signal \sum_carry__9_n_4\ : STD_LOGIC;
  signal \sum_carry__9_n_5\ : STD_LOGIC;
  signal \sum_carry__9_n_6\ : STD_LOGIC;
  signal \sum_carry__9_n_7\ : STD_LOGIC;
  signal sum_carry_n_0 : STD_LOGIC;
  signal sum_carry_n_1 : STD_LOGIC;
  signal sum_carry_n_2 : STD_LOGIC;
  signal sum_carry_n_3 : STD_LOGIC;
  signal sum_carry_n_4 : STD_LOGIC;
  signal sum_carry_n_5 : STD_LOGIC;
  signal sum_carry_n_6 : STD_LOGIC;
  signal sum_carry_n_7 : STD_LOGIC;
  signal \NLW_sum_carry__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_carry__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sum_carry : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__15\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__16\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__17\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__18\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__19\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__20\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__21\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__22\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__23\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__24\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__25\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__9\ : label is 35;
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \data_stage[2]_8\(102 downto 0) <= \^data_stage[2]_8\(102 downto 0);
\genblk1[0].state_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__24_n_7\,
      Q => \^data_stage[2]_8\(97),
      R => '0'
    );
\genblk1[0].state_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__24_n_6\,
      Q => \^data_stage[2]_8\(98),
      R => '0'
    );
\genblk1[0].state_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__24_n_5\,
      Q => \^data_stage[2]_8\(99),
      R => '0'
    );
\genblk1[0].state_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__24_n_4\,
      Q => \^data_stage[2]_8\(100),
      R => '0'
    );
\genblk1[0].state_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__25_n_7\,
      Q => \^data_stage[2]_8\(101),
      R => '0'
    );
\genblk1[0].state_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__25_n_6\,
      Q => \^data_stage[2]_8\(102),
      R => '0'
    );
\genblk1[0].state_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__20_n_5\,
      Q => \^data_stage[2]_8\(84),
      R => '0'
    );
\genblk1[0].state_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__20_n_4\,
      Q => \^di\(3),
      R => '0'
    );
\genblk1[0].state_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__21_n_7\,
      Q => \^data_stage[2]_8\(85),
      R => '0'
    );
\genblk1[0].state_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__21_n_6\,
      Q => \^data_stage[2]_8\(86),
      R => '0'
    );
\genblk1[0].state_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__21_n_5\,
      Q => \^data_stage[2]_8\(87),
      R => '0'
    );
\genblk1[0].state_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__21_n_4\,
      Q => \^data_stage[2]_8\(88),
      R => '0'
    );
\genblk1[0].state_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__22_n_7\,
      Q => \^data_stage[2]_8\(89),
      R => '0'
    );
\genblk1[0].state_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__22_n_6\,
      Q => \^data_stage[2]_8\(90),
      R => '0'
    );
\genblk1[0].state_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__22_n_5\,
      Q => \^data_stage[2]_8\(91),
      R => '0'
    );
\genblk1[0].state_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__22_n_4\,
      Q => \^data_stage[2]_8\(92),
      R => '0'
    );
\genblk1[0].state_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__23_n_7\,
      Q => \^data_stage[2]_8\(93),
      R => '0'
    );
\genblk1[0].state_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__23_n_6\,
      Q => \^data_stage[2]_8\(94),
      R => '0'
    );
\genblk1[0].state_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__23_n_5\,
      Q => \^data_stage[2]_8\(95),
      R => '0'
    );
\genblk1[0].state_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__23_n_4\,
      Q => \^data_stage[2]_8\(96),
      R => '0'
    );
\genblk1[1].state_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__15_n_5\,
      Q => \^data_stage[2]_8\(66),
      R => '0'
    );
\genblk1[1].state_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__15_n_4\,
      Q => \^data_stage[2]_8\(67),
      R => '0'
    );
\genblk1[1].state_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__16_n_7\,
      Q => \^data_stage[2]_8\(68),
      R => '0'
    );
\genblk1[1].state_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__16_n_6\,
      Q => \^data_stage[2]_8\(69),
      R => '0'
    );
\genblk1[1].state_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__16_n_5\,
      Q => \^data_stage[2]_8\(70),
      R => '0'
    );
\genblk1[1].state_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__16_n_4\,
      Q => \^data_stage[2]_8\(71),
      R => '0'
    );
\genblk1[1].state_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__17_n_7\,
      Q => \^data_stage[2]_8\(72),
      R => '0'
    );
\genblk1[1].state_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__17_n_6\,
      Q => \^data_stage[2]_8\(73),
      R => '0'
    );
\genblk1[1].state_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__17_n_5\,
      Q => \^data_stage[2]_8\(74),
      R => '0'
    );
\genblk1[1].state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__17_n_4\,
      Q => \^data_stage[2]_8\(75),
      R => '0'
    );
\genblk1[1].state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__18_n_7\,
      Q => \^data_stage[2]_8\(76),
      R => '0'
    );
\genblk1[1].state_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__18_n_6\,
      Q => \^data_stage[2]_8\(77),
      R => '0'
    );
\genblk1[1].state_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__18_n_5\,
      Q => \^data_stage[2]_8\(78),
      R => '0'
    );
\genblk1[1].state_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__18_n_4\,
      Q => \^data_stage[2]_8\(79),
      R => '0'
    );
\genblk1[1].state_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__19_n_7\,
      Q => \^data_stage[2]_8\(80),
      R => '0'
    );
\genblk1[1].state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__19_n_6\,
      Q => \^data_stage[2]_8\(81),
      R => '0'
    );
\genblk1[1].state_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__19_n_5\,
      Q => \^data_stage[2]_8\(82),
      R => '0'
    );
\genblk1[1].state_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__19_n_4\,
      Q => \^data_stage[2]_8\(83),
      R => '0'
    );
\genblk1[1].state_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__20_n_7\,
      Q => \^di\(0),
      R => '0'
    );
\genblk1[1].state_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__20_n_6\,
      Q => \^di\(1),
      R => '0'
    );
\genblk1[2].state_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__10_n_5\,
      Q => \^data_stage[2]_8\(46),
      R => '0'
    );
\genblk1[2].state_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__10_n_4\,
      Q => \^data_stage[2]_8\(47),
      R => '0'
    );
\genblk1[2].state_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__11_n_7\,
      Q => \^data_stage[2]_8\(48),
      R => '0'
    );
\genblk1[2].state_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__11_n_6\,
      Q => \^data_stage[2]_8\(49),
      R => '0'
    );
\genblk1[2].state_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__11_n_5\,
      Q => \^data_stage[2]_8\(50),
      R => '0'
    );
\genblk1[2].state_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__11_n_4\,
      Q => \^data_stage[2]_8\(51),
      R => '0'
    );
\genblk1[2].state_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__12_n_7\,
      Q => \^data_stage[2]_8\(52),
      R => '0'
    );
\genblk1[2].state_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__12_n_6\,
      Q => \^data_stage[2]_8\(53),
      R => '0'
    );
\genblk1[2].state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__12_n_5\,
      Q => \^data_stage[2]_8\(54),
      R => '0'
    );
\genblk1[2].state_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__12_n_4\,
      Q => \^data_stage[2]_8\(55),
      R => '0'
    );
\genblk1[2].state_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__13_n_7\,
      Q => \^data_stage[2]_8\(56),
      R => '0'
    );
\genblk1[2].state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__13_n_6\,
      Q => \^data_stage[2]_8\(57),
      R => '0'
    );
\genblk1[2].state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__13_n_5\,
      Q => \^data_stage[2]_8\(58),
      R => '0'
    );
\genblk1[2].state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__13_n_4\,
      Q => \^data_stage[2]_8\(59),
      R => '0'
    );
\genblk1[2].state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__14_n_7\,
      Q => \^data_stage[2]_8\(60),
      R => '0'
    );
\genblk1[2].state_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__14_n_6\,
      Q => \^data_stage[2]_8\(61),
      R => '0'
    );
\genblk1[2].state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__14_n_5\,
      Q => \^data_stage[2]_8\(62),
      R => '0'
    );
\genblk1[2].state_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__14_n_4\,
      Q => \^data_stage[2]_8\(63),
      R => '0'
    );
\genblk1[2].state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__15_n_7\,
      Q => \^data_stage[2]_8\(64),
      R => '0'
    );
\genblk1[2].state_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__15_n_6\,
      Q => \^data_stage[2]_8\(65),
      R => '0'
    );
\genblk1[3].state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__5_n_5\,
      Q => \^data_stage[2]_8\(26),
      R => '0'
    );
\genblk1[3].state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__5_n_4\,
      Q => \^data_stage[2]_8\(27),
      R => '0'
    );
\genblk1[3].state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__6_n_7\,
      Q => \^data_stage[2]_8\(28),
      R => '0'
    );
\genblk1[3].state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__6_n_6\,
      Q => \^data_stage[2]_8\(29),
      R => '0'
    );
\genblk1[3].state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__6_n_5\,
      Q => \^data_stage[2]_8\(30),
      R => '0'
    );
\genblk1[3].state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__6_n_4\,
      Q => \^data_stage[2]_8\(31),
      R => '0'
    );
\genblk1[3].state_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__7_n_7\,
      Q => \^data_stage[2]_8\(32),
      R => '0'
    );
\genblk1[3].state_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__7_n_6\,
      Q => \^data_stage[2]_8\(33),
      R => '0'
    );
\genblk1[3].state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__7_n_5\,
      Q => \^data_stage[2]_8\(34),
      R => '0'
    );
\genblk1[3].state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__7_n_4\,
      Q => \^data_stage[2]_8\(35),
      R => '0'
    );
\genblk1[3].state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__8_n_7\,
      Q => \^data_stage[2]_8\(36),
      R => '0'
    );
\genblk1[3].state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__8_n_6\,
      Q => \^data_stage[2]_8\(37),
      R => '0'
    );
\genblk1[3].state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__8_n_5\,
      Q => \^data_stage[2]_8\(38),
      R => '0'
    );
\genblk1[3].state_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__8_n_4\,
      Q => \^data_stage[2]_8\(39),
      R => '0'
    );
\genblk1[3].state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__9_n_7\,
      Q => \^data_stage[2]_8\(40),
      R => '0'
    );
\genblk1[3].state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__9_n_6\,
      Q => \^data_stage[2]_8\(41),
      R => '0'
    );
\genblk1[3].state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__9_n_5\,
      Q => \^data_stage[2]_8\(42),
      R => '0'
    );
\genblk1[3].state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__9_n_4\,
      Q => \^data_stage[2]_8\(43),
      R => '0'
    );
\genblk1[3].state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__10_n_7\,
      Q => \^data_stage[2]_8\(44),
      R => '0'
    );
\genblk1[3].state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__10_n_6\,
      Q => \^data_stage[2]_8\(45),
      R => '0'
    );
\genblk1[4].state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_7,
      Q => \^data_stage[2]_8\(0),
      R => '0'
    );
\genblk1[4].state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_5\,
      Q => \^data_stage[2]_8\(10),
      R => '0'
    );
\genblk1[4].state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_4\,
      Q => \^data_stage[2]_8\(11),
      R => '0'
    );
\genblk1[4].state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_7\,
      Q => \^data_stage[2]_8\(12),
      R => '0'
    );
\genblk1[4].state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_6\,
      Q => \^data_stage[2]_8\(13),
      R => '0'
    );
\genblk1[4].state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_5\,
      Q => \^data_stage[2]_8\(14),
      R => '0'
    );
\genblk1[4].state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_4\,
      Q => \^data_stage[2]_8\(15),
      R => '0'
    );
\genblk1[4].state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_7\,
      Q => \^data_stage[2]_8\(16),
      R => '0'
    );
\genblk1[4].state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_6\,
      Q => \^data_stage[2]_8\(17),
      R => '0'
    );
\genblk1[4].state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_5\,
      Q => \^data_stage[2]_8\(18),
      R => '0'
    );
\genblk1[4].state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_4\,
      Q => \^data_stage[2]_8\(19),
      R => '0'
    );
\genblk1[4].state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_6,
      Q => \^data_stage[2]_8\(1),
      R => '0'
    );
\genblk1[4].state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_7\,
      Q => \^data_stage[2]_8\(20),
      R => '0'
    );
\genblk1[4].state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_6\,
      Q => \^data_stage[2]_8\(21),
      R => '0'
    );
\genblk1[4].state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_5\,
      Q => \^data_stage[2]_8\(22),
      R => '0'
    );
\genblk1[4].state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_4\,
      Q => \^data_stage[2]_8\(23),
      R => '0'
    );
\genblk1[4].state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_7\,
      Q => \^data_stage[2]_8\(24),
      R => '0'
    );
\genblk1[4].state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_6\,
      Q => \^data_stage[2]_8\(25),
      R => '0'
    );
\genblk1[4].state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_5,
      Q => \^data_stage[2]_8\(2),
      R => '0'
    );
\genblk1[4].state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_4,
      Q => \^data_stage[2]_8\(3),
      R => '0'
    );
\genblk1[4].state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_7\,
      Q => \^data_stage[2]_8\(4),
      R => '0'
    );
\genblk1[4].state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_6\,
      Q => \^data_stage[2]_8\(5),
      R => '0'
    );
\genblk1[4].state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_5\,
      Q => \^data_stage[2]_8\(6),
      R => '0'
    );
\genblk1[4].state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_4\,
      Q => \^data_stage[2]_8\(7),
      R => '0'
    );
\genblk1[4].state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_7\,
      Q => \^data_stage[2]_8\(8),
      R => '0'
    );
\genblk1[4].state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_6\,
      Q => \^data_stage[2]_8\(9),
      R => '0'
    );
sum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_carry_n_0,
      CO(2) => sum_carry_n_1,
      CO(1) => sum_carry_n_2,
      CO(0) => sum_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(3 downto 0),
      O(3) => sum_carry_n_4,
      O(2) => sum_carry_n_5,
      O(1) => sum_carry_n_6,
      O(0) => sum_carry_n_7,
      S(3 downto 0) => \genblk1[4].state_reg[3]_1\(3 downto 0)
    );
\sum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_carry_n_0,
      CO(3) => \sum_carry__0_n_0\,
      CO(2) => \sum_carry__0_n_1\,
      CO(1) => \sum_carry__0_n_2\,
      CO(0) => \sum_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(7 downto 4),
      O(3) => \sum_carry__0_n_4\,
      O(2) => \sum_carry__0_n_5\,
      O(1) => \sum_carry__0_n_6\,
      O(0) => \sum_carry__0_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[7]_1\(3 downto 0)
    );
\sum_carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(7),
      I1 => \data_stage[3]_9\(7),
      O => \genblk1[4].state_reg[7]_0\(3)
    );
\sum_carry__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(6),
      I1 => \data_stage[3]_9\(6),
      O => \genblk1[4].state_reg[7]_0\(2)
    );
\sum_carry__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(5),
      I1 => \data_stage[3]_9\(5),
      O => \genblk1[4].state_reg[7]_0\(1)
    );
\sum_carry__0_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(4),
      I1 => \data_stage[3]_9\(4),
      O => \genblk1[4].state_reg[7]_0\(0)
    );
\sum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__0_n_0\,
      CO(3) => \sum_carry__1_n_0\,
      CO(2) => \sum_carry__1_n_1\,
      CO(1) => \sum_carry__1_n_2\,
      CO(0) => \sum_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(11 downto 8),
      O(3) => \sum_carry__1_n_4\,
      O(2) => \sum_carry__1_n_5\,
      O(1) => \sum_carry__1_n_6\,
      O(0) => \sum_carry__1_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[11]_1\(3 downto 0)
    );
\sum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__9_n_0\,
      CO(3) => \sum_carry__10_n_0\,
      CO(2) => \sum_carry__10_n_1\,
      CO(1) => \sum_carry__10_n_2\,
      CO(0) => \sum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[1]_7\(45),
      DI(2) => sum00_out_0(1),
      DI(1 downto 0) => \data_stage[1]_7\(44 downto 43),
      O(3) => \sum_carry__10_n_4\,
      O(2) => \sum_carry__10_n_5\,
      O(1) => \sum_carry__10_n_6\,
      O(0) => \sum_carry__10_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[47]_1\(3 downto 0)
    );
\sum_carry__10_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_2\(1),
      I1 => adc_valid_b,
      I2 => \^data_stage[2]_8\(46),
      O => sum00_out(1)
    );
\sum_carry__10_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(47),
      I1 => \data_stage[3]_9\(47),
      O => \genblk1[2].state_reg[47]_0\(3)
    );
\sum_carry__10_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[2]_8\(46),
      I1 => \data_stage[3]_9\(46),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_2\(1),
      O => \genblk1[2].state_reg[47]_0\(2)
    );
\sum_carry__10_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(45),
      I1 => \data_stage[3]_9\(45),
      O => \genblk1[2].state_reg[47]_0\(1)
    );
\sum_carry__10_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(44),
      I1 => \data_stage[3]_9\(44),
      O => \genblk1[2].state_reg[47]_0\(0)
    );
\sum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__10_n_0\,
      CO(3) => \sum_carry__11_n_0\,
      CO(2) => \sum_carry__11_n_1\,
      CO(1) => \sum_carry__11_n_2\,
      CO(0) => \sum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(49 downto 46),
      O(3) => \sum_carry__11_n_4\,
      O(2) => \sum_carry__11_n_5\,
      O(1) => \sum_carry__11_n_6\,
      O(0) => \sum_carry__11_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[51]_1\(3 downto 0)
    );
\sum_carry__11_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(51),
      I1 => \data_stage[3]_9\(51),
      O => \genblk1[2].state_reg[51]_0\(3)
    );
\sum_carry__11_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(50),
      I1 => \data_stage[3]_9\(50),
      O => \genblk1[2].state_reg[51]_0\(2)
    );
\sum_carry__11_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(49),
      I1 => \data_stage[3]_9\(49),
      O => \genblk1[2].state_reg[51]_0\(1)
    );
\sum_carry__11_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(48),
      I1 => \data_stage[3]_9\(48),
      O => \genblk1[2].state_reg[51]_0\(0)
    );
\sum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__11_n_0\,
      CO(3) => \sum_carry__12_n_0\,
      CO(2) => \sum_carry__12_n_1\,
      CO(1) => \sum_carry__12_n_2\,
      CO(0) => \sum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(53 downto 50),
      O(3) => \sum_carry__12_n_4\,
      O(2) => \sum_carry__12_n_5\,
      O(1) => \sum_carry__12_n_6\,
      O(0) => \sum_carry__12_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[55]_1\(3 downto 0)
    );
\sum_carry__12_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(55),
      I1 => \data_stage[3]_9\(55),
      O => \genblk1[2].state_reg[55]_0\(3)
    );
\sum_carry__12_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(54),
      I1 => \data_stage[3]_9\(54),
      O => \genblk1[2].state_reg[55]_0\(2)
    );
\sum_carry__12_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(53),
      I1 => \data_stage[3]_9\(53),
      O => \genblk1[2].state_reg[55]_0\(1)
    );
\sum_carry__12_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(52),
      I1 => \data_stage[3]_9\(52),
      O => \genblk1[2].state_reg[55]_0\(0)
    );
\sum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__12_n_0\,
      CO(3) => \sum_carry__13_n_0\,
      CO(2) => \sum_carry__13_n_1\,
      CO(1) => \sum_carry__13_n_2\,
      CO(0) => \sum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(57 downto 54),
      O(3) => \sum_carry__13_n_4\,
      O(2) => \sum_carry__13_n_5\,
      O(1) => \sum_carry__13_n_6\,
      O(0) => \sum_carry__13_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[59]_1\(3 downto 0)
    );
\sum_carry__13_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(59),
      I1 => \data_stage[3]_9\(59),
      O => \genblk1[2].state_reg[59]_0\(3)
    );
\sum_carry__13_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(58),
      I1 => \data_stage[3]_9\(58),
      O => \genblk1[2].state_reg[59]_0\(2)
    );
\sum_carry__13_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(57),
      I1 => \data_stage[3]_9\(57),
      O => \genblk1[2].state_reg[59]_0\(1)
    );
\sum_carry__13_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(56),
      I1 => \data_stage[3]_9\(56),
      O => \genblk1[2].state_reg[59]_0\(0)
    );
\sum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__13_n_0\,
      CO(3) => \sum_carry__14_n_0\,
      CO(2) => \sum_carry__14_n_1\,
      CO(1) => \sum_carry__14_n_2\,
      CO(0) => \sum_carry__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(61 downto 58),
      O(3) => \sum_carry__14_n_4\,
      O(2) => \sum_carry__14_n_5\,
      O(1) => \sum_carry__14_n_6\,
      O(0) => \sum_carry__14_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[63]_1\(3 downto 0)
    );
\sum_carry__14_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(63),
      I1 => \data_stage[3]_9\(63),
      O => \genblk1[2].state_reg[63]_0\(3)
    );
\sum_carry__14_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(62),
      I1 => \data_stage[3]_9\(62),
      O => \genblk1[2].state_reg[63]_0\(2)
    );
\sum_carry__14_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(61),
      I1 => \data_stage[3]_9\(61),
      O => \genblk1[2].state_reg[63]_0\(1)
    );
\sum_carry__14_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(60),
      I1 => \data_stage[3]_9\(60),
      O => \genblk1[2].state_reg[63]_0\(0)
    );
\sum_carry__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__14_n_0\,
      CO(3) => \sum_carry__15_n_0\,
      CO(2) => \sum_carry__15_n_1\,
      CO(1) => \sum_carry__15_n_2\,
      CO(0) => \sum_carry__15_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[1]_7\(64),
      DI(2) => sum00_out_0(2),
      DI(1 downto 0) => \data_stage[1]_7\(63 downto 62),
      O(3) => \sum_carry__15_n_4\,
      O(2) => \sum_carry__15_n_5\,
      O(1) => \sum_carry__15_n_6\,
      O(0) => \sum_carry__15_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[67]_1\(3 downto 0)
    );
\sum_carry__15_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_2\(2),
      I1 => adc_valid_b,
      I2 => \^data_stage[2]_8\(66),
      O => sum00_out(2)
    );
\sum_carry__15_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(67),
      I1 => \data_stage[3]_9\(67),
      O => \genblk1[1].state_reg[67]_0\(3)
    );
\sum_carry__15_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[2]_8\(66),
      I1 => \data_stage[3]_9\(66),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_2\(2),
      O => \genblk1[1].state_reg[67]_0\(2)
    );
\sum_carry__15_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(65),
      I1 => \data_stage[3]_9\(65),
      O => \genblk1[1].state_reg[67]_0\(1)
    );
\sum_carry__15_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(64),
      I1 => \data_stage[3]_9\(64),
      O => \genblk1[1].state_reg[67]_0\(0)
    );
\sum_carry__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__15_n_0\,
      CO(3) => \sum_carry__16_n_0\,
      CO(2) => \sum_carry__16_n_1\,
      CO(1) => \sum_carry__16_n_2\,
      CO(0) => \sum_carry__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(68 downto 65),
      O(3) => \sum_carry__16_n_4\,
      O(2) => \sum_carry__16_n_5\,
      O(1) => \sum_carry__16_n_6\,
      O(0) => \sum_carry__16_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[71]_1\(3 downto 0)
    );
\sum_carry__16_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(71),
      I1 => \data_stage[3]_9\(71),
      O => \genblk1[1].state_reg[71]_0\(3)
    );
\sum_carry__16_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(70),
      I1 => \data_stage[3]_9\(70),
      O => \genblk1[1].state_reg[71]_0\(2)
    );
\sum_carry__16_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(69),
      I1 => \data_stage[3]_9\(69),
      O => \genblk1[1].state_reg[71]_0\(1)
    );
\sum_carry__16_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(68),
      I1 => \data_stage[3]_9\(68),
      O => \genblk1[1].state_reg[71]_0\(0)
    );
\sum_carry__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__16_n_0\,
      CO(3) => \sum_carry__17_n_0\,
      CO(2) => \sum_carry__17_n_1\,
      CO(1) => \sum_carry__17_n_2\,
      CO(0) => \sum_carry__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(72 downto 69),
      O(3) => \sum_carry__17_n_4\,
      O(2) => \sum_carry__17_n_5\,
      O(1) => \sum_carry__17_n_6\,
      O(0) => \sum_carry__17_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[75]_1\(3 downto 0)
    );
\sum_carry__17_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(75),
      I1 => \data_stage[3]_9\(75),
      O => \genblk1[1].state_reg[75]_0\(3)
    );
\sum_carry__17_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(74),
      I1 => \data_stage[3]_9\(74),
      O => \genblk1[1].state_reg[75]_0\(2)
    );
\sum_carry__17_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(73),
      I1 => \data_stage[3]_9\(73),
      O => \genblk1[1].state_reg[75]_0\(1)
    );
\sum_carry__17_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(72),
      I1 => \data_stage[3]_9\(72),
      O => \genblk1[1].state_reg[75]_0\(0)
    );
\sum_carry__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__17_n_0\,
      CO(3) => \sum_carry__18_n_0\,
      CO(2) => \sum_carry__18_n_1\,
      CO(1) => \sum_carry__18_n_2\,
      CO(0) => \sum_carry__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(76 downto 73),
      O(3) => \sum_carry__18_n_4\,
      O(2) => \sum_carry__18_n_5\,
      O(1) => \sum_carry__18_n_6\,
      O(0) => \sum_carry__18_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[79]_1\(3 downto 0)
    );
\sum_carry__18_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(79),
      I1 => \data_stage[3]_9\(79),
      O => \genblk1[1].state_reg[79]_0\(3)
    );
\sum_carry__18_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(78),
      I1 => \data_stage[3]_9\(78),
      O => \genblk1[1].state_reg[79]_0\(2)
    );
\sum_carry__18_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(77),
      I1 => \data_stage[3]_9\(77),
      O => \genblk1[1].state_reg[79]_0\(1)
    );
\sum_carry__18_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(76),
      I1 => \data_stage[3]_9\(76),
      O => \genblk1[1].state_reg[79]_0\(0)
    );
\sum_carry__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__18_n_0\,
      CO(3) => \sum_carry__19_n_0\,
      CO(2) => \sum_carry__19_n_1\,
      CO(1) => \sum_carry__19_n_2\,
      CO(0) => \sum_carry__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(80 downto 77),
      O(3) => \sum_carry__19_n_4\,
      O(2) => \sum_carry__19_n_5\,
      O(1) => \sum_carry__19_n_6\,
      O(0) => \sum_carry__19_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[83]_1\(3 downto 0)
    );
\sum_carry__19_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(83),
      I1 => \data_stage[3]_9\(83),
      O => \genblk1[1].state_reg[83]_0\(3)
    );
\sum_carry__19_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(82),
      I1 => \data_stage[3]_9\(82),
      O => \genblk1[1].state_reg[83]_0\(2)
    );
\sum_carry__19_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(81),
      I1 => \data_stage[3]_9\(81),
      O => \genblk1[1].state_reg[83]_0\(1)
    );
\sum_carry__19_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(80),
      I1 => \data_stage[3]_9\(80),
      O => \genblk1[1].state_reg[83]_0\(0)
    );
\sum_carry__1_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(11),
      I1 => \data_stage[3]_9\(11),
      O => \genblk1[4].state_reg[11]_0\(3)
    );
\sum_carry__1_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(10),
      I1 => \data_stage[3]_9\(10),
      O => \genblk1[4].state_reg[11]_0\(2)
    );
\sum_carry__1_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(9),
      I1 => \data_stage[3]_9\(9),
      O => \genblk1[4].state_reg[11]_0\(1)
    );
\sum_carry__1_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(8),
      I1 => \data_stage[3]_9\(8),
      O => \genblk1[4].state_reg[11]_0\(0)
    );
\sum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__1_n_0\,
      CO(3) => \sum_carry__2_n_0\,
      CO(2) => \sum_carry__2_n_1\,
      CO(1) => \sum_carry__2_n_2\,
      CO(0) => \sum_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(15 downto 12),
      O(3) => \sum_carry__2_n_4\,
      O(2) => \sum_carry__2_n_5\,
      O(1) => \sum_carry__2_n_6\,
      O(0) => \sum_carry__2_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[15]_1\(3 downto 0)
    );
\sum_carry__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__19_n_0\,
      CO(3) => \sum_carry__20_n_0\,
      CO(2) => \sum_carry__20_n_1\,
      CO(1) => \sum_carry__20_n_2\,
      CO(0) => \sum_carry__20_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[1]_7\(83),
      DI(2) => sum00_out_0(3),
      DI(1 downto 0) => \data_stage[1]_7\(82 downto 81),
      O(3) => \sum_carry__20_n_4\,
      O(2) => \sum_carry__20_n_5\,
      O(1) => \sum_carry__20_n_6\,
      O(0) => \sum_carry__20_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[87]_1\(3 downto 0)
    );
\sum_carry__20_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_2\(3),
      I1 => adc_valid_b,
      I2 => \^data_stage[2]_8\(84),
      O => \^di\(2)
    );
\sum_carry__20_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => \data_stage[3]_9\(87),
      O => \genblk1[0].state_reg[87]_0\(3)
    );
\sum_carry__20_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[2]_8\(84),
      I1 => \data_stage[3]_9\(86),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_2\(3),
      O => \genblk1[0].state_reg[87]_0\(2)
    );
\sum_carry__20_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \data_stage[3]_9\(85),
      O => \genblk1[0].state_reg[87]_0\(1)
    );
\sum_carry__20_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \data_stage[3]_9\(84),
      O => \genblk1[0].state_reg[87]_0\(0)
    );
\sum_carry__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__20_n_0\,
      CO(3) => \sum_carry__21_n_0\,
      CO(2) => \sum_carry__21_n_1\,
      CO(1) => \sum_carry__21_n_2\,
      CO(0) => \sum_carry__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(87 downto 84),
      O(3) => \sum_carry__21_n_4\,
      O(2) => \sum_carry__21_n_5\,
      O(1) => \sum_carry__21_n_6\,
      O(0) => \sum_carry__21_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[91]_1\(3 downto 0)
    );
\sum_carry__21_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(88),
      I1 => \data_stage[3]_9\(91),
      O => \genblk1[0].state_reg[91]_0\(3)
    );
\sum_carry__21_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(87),
      I1 => \data_stage[3]_9\(90),
      O => \genblk1[0].state_reg[91]_0\(2)
    );
\sum_carry__21_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(86),
      I1 => \data_stage[3]_9\(89),
      O => \genblk1[0].state_reg[91]_0\(1)
    );
\sum_carry__21_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(85),
      I1 => \data_stage[3]_9\(88),
      O => \genblk1[0].state_reg[91]_0\(0)
    );
\sum_carry__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__21_n_0\,
      CO(3) => \sum_carry__22_n_0\,
      CO(2) => \sum_carry__22_n_1\,
      CO(1) => \sum_carry__22_n_2\,
      CO(0) => \sum_carry__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(91 downto 88),
      O(3) => \sum_carry__22_n_4\,
      O(2) => \sum_carry__22_n_5\,
      O(1) => \sum_carry__22_n_6\,
      O(0) => \sum_carry__22_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[95]_1\(3 downto 0)
    );
\sum_carry__22_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(92),
      I1 => \data_stage[3]_9\(95),
      O => \genblk1[0].state_reg[95]_0\(3)
    );
\sum_carry__22_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(91),
      I1 => \data_stage[3]_9\(94),
      O => \genblk1[0].state_reg[95]_0\(2)
    );
\sum_carry__22_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(90),
      I1 => \data_stage[3]_9\(93),
      O => \genblk1[0].state_reg[95]_0\(1)
    );
\sum_carry__22_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(89),
      I1 => \data_stage[3]_9\(92),
      O => \genblk1[0].state_reg[95]_0\(0)
    );
\sum_carry__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__22_n_0\,
      CO(3) => \sum_carry__23_n_0\,
      CO(2) => \sum_carry__23_n_1\,
      CO(1) => \sum_carry__23_n_2\,
      CO(0) => \sum_carry__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(95 downto 92),
      O(3) => \sum_carry__23_n_4\,
      O(2) => \sum_carry__23_n_5\,
      O(1) => \sum_carry__23_n_6\,
      O(0) => \sum_carry__23_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[99]_1\(3 downto 0)
    );
\sum_carry__23_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(96),
      I1 => \data_stage[3]_9\(99),
      O => \genblk1[0].state_reg[99]_0\(3)
    );
\sum_carry__23_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(95),
      I1 => \data_stage[3]_9\(98),
      O => \genblk1[0].state_reg[99]_0\(2)
    );
\sum_carry__23_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(94),
      I1 => \data_stage[3]_9\(97),
      O => \genblk1[0].state_reg[99]_0\(1)
    );
\sum_carry__23_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(93),
      I1 => \data_stage[3]_9\(96),
      O => \genblk1[0].state_reg[99]_0\(0)
    );
\sum_carry__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__23_n_0\,
      CO(3) => \sum_carry__24_n_0\,
      CO(2) => \sum_carry__24_n_1\,
      CO(1) => \sum_carry__24_n_2\,
      CO(0) => \sum_carry__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(99 downto 96),
      O(3) => \sum_carry__24_n_4\,
      O(2) => \sum_carry__24_n_5\,
      O(1) => \sum_carry__24_n_6\,
      O(0) => \sum_carry__24_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[103]_1\(3 downto 0)
    );
\sum_carry__24_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(100),
      I1 => \data_stage[3]_9\(103),
      O => \genblk1[0].state_reg[103]_0\(3)
    );
\sum_carry__24_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(99),
      I1 => \data_stage[3]_9\(102),
      O => \genblk1[0].state_reg[103]_0\(2)
    );
\sum_carry__24_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(98),
      I1 => \data_stage[3]_9\(101),
      O => \genblk1[0].state_reg[103]_0\(1)
    );
\sum_carry__24_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(97),
      I1 => \data_stage[3]_9\(100),
      O => \genblk1[0].state_reg[103]_0\(0)
    );
\sum_carry__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__24_n_0\,
      CO(3 downto 1) => \NLW_sum_carry__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_carry__25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_stage[1]_7\(100),
      O(3 downto 2) => \NLW_sum_carry__25_O_UNCONNECTED\(3 downto 2),
      O(1) => \sum_carry__25_n_6\,
      O(0) => \sum_carry__25_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => S(1 downto 0)
    );
\sum_carry__25_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(102),
      I1 => \data_stage[3]_9\(105),
      O => \genblk1[0].state_reg[105]_0\(1)
    );
\sum_carry__25_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(101),
      I1 => \data_stage[3]_9\(104),
      O => \genblk1[0].state_reg[105]_0\(0)
    );
\sum_carry__2_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(15),
      I1 => \data_stage[3]_9\(15),
      O => \genblk1[4].state_reg[15]_0\(3)
    );
\sum_carry__2_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(14),
      I1 => \data_stage[3]_9\(14),
      O => \genblk1[4].state_reg[15]_0\(2)
    );
\sum_carry__2_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(13),
      I1 => \data_stage[3]_9\(13),
      O => \genblk1[4].state_reg[15]_0\(1)
    );
\sum_carry__2_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(12),
      I1 => \data_stage[3]_9\(12),
      O => \genblk1[4].state_reg[15]_0\(0)
    );
\sum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__2_n_0\,
      CO(3) => \sum_carry__3_n_0\,
      CO(2) => \sum_carry__3_n_1\,
      CO(1) => \sum_carry__3_n_2\,
      CO(0) => \sum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(19 downto 16),
      O(3) => \sum_carry__3_n_4\,
      O(2) => \sum_carry__3_n_5\,
      O(1) => \sum_carry__3_n_6\,
      O(0) => \sum_carry__3_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[19]_1\(3 downto 0)
    );
\sum_carry__3_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(19),
      I1 => \data_stage[3]_9\(19),
      O => \genblk1[4].state_reg[19]_0\(3)
    );
\sum_carry__3_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(18),
      I1 => \data_stage[3]_9\(18),
      O => \genblk1[4].state_reg[19]_0\(2)
    );
\sum_carry__3_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(17),
      I1 => \data_stage[3]_9\(17),
      O => \genblk1[4].state_reg[19]_0\(1)
    );
\sum_carry__3_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(16),
      I1 => \data_stage[3]_9\(16),
      O => \genblk1[4].state_reg[19]_0\(0)
    );
\sum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__3_n_0\,
      CO(3) => \sum_carry__4_n_0\,
      CO(2) => \sum_carry__4_n_1\,
      CO(1) => \sum_carry__4_n_2\,
      CO(0) => \sum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(23 downto 20),
      O(3) => \sum_carry__4_n_4\,
      O(2) => \sum_carry__4_n_5\,
      O(1) => \sum_carry__4_n_6\,
      O(0) => \sum_carry__4_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[23]_1\(3 downto 0)
    );
\sum_carry__4_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(23),
      I1 => \data_stage[3]_9\(23),
      O => \genblk1[4].state_reg[23]_0\(3)
    );
\sum_carry__4_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(22),
      I1 => \data_stage[3]_9\(22),
      O => \genblk1[4].state_reg[23]_0\(2)
    );
\sum_carry__4_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(21),
      I1 => \data_stage[3]_9\(21),
      O => \genblk1[4].state_reg[23]_0\(1)
    );
\sum_carry__4_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(20),
      I1 => \data_stage[3]_9\(20),
      O => \genblk1[4].state_reg[23]_0\(0)
    );
\sum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__4_n_0\,
      CO(3) => \sum_carry__5_n_0\,
      CO(2) => \sum_carry__5_n_1\,
      CO(1) => \sum_carry__5_n_2\,
      CO(0) => \sum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[1]_7\(26),
      DI(2) => sum00_out_0(0),
      DI(1 downto 0) => \data_stage[1]_7\(25 downto 24),
      O(3) => \sum_carry__5_n_4\,
      O(2) => \sum_carry__5_n_5\,
      O(1) => \sum_carry__5_n_6\,
      O(0) => \sum_carry__5_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[27]_1\(3 downto 0)
    );
\sum_carry__5_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_2\(0),
      I1 => adc_valid_b,
      I2 => \^data_stage[2]_8\(26),
      O => sum00_out(0)
    );
\sum_carry__5_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(27),
      I1 => \data_stage[3]_9\(27),
      O => \genblk1[3].state_reg[27]_0\(3)
    );
\sum_carry__5_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[2]_8\(26),
      I1 => \data_stage[3]_9\(26),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_2\(0),
      O => \genblk1[3].state_reg[27]_0\(2)
    );
\sum_carry__5_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(25),
      I1 => \data_stage[3]_9\(25),
      O => \genblk1[3].state_reg[27]_0\(1)
    );
\sum_carry__5_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(24),
      I1 => \data_stage[3]_9\(24),
      O => \genblk1[3].state_reg[27]_0\(0)
    );
\sum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__5_n_0\,
      CO(3) => \sum_carry__6_n_0\,
      CO(2) => \sum_carry__6_n_1\,
      CO(1) => \sum_carry__6_n_2\,
      CO(0) => \sum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(30 downto 27),
      O(3) => \sum_carry__6_n_4\,
      O(2) => \sum_carry__6_n_5\,
      O(1) => \sum_carry__6_n_6\,
      O(0) => \sum_carry__6_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[31]_1\(3 downto 0)
    );
\sum_carry__6_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(31),
      I1 => \data_stage[3]_9\(31),
      O => \genblk1[3].state_reg[31]_0\(3)
    );
\sum_carry__6_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(30),
      I1 => \data_stage[3]_9\(30),
      O => \genblk1[3].state_reg[31]_0\(2)
    );
\sum_carry__6_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(29),
      I1 => \data_stage[3]_9\(29),
      O => \genblk1[3].state_reg[31]_0\(1)
    );
\sum_carry__6_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(28),
      I1 => \data_stage[3]_9\(28),
      O => \genblk1[3].state_reg[31]_0\(0)
    );
\sum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__6_n_0\,
      CO(3) => \sum_carry__7_n_0\,
      CO(2) => \sum_carry__7_n_1\,
      CO(1) => \sum_carry__7_n_2\,
      CO(0) => \sum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(34 downto 31),
      O(3) => \sum_carry__7_n_4\,
      O(2) => \sum_carry__7_n_5\,
      O(1) => \sum_carry__7_n_6\,
      O(0) => \sum_carry__7_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[35]_1\(3 downto 0)
    );
\sum_carry__7_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(35),
      I1 => \data_stage[3]_9\(35),
      O => \genblk1[3].state_reg[35]_0\(3)
    );
\sum_carry__7_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(34),
      I1 => \data_stage[3]_9\(34),
      O => \genblk1[3].state_reg[35]_0\(2)
    );
\sum_carry__7_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(33),
      I1 => \data_stage[3]_9\(33),
      O => \genblk1[3].state_reg[35]_0\(1)
    );
\sum_carry__7_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(32),
      I1 => \data_stage[3]_9\(32),
      O => \genblk1[3].state_reg[35]_0\(0)
    );
\sum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__7_n_0\,
      CO(3) => \sum_carry__8_n_0\,
      CO(2) => \sum_carry__8_n_1\,
      CO(1) => \sum_carry__8_n_2\,
      CO(0) => \sum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(38 downto 35),
      O(3) => \sum_carry__8_n_4\,
      O(2) => \sum_carry__8_n_5\,
      O(1) => \sum_carry__8_n_6\,
      O(0) => \sum_carry__8_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[39]_1\(3 downto 0)
    );
\sum_carry__8_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(39),
      I1 => \data_stage[3]_9\(39),
      O => \genblk1[3].state_reg[39]_0\(3)
    );
\sum_carry__8_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(38),
      I1 => \data_stage[3]_9\(38),
      O => \genblk1[3].state_reg[39]_0\(2)
    );
\sum_carry__8_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(37),
      I1 => \data_stage[3]_9\(37),
      O => \genblk1[3].state_reg[39]_0\(1)
    );
\sum_carry__8_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(36),
      I1 => \data_stage[3]_9\(36),
      O => \genblk1[3].state_reg[39]_0\(0)
    );
\sum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__8_n_0\,
      CO(3) => \sum_carry__9_n_0\,
      CO(2) => \sum_carry__9_n_1\,
      CO(1) => \sum_carry__9_n_2\,
      CO(0) => \sum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[1]_7\(42 downto 39),
      O(3) => \sum_carry__9_n_4\,
      O(2) => \sum_carry__9_n_5\,
      O(1) => \sum_carry__9_n_6\,
      O(0) => \sum_carry__9_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[43]_1\(3 downto 0)
    );
\sum_carry__9_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(43),
      I1 => \data_stage[3]_9\(43),
      O => \genblk1[3].state_reg[43]_0\(3)
    );
\sum_carry__9_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(42),
      I1 => \data_stage[3]_9\(42),
      O => \genblk1[3].state_reg[43]_0\(2)
    );
\sum_carry__9_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(41),
      I1 => \data_stage[3]_9\(41),
      O => \genblk1[3].state_reg[43]_0\(1)
    );
\sum_carry__9_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(40),
      I1 => \data_stage[3]_9\(40),
      O => \genblk1[3].state_reg[43]_0\(0)
    );
\sum_carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(3),
      I1 => \data_stage[3]_9\(3),
      O => \genblk1[4].state_reg[3]_0\(3)
    );
\sum_carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(2),
      I1 => \data_stage[3]_9\(2),
      O => \genblk1[4].state_reg[3]_0\(2)
    );
\sum_carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(1),
      I1 => \data_stage[3]_9\(1),
      O => \genblk1[4].state_reg[3]_0\(1)
    );
\sum_carry_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[2]_8\(0),
      I1 => \data_stage[3]_9\(0),
      O => \genblk1[4].state_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_cic_int_6 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_stage[3]_9\ : out STD_LOGIC_VECTOR ( 102 downto 0 );
    sum00_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[4].state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_stage[2]_8\ : in STD_LOGIC_VECTOR ( 100 downto 0 );
    \genblk1[4].state_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sum00_out_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[105]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[0].state_reg[87]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_valid_b : in STD_LOGIC;
    \data_stage[4]_10\ : in STD_LOGIC_VECTOR ( 105 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_clk : in STD_LOGIC;
    \genblk1[3].state_reg[26]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[2].state_reg[46]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[1].state_reg[66]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[0].state_reg[86]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_cic_int_6 : entity is "cic_int";
end system_axi_adc_decimate_0_cic_int_6;

architecture STRUCTURE of system_axi_adc_decimate_0_cic_int_6 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_stage[3]_9\ : STD_LOGIC_VECTOR ( 102 downto 0 );
  signal \sum_carry__0_n_0\ : STD_LOGIC;
  signal \sum_carry__0_n_1\ : STD_LOGIC;
  signal \sum_carry__0_n_2\ : STD_LOGIC;
  signal \sum_carry__0_n_3\ : STD_LOGIC;
  signal \sum_carry__0_n_4\ : STD_LOGIC;
  signal \sum_carry__0_n_5\ : STD_LOGIC;
  signal \sum_carry__0_n_6\ : STD_LOGIC;
  signal \sum_carry__0_n_7\ : STD_LOGIC;
  signal \sum_carry__10_n_0\ : STD_LOGIC;
  signal \sum_carry__10_n_1\ : STD_LOGIC;
  signal \sum_carry__10_n_2\ : STD_LOGIC;
  signal \sum_carry__10_n_3\ : STD_LOGIC;
  signal \sum_carry__10_n_4\ : STD_LOGIC;
  signal \sum_carry__10_n_5\ : STD_LOGIC;
  signal \sum_carry__10_n_6\ : STD_LOGIC;
  signal \sum_carry__10_n_7\ : STD_LOGIC;
  signal \sum_carry__11_n_0\ : STD_LOGIC;
  signal \sum_carry__11_n_1\ : STD_LOGIC;
  signal \sum_carry__11_n_2\ : STD_LOGIC;
  signal \sum_carry__11_n_3\ : STD_LOGIC;
  signal \sum_carry__11_n_4\ : STD_LOGIC;
  signal \sum_carry__11_n_5\ : STD_LOGIC;
  signal \sum_carry__11_n_6\ : STD_LOGIC;
  signal \sum_carry__11_n_7\ : STD_LOGIC;
  signal \sum_carry__12_n_0\ : STD_LOGIC;
  signal \sum_carry__12_n_1\ : STD_LOGIC;
  signal \sum_carry__12_n_2\ : STD_LOGIC;
  signal \sum_carry__12_n_3\ : STD_LOGIC;
  signal \sum_carry__12_n_4\ : STD_LOGIC;
  signal \sum_carry__12_n_5\ : STD_LOGIC;
  signal \sum_carry__12_n_6\ : STD_LOGIC;
  signal \sum_carry__12_n_7\ : STD_LOGIC;
  signal \sum_carry__13_n_0\ : STD_LOGIC;
  signal \sum_carry__13_n_1\ : STD_LOGIC;
  signal \sum_carry__13_n_2\ : STD_LOGIC;
  signal \sum_carry__13_n_3\ : STD_LOGIC;
  signal \sum_carry__13_n_4\ : STD_LOGIC;
  signal \sum_carry__13_n_5\ : STD_LOGIC;
  signal \sum_carry__13_n_6\ : STD_LOGIC;
  signal \sum_carry__13_n_7\ : STD_LOGIC;
  signal \sum_carry__14_n_0\ : STD_LOGIC;
  signal \sum_carry__14_n_1\ : STD_LOGIC;
  signal \sum_carry__14_n_2\ : STD_LOGIC;
  signal \sum_carry__14_n_3\ : STD_LOGIC;
  signal \sum_carry__14_n_4\ : STD_LOGIC;
  signal \sum_carry__14_n_5\ : STD_LOGIC;
  signal \sum_carry__14_n_6\ : STD_LOGIC;
  signal \sum_carry__14_n_7\ : STD_LOGIC;
  signal \sum_carry__15_n_0\ : STD_LOGIC;
  signal \sum_carry__15_n_1\ : STD_LOGIC;
  signal \sum_carry__15_n_2\ : STD_LOGIC;
  signal \sum_carry__15_n_3\ : STD_LOGIC;
  signal \sum_carry__15_n_4\ : STD_LOGIC;
  signal \sum_carry__15_n_5\ : STD_LOGIC;
  signal \sum_carry__15_n_6\ : STD_LOGIC;
  signal \sum_carry__15_n_7\ : STD_LOGIC;
  signal \sum_carry__16_n_0\ : STD_LOGIC;
  signal \sum_carry__16_n_1\ : STD_LOGIC;
  signal \sum_carry__16_n_2\ : STD_LOGIC;
  signal \sum_carry__16_n_3\ : STD_LOGIC;
  signal \sum_carry__16_n_4\ : STD_LOGIC;
  signal \sum_carry__16_n_5\ : STD_LOGIC;
  signal \sum_carry__16_n_6\ : STD_LOGIC;
  signal \sum_carry__16_n_7\ : STD_LOGIC;
  signal \sum_carry__17_n_0\ : STD_LOGIC;
  signal \sum_carry__17_n_1\ : STD_LOGIC;
  signal \sum_carry__17_n_2\ : STD_LOGIC;
  signal \sum_carry__17_n_3\ : STD_LOGIC;
  signal \sum_carry__17_n_4\ : STD_LOGIC;
  signal \sum_carry__17_n_5\ : STD_LOGIC;
  signal \sum_carry__17_n_6\ : STD_LOGIC;
  signal \sum_carry__17_n_7\ : STD_LOGIC;
  signal \sum_carry__18_n_0\ : STD_LOGIC;
  signal \sum_carry__18_n_1\ : STD_LOGIC;
  signal \sum_carry__18_n_2\ : STD_LOGIC;
  signal \sum_carry__18_n_3\ : STD_LOGIC;
  signal \sum_carry__18_n_4\ : STD_LOGIC;
  signal \sum_carry__18_n_5\ : STD_LOGIC;
  signal \sum_carry__18_n_6\ : STD_LOGIC;
  signal \sum_carry__18_n_7\ : STD_LOGIC;
  signal \sum_carry__19_n_0\ : STD_LOGIC;
  signal \sum_carry__19_n_1\ : STD_LOGIC;
  signal \sum_carry__19_n_2\ : STD_LOGIC;
  signal \sum_carry__19_n_3\ : STD_LOGIC;
  signal \sum_carry__19_n_4\ : STD_LOGIC;
  signal \sum_carry__19_n_5\ : STD_LOGIC;
  signal \sum_carry__19_n_6\ : STD_LOGIC;
  signal \sum_carry__19_n_7\ : STD_LOGIC;
  signal \sum_carry__1_n_0\ : STD_LOGIC;
  signal \sum_carry__1_n_1\ : STD_LOGIC;
  signal \sum_carry__1_n_2\ : STD_LOGIC;
  signal \sum_carry__1_n_3\ : STD_LOGIC;
  signal \sum_carry__1_n_4\ : STD_LOGIC;
  signal \sum_carry__1_n_5\ : STD_LOGIC;
  signal \sum_carry__1_n_6\ : STD_LOGIC;
  signal \sum_carry__1_n_7\ : STD_LOGIC;
  signal \sum_carry__20_n_0\ : STD_LOGIC;
  signal \sum_carry__20_n_1\ : STD_LOGIC;
  signal \sum_carry__20_n_2\ : STD_LOGIC;
  signal \sum_carry__20_n_3\ : STD_LOGIC;
  signal \sum_carry__20_n_4\ : STD_LOGIC;
  signal \sum_carry__20_n_5\ : STD_LOGIC;
  signal \sum_carry__20_n_6\ : STD_LOGIC;
  signal \sum_carry__20_n_7\ : STD_LOGIC;
  signal \sum_carry__21_n_0\ : STD_LOGIC;
  signal \sum_carry__21_n_1\ : STD_LOGIC;
  signal \sum_carry__21_n_2\ : STD_LOGIC;
  signal \sum_carry__21_n_3\ : STD_LOGIC;
  signal \sum_carry__21_n_4\ : STD_LOGIC;
  signal \sum_carry__21_n_5\ : STD_LOGIC;
  signal \sum_carry__21_n_6\ : STD_LOGIC;
  signal \sum_carry__21_n_7\ : STD_LOGIC;
  signal \sum_carry__22_n_0\ : STD_LOGIC;
  signal \sum_carry__22_n_1\ : STD_LOGIC;
  signal \sum_carry__22_n_2\ : STD_LOGIC;
  signal \sum_carry__22_n_3\ : STD_LOGIC;
  signal \sum_carry__22_n_4\ : STD_LOGIC;
  signal \sum_carry__22_n_5\ : STD_LOGIC;
  signal \sum_carry__22_n_6\ : STD_LOGIC;
  signal \sum_carry__22_n_7\ : STD_LOGIC;
  signal \sum_carry__23_n_0\ : STD_LOGIC;
  signal \sum_carry__23_n_1\ : STD_LOGIC;
  signal \sum_carry__23_n_2\ : STD_LOGIC;
  signal \sum_carry__23_n_3\ : STD_LOGIC;
  signal \sum_carry__23_n_4\ : STD_LOGIC;
  signal \sum_carry__23_n_5\ : STD_LOGIC;
  signal \sum_carry__23_n_6\ : STD_LOGIC;
  signal \sum_carry__23_n_7\ : STD_LOGIC;
  signal \sum_carry__24_n_0\ : STD_LOGIC;
  signal \sum_carry__24_n_1\ : STD_LOGIC;
  signal \sum_carry__24_n_2\ : STD_LOGIC;
  signal \sum_carry__24_n_3\ : STD_LOGIC;
  signal \sum_carry__24_n_4\ : STD_LOGIC;
  signal \sum_carry__24_n_5\ : STD_LOGIC;
  signal \sum_carry__24_n_6\ : STD_LOGIC;
  signal \sum_carry__24_n_7\ : STD_LOGIC;
  signal \sum_carry__25_n_3\ : STD_LOGIC;
  signal \sum_carry__25_n_6\ : STD_LOGIC;
  signal \sum_carry__25_n_7\ : STD_LOGIC;
  signal \sum_carry__2_n_0\ : STD_LOGIC;
  signal \sum_carry__2_n_1\ : STD_LOGIC;
  signal \sum_carry__2_n_2\ : STD_LOGIC;
  signal \sum_carry__2_n_3\ : STD_LOGIC;
  signal \sum_carry__2_n_4\ : STD_LOGIC;
  signal \sum_carry__2_n_5\ : STD_LOGIC;
  signal \sum_carry__2_n_6\ : STD_LOGIC;
  signal \sum_carry__2_n_7\ : STD_LOGIC;
  signal \sum_carry__3_n_0\ : STD_LOGIC;
  signal \sum_carry__3_n_1\ : STD_LOGIC;
  signal \sum_carry__3_n_2\ : STD_LOGIC;
  signal \sum_carry__3_n_3\ : STD_LOGIC;
  signal \sum_carry__3_n_4\ : STD_LOGIC;
  signal \sum_carry__3_n_5\ : STD_LOGIC;
  signal \sum_carry__3_n_6\ : STD_LOGIC;
  signal \sum_carry__3_n_7\ : STD_LOGIC;
  signal \sum_carry__4_n_0\ : STD_LOGIC;
  signal \sum_carry__4_n_1\ : STD_LOGIC;
  signal \sum_carry__4_n_2\ : STD_LOGIC;
  signal \sum_carry__4_n_3\ : STD_LOGIC;
  signal \sum_carry__4_n_4\ : STD_LOGIC;
  signal \sum_carry__4_n_5\ : STD_LOGIC;
  signal \sum_carry__4_n_6\ : STD_LOGIC;
  signal \sum_carry__4_n_7\ : STD_LOGIC;
  signal \sum_carry__5_n_0\ : STD_LOGIC;
  signal \sum_carry__5_n_1\ : STD_LOGIC;
  signal \sum_carry__5_n_2\ : STD_LOGIC;
  signal \sum_carry__5_n_3\ : STD_LOGIC;
  signal \sum_carry__5_n_4\ : STD_LOGIC;
  signal \sum_carry__5_n_5\ : STD_LOGIC;
  signal \sum_carry__5_n_6\ : STD_LOGIC;
  signal \sum_carry__5_n_7\ : STD_LOGIC;
  signal \sum_carry__6_n_0\ : STD_LOGIC;
  signal \sum_carry__6_n_1\ : STD_LOGIC;
  signal \sum_carry__6_n_2\ : STD_LOGIC;
  signal \sum_carry__6_n_3\ : STD_LOGIC;
  signal \sum_carry__6_n_4\ : STD_LOGIC;
  signal \sum_carry__6_n_5\ : STD_LOGIC;
  signal \sum_carry__6_n_6\ : STD_LOGIC;
  signal \sum_carry__6_n_7\ : STD_LOGIC;
  signal \sum_carry__7_n_0\ : STD_LOGIC;
  signal \sum_carry__7_n_1\ : STD_LOGIC;
  signal \sum_carry__7_n_2\ : STD_LOGIC;
  signal \sum_carry__7_n_3\ : STD_LOGIC;
  signal \sum_carry__7_n_4\ : STD_LOGIC;
  signal \sum_carry__7_n_5\ : STD_LOGIC;
  signal \sum_carry__7_n_6\ : STD_LOGIC;
  signal \sum_carry__7_n_7\ : STD_LOGIC;
  signal \sum_carry__8_n_0\ : STD_LOGIC;
  signal \sum_carry__8_n_1\ : STD_LOGIC;
  signal \sum_carry__8_n_2\ : STD_LOGIC;
  signal \sum_carry__8_n_3\ : STD_LOGIC;
  signal \sum_carry__8_n_4\ : STD_LOGIC;
  signal \sum_carry__8_n_5\ : STD_LOGIC;
  signal \sum_carry__8_n_6\ : STD_LOGIC;
  signal \sum_carry__8_n_7\ : STD_LOGIC;
  signal \sum_carry__9_n_0\ : STD_LOGIC;
  signal \sum_carry__9_n_1\ : STD_LOGIC;
  signal \sum_carry__9_n_2\ : STD_LOGIC;
  signal \sum_carry__9_n_3\ : STD_LOGIC;
  signal \sum_carry__9_n_4\ : STD_LOGIC;
  signal \sum_carry__9_n_5\ : STD_LOGIC;
  signal \sum_carry__9_n_6\ : STD_LOGIC;
  signal \sum_carry__9_n_7\ : STD_LOGIC;
  signal sum_carry_n_0 : STD_LOGIC;
  signal sum_carry_n_1 : STD_LOGIC;
  signal sum_carry_n_2 : STD_LOGIC;
  signal sum_carry_n_3 : STD_LOGIC;
  signal sum_carry_n_4 : STD_LOGIC;
  signal sum_carry_n_5 : STD_LOGIC;
  signal sum_carry_n_6 : STD_LOGIC;
  signal sum_carry_n_7 : STD_LOGIC;
  signal \NLW_sum_carry__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_carry__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sum_carry : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__15\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__16\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__17\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__18\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__19\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__20\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__21\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__22\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__23\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__24\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__25\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__9\ : label is 35;
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \data_stage[3]_9\(102 downto 0) <= \^data_stage[3]_9\(102 downto 0);
\genblk1[0].state_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_7\,
      Q => \^data_stage[3]_9\(97),
      R => '0'
    );
\genblk1[0].state_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_6\,
      Q => \^data_stage[3]_9\(98),
      R => '0'
    );
\genblk1[0].state_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_5\,
      Q => \^data_stage[3]_9\(99),
      R => '0'
    );
\genblk1[0].state_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_4\,
      Q => \^data_stage[3]_9\(100),
      R => '0'
    );
\genblk1[0].state_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__25_n_7\,
      Q => \^data_stage[3]_9\(101),
      R => '0'
    );
\genblk1[0].state_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__25_n_6\,
      Q => \^data_stage[3]_9\(102),
      R => '0'
    );
\genblk1[0].state_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__20_n_5\,
      Q => \^data_stage[3]_9\(84),
      R => '0'
    );
\genblk1[0].state_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__20_n_4\,
      Q => \^di\(3),
      R => '0'
    );
\genblk1[0].state_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_7\,
      Q => \^data_stage[3]_9\(85),
      R => '0'
    );
\genblk1[0].state_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_6\,
      Q => \^data_stage[3]_9\(86),
      R => '0'
    );
\genblk1[0].state_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_5\,
      Q => \^data_stage[3]_9\(87),
      R => '0'
    );
\genblk1[0].state_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_4\,
      Q => \^data_stage[3]_9\(88),
      R => '0'
    );
\genblk1[0].state_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_7\,
      Q => \^data_stage[3]_9\(89),
      R => '0'
    );
\genblk1[0].state_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_6\,
      Q => \^data_stage[3]_9\(90),
      R => '0'
    );
\genblk1[0].state_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_5\,
      Q => \^data_stage[3]_9\(91),
      R => '0'
    );
\genblk1[0].state_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_4\,
      Q => \^data_stage[3]_9\(92),
      R => '0'
    );
\genblk1[0].state_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_7\,
      Q => \^data_stage[3]_9\(93),
      R => '0'
    );
\genblk1[0].state_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_6\,
      Q => \^data_stage[3]_9\(94),
      R => '0'
    );
\genblk1[0].state_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_5\,
      Q => \^data_stage[3]_9\(95),
      R => '0'
    );
\genblk1[0].state_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_4\,
      Q => \^data_stage[3]_9\(96),
      R => '0'
    );
\genblk1[1].state_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__15_n_5\,
      Q => \^data_stage[3]_9\(66),
      R => '0'
    );
\genblk1[1].state_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__15_n_4\,
      Q => \^data_stage[3]_9\(67),
      R => '0'
    );
\genblk1[1].state_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_7\,
      Q => \^data_stage[3]_9\(68),
      R => '0'
    );
\genblk1[1].state_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_6\,
      Q => \^data_stage[3]_9\(69),
      R => '0'
    );
\genblk1[1].state_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_5\,
      Q => \^data_stage[3]_9\(70),
      R => '0'
    );
\genblk1[1].state_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_4\,
      Q => \^data_stage[3]_9\(71),
      R => '0'
    );
\genblk1[1].state_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_7\,
      Q => \^data_stage[3]_9\(72),
      R => '0'
    );
\genblk1[1].state_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_6\,
      Q => \^data_stage[3]_9\(73),
      R => '0'
    );
\genblk1[1].state_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_5\,
      Q => \^data_stage[3]_9\(74),
      R => '0'
    );
\genblk1[1].state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_4\,
      Q => \^data_stage[3]_9\(75),
      R => '0'
    );
\genblk1[1].state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_7\,
      Q => \^data_stage[3]_9\(76),
      R => '0'
    );
\genblk1[1].state_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_6\,
      Q => \^data_stage[3]_9\(77),
      R => '0'
    );
\genblk1[1].state_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_5\,
      Q => \^data_stage[3]_9\(78),
      R => '0'
    );
\genblk1[1].state_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_4\,
      Q => \^data_stage[3]_9\(79),
      R => '0'
    );
\genblk1[1].state_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_7\,
      Q => \^data_stage[3]_9\(80),
      R => '0'
    );
\genblk1[1].state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_6\,
      Q => \^data_stage[3]_9\(81),
      R => '0'
    );
\genblk1[1].state_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_5\,
      Q => \^data_stage[3]_9\(82),
      R => '0'
    );
\genblk1[1].state_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_4\,
      Q => \^data_stage[3]_9\(83),
      R => '0'
    );
\genblk1[1].state_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__20_n_7\,
      Q => \^di\(0),
      R => '0'
    );
\genblk1[1].state_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__20_n_6\,
      Q => \^di\(1),
      R => '0'
    );
\genblk1[2].state_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__10_n_5\,
      Q => \^data_stage[3]_9\(46),
      R => '0'
    );
\genblk1[2].state_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__10_n_4\,
      Q => \^data_stage[3]_9\(47),
      R => '0'
    );
\genblk1[2].state_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_7\,
      Q => \^data_stage[3]_9\(48),
      R => '0'
    );
\genblk1[2].state_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_6\,
      Q => \^data_stage[3]_9\(49),
      R => '0'
    );
\genblk1[2].state_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_5\,
      Q => \^data_stage[3]_9\(50),
      R => '0'
    );
\genblk1[2].state_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_4\,
      Q => \^data_stage[3]_9\(51),
      R => '0'
    );
\genblk1[2].state_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_7\,
      Q => \^data_stage[3]_9\(52),
      R => '0'
    );
\genblk1[2].state_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_6\,
      Q => \^data_stage[3]_9\(53),
      R => '0'
    );
\genblk1[2].state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_5\,
      Q => \^data_stage[3]_9\(54),
      R => '0'
    );
\genblk1[2].state_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_4\,
      Q => \^data_stage[3]_9\(55),
      R => '0'
    );
\genblk1[2].state_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_7\,
      Q => \^data_stage[3]_9\(56),
      R => '0'
    );
\genblk1[2].state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_6\,
      Q => \^data_stage[3]_9\(57),
      R => '0'
    );
\genblk1[2].state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_5\,
      Q => \^data_stage[3]_9\(58),
      R => '0'
    );
\genblk1[2].state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_4\,
      Q => \^data_stage[3]_9\(59),
      R => '0'
    );
\genblk1[2].state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_7\,
      Q => \^data_stage[3]_9\(60),
      R => '0'
    );
\genblk1[2].state_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_6\,
      Q => \^data_stage[3]_9\(61),
      R => '0'
    );
\genblk1[2].state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_5\,
      Q => \^data_stage[3]_9\(62),
      R => '0'
    );
\genblk1[2].state_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_4\,
      Q => \^data_stage[3]_9\(63),
      R => '0'
    );
\genblk1[2].state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__15_n_7\,
      Q => \^data_stage[3]_9\(64),
      R => '0'
    );
\genblk1[2].state_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__15_n_6\,
      Q => \^data_stage[3]_9\(65),
      R => '0'
    );
\genblk1[3].state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__5_n_5\,
      Q => \^data_stage[3]_9\(26),
      R => '0'
    );
\genblk1[3].state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__5_n_4\,
      Q => \^data_stage[3]_9\(27),
      R => '0'
    );
\genblk1[3].state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__6_n_7\,
      Q => \^data_stage[3]_9\(28),
      R => '0'
    );
\genblk1[3].state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__6_n_6\,
      Q => \^data_stage[3]_9\(29),
      R => '0'
    );
\genblk1[3].state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__6_n_5\,
      Q => \^data_stage[3]_9\(30),
      R => '0'
    );
\genblk1[3].state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__6_n_4\,
      Q => \^data_stage[3]_9\(31),
      R => '0'
    );
\genblk1[3].state_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__7_n_7\,
      Q => \^data_stage[3]_9\(32),
      R => '0'
    );
\genblk1[3].state_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__7_n_6\,
      Q => \^data_stage[3]_9\(33),
      R => '0'
    );
\genblk1[3].state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__7_n_5\,
      Q => \^data_stage[3]_9\(34),
      R => '0'
    );
\genblk1[3].state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__7_n_4\,
      Q => \^data_stage[3]_9\(35),
      R => '0'
    );
\genblk1[3].state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__8_n_7\,
      Q => \^data_stage[3]_9\(36),
      R => '0'
    );
\genblk1[3].state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__8_n_6\,
      Q => \^data_stage[3]_9\(37),
      R => '0'
    );
\genblk1[3].state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__8_n_5\,
      Q => \^data_stage[3]_9\(38),
      R => '0'
    );
\genblk1[3].state_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__8_n_4\,
      Q => \^data_stage[3]_9\(39),
      R => '0'
    );
\genblk1[3].state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__9_n_7\,
      Q => \^data_stage[3]_9\(40),
      R => '0'
    );
\genblk1[3].state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__9_n_6\,
      Q => \^data_stage[3]_9\(41),
      R => '0'
    );
\genblk1[3].state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__9_n_5\,
      Q => \^data_stage[3]_9\(42),
      R => '0'
    );
\genblk1[3].state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__9_n_4\,
      Q => \^data_stage[3]_9\(43),
      R => '0'
    );
\genblk1[3].state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__10_n_7\,
      Q => \^data_stage[3]_9\(44),
      R => '0'
    );
\genblk1[3].state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__10_n_6\,
      Q => \^data_stage[3]_9\(45),
      R => '0'
    );
\genblk1[4].state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_7,
      Q => \^data_stage[3]_9\(0),
      R => '0'
    );
\genblk1[4].state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_5\,
      Q => \^data_stage[3]_9\(10),
      R => '0'
    );
\genblk1[4].state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_4\,
      Q => \^data_stage[3]_9\(11),
      R => '0'
    );
\genblk1[4].state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_7\,
      Q => \^data_stage[3]_9\(12),
      R => '0'
    );
\genblk1[4].state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_6\,
      Q => \^data_stage[3]_9\(13),
      R => '0'
    );
\genblk1[4].state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_5\,
      Q => \^data_stage[3]_9\(14),
      R => '0'
    );
\genblk1[4].state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_4\,
      Q => \^data_stage[3]_9\(15),
      R => '0'
    );
\genblk1[4].state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_7\,
      Q => \^data_stage[3]_9\(16),
      R => '0'
    );
\genblk1[4].state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_6\,
      Q => \^data_stage[3]_9\(17),
      R => '0'
    );
\genblk1[4].state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_5\,
      Q => \^data_stage[3]_9\(18),
      R => '0'
    );
\genblk1[4].state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_4\,
      Q => \^data_stage[3]_9\(19),
      R => '0'
    );
\genblk1[4].state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_6,
      Q => \^data_stage[3]_9\(1),
      R => '0'
    );
\genblk1[4].state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_7\,
      Q => \^data_stage[3]_9\(20),
      R => '0'
    );
\genblk1[4].state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_6\,
      Q => \^data_stage[3]_9\(21),
      R => '0'
    );
\genblk1[4].state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_5\,
      Q => \^data_stage[3]_9\(22),
      R => '0'
    );
\genblk1[4].state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_4\,
      Q => \^data_stage[3]_9\(23),
      R => '0'
    );
\genblk1[4].state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_7\,
      Q => \^data_stage[3]_9\(24),
      R => '0'
    );
\genblk1[4].state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_6\,
      Q => \^data_stage[3]_9\(25),
      R => '0'
    );
\genblk1[4].state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_5,
      Q => \^data_stage[3]_9\(2),
      R => '0'
    );
\genblk1[4].state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_4,
      Q => \^data_stage[3]_9\(3),
      R => '0'
    );
\genblk1[4].state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_7\,
      Q => \^data_stage[3]_9\(4),
      R => '0'
    );
\genblk1[4].state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_6\,
      Q => \^data_stage[3]_9\(5),
      R => '0'
    );
\genblk1[4].state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_5\,
      Q => \^data_stage[3]_9\(6),
      R => '0'
    );
\genblk1[4].state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_4\,
      Q => \^data_stage[3]_9\(7),
      R => '0'
    );
\genblk1[4].state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_7\,
      Q => \^data_stage[3]_9\(8),
      R => '0'
    );
\genblk1[4].state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_6\,
      Q => \^data_stage[3]_9\(9),
      R => '0'
    );
sum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_carry_n_0,
      CO(2) => sum_carry_n_1,
      CO(1) => sum_carry_n_2,
      CO(0) => sum_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(3 downto 0),
      O(3) => sum_carry_n_4,
      O(2) => sum_carry_n_5,
      O(1) => sum_carry_n_6,
      O(0) => sum_carry_n_7,
      S(3 downto 0) => \genblk1[4].state_reg[3]_1\(3 downto 0)
    );
\sum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_carry_n_0,
      CO(3) => \sum_carry__0_n_0\,
      CO(2) => \sum_carry__0_n_1\,
      CO(1) => \sum_carry__0_n_2\,
      CO(0) => \sum_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(7 downto 4),
      O(3) => \sum_carry__0_n_4\,
      O(2) => \sum_carry__0_n_5\,
      O(1) => \sum_carry__0_n_6\,
      O(0) => \sum_carry__0_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[7]_1\(3 downto 0)
    );
\sum_carry__0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(7),
      I1 => \data_stage[4]_10\(7),
      O => \genblk1[4].state_reg[7]_0\(3)
    );
\sum_carry__0_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(6),
      I1 => \data_stage[4]_10\(6),
      O => \genblk1[4].state_reg[7]_0\(2)
    );
\sum_carry__0_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(5),
      I1 => \data_stage[4]_10\(5),
      O => \genblk1[4].state_reg[7]_0\(1)
    );
\sum_carry__0_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(4),
      I1 => \data_stage[4]_10\(4),
      O => \genblk1[4].state_reg[7]_0\(0)
    );
\sum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__0_n_0\,
      CO(3) => \sum_carry__1_n_0\,
      CO(2) => \sum_carry__1_n_1\,
      CO(1) => \sum_carry__1_n_2\,
      CO(0) => \sum_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(11 downto 8),
      O(3) => \sum_carry__1_n_4\,
      O(2) => \sum_carry__1_n_5\,
      O(1) => \sum_carry__1_n_6\,
      O(0) => \sum_carry__1_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[11]_1\(3 downto 0)
    );
\sum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__9_n_0\,
      CO(3) => \sum_carry__10_n_0\,
      CO(2) => \sum_carry__10_n_1\,
      CO(1) => \sum_carry__10_n_2\,
      CO(0) => \sum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[2]_8\(45),
      DI(2) => sum00_out_0(1),
      DI(1 downto 0) => \data_stage[2]_8\(44 downto 43),
      O(3) => \sum_carry__10_n_4\,
      O(2) => \sum_carry__10_n_5\,
      O(1) => \sum_carry__10_n_6\,
      O(0) => \sum_carry__10_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[47]_1\(3 downto 0)
    );
\sum_carry__10_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_2\(1),
      I1 => adc_valid_b,
      I2 => \^data_stage[3]_9\(46),
      O => sum00_out(1)
    );
\sum_carry__10_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(47),
      I1 => \data_stage[4]_10\(47),
      O => \genblk1[2].state_reg[47]_0\(3)
    );
\sum_carry__10_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[3]_9\(46),
      I1 => \data_stage[4]_10\(46),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_2\(1),
      O => \genblk1[2].state_reg[47]_0\(2)
    );
\sum_carry__10_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(45),
      I1 => \data_stage[4]_10\(45),
      O => \genblk1[2].state_reg[47]_0\(1)
    );
\sum_carry__10_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(44),
      I1 => \data_stage[4]_10\(44),
      O => \genblk1[2].state_reg[47]_0\(0)
    );
\sum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__10_n_0\,
      CO(3) => \sum_carry__11_n_0\,
      CO(2) => \sum_carry__11_n_1\,
      CO(1) => \sum_carry__11_n_2\,
      CO(0) => \sum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(49 downto 46),
      O(3) => \sum_carry__11_n_4\,
      O(2) => \sum_carry__11_n_5\,
      O(1) => \sum_carry__11_n_6\,
      O(0) => \sum_carry__11_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[51]_1\(3 downto 0)
    );
\sum_carry__11_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(51),
      I1 => \data_stage[4]_10\(51),
      O => \genblk1[2].state_reg[51]_0\(3)
    );
\sum_carry__11_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(50),
      I1 => \data_stage[4]_10\(50),
      O => \genblk1[2].state_reg[51]_0\(2)
    );
\sum_carry__11_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(49),
      I1 => \data_stage[4]_10\(49),
      O => \genblk1[2].state_reg[51]_0\(1)
    );
\sum_carry__11_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(48),
      I1 => \data_stage[4]_10\(48),
      O => \genblk1[2].state_reg[51]_0\(0)
    );
\sum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__11_n_0\,
      CO(3) => \sum_carry__12_n_0\,
      CO(2) => \sum_carry__12_n_1\,
      CO(1) => \sum_carry__12_n_2\,
      CO(0) => \sum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(53 downto 50),
      O(3) => \sum_carry__12_n_4\,
      O(2) => \sum_carry__12_n_5\,
      O(1) => \sum_carry__12_n_6\,
      O(0) => \sum_carry__12_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[55]_1\(3 downto 0)
    );
\sum_carry__12_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(55),
      I1 => \data_stage[4]_10\(55),
      O => \genblk1[2].state_reg[55]_0\(3)
    );
\sum_carry__12_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(54),
      I1 => \data_stage[4]_10\(54),
      O => \genblk1[2].state_reg[55]_0\(2)
    );
\sum_carry__12_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(53),
      I1 => \data_stage[4]_10\(53),
      O => \genblk1[2].state_reg[55]_0\(1)
    );
\sum_carry__12_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(52),
      I1 => \data_stage[4]_10\(52),
      O => \genblk1[2].state_reg[55]_0\(0)
    );
\sum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__12_n_0\,
      CO(3) => \sum_carry__13_n_0\,
      CO(2) => \sum_carry__13_n_1\,
      CO(1) => \sum_carry__13_n_2\,
      CO(0) => \sum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(57 downto 54),
      O(3) => \sum_carry__13_n_4\,
      O(2) => \sum_carry__13_n_5\,
      O(1) => \sum_carry__13_n_6\,
      O(0) => \sum_carry__13_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[59]_1\(3 downto 0)
    );
\sum_carry__13_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(59),
      I1 => \data_stage[4]_10\(59),
      O => \genblk1[2].state_reg[59]_0\(3)
    );
\sum_carry__13_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(58),
      I1 => \data_stage[4]_10\(58),
      O => \genblk1[2].state_reg[59]_0\(2)
    );
\sum_carry__13_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(57),
      I1 => \data_stage[4]_10\(57),
      O => \genblk1[2].state_reg[59]_0\(1)
    );
\sum_carry__13_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(56),
      I1 => \data_stage[4]_10\(56),
      O => \genblk1[2].state_reg[59]_0\(0)
    );
\sum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__13_n_0\,
      CO(3) => \sum_carry__14_n_0\,
      CO(2) => \sum_carry__14_n_1\,
      CO(1) => \sum_carry__14_n_2\,
      CO(0) => \sum_carry__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(61 downto 58),
      O(3) => \sum_carry__14_n_4\,
      O(2) => \sum_carry__14_n_5\,
      O(1) => \sum_carry__14_n_6\,
      O(0) => \sum_carry__14_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[63]_1\(3 downto 0)
    );
\sum_carry__14_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(63),
      I1 => \data_stage[4]_10\(63),
      O => \genblk1[2].state_reg[63]_0\(3)
    );
\sum_carry__14_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(62),
      I1 => \data_stage[4]_10\(62),
      O => \genblk1[2].state_reg[63]_0\(2)
    );
\sum_carry__14_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(61),
      I1 => \data_stage[4]_10\(61),
      O => \genblk1[2].state_reg[63]_0\(1)
    );
\sum_carry__14_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(60),
      I1 => \data_stage[4]_10\(60),
      O => \genblk1[2].state_reg[63]_0\(0)
    );
\sum_carry__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__14_n_0\,
      CO(3) => \sum_carry__15_n_0\,
      CO(2) => \sum_carry__15_n_1\,
      CO(1) => \sum_carry__15_n_2\,
      CO(0) => \sum_carry__15_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[2]_8\(64),
      DI(2) => sum00_out_0(2),
      DI(1 downto 0) => \data_stage[2]_8\(63 downto 62),
      O(3) => \sum_carry__15_n_4\,
      O(2) => \sum_carry__15_n_5\,
      O(1) => \sum_carry__15_n_6\,
      O(0) => \sum_carry__15_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[67]_1\(3 downto 0)
    );
\sum_carry__15_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_2\(2),
      I1 => adc_valid_b,
      I2 => \^data_stage[3]_9\(66),
      O => sum00_out(2)
    );
\sum_carry__15_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(67),
      I1 => \data_stage[4]_10\(67),
      O => \genblk1[1].state_reg[67]_0\(3)
    );
\sum_carry__15_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[3]_9\(66),
      I1 => \data_stage[4]_10\(66),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_2\(2),
      O => \genblk1[1].state_reg[67]_0\(2)
    );
\sum_carry__15_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(65),
      I1 => \data_stage[4]_10\(65),
      O => \genblk1[1].state_reg[67]_0\(1)
    );
\sum_carry__15_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(64),
      I1 => \data_stage[4]_10\(64),
      O => \genblk1[1].state_reg[67]_0\(0)
    );
\sum_carry__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__15_n_0\,
      CO(3) => \sum_carry__16_n_0\,
      CO(2) => \sum_carry__16_n_1\,
      CO(1) => \sum_carry__16_n_2\,
      CO(0) => \sum_carry__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(68 downto 65),
      O(3) => \sum_carry__16_n_4\,
      O(2) => \sum_carry__16_n_5\,
      O(1) => \sum_carry__16_n_6\,
      O(0) => \sum_carry__16_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[71]_1\(3 downto 0)
    );
\sum_carry__16_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(71),
      I1 => \data_stage[4]_10\(71),
      O => \genblk1[1].state_reg[71]_0\(3)
    );
\sum_carry__16_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(70),
      I1 => \data_stage[4]_10\(70),
      O => \genblk1[1].state_reg[71]_0\(2)
    );
\sum_carry__16_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(69),
      I1 => \data_stage[4]_10\(69),
      O => \genblk1[1].state_reg[71]_0\(1)
    );
\sum_carry__16_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(68),
      I1 => \data_stage[4]_10\(68),
      O => \genblk1[1].state_reg[71]_0\(0)
    );
\sum_carry__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__16_n_0\,
      CO(3) => \sum_carry__17_n_0\,
      CO(2) => \sum_carry__17_n_1\,
      CO(1) => \sum_carry__17_n_2\,
      CO(0) => \sum_carry__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(72 downto 69),
      O(3) => \sum_carry__17_n_4\,
      O(2) => \sum_carry__17_n_5\,
      O(1) => \sum_carry__17_n_6\,
      O(0) => \sum_carry__17_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[75]_1\(3 downto 0)
    );
\sum_carry__17_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(75),
      I1 => \data_stage[4]_10\(75),
      O => \genblk1[1].state_reg[75]_0\(3)
    );
\sum_carry__17_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(74),
      I1 => \data_stage[4]_10\(74),
      O => \genblk1[1].state_reg[75]_0\(2)
    );
\sum_carry__17_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(73),
      I1 => \data_stage[4]_10\(73),
      O => \genblk1[1].state_reg[75]_0\(1)
    );
\sum_carry__17_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(72),
      I1 => \data_stage[4]_10\(72),
      O => \genblk1[1].state_reg[75]_0\(0)
    );
\sum_carry__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__17_n_0\,
      CO(3) => \sum_carry__18_n_0\,
      CO(2) => \sum_carry__18_n_1\,
      CO(1) => \sum_carry__18_n_2\,
      CO(0) => \sum_carry__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(76 downto 73),
      O(3) => \sum_carry__18_n_4\,
      O(2) => \sum_carry__18_n_5\,
      O(1) => \sum_carry__18_n_6\,
      O(0) => \sum_carry__18_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[79]_1\(3 downto 0)
    );
\sum_carry__18_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(79),
      I1 => \data_stage[4]_10\(79),
      O => \genblk1[1].state_reg[79]_0\(3)
    );
\sum_carry__18_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(78),
      I1 => \data_stage[4]_10\(78),
      O => \genblk1[1].state_reg[79]_0\(2)
    );
\sum_carry__18_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(77),
      I1 => \data_stage[4]_10\(77),
      O => \genblk1[1].state_reg[79]_0\(1)
    );
\sum_carry__18_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(76),
      I1 => \data_stage[4]_10\(76),
      O => \genblk1[1].state_reg[79]_0\(0)
    );
\sum_carry__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__18_n_0\,
      CO(3) => \sum_carry__19_n_0\,
      CO(2) => \sum_carry__19_n_1\,
      CO(1) => \sum_carry__19_n_2\,
      CO(0) => \sum_carry__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(80 downto 77),
      O(3) => \sum_carry__19_n_4\,
      O(2) => \sum_carry__19_n_5\,
      O(1) => \sum_carry__19_n_6\,
      O(0) => \sum_carry__19_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[83]_1\(3 downto 0)
    );
\sum_carry__19_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(83),
      I1 => \data_stage[4]_10\(83),
      O => \genblk1[1].state_reg[83]_0\(3)
    );
\sum_carry__19_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(82),
      I1 => \data_stage[4]_10\(82),
      O => \genblk1[1].state_reg[83]_0\(2)
    );
\sum_carry__19_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(81),
      I1 => \data_stage[4]_10\(81),
      O => \genblk1[1].state_reg[83]_0\(1)
    );
\sum_carry__19_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(80),
      I1 => \data_stage[4]_10\(80),
      O => \genblk1[1].state_reg[83]_0\(0)
    );
\sum_carry__1_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(11),
      I1 => \data_stage[4]_10\(11),
      O => \genblk1[4].state_reg[11]_0\(3)
    );
\sum_carry__1_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(10),
      I1 => \data_stage[4]_10\(10),
      O => \genblk1[4].state_reg[11]_0\(2)
    );
\sum_carry__1_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(9),
      I1 => \data_stage[4]_10\(9),
      O => \genblk1[4].state_reg[11]_0\(1)
    );
\sum_carry__1_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(8),
      I1 => \data_stage[4]_10\(8),
      O => \genblk1[4].state_reg[11]_0\(0)
    );
\sum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__1_n_0\,
      CO(3) => \sum_carry__2_n_0\,
      CO(2) => \sum_carry__2_n_1\,
      CO(1) => \sum_carry__2_n_2\,
      CO(0) => \sum_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(15 downto 12),
      O(3) => \sum_carry__2_n_4\,
      O(2) => \sum_carry__2_n_5\,
      O(1) => \sum_carry__2_n_6\,
      O(0) => \sum_carry__2_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[15]_1\(3 downto 0)
    );
\sum_carry__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__19_n_0\,
      CO(3) => \sum_carry__20_n_0\,
      CO(2) => \sum_carry__20_n_1\,
      CO(1) => \sum_carry__20_n_2\,
      CO(0) => \sum_carry__20_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[2]_8\(83),
      DI(2) => sum00_out_0(3),
      DI(1 downto 0) => \data_stage[2]_8\(82 downto 81),
      O(3) => \sum_carry__20_n_4\,
      O(2) => \sum_carry__20_n_5\,
      O(1) => \sum_carry__20_n_6\,
      O(0) => \sum_carry__20_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[87]_1\(3 downto 0)
    );
\sum_carry__20_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_2\(3),
      I1 => adc_valid_b,
      I2 => \^data_stage[3]_9\(84),
      O => \^di\(2)
    );
\sum_carry__20_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => \data_stage[4]_10\(87),
      O => \genblk1[0].state_reg[87]_0\(3)
    );
\sum_carry__20_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[3]_9\(84),
      I1 => \data_stage[4]_10\(86),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_2\(3),
      O => \genblk1[0].state_reg[87]_0\(2)
    );
\sum_carry__20_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \data_stage[4]_10\(85),
      O => \genblk1[0].state_reg[87]_0\(1)
    );
\sum_carry__20_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \data_stage[4]_10\(84),
      O => \genblk1[0].state_reg[87]_0\(0)
    );
\sum_carry__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__20_n_0\,
      CO(3) => \sum_carry__21_n_0\,
      CO(2) => \sum_carry__21_n_1\,
      CO(1) => \sum_carry__21_n_2\,
      CO(0) => \sum_carry__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(87 downto 84),
      O(3) => \sum_carry__21_n_4\,
      O(2) => \sum_carry__21_n_5\,
      O(1) => \sum_carry__21_n_6\,
      O(0) => \sum_carry__21_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[91]_1\(3 downto 0)
    );
\sum_carry__21_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(88),
      I1 => \data_stage[4]_10\(91),
      O => \genblk1[0].state_reg[91]_0\(3)
    );
\sum_carry__21_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(87),
      I1 => \data_stage[4]_10\(90),
      O => \genblk1[0].state_reg[91]_0\(2)
    );
\sum_carry__21_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(86),
      I1 => \data_stage[4]_10\(89),
      O => \genblk1[0].state_reg[91]_0\(1)
    );
\sum_carry__21_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(85),
      I1 => \data_stage[4]_10\(88),
      O => \genblk1[0].state_reg[91]_0\(0)
    );
\sum_carry__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__21_n_0\,
      CO(3) => \sum_carry__22_n_0\,
      CO(2) => \sum_carry__22_n_1\,
      CO(1) => \sum_carry__22_n_2\,
      CO(0) => \sum_carry__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(91 downto 88),
      O(3) => \sum_carry__22_n_4\,
      O(2) => \sum_carry__22_n_5\,
      O(1) => \sum_carry__22_n_6\,
      O(0) => \sum_carry__22_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[95]_1\(3 downto 0)
    );
\sum_carry__22_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(92),
      I1 => \data_stage[4]_10\(95),
      O => \genblk1[0].state_reg[95]_0\(3)
    );
\sum_carry__22_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(91),
      I1 => \data_stage[4]_10\(94),
      O => \genblk1[0].state_reg[95]_0\(2)
    );
\sum_carry__22_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(90),
      I1 => \data_stage[4]_10\(93),
      O => \genblk1[0].state_reg[95]_0\(1)
    );
\sum_carry__22_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(89),
      I1 => \data_stage[4]_10\(92),
      O => \genblk1[0].state_reg[95]_0\(0)
    );
\sum_carry__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__22_n_0\,
      CO(3) => \sum_carry__23_n_0\,
      CO(2) => \sum_carry__23_n_1\,
      CO(1) => \sum_carry__23_n_2\,
      CO(0) => \sum_carry__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(95 downto 92),
      O(3) => \sum_carry__23_n_4\,
      O(2) => \sum_carry__23_n_5\,
      O(1) => \sum_carry__23_n_6\,
      O(0) => \sum_carry__23_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[99]_1\(3 downto 0)
    );
\sum_carry__23_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(96),
      I1 => \data_stage[4]_10\(99),
      O => \genblk1[0].state_reg[99]_0\(3)
    );
\sum_carry__23_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(95),
      I1 => \data_stage[4]_10\(98),
      O => \genblk1[0].state_reg[99]_0\(2)
    );
\sum_carry__23_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(94),
      I1 => \data_stage[4]_10\(97),
      O => \genblk1[0].state_reg[99]_0\(1)
    );
\sum_carry__23_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(93),
      I1 => \data_stage[4]_10\(96),
      O => \genblk1[0].state_reg[99]_0\(0)
    );
\sum_carry__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__23_n_0\,
      CO(3) => \sum_carry__24_n_0\,
      CO(2) => \sum_carry__24_n_1\,
      CO(1) => \sum_carry__24_n_2\,
      CO(0) => \sum_carry__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(99 downto 96),
      O(3) => \sum_carry__24_n_4\,
      O(2) => \sum_carry__24_n_5\,
      O(1) => \sum_carry__24_n_6\,
      O(0) => \sum_carry__24_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[103]_1\(3 downto 0)
    );
\sum_carry__24_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(100),
      I1 => \data_stage[4]_10\(103),
      O => \genblk1[0].state_reg[103]_0\(3)
    );
\sum_carry__24_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(99),
      I1 => \data_stage[4]_10\(102),
      O => \genblk1[0].state_reg[103]_0\(2)
    );
\sum_carry__24_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(98),
      I1 => \data_stage[4]_10\(101),
      O => \genblk1[0].state_reg[103]_0\(1)
    );
\sum_carry__24_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(97),
      I1 => \data_stage[4]_10\(100),
      O => \genblk1[0].state_reg[103]_0\(0)
    );
\sum_carry__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__24_n_0\,
      CO(3 downto 1) => \NLW_sum_carry__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_carry__25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_stage[2]_8\(100),
      O(3 downto 2) => \NLW_sum_carry__25_O_UNCONNECTED\(3 downto 2),
      O(1) => \sum_carry__25_n_6\,
      O(0) => \sum_carry__25_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \genblk1[0].state_reg[105]_0\(1 downto 0)
    );
\sum_carry__25_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(102),
      I1 => \data_stage[4]_10\(105),
      O => S(1)
    );
\sum_carry__25_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(101),
      I1 => \data_stage[4]_10\(104),
      O => S(0)
    );
\sum_carry__2_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(15),
      I1 => \data_stage[4]_10\(15),
      O => \genblk1[4].state_reg[15]_0\(3)
    );
\sum_carry__2_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(14),
      I1 => \data_stage[4]_10\(14),
      O => \genblk1[4].state_reg[15]_0\(2)
    );
\sum_carry__2_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(13),
      I1 => \data_stage[4]_10\(13),
      O => \genblk1[4].state_reg[15]_0\(1)
    );
\sum_carry__2_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(12),
      I1 => \data_stage[4]_10\(12),
      O => \genblk1[4].state_reg[15]_0\(0)
    );
\sum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__2_n_0\,
      CO(3) => \sum_carry__3_n_0\,
      CO(2) => \sum_carry__3_n_1\,
      CO(1) => \sum_carry__3_n_2\,
      CO(0) => \sum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(19 downto 16),
      O(3) => \sum_carry__3_n_4\,
      O(2) => \sum_carry__3_n_5\,
      O(1) => \sum_carry__3_n_6\,
      O(0) => \sum_carry__3_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[19]_1\(3 downto 0)
    );
\sum_carry__3_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(19),
      I1 => \data_stage[4]_10\(19),
      O => \genblk1[4].state_reg[19]_0\(3)
    );
\sum_carry__3_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(18),
      I1 => \data_stage[4]_10\(18),
      O => \genblk1[4].state_reg[19]_0\(2)
    );
\sum_carry__3_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(17),
      I1 => \data_stage[4]_10\(17),
      O => \genblk1[4].state_reg[19]_0\(1)
    );
\sum_carry__3_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(16),
      I1 => \data_stage[4]_10\(16),
      O => \genblk1[4].state_reg[19]_0\(0)
    );
\sum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__3_n_0\,
      CO(3) => \sum_carry__4_n_0\,
      CO(2) => \sum_carry__4_n_1\,
      CO(1) => \sum_carry__4_n_2\,
      CO(0) => \sum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(23 downto 20),
      O(3) => \sum_carry__4_n_4\,
      O(2) => \sum_carry__4_n_5\,
      O(1) => \sum_carry__4_n_6\,
      O(0) => \sum_carry__4_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[23]_1\(3 downto 0)
    );
\sum_carry__4_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(23),
      I1 => \data_stage[4]_10\(23),
      O => \genblk1[4].state_reg[23]_0\(3)
    );
\sum_carry__4_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(22),
      I1 => \data_stage[4]_10\(22),
      O => \genblk1[4].state_reg[23]_0\(2)
    );
\sum_carry__4_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(21),
      I1 => \data_stage[4]_10\(21),
      O => \genblk1[4].state_reg[23]_0\(1)
    );
\sum_carry__4_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(20),
      I1 => \data_stage[4]_10\(20),
      O => \genblk1[4].state_reg[23]_0\(0)
    );
\sum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__4_n_0\,
      CO(3) => \sum_carry__5_n_0\,
      CO(2) => \sum_carry__5_n_1\,
      CO(1) => \sum_carry__5_n_2\,
      CO(0) => \sum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[2]_8\(26),
      DI(2) => sum00_out_0(0),
      DI(1 downto 0) => \data_stage[2]_8\(25 downto 24),
      O(3) => \sum_carry__5_n_4\,
      O(2) => \sum_carry__5_n_5\,
      O(1) => \sum_carry__5_n_6\,
      O(0) => \sum_carry__5_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[27]_1\(3 downto 0)
    );
\sum_carry__5_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_2\(0),
      I1 => adc_valid_b,
      I2 => \^data_stage[3]_9\(26),
      O => sum00_out(0)
    );
\sum_carry__5_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(27),
      I1 => \data_stage[4]_10\(27),
      O => \genblk1[3].state_reg[27]_0\(3)
    );
\sum_carry__5_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[3]_9\(26),
      I1 => \data_stage[4]_10\(26),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_2\(0),
      O => \genblk1[3].state_reg[27]_0\(2)
    );
\sum_carry__5_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(25),
      I1 => \data_stage[4]_10\(25),
      O => \genblk1[3].state_reg[27]_0\(1)
    );
\sum_carry__5_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(24),
      I1 => \data_stage[4]_10\(24),
      O => \genblk1[3].state_reg[27]_0\(0)
    );
\sum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__5_n_0\,
      CO(3) => \sum_carry__6_n_0\,
      CO(2) => \sum_carry__6_n_1\,
      CO(1) => \sum_carry__6_n_2\,
      CO(0) => \sum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(30 downto 27),
      O(3) => \sum_carry__6_n_4\,
      O(2) => \sum_carry__6_n_5\,
      O(1) => \sum_carry__6_n_6\,
      O(0) => \sum_carry__6_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[31]_1\(3 downto 0)
    );
\sum_carry__6_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(31),
      I1 => \data_stage[4]_10\(31),
      O => \genblk1[3].state_reg[31]_0\(3)
    );
\sum_carry__6_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(30),
      I1 => \data_stage[4]_10\(30),
      O => \genblk1[3].state_reg[31]_0\(2)
    );
\sum_carry__6_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(29),
      I1 => \data_stage[4]_10\(29),
      O => \genblk1[3].state_reg[31]_0\(1)
    );
\sum_carry__6_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(28),
      I1 => \data_stage[4]_10\(28),
      O => \genblk1[3].state_reg[31]_0\(0)
    );
\sum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__6_n_0\,
      CO(3) => \sum_carry__7_n_0\,
      CO(2) => \sum_carry__7_n_1\,
      CO(1) => \sum_carry__7_n_2\,
      CO(0) => \sum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(34 downto 31),
      O(3) => \sum_carry__7_n_4\,
      O(2) => \sum_carry__7_n_5\,
      O(1) => \sum_carry__7_n_6\,
      O(0) => \sum_carry__7_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[35]_1\(3 downto 0)
    );
\sum_carry__7_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(35),
      I1 => \data_stage[4]_10\(35),
      O => \genblk1[3].state_reg[35]_0\(3)
    );
\sum_carry__7_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(34),
      I1 => \data_stage[4]_10\(34),
      O => \genblk1[3].state_reg[35]_0\(2)
    );
\sum_carry__7_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(33),
      I1 => \data_stage[4]_10\(33),
      O => \genblk1[3].state_reg[35]_0\(1)
    );
\sum_carry__7_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(32),
      I1 => \data_stage[4]_10\(32),
      O => \genblk1[3].state_reg[35]_0\(0)
    );
\sum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__7_n_0\,
      CO(3) => \sum_carry__8_n_0\,
      CO(2) => \sum_carry__8_n_1\,
      CO(1) => \sum_carry__8_n_2\,
      CO(0) => \sum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(38 downto 35),
      O(3) => \sum_carry__8_n_4\,
      O(2) => \sum_carry__8_n_5\,
      O(1) => \sum_carry__8_n_6\,
      O(0) => \sum_carry__8_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[39]_1\(3 downto 0)
    );
\sum_carry__8_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(39),
      I1 => \data_stage[4]_10\(39),
      O => \genblk1[3].state_reg[39]_0\(3)
    );
\sum_carry__8_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(38),
      I1 => \data_stage[4]_10\(38),
      O => \genblk1[3].state_reg[39]_0\(2)
    );
\sum_carry__8_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(37),
      I1 => \data_stage[4]_10\(37),
      O => \genblk1[3].state_reg[39]_0\(1)
    );
\sum_carry__8_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(36),
      I1 => \data_stage[4]_10\(36),
      O => \genblk1[3].state_reg[39]_0\(0)
    );
\sum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__8_n_0\,
      CO(3) => \sum_carry__9_n_0\,
      CO(2) => \sum_carry__9_n_1\,
      CO(1) => \sum_carry__9_n_2\,
      CO(0) => \sum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[2]_8\(42 downto 39),
      O(3) => \sum_carry__9_n_4\,
      O(2) => \sum_carry__9_n_5\,
      O(1) => \sum_carry__9_n_6\,
      O(0) => \sum_carry__9_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[43]_1\(3 downto 0)
    );
\sum_carry__9_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(43),
      I1 => \data_stage[4]_10\(43),
      O => \genblk1[3].state_reg[43]_0\(3)
    );
\sum_carry__9_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(42),
      I1 => \data_stage[4]_10\(42),
      O => \genblk1[3].state_reg[43]_0\(2)
    );
\sum_carry__9_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(41),
      I1 => \data_stage[4]_10\(41),
      O => \genblk1[3].state_reg[43]_0\(1)
    );
\sum_carry__9_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(40),
      I1 => \data_stage[4]_10\(40),
      O => \genblk1[3].state_reg[43]_0\(0)
    );
\sum_carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(3),
      I1 => \data_stage[4]_10\(3),
      O => \genblk1[4].state_reg[3]_0\(3)
    );
\sum_carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(2),
      I1 => \data_stage[4]_10\(2),
      O => \genblk1[4].state_reg[3]_0\(2)
    );
\sum_carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(1),
      I1 => \data_stage[4]_10\(1),
      O => \genblk1[4].state_reg[3]_0\(1)
    );
\sum_carry_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[3]_9\(0),
      I1 => \data_stage[4]_10\(0),
      O => \genblk1[4].state_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_cic_int_7 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_stage[4]_10\ : out STD_LOGIC_VECTOR ( 102 downto 0 );
    sum00_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[0].state_reg[105]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[4].state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_stage[3]_9\ : in STD_LOGIC_VECTOR ( 100 downto 0 );
    \genblk1[4].state_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sum00_out_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[0].state_reg[87]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_valid_b : in STD_LOGIC;
    \data_stage[5]_11\ : in STD_LOGIC_VECTOR ( 105 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_clk : in STD_LOGIC;
    \genblk1[3].state_reg[45]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[2].state_reg[65]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[1].state_reg[85]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[0].state_reg[105]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_cic_int_7 : entity is "cic_int";
end system_axi_adc_decimate_0_cic_int_7;

architecture STRUCTURE of system_axi_adc_decimate_0_cic_int_7 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_stage[4]_10\ : STD_LOGIC_VECTOR ( 102 downto 0 );
  signal \sum_carry__0_n_0\ : STD_LOGIC;
  signal \sum_carry__0_n_1\ : STD_LOGIC;
  signal \sum_carry__0_n_2\ : STD_LOGIC;
  signal \sum_carry__0_n_3\ : STD_LOGIC;
  signal \sum_carry__0_n_4\ : STD_LOGIC;
  signal \sum_carry__0_n_5\ : STD_LOGIC;
  signal \sum_carry__0_n_6\ : STD_LOGIC;
  signal \sum_carry__0_n_7\ : STD_LOGIC;
  signal \sum_carry__10_n_0\ : STD_LOGIC;
  signal \sum_carry__10_n_1\ : STD_LOGIC;
  signal \sum_carry__10_n_2\ : STD_LOGIC;
  signal \sum_carry__10_n_3\ : STD_LOGIC;
  signal \sum_carry__10_n_4\ : STD_LOGIC;
  signal \sum_carry__10_n_5\ : STD_LOGIC;
  signal \sum_carry__10_n_6\ : STD_LOGIC;
  signal \sum_carry__10_n_7\ : STD_LOGIC;
  signal \sum_carry__11_n_0\ : STD_LOGIC;
  signal \sum_carry__11_n_1\ : STD_LOGIC;
  signal \sum_carry__11_n_2\ : STD_LOGIC;
  signal \sum_carry__11_n_3\ : STD_LOGIC;
  signal \sum_carry__11_n_4\ : STD_LOGIC;
  signal \sum_carry__11_n_5\ : STD_LOGIC;
  signal \sum_carry__11_n_6\ : STD_LOGIC;
  signal \sum_carry__11_n_7\ : STD_LOGIC;
  signal \sum_carry__12_n_0\ : STD_LOGIC;
  signal \sum_carry__12_n_1\ : STD_LOGIC;
  signal \sum_carry__12_n_2\ : STD_LOGIC;
  signal \sum_carry__12_n_3\ : STD_LOGIC;
  signal \sum_carry__12_n_4\ : STD_LOGIC;
  signal \sum_carry__12_n_5\ : STD_LOGIC;
  signal \sum_carry__12_n_6\ : STD_LOGIC;
  signal \sum_carry__12_n_7\ : STD_LOGIC;
  signal \sum_carry__13_n_0\ : STD_LOGIC;
  signal \sum_carry__13_n_1\ : STD_LOGIC;
  signal \sum_carry__13_n_2\ : STD_LOGIC;
  signal \sum_carry__13_n_3\ : STD_LOGIC;
  signal \sum_carry__13_n_4\ : STD_LOGIC;
  signal \sum_carry__13_n_5\ : STD_LOGIC;
  signal \sum_carry__13_n_6\ : STD_LOGIC;
  signal \sum_carry__13_n_7\ : STD_LOGIC;
  signal \sum_carry__14_n_0\ : STD_LOGIC;
  signal \sum_carry__14_n_1\ : STD_LOGIC;
  signal \sum_carry__14_n_2\ : STD_LOGIC;
  signal \sum_carry__14_n_3\ : STD_LOGIC;
  signal \sum_carry__14_n_4\ : STD_LOGIC;
  signal \sum_carry__14_n_5\ : STD_LOGIC;
  signal \sum_carry__14_n_6\ : STD_LOGIC;
  signal \sum_carry__14_n_7\ : STD_LOGIC;
  signal \sum_carry__15_n_0\ : STD_LOGIC;
  signal \sum_carry__15_n_1\ : STD_LOGIC;
  signal \sum_carry__15_n_2\ : STD_LOGIC;
  signal \sum_carry__15_n_3\ : STD_LOGIC;
  signal \sum_carry__15_n_4\ : STD_LOGIC;
  signal \sum_carry__15_n_5\ : STD_LOGIC;
  signal \sum_carry__15_n_6\ : STD_LOGIC;
  signal \sum_carry__15_n_7\ : STD_LOGIC;
  signal \sum_carry__16_n_0\ : STD_LOGIC;
  signal \sum_carry__16_n_1\ : STD_LOGIC;
  signal \sum_carry__16_n_2\ : STD_LOGIC;
  signal \sum_carry__16_n_3\ : STD_LOGIC;
  signal \sum_carry__16_n_4\ : STD_LOGIC;
  signal \sum_carry__16_n_5\ : STD_LOGIC;
  signal \sum_carry__16_n_6\ : STD_LOGIC;
  signal \sum_carry__16_n_7\ : STD_LOGIC;
  signal \sum_carry__17_n_0\ : STD_LOGIC;
  signal \sum_carry__17_n_1\ : STD_LOGIC;
  signal \sum_carry__17_n_2\ : STD_LOGIC;
  signal \sum_carry__17_n_3\ : STD_LOGIC;
  signal \sum_carry__17_n_4\ : STD_LOGIC;
  signal \sum_carry__17_n_5\ : STD_LOGIC;
  signal \sum_carry__17_n_6\ : STD_LOGIC;
  signal \sum_carry__17_n_7\ : STD_LOGIC;
  signal \sum_carry__18_n_0\ : STD_LOGIC;
  signal \sum_carry__18_n_1\ : STD_LOGIC;
  signal \sum_carry__18_n_2\ : STD_LOGIC;
  signal \sum_carry__18_n_3\ : STD_LOGIC;
  signal \sum_carry__18_n_4\ : STD_LOGIC;
  signal \sum_carry__18_n_5\ : STD_LOGIC;
  signal \sum_carry__18_n_6\ : STD_LOGIC;
  signal \sum_carry__18_n_7\ : STD_LOGIC;
  signal \sum_carry__19_n_0\ : STD_LOGIC;
  signal \sum_carry__19_n_1\ : STD_LOGIC;
  signal \sum_carry__19_n_2\ : STD_LOGIC;
  signal \sum_carry__19_n_3\ : STD_LOGIC;
  signal \sum_carry__19_n_4\ : STD_LOGIC;
  signal \sum_carry__19_n_5\ : STD_LOGIC;
  signal \sum_carry__19_n_6\ : STD_LOGIC;
  signal \sum_carry__19_n_7\ : STD_LOGIC;
  signal \sum_carry__1_n_0\ : STD_LOGIC;
  signal \sum_carry__1_n_1\ : STD_LOGIC;
  signal \sum_carry__1_n_2\ : STD_LOGIC;
  signal \sum_carry__1_n_3\ : STD_LOGIC;
  signal \sum_carry__1_n_4\ : STD_LOGIC;
  signal \sum_carry__1_n_5\ : STD_LOGIC;
  signal \sum_carry__1_n_6\ : STD_LOGIC;
  signal \sum_carry__1_n_7\ : STD_LOGIC;
  signal \sum_carry__20_n_0\ : STD_LOGIC;
  signal \sum_carry__20_n_1\ : STD_LOGIC;
  signal \sum_carry__20_n_2\ : STD_LOGIC;
  signal \sum_carry__20_n_3\ : STD_LOGIC;
  signal \sum_carry__20_n_4\ : STD_LOGIC;
  signal \sum_carry__20_n_5\ : STD_LOGIC;
  signal \sum_carry__20_n_6\ : STD_LOGIC;
  signal \sum_carry__20_n_7\ : STD_LOGIC;
  signal \sum_carry__21_n_0\ : STD_LOGIC;
  signal \sum_carry__21_n_1\ : STD_LOGIC;
  signal \sum_carry__21_n_2\ : STD_LOGIC;
  signal \sum_carry__21_n_3\ : STD_LOGIC;
  signal \sum_carry__21_n_4\ : STD_LOGIC;
  signal \sum_carry__21_n_5\ : STD_LOGIC;
  signal \sum_carry__21_n_6\ : STD_LOGIC;
  signal \sum_carry__21_n_7\ : STD_LOGIC;
  signal \sum_carry__22_n_0\ : STD_LOGIC;
  signal \sum_carry__22_n_1\ : STD_LOGIC;
  signal \sum_carry__22_n_2\ : STD_LOGIC;
  signal \sum_carry__22_n_3\ : STD_LOGIC;
  signal \sum_carry__22_n_4\ : STD_LOGIC;
  signal \sum_carry__22_n_5\ : STD_LOGIC;
  signal \sum_carry__22_n_6\ : STD_LOGIC;
  signal \sum_carry__22_n_7\ : STD_LOGIC;
  signal \sum_carry__23_n_0\ : STD_LOGIC;
  signal \sum_carry__23_n_1\ : STD_LOGIC;
  signal \sum_carry__23_n_2\ : STD_LOGIC;
  signal \sum_carry__23_n_3\ : STD_LOGIC;
  signal \sum_carry__23_n_4\ : STD_LOGIC;
  signal \sum_carry__23_n_5\ : STD_LOGIC;
  signal \sum_carry__23_n_6\ : STD_LOGIC;
  signal \sum_carry__23_n_7\ : STD_LOGIC;
  signal \sum_carry__24_n_0\ : STD_LOGIC;
  signal \sum_carry__24_n_1\ : STD_LOGIC;
  signal \sum_carry__24_n_2\ : STD_LOGIC;
  signal \sum_carry__24_n_3\ : STD_LOGIC;
  signal \sum_carry__24_n_4\ : STD_LOGIC;
  signal \sum_carry__24_n_5\ : STD_LOGIC;
  signal \sum_carry__24_n_6\ : STD_LOGIC;
  signal \sum_carry__24_n_7\ : STD_LOGIC;
  signal \sum_carry__25_n_3\ : STD_LOGIC;
  signal \sum_carry__25_n_6\ : STD_LOGIC;
  signal \sum_carry__25_n_7\ : STD_LOGIC;
  signal \sum_carry__2_n_0\ : STD_LOGIC;
  signal \sum_carry__2_n_1\ : STD_LOGIC;
  signal \sum_carry__2_n_2\ : STD_LOGIC;
  signal \sum_carry__2_n_3\ : STD_LOGIC;
  signal \sum_carry__2_n_4\ : STD_LOGIC;
  signal \sum_carry__2_n_5\ : STD_LOGIC;
  signal \sum_carry__2_n_6\ : STD_LOGIC;
  signal \sum_carry__2_n_7\ : STD_LOGIC;
  signal \sum_carry__3_n_0\ : STD_LOGIC;
  signal \sum_carry__3_n_1\ : STD_LOGIC;
  signal \sum_carry__3_n_2\ : STD_LOGIC;
  signal \sum_carry__3_n_3\ : STD_LOGIC;
  signal \sum_carry__3_n_4\ : STD_LOGIC;
  signal \sum_carry__3_n_5\ : STD_LOGIC;
  signal \sum_carry__3_n_6\ : STD_LOGIC;
  signal \sum_carry__3_n_7\ : STD_LOGIC;
  signal \sum_carry__4_n_0\ : STD_LOGIC;
  signal \sum_carry__4_n_1\ : STD_LOGIC;
  signal \sum_carry__4_n_2\ : STD_LOGIC;
  signal \sum_carry__4_n_3\ : STD_LOGIC;
  signal \sum_carry__4_n_4\ : STD_LOGIC;
  signal \sum_carry__4_n_5\ : STD_LOGIC;
  signal \sum_carry__4_n_6\ : STD_LOGIC;
  signal \sum_carry__4_n_7\ : STD_LOGIC;
  signal \sum_carry__5_n_0\ : STD_LOGIC;
  signal \sum_carry__5_n_1\ : STD_LOGIC;
  signal \sum_carry__5_n_2\ : STD_LOGIC;
  signal \sum_carry__5_n_3\ : STD_LOGIC;
  signal \sum_carry__5_n_4\ : STD_LOGIC;
  signal \sum_carry__5_n_5\ : STD_LOGIC;
  signal \sum_carry__5_n_6\ : STD_LOGIC;
  signal \sum_carry__5_n_7\ : STD_LOGIC;
  signal \sum_carry__6_n_0\ : STD_LOGIC;
  signal \sum_carry__6_n_1\ : STD_LOGIC;
  signal \sum_carry__6_n_2\ : STD_LOGIC;
  signal \sum_carry__6_n_3\ : STD_LOGIC;
  signal \sum_carry__6_n_4\ : STD_LOGIC;
  signal \sum_carry__6_n_5\ : STD_LOGIC;
  signal \sum_carry__6_n_6\ : STD_LOGIC;
  signal \sum_carry__6_n_7\ : STD_LOGIC;
  signal \sum_carry__7_n_0\ : STD_LOGIC;
  signal \sum_carry__7_n_1\ : STD_LOGIC;
  signal \sum_carry__7_n_2\ : STD_LOGIC;
  signal \sum_carry__7_n_3\ : STD_LOGIC;
  signal \sum_carry__7_n_4\ : STD_LOGIC;
  signal \sum_carry__7_n_5\ : STD_LOGIC;
  signal \sum_carry__7_n_6\ : STD_LOGIC;
  signal \sum_carry__7_n_7\ : STD_LOGIC;
  signal \sum_carry__8_n_0\ : STD_LOGIC;
  signal \sum_carry__8_n_1\ : STD_LOGIC;
  signal \sum_carry__8_n_2\ : STD_LOGIC;
  signal \sum_carry__8_n_3\ : STD_LOGIC;
  signal \sum_carry__8_n_4\ : STD_LOGIC;
  signal \sum_carry__8_n_5\ : STD_LOGIC;
  signal \sum_carry__8_n_6\ : STD_LOGIC;
  signal \sum_carry__8_n_7\ : STD_LOGIC;
  signal \sum_carry__9_n_0\ : STD_LOGIC;
  signal \sum_carry__9_n_1\ : STD_LOGIC;
  signal \sum_carry__9_n_2\ : STD_LOGIC;
  signal \sum_carry__9_n_3\ : STD_LOGIC;
  signal \sum_carry__9_n_4\ : STD_LOGIC;
  signal \sum_carry__9_n_5\ : STD_LOGIC;
  signal \sum_carry__9_n_6\ : STD_LOGIC;
  signal \sum_carry__9_n_7\ : STD_LOGIC;
  signal sum_carry_n_0 : STD_LOGIC;
  signal sum_carry_n_1 : STD_LOGIC;
  signal sum_carry_n_2 : STD_LOGIC;
  signal sum_carry_n_3 : STD_LOGIC;
  signal sum_carry_n_4 : STD_LOGIC;
  signal sum_carry_n_5 : STD_LOGIC;
  signal sum_carry_n_6 : STD_LOGIC;
  signal sum_carry_n_7 : STD_LOGIC;
  signal \NLW_sum_carry__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_carry__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sum_carry : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__15\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__16\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__17\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__18\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__19\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__20\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__21\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__22\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__23\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__24\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__25\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__9\ : label is 35;
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \data_stage[4]_10\(102 downto 0) <= \^data_stage[4]_10\(102 downto 0);
\genblk1[0].state_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__24_n_7\,
      Q => \^data_stage[4]_10\(97),
      R => '0'
    );
\genblk1[0].state_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__24_n_6\,
      Q => \^data_stage[4]_10\(98),
      R => '0'
    );
\genblk1[0].state_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__24_n_5\,
      Q => \^data_stage[4]_10\(99),
      R => '0'
    );
\genblk1[0].state_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__24_n_4\,
      Q => \^data_stage[4]_10\(100),
      R => '0'
    );
\genblk1[0].state_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__25_n_7\,
      Q => \^data_stage[4]_10\(101),
      R => '0'
    );
\genblk1[0].state_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__25_n_6\,
      Q => \^data_stage[4]_10\(102),
      R => '0'
    );
\genblk1[0].state_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__20_n_5\,
      Q => \^data_stage[4]_10\(84),
      R => '0'
    );
\genblk1[0].state_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__20_n_4\,
      Q => \^di\(3),
      R => '0'
    );
\genblk1[0].state_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__21_n_7\,
      Q => \^data_stage[4]_10\(85),
      R => '0'
    );
\genblk1[0].state_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__21_n_6\,
      Q => \^data_stage[4]_10\(86),
      R => '0'
    );
\genblk1[0].state_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__21_n_5\,
      Q => \^data_stage[4]_10\(87),
      R => '0'
    );
\genblk1[0].state_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__21_n_4\,
      Q => \^data_stage[4]_10\(88),
      R => '0'
    );
\genblk1[0].state_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__22_n_7\,
      Q => \^data_stage[4]_10\(89),
      R => '0'
    );
\genblk1[0].state_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__22_n_6\,
      Q => \^data_stage[4]_10\(90),
      R => '0'
    );
\genblk1[0].state_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__22_n_5\,
      Q => \^data_stage[4]_10\(91),
      R => '0'
    );
\genblk1[0].state_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__22_n_4\,
      Q => \^data_stage[4]_10\(92),
      R => '0'
    );
\genblk1[0].state_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__23_n_7\,
      Q => \^data_stage[4]_10\(93),
      R => '0'
    );
\genblk1[0].state_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__23_n_6\,
      Q => \^data_stage[4]_10\(94),
      R => '0'
    );
\genblk1[0].state_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__23_n_5\,
      Q => \^data_stage[4]_10\(95),
      R => '0'
    );
\genblk1[0].state_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[105]_1\(0),
      D => \sum_carry__23_n_4\,
      Q => \^data_stage[4]_10\(96),
      R => '0'
    );
\genblk1[1].state_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__15_n_5\,
      Q => \^data_stage[4]_10\(66),
      R => '0'
    );
\genblk1[1].state_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__15_n_4\,
      Q => \^data_stage[4]_10\(67),
      R => '0'
    );
\genblk1[1].state_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__16_n_7\,
      Q => \^data_stage[4]_10\(68),
      R => '0'
    );
\genblk1[1].state_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__16_n_6\,
      Q => \^data_stage[4]_10\(69),
      R => '0'
    );
\genblk1[1].state_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__16_n_5\,
      Q => \^data_stage[4]_10\(70),
      R => '0'
    );
\genblk1[1].state_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__16_n_4\,
      Q => \^data_stage[4]_10\(71),
      R => '0'
    );
\genblk1[1].state_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__17_n_7\,
      Q => \^data_stage[4]_10\(72),
      R => '0'
    );
\genblk1[1].state_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__17_n_6\,
      Q => \^data_stage[4]_10\(73),
      R => '0'
    );
\genblk1[1].state_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__17_n_5\,
      Q => \^data_stage[4]_10\(74),
      R => '0'
    );
\genblk1[1].state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__17_n_4\,
      Q => \^data_stage[4]_10\(75),
      R => '0'
    );
\genblk1[1].state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__18_n_7\,
      Q => \^data_stage[4]_10\(76),
      R => '0'
    );
\genblk1[1].state_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__18_n_6\,
      Q => \^data_stage[4]_10\(77),
      R => '0'
    );
\genblk1[1].state_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__18_n_5\,
      Q => \^data_stage[4]_10\(78),
      R => '0'
    );
\genblk1[1].state_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__18_n_4\,
      Q => \^data_stage[4]_10\(79),
      R => '0'
    );
\genblk1[1].state_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__19_n_7\,
      Q => \^data_stage[4]_10\(80),
      R => '0'
    );
\genblk1[1].state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__19_n_6\,
      Q => \^data_stage[4]_10\(81),
      R => '0'
    );
\genblk1[1].state_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__19_n_5\,
      Q => \^data_stage[4]_10\(82),
      R => '0'
    );
\genblk1[1].state_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__19_n_4\,
      Q => \^data_stage[4]_10\(83),
      R => '0'
    );
\genblk1[1].state_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__20_n_7\,
      Q => \^di\(0),
      R => '0'
    );
\genblk1[1].state_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[85]_0\(0),
      D => \sum_carry__20_n_6\,
      Q => \^di\(1),
      R => '0'
    );
\genblk1[2].state_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__10_n_5\,
      Q => \^data_stage[4]_10\(46),
      R => '0'
    );
\genblk1[2].state_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__10_n_4\,
      Q => \^data_stage[4]_10\(47),
      R => '0'
    );
\genblk1[2].state_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__11_n_7\,
      Q => \^data_stage[4]_10\(48),
      R => '0'
    );
\genblk1[2].state_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__11_n_6\,
      Q => \^data_stage[4]_10\(49),
      R => '0'
    );
\genblk1[2].state_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__11_n_5\,
      Q => \^data_stage[4]_10\(50),
      R => '0'
    );
\genblk1[2].state_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__11_n_4\,
      Q => \^data_stage[4]_10\(51),
      R => '0'
    );
\genblk1[2].state_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__12_n_7\,
      Q => \^data_stage[4]_10\(52),
      R => '0'
    );
\genblk1[2].state_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__12_n_6\,
      Q => \^data_stage[4]_10\(53),
      R => '0'
    );
\genblk1[2].state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__12_n_5\,
      Q => \^data_stage[4]_10\(54),
      R => '0'
    );
\genblk1[2].state_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__12_n_4\,
      Q => \^data_stage[4]_10\(55),
      R => '0'
    );
\genblk1[2].state_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__13_n_7\,
      Q => \^data_stage[4]_10\(56),
      R => '0'
    );
\genblk1[2].state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__13_n_6\,
      Q => \^data_stage[4]_10\(57),
      R => '0'
    );
\genblk1[2].state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__13_n_5\,
      Q => \^data_stage[4]_10\(58),
      R => '0'
    );
\genblk1[2].state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__13_n_4\,
      Q => \^data_stage[4]_10\(59),
      R => '0'
    );
\genblk1[2].state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__14_n_7\,
      Q => \^data_stage[4]_10\(60),
      R => '0'
    );
\genblk1[2].state_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__14_n_6\,
      Q => \^data_stage[4]_10\(61),
      R => '0'
    );
\genblk1[2].state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__14_n_5\,
      Q => \^data_stage[4]_10\(62),
      R => '0'
    );
\genblk1[2].state_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__14_n_4\,
      Q => \^data_stage[4]_10\(63),
      R => '0'
    );
\genblk1[2].state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__15_n_7\,
      Q => \^data_stage[4]_10\(64),
      R => '0'
    );
\genblk1[2].state_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[65]_0\(0),
      D => \sum_carry__15_n_6\,
      Q => \^data_stage[4]_10\(65),
      R => '0'
    );
\genblk1[3].state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__5_n_5\,
      Q => \^data_stage[4]_10\(26),
      R => '0'
    );
\genblk1[3].state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__5_n_4\,
      Q => \^data_stage[4]_10\(27),
      R => '0'
    );
\genblk1[3].state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__6_n_7\,
      Q => \^data_stage[4]_10\(28),
      R => '0'
    );
\genblk1[3].state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__6_n_6\,
      Q => \^data_stage[4]_10\(29),
      R => '0'
    );
\genblk1[3].state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__6_n_5\,
      Q => \^data_stage[4]_10\(30),
      R => '0'
    );
\genblk1[3].state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__6_n_4\,
      Q => \^data_stage[4]_10\(31),
      R => '0'
    );
\genblk1[3].state_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__7_n_7\,
      Q => \^data_stage[4]_10\(32),
      R => '0'
    );
\genblk1[3].state_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__7_n_6\,
      Q => \^data_stage[4]_10\(33),
      R => '0'
    );
\genblk1[3].state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__7_n_5\,
      Q => \^data_stage[4]_10\(34),
      R => '0'
    );
\genblk1[3].state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__7_n_4\,
      Q => \^data_stage[4]_10\(35),
      R => '0'
    );
\genblk1[3].state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__8_n_7\,
      Q => \^data_stage[4]_10\(36),
      R => '0'
    );
\genblk1[3].state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__8_n_6\,
      Q => \^data_stage[4]_10\(37),
      R => '0'
    );
\genblk1[3].state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__8_n_5\,
      Q => \^data_stage[4]_10\(38),
      R => '0'
    );
\genblk1[3].state_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__8_n_4\,
      Q => \^data_stage[4]_10\(39),
      R => '0'
    );
\genblk1[3].state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__9_n_7\,
      Q => \^data_stage[4]_10\(40),
      R => '0'
    );
\genblk1[3].state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__9_n_6\,
      Q => \^data_stage[4]_10\(41),
      R => '0'
    );
\genblk1[3].state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__9_n_5\,
      Q => \^data_stage[4]_10\(42),
      R => '0'
    );
\genblk1[3].state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__9_n_4\,
      Q => \^data_stage[4]_10\(43),
      R => '0'
    );
\genblk1[3].state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__10_n_7\,
      Q => \^data_stage[4]_10\(44),
      R => '0'
    );
\genblk1[3].state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[45]_0\(0),
      D => \sum_carry__10_n_6\,
      Q => \^data_stage[4]_10\(45),
      R => '0'
    );
\genblk1[4].state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_7,
      Q => \^data_stage[4]_10\(0),
      R => '0'
    );
\genblk1[4].state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_5\,
      Q => \^data_stage[4]_10\(10),
      R => '0'
    );
\genblk1[4].state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_4\,
      Q => \^data_stage[4]_10\(11),
      R => '0'
    );
\genblk1[4].state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_7\,
      Q => \^data_stage[4]_10\(12),
      R => '0'
    );
\genblk1[4].state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_6\,
      Q => \^data_stage[4]_10\(13),
      R => '0'
    );
\genblk1[4].state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_5\,
      Q => \^data_stage[4]_10\(14),
      R => '0'
    );
\genblk1[4].state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_4\,
      Q => \^data_stage[4]_10\(15),
      R => '0'
    );
\genblk1[4].state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_7\,
      Q => \^data_stage[4]_10\(16),
      R => '0'
    );
\genblk1[4].state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_6\,
      Q => \^data_stage[4]_10\(17),
      R => '0'
    );
\genblk1[4].state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_5\,
      Q => \^data_stage[4]_10\(18),
      R => '0'
    );
\genblk1[4].state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_4\,
      Q => \^data_stage[4]_10\(19),
      R => '0'
    );
\genblk1[4].state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_6,
      Q => \^data_stage[4]_10\(1),
      R => '0'
    );
\genblk1[4].state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_7\,
      Q => \^data_stage[4]_10\(20),
      R => '0'
    );
\genblk1[4].state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_6\,
      Q => \^data_stage[4]_10\(21),
      R => '0'
    );
\genblk1[4].state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_5\,
      Q => \^data_stage[4]_10\(22),
      R => '0'
    );
\genblk1[4].state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_4\,
      Q => \^data_stage[4]_10\(23),
      R => '0'
    );
\genblk1[4].state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_7\,
      Q => \^data_stage[4]_10\(24),
      R => '0'
    );
\genblk1[4].state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_6\,
      Q => \^data_stage[4]_10\(25),
      R => '0'
    );
\genblk1[4].state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_5,
      Q => \^data_stage[4]_10\(2),
      R => '0'
    );
\genblk1[4].state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_4,
      Q => \^data_stage[4]_10\(3),
      R => '0'
    );
\genblk1[4].state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_7\,
      Q => \^data_stage[4]_10\(4),
      R => '0'
    );
\genblk1[4].state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_6\,
      Q => \^data_stage[4]_10\(5),
      R => '0'
    );
\genblk1[4].state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_5\,
      Q => \^data_stage[4]_10\(6),
      R => '0'
    );
\genblk1[4].state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_4\,
      Q => \^data_stage[4]_10\(7),
      R => '0'
    );
\genblk1[4].state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_7\,
      Q => \^data_stage[4]_10\(8),
      R => '0'
    );
\genblk1[4].state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_6\,
      Q => \^data_stage[4]_10\(9),
      R => '0'
    );
sum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_carry_n_0,
      CO(2) => sum_carry_n_1,
      CO(1) => sum_carry_n_2,
      CO(0) => sum_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(3 downto 0),
      O(3) => sum_carry_n_4,
      O(2) => sum_carry_n_5,
      O(1) => sum_carry_n_6,
      O(0) => sum_carry_n_7,
      S(3 downto 0) => \genblk1[4].state_reg[3]_1\(3 downto 0)
    );
\sum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_carry_n_0,
      CO(3) => \sum_carry__0_n_0\,
      CO(2) => \sum_carry__0_n_1\,
      CO(1) => \sum_carry__0_n_2\,
      CO(0) => \sum_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(7 downto 4),
      O(3) => \sum_carry__0_n_4\,
      O(2) => \sum_carry__0_n_5\,
      O(1) => \sum_carry__0_n_6\,
      O(0) => \sum_carry__0_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[7]_1\(3 downto 0)
    );
\sum_carry__0_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(7),
      I1 => \data_stage[5]_11\(7),
      O => \genblk1[4].state_reg[7]_0\(3)
    );
\sum_carry__0_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(6),
      I1 => \data_stage[5]_11\(6),
      O => \genblk1[4].state_reg[7]_0\(2)
    );
\sum_carry__0_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(5),
      I1 => \data_stage[5]_11\(5),
      O => \genblk1[4].state_reg[7]_0\(1)
    );
\sum_carry__0_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(4),
      I1 => \data_stage[5]_11\(4),
      O => \genblk1[4].state_reg[7]_0\(0)
    );
\sum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__0_n_0\,
      CO(3) => \sum_carry__1_n_0\,
      CO(2) => \sum_carry__1_n_1\,
      CO(1) => \sum_carry__1_n_2\,
      CO(0) => \sum_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(11 downto 8),
      O(3) => \sum_carry__1_n_4\,
      O(2) => \sum_carry__1_n_5\,
      O(1) => \sum_carry__1_n_6\,
      O(0) => \sum_carry__1_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[11]_1\(3 downto 0)
    );
\sum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__9_n_0\,
      CO(3) => \sum_carry__10_n_0\,
      CO(2) => \sum_carry__10_n_1\,
      CO(1) => \sum_carry__10_n_2\,
      CO(0) => \sum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[3]_9\(45),
      DI(2) => sum00_out_0(1),
      DI(1 downto 0) => \data_stage[3]_9\(44 downto 43),
      O(3) => \sum_carry__10_n_4\,
      O(2) => \sum_carry__10_n_5\,
      O(1) => \sum_carry__10_n_6\,
      O(0) => \sum_carry__10_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[47]_1\(3 downto 0)
    );
\sum_carry__10_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_2\(1),
      I1 => adc_valid_b,
      I2 => \^data_stage[4]_10\(46),
      O => sum00_out(1)
    );
\sum_carry__10_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(47),
      I1 => \data_stage[5]_11\(47),
      O => \genblk1[2].state_reg[47]_0\(3)
    );
\sum_carry__10_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[4]_10\(46),
      I1 => \data_stage[5]_11\(46),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_2\(1),
      O => \genblk1[2].state_reg[47]_0\(2)
    );
\sum_carry__10_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(45),
      I1 => \data_stage[5]_11\(45),
      O => \genblk1[2].state_reg[47]_0\(1)
    );
\sum_carry__10_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(44),
      I1 => \data_stage[5]_11\(44),
      O => \genblk1[2].state_reg[47]_0\(0)
    );
\sum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__10_n_0\,
      CO(3) => \sum_carry__11_n_0\,
      CO(2) => \sum_carry__11_n_1\,
      CO(1) => \sum_carry__11_n_2\,
      CO(0) => \sum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(49 downto 46),
      O(3) => \sum_carry__11_n_4\,
      O(2) => \sum_carry__11_n_5\,
      O(1) => \sum_carry__11_n_6\,
      O(0) => \sum_carry__11_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[51]_1\(3 downto 0)
    );
\sum_carry__11_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(51),
      I1 => \data_stage[5]_11\(51),
      O => \genblk1[2].state_reg[51]_0\(3)
    );
\sum_carry__11_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(50),
      I1 => \data_stage[5]_11\(50),
      O => \genblk1[2].state_reg[51]_0\(2)
    );
\sum_carry__11_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(49),
      I1 => \data_stage[5]_11\(49),
      O => \genblk1[2].state_reg[51]_0\(1)
    );
\sum_carry__11_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(48),
      I1 => \data_stage[5]_11\(48),
      O => \genblk1[2].state_reg[51]_0\(0)
    );
\sum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__11_n_0\,
      CO(3) => \sum_carry__12_n_0\,
      CO(2) => \sum_carry__12_n_1\,
      CO(1) => \sum_carry__12_n_2\,
      CO(0) => \sum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(53 downto 50),
      O(3) => \sum_carry__12_n_4\,
      O(2) => \sum_carry__12_n_5\,
      O(1) => \sum_carry__12_n_6\,
      O(0) => \sum_carry__12_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[55]_1\(3 downto 0)
    );
\sum_carry__12_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(55),
      I1 => \data_stage[5]_11\(55),
      O => \genblk1[2].state_reg[55]_0\(3)
    );
\sum_carry__12_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(54),
      I1 => \data_stage[5]_11\(54),
      O => \genblk1[2].state_reg[55]_0\(2)
    );
\sum_carry__12_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(53),
      I1 => \data_stage[5]_11\(53),
      O => \genblk1[2].state_reg[55]_0\(1)
    );
\sum_carry__12_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(52),
      I1 => \data_stage[5]_11\(52),
      O => \genblk1[2].state_reg[55]_0\(0)
    );
\sum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__12_n_0\,
      CO(3) => \sum_carry__13_n_0\,
      CO(2) => \sum_carry__13_n_1\,
      CO(1) => \sum_carry__13_n_2\,
      CO(0) => \sum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(57 downto 54),
      O(3) => \sum_carry__13_n_4\,
      O(2) => \sum_carry__13_n_5\,
      O(1) => \sum_carry__13_n_6\,
      O(0) => \sum_carry__13_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[59]_1\(3 downto 0)
    );
\sum_carry__13_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(59),
      I1 => \data_stage[5]_11\(59),
      O => \genblk1[2].state_reg[59]_0\(3)
    );
\sum_carry__13_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(58),
      I1 => \data_stage[5]_11\(58),
      O => \genblk1[2].state_reg[59]_0\(2)
    );
\sum_carry__13_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(57),
      I1 => \data_stage[5]_11\(57),
      O => \genblk1[2].state_reg[59]_0\(1)
    );
\sum_carry__13_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(56),
      I1 => \data_stage[5]_11\(56),
      O => \genblk1[2].state_reg[59]_0\(0)
    );
\sum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__13_n_0\,
      CO(3) => \sum_carry__14_n_0\,
      CO(2) => \sum_carry__14_n_1\,
      CO(1) => \sum_carry__14_n_2\,
      CO(0) => \sum_carry__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(61 downto 58),
      O(3) => \sum_carry__14_n_4\,
      O(2) => \sum_carry__14_n_5\,
      O(1) => \sum_carry__14_n_6\,
      O(0) => \sum_carry__14_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[63]_1\(3 downto 0)
    );
\sum_carry__14_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(63),
      I1 => \data_stage[5]_11\(63),
      O => \genblk1[2].state_reg[63]_0\(3)
    );
\sum_carry__14_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(62),
      I1 => \data_stage[5]_11\(62),
      O => \genblk1[2].state_reg[63]_0\(2)
    );
\sum_carry__14_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(61),
      I1 => \data_stage[5]_11\(61),
      O => \genblk1[2].state_reg[63]_0\(1)
    );
\sum_carry__14_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(60),
      I1 => \data_stage[5]_11\(60),
      O => \genblk1[2].state_reg[63]_0\(0)
    );
\sum_carry__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__14_n_0\,
      CO(3) => \sum_carry__15_n_0\,
      CO(2) => \sum_carry__15_n_1\,
      CO(1) => \sum_carry__15_n_2\,
      CO(0) => \sum_carry__15_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[3]_9\(64),
      DI(2) => sum00_out_0(2),
      DI(1 downto 0) => \data_stage[3]_9\(63 downto 62),
      O(3) => \sum_carry__15_n_4\,
      O(2) => \sum_carry__15_n_5\,
      O(1) => \sum_carry__15_n_6\,
      O(0) => \sum_carry__15_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[67]_1\(3 downto 0)
    );
\sum_carry__15_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_2\(2),
      I1 => adc_valid_b,
      I2 => \^data_stage[4]_10\(66),
      O => sum00_out(2)
    );
\sum_carry__15_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(67),
      I1 => \data_stage[5]_11\(67),
      O => \genblk1[1].state_reg[67]_0\(3)
    );
\sum_carry__15_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[4]_10\(66),
      I1 => \data_stage[5]_11\(66),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_2\(2),
      O => \genblk1[1].state_reg[67]_0\(2)
    );
\sum_carry__15_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(65),
      I1 => \data_stage[5]_11\(65),
      O => \genblk1[1].state_reg[67]_0\(1)
    );
\sum_carry__15_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(64),
      I1 => \data_stage[5]_11\(64),
      O => \genblk1[1].state_reg[67]_0\(0)
    );
\sum_carry__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__15_n_0\,
      CO(3) => \sum_carry__16_n_0\,
      CO(2) => \sum_carry__16_n_1\,
      CO(1) => \sum_carry__16_n_2\,
      CO(0) => \sum_carry__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(68 downto 65),
      O(3) => \sum_carry__16_n_4\,
      O(2) => \sum_carry__16_n_5\,
      O(1) => \sum_carry__16_n_6\,
      O(0) => \sum_carry__16_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[71]_1\(3 downto 0)
    );
\sum_carry__16_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(71),
      I1 => \data_stage[5]_11\(71),
      O => \genblk1[1].state_reg[71]_0\(3)
    );
\sum_carry__16_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(70),
      I1 => \data_stage[5]_11\(70),
      O => \genblk1[1].state_reg[71]_0\(2)
    );
\sum_carry__16_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(69),
      I1 => \data_stage[5]_11\(69),
      O => \genblk1[1].state_reg[71]_0\(1)
    );
\sum_carry__16_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(68),
      I1 => \data_stage[5]_11\(68),
      O => \genblk1[1].state_reg[71]_0\(0)
    );
\sum_carry__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__16_n_0\,
      CO(3) => \sum_carry__17_n_0\,
      CO(2) => \sum_carry__17_n_1\,
      CO(1) => \sum_carry__17_n_2\,
      CO(0) => \sum_carry__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(72 downto 69),
      O(3) => \sum_carry__17_n_4\,
      O(2) => \sum_carry__17_n_5\,
      O(1) => \sum_carry__17_n_6\,
      O(0) => \sum_carry__17_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[75]_1\(3 downto 0)
    );
\sum_carry__17_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(75),
      I1 => \data_stage[5]_11\(75),
      O => \genblk1[1].state_reg[75]_0\(3)
    );
\sum_carry__17_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(74),
      I1 => \data_stage[5]_11\(74),
      O => \genblk1[1].state_reg[75]_0\(2)
    );
\sum_carry__17_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(73),
      I1 => \data_stage[5]_11\(73),
      O => \genblk1[1].state_reg[75]_0\(1)
    );
\sum_carry__17_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(72),
      I1 => \data_stage[5]_11\(72),
      O => \genblk1[1].state_reg[75]_0\(0)
    );
\sum_carry__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__17_n_0\,
      CO(3) => \sum_carry__18_n_0\,
      CO(2) => \sum_carry__18_n_1\,
      CO(1) => \sum_carry__18_n_2\,
      CO(0) => \sum_carry__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(76 downto 73),
      O(3) => \sum_carry__18_n_4\,
      O(2) => \sum_carry__18_n_5\,
      O(1) => \sum_carry__18_n_6\,
      O(0) => \sum_carry__18_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[79]_1\(3 downto 0)
    );
\sum_carry__18_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(79),
      I1 => \data_stage[5]_11\(79),
      O => \genblk1[1].state_reg[79]_0\(3)
    );
\sum_carry__18_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(78),
      I1 => \data_stage[5]_11\(78),
      O => \genblk1[1].state_reg[79]_0\(2)
    );
\sum_carry__18_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(77),
      I1 => \data_stage[5]_11\(77),
      O => \genblk1[1].state_reg[79]_0\(1)
    );
\sum_carry__18_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(76),
      I1 => \data_stage[5]_11\(76),
      O => \genblk1[1].state_reg[79]_0\(0)
    );
\sum_carry__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__18_n_0\,
      CO(3) => \sum_carry__19_n_0\,
      CO(2) => \sum_carry__19_n_1\,
      CO(1) => \sum_carry__19_n_2\,
      CO(0) => \sum_carry__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(80 downto 77),
      O(3) => \sum_carry__19_n_4\,
      O(2) => \sum_carry__19_n_5\,
      O(1) => \sum_carry__19_n_6\,
      O(0) => \sum_carry__19_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[83]_1\(3 downto 0)
    );
\sum_carry__19_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(83),
      I1 => \data_stage[5]_11\(83),
      O => \genblk1[1].state_reg[83]_0\(3)
    );
\sum_carry__19_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(82),
      I1 => \data_stage[5]_11\(82),
      O => \genblk1[1].state_reg[83]_0\(2)
    );
\sum_carry__19_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(81),
      I1 => \data_stage[5]_11\(81),
      O => \genblk1[1].state_reg[83]_0\(1)
    );
\sum_carry__19_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(80),
      I1 => \data_stage[5]_11\(80),
      O => \genblk1[1].state_reg[83]_0\(0)
    );
\sum_carry__1_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(11),
      I1 => \data_stage[5]_11\(11),
      O => \genblk1[4].state_reg[11]_0\(3)
    );
\sum_carry__1_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(10),
      I1 => \data_stage[5]_11\(10),
      O => \genblk1[4].state_reg[11]_0\(2)
    );
\sum_carry__1_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(9),
      I1 => \data_stage[5]_11\(9),
      O => \genblk1[4].state_reg[11]_0\(1)
    );
\sum_carry__1_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(8),
      I1 => \data_stage[5]_11\(8),
      O => \genblk1[4].state_reg[11]_0\(0)
    );
\sum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__1_n_0\,
      CO(3) => \sum_carry__2_n_0\,
      CO(2) => \sum_carry__2_n_1\,
      CO(1) => \sum_carry__2_n_2\,
      CO(0) => \sum_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(15 downto 12),
      O(3) => \sum_carry__2_n_4\,
      O(2) => \sum_carry__2_n_5\,
      O(1) => \sum_carry__2_n_6\,
      O(0) => \sum_carry__2_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[15]_1\(3 downto 0)
    );
\sum_carry__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__19_n_0\,
      CO(3) => \sum_carry__20_n_0\,
      CO(2) => \sum_carry__20_n_1\,
      CO(1) => \sum_carry__20_n_2\,
      CO(0) => \sum_carry__20_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[3]_9\(83),
      DI(2) => sum00_out_0(3),
      DI(1 downto 0) => \data_stage[3]_9\(82 downto 81),
      O(3) => \sum_carry__20_n_4\,
      O(2) => \sum_carry__20_n_5\,
      O(1) => \sum_carry__20_n_6\,
      O(0) => \sum_carry__20_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[87]_1\(3 downto 0)
    );
\sum_carry__20_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_2\(3),
      I1 => adc_valid_b,
      I2 => \^data_stage[4]_10\(84),
      O => \^di\(2)
    );
\sum_carry__20_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => \data_stage[5]_11\(87),
      O => \genblk1[0].state_reg[87]_0\(3)
    );
\sum_carry__20_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[4]_10\(84),
      I1 => \data_stage[5]_11\(86),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_2\(3),
      O => \genblk1[0].state_reg[87]_0\(2)
    );
\sum_carry__20_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \data_stage[5]_11\(85),
      O => \genblk1[0].state_reg[87]_0\(1)
    );
\sum_carry__20_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \data_stage[5]_11\(84),
      O => \genblk1[0].state_reg[87]_0\(0)
    );
\sum_carry__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__20_n_0\,
      CO(3) => \sum_carry__21_n_0\,
      CO(2) => \sum_carry__21_n_1\,
      CO(1) => \sum_carry__21_n_2\,
      CO(0) => \sum_carry__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(87 downto 84),
      O(3) => \sum_carry__21_n_4\,
      O(2) => \sum_carry__21_n_5\,
      O(1) => \sum_carry__21_n_6\,
      O(0) => \sum_carry__21_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[91]_1\(3 downto 0)
    );
\sum_carry__21_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(88),
      I1 => \data_stage[5]_11\(91),
      O => \genblk1[0].state_reg[91]_0\(3)
    );
\sum_carry__21_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(87),
      I1 => \data_stage[5]_11\(90),
      O => \genblk1[0].state_reg[91]_0\(2)
    );
\sum_carry__21_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(86),
      I1 => \data_stage[5]_11\(89),
      O => \genblk1[0].state_reg[91]_0\(1)
    );
\sum_carry__21_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(85),
      I1 => \data_stage[5]_11\(88),
      O => \genblk1[0].state_reg[91]_0\(0)
    );
\sum_carry__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__21_n_0\,
      CO(3) => \sum_carry__22_n_0\,
      CO(2) => \sum_carry__22_n_1\,
      CO(1) => \sum_carry__22_n_2\,
      CO(0) => \sum_carry__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(91 downto 88),
      O(3) => \sum_carry__22_n_4\,
      O(2) => \sum_carry__22_n_5\,
      O(1) => \sum_carry__22_n_6\,
      O(0) => \sum_carry__22_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[95]_1\(3 downto 0)
    );
\sum_carry__22_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(92),
      I1 => \data_stage[5]_11\(95),
      O => \genblk1[0].state_reg[95]_0\(3)
    );
\sum_carry__22_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(91),
      I1 => \data_stage[5]_11\(94),
      O => \genblk1[0].state_reg[95]_0\(2)
    );
\sum_carry__22_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(90),
      I1 => \data_stage[5]_11\(93),
      O => \genblk1[0].state_reg[95]_0\(1)
    );
\sum_carry__22_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(89),
      I1 => \data_stage[5]_11\(92),
      O => \genblk1[0].state_reg[95]_0\(0)
    );
\sum_carry__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__22_n_0\,
      CO(3) => \sum_carry__23_n_0\,
      CO(2) => \sum_carry__23_n_1\,
      CO(1) => \sum_carry__23_n_2\,
      CO(0) => \sum_carry__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(95 downto 92),
      O(3) => \sum_carry__23_n_4\,
      O(2) => \sum_carry__23_n_5\,
      O(1) => \sum_carry__23_n_6\,
      O(0) => \sum_carry__23_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[99]_1\(3 downto 0)
    );
\sum_carry__23_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(96),
      I1 => \data_stage[5]_11\(99),
      O => \genblk1[0].state_reg[99]_0\(3)
    );
\sum_carry__23_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(95),
      I1 => \data_stage[5]_11\(98),
      O => \genblk1[0].state_reg[99]_0\(2)
    );
\sum_carry__23_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(94),
      I1 => \data_stage[5]_11\(97),
      O => \genblk1[0].state_reg[99]_0\(1)
    );
\sum_carry__23_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(93),
      I1 => \data_stage[5]_11\(96),
      O => \genblk1[0].state_reg[99]_0\(0)
    );
\sum_carry__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__23_n_0\,
      CO(3) => \sum_carry__24_n_0\,
      CO(2) => \sum_carry__24_n_1\,
      CO(1) => \sum_carry__24_n_2\,
      CO(0) => \sum_carry__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(99 downto 96),
      O(3) => \sum_carry__24_n_4\,
      O(2) => \sum_carry__24_n_5\,
      O(1) => \sum_carry__24_n_6\,
      O(0) => \sum_carry__24_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[103]_1\(3 downto 0)
    );
\sum_carry__24_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(100),
      I1 => \data_stage[5]_11\(103),
      O => \genblk1[0].state_reg[103]_0\(3)
    );
\sum_carry__24_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(99),
      I1 => \data_stage[5]_11\(102),
      O => \genblk1[0].state_reg[103]_0\(2)
    );
\sum_carry__24_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(98),
      I1 => \data_stage[5]_11\(101),
      O => \genblk1[0].state_reg[103]_0\(1)
    );
\sum_carry__24_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(97),
      I1 => \data_stage[5]_11\(100),
      O => \genblk1[0].state_reg[103]_0\(0)
    );
\sum_carry__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__24_n_0\,
      CO(3 downto 1) => \NLW_sum_carry__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_carry__25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_stage[3]_9\(100),
      O(3 downto 2) => \NLW_sum_carry__25_O_UNCONNECTED\(3 downto 2),
      O(1) => \sum_carry__25_n_6\,
      O(0) => \sum_carry__25_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => S(1 downto 0)
    );
\sum_carry__25_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(102),
      I1 => \data_stage[5]_11\(105),
      O => \genblk1[0].state_reg[105]_0\(1)
    );
\sum_carry__25_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(101),
      I1 => \data_stage[5]_11\(104),
      O => \genblk1[0].state_reg[105]_0\(0)
    );
\sum_carry__2_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(15),
      I1 => \data_stage[5]_11\(15),
      O => \genblk1[4].state_reg[15]_0\(3)
    );
\sum_carry__2_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(14),
      I1 => \data_stage[5]_11\(14),
      O => \genblk1[4].state_reg[15]_0\(2)
    );
\sum_carry__2_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(13),
      I1 => \data_stage[5]_11\(13),
      O => \genblk1[4].state_reg[15]_0\(1)
    );
\sum_carry__2_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(12),
      I1 => \data_stage[5]_11\(12),
      O => \genblk1[4].state_reg[15]_0\(0)
    );
\sum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__2_n_0\,
      CO(3) => \sum_carry__3_n_0\,
      CO(2) => \sum_carry__3_n_1\,
      CO(1) => \sum_carry__3_n_2\,
      CO(0) => \sum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(19 downto 16),
      O(3) => \sum_carry__3_n_4\,
      O(2) => \sum_carry__3_n_5\,
      O(1) => \sum_carry__3_n_6\,
      O(0) => \sum_carry__3_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[19]_1\(3 downto 0)
    );
\sum_carry__3_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(19),
      I1 => \data_stage[5]_11\(19),
      O => \genblk1[4].state_reg[19]_0\(3)
    );
\sum_carry__3_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(18),
      I1 => \data_stage[5]_11\(18),
      O => \genblk1[4].state_reg[19]_0\(2)
    );
\sum_carry__3_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(17),
      I1 => \data_stage[5]_11\(17),
      O => \genblk1[4].state_reg[19]_0\(1)
    );
\sum_carry__3_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(16),
      I1 => \data_stage[5]_11\(16),
      O => \genblk1[4].state_reg[19]_0\(0)
    );
\sum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__3_n_0\,
      CO(3) => \sum_carry__4_n_0\,
      CO(2) => \sum_carry__4_n_1\,
      CO(1) => \sum_carry__4_n_2\,
      CO(0) => \sum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(23 downto 20),
      O(3) => \sum_carry__4_n_4\,
      O(2) => \sum_carry__4_n_5\,
      O(1) => \sum_carry__4_n_6\,
      O(0) => \sum_carry__4_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[23]_1\(3 downto 0)
    );
\sum_carry__4_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(23),
      I1 => \data_stage[5]_11\(23),
      O => \genblk1[4].state_reg[23]_0\(3)
    );
\sum_carry__4_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(22),
      I1 => \data_stage[5]_11\(22),
      O => \genblk1[4].state_reg[23]_0\(2)
    );
\sum_carry__4_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(21),
      I1 => \data_stage[5]_11\(21),
      O => \genblk1[4].state_reg[23]_0\(1)
    );
\sum_carry__4_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(20),
      I1 => \data_stage[5]_11\(20),
      O => \genblk1[4].state_reg[23]_0\(0)
    );
\sum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__4_n_0\,
      CO(3) => \sum_carry__5_n_0\,
      CO(2) => \sum_carry__5_n_1\,
      CO(1) => \sum_carry__5_n_2\,
      CO(0) => \sum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[3]_9\(26),
      DI(2) => sum00_out_0(0),
      DI(1 downto 0) => \data_stage[3]_9\(25 downto 24),
      O(3) => \sum_carry__5_n_4\,
      O(2) => \sum_carry__5_n_5\,
      O(1) => \sum_carry__5_n_6\,
      O(0) => \sum_carry__5_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[27]_1\(3 downto 0)
    );
\sum_carry__5_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_2\(0),
      I1 => adc_valid_b,
      I2 => \^data_stage[4]_10\(26),
      O => sum00_out(0)
    );
\sum_carry__5_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(27),
      I1 => \data_stage[5]_11\(27),
      O => \genblk1[3].state_reg[27]_0\(3)
    );
\sum_carry__5_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[4]_10\(26),
      I1 => \data_stage[5]_11\(26),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_2\(0),
      O => \genblk1[3].state_reg[27]_0\(2)
    );
\sum_carry__5_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(25),
      I1 => \data_stage[5]_11\(25),
      O => \genblk1[3].state_reg[27]_0\(1)
    );
\sum_carry__5_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(24),
      I1 => \data_stage[5]_11\(24),
      O => \genblk1[3].state_reg[27]_0\(0)
    );
\sum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__5_n_0\,
      CO(3) => \sum_carry__6_n_0\,
      CO(2) => \sum_carry__6_n_1\,
      CO(1) => \sum_carry__6_n_2\,
      CO(0) => \sum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(30 downto 27),
      O(3) => \sum_carry__6_n_4\,
      O(2) => \sum_carry__6_n_5\,
      O(1) => \sum_carry__6_n_6\,
      O(0) => \sum_carry__6_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[31]_1\(3 downto 0)
    );
\sum_carry__6_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(31),
      I1 => \data_stage[5]_11\(31),
      O => \genblk1[3].state_reg[31]_0\(3)
    );
\sum_carry__6_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(30),
      I1 => \data_stage[5]_11\(30),
      O => \genblk1[3].state_reg[31]_0\(2)
    );
\sum_carry__6_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(29),
      I1 => \data_stage[5]_11\(29),
      O => \genblk1[3].state_reg[31]_0\(1)
    );
\sum_carry__6_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(28),
      I1 => \data_stage[5]_11\(28),
      O => \genblk1[3].state_reg[31]_0\(0)
    );
\sum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__6_n_0\,
      CO(3) => \sum_carry__7_n_0\,
      CO(2) => \sum_carry__7_n_1\,
      CO(1) => \sum_carry__7_n_2\,
      CO(0) => \sum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(34 downto 31),
      O(3) => \sum_carry__7_n_4\,
      O(2) => \sum_carry__7_n_5\,
      O(1) => \sum_carry__7_n_6\,
      O(0) => \sum_carry__7_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[35]_1\(3 downto 0)
    );
\sum_carry__7_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(35),
      I1 => \data_stage[5]_11\(35),
      O => \genblk1[3].state_reg[35]_0\(3)
    );
\sum_carry__7_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(34),
      I1 => \data_stage[5]_11\(34),
      O => \genblk1[3].state_reg[35]_0\(2)
    );
\sum_carry__7_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(33),
      I1 => \data_stage[5]_11\(33),
      O => \genblk1[3].state_reg[35]_0\(1)
    );
\sum_carry__7_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(32),
      I1 => \data_stage[5]_11\(32),
      O => \genblk1[3].state_reg[35]_0\(0)
    );
\sum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__7_n_0\,
      CO(3) => \sum_carry__8_n_0\,
      CO(2) => \sum_carry__8_n_1\,
      CO(1) => \sum_carry__8_n_2\,
      CO(0) => \sum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(38 downto 35),
      O(3) => \sum_carry__8_n_4\,
      O(2) => \sum_carry__8_n_5\,
      O(1) => \sum_carry__8_n_6\,
      O(0) => \sum_carry__8_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[39]_1\(3 downto 0)
    );
\sum_carry__8_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(39),
      I1 => \data_stage[5]_11\(39),
      O => \genblk1[3].state_reg[39]_0\(3)
    );
\sum_carry__8_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(38),
      I1 => \data_stage[5]_11\(38),
      O => \genblk1[3].state_reg[39]_0\(2)
    );
\sum_carry__8_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(37),
      I1 => \data_stage[5]_11\(37),
      O => \genblk1[3].state_reg[39]_0\(1)
    );
\sum_carry__8_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(36),
      I1 => \data_stage[5]_11\(36),
      O => \genblk1[3].state_reg[39]_0\(0)
    );
\sum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__8_n_0\,
      CO(3) => \sum_carry__9_n_0\,
      CO(2) => \sum_carry__9_n_1\,
      CO(1) => \sum_carry__9_n_2\,
      CO(0) => \sum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[3]_9\(42 downto 39),
      O(3) => \sum_carry__9_n_4\,
      O(2) => \sum_carry__9_n_5\,
      O(1) => \sum_carry__9_n_6\,
      O(0) => \sum_carry__9_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[43]_1\(3 downto 0)
    );
\sum_carry__9_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(43),
      I1 => \data_stage[5]_11\(43),
      O => \genblk1[3].state_reg[43]_0\(3)
    );
\sum_carry__9_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(42),
      I1 => \data_stage[5]_11\(42),
      O => \genblk1[3].state_reg[43]_0\(2)
    );
\sum_carry__9_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(41),
      I1 => \data_stage[5]_11\(41),
      O => \genblk1[3].state_reg[43]_0\(1)
    );
\sum_carry__9_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(40),
      I1 => \data_stage[5]_11\(40),
      O => \genblk1[3].state_reg[43]_0\(0)
    );
\sum_carry_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(3),
      I1 => \data_stage[5]_11\(3),
      O => \genblk1[4].state_reg[3]_0\(3)
    );
\sum_carry_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(2),
      I1 => \data_stage[5]_11\(2),
      O => \genblk1[4].state_reg[3]_0\(2)
    );
\sum_carry_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(1),
      I1 => \data_stage[5]_11\(1),
      O => \genblk1[4].state_reg[3]_0\(1)
    );
\sum_carry_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[4]_10\(0),
      I1 => \data_stage[5]_11\(0),
      O => \genblk1[4].state_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_cic_int_8 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_stage[5]_11\ : out STD_LOGIC_VECTOR ( 102 downto 0 );
    sum00_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[4].state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_stage[4]_10\ : in STD_LOGIC_VECTOR ( 100 downto 0 );
    \genblk1[4].state_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sum00_out_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[105]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[0].state_reg[87]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_valid_b : in STD_LOGIC;
    \data_stage[6]_12\ : in STD_LOGIC_VECTOR ( 105 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_clk : in STD_LOGIC;
    \genblk1[3].state_reg[26]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[2].state_reg[46]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[1].state_reg[66]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[0].state_reg[86]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_cic_int_8 : entity is "cic_int";
end system_axi_adc_decimate_0_cic_int_8;

architecture STRUCTURE of system_axi_adc_decimate_0_cic_int_8 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_stage[5]_11\ : STD_LOGIC_VECTOR ( 102 downto 0 );
  signal \sum_carry__0_n_0\ : STD_LOGIC;
  signal \sum_carry__0_n_1\ : STD_LOGIC;
  signal \sum_carry__0_n_2\ : STD_LOGIC;
  signal \sum_carry__0_n_3\ : STD_LOGIC;
  signal \sum_carry__0_n_4\ : STD_LOGIC;
  signal \sum_carry__0_n_5\ : STD_LOGIC;
  signal \sum_carry__0_n_6\ : STD_LOGIC;
  signal \sum_carry__0_n_7\ : STD_LOGIC;
  signal \sum_carry__10_n_0\ : STD_LOGIC;
  signal \sum_carry__10_n_1\ : STD_LOGIC;
  signal \sum_carry__10_n_2\ : STD_LOGIC;
  signal \sum_carry__10_n_3\ : STD_LOGIC;
  signal \sum_carry__10_n_4\ : STD_LOGIC;
  signal \sum_carry__10_n_5\ : STD_LOGIC;
  signal \sum_carry__10_n_6\ : STD_LOGIC;
  signal \sum_carry__10_n_7\ : STD_LOGIC;
  signal \sum_carry__11_n_0\ : STD_LOGIC;
  signal \sum_carry__11_n_1\ : STD_LOGIC;
  signal \sum_carry__11_n_2\ : STD_LOGIC;
  signal \sum_carry__11_n_3\ : STD_LOGIC;
  signal \sum_carry__11_n_4\ : STD_LOGIC;
  signal \sum_carry__11_n_5\ : STD_LOGIC;
  signal \sum_carry__11_n_6\ : STD_LOGIC;
  signal \sum_carry__11_n_7\ : STD_LOGIC;
  signal \sum_carry__12_n_0\ : STD_LOGIC;
  signal \sum_carry__12_n_1\ : STD_LOGIC;
  signal \sum_carry__12_n_2\ : STD_LOGIC;
  signal \sum_carry__12_n_3\ : STD_LOGIC;
  signal \sum_carry__12_n_4\ : STD_LOGIC;
  signal \sum_carry__12_n_5\ : STD_LOGIC;
  signal \sum_carry__12_n_6\ : STD_LOGIC;
  signal \sum_carry__12_n_7\ : STD_LOGIC;
  signal \sum_carry__13_n_0\ : STD_LOGIC;
  signal \sum_carry__13_n_1\ : STD_LOGIC;
  signal \sum_carry__13_n_2\ : STD_LOGIC;
  signal \sum_carry__13_n_3\ : STD_LOGIC;
  signal \sum_carry__13_n_4\ : STD_LOGIC;
  signal \sum_carry__13_n_5\ : STD_LOGIC;
  signal \sum_carry__13_n_6\ : STD_LOGIC;
  signal \sum_carry__13_n_7\ : STD_LOGIC;
  signal \sum_carry__14_n_0\ : STD_LOGIC;
  signal \sum_carry__14_n_1\ : STD_LOGIC;
  signal \sum_carry__14_n_2\ : STD_LOGIC;
  signal \sum_carry__14_n_3\ : STD_LOGIC;
  signal \sum_carry__14_n_4\ : STD_LOGIC;
  signal \sum_carry__14_n_5\ : STD_LOGIC;
  signal \sum_carry__14_n_6\ : STD_LOGIC;
  signal \sum_carry__14_n_7\ : STD_LOGIC;
  signal \sum_carry__15_n_0\ : STD_LOGIC;
  signal \sum_carry__15_n_1\ : STD_LOGIC;
  signal \sum_carry__15_n_2\ : STD_LOGIC;
  signal \sum_carry__15_n_3\ : STD_LOGIC;
  signal \sum_carry__15_n_4\ : STD_LOGIC;
  signal \sum_carry__15_n_5\ : STD_LOGIC;
  signal \sum_carry__15_n_6\ : STD_LOGIC;
  signal \sum_carry__15_n_7\ : STD_LOGIC;
  signal \sum_carry__16_n_0\ : STD_LOGIC;
  signal \sum_carry__16_n_1\ : STD_LOGIC;
  signal \sum_carry__16_n_2\ : STD_LOGIC;
  signal \sum_carry__16_n_3\ : STD_LOGIC;
  signal \sum_carry__16_n_4\ : STD_LOGIC;
  signal \sum_carry__16_n_5\ : STD_LOGIC;
  signal \sum_carry__16_n_6\ : STD_LOGIC;
  signal \sum_carry__16_n_7\ : STD_LOGIC;
  signal \sum_carry__17_n_0\ : STD_LOGIC;
  signal \sum_carry__17_n_1\ : STD_LOGIC;
  signal \sum_carry__17_n_2\ : STD_LOGIC;
  signal \sum_carry__17_n_3\ : STD_LOGIC;
  signal \sum_carry__17_n_4\ : STD_LOGIC;
  signal \sum_carry__17_n_5\ : STD_LOGIC;
  signal \sum_carry__17_n_6\ : STD_LOGIC;
  signal \sum_carry__17_n_7\ : STD_LOGIC;
  signal \sum_carry__18_n_0\ : STD_LOGIC;
  signal \sum_carry__18_n_1\ : STD_LOGIC;
  signal \sum_carry__18_n_2\ : STD_LOGIC;
  signal \sum_carry__18_n_3\ : STD_LOGIC;
  signal \sum_carry__18_n_4\ : STD_LOGIC;
  signal \sum_carry__18_n_5\ : STD_LOGIC;
  signal \sum_carry__18_n_6\ : STD_LOGIC;
  signal \sum_carry__18_n_7\ : STD_LOGIC;
  signal \sum_carry__19_n_0\ : STD_LOGIC;
  signal \sum_carry__19_n_1\ : STD_LOGIC;
  signal \sum_carry__19_n_2\ : STD_LOGIC;
  signal \sum_carry__19_n_3\ : STD_LOGIC;
  signal \sum_carry__19_n_4\ : STD_LOGIC;
  signal \sum_carry__19_n_5\ : STD_LOGIC;
  signal \sum_carry__19_n_6\ : STD_LOGIC;
  signal \sum_carry__19_n_7\ : STD_LOGIC;
  signal \sum_carry__1_n_0\ : STD_LOGIC;
  signal \sum_carry__1_n_1\ : STD_LOGIC;
  signal \sum_carry__1_n_2\ : STD_LOGIC;
  signal \sum_carry__1_n_3\ : STD_LOGIC;
  signal \sum_carry__1_n_4\ : STD_LOGIC;
  signal \sum_carry__1_n_5\ : STD_LOGIC;
  signal \sum_carry__1_n_6\ : STD_LOGIC;
  signal \sum_carry__1_n_7\ : STD_LOGIC;
  signal \sum_carry__20_n_0\ : STD_LOGIC;
  signal \sum_carry__20_n_1\ : STD_LOGIC;
  signal \sum_carry__20_n_2\ : STD_LOGIC;
  signal \sum_carry__20_n_3\ : STD_LOGIC;
  signal \sum_carry__20_n_4\ : STD_LOGIC;
  signal \sum_carry__20_n_5\ : STD_LOGIC;
  signal \sum_carry__20_n_6\ : STD_LOGIC;
  signal \sum_carry__20_n_7\ : STD_LOGIC;
  signal \sum_carry__21_n_0\ : STD_LOGIC;
  signal \sum_carry__21_n_1\ : STD_LOGIC;
  signal \sum_carry__21_n_2\ : STD_LOGIC;
  signal \sum_carry__21_n_3\ : STD_LOGIC;
  signal \sum_carry__21_n_4\ : STD_LOGIC;
  signal \sum_carry__21_n_5\ : STD_LOGIC;
  signal \sum_carry__21_n_6\ : STD_LOGIC;
  signal \sum_carry__21_n_7\ : STD_LOGIC;
  signal \sum_carry__22_n_0\ : STD_LOGIC;
  signal \sum_carry__22_n_1\ : STD_LOGIC;
  signal \sum_carry__22_n_2\ : STD_LOGIC;
  signal \sum_carry__22_n_3\ : STD_LOGIC;
  signal \sum_carry__22_n_4\ : STD_LOGIC;
  signal \sum_carry__22_n_5\ : STD_LOGIC;
  signal \sum_carry__22_n_6\ : STD_LOGIC;
  signal \sum_carry__22_n_7\ : STD_LOGIC;
  signal \sum_carry__23_n_0\ : STD_LOGIC;
  signal \sum_carry__23_n_1\ : STD_LOGIC;
  signal \sum_carry__23_n_2\ : STD_LOGIC;
  signal \sum_carry__23_n_3\ : STD_LOGIC;
  signal \sum_carry__23_n_4\ : STD_LOGIC;
  signal \sum_carry__23_n_5\ : STD_LOGIC;
  signal \sum_carry__23_n_6\ : STD_LOGIC;
  signal \sum_carry__23_n_7\ : STD_LOGIC;
  signal \sum_carry__24_n_0\ : STD_LOGIC;
  signal \sum_carry__24_n_1\ : STD_LOGIC;
  signal \sum_carry__24_n_2\ : STD_LOGIC;
  signal \sum_carry__24_n_3\ : STD_LOGIC;
  signal \sum_carry__24_n_4\ : STD_LOGIC;
  signal \sum_carry__24_n_5\ : STD_LOGIC;
  signal \sum_carry__24_n_6\ : STD_LOGIC;
  signal \sum_carry__24_n_7\ : STD_LOGIC;
  signal \sum_carry__25_n_3\ : STD_LOGIC;
  signal \sum_carry__25_n_6\ : STD_LOGIC;
  signal \sum_carry__25_n_7\ : STD_LOGIC;
  signal \sum_carry__2_n_0\ : STD_LOGIC;
  signal \sum_carry__2_n_1\ : STD_LOGIC;
  signal \sum_carry__2_n_2\ : STD_LOGIC;
  signal \sum_carry__2_n_3\ : STD_LOGIC;
  signal \sum_carry__2_n_4\ : STD_LOGIC;
  signal \sum_carry__2_n_5\ : STD_LOGIC;
  signal \sum_carry__2_n_6\ : STD_LOGIC;
  signal \sum_carry__2_n_7\ : STD_LOGIC;
  signal \sum_carry__3_n_0\ : STD_LOGIC;
  signal \sum_carry__3_n_1\ : STD_LOGIC;
  signal \sum_carry__3_n_2\ : STD_LOGIC;
  signal \sum_carry__3_n_3\ : STD_LOGIC;
  signal \sum_carry__3_n_4\ : STD_LOGIC;
  signal \sum_carry__3_n_5\ : STD_LOGIC;
  signal \sum_carry__3_n_6\ : STD_LOGIC;
  signal \sum_carry__3_n_7\ : STD_LOGIC;
  signal \sum_carry__4_n_0\ : STD_LOGIC;
  signal \sum_carry__4_n_1\ : STD_LOGIC;
  signal \sum_carry__4_n_2\ : STD_LOGIC;
  signal \sum_carry__4_n_3\ : STD_LOGIC;
  signal \sum_carry__4_n_4\ : STD_LOGIC;
  signal \sum_carry__4_n_5\ : STD_LOGIC;
  signal \sum_carry__4_n_6\ : STD_LOGIC;
  signal \sum_carry__4_n_7\ : STD_LOGIC;
  signal \sum_carry__5_n_0\ : STD_LOGIC;
  signal \sum_carry__5_n_1\ : STD_LOGIC;
  signal \sum_carry__5_n_2\ : STD_LOGIC;
  signal \sum_carry__5_n_3\ : STD_LOGIC;
  signal \sum_carry__5_n_4\ : STD_LOGIC;
  signal \sum_carry__5_n_5\ : STD_LOGIC;
  signal \sum_carry__5_n_6\ : STD_LOGIC;
  signal \sum_carry__5_n_7\ : STD_LOGIC;
  signal \sum_carry__6_n_0\ : STD_LOGIC;
  signal \sum_carry__6_n_1\ : STD_LOGIC;
  signal \sum_carry__6_n_2\ : STD_LOGIC;
  signal \sum_carry__6_n_3\ : STD_LOGIC;
  signal \sum_carry__6_n_4\ : STD_LOGIC;
  signal \sum_carry__6_n_5\ : STD_LOGIC;
  signal \sum_carry__6_n_6\ : STD_LOGIC;
  signal \sum_carry__6_n_7\ : STD_LOGIC;
  signal \sum_carry__7_n_0\ : STD_LOGIC;
  signal \sum_carry__7_n_1\ : STD_LOGIC;
  signal \sum_carry__7_n_2\ : STD_LOGIC;
  signal \sum_carry__7_n_3\ : STD_LOGIC;
  signal \sum_carry__7_n_4\ : STD_LOGIC;
  signal \sum_carry__7_n_5\ : STD_LOGIC;
  signal \sum_carry__7_n_6\ : STD_LOGIC;
  signal \sum_carry__7_n_7\ : STD_LOGIC;
  signal \sum_carry__8_n_0\ : STD_LOGIC;
  signal \sum_carry__8_n_1\ : STD_LOGIC;
  signal \sum_carry__8_n_2\ : STD_LOGIC;
  signal \sum_carry__8_n_3\ : STD_LOGIC;
  signal \sum_carry__8_n_4\ : STD_LOGIC;
  signal \sum_carry__8_n_5\ : STD_LOGIC;
  signal \sum_carry__8_n_6\ : STD_LOGIC;
  signal \sum_carry__8_n_7\ : STD_LOGIC;
  signal \sum_carry__9_n_0\ : STD_LOGIC;
  signal \sum_carry__9_n_1\ : STD_LOGIC;
  signal \sum_carry__9_n_2\ : STD_LOGIC;
  signal \sum_carry__9_n_3\ : STD_LOGIC;
  signal \sum_carry__9_n_4\ : STD_LOGIC;
  signal \sum_carry__9_n_5\ : STD_LOGIC;
  signal \sum_carry__9_n_6\ : STD_LOGIC;
  signal \sum_carry__9_n_7\ : STD_LOGIC;
  signal sum_carry_n_0 : STD_LOGIC;
  signal sum_carry_n_1 : STD_LOGIC;
  signal sum_carry_n_2 : STD_LOGIC;
  signal sum_carry_n_3 : STD_LOGIC;
  signal sum_carry_n_4 : STD_LOGIC;
  signal sum_carry_n_5 : STD_LOGIC;
  signal sum_carry_n_6 : STD_LOGIC;
  signal sum_carry_n_7 : STD_LOGIC;
  signal \NLW_sum_carry__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_carry__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sum_carry : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__15\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__16\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__17\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__18\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__19\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__20\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__21\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__22\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__23\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__24\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__25\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__9\ : label is 35;
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \data_stage[5]_11\(102 downto 0) <= \^data_stage[5]_11\(102 downto 0);
\genblk1[0].state_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_7\,
      Q => \^data_stage[5]_11\(97),
      R => '0'
    );
\genblk1[0].state_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_6\,
      Q => \^data_stage[5]_11\(98),
      R => '0'
    );
\genblk1[0].state_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_5\,
      Q => \^data_stage[5]_11\(99),
      R => '0'
    );
\genblk1[0].state_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__24_n_4\,
      Q => \^data_stage[5]_11\(100),
      R => '0'
    );
\genblk1[0].state_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__25_n_7\,
      Q => \^data_stage[5]_11\(101),
      R => '0'
    );
\genblk1[0].state_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__25_n_6\,
      Q => \^data_stage[5]_11\(102),
      R => '0'
    );
\genblk1[0].state_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__20_n_5\,
      Q => \^data_stage[5]_11\(84),
      R => '0'
    );
\genblk1[0].state_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__20_n_4\,
      Q => \^di\(3),
      R => '0'
    );
\genblk1[0].state_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_7\,
      Q => \^data_stage[5]_11\(85),
      R => '0'
    );
\genblk1[0].state_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_6\,
      Q => \^data_stage[5]_11\(86),
      R => '0'
    );
\genblk1[0].state_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_5\,
      Q => \^data_stage[5]_11\(87),
      R => '0'
    );
\genblk1[0].state_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__21_n_4\,
      Q => \^data_stage[5]_11\(88),
      R => '0'
    );
\genblk1[0].state_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_7\,
      Q => \^data_stage[5]_11\(89),
      R => '0'
    );
\genblk1[0].state_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_6\,
      Q => \^data_stage[5]_11\(90),
      R => '0'
    );
\genblk1[0].state_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_5\,
      Q => \^data_stage[5]_11\(91),
      R => '0'
    );
\genblk1[0].state_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__22_n_4\,
      Q => \^data_stage[5]_11\(92),
      R => '0'
    );
\genblk1[0].state_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_7\,
      Q => \^data_stage[5]_11\(93),
      R => '0'
    );
\genblk1[0].state_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_6\,
      Q => \^data_stage[5]_11\(94),
      R => '0'
    );
\genblk1[0].state_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_5\,
      Q => \^data_stage[5]_11\(95),
      R => '0'
    );
\genblk1[0].state_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[0].state_reg[86]_0\(0),
      D => \sum_carry__23_n_4\,
      Q => \^data_stage[5]_11\(96),
      R => '0'
    );
\genblk1[1].state_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__15_n_5\,
      Q => \^data_stage[5]_11\(66),
      R => '0'
    );
\genblk1[1].state_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__15_n_4\,
      Q => \^data_stage[5]_11\(67),
      R => '0'
    );
\genblk1[1].state_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_7\,
      Q => \^data_stage[5]_11\(68),
      R => '0'
    );
\genblk1[1].state_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_6\,
      Q => \^data_stage[5]_11\(69),
      R => '0'
    );
\genblk1[1].state_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_5\,
      Q => \^data_stage[5]_11\(70),
      R => '0'
    );
\genblk1[1].state_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__16_n_4\,
      Q => \^data_stage[5]_11\(71),
      R => '0'
    );
\genblk1[1].state_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_7\,
      Q => \^data_stage[5]_11\(72),
      R => '0'
    );
\genblk1[1].state_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_6\,
      Q => \^data_stage[5]_11\(73),
      R => '0'
    );
\genblk1[1].state_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_5\,
      Q => \^data_stage[5]_11\(74),
      R => '0'
    );
\genblk1[1].state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__17_n_4\,
      Q => \^data_stage[5]_11\(75),
      R => '0'
    );
\genblk1[1].state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_7\,
      Q => \^data_stage[5]_11\(76),
      R => '0'
    );
\genblk1[1].state_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_6\,
      Q => \^data_stage[5]_11\(77),
      R => '0'
    );
\genblk1[1].state_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_5\,
      Q => \^data_stage[5]_11\(78),
      R => '0'
    );
\genblk1[1].state_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__18_n_4\,
      Q => \^data_stage[5]_11\(79),
      R => '0'
    );
\genblk1[1].state_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_7\,
      Q => \^data_stage[5]_11\(80),
      R => '0'
    );
\genblk1[1].state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_6\,
      Q => \^data_stage[5]_11\(81),
      R => '0'
    );
\genblk1[1].state_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_5\,
      Q => \^data_stage[5]_11\(82),
      R => '0'
    );
\genblk1[1].state_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__19_n_4\,
      Q => \^data_stage[5]_11\(83),
      R => '0'
    );
\genblk1[1].state_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__20_n_7\,
      Q => \^di\(0),
      R => '0'
    );
\genblk1[1].state_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[1].state_reg[66]_0\(0),
      D => \sum_carry__20_n_6\,
      Q => \^di\(1),
      R => '0'
    );
\genblk1[2].state_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__10_n_5\,
      Q => \^data_stage[5]_11\(46),
      R => '0'
    );
\genblk1[2].state_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__10_n_4\,
      Q => \^data_stage[5]_11\(47),
      R => '0'
    );
\genblk1[2].state_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_7\,
      Q => \^data_stage[5]_11\(48),
      R => '0'
    );
\genblk1[2].state_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_6\,
      Q => \^data_stage[5]_11\(49),
      R => '0'
    );
\genblk1[2].state_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_5\,
      Q => \^data_stage[5]_11\(50),
      R => '0'
    );
\genblk1[2].state_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__11_n_4\,
      Q => \^data_stage[5]_11\(51),
      R => '0'
    );
\genblk1[2].state_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_7\,
      Q => \^data_stage[5]_11\(52),
      R => '0'
    );
\genblk1[2].state_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_6\,
      Q => \^data_stage[5]_11\(53),
      R => '0'
    );
\genblk1[2].state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_5\,
      Q => \^data_stage[5]_11\(54),
      R => '0'
    );
\genblk1[2].state_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__12_n_4\,
      Q => \^data_stage[5]_11\(55),
      R => '0'
    );
\genblk1[2].state_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_7\,
      Q => \^data_stage[5]_11\(56),
      R => '0'
    );
\genblk1[2].state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_6\,
      Q => \^data_stage[5]_11\(57),
      R => '0'
    );
\genblk1[2].state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_5\,
      Q => \^data_stage[5]_11\(58),
      R => '0'
    );
\genblk1[2].state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__13_n_4\,
      Q => \^data_stage[5]_11\(59),
      R => '0'
    );
\genblk1[2].state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_7\,
      Q => \^data_stage[5]_11\(60),
      R => '0'
    );
\genblk1[2].state_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_6\,
      Q => \^data_stage[5]_11\(61),
      R => '0'
    );
\genblk1[2].state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_5\,
      Q => \^data_stage[5]_11\(62),
      R => '0'
    );
\genblk1[2].state_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__14_n_4\,
      Q => \^data_stage[5]_11\(63),
      R => '0'
    );
\genblk1[2].state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__15_n_7\,
      Q => \^data_stage[5]_11\(64),
      R => '0'
    );
\genblk1[2].state_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[2].state_reg[46]_0\(0),
      D => \sum_carry__15_n_6\,
      Q => \^data_stage[5]_11\(65),
      R => '0'
    );
\genblk1[3].state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__5_n_5\,
      Q => \^data_stage[5]_11\(26),
      R => '0'
    );
\genblk1[3].state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__5_n_4\,
      Q => \^data_stage[5]_11\(27),
      R => '0'
    );
\genblk1[3].state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__6_n_7\,
      Q => \^data_stage[5]_11\(28),
      R => '0'
    );
\genblk1[3].state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__6_n_6\,
      Q => \^data_stage[5]_11\(29),
      R => '0'
    );
\genblk1[3].state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__6_n_5\,
      Q => \^data_stage[5]_11\(30),
      R => '0'
    );
\genblk1[3].state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__6_n_4\,
      Q => \^data_stage[5]_11\(31),
      R => '0'
    );
\genblk1[3].state_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__7_n_7\,
      Q => \^data_stage[5]_11\(32),
      R => '0'
    );
\genblk1[3].state_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__7_n_6\,
      Q => \^data_stage[5]_11\(33),
      R => '0'
    );
\genblk1[3].state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__7_n_5\,
      Q => \^data_stage[5]_11\(34),
      R => '0'
    );
\genblk1[3].state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__7_n_4\,
      Q => \^data_stage[5]_11\(35),
      R => '0'
    );
\genblk1[3].state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__8_n_7\,
      Q => \^data_stage[5]_11\(36),
      R => '0'
    );
\genblk1[3].state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__8_n_6\,
      Q => \^data_stage[5]_11\(37),
      R => '0'
    );
\genblk1[3].state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__8_n_5\,
      Q => \^data_stage[5]_11\(38),
      R => '0'
    );
\genblk1[3].state_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__8_n_4\,
      Q => \^data_stage[5]_11\(39),
      R => '0'
    );
\genblk1[3].state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__9_n_7\,
      Q => \^data_stage[5]_11\(40),
      R => '0'
    );
\genblk1[3].state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__9_n_6\,
      Q => \^data_stage[5]_11\(41),
      R => '0'
    );
\genblk1[3].state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__9_n_5\,
      Q => \^data_stage[5]_11\(42),
      R => '0'
    );
\genblk1[3].state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__9_n_4\,
      Q => \^data_stage[5]_11\(43),
      R => '0'
    );
\genblk1[3].state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__10_n_7\,
      Q => \^data_stage[5]_11\(44),
      R => '0'
    );
\genblk1[3].state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \genblk1[3].state_reg[26]_0\(0),
      D => \sum_carry__10_n_6\,
      Q => \^data_stage[5]_11\(45),
      R => '0'
    );
\genblk1[4].state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_7,
      Q => \^data_stage[5]_11\(0),
      R => '0'
    );
\genblk1[4].state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_5\,
      Q => \^data_stage[5]_11\(10),
      R => '0'
    );
\genblk1[4].state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_4\,
      Q => \^data_stage[5]_11\(11),
      R => '0'
    );
\genblk1[4].state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_7\,
      Q => \^data_stage[5]_11\(12),
      R => '0'
    );
\genblk1[4].state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_6\,
      Q => \^data_stage[5]_11\(13),
      R => '0'
    );
\genblk1[4].state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_5\,
      Q => \^data_stage[5]_11\(14),
      R => '0'
    );
\genblk1[4].state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__2_n_4\,
      Q => \^data_stage[5]_11\(15),
      R => '0'
    );
\genblk1[4].state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_7\,
      Q => \^data_stage[5]_11\(16),
      R => '0'
    );
\genblk1[4].state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_6\,
      Q => \^data_stage[5]_11\(17),
      R => '0'
    );
\genblk1[4].state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_5\,
      Q => \^data_stage[5]_11\(18),
      R => '0'
    );
\genblk1[4].state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__3_n_4\,
      Q => \^data_stage[5]_11\(19),
      R => '0'
    );
\genblk1[4].state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_6,
      Q => \^data_stage[5]_11\(1),
      R => '0'
    );
\genblk1[4].state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_7\,
      Q => \^data_stage[5]_11\(20),
      R => '0'
    );
\genblk1[4].state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_6\,
      Q => \^data_stage[5]_11\(21),
      R => '0'
    );
\genblk1[4].state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_5\,
      Q => \^data_stage[5]_11\(22),
      R => '0'
    );
\genblk1[4].state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__4_n_4\,
      Q => \^data_stage[5]_11\(23),
      R => '0'
    );
\genblk1[4].state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_7\,
      Q => \^data_stage[5]_11\(24),
      R => '0'
    );
\genblk1[4].state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__5_n_6\,
      Q => \^data_stage[5]_11\(25),
      R => '0'
    );
\genblk1[4].state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_5,
      Q => \^data_stage[5]_11\(2),
      R => '0'
    );
\genblk1[4].state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => sum_carry_n_4,
      Q => \^data_stage[5]_11\(3),
      R => '0'
    );
\genblk1[4].state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_7\,
      Q => \^data_stage[5]_11\(4),
      R => '0'
    );
\genblk1[4].state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_6\,
      Q => \^data_stage[5]_11\(5),
      R => '0'
    );
\genblk1[4].state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_5\,
      Q => \^data_stage[5]_11\(6),
      R => '0'
    );
\genblk1[4].state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__0_n_4\,
      Q => \^data_stage[5]_11\(7),
      R => '0'
    );
\genblk1[4].state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_7\,
      Q => \^data_stage[5]_11\(8),
      R => '0'
    );
\genblk1[4].state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => E(0),
      D => \sum_carry__1_n_6\,
      Q => \^data_stage[5]_11\(9),
      R => '0'
    );
sum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_carry_n_0,
      CO(2) => sum_carry_n_1,
      CO(1) => sum_carry_n_2,
      CO(0) => sum_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(3 downto 0),
      O(3) => sum_carry_n_4,
      O(2) => sum_carry_n_5,
      O(1) => sum_carry_n_6,
      O(0) => sum_carry_n_7,
      S(3 downto 0) => \genblk1[4].state_reg[3]_1\(3 downto 0)
    );
\sum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_carry_n_0,
      CO(3) => \sum_carry__0_n_0\,
      CO(2) => \sum_carry__0_n_1\,
      CO(1) => \sum_carry__0_n_2\,
      CO(0) => \sum_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(7 downto 4),
      O(3) => \sum_carry__0_n_4\,
      O(2) => \sum_carry__0_n_5\,
      O(1) => \sum_carry__0_n_6\,
      O(0) => \sum_carry__0_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[7]_1\(3 downto 0)
    );
\sum_carry__0_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(7),
      I1 => \data_stage[6]_12\(7),
      O => \genblk1[4].state_reg[7]_0\(3)
    );
\sum_carry__0_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(6),
      I1 => \data_stage[6]_12\(6),
      O => \genblk1[4].state_reg[7]_0\(2)
    );
\sum_carry__0_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(5),
      I1 => \data_stage[6]_12\(5),
      O => \genblk1[4].state_reg[7]_0\(1)
    );
\sum_carry__0_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(4),
      I1 => \data_stage[6]_12\(4),
      O => \genblk1[4].state_reg[7]_0\(0)
    );
\sum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__0_n_0\,
      CO(3) => \sum_carry__1_n_0\,
      CO(2) => \sum_carry__1_n_1\,
      CO(1) => \sum_carry__1_n_2\,
      CO(0) => \sum_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(11 downto 8),
      O(3) => \sum_carry__1_n_4\,
      O(2) => \sum_carry__1_n_5\,
      O(1) => \sum_carry__1_n_6\,
      O(0) => \sum_carry__1_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[11]_1\(3 downto 0)
    );
\sum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__9_n_0\,
      CO(3) => \sum_carry__10_n_0\,
      CO(2) => \sum_carry__10_n_1\,
      CO(1) => \sum_carry__10_n_2\,
      CO(0) => \sum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[4]_10\(45),
      DI(2) => sum00_out_0(1),
      DI(1 downto 0) => \data_stage[4]_10\(44 downto 43),
      O(3) => \sum_carry__10_n_4\,
      O(2) => \sum_carry__10_n_5\,
      O(1) => \sum_carry__10_n_6\,
      O(0) => \sum_carry__10_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[47]_1\(3 downto 0)
    );
\sum_carry__10_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_2\(1),
      I1 => adc_valid_b,
      I2 => \^data_stage[5]_11\(46),
      O => sum00_out(1)
    );
\sum_carry__10_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(47),
      I1 => \data_stage[6]_12\(47),
      O => \genblk1[2].state_reg[47]_0\(3)
    );
\sum_carry__10_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[5]_11\(46),
      I1 => \data_stage[6]_12\(46),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_2\(1),
      O => \genblk1[2].state_reg[47]_0\(2)
    );
\sum_carry__10_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(45),
      I1 => \data_stage[6]_12\(45),
      O => \genblk1[2].state_reg[47]_0\(1)
    );
\sum_carry__10_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(44),
      I1 => \data_stage[6]_12\(44),
      O => \genblk1[2].state_reg[47]_0\(0)
    );
\sum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__10_n_0\,
      CO(3) => \sum_carry__11_n_0\,
      CO(2) => \sum_carry__11_n_1\,
      CO(1) => \sum_carry__11_n_2\,
      CO(0) => \sum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(49 downto 46),
      O(3) => \sum_carry__11_n_4\,
      O(2) => \sum_carry__11_n_5\,
      O(1) => \sum_carry__11_n_6\,
      O(0) => \sum_carry__11_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[51]_1\(3 downto 0)
    );
\sum_carry__11_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(51),
      I1 => \data_stage[6]_12\(51),
      O => \genblk1[2].state_reg[51]_0\(3)
    );
\sum_carry__11_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(50),
      I1 => \data_stage[6]_12\(50),
      O => \genblk1[2].state_reg[51]_0\(2)
    );
\sum_carry__11_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(49),
      I1 => \data_stage[6]_12\(49),
      O => \genblk1[2].state_reg[51]_0\(1)
    );
\sum_carry__11_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(48),
      I1 => \data_stage[6]_12\(48),
      O => \genblk1[2].state_reg[51]_0\(0)
    );
\sum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__11_n_0\,
      CO(3) => \sum_carry__12_n_0\,
      CO(2) => \sum_carry__12_n_1\,
      CO(1) => \sum_carry__12_n_2\,
      CO(0) => \sum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(53 downto 50),
      O(3) => \sum_carry__12_n_4\,
      O(2) => \sum_carry__12_n_5\,
      O(1) => \sum_carry__12_n_6\,
      O(0) => \sum_carry__12_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[55]_1\(3 downto 0)
    );
\sum_carry__12_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(55),
      I1 => \data_stage[6]_12\(55),
      O => \genblk1[2].state_reg[55]_0\(3)
    );
\sum_carry__12_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(54),
      I1 => \data_stage[6]_12\(54),
      O => \genblk1[2].state_reg[55]_0\(2)
    );
\sum_carry__12_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(53),
      I1 => \data_stage[6]_12\(53),
      O => \genblk1[2].state_reg[55]_0\(1)
    );
\sum_carry__12_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(52),
      I1 => \data_stage[6]_12\(52),
      O => \genblk1[2].state_reg[55]_0\(0)
    );
\sum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__12_n_0\,
      CO(3) => \sum_carry__13_n_0\,
      CO(2) => \sum_carry__13_n_1\,
      CO(1) => \sum_carry__13_n_2\,
      CO(0) => \sum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(57 downto 54),
      O(3) => \sum_carry__13_n_4\,
      O(2) => \sum_carry__13_n_5\,
      O(1) => \sum_carry__13_n_6\,
      O(0) => \sum_carry__13_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[59]_1\(3 downto 0)
    );
\sum_carry__13_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(59),
      I1 => \data_stage[6]_12\(59),
      O => \genblk1[2].state_reg[59]_0\(3)
    );
\sum_carry__13_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(58),
      I1 => \data_stage[6]_12\(58),
      O => \genblk1[2].state_reg[59]_0\(2)
    );
\sum_carry__13_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(57),
      I1 => \data_stage[6]_12\(57),
      O => \genblk1[2].state_reg[59]_0\(1)
    );
\sum_carry__13_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(56),
      I1 => \data_stage[6]_12\(56),
      O => \genblk1[2].state_reg[59]_0\(0)
    );
\sum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__13_n_0\,
      CO(3) => \sum_carry__14_n_0\,
      CO(2) => \sum_carry__14_n_1\,
      CO(1) => \sum_carry__14_n_2\,
      CO(0) => \sum_carry__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(61 downto 58),
      O(3) => \sum_carry__14_n_4\,
      O(2) => \sum_carry__14_n_5\,
      O(1) => \sum_carry__14_n_6\,
      O(0) => \sum_carry__14_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[63]_1\(3 downto 0)
    );
\sum_carry__14_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(63),
      I1 => \data_stage[6]_12\(63),
      O => \genblk1[2].state_reg[63]_0\(3)
    );
\sum_carry__14_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(62),
      I1 => \data_stage[6]_12\(62),
      O => \genblk1[2].state_reg[63]_0\(2)
    );
\sum_carry__14_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(61),
      I1 => \data_stage[6]_12\(61),
      O => \genblk1[2].state_reg[63]_0\(1)
    );
\sum_carry__14_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(60),
      I1 => \data_stage[6]_12\(60),
      O => \genblk1[2].state_reg[63]_0\(0)
    );
\sum_carry__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__14_n_0\,
      CO(3) => \sum_carry__15_n_0\,
      CO(2) => \sum_carry__15_n_1\,
      CO(1) => \sum_carry__15_n_2\,
      CO(0) => \sum_carry__15_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[4]_10\(64),
      DI(2) => sum00_out_0(2),
      DI(1 downto 0) => \data_stage[4]_10\(63 downto 62),
      O(3) => \sum_carry__15_n_4\,
      O(2) => \sum_carry__15_n_5\,
      O(1) => \sum_carry__15_n_6\,
      O(0) => \sum_carry__15_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[67]_1\(3 downto 0)
    );
\sum_carry__15_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_2\(2),
      I1 => adc_valid_b,
      I2 => \^data_stage[5]_11\(66),
      O => sum00_out(2)
    );
\sum_carry__15_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(67),
      I1 => \data_stage[6]_12\(67),
      O => \genblk1[1].state_reg[67]_0\(3)
    );
\sum_carry__15_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[5]_11\(66),
      I1 => \data_stage[6]_12\(66),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_2\(2),
      O => \genblk1[1].state_reg[67]_0\(2)
    );
\sum_carry__15_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(65),
      I1 => \data_stage[6]_12\(65),
      O => \genblk1[1].state_reg[67]_0\(1)
    );
\sum_carry__15_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(64),
      I1 => \data_stage[6]_12\(64),
      O => \genblk1[1].state_reg[67]_0\(0)
    );
\sum_carry__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__15_n_0\,
      CO(3) => \sum_carry__16_n_0\,
      CO(2) => \sum_carry__16_n_1\,
      CO(1) => \sum_carry__16_n_2\,
      CO(0) => \sum_carry__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(68 downto 65),
      O(3) => \sum_carry__16_n_4\,
      O(2) => \sum_carry__16_n_5\,
      O(1) => \sum_carry__16_n_6\,
      O(0) => \sum_carry__16_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[71]_1\(3 downto 0)
    );
\sum_carry__16_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(71),
      I1 => \data_stage[6]_12\(71),
      O => \genblk1[1].state_reg[71]_0\(3)
    );
\sum_carry__16_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(70),
      I1 => \data_stage[6]_12\(70),
      O => \genblk1[1].state_reg[71]_0\(2)
    );
\sum_carry__16_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(69),
      I1 => \data_stage[6]_12\(69),
      O => \genblk1[1].state_reg[71]_0\(1)
    );
\sum_carry__16_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(68),
      I1 => \data_stage[6]_12\(68),
      O => \genblk1[1].state_reg[71]_0\(0)
    );
\sum_carry__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__16_n_0\,
      CO(3) => \sum_carry__17_n_0\,
      CO(2) => \sum_carry__17_n_1\,
      CO(1) => \sum_carry__17_n_2\,
      CO(0) => \sum_carry__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(72 downto 69),
      O(3) => \sum_carry__17_n_4\,
      O(2) => \sum_carry__17_n_5\,
      O(1) => \sum_carry__17_n_6\,
      O(0) => \sum_carry__17_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[75]_1\(3 downto 0)
    );
\sum_carry__17_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(75),
      I1 => \data_stage[6]_12\(75),
      O => \genblk1[1].state_reg[75]_0\(3)
    );
\sum_carry__17_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(74),
      I1 => \data_stage[6]_12\(74),
      O => \genblk1[1].state_reg[75]_0\(2)
    );
\sum_carry__17_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(73),
      I1 => \data_stage[6]_12\(73),
      O => \genblk1[1].state_reg[75]_0\(1)
    );
\sum_carry__17_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(72),
      I1 => \data_stage[6]_12\(72),
      O => \genblk1[1].state_reg[75]_0\(0)
    );
\sum_carry__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__17_n_0\,
      CO(3) => \sum_carry__18_n_0\,
      CO(2) => \sum_carry__18_n_1\,
      CO(1) => \sum_carry__18_n_2\,
      CO(0) => \sum_carry__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(76 downto 73),
      O(3) => \sum_carry__18_n_4\,
      O(2) => \sum_carry__18_n_5\,
      O(1) => \sum_carry__18_n_6\,
      O(0) => \sum_carry__18_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[79]_1\(3 downto 0)
    );
\sum_carry__18_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(79),
      I1 => \data_stage[6]_12\(79),
      O => \genblk1[1].state_reg[79]_0\(3)
    );
\sum_carry__18_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(78),
      I1 => \data_stage[6]_12\(78),
      O => \genblk1[1].state_reg[79]_0\(2)
    );
\sum_carry__18_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(77),
      I1 => \data_stage[6]_12\(77),
      O => \genblk1[1].state_reg[79]_0\(1)
    );
\sum_carry__18_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(76),
      I1 => \data_stage[6]_12\(76),
      O => \genblk1[1].state_reg[79]_0\(0)
    );
\sum_carry__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__18_n_0\,
      CO(3) => \sum_carry__19_n_0\,
      CO(2) => \sum_carry__19_n_1\,
      CO(1) => \sum_carry__19_n_2\,
      CO(0) => \sum_carry__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(80 downto 77),
      O(3) => \sum_carry__19_n_4\,
      O(2) => \sum_carry__19_n_5\,
      O(1) => \sum_carry__19_n_6\,
      O(0) => \sum_carry__19_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[83]_1\(3 downto 0)
    );
\sum_carry__19_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(83),
      I1 => \data_stage[6]_12\(83),
      O => \genblk1[1].state_reg[83]_0\(3)
    );
\sum_carry__19_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(82),
      I1 => \data_stage[6]_12\(82),
      O => \genblk1[1].state_reg[83]_0\(2)
    );
\sum_carry__19_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(81),
      I1 => \data_stage[6]_12\(81),
      O => \genblk1[1].state_reg[83]_0\(1)
    );
\sum_carry__19_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(80),
      I1 => \data_stage[6]_12\(80),
      O => \genblk1[1].state_reg[83]_0\(0)
    );
\sum_carry__1_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(11),
      I1 => \data_stage[6]_12\(11),
      O => \genblk1[4].state_reg[11]_0\(3)
    );
\sum_carry__1_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(10),
      I1 => \data_stage[6]_12\(10),
      O => \genblk1[4].state_reg[11]_0\(2)
    );
\sum_carry__1_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(9),
      I1 => \data_stage[6]_12\(9),
      O => \genblk1[4].state_reg[11]_0\(1)
    );
\sum_carry__1_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(8),
      I1 => \data_stage[6]_12\(8),
      O => \genblk1[4].state_reg[11]_0\(0)
    );
\sum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__1_n_0\,
      CO(3) => \sum_carry__2_n_0\,
      CO(2) => \sum_carry__2_n_1\,
      CO(1) => \sum_carry__2_n_2\,
      CO(0) => \sum_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(15 downto 12),
      O(3) => \sum_carry__2_n_4\,
      O(2) => \sum_carry__2_n_5\,
      O(1) => \sum_carry__2_n_6\,
      O(0) => \sum_carry__2_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[15]_1\(3 downto 0)
    );
\sum_carry__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__19_n_0\,
      CO(3) => \sum_carry__20_n_0\,
      CO(2) => \sum_carry__20_n_1\,
      CO(1) => \sum_carry__20_n_2\,
      CO(0) => \sum_carry__20_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[4]_10\(83),
      DI(2) => sum00_out_0(3),
      DI(1 downto 0) => \data_stage[4]_10\(82 downto 81),
      O(3) => \sum_carry__20_n_4\,
      O(2) => \sum_carry__20_n_5\,
      O(1) => \sum_carry__20_n_6\,
      O(0) => \sum_carry__20_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[87]_1\(3 downto 0)
    );
\sum_carry__20_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_2\(3),
      I1 => adc_valid_b,
      I2 => \^data_stage[5]_11\(84),
      O => \^di\(2)
    );
\sum_carry__20_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => \data_stage[6]_12\(87),
      O => \genblk1[0].state_reg[87]_0\(3)
    );
\sum_carry__20_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[5]_11\(84),
      I1 => \data_stage[6]_12\(86),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_2\(3),
      O => \genblk1[0].state_reg[87]_0\(2)
    );
\sum_carry__20_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \data_stage[6]_12\(85),
      O => \genblk1[0].state_reg[87]_0\(1)
    );
\sum_carry__20_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \data_stage[6]_12\(84),
      O => \genblk1[0].state_reg[87]_0\(0)
    );
\sum_carry__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__20_n_0\,
      CO(3) => \sum_carry__21_n_0\,
      CO(2) => \sum_carry__21_n_1\,
      CO(1) => \sum_carry__21_n_2\,
      CO(0) => \sum_carry__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(87 downto 84),
      O(3) => \sum_carry__21_n_4\,
      O(2) => \sum_carry__21_n_5\,
      O(1) => \sum_carry__21_n_6\,
      O(0) => \sum_carry__21_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[91]_1\(3 downto 0)
    );
\sum_carry__21_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(88),
      I1 => \data_stage[6]_12\(91),
      O => \genblk1[0].state_reg[91]_0\(3)
    );
\sum_carry__21_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(87),
      I1 => \data_stage[6]_12\(90),
      O => \genblk1[0].state_reg[91]_0\(2)
    );
\sum_carry__21_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(86),
      I1 => \data_stage[6]_12\(89),
      O => \genblk1[0].state_reg[91]_0\(1)
    );
\sum_carry__21_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(85),
      I1 => \data_stage[6]_12\(88),
      O => \genblk1[0].state_reg[91]_0\(0)
    );
\sum_carry__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__21_n_0\,
      CO(3) => \sum_carry__22_n_0\,
      CO(2) => \sum_carry__22_n_1\,
      CO(1) => \sum_carry__22_n_2\,
      CO(0) => \sum_carry__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(91 downto 88),
      O(3) => \sum_carry__22_n_4\,
      O(2) => \sum_carry__22_n_5\,
      O(1) => \sum_carry__22_n_6\,
      O(0) => \sum_carry__22_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[95]_1\(3 downto 0)
    );
\sum_carry__22_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(92),
      I1 => \data_stage[6]_12\(95),
      O => \genblk1[0].state_reg[95]_0\(3)
    );
\sum_carry__22_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(91),
      I1 => \data_stage[6]_12\(94),
      O => \genblk1[0].state_reg[95]_0\(2)
    );
\sum_carry__22_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(90),
      I1 => \data_stage[6]_12\(93),
      O => \genblk1[0].state_reg[95]_0\(1)
    );
\sum_carry__22_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(89),
      I1 => \data_stage[6]_12\(92),
      O => \genblk1[0].state_reg[95]_0\(0)
    );
\sum_carry__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__22_n_0\,
      CO(3) => \sum_carry__23_n_0\,
      CO(2) => \sum_carry__23_n_1\,
      CO(1) => \sum_carry__23_n_2\,
      CO(0) => \sum_carry__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(95 downto 92),
      O(3) => \sum_carry__23_n_4\,
      O(2) => \sum_carry__23_n_5\,
      O(1) => \sum_carry__23_n_6\,
      O(0) => \sum_carry__23_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[99]_1\(3 downto 0)
    );
\sum_carry__23_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(96),
      I1 => \data_stage[6]_12\(99),
      O => \genblk1[0].state_reg[99]_0\(3)
    );
\sum_carry__23_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(95),
      I1 => \data_stage[6]_12\(98),
      O => \genblk1[0].state_reg[99]_0\(2)
    );
\sum_carry__23_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(94),
      I1 => \data_stage[6]_12\(97),
      O => \genblk1[0].state_reg[99]_0\(1)
    );
\sum_carry__23_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(93),
      I1 => \data_stage[6]_12\(96),
      O => \genblk1[0].state_reg[99]_0\(0)
    );
\sum_carry__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__23_n_0\,
      CO(3) => \sum_carry__24_n_0\,
      CO(2) => \sum_carry__24_n_1\,
      CO(1) => \sum_carry__24_n_2\,
      CO(0) => \sum_carry__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(99 downto 96),
      O(3) => \sum_carry__24_n_4\,
      O(2) => \sum_carry__24_n_5\,
      O(1) => \sum_carry__24_n_6\,
      O(0) => \sum_carry__24_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[103]_1\(3 downto 0)
    );
\sum_carry__24_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(100),
      I1 => \data_stage[6]_12\(103),
      O => \genblk1[0].state_reg[103]_0\(3)
    );
\sum_carry__24_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(99),
      I1 => \data_stage[6]_12\(102),
      O => \genblk1[0].state_reg[103]_0\(2)
    );
\sum_carry__24_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(98),
      I1 => \data_stage[6]_12\(101),
      O => \genblk1[0].state_reg[103]_0\(1)
    );
\sum_carry__24_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(97),
      I1 => \data_stage[6]_12\(100),
      O => \genblk1[0].state_reg[103]_0\(0)
    );
\sum_carry__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__24_n_0\,
      CO(3 downto 1) => \NLW_sum_carry__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_carry__25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_stage[4]_10\(100),
      O(3 downto 2) => \NLW_sum_carry__25_O_UNCONNECTED\(3 downto 2),
      O(1) => \sum_carry__25_n_6\,
      O(0) => \sum_carry__25_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \genblk1[0].state_reg[105]_0\(1 downto 0)
    );
\sum_carry__25_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(102),
      I1 => \data_stage[6]_12\(105),
      O => S(1)
    );
\sum_carry__25_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(101),
      I1 => \data_stage[6]_12\(104),
      O => S(0)
    );
\sum_carry__2_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(15),
      I1 => \data_stage[6]_12\(15),
      O => \genblk1[4].state_reg[15]_0\(3)
    );
\sum_carry__2_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(14),
      I1 => \data_stage[6]_12\(14),
      O => \genblk1[4].state_reg[15]_0\(2)
    );
\sum_carry__2_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(13),
      I1 => \data_stage[6]_12\(13),
      O => \genblk1[4].state_reg[15]_0\(1)
    );
\sum_carry__2_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(12),
      I1 => \data_stage[6]_12\(12),
      O => \genblk1[4].state_reg[15]_0\(0)
    );
\sum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__2_n_0\,
      CO(3) => \sum_carry__3_n_0\,
      CO(2) => \sum_carry__3_n_1\,
      CO(1) => \sum_carry__3_n_2\,
      CO(0) => \sum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(19 downto 16),
      O(3) => \sum_carry__3_n_4\,
      O(2) => \sum_carry__3_n_5\,
      O(1) => \sum_carry__3_n_6\,
      O(0) => \sum_carry__3_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[19]_1\(3 downto 0)
    );
\sum_carry__3_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(19),
      I1 => \data_stage[6]_12\(19),
      O => \genblk1[4].state_reg[19]_0\(3)
    );
\sum_carry__3_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(18),
      I1 => \data_stage[6]_12\(18),
      O => \genblk1[4].state_reg[19]_0\(2)
    );
\sum_carry__3_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(17),
      I1 => \data_stage[6]_12\(17),
      O => \genblk1[4].state_reg[19]_0\(1)
    );
\sum_carry__3_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(16),
      I1 => \data_stage[6]_12\(16),
      O => \genblk1[4].state_reg[19]_0\(0)
    );
\sum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__3_n_0\,
      CO(3) => \sum_carry__4_n_0\,
      CO(2) => \sum_carry__4_n_1\,
      CO(1) => \sum_carry__4_n_2\,
      CO(0) => \sum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(23 downto 20),
      O(3) => \sum_carry__4_n_4\,
      O(2) => \sum_carry__4_n_5\,
      O(1) => \sum_carry__4_n_6\,
      O(0) => \sum_carry__4_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[23]_1\(3 downto 0)
    );
\sum_carry__4_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(23),
      I1 => \data_stage[6]_12\(23),
      O => \genblk1[4].state_reg[23]_0\(3)
    );
\sum_carry__4_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(22),
      I1 => \data_stage[6]_12\(22),
      O => \genblk1[4].state_reg[23]_0\(2)
    );
\sum_carry__4_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(21),
      I1 => \data_stage[6]_12\(21),
      O => \genblk1[4].state_reg[23]_0\(1)
    );
\sum_carry__4_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(20),
      I1 => \data_stage[6]_12\(20),
      O => \genblk1[4].state_reg[23]_0\(0)
    );
\sum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__4_n_0\,
      CO(3) => \sum_carry__5_n_0\,
      CO(2) => \sum_carry__5_n_1\,
      CO(1) => \sum_carry__5_n_2\,
      CO(0) => \sum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[4]_10\(26),
      DI(2) => sum00_out_0(0),
      DI(1 downto 0) => \data_stage[4]_10\(25 downto 24),
      O(3) => \sum_carry__5_n_4\,
      O(2) => \sum_carry__5_n_5\,
      O(1) => \sum_carry__5_n_6\,
      O(0) => \sum_carry__5_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[27]_1\(3 downto 0)
    );
\sum_carry__5_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \genblk1[0].state_reg[87]_2\(0),
      I1 => adc_valid_b,
      I2 => \^data_stage[5]_11\(26),
      O => sum00_out(0)
    );
\sum_carry__5_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(27),
      I1 => \data_stage[6]_12\(27),
      O => \genblk1[3].state_reg[27]_0\(3)
    );
\sum_carry__5_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \^data_stage[5]_11\(26),
      I1 => \data_stage[6]_12\(26),
      I2 => adc_valid_b,
      I3 => \genblk1[0].state_reg[87]_2\(0),
      O => \genblk1[3].state_reg[27]_0\(2)
    );
\sum_carry__5_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(25),
      I1 => \data_stage[6]_12\(25),
      O => \genblk1[3].state_reg[27]_0\(1)
    );
\sum_carry__5_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(24),
      I1 => \data_stage[6]_12\(24),
      O => \genblk1[3].state_reg[27]_0\(0)
    );
\sum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__5_n_0\,
      CO(3) => \sum_carry__6_n_0\,
      CO(2) => \sum_carry__6_n_1\,
      CO(1) => \sum_carry__6_n_2\,
      CO(0) => \sum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(30 downto 27),
      O(3) => \sum_carry__6_n_4\,
      O(2) => \sum_carry__6_n_5\,
      O(1) => \sum_carry__6_n_6\,
      O(0) => \sum_carry__6_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[31]_1\(3 downto 0)
    );
\sum_carry__6_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(31),
      I1 => \data_stage[6]_12\(31),
      O => \genblk1[3].state_reg[31]_0\(3)
    );
\sum_carry__6_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(30),
      I1 => \data_stage[6]_12\(30),
      O => \genblk1[3].state_reg[31]_0\(2)
    );
\sum_carry__6_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(29),
      I1 => \data_stage[6]_12\(29),
      O => \genblk1[3].state_reg[31]_0\(1)
    );
\sum_carry__6_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(28),
      I1 => \data_stage[6]_12\(28),
      O => \genblk1[3].state_reg[31]_0\(0)
    );
\sum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__6_n_0\,
      CO(3) => \sum_carry__7_n_0\,
      CO(2) => \sum_carry__7_n_1\,
      CO(1) => \sum_carry__7_n_2\,
      CO(0) => \sum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(34 downto 31),
      O(3) => \sum_carry__7_n_4\,
      O(2) => \sum_carry__7_n_5\,
      O(1) => \sum_carry__7_n_6\,
      O(0) => \sum_carry__7_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[35]_1\(3 downto 0)
    );
\sum_carry__7_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(35),
      I1 => \data_stage[6]_12\(35),
      O => \genblk1[3].state_reg[35]_0\(3)
    );
\sum_carry__7_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(34),
      I1 => \data_stage[6]_12\(34),
      O => \genblk1[3].state_reg[35]_0\(2)
    );
\sum_carry__7_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(33),
      I1 => \data_stage[6]_12\(33),
      O => \genblk1[3].state_reg[35]_0\(1)
    );
\sum_carry__7_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(32),
      I1 => \data_stage[6]_12\(32),
      O => \genblk1[3].state_reg[35]_0\(0)
    );
\sum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__7_n_0\,
      CO(3) => \sum_carry__8_n_0\,
      CO(2) => \sum_carry__8_n_1\,
      CO(1) => \sum_carry__8_n_2\,
      CO(0) => \sum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(38 downto 35),
      O(3) => \sum_carry__8_n_4\,
      O(2) => \sum_carry__8_n_5\,
      O(1) => \sum_carry__8_n_6\,
      O(0) => \sum_carry__8_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[39]_1\(3 downto 0)
    );
\sum_carry__8_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(39),
      I1 => \data_stage[6]_12\(39),
      O => \genblk1[3].state_reg[39]_0\(3)
    );
\sum_carry__8_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(38),
      I1 => \data_stage[6]_12\(38),
      O => \genblk1[3].state_reg[39]_0\(2)
    );
\sum_carry__8_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(37),
      I1 => \data_stage[6]_12\(37),
      O => \genblk1[3].state_reg[39]_0\(1)
    );
\sum_carry__8_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(36),
      I1 => \data_stage[6]_12\(36),
      O => \genblk1[3].state_reg[39]_0\(0)
    );
\sum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__8_n_0\,
      CO(3) => \sum_carry__9_n_0\,
      CO(2) => \sum_carry__9_n_1\,
      CO(1) => \sum_carry__9_n_2\,
      CO(0) => \sum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[4]_10\(42 downto 39),
      O(3) => \sum_carry__9_n_4\,
      O(2) => \sum_carry__9_n_5\,
      O(1) => \sum_carry__9_n_6\,
      O(0) => \sum_carry__9_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[43]_1\(3 downto 0)
    );
\sum_carry__9_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(43),
      I1 => \data_stage[6]_12\(43),
      O => \genblk1[3].state_reg[43]_0\(3)
    );
\sum_carry__9_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(42),
      I1 => \data_stage[6]_12\(42),
      O => \genblk1[3].state_reg[43]_0\(2)
    );
\sum_carry__9_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(41),
      I1 => \data_stage[6]_12\(41),
      O => \genblk1[3].state_reg[43]_0\(1)
    );
\sum_carry__9_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(40),
      I1 => \data_stage[6]_12\(40),
      O => \genblk1[3].state_reg[43]_0\(0)
    );
\sum_carry_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(3),
      I1 => \data_stage[6]_12\(3),
      O => \genblk1[4].state_reg[3]_0\(3)
    );
\sum_carry_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(2),
      I1 => \data_stage[6]_12\(2),
      O => \genblk1[4].state_reg[3]_0\(2)
    );
\sum_carry_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(1),
      I1 => \data_stage[6]_12\(1),
      O => \genblk1[4].state_reg[3]_0\(1)
    );
\sum_carry_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_stage[5]_11\(0),
      I1 => \data_stage[6]_12\(0),
      O => \genblk1[4].state_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_cic_int_9 is
  port (
    adc_valid_b_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_valid_b_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_valid_b_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_valid_b_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_in_seq : out STD_LOGIC_VECTOR ( 104 downto 0 );
    \data_stage[6]_12\ : out STD_LOGIC_VECTOR ( 105 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[3].state_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[2].state_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[1].state_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[0].state_reg[91]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[104]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_stage[5]_11\ : in STD_LOGIC_VECTOR ( 100 downto 0 );
    \genblk1[4].state_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[4].state_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sum00_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[3].state_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[47]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[2].state_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[67]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[71]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].state_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[87]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[91]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[95]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[99]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].state_reg[103]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_valid_b : in STD_LOGIC;
    \genblk1[0].state_reg[105]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ce_comb : in STD_LOGIC;
    \data_stage[11]_13\ : in STD_LOGIC_VECTOR ( 104 downto 0 );
    adc_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_cic_int_9 : entity is "cic_int";
end system_axi_adc_decimate_0_cic_int_9;

architecture STRUCTURE of system_axi_adc_decimate_0_cic_int_9 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc_valid_b_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc_valid_b_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc_valid_b_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc_valid_b_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_stage[6]_12\ : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \sum_carry__0_n_0\ : STD_LOGIC;
  signal \sum_carry__0_n_1\ : STD_LOGIC;
  signal \sum_carry__0_n_2\ : STD_LOGIC;
  signal \sum_carry__0_n_3\ : STD_LOGIC;
  signal \sum_carry__0_n_4\ : STD_LOGIC;
  signal \sum_carry__0_n_5\ : STD_LOGIC;
  signal \sum_carry__0_n_6\ : STD_LOGIC;
  signal \sum_carry__0_n_7\ : STD_LOGIC;
  signal \sum_carry__10_n_0\ : STD_LOGIC;
  signal \sum_carry__10_n_1\ : STD_LOGIC;
  signal \sum_carry__10_n_2\ : STD_LOGIC;
  signal \sum_carry__10_n_3\ : STD_LOGIC;
  signal \sum_carry__10_n_4\ : STD_LOGIC;
  signal \sum_carry__10_n_5\ : STD_LOGIC;
  signal \sum_carry__10_n_6\ : STD_LOGIC;
  signal \sum_carry__10_n_7\ : STD_LOGIC;
  signal \sum_carry__11_n_0\ : STD_LOGIC;
  signal \sum_carry__11_n_1\ : STD_LOGIC;
  signal \sum_carry__11_n_2\ : STD_LOGIC;
  signal \sum_carry__11_n_3\ : STD_LOGIC;
  signal \sum_carry__11_n_4\ : STD_LOGIC;
  signal \sum_carry__11_n_5\ : STD_LOGIC;
  signal \sum_carry__11_n_6\ : STD_LOGIC;
  signal \sum_carry__11_n_7\ : STD_LOGIC;
  signal \sum_carry__12_n_0\ : STD_LOGIC;
  signal \sum_carry__12_n_1\ : STD_LOGIC;
  signal \sum_carry__12_n_2\ : STD_LOGIC;
  signal \sum_carry__12_n_3\ : STD_LOGIC;
  signal \sum_carry__12_n_4\ : STD_LOGIC;
  signal \sum_carry__12_n_5\ : STD_LOGIC;
  signal \sum_carry__12_n_6\ : STD_LOGIC;
  signal \sum_carry__12_n_7\ : STD_LOGIC;
  signal \sum_carry__13_n_0\ : STD_LOGIC;
  signal \sum_carry__13_n_1\ : STD_LOGIC;
  signal \sum_carry__13_n_2\ : STD_LOGIC;
  signal \sum_carry__13_n_3\ : STD_LOGIC;
  signal \sum_carry__13_n_4\ : STD_LOGIC;
  signal \sum_carry__13_n_5\ : STD_LOGIC;
  signal \sum_carry__13_n_6\ : STD_LOGIC;
  signal \sum_carry__13_n_7\ : STD_LOGIC;
  signal \sum_carry__14_n_0\ : STD_LOGIC;
  signal \sum_carry__14_n_1\ : STD_LOGIC;
  signal \sum_carry__14_n_2\ : STD_LOGIC;
  signal \sum_carry__14_n_3\ : STD_LOGIC;
  signal \sum_carry__14_n_4\ : STD_LOGIC;
  signal \sum_carry__14_n_5\ : STD_LOGIC;
  signal \sum_carry__14_n_6\ : STD_LOGIC;
  signal \sum_carry__14_n_7\ : STD_LOGIC;
  signal \sum_carry__15_n_0\ : STD_LOGIC;
  signal \sum_carry__15_n_1\ : STD_LOGIC;
  signal \sum_carry__15_n_2\ : STD_LOGIC;
  signal \sum_carry__15_n_3\ : STD_LOGIC;
  signal \sum_carry__15_n_4\ : STD_LOGIC;
  signal \sum_carry__15_n_5\ : STD_LOGIC;
  signal \sum_carry__15_n_6\ : STD_LOGIC;
  signal \sum_carry__15_n_7\ : STD_LOGIC;
  signal \sum_carry__16_n_0\ : STD_LOGIC;
  signal \sum_carry__16_n_1\ : STD_LOGIC;
  signal \sum_carry__16_n_2\ : STD_LOGIC;
  signal \sum_carry__16_n_3\ : STD_LOGIC;
  signal \sum_carry__16_n_4\ : STD_LOGIC;
  signal \sum_carry__16_n_5\ : STD_LOGIC;
  signal \sum_carry__16_n_6\ : STD_LOGIC;
  signal \sum_carry__16_n_7\ : STD_LOGIC;
  signal \sum_carry__17_n_0\ : STD_LOGIC;
  signal \sum_carry__17_n_1\ : STD_LOGIC;
  signal \sum_carry__17_n_2\ : STD_LOGIC;
  signal \sum_carry__17_n_3\ : STD_LOGIC;
  signal \sum_carry__17_n_4\ : STD_LOGIC;
  signal \sum_carry__17_n_5\ : STD_LOGIC;
  signal \sum_carry__17_n_6\ : STD_LOGIC;
  signal \sum_carry__17_n_7\ : STD_LOGIC;
  signal \sum_carry__18_n_0\ : STD_LOGIC;
  signal \sum_carry__18_n_1\ : STD_LOGIC;
  signal \sum_carry__18_n_2\ : STD_LOGIC;
  signal \sum_carry__18_n_3\ : STD_LOGIC;
  signal \sum_carry__18_n_4\ : STD_LOGIC;
  signal \sum_carry__18_n_5\ : STD_LOGIC;
  signal \sum_carry__18_n_6\ : STD_LOGIC;
  signal \sum_carry__18_n_7\ : STD_LOGIC;
  signal \sum_carry__19_n_0\ : STD_LOGIC;
  signal \sum_carry__19_n_1\ : STD_LOGIC;
  signal \sum_carry__19_n_2\ : STD_LOGIC;
  signal \sum_carry__19_n_3\ : STD_LOGIC;
  signal \sum_carry__19_n_4\ : STD_LOGIC;
  signal \sum_carry__19_n_5\ : STD_LOGIC;
  signal \sum_carry__19_n_6\ : STD_LOGIC;
  signal \sum_carry__19_n_7\ : STD_LOGIC;
  signal \sum_carry__1_n_0\ : STD_LOGIC;
  signal \sum_carry__1_n_1\ : STD_LOGIC;
  signal \sum_carry__1_n_2\ : STD_LOGIC;
  signal \sum_carry__1_n_3\ : STD_LOGIC;
  signal \sum_carry__1_n_4\ : STD_LOGIC;
  signal \sum_carry__1_n_5\ : STD_LOGIC;
  signal \sum_carry__1_n_6\ : STD_LOGIC;
  signal \sum_carry__1_n_7\ : STD_LOGIC;
  signal \sum_carry__20_n_0\ : STD_LOGIC;
  signal \sum_carry__20_n_1\ : STD_LOGIC;
  signal \sum_carry__20_n_2\ : STD_LOGIC;
  signal \sum_carry__20_n_3\ : STD_LOGIC;
  signal \sum_carry__20_n_4\ : STD_LOGIC;
  signal \sum_carry__20_n_5\ : STD_LOGIC;
  signal \sum_carry__20_n_6\ : STD_LOGIC;
  signal \sum_carry__20_n_7\ : STD_LOGIC;
  signal \sum_carry__21_n_0\ : STD_LOGIC;
  signal \sum_carry__21_n_1\ : STD_LOGIC;
  signal \sum_carry__21_n_2\ : STD_LOGIC;
  signal \sum_carry__21_n_3\ : STD_LOGIC;
  signal \sum_carry__21_n_4\ : STD_LOGIC;
  signal \sum_carry__21_n_5\ : STD_LOGIC;
  signal \sum_carry__21_n_6\ : STD_LOGIC;
  signal \sum_carry__21_n_7\ : STD_LOGIC;
  signal \sum_carry__22_n_0\ : STD_LOGIC;
  signal \sum_carry__22_n_1\ : STD_LOGIC;
  signal \sum_carry__22_n_2\ : STD_LOGIC;
  signal \sum_carry__22_n_3\ : STD_LOGIC;
  signal \sum_carry__22_n_4\ : STD_LOGIC;
  signal \sum_carry__22_n_5\ : STD_LOGIC;
  signal \sum_carry__22_n_6\ : STD_LOGIC;
  signal \sum_carry__22_n_7\ : STD_LOGIC;
  signal \sum_carry__23_n_0\ : STD_LOGIC;
  signal \sum_carry__23_n_1\ : STD_LOGIC;
  signal \sum_carry__23_n_2\ : STD_LOGIC;
  signal \sum_carry__23_n_3\ : STD_LOGIC;
  signal \sum_carry__23_n_4\ : STD_LOGIC;
  signal \sum_carry__23_n_5\ : STD_LOGIC;
  signal \sum_carry__23_n_6\ : STD_LOGIC;
  signal \sum_carry__23_n_7\ : STD_LOGIC;
  signal \sum_carry__24_n_0\ : STD_LOGIC;
  signal \sum_carry__24_n_1\ : STD_LOGIC;
  signal \sum_carry__24_n_2\ : STD_LOGIC;
  signal \sum_carry__24_n_3\ : STD_LOGIC;
  signal \sum_carry__24_n_4\ : STD_LOGIC;
  signal \sum_carry__24_n_5\ : STD_LOGIC;
  signal \sum_carry__24_n_6\ : STD_LOGIC;
  signal \sum_carry__24_n_7\ : STD_LOGIC;
  signal \sum_carry__25_n_3\ : STD_LOGIC;
  signal \sum_carry__25_n_6\ : STD_LOGIC;
  signal \sum_carry__25_n_7\ : STD_LOGIC;
  signal \sum_carry__2_n_0\ : STD_LOGIC;
  signal \sum_carry__2_n_1\ : STD_LOGIC;
  signal \sum_carry__2_n_2\ : STD_LOGIC;
  signal \sum_carry__2_n_3\ : STD_LOGIC;
  signal \sum_carry__2_n_4\ : STD_LOGIC;
  signal \sum_carry__2_n_5\ : STD_LOGIC;
  signal \sum_carry__2_n_6\ : STD_LOGIC;
  signal \sum_carry__2_n_7\ : STD_LOGIC;
  signal \sum_carry__3_n_0\ : STD_LOGIC;
  signal \sum_carry__3_n_1\ : STD_LOGIC;
  signal \sum_carry__3_n_2\ : STD_LOGIC;
  signal \sum_carry__3_n_3\ : STD_LOGIC;
  signal \sum_carry__3_n_4\ : STD_LOGIC;
  signal \sum_carry__3_n_5\ : STD_LOGIC;
  signal \sum_carry__3_n_6\ : STD_LOGIC;
  signal \sum_carry__3_n_7\ : STD_LOGIC;
  signal \sum_carry__4_n_0\ : STD_LOGIC;
  signal \sum_carry__4_n_1\ : STD_LOGIC;
  signal \sum_carry__4_n_2\ : STD_LOGIC;
  signal \sum_carry__4_n_3\ : STD_LOGIC;
  signal \sum_carry__4_n_4\ : STD_LOGIC;
  signal \sum_carry__4_n_5\ : STD_LOGIC;
  signal \sum_carry__4_n_6\ : STD_LOGIC;
  signal \sum_carry__4_n_7\ : STD_LOGIC;
  signal \sum_carry__5_n_0\ : STD_LOGIC;
  signal \sum_carry__5_n_1\ : STD_LOGIC;
  signal \sum_carry__5_n_2\ : STD_LOGIC;
  signal \sum_carry__5_n_3\ : STD_LOGIC;
  signal \sum_carry__5_n_4\ : STD_LOGIC;
  signal \sum_carry__5_n_5\ : STD_LOGIC;
  signal \sum_carry__5_n_6\ : STD_LOGIC;
  signal \sum_carry__5_n_7\ : STD_LOGIC;
  signal \sum_carry__6_n_0\ : STD_LOGIC;
  signal \sum_carry__6_n_1\ : STD_LOGIC;
  signal \sum_carry__6_n_2\ : STD_LOGIC;
  signal \sum_carry__6_n_3\ : STD_LOGIC;
  signal \sum_carry__6_n_4\ : STD_LOGIC;
  signal \sum_carry__6_n_5\ : STD_LOGIC;
  signal \sum_carry__6_n_6\ : STD_LOGIC;
  signal \sum_carry__6_n_7\ : STD_LOGIC;
  signal \sum_carry__7_n_0\ : STD_LOGIC;
  signal \sum_carry__7_n_1\ : STD_LOGIC;
  signal \sum_carry__7_n_2\ : STD_LOGIC;
  signal \sum_carry__7_n_3\ : STD_LOGIC;
  signal \sum_carry__7_n_4\ : STD_LOGIC;
  signal \sum_carry__7_n_5\ : STD_LOGIC;
  signal \sum_carry__7_n_6\ : STD_LOGIC;
  signal \sum_carry__7_n_7\ : STD_LOGIC;
  signal \sum_carry__8_n_0\ : STD_LOGIC;
  signal \sum_carry__8_n_1\ : STD_LOGIC;
  signal \sum_carry__8_n_2\ : STD_LOGIC;
  signal \sum_carry__8_n_3\ : STD_LOGIC;
  signal \sum_carry__8_n_4\ : STD_LOGIC;
  signal \sum_carry__8_n_5\ : STD_LOGIC;
  signal \sum_carry__8_n_6\ : STD_LOGIC;
  signal \sum_carry__8_n_7\ : STD_LOGIC;
  signal \sum_carry__9_n_0\ : STD_LOGIC;
  signal \sum_carry__9_n_1\ : STD_LOGIC;
  signal \sum_carry__9_n_2\ : STD_LOGIC;
  signal \sum_carry__9_n_3\ : STD_LOGIC;
  signal \sum_carry__9_n_4\ : STD_LOGIC;
  signal \sum_carry__9_n_5\ : STD_LOGIC;
  signal \sum_carry__9_n_6\ : STD_LOGIC;
  signal \sum_carry__9_n_7\ : STD_LOGIC;
  signal sum_carry_n_0 : STD_LOGIC;
  signal sum_carry_n_1 : STD_LOGIC;
  signal sum_carry_n_2 : STD_LOGIC;
  signal sum_carry_n_3 : STD_LOGIC;
  signal sum_carry_n_4 : STD_LOGIC;
  signal sum_carry_n_5 : STD_LOGIC;
  signal sum_carry_n_6 : STD_LOGIC;
  signal sum_carry_n_7 : STD_LOGIC;
  signal \NLW_sum_carry__25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_carry__25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[100].storage_reg[100][3]_srl4_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[101].storage_reg[101][3]_srl4_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[102].storage_reg[102][3]_srl4_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[103].storage_reg[103][3]_srl4_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[104].storage_reg[104][3]_srl4_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[86].storage_reg[86][3]_srl4_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[87].storage_reg[87][3]_srl4_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[88].storage_reg[88][3]_srl4_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[89].storage_reg[89][3]_srl4_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[90].storage_reg[90][3]_srl4_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[91].storage_reg[91][3]_srl4_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[92].storage_reg[92][3]_srl4_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[93].storage_reg[93][3]_srl4_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[94].storage_reg[94][3]_srl4_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[95].storage_reg[95][3]_srl4_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[96].storage_reg[96][3]_srl4_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[97].storage_reg[97][3]_srl4_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[98].storage_reg[98][3]_srl4_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \genblk2[0].shift_r[99].storage_reg[99][3]_srl4_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[66].storage_reg[66][3]_srl4_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[67].storage_reg[67][3]_srl4_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[68].storage_reg[68][3]_srl4_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[69].storage_reg[69][3]_srl4_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[70].storage_reg[70][3]_srl4_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[71].storage_reg[71][3]_srl4_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[72].storage_reg[72][3]_srl4_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[73].storage_reg[73][3]_srl4_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[74].storage_reg[74][3]_srl4_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[75].storage_reg[75][3]_srl4_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[76].storage_reg[76][3]_srl4_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[77].storage_reg[77][3]_srl4_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[78].storage_reg[78][3]_srl4_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[79].storage_reg[79][3]_srl4_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[80].storage_reg[80][3]_srl4_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[81].storage_reg[81][3]_srl4_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[82].storage_reg[82][3]_srl4_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[83].storage_reg[83][3]_srl4_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[84].storage_reg[84][3]_srl4_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \genblk2[1].shift_r[85].storage_reg[85][3]_srl4_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[46].storage_reg[46][3]_srl4_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[47].storage_reg[47][3]_srl4_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[48].storage_reg[48][3]_srl4_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[49].storage_reg[49][3]_srl4_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[50].storage_reg[50][3]_srl4_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[51].storage_reg[51][3]_srl4_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[52].storage_reg[52][3]_srl4_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[53].storage_reg[53][3]_srl4_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[54].storage_reg[54][3]_srl4_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[55].storage_reg[55][3]_srl4_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[56].storage_reg[56][3]_srl4_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[57].storage_reg[57][3]_srl4_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[58].storage_reg[58][3]_srl4_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[59].storage_reg[59][3]_srl4_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[60].storage_reg[60][3]_srl4_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[61].storage_reg[61][3]_srl4_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[62].storage_reg[62][3]_srl4_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[63].storage_reg[63][3]_srl4_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[64].storage_reg[64][3]_srl4_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \genblk2[2].shift_r[65].storage_reg[65][3]_srl4_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[26].storage_reg[26][3]_srl4_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[27].storage_reg[27][3]_srl4_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[28].storage_reg[28][3]_srl4_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[29].storage_reg[29][3]_srl4_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[30].storage_reg[30][3]_srl4_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[31].storage_reg[31][3]_srl4_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[32].storage_reg[32][3]_srl4_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[33].storage_reg[33][3]_srl4_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[34].storage_reg[34][3]_srl4_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[35].storage_reg[35][3]_srl4_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[36].storage_reg[36][3]_srl4_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[37].storage_reg[37][3]_srl4_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[38].storage_reg[38][3]_srl4_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[39].storage_reg[39][3]_srl4_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[40].storage_reg[40][3]_srl4_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[41].storage_reg[41][3]_srl4_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[42].storage_reg[42][3]_srl4_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[43].storage_reg[43][3]_srl4_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[44].storage_reg[44][3]_srl4_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \genblk2[3].shift_r[45].storage_reg[45][3]_srl4_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[10].storage_reg[10][3]_srl4_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[11].storage_reg[11][3]_srl4_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[12].storage_reg[12][3]_srl4_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[13].storage_reg[13][3]_srl4_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[14].storage_reg[14][3]_srl4_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[15].storage_reg[15][3]_srl4_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[16].storage_reg[16][3]_srl4_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[17].storage_reg[17][3]_srl4_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[18].storage_reg[18][3]_srl4_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[19].storage_reg[19][3]_srl4_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[1].storage_reg[1][3]_srl4_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[20].storage_reg[20][3]_srl4_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[21].storage_reg[21][3]_srl4_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[22].storage_reg[22][3]_srl4_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[23].storage_reg[23][3]_srl4_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[24].storage_reg[24][3]_srl4_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[25].storage_reg[25][3]_srl4_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[2].storage_reg[2][3]_srl4_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[3].storage_reg[3][3]_srl4_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[4].storage_reg[4][3]_srl4_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[5].storage_reg[5][3]_srl4_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[6].storage_reg[6][3]_srl4_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[7].storage_reg[7][3]_srl4_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[8].storage_reg[8][3]_srl4_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \genblk2[4].shift_r[9].storage_reg[9][3]_srl4_i_1__0\ : label is "soft_lutpair102";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sum_carry : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__12\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__13\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__14\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__15\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__16\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__17\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__18\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__19\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__20\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__21\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__22\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__23\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__24\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__25\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_carry__9\ : label is 35;
begin
  E(0) <= \^e\(0);
  adc_valid_b_0(0) <= \^adc_valid_b_0\(0);
  adc_valid_b_1(0) <= \^adc_valid_b_1\(0);
  adc_valid_b_2(0) <= \^adc_valid_b_2\(0);
  adc_valid_b_3(0) <= \^adc_valid_b_3\(0);
  \data_stage[6]_12\(105 downto 0) <= \^data_stage[6]_12\(105 downto 0);
\diff_carry__0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(7),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(7),
      O => \genblk1[4].state_reg[7]_0\(3)
    );
\diff_carry__0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(6),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(6),
      O => \genblk1[4].state_reg[7]_0\(2)
    );
\diff_carry__0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(5),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(5),
      O => \genblk1[4].state_reg[7]_0\(1)
    );
\diff_carry__0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(4),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(4),
      O => \genblk1[4].state_reg[7]_0\(0)
    );
\diff_carry__10_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(47),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(47),
      O => \genblk1[2].state_reg[47]_0\(2)
    );
\diff_carry__10_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(45),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(45),
      O => \genblk1[2].state_reg[47]_0\(1)
    );
\diff_carry__10_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(44),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(44),
      O => \genblk1[2].state_reg[47]_0\(0)
    );
\diff_carry__11_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(51),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(51),
      O => \genblk1[2].state_reg[51]_0\(3)
    );
\diff_carry__11_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(50),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(50),
      O => \genblk1[2].state_reg[51]_0\(2)
    );
\diff_carry__11_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(49),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(49),
      O => \genblk1[2].state_reg[51]_0\(1)
    );
\diff_carry__11_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(48),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(48),
      O => \genblk1[2].state_reg[51]_0\(0)
    );
\diff_carry__12_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(55),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(55),
      O => \genblk1[2].state_reg[55]_0\(3)
    );
\diff_carry__12_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(54),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(54),
      O => \genblk1[2].state_reg[55]_0\(2)
    );
\diff_carry__12_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(53),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(53),
      O => \genblk1[2].state_reg[55]_0\(1)
    );
\diff_carry__12_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(52),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(52),
      O => \genblk1[2].state_reg[55]_0\(0)
    );
\diff_carry__13_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(59),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(59),
      O => \genblk1[2].state_reg[59]_0\(3)
    );
\diff_carry__13_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(58),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(58),
      O => \genblk1[2].state_reg[59]_0\(2)
    );
\diff_carry__13_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(57),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(57),
      O => \genblk1[2].state_reg[59]_0\(1)
    );
\diff_carry__13_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(56),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(56),
      O => \genblk1[2].state_reg[59]_0\(0)
    );
\diff_carry__14_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(63),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(63),
      O => \genblk1[2].state_reg[63]_0\(3)
    );
\diff_carry__14_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(62),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(62),
      O => \genblk1[2].state_reg[63]_0\(2)
    );
\diff_carry__14_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(61),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(61),
      O => \genblk1[2].state_reg[63]_0\(1)
    );
\diff_carry__14_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(60),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(60),
      O => \genblk1[2].state_reg[63]_0\(0)
    );
\diff_carry__15_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(67),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(67),
      O => \genblk1[1].state_reg[67]_0\(2)
    );
\diff_carry__15_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(65),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(65),
      O => \genblk1[1].state_reg[67]_0\(1)
    );
\diff_carry__15_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(64),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(64),
      O => \genblk1[1].state_reg[67]_0\(0)
    );
\diff_carry__16_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(71),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(71),
      O => \genblk1[1].state_reg[71]_0\(3)
    );
\diff_carry__16_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(70),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(70),
      O => \genblk1[1].state_reg[71]_0\(2)
    );
\diff_carry__16_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(69),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(69),
      O => \genblk1[1].state_reg[71]_0\(1)
    );
\diff_carry__16_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(68),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(68),
      O => \genblk1[1].state_reg[71]_0\(0)
    );
\diff_carry__17_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(75),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(75),
      O => \genblk1[1].state_reg[75]_0\(3)
    );
\diff_carry__17_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(74),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(74),
      O => \genblk1[1].state_reg[75]_0\(2)
    );
\diff_carry__17_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(73),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(73),
      O => \genblk1[1].state_reg[75]_0\(1)
    );
\diff_carry__17_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(72),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(72),
      O => \genblk1[1].state_reg[75]_0\(0)
    );
\diff_carry__18_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(79),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(79),
      O => \genblk1[1].state_reg[79]_0\(3)
    );
\diff_carry__18_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(78),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(78),
      O => \genblk1[1].state_reg[79]_0\(2)
    );
\diff_carry__18_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(77),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(77),
      O => \genblk1[1].state_reg[79]_0\(1)
    );
\diff_carry__18_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(76),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(76),
      O => \genblk1[1].state_reg[79]_0\(0)
    );
\diff_carry__19_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(83),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(83),
      O => \genblk1[1].state_reg[83]_0\(3)
    );
\diff_carry__19_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(82),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(82),
      O => \genblk1[1].state_reg[83]_0\(2)
    );
\diff_carry__19_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(81),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(81),
      O => \genblk1[1].state_reg[83]_0\(1)
    );
\diff_carry__19_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(80),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(80),
      O => \genblk1[1].state_reg[83]_0\(0)
    );
\diff_carry__1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(11),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(11),
      O => \genblk1[4].state_reg[11]_0\(3)
    );
\diff_carry__1_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(10),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(10),
      O => \genblk1[4].state_reg[11]_0\(2)
    );
\diff_carry__1_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(9),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(9),
      O => \genblk1[4].state_reg[11]_0\(1)
    );
\diff_carry__1_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(8),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(8),
      O => \genblk1[4].state_reg[11]_0\(0)
    );
\diff_carry__20_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(87),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(87),
      O => \genblk1[0].state_reg[87]_0\(2)
    );
\diff_carry__20_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(85),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(85),
      O => \genblk1[0].state_reg[87]_0\(1)
    );
\diff_carry__20_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(84),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(84),
      O => \genblk1[0].state_reg[87]_0\(0)
    );
\diff_carry__21_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(91),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(91),
      O => \genblk1[0].state_reg[91]_0\(3)
    );
\diff_carry__21_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(90),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(90),
      O => \genblk1[0].state_reg[91]_0\(2)
    );
\diff_carry__21_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(89),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(89),
      O => \genblk1[0].state_reg[91]_0\(1)
    );
\diff_carry__21_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(88),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(88),
      O => \genblk1[0].state_reg[91]_0\(0)
    );
\diff_carry__22_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(95),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(95),
      O => \genblk1[0].state_reg[95]_0\(3)
    );
\diff_carry__22_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(94),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(94),
      O => \genblk1[0].state_reg[95]_0\(2)
    );
\diff_carry__22_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(93),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(93),
      O => \genblk1[0].state_reg[95]_0\(1)
    );
\diff_carry__22_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(92),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(92),
      O => \genblk1[0].state_reg[95]_0\(0)
    );
\diff_carry__23_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(99),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(99),
      O => \genblk1[0].state_reg[99]_0\(3)
    );
\diff_carry__23_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(98),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(98),
      O => \genblk1[0].state_reg[99]_0\(2)
    );
\diff_carry__23_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(97),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(97),
      O => \genblk1[0].state_reg[99]_0\(1)
    );
\diff_carry__23_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(96),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(96),
      O => \genblk1[0].state_reg[99]_0\(0)
    );
\diff_carry__24_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(103),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(103),
      O => \genblk1[0].state_reg[103]_0\(3)
    );
\diff_carry__24_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(102),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(102),
      O => \genblk1[0].state_reg[103]_0\(2)
    );
\diff_carry__24_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(101),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(101),
      O => \genblk1[0].state_reg[103]_0\(1)
    );
\diff_carry__24_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(100),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(100),
      O => \genblk1[0].state_reg[103]_0\(0)
    );
\diff_carry__25_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(104),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(104),
      O => \genblk1[0].state_reg[104]_0\(0)
    );
\diff_carry__2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(15),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(15),
      O => \genblk1[4].state_reg[15]_0\(3)
    );
\diff_carry__2_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(14),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(14),
      O => \genblk1[4].state_reg[15]_0\(2)
    );
\diff_carry__2_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(13),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(13),
      O => \genblk1[4].state_reg[15]_0\(1)
    );
\diff_carry__2_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(12),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(12),
      O => \genblk1[4].state_reg[15]_0\(0)
    );
\diff_carry__3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(19),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(19),
      O => \genblk1[4].state_reg[19]_0\(3)
    );
\diff_carry__3_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(18),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(18),
      O => \genblk1[4].state_reg[19]_0\(2)
    );
\diff_carry__3_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(17),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(17),
      O => \genblk1[4].state_reg[19]_0\(1)
    );
\diff_carry__3_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(16),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(16),
      O => \genblk1[4].state_reg[19]_0\(0)
    );
\diff_carry__4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(23),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(23),
      O => \genblk1[4].state_reg[23]_0\(3)
    );
\diff_carry__4_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(22),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(22),
      O => \genblk1[4].state_reg[23]_0\(2)
    );
\diff_carry__4_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(21),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(21),
      O => \genblk1[4].state_reg[23]_0\(1)
    );
\diff_carry__4_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(20),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(20),
      O => \genblk1[4].state_reg[23]_0\(0)
    );
\diff_carry__5_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(27),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(27),
      O => \genblk1[3].state_reg[27]_0\(2)
    );
\diff_carry__5_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(25),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(25),
      O => \genblk1[3].state_reg[27]_0\(1)
    );
\diff_carry__5_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(24),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(24),
      O => \genblk1[3].state_reg[27]_0\(0)
    );
\diff_carry__6_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(31),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(31),
      O => \genblk1[3].state_reg[31]_0\(3)
    );
\diff_carry__6_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(30),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(30),
      O => \genblk1[3].state_reg[31]_0\(2)
    );
\diff_carry__6_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(29),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(29),
      O => \genblk1[3].state_reg[31]_0\(1)
    );
\diff_carry__6_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(28),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(28),
      O => \genblk1[3].state_reg[31]_0\(0)
    );
\diff_carry__7_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(35),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(35),
      O => \genblk1[3].state_reg[35]_0\(3)
    );
\diff_carry__7_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(34),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(34),
      O => \genblk1[3].state_reg[35]_0\(2)
    );
\diff_carry__7_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(33),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(33),
      O => \genblk1[3].state_reg[35]_0\(1)
    );
\diff_carry__7_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(32),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(32),
      O => \genblk1[3].state_reg[35]_0\(0)
    );
\diff_carry__8_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(39),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(39),
      O => \genblk1[3].state_reg[39]_0\(3)
    );
\diff_carry__8_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(38),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(38),
      O => \genblk1[3].state_reg[39]_0\(2)
    );
\diff_carry__8_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(37),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(37),
      O => \genblk1[3].state_reg[39]_0\(1)
    );
\diff_carry__8_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(36),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(36),
      O => \genblk1[3].state_reg[39]_0\(0)
    );
\diff_carry__9_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(43),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(43),
      O => \genblk1[3].state_reg[43]_0\(3)
    );
\diff_carry__9_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(42),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(42),
      O => \genblk1[3].state_reg[43]_0\(2)
    );
\diff_carry__9_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(41),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(41),
      O => \genblk1[3].state_reg[43]_0\(1)
    );
\diff_carry__9_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(40),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(40),
      O => \genblk1[3].state_reg[43]_0\(0)
    );
\diff_carry_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(3),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(3),
      O => DI(3)
    );
\diff_carry_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(2),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(2),
      O => DI(2)
    );
\diff_carry_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(1),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(1),
      O => DI(1)
    );
\diff_carry_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(0),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(0),
      O => DI(0)
    );
\genblk1[0].state[105]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_valid_b,
      I1 => \genblk1[0].state_reg[105]_0\(4),
      O => \^adc_valid_b_0\(0)
    );
\genblk1[0].state_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__24_n_7\,
      Q => \^data_stage[6]_12\(100),
      R => '0'
    );
\genblk1[0].state_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__24_n_6\,
      Q => \^data_stage[6]_12\(101),
      R => '0'
    );
\genblk1[0].state_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__24_n_5\,
      Q => \^data_stage[6]_12\(102),
      R => '0'
    );
\genblk1[0].state_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__24_n_4\,
      Q => \^data_stage[6]_12\(103),
      R => '0'
    );
\genblk1[0].state_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__25_n_7\,
      Q => \^data_stage[6]_12\(104),
      R => '0'
    );
\genblk1[0].state_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__25_n_6\,
      Q => \^data_stage[6]_12\(105),
      R => '0'
    );
\genblk1[0].state_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__20_n_5\,
      Q => \^data_stage[6]_12\(86),
      R => '0'
    );
\genblk1[0].state_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__20_n_4\,
      Q => \^data_stage[6]_12\(87),
      R => '0'
    );
\genblk1[0].state_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__21_n_7\,
      Q => \^data_stage[6]_12\(88),
      R => '0'
    );
\genblk1[0].state_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__21_n_6\,
      Q => \^data_stage[6]_12\(89),
      R => '0'
    );
\genblk1[0].state_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__21_n_5\,
      Q => \^data_stage[6]_12\(90),
      R => '0'
    );
\genblk1[0].state_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__21_n_4\,
      Q => \^data_stage[6]_12\(91),
      R => '0'
    );
\genblk1[0].state_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__22_n_7\,
      Q => \^data_stage[6]_12\(92),
      R => '0'
    );
\genblk1[0].state_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__22_n_6\,
      Q => \^data_stage[6]_12\(93),
      R => '0'
    );
\genblk1[0].state_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__22_n_5\,
      Q => \^data_stage[6]_12\(94),
      R => '0'
    );
\genblk1[0].state_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__22_n_4\,
      Q => \^data_stage[6]_12\(95),
      R => '0'
    );
\genblk1[0].state_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__23_n_7\,
      Q => \^data_stage[6]_12\(96),
      R => '0'
    );
\genblk1[0].state_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__23_n_6\,
      Q => \^data_stage[6]_12\(97),
      R => '0'
    );
\genblk1[0].state_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__23_n_5\,
      Q => \^data_stage[6]_12\(98),
      R => '0'
    );
\genblk1[0].state_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_0\(0),
      D => \sum_carry__23_n_4\,
      Q => \^data_stage[6]_12\(99),
      R => '0'
    );
\genblk1[1].state[85]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_valid_b,
      I1 => \genblk1[0].state_reg[105]_0\(3),
      O => \^adc_valid_b_1\(0)
    );
\genblk1[1].state_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__15_n_5\,
      Q => \^data_stage[6]_12\(66),
      R => '0'
    );
\genblk1[1].state_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__15_n_4\,
      Q => \^data_stage[6]_12\(67),
      R => '0'
    );
\genblk1[1].state_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__16_n_7\,
      Q => \^data_stage[6]_12\(68),
      R => '0'
    );
\genblk1[1].state_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__16_n_6\,
      Q => \^data_stage[6]_12\(69),
      R => '0'
    );
\genblk1[1].state_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__16_n_5\,
      Q => \^data_stage[6]_12\(70),
      R => '0'
    );
\genblk1[1].state_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__16_n_4\,
      Q => \^data_stage[6]_12\(71),
      R => '0'
    );
\genblk1[1].state_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__17_n_7\,
      Q => \^data_stage[6]_12\(72),
      R => '0'
    );
\genblk1[1].state_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__17_n_6\,
      Q => \^data_stage[6]_12\(73),
      R => '0'
    );
\genblk1[1].state_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__17_n_5\,
      Q => \^data_stage[6]_12\(74),
      R => '0'
    );
\genblk1[1].state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__17_n_4\,
      Q => \^data_stage[6]_12\(75),
      R => '0'
    );
\genblk1[1].state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__18_n_7\,
      Q => \^data_stage[6]_12\(76),
      R => '0'
    );
\genblk1[1].state_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__18_n_6\,
      Q => \^data_stage[6]_12\(77),
      R => '0'
    );
\genblk1[1].state_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__18_n_5\,
      Q => \^data_stage[6]_12\(78),
      R => '0'
    );
\genblk1[1].state_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__18_n_4\,
      Q => \^data_stage[6]_12\(79),
      R => '0'
    );
\genblk1[1].state_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__19_n_7\,
      Q => \^data_stage[6]_12\(80),
      R => '0'
    );
\genblk1[1].state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__19_n_6\,
      Q => \^data_stage[6]_12\(81),
      R => '0'
    );
\genblk1[1].state_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__19_n_5\,
      Q => \^data_stage[6]_12\(82),
      R => '0'
    );
\genblk1[1].state_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__19_n_4\,
      Q => \^data_stage[6]_12\(83),
      R => '0'
    );
\genblk1[1].state_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__20_n_7\,
      Q => \^data_stage[6]_12\(84),
      R => '0'
    );
\genblk1[1].state_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_1\(0),
      D => \sum_carry__20_n_6\,
      Q => \^data_stage[6]_12\(85),
      R => '0'
    );
\genblk1[2].state[65]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_valid_b,
      I1 => \genblk1[0].state_reg[105]_0\(2),
      O => \^adc_valid_b_2\(0)
    );
\genblk1[2].state_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__10_n_5\,
      Q => \^data_stage[6]_12\(46),
      R => '0'
    );
\genblk1[2].state_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__10_n_4\,
      Q => \^data_stage[6]_12\(47),
      R => '0'
    );
\genblk1[2].state_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__11_n_7\,
      Q => \^data_stage[6]_12\(48),
      R => '0'
    );
\genblk1[2].state_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__11_n_6\,
      Q => \^data_stage[6]_12\(49),
      R => '0'
    );
\genblk1[2].state_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__11_n_5\,
      Q => \^data_stage[6]_12\(50),
      R => '0'
    );
\genblk1[2].state_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__11_n_4\,
      Q => \^data_stage[6]_12\(51),
      R => '0'
    );
\genblk1[2].state_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__12_n_7\,
      Q => \^data_stage[6]_12\(52),
      R => '0'
    );
\genblk1[2].state_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__12_n_6\,
      Q => \^data_stage[6]_12\(53),
      R => '0'
    );
\genblk1[2].state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__12_n_5\,
      Q => \^data_stage[6]_12\(54),
      R => '0'
    );
\genblk1[2].state_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__12_n_4\,
      Q => \^data_stage[6]_12\(55),
      R => '0'
    );
\genblk1[2].state_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__13_n_7\,
      Q => \^data_stage[6]_12\(56),
      R => '0'
    );
\genblk1[2].state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__13_n_6\,
      Q => \^data_stage[6]_12\(57),
      R => '0'
    );
\genblk1[2].state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__13_n_5\,
      Q => \^data_stage[6]_12\(58),
      R => '0'
    );
\genblk1[2].state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__13_n_4\,
      Q => \^data_stage[6]_12\(59),
      R => '0'
    );
\genblk1[2].state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__14_n_7\,
      Q => \^data_stage[6]_12\(60),
      R => '0'
    );
\genblk1[2].state_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__14_n_6\,
      Q => \^data_stage[6]_12\(61),
      R => '0'
    );
\genblk1[2].state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__14_n_5\,
      Q => \^data_stage[6]_12\(62),
      R => '0'
    );
\genblk1[2].state_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__14_n_4\,
      Q => \^data_stage[6]_12\(63),
      R => '0'
    );
\genblk1[2].state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__15_n_7\,
      Q => \^data_stage[6]_12\(64),
      R => '0'
    );
\genblk1[2].state_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_2\(0),
      D => \sum_carry__15_n_6\,
      Q => \^data_stage[6]_12\(65),
      R => '0'
    );
\genblk1[3].state[45]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_valid_b,
      I1 => \genblk1[0].state_reg[105]_0\(1),
      O => \^adc_valid_b_3\(0)
    );
\genblk1[3].state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__5_n_5\,
      Q => \^data_stage[6]_12\(26),
      R => '0'
    );
\genblk1[3].state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__5_n_4\,
      Q => \^data_stage[6]_12\(27),
      R => '0'
    );
\genblk1[3].state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__6_n_7\,
      Q => \^data_stage[6]_12\(28),
      R => '0'
    );
\genblk1[3].state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__6_n_6\,
      Q => \^data_stage[6]_12\(29),
      R => '0'
    );
\genblk1[3].state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__6_n_5\,
      Q => \^data_stage[6]_12\(30),
      R => '0'
    );
\genblk1[3].state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__6_n_4\,
      Q => \^data_stage[6]_12\(31),
      R => '0'
    );
\genblk1[3].state_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__7_n_7\,
      Q => \^data_stage[6]_12\(32),
      R => '0'
    );
\genblk1[3].state_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__7_n_6\,
      Q => \^data_stage[6]_12\(33),
      R => '0'
    );
\genblk1[3].state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__7_n_5\,
      Q => \^data_stage[6]_12\(34),
      R => '0'
    );
\genblk1[3].state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__7_n_4\,
      Q => \^data_stage[6]_12\(35),
      R => '0'
    );
\genblk1[3].state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__8_n_7\,
      Q => \^data_stage[6]_12\(36),
      R => '0'
    );
\genblk1[3].state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__8_n_6\,
      Q => \^data_stage[6]_12\(37),
      R => '0'
    );
\genblk1[3].state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__8_n_5\,
      Q => \^data_stage[6]_12\(38),
      R => '0'
    );
\genblk1[3].state_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__8_n_4\,
      Q => \^data_stage[6]_12\(39),
      R => '0'
    );
\genblk1[3].state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__9_n_7\,
      Q => \^data_stage[6]_12\(40),
      R => '0'
    );
\genblk1[3].state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__9_n_6\,
      Q => \^data_stage[6]_12\(41),
      R => '0'
    );
\genblk1[3].state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__9_n_5\,
      Q => \^data_stage[6]_12\(42),
      R => '0'
    );
\genblk1[3].state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__9_n_4\,
      Q => \^data_stage[6]_12\(43),
      R => '0'
    );
\genblk1[3].state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__10_n_7\,
      Q => \^data_stage[6]_12\(44),
      R => '0'
    );
\genblk1[3].state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^adc_valid_b_3\(0),
      D => \sum_carry__10_n_6\,
      Q => \^data_stage[6]_12\(45),
      R => '0'
    );
\genblk1[4].state[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_valid_b,
      I1 => \genblk1[0].state_reg[105]_0\(0),
      O => \^e\(0)
    );
\genblk1[4].state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => sum_carry_n_7,
      Q => \^data_stage[6]_12\(0),
      R => '0'
    );
\genblk1[4].state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__1_n_5\,
      Q => \^data_stage[6]_12\(10),
      R => '0'
    );
\genblk1[4].state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__1_n_4\,
      Q => \^data_stage[6]_12\(11),
      R => '0'
    );
\genblk1[4].state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__2_n_7\,
      Q => \^data_stage[6]_12\(12),
      R => '0'
    );
\genblk1[4].state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__2_n_6\,
      Q => \^data_stage[6]_12\(13),
      R => '0'
    );
\genblk1[4].state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__2_n_5\,
      Q => \^data_stage[6]_12\(14),
      R => '0'
    );
\genblk1[4].state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__2_n_4\,
      Q => \^data_stage[6]_12\(15),
      R => '0'
    );
\genblk1[4].state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__3_n_7\,
      Q => \^data_stage[6]_12\(16),
      R => '0'
    );
\genblk1[4].state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__3_n_6\,
      Q => \^data_stage[6]_12\(17),
      R => '0'
    );
\genblk1[4].state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__3_n_5\,
      Q => \^data_stage[6]_12\(18),
      R => '0'
    );
\genblk1[4].state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__3_n_4\,
      Q => \^data_stage[6]_12\(19),
      R => '0'
    );
\genblk1[4].state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => sum_carry_n_6,
      Q => \^data_stage[6]_12\(1),
      R => '0'
    );
\genblk1[4].state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__4_n_7\,
      Q => \^data_stage[6]_12\(20),
      R => '0'
    );
\genblk1[4].state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__4_n_6\,
      Q => \^data_stage[6]_12\(21),
      R => '0'
    );
\genblk1[4].state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__4_n_5\,
      Q => \^data_stage[6]_12\(22),
      R => '0'
    );
\genblk1[4].state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__4_n_4\,
      Q => \^data_stage[6]_12\(23),
      R => '0'
    );
\genblk1[4].state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__5_n_7\,
      Q => \^data_stage[6]_12\(24),
      R => '0'
    );
\genblk1[4].state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__5_n_6\,
      Q => \^data_stage[6]_12\(25),
      R => '0'
    );
\genblk1[4].state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => sum_carry_n_5,
      Q => \^data_stage[6]_12\(2),
      R => '0'
    );
\genblk1[4].state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => sum_carry_n_4,
      Q => \^data_stage[6]_12\(3),
      R => '0'
    );
\genblk1[4].state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__0_n_7\,
      Q => \^data_stage[6]_12\(4),
      R => '0'
    );
\genblk1[4].state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__0_n_6\,
      Q => \^data_stage[6]_12\(5),
      R => '0'
    );
\genblk1[4].state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__0_n_5\,
      Q => \^data_stage[6]_12\(6),
      R => '0'
    );
\genblk1[4].state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__0_n_4\,
      Q => \^data_stage[6]_12\(7),
      R => '0'
    );
\genblk1[4].state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__1_n_7\,
      Q => \^data_stage[6]_12\(8),
      R => '0'
    );
\genblk1[4].state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => \^e\(0),
      D => \sum_carry__1_n_6\,
      Q => \^data_stage[6]_12\(9),
      R => '0'
    );
\genblk2[0].shift_r[100].storage_reg[100][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(100),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(100),
      O => data_in_seq(100)
    );
\genblk2[0].shift_r[101].storage_reg[101][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(101),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(101),
      O => data_in_seq(101)
    );
\genblk2[0].shift_r[102].storage_reg[102][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(102),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(102),
      O => data_in_seq(102)
    );
\genblk2[0].shift_r[103].storage_reg[103][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(103),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(103),
      O => data_in_seq(103)
    );
\genblk2[0].shift_r[104].storage_reg[104][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(104),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(104),
      O => data_in_seq(104)
    );
\genblk2[0].shift_r[86].storage_reg[86][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(86),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(86),
      O => data_in_seq(86)
    );
\genblk2[0].shift_r[87].storage_reg[87][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(87),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(87),
      O => data_in_seq(87)
    );
\genblk2[0].shift_r[88].storage_reg[88][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(88),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(88),
      O => data_in_seq(88)
    );
\genblk2[0].shift_r[89].storage_reg[89][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(89),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(89),
      O => data_in_seq(89)
    );
\genblk2[0].shift_r[90].storage_reg[90][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(90),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(90),
      O => data_in_seq(90)
    );
\genblk2[0].shift_r[91].storage_reg[91][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(91),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(91),
      O => data_in_seq(91)
    );
\genblk2[0].shift_r[92].storage_reg[92][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(92),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(92),
      O => data_in_seq(92)
    );
\genblk2[0].shift_r[93].storage_reg[93][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(93),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(93),
      O => data_in_seq(93)
    );
\genblk2[0].shift_r[94].storage_reg[94][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(94),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(94),
      O => data_in_seq(94)
    );
\genblk2[0].shift_r[95].storage_reg[95][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(95),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(95),
      O => data_in_seq(95)
    );
\genblk2[0].shift_r[96].storage_reg[96][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(96),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(96),
      O => data_in_seq(96)
    );
\genblk2[0].shift_r[97].storage_reg[97][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(97),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(97),
      O => data_in_seq(97)
    );
\genblk2[0].shift_r[98].storage_reg[98][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(98),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(98),
      O => data_in_seq(98)
    );
\genblk2[0].shift_r[99].storage_reg[99][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(99),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(99),
      O => data_in_seq(99)
    );
\genblk2[1].shift_r[66].storage_reg[66][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(66),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(66),
      O => data_in_seq(66)
    );
\genblk2[1].shift_r[67].storage_reg[67][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(67),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(67),
      O => data_in_seq(67)
    );
\genblk2[1].shift_r[68].storage_reg[68][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(68),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(68),
      O => data_in_seq(68)
    );
\genblk2[1].shift_r[69].storage_reg[69][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(69),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(69),
      O => data_in_seq(69)
    );
\genblk2[1].shift_r[70].storage_reg[70][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(70),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(70),
      O => data_in_seq(70)
    );
\genblk2[1].shift_r[71].storage_reg[71][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(71),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(71),
      O => data_in_seq(71)
    );
\genblk2[1].shift_r[72].storage_reg[72][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(72),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(72),
      O => data_in_seq(72)
    );
\genblk2[1].shift_r[73].storage_reg[73][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(73),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(73),
      O => data_in_seq(73)
    );
\genblk2[1].shift_r[74].storage_reg[74][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(74),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(74),
      O => data_in_seq(74)
    );
\genblk2[1].shift_r[75].storage_reg[75][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(75),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(75),
      O => data_in_seq(75)
    );
\genblk2[1].shift_r[76].storage_reg[76][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(76),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(76),
      O => data_in_seq(76)
    );
\genblk2[1].shift_r[77].storage_reg[77][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(77),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(77),
      O => data_in_seq(77)
    );
\genblk2[1].shift_r[78].storage_reg[78][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(78),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(78),
      O => data_in_seq(78)
    );
\genblk2[1].shift_r[79].storage_reg[79][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(79),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(79),
      O => data_in_seq(79)
    );
\genblk2[1].shift_r[80].storage_reg[80][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(80),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(80),
      O => data_in_seq(80)
    );
\genblk2[1].shift_r[81].storage_reg[81][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(81),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(81),
      O => data_in_seq(81)
    );
\genblk2[1].shift_r[82].storage_reg[82][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(82),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(82),
      O => data_in_seq(82)
    );
\genblk2[1].shift_r[83].storage_reg[83][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(83),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(83),
      O => data_in_seq(83)
    );
\genblk2[1].shift_r[84].storage_reg[84][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(84),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(84),
      O => data_in_seq(84)
    );
\genblk2[1].shift_r[85].storage_reg[85][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(85),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(85),
      O => data_in_seq(85)
    );
\genblk2[2].shift_r[46].storage_reg[46][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(46),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(46),
      O => data_in_seq(46)
    );
\genblk2[2].shift_r[47].storage_reg[47][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(47),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(47),
      O => data_in_seq(47)
    );
\genblk2[2].shift_r[48].storage_reg[48][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(48),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(48),
      O => data_in_seq(48)
    );
\genblk2[2].shift_r[49].storage_reg[49][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(49),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(49),
      O => data_in_seq(49)
    );
\genblk2[2].shift_r[50].storage_reg[50][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(50),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(50),
      O => data_in_seq(50)
    );
\genblk2[2].shift_r[51].storage_reg[51][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(51),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(51),
      O => data_in_seq(51)
    );
\genblk2[2].shift_r[52].storage_reg[52][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(52),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(52),
      O => data_in_seq(52)
    );
\genblk2[2].shift_r[53].storage_reg[53][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(53),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(53),
      O => data_in_seq(53)
    );
\genblk2[2].shift_r[54].storage_reg[54][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(54),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(54),
      O => data_in_seq(54)
    );
\genblk2[2].shift_r[55].storage_reg[55][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(55),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(55),
      O => data_in_seq(55)
    );
\genblk2[2].shift_r[56].storage_reg[56][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(56),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(56),
      O => data_in_seq(56)
    );
\genblk2[2].shift_r[57].storage_reg[57][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(57),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(57),
      O => data_in_seq(57)
    );
\genblk2[2].shift_r[58].storage_reg[58][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(58),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(58),
      O => data_in_seq(58)
    );
\genblk2[2].shift_r[59].storage_reg[59][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(59),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(59),
      O => data_in_seq(59)
    );
\genblk2[2].shift_r[60].storage_reg[60][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(60),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(60),
      O => data_in_seq(60)
    );
\genblk2[2].shift_r[61].storage_reg[61][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(61),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(61),
      O => data_in_seq(61)
    );
\genblk2[2].shift_r[62].storage_reg[62][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(62),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(62),
      O => data_in_seq(62)
    );
\genblk2[2].shift_r[63].storage_reg[63][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(63),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(63),
      O => data_in_seq(63)
    );
\genblk2[2].shift_r[64].storage_reg[64][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(64),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(64),
      O => data_in_seq(64)
    );
\genblk2[2].shift_r[65].storage_reg[65][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(65),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(65),
      O => data_in_seq(65)
    );
\genblk2[3].shift_r[26].storage_reg[26][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(26),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(26),
      O => data_in_seq(26)
    );
\genblk2[3].shift_r[27].storage_reg[27][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(27),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(27),
      O => data_in_seq(27)
    );
\genblk2[3].shift_r[28].storage_reg[28][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(28),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(28),
      O => data_in_seq(28)
    );
\genblk2[3].shift_r[29].storage_reg[29][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(29),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(29),
      O => data_in_seq(29)
    );
\genblk2[3].shift_r[30].storage_reg[30][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(30),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(30),
      O => data_in_seq(30)
    );
\genblk2[3].shift_r[31].storage_reg[31][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(31),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(31),
      O => data_in_seq(31)
    );
\genblk2[3].shift_r[32].storage_reg[32][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(32),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(32),
      O => data_in_seq(32)
    );
\genblk2[3].shift_r[33].storage_reg[33][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(33),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(33),
      O => data_in_seq(33)
    );
\genblk2[3].shift_r[34].storage_reg[34][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(34),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(34),
      O => data_in_seq(34)
    );
\genblk2[3].shift_r[35].storage_reg[35][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(35),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(35),
      O => data_in_seq(35)
    );
\genblk2[3].shift_r[36].storage_reg[36][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(36),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(36),
      O => data_in_seq(36)
    );
\genblk2[3].shift_r[37].storage_reg[37][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(37),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(37),
      O => data_in_seq(37)
    );
\genblk2[3].shift_r[38].storage_reg[38][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(38),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(38),
      O => data_in_seq(38)
    );
\genblk2[3].shift_r[39].storage_reg[39][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(39),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(39),
      O => data_in_seq(39)
    );
\genblk2[3].shift_r[40].storage_reg[40][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(40),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(40),
      O => data_in_seq(40)
    );
\genblk2[3].shift_r[41].storage_reg[41][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(41),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(41),
      O => data_in_seq(41)
    );
\genblk2[3].shift_r[42].storage_reg[42][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(42),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(42),
      O => data_in_seq(42)
    );
\genblk2[3].shift_r[43].storage_reg[43][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(43),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(43),
      O => data_in_seq(43)
    );
\genblk2[3].shift_r[44].storage_reg[44][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(44),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(44),
      O => data_in_seq(44)
    );
\genblk2[3].shift_r[45].storage_reg[45][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(45),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(45),
      O => data_in_seq(45)
    );
\genblk2[4].shift_r[0].storage_reg[0][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(0),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(0),
      O => data_in_seq(0)
    );
\genblk2[4].shift_r[10].storage_reg[10][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(10),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(10),
      O => data_in_seq(10)
    );
\genblk2[4].shift_r[11].storage_reg[11][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(11),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(11),
      O => data_in_seq(11)
    );
\genblk2[4].shift_r[12].storage_reg[12][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(12),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(12),
      O => data_in_seq(12)
    );
\genblk2[4].shift_r[13].storage_reg[13][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(13),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(13),
      O => data_in_seq(13)
    );
\genblk2[4].shift_r[14].storage_reg[14][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(14),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(14),
      O => data_in_seq(14)
    );
\genblk2[4].shift_r[15].storage_reg[15][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(15),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(15),
      O => data_in_seq(15)
    );
\genblk2[4].shift_r[16].storage_reg[16][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(16),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(16),
      O => data_in_seq(16)
    );
\genblk2[4].shift_r[17].storage_reg[17][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(17),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(17),
      O => data_in_seq(17)
    );
\genblk2[4].shift_r[18].storage_reg[18][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(18),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(18),
      O => data_in_seq(18)
    );
\genblk2[4].shift_r[19].storage_reg[19][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(19),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(19),
      O => data_in_seq(19)
    );
\genblk2[4].shift_r[1].storage_reg[1][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(1),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(1),
      O => data_in_seq(1)
    );
\genblk2[4].shift_r[20].storage_reg[20][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(20),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(20),
      O => data_in_seq(20)
    );
\genblk2[4].shift_r[21].storage_reg[21][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(21),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(21),
      O => data_in_seq(21)
    );
\genblk2[4].shift_r[22].storage_reg[22][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(22),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(22),
      O => data_in_seq(22)
    );
\genblk2[4].shift_r[23].storage_reg[23][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(23),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(23),
      O => data_in_seq(23)
    );
\genblk2[4].shift_r[24].storage_reg[24][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(24),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(24),
      O => data_in_seq(24)
    );
\genblk2[4].shift_r[25].storage_reg[25][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(25),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(25),
      O => data_in_seq(25)
    );
\genblk2[4].shift_r[2].storage_reg[2][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(2),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(2),
      O => data_in_seq(2)
    );
\genblk2[4].shift_r[3].storage_reg[3][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(3),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(3),
      O => data_in_seq(3)
    );
\genblk2[4].shift_r[4].storage_reg[4][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(4),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(4),
      O => data_in_seq(4)
    );
\genblk2[4].shift_r[5].storage_reg[5][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(5),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(5),
      O => data_in_seq(5)
    );
\genblk2[4].shift_r[6].storage_reg[6][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(6),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(6),
      O => data_in_seq(6)
    );
\genblk2[4].shift_r[7].storage_reg[7][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(7),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(7),
      O => data_in_seq(7)
    );
\genblk2[4].shift_r[8].storage_reg[8][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(8),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(8),
      O => data_in_seq(8)
    );
\genblk2[4].shift_r[9].storage_reg[9][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_stage[6]_12\(9),
      I1 => ce_comb,
      I2 => \data_stage[11]_13\(9),
      O => data_in_seq(9)
    );
sum_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_carry_n_0,
      CO(2) => sum_carry_n_1,
      CO(1) => sum_carry_n_2,
      CO(0) => sum_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(3 downto 0),
      O(3) => sum_carry_n_4,
      O(2) => sum_carry_n_5,
      O(1) => sum_carry_n_6,
      O(0) => sum_carry_n_7,
      S(3 downto 0) => \genblk1[4].state_reg[3]_0\(3 downto 0)
    );
\sum_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_carry_n_0,
      CO(3) => \sum_carry__0_n_0\,
      CO(2) => \sum_carry__0_n_1\,
      CO(1) => \sum_carry__0_n_2\,
      CO(0) => \sum_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(7 downto 4),
      O(3) => \sum_carry__0_n_4\,
      O(2) => \sum_carry__0_n_5\,
      O(1) => \sum_carry__0_n_6\,
      O(0) => \sum_carry__0_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[7]_1\(3 downto 0)
    );
\sum_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__0_n_0\,
      CO(3) => \sum_carry__1_n_0\,
      CO(2) => \sum_carry__1_n_1\,
      CO(1) => \sum_carry__1_n_2\,
      CO(0) => \sum_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(11 downto 8),
      O(3) => \sum_carry__1_n_4\,
      O(2) => \sum_carry__1_n_5\,
      O(1) => \sum_carry__1_n_6\,
      O(0) => \sum_carry__1_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[11]_1\(3 downto 0)
    );
\sum_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__9_n_0\,
      CO(3) => \sum_carry__10_n_0\,
      CO(2) => \sum_carry__10_n_1\,
      CO(1) => \sum_carry__10_n_2\,
      CO(0) => \sum_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[5]_11\(45),
      DI(2) => sum00_out(1),
      DI(1 downto 0) => \data_stage[5]_11\(44 downto 43),
      O(3) => \sum_carry__10_n_4\,
      O(2) => \sum_carry__10_n_5\,
      O(1) => \sum_carry__10_n_6\,
      O(0) => \sum_carry__10_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[47]_1\(3 downto 0)
    );
\sum_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__10_n_0\,
      CO(3) => \sum_carry__11_n_0\,
      CO(2) => \sum_carry__11_n_1\,
      CO(1) => \sum_carry__11_n_2\,
      CO(0) => \sum_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(49 downto 46),
      O(3) => \sum_carry__11_n_4\,
      O(2) => \sum_carry__11_n_5\,
      O(1) => \sum_carry__11_n_6\,
      O(0) => \sum_carry__11_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[51]_1\(3 downto 0)
    );
\sum_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__11_n_0\,
      CO(3) => \sum_carry__12_n_0\,
      CO(2) => \sum_carry__12_n_1\,
      CO(1) => \sum_carry__12_n_2\,
      CO(0) => \sum_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(53 downto 50),
      O(3) => \sum_carry__12_n_4\,
      O(2) => \sum_carry__12_n_5\,
      O(1) => \sum_carry__12_n_6\,
      O(0) => \sum_carry__12_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[55]_1\(3 downto 0)
    );
\sum_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__12_n_0\,
      CO(3) => \sum_carry__13_n_0\,
      CO(2) => \sum_carry__13_n_1\,
      CO(1) => \sum_carry__13_n_2\,
      CO(0) => \sum_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(57 downto 54),
      O(3) => \sum_carry__13_n_4\,
      O(2) => \sum_carry__13_n_5\,
      O(1) => \sum_carry__13_n_6\,
      O(0) => \sum_carry__13_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[59]_1\(3 downto 0)
    );
\sum_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__13_n_0\,
      CO(3) => \sum_carry__14_n_0\,
      CO(2) => \sum_carry__14_n_1\,
      CO(1) => \sum_carry__14_n_2\,
      CO(0) => \sum_carry__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(61 downto 58),
      O(3) => \sum_carry__14_n_4\,
      O(2) => \sum_carry__14_n_5\,
      O(1) => \sum_carry__14_n_6\,
      O(0) => \sum_carry__14_n_7\,
      S(3 downto 0) => \genblk1[2].state_reg[63]_1\(3 downto 0)
    );
\sum_carry__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__14_n_0\,
      CO(3) => \sum_carry__15_n_0\,
      CO(2) => \sum_carry__15_n_1\,
      CO(1) => \sum_carry__15_n_2\,
      CO(0) => \sum_carry__15_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[5]_11\(64),
      DI(2) => sum00_out(2),
      DI(1 downto 0) => \data_stage[5]_11\(63 downto 62),
      O(3) => \sum_carry__15_n_4\,
      O(2) => \sum_carry__15_n_5\,
      O(1) => \sum_carry__15_n_6\,
      O(0) => \sum_carry__15_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[67]_1\(3 downto 0)
    );
\sum_carry__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__15_n_0\,
      CO(3) => \sum_carry__16_n_0\,
      CO(2) => \sum_carry__16_n_1\,
      CO(1) => \sum_carry__16_n_2\,
      CO(0) => \sum_carry__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(68 downto 65),
      O(3) => \sum_carry__16_n_4\,
      O(2) => \sum_carry__16_n_5\,
      O(1) => \sum_carry__16_n_6\,
      O(0) => \sum_carry__16_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[71]_1\(3 downto 0)
    );
\sum_carry__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__16_n_0\,
      CO(3) => \sum_carry__17_n_0\,
      CO(2) => \sum_carry__17_n_1\,
      CO(1) => \sum_carry__17_n_2\,
      CO(0) => \sum_carry__17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(72 downto 69),
      O(3) => \sum_carry__17_n_4\,
      O(2) => \sum_carry__17_n_5\,
      O(1) => \sum_carry__17_n_6\,
      O(0) => \sum_carry__17_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[75]_1\(3 downto 0)
    );
\sum_carry__18\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__17_n_0\,
      CO(3) => \sum_carry__18_n_0\,
      CO(2) => \sum_carry__18_n_1\,
      CO(1) => \sum_carry__18_n_2\,
      CO(0) => \sum_carry__18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(76 downto 73),
      O(3) => \sum_carry__18_n_4\,
      O(2) => \sum_carry__18_n_5\,
      O(1) => \sum_carry__18_n_6\,
      O(0) => \sum_carry__18_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[79]_1\(3 downto 0)
    );
\sum_carry__19\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__18_n_0\,
      CO(3) => \sum_carry__19_n_0\,
      CO(2) => \sum_carry__19_n_1\,
      CO(1) => \sum_carry__19_n_2\,
      CO(0) => \sum_carry__19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(80 downto 77),
      O(3) => \sum_carry__19_n_4\,
      O(2) => \sum_carry__19_n_5\,
      O(1) => \sum_carry__19_n_6\,
      O(0) => \sum_carry__19_n_7\,
      S(3 downto 0) => \genblk1[1].state_reg[83]_1\(3 downto 0)
    );
\sum_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__1_n_0\,
      CO(3) => \sum_carry__2_n_0\,
      CO(2) => \sum_carry__2_n_1\,
      CO(1) => \sum_carry__2_n_2\,
      CO(0) => \sum_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(15 downto 12),
      O(3) => \sum_carry__2_n_4\,
      O(2) => \sum_carry__2_n_5\,
      O(1) => \sum_carry__2_n_6\,
      O(0) => \sum_carry__2_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[15]_1\(3 downto 0)
    );
\sum_carry__20\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__19_n_0\,
      CO(3) => \sum_carry__20_n_0\,
      CO(2) => \sum_carry__20_n_1\,
      CO(1) => \sum_carry__20_n_2\,
      CO(0) => \sum_carry__20_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[5]_11\(83),
      DI(2) => sum00_out(3),
      DI(1 downto 0) => \data_stage[5]_11\(82 downto 81),
      O(3) => \sum_carry__20_n_4\,
      O(2) => \sum_carry__20_n_5\,
      O(1) => \sum_carry__20_n_6\,
      O(0) => \sum_carry__20_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[87]_1\(3 downto 0)
    );
\sum_carry__21\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__20_n_0\,
      CO(3) => \sum_carry__21_n_0\,
      CO(2) => \sum_carry__21_n_1\,
      CO(1) => \sum_carry__21_n_2\,
      CO(0) => \sum_carry__21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(87 downto 84),
      O(3) => \sum_carry__21_n_4\,
      O(2) => \sum_carry__21_n_5\,
      O(1) => \sum_carry__21_n_6\,
      O(0) => \sum_carry__21_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[91]_1\(3 downto 0)
    );
\sum_carry__22\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__21_n_0\,
      CO(3) => \sum_carry__22_n_0\,
      CO(2) => \sum_carry__22_n_1\,
      CO(1) => \sum_carry__22_n_2\,
      CO(0) => \sum_carry__22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(91 downto 88),
      O(3) => \sum_carry__22_n_4\,
      O(2) => \sum_carry__22_n_5\,
      O(1) => \sum_carry__22_n_6\,
      O(0) => \sum_carry__22_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[95]_1\(3 downto 0)
    );
\sum_carry__23\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__22_n_0\,
      CO(3) => \sum_carry__23_n_0\,
      CO(2) => \sum_carry__23_n_1\,
      CO(1) => \sum_carry__23_n_2\,
      CO(0) => \sum_carry__23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(95 downto 92),
      O(3) => \sum_carry__23_n_4\,
      O(2) => \sum_carry__23_n_5\,
      O(1) => \sum_carry__23_n_6\,
      O(0) => \sum_carry__23_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[99]_1\(3 downto 0)
    );
\sum_carry__24\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__23_n_0\,
      CO(3) => \sum_carry__24_n_0\,
      CO(2) => \sum_carry__24_n_1\,
      CO(1) => \sum_carry__24_n_2\,
      CO(0) => \sum_carry__24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(99 downto 96),
      O(3) => \sum_carry__24_n_4\,
      O(2) => \sum_carry__24_n_5\,
      O(1) => \sum_carry__24_n_6\,
      O(0) => \sum_carry__24_n_7\,
      S(3 downto 0) => \genblk1[0].state_reg[103]_1\(3 downto 0)
    );
\sum_carry__25\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__24_n_0\,
      CO(3 downto 1) => \NLW_sum_carry__25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_carry__25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_stage[5]_11\(100),
      O(3 downto 2) => \NLW_sum_carry__25_O_UNCONNECTED\(3 downto 2),
      O(1) => \sum_carry__25_n_6\,
      O(0) => \sum_carry__25_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => S(1 downto 0)
    );
\sum_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__2_n_0\,
      CO(3) => \sum_carry__3_n_0\,
      CO(2) => \sum_carry__3_n_1\,
      CO(1) => \sum_carry__3_n_2\,
      CO(0) => \sum_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(19 downto 16),
      O(3) => \sum_carry__3_n_4\,
      O(2) => \sum_carry__3_n_5\,
      O(1) => \sum_carry__3_n_6\,
      O(0) => \sum_carry__3_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[19]_1\(3 downto 0)
    );
\sum_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__3_n_0\,
      CO(3) => \sum_carry__4_n_0\,
      CO(2) => \sum_carry__4_n_1\,
      CO(1) => \sum_carry__4_n_2\,
      CO(0) => \sum_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(23 downto 20),
      O(3) => \sum_carry__4_n_4\,
      O(2) => \sum_carry__4_n_5\,
      O(1) => \sum_carry__4_n_6\,
      O(0) => \sum_carry__4_n_7\,
      S(3 downto 0) => \genblk1[4].state_reg[23]_1\(3 downto 0)
    );
\sum_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__4_n_0\,
      CO(3) => \sum_carry__5_n_0\,
      CO(2) => \sum_carry__5_n_1\,
      CO(1) => \sum_carry__5_n_2\,
      CO(0) => \sum_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \data_stage[5]_11\(26),
      DI(2) => sum00_out(0),
      DI(1 downto 0) => \data_stage[5]_11\(25 downto 24),
      O(3) => \sum_carry__5_n_4\,
      O(2) => \sum_carry__5_n_5\,
      O(1) => \sum_carry__5_n_6\,
      O(0) => \sum_carry__5_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[27]_1\(3 downto 0)
    );
\sum_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__5_n_0\,
      CO(3) => \sum_carry__6_n_0\,
      CO(2) => \sum_carry__6_n_1\,
      CO(1) => \sum_carry__6_n_2\,
      CO(0) => \sum_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(30 downto 27),
      O(3) => \sum_carry__6_n_4\,
      O(2) => \sum_carry__6_n_5\,
      O(1) => \sum_carry__6_n_6\,
      O(0) => \sum_carry__6_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[31]_1\(3 downto 0)
    );
\sum_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__6_n_0\,
      CO(3) => \sum_carry__7_n_0\,
      CO(2) => \sum_carry__7_n_1\,
      CO(1) => \sum_carry__7_n_2\,
      CO(0) => \sum_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(34 downto 31),
      O(3) => \sum_carry__7_n_4\,
      O(2) => \sum_carry__7_n_5\,
      O(1) => \sum_carry__7_n_6\,
      O(0) => \sum_carry__7_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[35]_1\(3 downto 0)
    );
\sum_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__7_n_0\,
      CO(3) => \sum_carry__8_n_0\,
      CO(2) => \sum_carry__8_n_1\,
      CO(1) => \sum_carry__8_n_2\,
      CO(0) => \sum_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(38 downto 35),
      O(3) => \sum_carry__8_n_4\,
      O(2) => \sum_carry__8_n_5\,
      O(1) => \sum_carry__8_n_6\,
      O(0) => \sum_carry__8_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[39]_1\(3 downto 0)
    );
\sum_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_carry__8_n_0\,
      CO(3) => \sum_carry__9_n_0\,
      CO(2) => \sum_carry__9_n_1\,
      CO(1) => \sum_carry__9_n_2\,
      CO(0) => \sum_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_stage[5]_11\(42 downto 39),
      O(3) => \sum_carry__9_n_4\,
      O(2) => \sum_carry__9_n_5\,
      O(1) => \sum_carry__9_n_6\,
      O(0) => \sum_carry__9_n_7\,
      S(3 downto 0) => \genblk1[3].state_reg[43]_1\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_fir_decim is
  port (
    phase : out STD_LOGIC;
    ce_out_reg_0 : out STD_LOGIC;
    adc_rst_0 : out STD_LOGIC;
    adc_dec_valid_a_filter : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \filter_out_reg[25]_0\ : out STD_LOGIC;
    \filter_out_reg[24]_0\ : out STD_LOGIC;
    \filter_out_reg[23]_0\ : out STD_LOGIC;
    \filter_out_reg[22]_0\ : out STD_LOGIC;
    adc_clk : in STD_LOGIC;
    storage0 : in STD_LOGIC;
    i_dsp_mac_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    storage1 : in STD_LOGIC;
    adc_rst : in STD_LOGIC;
    phase_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_valid_a : in STD_LOGIC;
    adc_data_a : in STD_LOGIC_VECTOR ( 11 downto 0 );
    adc_cic_valid_a : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_fir_decim : entity is "fir_decim";
end system_axi_adc_decimate_0_fir_decim;

architecture STRUCTURE of system_axi_adc_decimate_0_fir_decim is
  signal \_sum\ : STD_LOGIC_VECTOR ( 43 downto 18 );
  signal active : STD_LOGIC;
  signal active_d1 : STD_LOGIC;
  signal active_d2 : STD_LOGIC;
  signal active_i_1_n_0 : STD_LOGIC;
  signal adc_fir_data_a : STD_LOGIC_VECTOR ( 25 downto 11 );
  signal adc_fir_valid_a : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal data00 : STD_LOGIC;
  signal data10 : STD_LOGIC;
  signal \genblk1[0].storage0_reg[0][0]_srl4_i_2_n_0\ : STD_LOGIC;
  signal \genblk1[10].storage0_reg[10][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[10].storage1_reg[10][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[11].storage0_reg[11][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[11].storage1_reg[11][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[1].storage0_reg[1][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[1].storage1_reg[1][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[2].storage0_reg[2][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[2].storage1_reg[2][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[3].storage0_reg[3][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[3].storage1_reg[3][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[4].storage0_reg[4][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[4].storage1_reg[4][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[5].storage0_reg[5][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[5].storage1_reg[5][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[6].storage0_reg[6][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[6].storage1_reg[6][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[7].storage0_reg[7][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[7].storage1_reg[7][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[8].storage0_reg[8][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[8].storage1_reg[8][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[9].storage0_reg[9][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[9].storage1_reg[9][0]_srl4_n_0\ : STD_LOGIC;
  signal i_dsp_mac_i_1_n_0 : STD_LOGIC;
  signal i_dsp_mac_i_2_n_0 : STD_LOGIC;
  signal i_dsp_mac_i_3_n_0 : STD_LOGIC;
  signal i_dsp_mac_i_4_n_0 : STD_LOGIC;
  signal i_dsp_mac_i_5_n_0 : STD_LOGIC;
  signal i_dsp_mac_i_6_n_0 : STD_LOGIC;
  signal i_dsp_mac_i_7_n_0 : STD_LOGIC;
  signal \^phase\ : STD_LOGIC;
  signal ready : STD_LOGIC;
  signal ready0 : STD_LOGIC;
  signal NLW_i_dsp_mac_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_i_dsp_mac_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_i_dsp_mac_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_i_dsp_mac_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_i_dsp_mac_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_i_dsp_mac_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_i_dsp_mac_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_i_dsp_mac_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_i_dsp_mac_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_i_dsp_mac_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_i_dsp_mac_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of active_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \decimation_counter[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \decimation_counter[0]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_10\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_11\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_12\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_13\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_14\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_15\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_5\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_6\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_7\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_8\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_9\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \g_loop[0].p1_valid_reg_srl5_i_1\ : label is "soft_lutpair110";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \genblk1[0].storage0_reg[0][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[0].storage0_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \genblk1[0].storage0_reg[0][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[0].storage0_reg[0][0]_srl4 ";
  attribute SOFT_HLUTNM of \genblk1[0].storage0_reg[0][0]_srl4_i_2\ : label is "soft_lutpair122";
  attribute srl_bus_name of \genblk1[0].storage1_reg[0][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[0].storage1_reg[0] ";
  attribute srl_name of \genblk1[0].storage1_reg[0][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[0].storage1_reg[0][0]_srl4 ";
  attribute srl_bus_name of \genblk1[10].storage0_reg[10][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[10].storage0_reg[10] ";
  attribute srl_name of \genblk1[10].storage0_reg[10][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[10].storage0_reg[10][0]_srl4 ";
  attribute srl_bus_name of \genblk1[10].storage1_reg[10][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[10].storage1_reg[10] ";
  attribute srl_name of \genblk1[10].storage1_reg[10][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[10].storage1_reg[10][0]_srl4 ";
  attribute srl_bus_name of \genblk1[11].storage0_reg[11][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[11].storage0_reg[11] ";
  attribute srl_name of \genblk1[11].storage0_reg[11][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[11].storage0_reg[11][0]_srl4 ";
  attribute srl_bus_name of \genblk1[11].storage1_reg[11][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[11].storage1_reg[11] ";
  attribute srl_name of \genblk1[11].storage1_reg[11][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[11].storage1_reg[11][0]_srl4 ";
  attribute srl_bus_name of \genblk1[1].storage0_reg[1][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[1].storage0_reg[1] ";
  attribute srl_name of \genblk1[1].storage0_reg[1][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[1].storage0_reg[1][0]_srl4 ";
  attribute srl_bus_name of \genblk1[1].storage1_reg[1][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[1].storage1_reg[1] ";
  attribute srl_name of \genblk1[1].storage1_reg[1][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[1].storage1_reg[1][0]_srl4 ";
  attribute srl_bus_name of \genblk1[2].storage0_reg[2][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[2].storage0_reg[2] ";
  attribute srl_name of \genblk1[2].storage0_reg[2][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[2].storage0_reg[2][0]_srl4 ";
  attribute srl_bus_name of \genblk1[2].storage1_reg[2][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[2].storage1_reg[2] ";
  attribute srl_name of \genblk1[2].storage1_reg[2][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[2].storage1_reg[2][0]_srl4 ";
  attribute srl_bus_name of \genblk1[3].storage0_reg[3][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[3].storage0_reg[3] ";
  attribute srl_name of \genblk1[3].storage0_reg[3][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[3].storage0_reg[3][0]_srl4 ";
  attribute srl_bus_name of \genblk1[3].storage1_reg[3][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[3].storage1_reg[3] ";
  attribute srl_name of \genblk1[3].storage1_reg[3][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[3].storage1_reg[3][0]_srl4 ";
  attribute srl_bus_name of \genblk1[4].storage0_reg[4][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[4].storage0_reg[4] ";
  attribute srl_name of \genblk1[4].storage0_reg[4][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[4].storage0_reg[4][0]_srl4 ";
  attribute srl_bus_name of \genblk1[4].storage1_reg[4][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[4].storage1_reg[4] ";
  attribute srl_name of \genblk1[4].storage1_reg[4][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[4].storage1_reg[4][0]_srl4 ";
  attribute srl_bus_name of \genblk1[5].storage0_reg[5][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[5].storage0_reg[5] ";
  attribute srl_name of \genblk1[5].storage0_reg[5][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[5].storage0_reg[5][0]_srl4 ";
  attribute srl_bus_name of \genblk1[5].storage1_reg[5][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[5].storage1_reg[5] ";
  attribute srl_name of \genblk1[5].storage1_reg[5][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[5].storage1_reg[5][0]_srl4 ";
  attribute srl_bus_name of \genblk1[6].storage0_reg[6][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[6].storage0_reg[6] ";
  attribute srl_name of \genblk1[6].storage0_reg[6][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[6].storage0_reg[6][0]_srl4 ";
  attribute srl_bus_name of \genblk1[6].storage1_reg[6][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[6].storage1_reg[6] ";
  attribute srl_name of \genblk1[6].storage1_reg[6][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[6].storage1_reg[6][0]_srl4 ";
  attribute srl_bus_name of \genblk1[7].storage0_reg[7][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[7].storage0_reg[7] ";
  attribute srl_name of \genblk1[7].storage0_reg[7][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[7].storage0_reg[7][0]_srl4 ";
  attribute srl_bus_name of \genblk1[7].storage1_reg[7][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[7].storage1_reg[7] ";
  attribute srl_name of \genblk1[7].storage1_reg[7][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[7].storage1_reg[7][0]_srl4 ";
  attribute srl_bus_name of \genblk1[8].storage0_reg[8][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[8].storage0_reg[8] ";
  attribute srl_name of \genblk1[8].storage0_reg[8][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[8].storage0_reg[8][0]_srl4 ";
  attribute srl_bus_name of \genblk1[8].storage1_reg[8][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[8].storage1_reg[8] ";
  attribute srl_name of \genblk1[8].storage1_reg[8][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[8].storage1_reg[8][0]_srl4 ";
  attribute srl_bus_name of \genblk1[9].storage0_reg[9][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[9].storage0_reg[9] ";
  attribute srl_name of \genblk1[9].storage0_reg[9][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[9].storage0_reg[9][0]_srl4 ";
  attribute srl_bus_name of \genblk1[9].storage1_reg[9][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[9].storage1_reg[9] ";
  attribute srl_name of \genblk1[9].storage1_reg[9][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_a/genblk1[9].storage1_reg[9][0]_srl4 ";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_dsp_mac : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \p1_ddata[11]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \p1_ddata[12]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \p1_ddata[13]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \p1_ddata[15]_i_2\ : label is "soft_lutpair115";
begin
  phase <= \^phase\;
active_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => active,
      Q => active_d1,
      R => '0'
    );
active_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => active_d1,
      Q => active_d2,
      R => '0'
    );
active_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => active,
      I3 => \^phase\,
      I4 => adc_cic_valid_a,
      O => active_i_1_n_0
    );
active_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => active_i_1_n_0,
      Q => active,
      R => '0'
    );
ce_out_reg: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => '1',
      D => ready,
      Q => adc_fir_valid_a,
      R => adc_rst
    );
\count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => count(1),
      I1 => active,
      I2 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => count(0),
      I1 => active,
      I2 => count(1),
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => '0'
    );
\decimation_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => CO(0),
      I1 => adc_fir_valid_a,
      I2 => Q(0),
      I3 => adc_valid_a,
      I4 => adc_rst,
      O => ce_out_reg_0
    );
\decimation_counter[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_valid_a,
      I1 => Q(0),
      I2 => adc_valid_a,
      O => adc_dec_valid_a_filter
    );
\dsp_v5_1.DSP48_V5_1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_a(25),
      I1 => Q(0),
      I2 => adc_data_a(11),
      O => A(14)
    );
\dsp_v5_1.DSP48_V5_1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_a(16),
      I1 => Q(0),
      I2 => adc_data_a(5),
      O => A(5)
    );
\dsp_v5_1.DSP48_V5_1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_a(15),
      I1 => Q(0),
      I2 => adc_data_a(4),
      O => A(4)
    );
\dsp_v5_1.DSP48_V5_1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_a(14),
      I1 => Q(0),
      I2 => adc_data_a(3),
      O => A(3)
    );
\dsp_v5_1.DSP48_V5_1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_a(13),
      I1 => Q(0),
      I2 => adc_data_a(2),
      O => A(2)
    );
\dsp_v5_1.DSP48_V5_1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_a(12),
      I1 => Q(0),
      I2 => adc_data_a(1),
      O => A(1)
    );
\dsp_v5_1.DSP48_V5_1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_a(11),
      I1 => Q(0),
      I2 => adc_data_a(0),
      O => A(0)
    );
\dsp_v5_1.DSP48_V5_1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_a(24),
      I1 => Q(0),
      I2 => adc_data_a(11),
      O => A(13)
    );
\dsp_v5_1.DSP48_V5_1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_a(23),
      I1 => Q(0),
      I2 => adc_data_a(11),
      O => A(12)
    );
\dsp_v5_1.DSP48_V5_1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_a(22),
      I1 => Q(0),
      I2 => adc_data_a(11),
      O => A(11)
    );
\dsp_v5_1.DSP48_V5_1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_a(21),
      I1 => Q(0),
      I2 => adc_data_a(10),
      O => A(10)
    );
\dsp_v5_1.DSP48_V5_1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_a(20),
      I1 => Q(0),
      I2 => adc_data_a(9),
      O => A(9)
    );
\dsp_v5_1.DSP48_V5_1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_a(19),
      I1 => Q(0),
      I2 => adc_data_a(8),
      O => A(8)
    );
\dsp_v5_1.DSP48_V5_1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_a(18),
      I1 => Q(0),
      I2 => adc_data_a(7),
      O => A(7)
    );
\dsp_v5_1.DSP48_V5_1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_a(17),
      I1 => Q(0),
      I2 => adc_data_a(6),
      O => A(6)
    );
\filter_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(29),
      Q => adc_fir_data_a(11),
      R => '0'
    );
\filter_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(30),
      Q => adc_fir_data_a(12),
      R => '0'
    );
\filter_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(31),
      Q => adc_fir_data_a(13),
      R => '0'
    );
\filter_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(32),
      Q => adc_fir_data_a(14),
      R => '0'
    );
\filter_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(33),
      Q => adc_fir_data_a(15),
      R => '0'
    );
\filter_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(34),
      Q => adc_fir_data_a(16),
      R => '0'
    );
\filter_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(35),
      Q => adc_fir_data_a(17),
      R => '0'
    );
\filter_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(36),
      Q => adc_fir_data_a(18),
      R => '0'
    );
\filter_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(37),
      Q => adc_fir_data_a(19),
      R => '0'
    );
\filter_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(38),
      Q => adc_fir_data_a(20),
      R => '0'
    );
\filter_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(39),
      Q => adc_fir_data_a(21),
      R => '0'
    );
\filter_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(40),
      Q => adc_fir_data_a(22),
      R => '0'
    );
\filter_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(41),
      Q => adc_fir_data_a(23),
      R => '0'
    );
\filter_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(42),
      Q => adc_fir_data_a(24),
      R => '0'
    );
\filter_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(43),
      Q => adc_fir_data_a(25),
      R => '0'
    );
\g_loop[0].p1_valid_reg_srl5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => CO(0),
      I1 => adc_rst,
      I2 => adc_valid_a,
      I3 => Q(0),
      I4 => adc_fir_valid_a,
      O => adc_rst_0
    );
\genblk1[0].storage0_reg[0][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(0),
      Q => data00
    );
\genblk1[0].storage0_reg[0][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      O => \genblk1[0].storage0_reg[0][0]_srl4_i_2_n_0\
    );
\genblk1[0].storage1_reg[0][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(0),
      Q => data10
    );
\genblk1[10].storage0_reg[10][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(10),
      Q => \genblk1[10].storage0_reg[10][0]_srl4_n_0\
    );
\genblk1[10].storage1_reg[10][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(10),
      Q => \genblk1[10].storage1_reg[10][0]_srl4_n_0\
    );
\genblk1[11].storage0_reg[11][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(11),
      Q => \genblk1[11].storage0_reg[11][0]_srl4_n_0\
    );
\genblk1[11].storage1_reg[11][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(11),
      Q => \genblk1[11].storage1_reg[11][0]_srl4_n_0\
    );
\genblk1[1].storage0_reg[1][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(1),
      Q => \genblk1[1].storage0_reg[1][0]_srl4_n_0\
    );
\genblk1[1].storage1_reg[1][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(1),
      Q => \genblk1[1].storage1_reg[1][0]_srl4_n_0\
    );
\genblk1[2].storage0_reg[2][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(2),
      Q => \genblk1[2].storage0_reg[2][0]_srl4_n_0\
    );
\genblk1[2].storage1_reg[2][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(2),
      Q => \genblk1[2].storage1_reg[2][0]_srl4_n_0\
    );
\genblk1[3].storage0_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(3),
      Q => \genblk1[3].storage0_reg[3][0]_srl4_n_0\
    );
\genblk1[3].storage1_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(3),
      Q => \genblk1[3].storage1_reg[3][0]_srl4_n_0\
    );
\genblk1[4].storage0_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(4),
      Q => \genblk1[4].storage0_reg[4][0]_srl4_n_0\
    );
\genblk1[4].storage1_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(4),
      Q => \genblk1[4].storage1_reg[4][0]_srl4_n_0\
    );
\genblk1[5].storage0_reg[5][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(5),
      Q => \genblk1[5].storage0_reg[5][0]_srl4_n_0\
    );
\genblk1[5].storage1_reg[5][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(5),
      Q => \genblk1[5].storage1_reg[5][0]_srl4_n_0\
    );
\genblk1[6].storage0_reg[6][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(6),
      Q => \genblk1[6].storage0_reg[6][0]_srl4_n_0\
    );
\genblk1[6].storage1_reg[6][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(6),
      Q => \genblk1[6].storage1_reg[6][0]_srl4_n_0\
    );
\genblk1[7].storage0_reg[7][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(7),
      Q => \genblk1[7].storage0_reg[7][0]_srl4_n_0\
    );
\genblk1[7].storage1_reg[7][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(7),
      Q => \genblk1[7].storage1_reg[7][0]_srl4_n_0\
    );
\genblk1[8].storage0_reg[8][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(8),
      Q => \genblk1[8].storage0_reg[8][0]_srl4_n_0\
    );
\genblk1[8].storage1_reg[8][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(8),
      Q => \genblk1[8].storage1_reg[8][0]_srl4_n_0\
    );
\genblk1[9].storage0_reg[9][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(9),
      Q => \genblk1[9].storage0_reg[9][0]_srl4_n_0\
    );
\genblk1[9].storage1_reg[9][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(9),
      Q => \genblk1[9].storage1_reg[9][0]_srl4_n_0\
    );
i_dsp_mac: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => \genblk1[11].storage0_reg[11][0]_srl4_n_0\,
      A(23) => \genblk1[11].storage0_reg[11][0]_srl4_n_0\,
      A(22) => \genblk1[10].storage0_reg[10][0]_srl4_n_0\,
      A(21) => \genblk1[9].storage0_reg[9][0]_srl4_n_0\,
      A(20) => \genblk1[8].storage0_reg[8][0]_srl4_n_0\,
      A(19) => \genblk1[7].storage0_reg[7][0]_srl4_n_0\,
      A(18) => \genblk1[6].storage0_reg[6][0]_srl4_n_0\,
      A(17) => \genblk1[5].storage0_reg[5][0]_srl4_n_0\,
      A(16) => \genblk1[4].storage0_reg[4][0]_srl4_n_0\,
      A(15) => \genblk1[3].storage0_reg[3][0]_srl4_n_0\,
      A(14) => \genblk1[2].storage0_reg[2][0]_srl4_n_0\,
      A(13) => \genblk1[1].storage0_reg[1][0]_srl4_n_0\,
      A(12) => data00,
      A(11 downto 0) => B"000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_i_dsp_mac_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => i_dsp_mac_i_1_n_0,
      B(16) => i_dsp_mac_i_2_n_0,
      B(15) => i_dsp_mac_i_3_n_0,
      B(14) => '0',
      B(13) => i_dsp_mac_i_4_n_0,
      B(12) => i_dsp_mac_i_4_n_0,
      B(11) => i_dsp_mac_i_2_n_0,
      B(10) => i_dsp_mac_i_5_n_0,
      B(9) => i_dsp_mac_i_1_n_0,
      B(8) => i_dsp_mac_i_6_n_0,
      B(7) => i_dsp_mac_i_2_n_0,
      B(6) => i_dsp_mac_i_7_n_0,
      B(5 downto 0) => B"000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_i_dsp_mac_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_i_dsp_mac_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_i_dsp_mac_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => active,
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => active,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => active,
      CED => '0',
      CEINMODE => '0',
      CEM => active_d1,
      CEP => active_d2,
      CLK => adc_clk,
      D(24) => \genblk1[11].storage1_reg[11][0]_srl4_n_0\,
      D(23) => \genblk1[11].storage1_reg[11][0]_srl4_n_0\,
      D(22) => \genblk1[10].storage1_reg[10][0]_srl4_n_0\,
      D(21) => \genblk1[9].storage1_reg[9][0]_srl4_n_0\,
      D(20) => \genblk1[8].storage1_reg[8][0]_srl4_n_0\,
      D(19) => \genblk1[7].storage1_reg[7][0]_srl4_n_0\,
      D(18) => \genblk1[6].storage1_reg[6][0]_srl4_n_0\,
      D(17) => \genblk1[5].storage1_reg[5][0]_srl4_n_0\,
      D(16) => \genblk1[4].storage1_reg[4][0]_srl4_n_0\,
      D(15) => \genblk1[3].storage1_reg[3][0]_srl4_n_0\,
      D(14) => \genblk1[2].storage1_reg[2][0]_srl4_n_0\,
      D(13) => \genblk1[1].storage1_reg[1][0]_srl4_n_0\,
      D(12) => data10,
      D(11 downto 0) => B"000000000000",
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_i_dsp_mac_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => active_d2,
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_i_dsp_mac_OVERFLOW_UNCONNECTED,
      P(47 downto 44) => NLW_i_dsp_mac_P_UNCONNECTED(47 downto 44),
      P(43 downto 18) => \_sum\(43 downto 18),
      P(17 downto 0) => NLW_i_dsp_mac_P_UNCONNECTED(17 downto 0),
      PATTERNBDETECT => NLW_i_dsp_mac_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_i_dsp_mac_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_i_dsp_mac_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_i_dsp_mac_UNDERFLOW_UNCONNECTED
    );
i_dsp_mac_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      O => i_dsp_mac_i_1_n_0
    );
i_dsp_mac_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      O => i_dsp_mac_i_2_n_0
    );
i_dsp_mac_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      O => i_dsp_mac_i_3_n_0
    );
i_dsp_mac_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(1),
      O => i_dsp_mac_i_4_n_0
    );
i_dsp_mac_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      O => i_dsp_mac_i_5_n_0
    );
i_dsp_mac_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(0),
      O => i_dsp_mac_i_6_n_0
    );
i_dsp_mac_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      O => i_dsp_mac_i_7_n_0
    );
\p1_ddata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_fir_data_a(22),
      I1 => Q(0),
      O => \filter_out_reg[22]_0\
    );
\p1_ddata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_fir_data_a(23),
      I1 => Q(0),
      O => \filter_out_reg[23]_0\
    );
\p1_ddata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_fir_data_a(24),
      I1 => Q(0),
      O => \filter_out_reg[24]_0\
    );
\p1_ddata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_fir_data_a(25),
      I1 => Q(0),
      O => \filter_out_reg[25]_0\
    );
phase_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => phase_reg_0,
      Q => \^phase\,
      S => adc_rst
    );
ready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => active_d2,
      I1 => active_d1,
      O => ready0
    );
ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => ready0,
      Q => ready,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_fir_decim_1 is
  port (
    phase : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \filter_out_reg[25]_0\ : out STD_LOGIC;
    \filter_out_reg[24]_0\ : out STD_LOGIC;
    \filter_out_reg[23]_0\ : out STD_LOGIC;
    \filter_out_reg[22]_0\ : out STD_LOGIC;
    adc_clk : in STD_LOGIC;
    storage0 : in STD_LOGIC;
    i_dsp_mac_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    storage1 : in STD_LOGIC;
    adc_rst : in STD_LOGIC;
    phase_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_data_b : in STD_LOGIC_VECTOR ( 11 downto 0 );
    adc_cic_valid_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_fir_decim_1 : entity is "fir_decim";
end system_axi_adc_decimate_0_fir_decim_1;

architecture STRUCTURE of system_axi_adc_decimate_0_fir_decim_1 is
  signal \_sum\ : STD_LOGIC_VECTOR ( 43 downto 18 );
  signal active : STD_LOGIC;
  signal active_d1 : STD_LOGIC;
  signal active_d2 : STD_LOGIC;
  signal \active_i_1__0_n_0\ : STD_LOGIC;
  signal adc_fir_data_b : STD_LOGIC_VECTOR ( 25 downto 11 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal data00 : STD_LOGIC;
  signal data10 : STD_LOGIC;
  signal \genblk1[0].storage0_reg[0][0]_srl4_i_2__0_n_0\ : STD_LOGIC;
  signal \genblk1[10].storage0_reg[10][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[10].storage1_reg[10][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[11].storage0_reg[11][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[11].storage1_reg[11][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[1].storage0_reg[1][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[1].storage1_reg[1][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[2].storage0_reg[2][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[2].storage1_reg[2][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[3].storage0_reg[3][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[3].storage1_reg[3][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[4].storage0_reg[4][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[4].storage1_reg[4][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[5].storage0_reg[5][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[5].storage1_reg[5][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[6].storage0_reg[6][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[6].storage1_reg[6][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[7].storage0_reg[7][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[7].storage1_reg[7][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[8].storage0_reg[8][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[8].storage1_reg[8][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[9].storage0_reg[9][0]_srl4_n_0\ : STD_LOGIC;
  signal \genblk1[9].storage1_reg[9][0]_srl4_n_0\ : STD_LOGIC;
  signal \i_dsp_mac_i_1__0_n_0\ : STD_LOGIC;
  signal \i_dsp_mac_i_2__0_n_0\ : STD_LOGIC;
  signal i_dsp_mac_i_3_n_0 : STD_LOGIC;
  signal \i_dsp_mac_i_4__0_n_0\ : STD_LOGIC;
  signal i_dsp_mac_i_5_n_0 : STD_LOGIC;
  signal i_dsp_mac_i_6_n_0 : STD_LOGIC;
  signal i_dsp_mac_i_7_n_0 : STD_LOGIC;
  signal \^phase\ : STD_LOGIC;
  signal ready : STD_LOGIC;
  signal ready0 : STD_LOGIC;
  signal NLW_i_dsp_mac_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_i_dsp_mac_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_i_dsp_mac_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_i_dsp_mac_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_i_dsp_mac_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_i_dsp_mac_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_i_dsp_mac_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_i_dsp_mac_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_i_dsp_mac_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_i_dsp_mac_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_i_dsp_mac_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \active_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \count[0]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \count[1]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_10__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_11__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_12__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_13__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_14__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_2__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_3__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_4__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_5__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_6__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_7__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_8__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dsp_v5_1.DSP48_V5_1_i_9__0\ : label is "soft_lutpair130";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \genblk1[0].storage0_reg[0][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[0].storage0_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \genblk1[0].storage0_reg[0][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[0].storage0_reg[0][0]_srl4 ";
  attribute SOFT_HLUTNM of \genblk1[0].storage0_reg[0][0]_srl4_i_2__0\ : label is "soft_lutpair133";
  attribute srl_bus_name of \genblk1[0].storage1_reg[0][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[0].storage1_reg[0] ";
  attribute srl_name of \genblk1[0].storage1_reg[0][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[0].storage1_reg[0][0]_srl4 ";
  attribute srl_bus_name of \genblk1[10].storage0_reg[10][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[10].storage0_reg[10] ";
  attribute srl_name of \genblk1[10].storage0_reg[10][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[10].storage0_reg[10][0]_srl4 ";
  attribute srl_bus_name of \genblk1[10].storage1_reg[10][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[10].storage1_reg[10] ";
  attribute srl_name of \genblk1[10].storage1_reg[10][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[10].storage1_reg[10][0]_srl4 ";
  attribute srl_bus_name of \genblk1[11].storage0_reg[11][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[11].storage0_reg[11] ";
  attribute srl_name of \genblk1[11].storage0_reg[11][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[11].storage0_reg[11][0]_srl4 ";
  attribute srl_bus_name of \genblk1[11].storage1_reg[11][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[11].storage1_reg[11] ";
  attribute srl_name of \genblk1[11].storage1_reg[11][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[11].storage1_reg[11][0]_srl4 ";
  attribute srl_bus_name of \genblk1[1].storage0_reg[1][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[1].storage0_reg[1] ";
  attribute srl_name of \genblk1[1].storage0_reg[1][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[1].storage0_reg[1][0]_srl4 ";
  attribute srl_bus_name of \genblk1[1].storage1_reg[1][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[1].storage1_reg[1] ";
  attribute srl_name of \genblk1[1].storage1_reg[1][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[1].storage1_reg[1][0]_srl4 ";
  attribute srl_bus_name of \genblk1[2].storage0_reg[2][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[2].storage0_reg[2] ";
  attribute srl_name of \genblk1[2].storage0_reg[2][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[2].storage0_reg[2][0]_srl4 ";
  attribute srl_bus_name of \genblk1[2].storage1_reg[2][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[2].storage1_reg[2] ";
  attribute srl_name of \genblk1[2].storage1_reg[2][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[2].storage1_reg[2][0]_srl4 ";
  attribute srl_bus_name of \genblk1[3].storage0_reg[3][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[3].storage0_reg[3] ";
  attribute srl_name of \genblk1[3].storage0_reg[3][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[3].storage0_reg[3][0]_srl4 ";
  attribute srl_bus_name of \genblk1[3].storage1_reg[3][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[3].storage1_reg[3] ";
  attribute srl_name of \genblk1[3].storage1_reg[3][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[3].storage1_reg[3][0]_srl4 ";
  attribute srl_bus_name of \genblk1[4].storage0_reg[4][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[4].storage0_reg[4] ";
  attribute srl_name of \genblk1[4].storage0_reg[4][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[4].storage0_reg[4][0]_srl4 ";
  attribute srl_bus_name of \genblk1[4].storage1_reg[4][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[4].storage1_reg[4] ";
  attribute srl_name of \genblk1[4].storage1_reg[4][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[4].storage1_reg[4][0]_srl4 ";
  attribute srl_bus_name of \genblk1[5].storage0_reg[5][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[5].storage0_reg[5] ";
  attribute srl_name of \genblk1[5].storage0_reg[5][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[5].storage0_reg[5][0]_srl4 ";
  attribute srl_bus_name of \genblk1[5].storage1_reg[5][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[5].storage1_reg[5] ";
  attribute srl_name of \genblk1[5].storage1_reg[5][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[5].storage1_reg[5][0]_srl4 ";
  attribute srl_bus_name of \genblk1[6].storage0_reg[6][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[6].storage0_reg[6] ";
  attribute srl_name of \genblk1[6].storage0_reg[6][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[6].storage0_reg[6][0]_srl4 ";
  attribute srl_bus_name of \genblk1[6].storage1_reg[6][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[6].storage1_reg[6] ";
  attribute srl_name of \genblk1[6].storage1_reg[6][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[6].storage1_reg[6][0]_srl4 ";
  attribute srl_bus_name of \genblk1[7].storage0_reg[7][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[7].storage0_reg[7] ";
  attribute srl_name of \genblk1[7].storage0_reg[7][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[7].storage0_reg[7][0]_srl4 ";
  attribute srl_bus_name of \genblk1[7].storage1_reg[7][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[7].storage1_reg[7] ";
  attribute srl_name of \genblk1[7].storage1_reg[7][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[7].storage1_reg[7][0]_srl4 ";
  attribute srl_bus_name of \genblk1[8].storage0_reg[8][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[8].storage0_reg[8] ";
  attribute srl_name of \genblk1[8].storage0_reg[8][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[8].storage0_reg[8][0]_srl4 ";
  attribute srl_bus_name of \genblk1[8].storage1_reg[8][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[8].storage1_reg[8] ";
  attribute srl_name of \genblk1[8].storage1_reg[8][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[8].storage1_reg[8][0]_srl4 ";
  attribute srl_bus_name of \genblk1[9].storage0_reg[9][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[9].storage0_reg[9] ";
  attribute srl_name of \genblk1[9].storage0_reg[9][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[9].storage0_reg[9][0]_srl4 ";
  attribute srl_bus_name of \genblk1[9].storage1_reg[9][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[9].storage1_reg[9] ";
  attribute srl_name of \genblk1[9].storage1_reg[9][0]_srl4\ : label is "inst/\axi_adc_decimate_filter/fir_decimation_b/genblk1[9].storage1_reg[9][0]_srl4 ";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_dsp_mac : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \p1_ddata[11]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \p1_ddata[12]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \p1_ddata[13]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \p1_ddata[15]_i_2__0\ : label is "soft_lutpair127";
begin
  phase <= \^phase\;
active_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => active,
      Q => active_d1,
      R => '0'
    );
active_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => active_d1,
      Q => active_d2,
      R => '0'
    );
\active_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => active,
      I3 => \^phase\,
      I4 => adc_cic_valid_b,
      O => \active_i_1__0_n_0\
    );
active_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \active_i_1__0_n_0\,
      Q => active,
      R => '0'
    );
\count[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => count(1),
      I1 => active,
      I2 => count(0),
      O => \count[0]_i_1__0_n_0\
    );
\count[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => count(0),
      I1 => active,
      I2 => count(1),
      O => \count[1]_i_1__0_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \count[0]_i_1__0_n_0\,
      Q => count(0),
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \count[1]_i_1__0_n_0\,
      Q => count(1),
      R => '0'
    );
\dsp_v5_1.DSP48_V5_1_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_b(16),
      I1 => Q(0),
      I2 => adc_data_b(5),
      O => A(5)
    );
\dsp_v5_1.DSP48_V5_1_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_b(15),
      I1 => Q(0),
      I2 => adc_data_b(4),
      O => A(4)
    );
\dsp_v5_1.DSP48_V5_1_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_b(14),
      I1 => Q(0),
      I2 => adc_data_b(3),
      O => A(3)
    );
\dsp_v5_1.DSP48_V5_1_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_b(13),
      I1 => Q(0),
      I2 => adc_data_b(2),
      O => A(2)
    );
\dsp_v5_1.DSP48_V5_1_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_b(12),
      I1 => Q(0),
      I2 => adc_data_b(1),
      O => A(1)
    );
\dsp_v5_1.DSP48_V5_1_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_b(11),
      I1 => Q(0),
      I2 => adc_data_b(0),
      O => A(0)
    );
\dsp_v5_1.DSP48_V5_1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_b(25),
      I1 => Q(0),
      I2 => adc_data_b(11),
      O => A(14)
    );
\dsp_v5_1.DSP48_V5_1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_b(24),
      I1 => Q(0),
      I2 => adc_data_b(11),
      O => A(13)
    );
\dsp_v5_1.DSP48_V5_1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_b(23),
      I1 => Q(0),
      I2 => adc_data_b(11),
      O => A(12)
    );
\dsp_v5_1.DSP48_V5_1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_b(22),
      I1 => Q(0),
      I2 => adc_data_b(11),
      O => A(11)
    );
\dsp_v5_1.DSP48_V5_1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_b(21),
      I1 => Q(0),
      I2 => adc_data_b(10),
      O => A(10)
    );
\dsp_v5_1.DSP48_V5_1_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_b(20),
      I1 => Q(0),
      I2 => adc_data_b(9),
      O => A(9)
    );
\dsp_v5_1.DSP48_V5_1_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_b(19),
      I1 => Q(0),
      I2 => adc_data_b(8),
      O => A(8)
    );
\dsp_v5_1.DSP48_V5_1_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_b(18),
      I1 => Q(0),
      I2 => adc_data_b(7),
      O => A(7)
    );
\dsp_v5_1.DSP48_V5_1_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_fir_data_b(17),
      I1 => Q(0),
      I2 => adc_data_b(6),
      O => A(6)
    );
\filter_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(29),
      Q => adc_fir_data_b(11),
      R => '0'
    );
\filter_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(30),
      Q => adc_fir_data_b(12),
      R => '0'
    );
\filter_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(31),
      Q => adc_fir_data_b(13),
      R => '0'
    );
\filter_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(32),
      Q => adc_fir_data_b(14),
      R => '0'
    );
\filter_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(33),
      Q => adc_fir_data_b(15),
      R => '0'
    );
\filter_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(34),
      Q => adc_fir_data_b(16),
      R => '0'
    );
\filter_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(35),
      Q => adc_fir_data_b(17),
      R => '0'
    );
\filter_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(36),
      Q => adc_fir_data_b(18),
      R => '0'
    );
\filter_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(37),
      Q => adc_fir_data_b(19),
      R => '0'
    );
\filter_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(38),
      Q => adc_fir_data_b(20),
      R => '0'
    );
\filter_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(39),
      Q => adc_fir_data_b(21),
      R => '0'
    );
\filter_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(40),
      Q => adc_fir_data_b(22),
      R => '0'
    );
\filter_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(41),
      Q => adc_fir_data_b(23),
      R => '0'
    );
\filter_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(42),
      Q => adc_fir_data_b(24),
      R => '0'
    );
\filter_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => ready,
      D => \_sum\(43),
      Q => adc_fir_data_b(25),
      R => '0'
    );
\genblk1[0].storage0_reg[0][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(0),
      Q => data00
    );
\genblk1[0].storage0_reg[0][0]_srl4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      O => \genblk1[0].storage0_reg[0][0]_srl4_i_2__0_n_0\
    );
\genblk1[0].storage1_reg[0][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(0),
      Q => data10
    );
\genblk1[10].storage0_reg[10][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(10),
      Q => \genblk1[10].storage0_reg[10][0]_srl4_n_0\
    );
\genblk1[10].storage1_reg[10][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(10),
      Q => \genblk1[10].storage1_reg[10][0]_srl4_n_0\
    );
\genblk1[11].storage0_reg[11][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(11),
      Q => \genblk1[11].storage0_reg[11][0]_srl4_n_0\
    );
\genblk1[11].storage1_reg[11][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(11),
      Q => \genblk1[11].storage1_reg[11][0]_srl4_n_0\
    );
\genblk1[1].storage0_reg[1][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(1),
      Q => \genblk1[1].storage0_reg[1][0]_srl4_n_0\
    );
\genblk1[1].storage1_reg[1][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(1),
      Q => \genblk1[1].storage1_reg[1][0]_srl4_n_0\
    );
\genblk1[2].storage0_reg[2][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(2),
      Q => \genblk1[2].storage0_reg[2][0]_srl4_n_0\
    );
\genblk1[2].storage1_reg[2][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(2),
      Q => \genblk1[2].storage1_reg[2][0]_srl4_n_0\
    );
\genblk1[3].storage0_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(3),
      Q => \genblk1[3].storage0_reg[3][0]_srl4_n_0\
    );
\genblk1[3].storage1_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(3),
      Q => \genblk1[3].storage1_reg[3][0]_srl4_n_0\
    );
\genblk1[4].storage0_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(4),
      Q => \genblk1[4].storage0_reg[4][0]_srl4_n_0\
    );
\genblk1[4].storage1_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(4),
      Q => \genblk1[4].storage1_reg[4][0]_srl4_n_0\
    );
\genblk1[5].storage0_reg[5][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(5),
      Q => \genblk1[5].storage0_reg[5][0]_srl4_n_0\
    );
\genblk1[5].storage1_reg[5][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(5),
      Q => \genblk1[5].storage1_reg[5][0]_srl4_n_0\
    );
\genblk1[6].storage0_reg[6][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(6),
      Q => \genblk1[6].storage0_reg[6][0]_srl4_n_0\
    );
\genblk1[6].storage1_reg[6][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(6),
      Q => \genblk1[6].storage1_reg[6][0]_srl4_n_0\
    );
\genblk1[7].storage0_reg[7][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(7),
      Q => \genblk1[7].storage0_reg[7][0]_srl4_n_0\
    );
\genblk1[7].storage1_reg[7][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(7),
      Q => \genblk1[7].storage1_reg[7][0]_srl4_n_0\
    );
\genblk1[8].storage0_reg[8][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(8),
      Q => \genblk1[8].storage0_reg[8][0]_srl4_n_0\
    );
\genblk1[8].storage1_reg[8][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(8),
      Q => \genblk1[8].storage1_reg[8][0]_srl4_n_0\
    );
\genblk1[9].storage0_reg[9][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => \genblk1[0].storage0_reg[0][0]_srl4_i_2__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => storage0,
      CLK => adc_clk,
      D => i_dsp_mac_0(9),
      Q => \genblk1[9].storage0_reg[9][0]_srl4_n_0\
    );
\genblk1[9].storage1_reg[9][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => count(0),
      A1 => count(1),
      A2 => '0',
      A3 => '0',
      CE => storage1,
      CLK => adc_clk,
      D => i_dsp_mac_0(9),
      Q => \genblk1[9].storage1_reg[9][0]_srl4_n_0\
    );
i_dsp_mac: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => \genblk1[11].storage0_reg[11][0]_srl4_n_0\,
      A(23) => \genblk1[11].storage0_reg[11][0]_srl4_n_0\,
      A(22) => \genblk1[10].storage0_reg[10][0]_srl4_n_0\,
      A(21) => \genblk1[9].storage0_reg[9][0]_srl4_n_0\,
      A(20) => \genblk1[8].storage0_reg[8][0]_srl4_n_0\,
      A(19) => \genblk1[7].storage0_reg[7][0]_srl4_n_0\,
      A(18) => \genblk1[6].storage0_reg[6][0]_srl4_n_0\,
      A(17) => \genblk1[5].storage0_reg[5][0]_srl4_n_0\,
      A(16) => \genblk1[4].storage0_reg[4][0]_srl4_n_0\,
      A(15) => \genblk1[3].storage0_reg[3][0]_srl4_n_0\,
      A(14) => \genblk1[2].storage0_reg[2][0]_srl4_n_0\,
      A(13) => \genblk1[1].storage0_reg[1][0]_srl4_n_0\,
      A(12) => data00,
      A(11 downto 0) => B"000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_i_dsp_mac_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \i_dsp_mac_i_1__0_n_0\,
      B(16) => \i_dsp_mac_i_2__0_n_0\,
      B(15) => i_dsp_mac_i_3_n_0,
      B(14) => '0',
      B(13) => \i_dsp_mac_i_4__0_n_0\,
      B(12) => \i_dsp_mac_i_4__0_n_0\,
      B(11) => \i_dsp_mac_i_2__0_n_0\,
      B(10) => i_dsp_mac_i_5_n_0,
      B(9) => \i_dsp_mac_i_1__0_n_0\,
      B(8) => i_dsp_mac_i_6_n_0,
      B(7) => \i_dsp_mac_i_2__0_n_0\,
      B(6) => i_dsp_mac_i_7_n_0,
      B(5 downto 0) => B"000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_i_dsp_mac_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_i_dsp_mac_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_i_dsp_mac_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => active,
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => active,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => active,
      CED => '0',
      CEINMODE => '0',
      CEM => active_d1,
      CEP => active_d2,
      CLK => adc_clk,
      D(24) => \genblk1[11].storage1_reg[11][0]_srl4_n_0\,
      D(23) => \genblk1[11].storage1_reg[11][0]_srl4_n_0\,
      D(22) => \genblk1[10].storage1_reg[10][0]_srl4_n_0\,
      D(21) => \genblk1[9].storage1_reg[9][0]_srl4_n_0\,
      D(20) => \genblk1[8].storage1_reg[8][0]_srl4_n_0\,
      D(19) => \genblk1[7].storage1_reg[7][0]_srl4_n_0\,
      D(18) => \genblk1[6].storage1_reg[6][0]_srl4_n_0\,
      D(17) => \genblk1[5].storage1_reg[5][0]_srl4_n_0\,
      D(16) => \genblk1[4].storage1_reg[4][0]_srl4_n_0\,
      D(15) => \genblk1[3].storage1_reg[3][0]_srl4_n_0\,
      D(14) => \genblk1[2].storage1_reg[2][0]_srl4_n_0\,
      D(13) => \genblk1[1].storage1_reg[1][0]_srl4_n_0\,
      D(12) => data10,
      D(11 downto 0) => B"000000000000",
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_i_dsp_mac_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => active_d2,
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_i_dsp_mac_OVERFLOW_UNCONNECTED,
      P(47 downto 44) => NLW_i_dsp_mac_P_UNCONNECTED(47 downto 44),
      P(43 downto 18) => \_sum\(43 downto 18),
      P(17 downto 0) => NLW_i_dsp_mac_P_UNCONNECTED(17 downto 0),
      PATTERNBDETECT => NLW_i_dsp_mac_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_i_dsp_mac_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_i_dsp_mac_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_i_dsp_mac_UNDERFLOW_UNCONNECTED
    );
\i_dsp_mac_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      O => \i_dsp_mac_i_1__0_n_0\
    );
\i_dsp_mac_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      O => \i_dsp_mac_i_2__0_n_0\
    );
i_dsp_mac_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      O => i_dsp_mac_i_3_n_0
    );
\i_dsp_mac_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(1),
      O => \i_dsp_mac_i_4__0_n_0\
    );
i_dsp_mac_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      O => i_dsp_mac_i_5_n_0
    );
i_dsp_mac_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(0),
      O => i_dsp_mac_i_6_n_0
    );
i_dsp_mac_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      O => i_dsp_mac_i_7_n_0
    );
\p1_ddata[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_fir_data_b(22),
      I1 => Q(0),
      O => \filter_out_reg[22]_0\
    );
\p1_ddata[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_fir_data_b(23),
      I1 => Q(0),
      O => \filter_out_reg[23]_0\
    );
\p1_ddata[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_fir_data_b(24),
      I1 => Q(0),
      O => \filter_out_reg[24]_0\
    );
\p1_ddata[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_fir_data_b(25),
      I1 => Q(0),
      O => \filter_out_reg[25]_0\
    );
phase_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => phase_reg_0,
      Q => \^phase\,
      S => adc_rst
    );
\ready_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => active_d2,
      I1 => active_d1,
      O => ready0
    );
ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => ready0,
      Q => ready,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_up_axi is
  port (
    up_wreq : out STD_LOGIC;
    up_rreq_int : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    up_axi_rvalid_int_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_rreq_int_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_wdata_int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_waddr_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_config0 : out STD_LOGIC;
    up_filter_mask0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_wdata_int_reg[31]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    up_rack : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \up_rdata_d_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_rdata_reg[1]\ : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \up_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    s_axi_rready : in STD_LOGIC;
    \up_rdata_reg[0]\ : in STD_LOGIC;
    \up_rdata_reg[1]_0\ : in STD_LOGIC;
    \up_rdata_reg[2]\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    up_wack : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_up_axi : entity is "up_axi";
end system_axi_adc_decimate_0_up_axi;

architecture STRUCTURE of system_axi_adc_decimate_0_up_axi is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal up_axi_arready_int_i_1_n_0 : STD_LOGIC;
  signal up_axi_awready_int_i_2_n_0 : STD_LOGIC;
  signal up_axi_bvalid_int_i_1_n_0 : STD_LOGIC;
  signal \up_axi_rdata_int[31]_i_1_n_0\ : STD_LOGIC;
  signal up_axi_rvalid_int_i_1_n_0 : STD_LOGIC;
  signal \^up_axi_rvalid_int_reg_0\ : STD_LOGIC;
  signal up_axi_wready_int_i_1_n_0 : STD_LOGIC;
  signal up_rack_d : STD_LOGIC;
  signal up_rack_s : STD_LOGIC;
  signal up_raddr_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \up_rcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \up_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal up_rdata_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_rdata_d[13]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[17]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[20]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[22]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[24]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[29]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[6]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[8]_i_1_n_0\ : STD_LOGIC;
  signal up_rdata_s : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^up_rreq_int\ : STD_LOGIC;
  signal up_rreq_int_i_1_n_0 : STD_LOGIC;
  signal up_rsel_inv_i_1_n_0 : STD_LOGIC;
  signal up_wack_d : STD_LOGIC;
  signal up_wack_s : STD_LOGIC;
  signal up_waddr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \up_wcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \^up_wreq\ : STD_LOGIC;
  signal up_wreq_int_i_1_n_0 : STD_LOGIC;
  signal up_wsel_inv_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of up_axi_awready_int_i_2 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of up_axi_wready_int_i_1 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \up_rcount[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \up_rcount[2]_i_1\ : label is "soft_lutpair157";
  attribute inverted : string;
  attribute inverted of up_rsel_reg_inv : label is "yes";
  attribute SOFT_HLUTNM of \up_wcount[1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \up_wcount[2]_i_1\ : label is "soft_lutpair158";
  attribute inverted of up_wsel_reg_inv : label is "yes";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_wready <= \^s_axi_wready\;
  up_axi_rvalid_int_reg_0 <= \^up_axi_rvalid_int_reg_0\;
  up_rreq_int <= \^up_rreq_int\;
  up_wreq <= \^up_wreq\;
up_axi_arready_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => up_rack_s,
      O => up_axi_arready_int_i_1_n_0
    );
up_axi_arready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_arready_int_i_1_n_0,
      Q => \^s_axi_arready\,
      R => \up_wdata_int_reg[31]_1\
    );
up_axi_awready_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => up_wack_s,
      I1 => \^s_axi_awready\,
      O => up_axi_awready_int_i_2_n_0
    );
up_axi_awready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_awready_int_i_2_n_0,
      Q => \^s_axi_awready\,
      R => \up_wdata_int_reg[31]_1\
    );
up_axi_bvalid_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => up_wack_d,
      I1 => s_axi_aresetn,
      I2 => s_axi_bready,
      I3 => \^s_axi_bvalid\,
      O => up_axi_bvalid_int_i_1_n_0
    );
up_axi_bvalid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_bvalid_int_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => '0'
    );
\up_axi_rdata_int[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^up_axi_rvalid_int_reg_0\,
      I1 => s_axi_rready,
      I2 => s_axi_aresetn,
      O => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(0),
      Q => s_axi_rdata(0),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(10),
      Q => s_axi_rdata(10),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(11),
      Q => s_axi_rdata(11),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(12),
      Q => s_axi_rdata(12),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(13),
      Q => s_axi_rdata(13),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(14),
      Q => s_axi_rdata(14),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(15),
      Q => s_axi_rdata(15),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(16),
      Q => s_axi_rdata(16),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(17),
      Q => s_axi_rdata(17),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(18),
      Q => s_axi_rdata(18),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(19),
      Q => s_axi_rdata(19),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(1),
      Q => s_axi_rdata(1),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(20),
      Q => s_axi_rdata(20),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(21),
      Q => s_axi_rdata(21),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(22),
      Q => s_axi_rdata(22),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(23),
      Q => s_axi_rdata(23),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(24),
      Q => s_axi_rdata(24),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(25),
      Q => s_axi_rdata(25),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(26),
      Q => s_axi_rdata(26),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(27),
      Q => s_axi_rdata(27),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(28),
      Q => s_axi_rdata(28),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(29),
      Q => s_axi_rdata(29),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(2),
      Q => s_axi_rdata(2),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(30),
      Q => s_axi_rdata(30),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(31),
      Q => s_axi_rdata(31),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(3),
      Q => s_axi_rdata(3),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(4),
      Q => s_axi_rdata(4),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(5),
      Q => s_axi_rdata(5),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(6),
      Q => s_axi_rdata(6),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(7),
      Q => s_axi_rdata(7),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(8),
      Q => s_axi_rdata(8),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(9),
      Q => s_axi_rdata(9),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
up_axi_rvalid_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => up_rack_d,
      I1 => s_axi_aresetn,
      I2 => s_axi_rready,
      I3 => \^up_axi_rvalid_int_reg_0\,
      O => up_axi_rvalid_int_i_1_n_0
    );
up_axi_rvalid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_rvalid_int_i_1_n_0,
      Q => \^up_axi_rvalid_int_reg_0\,
      R => '0'
    );
up_axi_wready_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => up_wack_s,
      I1 => \^s_axi_wready\,
      O => up_axi_wready_int_i_1_n_0
    );
up_axi_wready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_wready_int_i_1_n_0,
      Q => \^s_axi_wready\,
      R => \up_wdata_int_reg[31]_1\
    );
\up_config[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => up_waddr(0),
      I1 => up_waddr(4),
      I2 => up_waddr(3),
      I3 => up_waddr(2),
      I4 => up_waddr(1),
      I5 => \^up_wreq\,
      O => up_config0
    );
\up_correction_coefficient_a[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => up_waddr(0),
      I1 => up_waddr(4),
      I2 => up_waddr(3),
      I3 => up_waddr(2),
      I4 => up_waddr(1),
      I5 => \^up_wreq\,
      O => \up_waddr_int_reg[0]_1\(0)
    );
\up_correction_coefficient_b[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => up_waddr(0),
      I1 => up_waddr(4),
      I2 => up_waddr(2),
      I3 => up_waddr(3),
      I4 => up_waddr(1),
      I5 => \^up_wreq\,
      O => \up_waddr_int_reg[0]_2\(0)
    );
\up_decimation_ratio[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => up_waddr(0),
      I1 => up_waddr(4),
      I2 => up_waddr(3),
      I3 => up_waddr(2),
      I4 => up_waddr(1),
      I5 => \^up_wreq\,
      O => E(0)
    );
\up_filter_mask[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => up_waddr(0),
      I1 => up_waddr(4),
      I2 => up_waddr(3),
      I3 => up_waddr(2),
      I4 => up_waddr(1),
      I5 => \^up_wreq\,
      O => up_filter_mask0
    );
up_rack_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA0000AAAA0000"
    )
        port map (
      I0 => up_rack,
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[1]\,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => p_0_in6_in,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rack_s
    );
up_rack_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_s,
      Q => up_rack_d,
      R => \up_wdata_int_reg[31]_1\
    );
\up_raddr_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      D => s_axi_araddr(0),
      Q => up_raddr_int(0),
      R => \up_wdata_int_reg[31]_1\
    );
\up_raddr_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      D => s_axi_araddr(1),
      Q => \^q\(0),
      R => \up_wdata_int_reg[31]_1\
    );
\up_raddr_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      D => s_axi_araddr(2),
      Q => \^q\(1),
      R => \up_wdata_int_reg[31]_1\
    );
\up_raddr_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      D => s_axi_araddr(3),
      Q => up_raddr_int(3),
      R => \up_wdata_int_reg[31]_1\
    );
\up_raddr_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in_0,
      D => s_axi_araddr(4),
      Q => \^q\(2),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rcount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[0]\,
      I1 => p_0_in6_in,
      I2 => up_rack,
      O => \up_rcount[0]_i_1_n_0\
    );
\up_rcount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[1]\,
      I1 => \up_rcount_reg_n_0_[0]\,
      I2 => p_0_in6_in,
      I3 => up_rack,
      O => \up_rcount[1]_i_1_n_0\
    );
\up_rcount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007080"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[1]\,
      I1 => \up_rcount_reg_n_0_[0]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => up_rack,
      O => \up_rcount[2]_i_1_n_0\
    );
\up_rcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006A00AA00"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[3]\,
      I1 => \up_rcount_reg_n_0_[1]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => p_0_in6_in,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => up_rack,
      O => \up_rcount[3]_i_1_n_0\
    );
\up_rcount[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \^up_rreq_int\,
      O => \up_rcount[4]_i_1_n_0\
    );
\up_rcount[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF7FFFFFFF"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[3]\,
      I1 => \up_rcount_reg_n_0_[1]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => p_0_in6_in,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => up_rack,
      O => \up_rcount[4]_i_2_n_0\
    );
\up_rcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[0]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[0]\,
      R => \up_wdata_int_reg[31]_1\
    );
\up_rcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[1]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[1]\,
      R => \up_wdata_int_reg[31]_1\
    );
\up_rcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[2]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[2]\,
      R => \up_wdata_int_reg[31]_1\
    );
\up_rcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[3]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[3]\,
      R => \up_wdata_int_reg[31]_1\
    );
\up_rcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[4]_i_2_n_0\,
      Q => p_0_in6_in,
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000202A"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[0]\,
      I2 => up_raddr_int(0),
      I3 => \up_rdata[0]_i_3_n_0\,
      I4 => up_raddr_int(3),
      O => up_rreq_int_reg_0(0)
    );
\up_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F557F7FFFF57F7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \up_rdata_reg[1]\(0),
      I2 => \^q\(1),
      I3 => \up_rdata_reg[1]\(45),
      I4 => \^q\(0),
      I5 => \up_rdata_reg[1]\(61),
      O => \up_rdata[0]_i_3_n_0\
    );
\up_rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata[10]_i_2_n_0\,
      I2 => up_raddr_int(0),
      I3 => \up_rdata[10]_i_3_n_0\,
      O => up_rreq_int_reg_0(10)
    );
\up_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000001000"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[1]\(10),
      I4 => \^q\(1),
      I5 => \up_rdata_reg[1]\(55),
      O => \up_rdata[10]_i_2_n_0\
    );
\up_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010000000100"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[31]\(7),
      I4 => \^q\(0),
      I5 => \up_rdata_reg[1]\(39),
      O => \up_rdata[10]_i_3_n_0\
    );
\up_rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata[11]_i_2_n_0\,
      I2 => up_raddr_int(0),
      I3 => \up_rdata[11]_i_3_n_0\,
      O => up_rreq_int_reg_0(11)
    );
\up_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000001000"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[1]\(11),
      I4 => \^q\(1),
      I5 => \up_rdata_reg[1]\(56),
      O => \up_rdata[11]_i_2_n_0\
    );
\up_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010000000100"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[31]\(8),
      I4 => \^q\(0),
      I5 => \up_rdata_reg[1]\(40),
      O => \up_rdata[11]_i_3_n_0\
    );
\up_rdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata[12]_i_2_n_0\,
      I2 => up_raddr_int(0),
      I3 => \up_rdata[12]_i_3_n_0\,
      O => up_rreq_int_reg_0(12)
    );
\up_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000001000"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[1]\(12),
      I4 => \^q\(1),
      I5 => \up_rdata_reg[1]\(57),
      O => \up_rdata[12]_i_2_n_0\
    );
\up_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010000000100"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[31]\(9),
      I4 => \^q\(0),
      I5 => \up_rdata_reg[1]\(41),
      O => \up_rdata[12]_i_3_n_0\
    );
\up_rdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata[13]_i_2_n_0\,
      I2 => up_raddr_int(0),
      I3 => \up_rdata[13]_i_3_n_0\,
      O => up_rreq_int_reg_0(13)
    );
\up_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000001000"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[1]\(13),
      I4 => \^q\(1),
      I5 => \up_rdata_reg[1]\(58),
      O => \up_rdata[13]_i_2_n_0\
    );
\up_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010000000100"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[31]\(10),
      I4 => \^q\(0),
      I5 => \up_rdata_reg[1]\(42),
      O => \up_rdata[13]_i_3_n_0\
    );
\up_rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata[14]_i_2_n_0\,
      I2 => up_raddr_int(0),
      I3 => \up_rdata[14]_i_3_n_0\,
      O => up_rreq_int_reg_0(14)
    );
\up_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000001000"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[1]\(14),
      I4 => \^q\(1),
      I5 => \up_rdata_reg[1]\(59),
      O => \up_rdata[14]_i_2_n_0\
    );
\up_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010000000100"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[31]\(11),
      I4 => \^q\(0),
      I5 => \up_rdata_reg[1]\(43),
      O => \up_rdata[14]_i_3_n_0\
    );
\up_rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata[15]_i_2_n_0\,
      I2 => up_raddr_int(0),
      I3 => \up_rdata[15]_i_3_n_0\,
      O => up_rreq_int_reg_0(15)
    );
\up_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000001000"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[1]\(15),
      I4 => \^q\(1),
      I5 => \up_rdata_reg[1]\(60),
      O => \up_rdata[15]_i_2_n_0\
    );
\up_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010000000100"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[31]\(12),
      I4 => \^q\(0),
      I5 => \up_rdata_reg[1]\(44),
      O => \up_rdata[15]_i_3_n_0\
    );
\up_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AA0A00000000"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[31]\(13),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[1]\(16),
      I4 => up_raddr_int(0),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => up_rreq_int_reg_0(16)
    );
\up_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A80008000000000"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[31]\(14),
      I2 => up_raddr_int(0),
      I3 => \^q\(2),
      I4 => \up_rdata_reg[1]\(17),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => up_rreq_int_reg_0(17)
    );
\up_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A80008000000000"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[31]\(15),
      I2 => up_raddr_int(0),
      I3 => \^q\(2),
      I4 => \up_rdata_reg[1]\(18),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => up_rreq_int_reg_0(18)
    );
\up_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A80008000000000"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[31]\(16),
      I2 => up_raddr_int(0),
      I3 => \^q\(2),
      I4 => \up_rdata_reg[1]\(19),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => up_rreq_int_reg_0(19)
    );
\up_rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000202A"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[1]_0\,
      I2 => up_raddr_int(0),
      I3 => \up_rdata[1]_i_3_n_0\,
      I4 => up_raddr_int(3),
      O => up_rreq_int_reg_0(1)
    );
\up_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F557F7FFFF57F7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \up_rdata_reg[1]\(1),
      I2 => \^q\(1),
      I3 => \up_rdata_reg[1]\(46),
      I4 => \^q\(0),
      I5 => \up_rdata_reg[1]\(62),
      O => \up_rdata[1]_i_3_n_0\
    );
\up_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A80008000000000"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[31]\(17),
      I2 => up_raddr_int(0),
      I3 => \^q\(2),
      I4 => \up_rdata_reg[1]\(20),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => up_rreq_int_reg_0(20)
    );
\up_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A80008000000000"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[31]\(18),
      I2 => up_raddr_int(0),
      I3 => \^q\(2),
      I4 => \up_rdata_reg[1]\(21),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => up_rreq_int_reg_0(21)
    );
\up_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A80008000000000"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[31]\(19),
      I2 => up_raddr_int(0),
      I3 => \^q\(2),
      I4 => \up_rdata_reg[1]\(22),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => up_rreq_int_reg_0(22)
    );
\up_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A80008000000000"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[31]\(20),
      I2 => up_raddr_int(0),
      I3 => \^q\(2),
      I4 => \up_rdata_reg[1]\(23),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => up_rreq_int_reg_0(23)
    );
\up_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A80008000000000"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[31]\(21),
      I2 => up_raddr_int(0),
      I3 => \^q\(2),
      I4 => \up_rdata_reg[1]\(24),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => up_rreq_int_reg_0(24)
    );
\up_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A80008000000000"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[31]\(22),
      I2 => up_raddr_int(0),
      I3 => \^q\(2),
      I4 => \up_rdata_reg[1]\(25),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => up_rreq_int_reg_0(25)
    );
\up_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A80008000000000"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[31]\(23),
      I2 => up_raddr_int(0),
      I3 => \^q\(2),
      I4 => \up_rdata_reg[1]\(26),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => up_rreq_int_reg_0(26)
    );
\up_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A80008000000000"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[31]\(24),
      I2 => up_raddr_int(0),
      I3 => \^q\(2),
      I4 => \up_rdata_reg[1]\(27),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => up_rreq_int_reg_0(27)
    );
\up_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A80008000000000"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[31]\(25),
      I2 => up_raddr_int(0),
      I3 => \^q\(2),
      I4 => \up_rdata_reg[1]\(28),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => up_rreq_int_reg_0(28)
    );
\up_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A80008000000000"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[31]\(26),
      I2 => up_raddr_int(0),
      I3 => \^q\(2),
      I4 => \up_rdata_reg[1]\(29),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => up_rreq_int_reg_0(29)
    );
\up_rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000202A"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[2]\,
      I2 => up_raddr_int(0),
      I3 => \up_rdata[2]_i_3_n_0\,
      I4 => up_raddr_int(3),
      O => up_rreq_int_reg_0(2)
    );
\up_rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \up_rdata_reg[1]\(2),
      I3 => \^q\(1),
      I4 => \up_rdata_reg[1]\(47),
      O => \up_rdata[2]_i_3_n_0\
    );
\up_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A80008000000000"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[31]\(27),
      I2 => up_raddr_int(0),
      I3 => \^q\(2),
      I4 => \up_rdata_reg[1]\(30),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => up_rreq_int_reg_0(30)
    );
\up_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A80008000000000"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata_reg[31]\(28),
      I2 => up_raddr_int(0),
      I3 => \^q\(2),
      I4 => \up_rdata_reg[1]\(31),
      I5 => \up_rdata[31]_i_2_n_0\,
      O => up_rreq_int_reg_0(31)
    );
\up_rdata[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => up_raddr_int(3),
      O => \up_rdata[31]_i_2_n_0\
    );
\up_rdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata[3]_i_2_n_0\,
      I2 => up_raddr_int(0),
      I3 => \up_rdata[3]_i_3_n_0\,
      O => up_rreq_int_reg_0(3)
    );
\up_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000001000"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[1]\(3),
      I4 => \^q\(1),
      I5 => \up_rdata_reg[1]\(48),
      O => \up_rdata[3]_i_2_n_0\
    );
\up_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010000000100"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[31]\(0),
      I4 => \^q\(0),
      I5 => \up_rdata_reg[1]\(32),
      O => \up_rdata[3]_i_3_n_0\
    );
\up_rdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata[4]_i_2_n_0\,
      I2 => up_raddr_int(0),
      I3 => \up_rdata[4]_i_3_n_0\,
      O => up_rreq_int_reg_0(4)
    );
\up_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000001000"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[1]\(4),
      I4 => \^q\(1),
      I5 => \up_rdata_reg[1]\(49),
      O => \up_rdata[4]_i_2_n_0\
    );
\up_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010000000100"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[31]\(1),
      I4 => \^q\(0),
      I5 => \up_rdata_reg[1]\(33),
      O => \up_rdata[4]_i_3_n_0\
    );
\up_rdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata[5]_i_2_n_0\,
      I2 => up_raddr_int(0),
      I3 => \up_rdata[5]_i_3_n_0\,
      O => up_rreq_int_reg_0(5)
    );
\up_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000001000"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[1]\(5),
      I4 => \^q\(1),
      I5 => \up_rdata_reg[1]\(50),
      O => \up_rdata[5]_i_2_n_0\
    );
\up_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010000000100"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[31]\(2),
      I4 => \^q\(0),
      I5 => \up_rdata_reg[1]\(34),
      O => \up_rdata[5]_i_3_n_0\
    );
\up_rdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata[6]_i_2_n_0\,
      I2 => up_raddr_int(0),
      I3 => \up_rdata[6]_i_3_n_0\,
      O => up_rreq_int_reg_0(6)
    );
\up_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000001000"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[1]\(6),
      I4 => \^q\(1),
      I5 => \up_rdata_reg[1]\(51),
      O => \up_rdata[6]_i_2_n_0\
    );
\up_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010000000100"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[31]\(3),
      I4 => \^q\(0),
      I5 => \up_rdata_reg[1]\(35),
      O => \up_rdata[6]_i_3_n_0\
    );
\up_rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata[7]_i_2_n_0\,
      I2 => up_raddr_int(0),
      I3 => \up_rdata[7]_i_3_n_0\,
      O => up_rreq_int_reg_0(7)
    );
\up_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000001000"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[1]\(7),
      I4 => \^q\(1),
      I5 => \up_rdata_reg[1]\(52),
      O => \up_rdata[7]_i_2_n_0\
    );
\up_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010000000100"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[31]\(4),
      I4 => \^q\(0),
      I5 => \up_rdata_reg[1]\(36),
      O => \up_rdata[7]_i_3_n_0\
    );
\up_rdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata[8]_i_2_n_0\,
      I2 => up_raddr_int(0),
      I3 => \up_rdata[8]_i_3_n_0\,
      O => up_rreq_int_reg_0(8)
    );
\up_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000001000"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[1]\(8),
      I4 => \^q\(1),
      I5 => \up_rdata_reg[1]\(53),
      O => \up_rdata[8]_i_2_n_0\
    );
\up_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010000000100"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[31]\(5),
      I4 => \^q\(0),
      I5 => \up_rdata_reg[1]\(37),
      O => \up_rdata[8]_i_3_n_0\
    );
\up_rdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^up_rreq_int\,
      I1 => \up_rdata[9]_i_2_n_0\,
      I2 => up_raddr_int(0),
      I3 => \up_rdata[9]_i_3_n_0\,
      O => up_rreq_int_reg_0(9)
    );
\up_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000001000"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[1]\(9),
      I4 => \^q\(1),
      I5 => \up_rdata_reg[1]\(54),
      O => \up_rdata[9]_i_2_n_0\
    );
\up_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010010000000100"
    )
        port map (
      I0 => up_raddr_int(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \up_rdata_reg[31]\(6),
      I4 => \^q\(0),
      I5 => \up_rdata_reg[1]\(38),
      O => \up_rdata[9]_i_3_n_0\
    );
\up_rdata_d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(0),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(0)
    );
\up_rdata_d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(10),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(10)
    );
\up_rdata_d[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(11),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(11)
    );
\up_rdata_d[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(12),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(12)
    );
\up_rdata_d[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(13),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[13]_i_1_n_0\
    );
\up_rdata_d[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(14),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(14)
    );
\up_rdata_d[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(15),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(15)
    );
\up_rdata_d[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(16),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(16)
    );
\up_rdata_d[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(17),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[17]_i_1_n_0\
    );
\up_rdata_d[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(18),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(18)
    );
\up_rdata_d[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(19),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(19)
    );
\up_rdata_d[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(1),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[1]_i_1_n_0\
    );
\up_rdata_d[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(20),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[20]_i_1_n_0\
    );
\up_rdata_d[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(21),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(21)
    );
\up_rdata_d[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(22),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[22]_i_1_n_0\
    );
\up_rdata_d[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(23),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(23)
    );
\up_rdata_d[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(24),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[24]_i_1_n_0\
    );
\up_rdata_d[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(25),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(25)
    );
\up_rdata_d[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(26),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(26)
    );
\up_rdata_d[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(27),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(27)
    );
\up_rdata_d[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(28),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(28)
    );
\up_rdata_d[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(29),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(2),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(2)
    );
\up_rdata_d[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(30),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(30)
    );
\up_rdata_d[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(31),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(31)
    );
\up_rdata_d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(3),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(3)
    );
\up_rdata_d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(4),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[4]_i_1_n_0\
    );
\up_rdata_d[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(5),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(5)
    );
\up_rdata_d[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(6),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[6]_i_1_n_0\
    );
\up_rdata_d[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(7),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(7)
    );
\up_rdata_d[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(8),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rdata_d[8]_i_1_n_0\
    );
\up_rdata_d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(9),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => up_rdata_s(9)
    );
\up_rdata_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(0),
      Q => up_rdata_d(0),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(10),
      Q => up_rdata_d(10),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(11),
      Q => up_rdata_d(11),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(12),
      Q => up_rdata_d(12),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[13]_i_1_n_0\,
      Q => up_rdata_d(13),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(14),
      Q => up_rdata_d(14),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(15),
      Q => up_rdata_d(15),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(16),
      Q => up_rdata_d(16),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[17]_i_1_n_0\,
      Q => up_rdata_d(17),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(18),
      Q => up_rdata_d(18),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(19),
      Q => up_rdata_d(19),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[1]_i_1_n_0\,
      Q => up_rdata_d(1),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[20]_i_1_n_0\,
      Q => up_rdata_d(20),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(21),
      Q => up_rdata_d(21),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[22]_i_1_n_0\,
      Q => up_rdata_d(22),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(23),
      Q => up_rdata_d(23),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[24]_i_1_n_0\,
      Q => up_rdata_d(24),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(25),
      Q => up_rdata_d(25),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(26),
      Q => up_rdata_d(26),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(27),
      Q => up_rdata_d(27),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(28),
      Q => up_rdata_d(28),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[29]_i_1_n_0\,
      Q => up_rdata_d(29),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(2),
      Q => up_rdata_d(2),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(30),
      Q => up_rdata_d(30),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(31),
      Q => up_rdata_d(31),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(3),
      Q => up_rdata_d(3),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[4]_i_1_n_0\,
      Q => up_rdata_d(4),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(5),
      Q => up_rdata_d(5),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[6]_i_1_n_0\,
      Q => up_rdata_d(6),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(7),
      Q => up_rdata_d(7),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[8]_i_1_n_0\,
      Q => up_rdata_d(8),
      R => \up_wdata_int_reg[31]_1\
    );
\up_rdata_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(9),
      Q => up_rdata_d(9),
      R => \up_wdata_int_reg[31]_1\
    );
up_rreq_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_aresetn,
      I2 => p_1_in_0,
      O => up_rreq_int_i_1_n_0
    );
up_rreq_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq_int_i_1_n_0,
      Q => \^up_rreq_int\,
      R => '0'
    );
up_rsel_inv_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55C0"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^up_axi_rvalid_int_reg_0\,
      I2 => s_axi_rready,
      I3 => p_1_in_0,
      O => up_rsel_inv_i_1_n_0
    );
up_rsel_reg_inv: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rsel_inv_i_1_n_0,
      Q => p_1_in_0,
      S => \up_wdata_int_reg[31]_1\
    );
\up_scratch[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => up_waddr(0),
      I1 => up_waddr(4),
      I2 => up_waddr(3),
      I3 => up_waddr(2),
      I4 => up_waddr(1),
      I5 => \^up_wreq\,
      O => \up_waddr_int_reg[0]_0\(0)
    );
up_wack_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => up_wack,
      I1 => \up_wcount_reg_n_0_[3]\,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[1]\,
      I4 => \up_wcount_reg_n_0_[2]\,
      I5 => p_0_in7_in,
      O => up_wack_s
    );
up_wack_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack_s,
      Q => up_wack_d,
      R => \up_wdata_int_reg[31]_1\
    );
\up_waddr_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(0),
      Q => up_waddr(0),
      R => \up_wdata_int_reg[31]_1\
    );
\up_waddr_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(1),
      Q => up_waddr(1),
      R => \up_wdata_int_reg[31]_1\
    );
\up_waddr_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(2),
      Q => up_waddr(2),
      R => \up_wdata_int_reg[31]_1\
    );
\up_waddr_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(3),
      Q => up_waddr(3),
      R => \up_wdata_int_reg[31]_1\
    );
\up_waddr_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(4),
      Q => up_waddr(4),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wcount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \up_wcount_reg_n_0_[0]\,
      I1 => p_0_in7_in,
      I2 => up_wack,
      O => \up_wcount[0]_i_1_n_0\
    );
\up_wcount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \up_wcount_reg_n_0_[0]\,
      I2 => \up_wcount_reg_n_0_[1]\,
      I3 => up_wack,
      O => \up_wcount[1]_i_1_n_0\
    );
\up_wcount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002888"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \up_wcount_reg_n_0_[2]\,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[1]\,
      I4 => up_wack,
      O => \up_wcount[2]_i_1_n_0\
    );
\up_wcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028888888"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \up_wcount_reg_n_0_[3]\,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[1]\,
      I4 => \up_wcount_reg_n_0_[2]\,
      I5 => up_wack,
      O => \up_wcount[3]_i_1_n_0\
    );
\up_wcount[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \^up_wreq\,
      O => p_1_in
    );
\up_wcount[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => up_wack,
      I1 => \up_wcount_reg_n_0_[3]\,
      I2 => \up_wcount_reg_n_0_[1]\,
      I3 => \up_wcount_reg_n_0_[0]\,
      I4 => \up_wcount_reg_n_0_[2]\,
      I5 => p_0_in7_in,
      O => \up_wcount[4]_i_2_n_0\
    );
\up_wcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => \up_wcount[0]_i_1_n_0\,
      Q => \up_wcount_reg_n_0_[0]\,
      R => \up_wdata_int_reg[31]_1\
    );
\up_wcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => \up_wcount[1]_i_1_n_0\,
      Q => \up_wcount_reg_n_0_[1]\,
      R => \up_wdata_int_reg[31]_1\
    );
\up_wcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => \up_wcount[2]_i_1_n_0\,
      Q => \up_wcount_reg_n_0_[2]\,
      R => \up_wdata_int_reg[31]_1\
    );
\up_wcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => \up_wcount[3]_i_1_n_0\,
      Q => \up_wcount_reg_n_0_[3]\,
      R => \up_wdata_int_reg[31]_1\
    );
\up_wcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => \up_wcount[4]_i_2_n_0\,
      Q => p_0_in7_in,
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(0),
      Q => \up_wdata_int_reg[31]_0\(0),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(10),
      Q => \up_wdata_int_reg[31]_0\(10),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(11),
      Q => \up_wdata_int_reg[31]_0\(11),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(12),
      Q => \up_wdata_int_reg[31]_0\(12),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(13),
      Q => \up_wdata_int_reg[31]_0\(13),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(14),
      Q => \up_wdata_int_reg[31]_0\(14),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(15),
      Q => \up_wdata_int_reg[31]_0\(15),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(16),
      Q => \up_wdata_int_reg[31]_0\(16),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(17),
      Q => \up_wdata_int_reg[31]_0\(17),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(18),
      Q => \up_wdata_int_reg[31]_0\(18),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(19),
      Q => \up_wdata_int_reg[31]_0\(19),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(1),
      Q => \up_wdata_int_reg[31]_0\(1),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(20),
      Q => \up_wdata_int_reg[31]_0\(20),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(21),
      Q => \up_wdata_int_reg[31]_0\(21),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(22),
      Q => \up_wdata_int_reg[31]_0\(22),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(23),
      Q => \up_wdata_int_reg[31]_0\(23),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(24),
      Q => \up_wdata_int_reg[31]_0\(24),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(25),
      Q => \up_wdata_int_reg[31]_0\(25),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(26),
      Q => \up_wdata_int_reg[31]_0\(26),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(27),
      Q => \up_wdata_int_reg[31]_0\(27),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(28),
      Q => \up_wdata_int_reg[31]_0\(28),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(29),
      Q => \up_wdata_int_reg[31]_0\(29),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(2),
      Q => \up_wdata_int_reg[31]_0\(2),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(30),
      Q => \up_wdata_int_reg[31]_0\(30),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(31),
      Q => \up_wdata_int_reg[31]_0\(31),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(3),
      Q => \up_wdata_int_reg[31]_0\(3),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(4),
      Q => \up_wdata_int_reg[31]_0\(4),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(5),
      Q => \up_wdata_int_reg[31]_0\(5),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(6),
      Q => \up_wdata_int_reg[31]_0\(6),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(7),
      Q => \up_wdata_int_reg[31]_0\(7),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(8),
      Q => \up_wdata_int_reg[31]_0\(8),
      R => \up_wdata_int_reg[31]_1\
    );
\up_wdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(9),
      Q => \up_wdata_int_reg[31]_0\(9),
      R => \up_wdata_int_reg[31]_1\
    );
up_wreq_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => s_axi_aresetn,
      I3 => p_5_in,
      O => up_wreq_int_i_1_n_0
    );
up_wreq_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wreq_int_i_1_n_0,
      Q => \^up_wreq\,
      R => '0'
    );
up_wsel_inv_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777F000"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^s_axi_bvalid\,
      I3 => s_axi_bready,
      I4 => p_5_in,
      O => up_wsel_inv_i_1_n_0
    );
up_wsel_reg_inv: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wsel_inv_i_1_n_0,
      Q => p_5_in,
      S => \up_wdata_int_reg[31]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_up_xfer_cntrl is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    \counter_reg[15]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 68 downto 0 );
    \d_data_cntrl_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \d_data_cntrl_int_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \d_data_cntrl_int_reg[2]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \d_data_cntrl_int_reg[2]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[2]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[18]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[26]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[34]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_oversampling_en : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    adc_clk : in STD_LOGIC;
    \counter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    \up_xfer_data_reg[68]_0\ : in STD_LOGIC_VECTOR ( 68 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_up_xfer_cntrl : entity is "up_xfer_cntrl";
end system_axi_adc_decimate_0_up_xfer_cntrl;

architecture STRUCTURE of system_axi_adc_decimate_0_up_xfer_cntrl is
  signal \^q\ : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal adc_oversampling_en_INST_0_i_1_n_0 : STD_LOGIC;
  signal adc_oversampling_en_INST_0_i_2_n_0 : STD_LOGIC;
  signal adc_oversampling_en_INST_0_i_3_n_0 : STD_LOGIC;
  signal adc_oversampling_en_INST_0_i_4_n_0 : STD_LOGIC;
  signal adc_oversampling_en_INST_0_i_5_n_0 : STD_LOGIC;
  signal adc_oversampling_en_INST_0_i_6_n_0 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_m1 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
  signal up_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_xfer_data : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1 : STD_LOGIC;
  signal up_xfer_state_m2 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_i_1_n_0 : STD_LOGIC;
  signal up_xfer_toggle_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \counter[0]_i_1__0\ : label is "soft_lutpair151";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \filter_enable[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \filter_enable[2]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \filter_enable[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \filter_enable[4]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \up_xfer_count[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \up_xfer_count[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \up_xfer_count[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \up_xfer_count[4]_i_1\ : label is "soft_lutpair152";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
  Q(68 downto 0) <= \^q\(68 downto 0);
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
adc_oversampling_en_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adc_oversampling_en_INST_0_i_1_n_0,
      I1 => adc_oversampling_en_INST_0_i_2_n_0,
      I2 => adc_oversampling_en_INST_0_i_3_n_0,
      I3 => adc_oversampling_en_INST_0_i_4_n_0,
      I4 => adc_oversampling_en_INST_0_i_5_n_0,
      I5 => adc_oversampling_en_INST_0_i_6_n_0,
      O => adc_oversampling_en
    );
adc_oversampling_en_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(16),
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => \^q\(12),
      I5 => \^q\(11),
      O => adc_oversampling_en_INST_0_i_1_n_0
    );
adc_oversampling_en_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(22),
      I2 => \^q\(19),
      I3 => \^q\(20),
      I4 => \^q\(18),
      I5 => \^q\(17),
      O => adc_oversampling_en_INST_0_i_2_n_0
    );
adc_oversampling_en_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(34),
      I2 => \^q\(31),
      I3 => \^q\(32),
      I4 => \^q\(30),
      I5 => \^q\(29),
      O => adc_oversampling_en_INST_0_i_3_n_0
    );
adc_oversampling_en_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(28),
      I2 => \^q\(25),
      I3 => \^q\(26),
      I4 => \^q\(24),
      I5 => \^q\(23),
      O => adc_oversampling_en_INST_0_i_4_n_0
    );
adc_oversampling_en_INST_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => adc_oversampling_en_INST_0_i_5_n_0
    );
adc_oversampling_en_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => \^q\(6),
      I5 => \^q\(5),
      O => adc_oversampling_en_INST_0_i_6_n_0
    );
\counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111D1111"
    )
        port map (
      I0 => \counter_reg[0]_1\(0),
      I1 => \counter_reg[0]_1\(13),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \counter_reg[0]\(0)
    );
\counter[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111D1111"
    )
        port map (
      I0 => \counter_reg[0]_0\(0),
      I1 => \counter_reg[0]_0\(13),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => D(0)
    );
\d_data_cntrl_int[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(0),
      Q => \^q\(0),
      R => '0'
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(10),
      Q => \^q\(10),
      R => '0'
    );
\d_data_cntrl_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(11),
      Q => \^q\(11),
      R => '0'
    );
\d_data_cntrl_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(12),
      Q => \^q\(12),
      R => '0'
    );
\d_data_cntrl_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(13),
      Q => \^q\(13),
      R => '0'
    );
\d_data_cntrl_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(14),
      Q => \^q\(14),
      R => '0'
    );
\d_data_cntrl_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(15),
      Q => \^q\(15),
      R => '0'
    );
\d_data_cntrl_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(16),
      Q => \^q\(16),
      R => '0'
    );
\d_data_cntrl_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(17),
      Q => \^q\(17),
      R => '0'
    );
\d_data_cntrl_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(18),
      Q => \^q\(18),
      R => '0'
    );
\d_data_cntrl_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(19),
      Q => \^q\(19),
      R => '0'
    );
\d_data_cntrl_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(1),
      Q => \^q\(1),
      R => '0'
    );
\d_data_cntrl_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(20),
      Q => \^q\(20),
      R => '0'
    );
\d_data_cntrl_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(21),
      Q => \^q\(21),
      R => '0'
    );
\d_data_cntrl_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(22),
      Q => \^q\(22),
      R => '0'
    );
\d_data_cntrl_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(23),
      Q => \^q\(23),
      R => '0'
    );
\d_data_cntrl_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(24),
      Q => \^q\(24),
      R => '0'
    );
\d_data_cntrl_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(25),
      Q => \^q\(25),
      R => '0'
    );
\d_data_cntrl_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(26),
      Q => \^q\(26),
      R => '0'
    );
\d_data_cntrl_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(27),
      Q => \^q\(27),
      R => '0'
    );
\d_data_cntrl_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(28),
      Q => \^q\(28),
      R => '0'
    );
\d_data_cntrl_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(29),
      Q => \^q\(29),
      R => '0'
    );
\d_data_cntrl_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(2),
      Q => \^q\(2),
      R => '0'
    );
\d_data_cntrl_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(30),
      Q => \^q\(30),
      R => '0'
    );
\d_data_cntrl_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(31),
      Q => \^q\(31),
      R => '0'
    );
\d_data_cntrl_int_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(32),
      Q => \^q\(32),
      R => '0'
    );
\d_data_cntrl_int_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(33),
      Q => \^q\(33),
      R => '0'
    );
\d_data_cntrl_int_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(34),
      Q => \^q\(34),
      R => '0'
    );
\d_data_cntrl_int_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(35),
      Q => \^q\(35),
      R => '0'
    );
\d_data_cntrl_int_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(36),
      Q => \^q\(36),
      R => '0'
    );
\d_data_cntrl_int_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(37),
      Q => \^q\(37),
      R => '0'
    );
\d_data_cntrl_int_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(38),
      Q => \^q\(38),
      R => '0'
    );
\d_data_cntrl_int_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(39),
      Q => \^q\(39),
      R => '0'
    );
\d_data_cntrl_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(3),
      Q => \^q\(3),
      R => '0'
    );
\d_data_cntrl_int_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(40),
      Q => \^q\(40),
      R => '0'
    );
\d_data_cntrl_int_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(41),
      Q => \^q\(41),
      R => '0'
    );
\d_data_cntrl_int_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(42),
      Q => \^q\(42),
      R => '0'
    );
\d_data_cntrl_int_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(43),
      Q => \^q\(43),
      R => '0'
    );
\d_data_cntrl_int_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(44),
      Q => \^q\(44),
      R => '0'
    );
\d_data_cntrl_int_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(45),
      Q => \^q\(45),
      R => '0'
    );
\d_data_cntrl_int_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(46),
      Q => \^q\(46),
      R => '0'
    );
\d_data_cntrl_int_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(47),
      Q => \^q\(47),
      R => '0'
    );
\d_data_cntrl_int_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(48),
      Q => \^q\(48),
      R => '0'
    );
\d_data_cntrl_int_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(49),
      Q => \^q\(49),
      R => '0'
    );
\d_data_cntrl_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(4),
      Q => \^q\(4),
      R => '0'
    );
\d_data_cntrl_int_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(50),
      Q => \^q\(50),
      R => '0'
    );
\d_data_cntrl_int_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(51),
      Q => \^q\(51),
      R => '0'
    );
\d_data_cntrl_int_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(52),
      Q => \^q\(52),
      R => '0'
    );
\d_data_cntrl_int_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(53),
      Q => \^q\(53),
      R => '0'
    );
\d_data_cntrl_int_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(54),
      Q => \^q\(54),
      R => '0'
    );
\d_data_cntrl_int_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(55),
      Q => \^q\(55),
      R => '0'
    );
\d_data_cntrl_int_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(56),
      Q => \^q\(56),
      R => '0'
    );
\d_data_cntrl_int_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(57),
      Q => \^q\(57),
      R => '0'
    );
\d_data_cntrl_int_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(58),
      Q => \^q\(58),
      R => '0'
    );
\d_data_cntrl_int_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(59),
      Q => \^q\(59),
      R => '0'
    );
\d_data_cntrl_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(5),
      Q => \^q\(5),
      R => '0'
    );
\d_data_cntrl_int_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(60),
      Q => \^q\(60),
      R => '0'
    );
\d_data_cntrl_int_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(61),
      Q => \^q\(61),
      R => '0'
    );
\d_data_cntrl_int_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(62),
      Q => \^q\(62),
      R => '0'
    );
\d_data_cntrl_int_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(63),
      Q => \^q\(63),
      R => '0'
    );
\d_data_cntrl_int_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(64),
      Q => \^q\(64),
      R => '0'
    );
\d_data_cntrl_int_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(65),
      Q => \^q\(65),
      R => '0'
    );
\d_data_cntrl_int_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(66),
      Q => \^q\(66),
      R => '0'
    );
\d_data_cntrl_int_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(67),
      Q => \^q\(67),
      R => '0'
    );
\d_data_cntrl_int_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(68),
      Q => \^q\(68),
      R => '0'
    );
\d_data_cntrl_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(6),
      Q => \^q\(6),
      R => '0'
    );
\d_data_cntrl_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(7),
      Q => \^q\(7),
      R => '0'
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(8),
      Q => \^q\(8),
      R => '0'
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(9),
      Q => \^q\(9),
      R => '0'
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1,
      R => '0'
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => d_xfer_toggle_m1,
      Q => d_xfer_toggle_m2,
      R => '0'
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3,
      R => '0'
    );
d_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle,
      R => '0'
    );
\decimation_counter1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(18),
      I1 => \out\(15),
      I2 => \^q\(17),
      I3 => \out\(14),
      O => \d_data_cntrl_int_reg[18]_0\(3)
    );
\decimation_counter1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(16),
      I1 => \out\(13),
      I2 => \^q\(15),
      I3 => \out\(12),
      O => \d_data_cntrl_int_reg[18]_0\(2)
    );
\decimation_counter1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(14),
      I1 => \out\(11),
      I2 => \^q\(13),
      I3 => \out\(10),
      O => \d_data_cntrl_int_reg[18]_0\(1)
    );
\decimation_counter1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(12),
      I1 => \out\(9),
      I2 => \^q\(11),
      I3 => \out\(8),
      O => \d_data_cntrl_int_reg[18]_0\(0)
    );
\decimation_counter1_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(26),
      I1 => \out\(23),
      I2 => \^q\(25),
      I3 => \out\(22),
      O => \d_data_cntrl_int_reg[26]_0\(3)
    );
\decimation_counter1_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(24),
      I1 => \out\(21),
      I2 => \^q\(23),
      I3 => \out\(20),
      O => \d_data_cntrl_int_reg[26]_0\(2)
    );
\decimation_counter1_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(22),
      I1 => \out\(19),
      I2 => \^q\(21),
      I3 => \out\(18),
      O => \d_data_cntrl_int_reg[26]_0\(1)
    );
\decimation_counter1_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(20),
      I1 => \out\(17),
      I2 => \^q\(19),
      I3 => \out\(16),
      O => \d_data_cntrl_int_reg[26]_0\(0)
    );
\decimation_counter1_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(34),
      I1 => \out\(31),
      I2 => \^q\(33),
      I3 => \out\(30),
      O => \d_data_cntrl_int_reg[34]_0\(3)
    );
\decimation_counter1_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(32),
      I1 => \out\(29),
      I2 => \^q\(31),
      I3 => \out\(28),
      O => \d_data_cntrl_int_reg[34]_0\(2)
    );
\decimation_counter1_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(30),
      I1 => \out\(27),
      I2 => \^q\(29),
      I3 => \out\(26),
      O => \d_data_cntrl_int_reg[34]_0\(1)
    );
\decimation_counter1_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(28),
      I1 => \out\(25),
      I2 => \^q\(27),
      I3 => \out\(24),
      O => \d_data_cntrl_int_reg[34]_0\(0)
    );
decimation_counter1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(10),
      I1 => \out\(7),
      I2 => \^q\(9),
      I3 => \out\(6),
      O => DI(3)
    );
decimation_counter1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \out\(5),
      I2 => \^q\(7),
      I3 => \out\(4),
      O => DI(2)
    );
decimation_counter1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \out\(3),
      I2 => \^q\(5),
      I3 => \out\(2),
      O => DI(1)
    );
decimation_counter1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \out\(1),
      I2 => \^q\(3),
      I3 => \out\(0),
      O => DI(0)
    );
\filter_enable[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \d_data_cntrl_int_reg[0]_0\(0)
    );
\filter_enable[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \d_data_cntrl_int_reg[0]_0\(1)
    );
\filter_enable[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \d_data_cntrl_int_reg[0]_0\(2)
    );
\filter_enable[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \d_data_cntrl_int_reg[0]_0\(3)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFFEB00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \counter_reg[0]_1\(13),
      I4 => \counter_reg[0]_1\(8),
      O => \counter_reg[15]_0\(6)
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFFEB00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \counter_reg[0]_0\(13),
      I4 => \counter_reg[0]_0\(8),
      O => \counter_reg[15]\(6)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"48FF4800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \counter_reg[0]_1\(13),
      I4 => \counter_reg[0]_1\(7),
      O => \counter_reg[15]_0\(5)
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"48FF4800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \counter_reg[0]_0\(13),
      I4 => \counter_reg[0]_0\(7),
      O => \counter_reg[15]\(5)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9FFD900"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \counter_reg[0]_1\(13),
      I4 => \counter_reg[0]_1\(6),
      O => \counter_reg[15]_0\(4)
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9FFD900"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \counter_reg[0]_0\(13),
      I4 => \counter_reg[0]_0\(6),
      O => \counter_reg[15]\(4)
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"120012FF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \counter_reg[0]_1\(13),
      I4 => \counter_reg[0]_1\(8),
      O => \d_data_cntrl_int_reg[1]_0\(3)
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"120012FF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \counter_reg[0]_0\(13),
      I4 => \counter_reg[0]_0\(8),
      O => \d_data_cntrl_int_reg[1]_1\(3)
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F009FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \counter_reg[0]_0\(13),
      I4 => \counter_reg[0]_0\(7),
      O => \d_data_cntrl_int_reg[1]_1\(2)
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F009FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \counter_reg[0]_1\(13),
      I4 => \counter_reg[0]_1\(7),
      O => \d_data_cntrl_int_reg[1]_0\(2)
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1A001AFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \counter_reg[0]_1\(13),
      I4 => \counter_reg[0]_1\(6),
      O => \d_data_cntrl_int_reg[1]_0\(1)
    );
\i__carry__0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1A001AFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \counter_reg[0]_0\(13),
      I4 => \counter_reg[0]_0\(6),
      O => \d_data_cntrl_int_reg[1]_1\(1)
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \counter_reg[0]_1\(13),
      I3 => \counter_reg[0]_1\(5),
      O => \d_data_cntrl_int_reg[1]_0\(0)
    );
\i__carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \counter_reg[0]_0\(13),
      I3 => \counter_reg[0]_0\(5),
      O => \d_data_cntrl_int_reg[1]_1\(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E222222"
    )
        port map (
      I0 => \counter_reg[0]_0\(10),
      I1 => \counter_reg[0]_0\(13),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \counter_reg[15]\(8)
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E222222"
    )
        port map (
      I0 => \counter_reg[0]_1\(10),
      I1 => \counter_reg[0]_1\(13),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \counter_reg[15]_0\(8)
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFF100"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \counter_reg[0]_1\(13),
      I4 => \counter_reg[0]_1\(9),
      O => \counter_reg[15]_0\(7)
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFF100"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \counter_reg[0]_0\(13),
      I4 => \counter_reg[0]_0\(9),
      O => \counter_reg[15]\(7)
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7FF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_reg[0]_0\(13),
      I4 => \counter_reg[0]_0\(10),
      O => \d_data_cntrl_int_reg[2]_3\(1)
    );
\i__carry__1_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7FF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_reg[0]_1\(13),
      I4 => \counter_reg[0]_1\(10),
      O => \d_data_cntrl_int_reg[2]_4\(1)
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000EFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \counter_reg[0]_1\(13),
      I4 => \counter_reg[0]_1\(9),
      O => \d_data_cntrl_int_reg[2]_4\(0)
    );
\i__carry__1_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000EFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \counter_reg[0]_0\(13),
      I4 => \counter_reg[0]_0\(9),
      O => \d_data_cntrl_int_reg[2]_3\(0)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2E222E"
    )
        port map (
      I0 => \counter_reg[0]_0\(12),
      I1 => \counter_reg[0]_0\(13),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \counter_reg[15]\(10)
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2E222E"
    )
        port map (
      I0 => \counter_reg[0]_1\(12),
      I1 => \counter_reg[0]_1\(13),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \counter_reg[15]_0\(10)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1FFD100"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \counter_reg[0]_1\(13),
      I4 => \counter_reg[0]_1\(11),
      O => \counter_reg[15]_0\(9)
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1FFD100"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \counter_reg[0]_0\(13),
      I4 => \counter_reg[0]_0\(11),
      O => \counter_reg[15]\(9)
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"740074FF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \counter_reg[0]_0\(13),
      I4 => \counter_reg[0]_0\(12),
      O => \d_data_cntrl_int_reg[2]_0\(1)
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"740074FF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \counter_reg[0]_1\(13),
      I4 => \counter_reg[0]_1\(12),
      O => \d_data_cntrl_int_reg[2]_1\(1)
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DDD1D11"
    )
        port map (
      I0 => \counter_reg[0]_1\(11),
      I1 => \counter_reg[0]_1\(13),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \d_data_cntrl_int_reg[2]_1\(0)
    );
\i__carry__2_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DDD1D11"
    )
        port map (
      I0 => \counter_reg[0]_0\(11),
      I1 => \counter_reg[0]_0\(13),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \d_data_cntrl_int_reg[2]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFD00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \counter_reg[0]_1\(13),
      I4 => \counter_reg[0]_1\(0),
      O => \counter_reg[15]_0\(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFD00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \counter_reg[0]_0\(13),
      I4 => \counter_reg[0]_0\(0),
      O => \counter_reg[15]\(0)
    );
\i__carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1FFD100"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \counter_reg[0]_0\(13),
      I4 => \counter_reg[0]_0\(3),
      O => \counter_reg[15]\(3)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1FFD100"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \counter_reg[0]_1\(13),
      I4 => \counter_reg[0]_1\(3),
      O => \counter_reg[15]_0\(3)
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \counter_reg[0]_1\(13),
      I3 => \counter_reg[0]_1\(2),
      O => \counter_reg[15]_0\(2)
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \counter_reg[0]_0\(13),
      I3 => \counter_reg[0]_0\(2),
      O => \counter_reg[15]\(2)
    );
\i__carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFFEB00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \counter_reg[0]_1\(13),
      I4 => \counter_reg[0]_1\(1),
      O => \counter_reg[15]_0\(1)
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFFEB00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \counter_reg[0]_0\(13),
      I4 => \counter_reg[0]_0\(1),
      O => \counter_reg[15]\(1)
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \counter_reg[0]_1\(13),
      I3 => \counter_reg[0]_1\(4),
      O => \d_data_cntrl_int_reg[2]_2\(2)
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \counter_reg[0]_0\(13),
      I3 => \counter_reg[0]_0\(4),
      O => S(2)
    );
\i__carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DDD1D11"
    )
        port map (
      I0 => \counter_reg[0]_0\(3),
      I1 => \counter_reg[0]_0\(13),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => S(1)
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DDD1D11"
    )
        port map (
      I0 => \counter_reg[0]_1\(3),
      I1 => \counter_reg[0]_1\(13),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \d_data_cntrl_int_reg[2]_2\(1)
    );
\i__carry_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"120012FF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \counter_reg[0]_1\(13),
      I4 => \counter_reg[0]_1\(1),
      O => \d_data_cntrl_int_reg[2]_2\(0)
    );
\i__carry_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"120012FF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \counter_reg[0]_0\(13),
      I4 => \counter_reg[0]_0\(1),
      O => S(0)
    );
up_axi_awready_int_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^s_axi_aresetn_0\
    );
\up_xfer_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      O => p_0_in(0)
    );
\up_xfer_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      I1 => up_xfer_count_reg(1),
      O => p_0_in(1)
    );
\up_xfer_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      I1 => up_xfer_count_reg(1),
      I2 => up_xfer_count_reg(2),
      O => p_0_in(2)
    );
\up_xfer_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => up_xfer_count_reg(1),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(2),
      I3 => up_xfer_count_reg(3),
      O => p_0_in(3)
    );
\up_xfer_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(3),
      I4 => up_xfer_count_reg(4),
      O => p_0_in(4)
    );
\up_xfer_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => up_xfer_count_reg(3),
      I1 => up_xfer_count_reg(1),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(2),
      I4 => up_xfer_count_reg(4),
      I5 => up_xfer_count_reg(5),
      O => p_0_in(5)
    );
\up_xfer_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(0),
      Q => up_xfer_count_reg(0),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(1),
      Q => up_xfer_count_reg(1),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(2),
      Q => up_xfer_count_reg(2),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(3),
      Q => up_xfer_count_reg(3),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => up_xfer_count_reg(4),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(5),
      Q => up_xfer_count_reg(5),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(0),
      Q => up_xfer_data(0),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(10),
      Q => up_xfer_data(10),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(11),
      Q => up_xfer_data(11),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(12),
      Q => up_xfer_data(12),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(13),
      Q => up_xfer_data(13),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(14),
      Q => up_xfer_data(14),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(15),
      Q => up_xfer_data(15),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(16),
      Q => up_xfer_data(16),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(17),
      Q => up_xfer_data(17),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(18),
      Q => up_xfer_data(18),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(19),
      Q => up_xfer_data(19),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(1),
      Q => up_xfer_data(1),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(20),
      Q => up_xfer_data(20),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(21),
      Q => up_xfer_data(21),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(22),
      Q => up_xfer_data(22),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(23),
      Q => up_xfer_data(23),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(24),
      Q => up_xfer_data(24),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(25),
      Q => up_xfer_data(25),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(26),
      Q => up_xfer_data(26),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(27),
      Q => up_xfer_data(27),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(28),
      Q => up_xfer_data(28),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(29),
      Q => up_xfer_data(29),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(2),
      Q => up_xfer_data(2),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(30),
      Q => up_xfer_data(30),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(31),
      Q => up_xfer_data(31),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(32),
      Q => up_xfer_data(32),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(33),
      Q => up_xfer_data(33),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(34),
      Q => up_xfer_data(34),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(35),
      Q => up_xfer_data(35),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(36),
      Q => up_xfer_data(36),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(37),
      Q => up_xfer_data(37),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(38),
      Q => up_xfer_data(38),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(39),
      Q => up_xfer_data(39),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(3),
      Q => up_xfer_data(3),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(40),
      Q => up_xfer_data(40),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(41),
      Q => up_xfer_data(41),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(42),
      Q => up_xfer_data(42),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(43),
      Q => up_xfer_data(43),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(44),
      Q => up_xfer_data(44),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(45),
      Q => up_xfer_data(45),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(46),
      Q => up_xfer_data(46),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(47),
      Q => up_xfer_data(47),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(48),
      Q => up_xfer_data(48),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(49),
      Q => up_xfer_data(49),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(4),
      Q => up_xfer_data(4),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(50),
      Q => up_xfer_data(50),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(51),
      Q => up_xfer_data(51),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(52),
      Q => up_xfer_data(52),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(53),
      Q => up_xfer_data(53),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(54),
      Q => up_xfer_data(54),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(55),
      Q => up_xfer_data(55),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(56),
      Q => up_xfer_data(56),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(57),
      Q => up_xfer_data(57),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(58),
      Q => up_xfer_data(58),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(59),
      Q => up_xfer_data(59),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(5),
      Q => up_xfer_data(5),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(60),
      Q => up_xfer_data(60),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(61),
      Q => up_xfer_data(61),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(62),
      Q => up_xfer_data(62),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(63),
      Q => up_xfer_data(63),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(64),
      Q => up_xfer_data(64),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(65),
      Q => up_xfer_data(65),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(66),
      Q => up_xfer_data(66),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(67),
      Q => up_xfer_data(67),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(68),
      Q => up_xfer_data(68),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(6),
      Q => up_xfer_data(6),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(7),
      Q => up_xfer_data(7),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(8),
      Q => up_xfer_data(8),
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[68]_0\(9),
      Q => up_xfer_data(9),
      R => \^s_axi_aresetn_0\
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_state_m1,
      R => \^s_axi_aresetn_0\
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1,
      Q => up_xfer_state_m2,
      R => \^s_axi_aresetn_0\
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2,
      Q => up_xfer_state,
      R => \^s_axi_aresetn_0\
    );
up_xfer_toggle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_xfer_toggle_i_3_n_0,
      I1 => up_xfer_state,
      I2 => up_xfer_toggle,
      O => up_xfer_toggle_i_1_n_0
    );
up_xfer_toggle_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => p_2_in
    );
up_xfer_toggle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => up_xfer_count_reg(5),
      I1 => up_xfer_count_reg(4),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(0),
      I4 => up_xfer_count_reg(3),
      I5 => up_xfer_count_reg(2),
      O => up_xfer_toggle_i_3_n_0
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => p_2_in,
      Q => up_xfer_toggle,
      R => \^s_axi_aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_xil_internal_svlib_MULT_MACRO is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_xil_internal_svlib_MULT_MACRO : entity is "xil_internal_svlib_MULT_MACRO";
end system_axi_adc_decimate_0_xil_internal_svlib_MULT_MACRO;

architecture STRUCTURE of system_axi_adc_decimate_0_xil_internal_svlib_MULT_MACRO is
  signal \dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_i_s\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => A(14),
      A(23) => A(14),
      A(22 downto 8) => A(14 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16 downto 1) => Q(15 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => adc_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \dsp_v5_1.DSP48_V5_1_n_63\,
      P(38 downto 23) => D(15 downto 0),
      P(22 downto 9) => \g_loop[0].p1_data_p_i_s\(13 downto 0),
      P(8 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_xil_internal_svlib_MULT_MACRO_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_xil_internal_svlib_MULT_MACRO_4 : entity is "xil_internal_svlib_MULT_MACRO";
end system_axi_adc_decimate_0_xil_internal_svlib_MULT_MACRO_4;

architecture STRUCTURE of system_axi_adc_decimate_0_xil_internal_svlib_MULT_MACRO_4 is
  signal \dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_i_s\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => A(14),
      A(23) => A(14),
      A(22 downto 8) => A(14 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16 downto 1) => Q(15 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => adc_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \dsp_v5_1.DSP48_V5_1_n_63\,
      P(38 downto 23) => D(15 downto 0),
      P(22 downto 9) => \g_loop[0].p1_data_p_i_s\(13 downto 0),
      P(8 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_ad_mul is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \p1_ddata_reg[15]_0\ : out STD_LOGIC;
    \p1_ddata_reg[13]_0\ : out STD_LOGIC;
    \p1_ddata_reg[12]_0\ : out STD_LOGIC;
    \p1_ddata_reg[11]_0\ : out STD_LOGIC;
    adc_clk_0 : out STD_LOGIC;
    adc_clk_1 : out STD_LOGIC;
    adc_clk_2 : out STD_LOGIC;
    adc_clk_3 : out STD_LOGIC;
    adc_clk_4 : out STD_LOGIC;
    adc_clk_5 : out STD_LOGIC;
    adc_clk_6 : out STD_LOGIC;
    adc_clk_7 : out STD_LOGIC;
    adc_clk_8 : out STD_LOGIC;
    adc_clk_9 : out STD_LOGIC;
    adc_clk_10 : out STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_clk : in STD_LOGIC;
    adc_data_b : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_ddata_reg[11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_ddata_reg[15]_1\ : in STD_LOGIC;
    \p1_ddata_reg[13]_1\ : in STD_LOGIC;
    \p1_ddata_reg[12]_1\ : in STD_LOGIC;
    \p1_ddata_reg[11]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_ad_mul : entity is "ad_mul";
end system_axi_adc_decimate_0_ad_mul;

architecture STRUCTURE of system_axi_adc_decimate_0_ad_mul is
  signal \p1_ddata[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \p1_ddata_reg_n_0_[11]\ : STD_LOGIC;
  signal \p1_ddata_reg_n_0_[12]\ : STD_LOGIC;
  signal \p1_ddata_reg_n_0_[13]\ : STD_LOGIC;
  signal \p1_ddata_reg_n_0_[15]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ddata_out_reg[0]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \ddata_out_reg[0]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg[0]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[10]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[10]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg[10]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[11]_srl2\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[11]_srl2\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg[11]_srl2 ";
  attribute srl_bus_name of \ddata_out_reg[12]_srl2\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[12]_srl2\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg[12]_srl2 ";
  attribute srl_bus_name of \ddata_out_reg[13]_srl2\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[13]_srl2\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg[13]_srl2 ";
  attribute srl_bus_name of \ddata_out_reg[15]_srl2\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[15]_srl2\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg[15]_srl2 ";
  attribute srl_bus_name of \ddata_out_reg[1]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[1]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg[1]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[2]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[2]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg[2]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[3]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[3]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg[3]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[4]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[4]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg[4]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[5]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[5]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg[5]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[6]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[6]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg[6]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[7]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[7]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg[7]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[8]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[8]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg[8]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[9]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[9]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_b/g_loop[0].i_mul_i/ddata_out_reg[9]_srl3 ";
begin
\ddata_out_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(0),
      Q => adc_clk_10
    );
\ddata_out_reg[10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(10),
      Q => adc_clk_0
    );
\ddata_out_reg[11]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => \p1_ddata_reg_n_0_[11]\,
      Q => \p1_ddata_reg[11]_0\
    );
\ddata_out_reg[12]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => \p1_ddata_reg_n_0_[12]\,
      Q => \p1_ddata_reg[12]_0\
    );
\ddata_out_reg[13]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => \p1_ddata_reg_n_0_[13]\,
      Q => \p1_ddata_reg[13]_0\
    );
\ddata_out_reg[15]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => \p1_ddata_reg_n_0_[15]\,
      Q => \p1_ddata_reg[15]_0\
    );
\ddata_out_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(1),
      Q => adc_clk_9
    );
\ddata_out_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(2),
      Q => adc_clk_8
    );
\ddata_out_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(3),
      Q => adc_clk_7
    );
\ddata_out_reg[4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(4),
      Q => adc_clk_6
    );
\ddata_out_reg[5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(5),
      Q => adc_clk_5
    );
\ddata_out_reg[6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(6),
      Q => adc_clk_4
    );
\ddata_out_reg[7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(7),
      Q => adc_clk_3
    );
\ddata_out_reg[8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(8),
      Q => adc_clk_2
    );
\ddata_out_reg[9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(9),
      Q => adc_clk_1
    );
i_mult_macro: entity work.system_axi_adc_decimate_0_xil_internal_svlib_MULT_MACRO
     port map (
      A(14 downto 0) => A(14 downto 0),
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      adc_clk => adc_clk
    );
\p1_ddata[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adc_data_b(0),
      I1 => \p1_ddata_reg[11]_1\(0),
      O => \p1_ddata[15]_i_1__0_n_0\
    );
\p1_ddata_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \p1_ddata_reg[11]_2\,
      Q => \p1_ddata_reg_n_0_[11]\,
      S => \p1_ddata[15]_i_1__0_n_0\
    );
\p1_ddata_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \p1_ddata_reg[12]_1\,
      Q => \p1_ddata_reg_n_0_[12]\,
      S => \p1_ddata[15]_i_1__0_n_0\
    );
\p1_ddata_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \p1_ddata_reg[13]_1\,
      Q => \p1_ddata_reg_n_0_[13]\,
      S => \p1_ddata[15]_i_1__0_n_0\
    );
\p1_ddata_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \p1_ddata_reg[15]_1\,
      Q => \p1_ddata_reg_n_0_[15]\,
      S => \p1_ddata[15]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_ad_mul_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \p1_ddata_reg[15]_0\ : out STD_LOGIC;
    \p1_ddata_reg[13]_0\ : out STD_LOGIC;
    \p1_ddata_reg[12]_0\ : out STD_LOGIC;
    \p1_ddata_reg[11]_0\ : out STD_LOGIC;
    adc_clk_0 : out STD_LOGIC;
    adc_clk_1 : out STD_LOGIC;
    adc_clk_2 : out STD_LOGIC;
    adc_clk_3 : out STD_LOGIC;
    adc_clk_4 : out STD_LOGIC;
    adc_clk_5 : out STD_LOGIC;
    adc_clk_6 : out STD_LOGIC;
    adc_clk_7 : out STD_LOGIC;
    adc_clk_8 : out STD_LOGIC;
    adc_clk_9 : out STD_LOGIC;
    adc_clk_10 : out STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_clk : in STD_LOGIC;
    adc_data_a : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_ddata_reg[11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_ddata_reg[15]_1\ : in STD_LOGIC;
    \p1_ddata_reg[13]_1\ : in STD_LOGIC;
    \p1_ddata_reg[12]_1\ : in STD_LOGIC;
    \p1_ddata_reg[11]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_ad_mul_3 : entity is "ad_mul";
end system_axi_adc_decimate_0_ad_mul_3;

architecture STRUCTURE of system_axi_adc_decimate_0_ad_mul_3 is
  signal p1_ddata : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal \p1_ddata[15]_i_1_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ddata_out_reg[0]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \ddata_out_reg[0]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg[0]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[10]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[10]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg[10]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[11]_srl2\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[11]_srl2\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg[11]_srl2 ";
  attribute srl_bus_name of \ddata_out_reg[12]_srl2\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[12]_srl2\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg[12]_srl2 ";
  attribute srl_bus_name of \ddata_out_reg[13]_srl2\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[13]_srl2\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg[13]_srl2 ";
  attribute srl_bus_name of \ddata_out_reg[15]_srl2\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[15]_srl2\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg[15]_srl2 ";
  attribute srl_bus_name of \ddata_out_reg[1]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[1]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg[1]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[2]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[2]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg[2]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[3]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[3]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg[3]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[4]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[4]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg[4]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[5]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[5]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg[5]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[6]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[6]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg[6]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[7]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[7]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg[7]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[8]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[8]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg[8]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[9]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[9]_srl3\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].i_mul_i/ddata_out_reg[9]_srl3 ";
begin
\ddata_out_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(0),
      Q => adc_clk_10
    );
\ddata_out_reg[10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(10),
      Q => adc_clk_0
    );
\ddata_out_reg[11]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => p1_ddata(11),
      Q => \p1_ddata_reg[11]_0\
    );
\ddata_out_reg[12]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => p1_ddata(12),
      Q => \p1_ddata_reg[12]_0\
    );
\ddata_out_reg[13]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => p1_ddata(13),
      Q => \p1_ddata_reg[13]_0\
    );
\ddata_out_reg[15]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => p1_ddata(15),
      Q => \p1_ddata_reg[15]_0\
    );
\ddata_out_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(1),
      Q => adc_clk_9
    );
\ddata_out_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(2),
      Q => adc_clk_8
    );
\ddata_out_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(3),
      Q => adc_clk_7
    );
\ddata_out_reg[4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(4),
      Q => adc_clk_6
    );
\ddata_out_reg[5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(5),
      Q => adc_clk_5
    );
\ddata_out_reg[6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(6),
      Q => adc_clk_4
    );
\ddata_out_reg[7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(7),
      Q => adc_clk_3
    );
\ddata_out_reg[8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(8),
      Q => adc_clk_2
    );
\ddata_out_reg[9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => A(9),
      Q => adc_clk_1
    );
i_mult_macro: entity work.system_axi_adc_decimate_0_xil_internal_svlib_MULT_MACRO_4
     port map (
      A(14 downto 0) => A(14 downto 0),
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      adc_clk => adc_clk
    );
\p1_ddata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adc_data_a(0),
      I1 => \p1_ddata_reg[11]_1\(0),
      O => \p1_ddata[15]_i_1_n_0\
    );
\p1_ddata_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \p1_ddata_reg[11]_2\,
      Q => p1_ddata(11),
      S => \p1_ddata[15]_i_1_n_0\
    );
\p1_ddata_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \p1_ddata_reg[12]_1\,
      Q => p1_ddata(12),
      S => \p1_ddata[15]_i_1_n_0\
    );
\p1_ddata_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \p1_ddata_reg[13]_1\,
      Q => p1_ddata(13),
      S => \p1_ddata[15]_i_1_n_0\
    );
\p1_ddata_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \p1_ddata_reg[15]_1\,
      Q => p1_ddata(15),
      S => \p1_ddata[15]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_axi_adc_decimate_reg is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    up_wack : out STD_LOGIC;
    up_rack : out STD_LOGIC;
    \counter_reg[15]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 68 downto 0 );
    \d_data_cntrl_int_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \d_data_cntrl_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \d_data_cntrl_int_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \d_data_cntrl_int_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[2]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[18]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[26]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[34]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_oversampling_en : out STD_LOGIC;
    \up_scratch_reg[0]_0\ : out STD_LOGIC;
    \up_scratch_reg[31]_0\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \up_config_reg[1]_0\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \up_scratch_reg[1]_0\ : out STD_LOGIC;
    \up_scratch_reg[2]_0\ : out STD_LOGIC;
    \up_rdata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    adc_clk : in STD_LOGIC;
    up_wreq : in STD_LOGIC;
    up_rreq_int : in STD_LOGIC;
    \counter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \counter_reg[0]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    \up_rdata_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_decimation_ratio_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_filter_mask0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_correction_coefficient_a_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_correction_coefficient_b_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_config0 : in STD_LOGIC;
    \up_scratch_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_axi_adc_decimate_reg : entity is "axi_adc_decimate_reg";
end system_axi_adc_decimate_0_axi_adc_decimate_reg;

architecture STRUCTURE of system_axi_adc_decimate_0_axi_adc_decimate_reg is
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
  signal \up_config[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_config[1]_i_1_n_0\ : STD_LOGIC;
  signal \^up_config_reg[1]_0\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal up_data_cntrl : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \up_filter_mask[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_filter_mask[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_filter_mask[2]_i_1_n_0\ : STD_LOGIC;
  signal up_scratch : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_config[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \up_filter_mask[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \up_filter_mask[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \up_filter_mask[2]_i_1\ : label is "soft_lutpair155";
begin
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
  \up_config_reg[1]_0\(62 downto 0) <= \^up_config_reg[1]_0\(62 downto 0);
i_xfer_cntrl: entity work.system_axi_adc_decimate_0_up_xfer_cntrl
     port map (
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      Q(68 downto 0) => Q(68 downto 0),
      S(2 downto 0) => S(2 downto 0),
      adc_clk => adc_clk,
      adc_oversampling_en => adc_oversampling_en,
      \counter_reg[0]\(0) => \counter_reg[0]\(0),
      \counter_reg[0]_0\(13 downto 0) => \counter_reg[0]_0\(13 downto 0),
      \counter_reg[0]_1\(13 downto 0) => \counter_reg[0]_1\(13 downto 0),
      \counter_reg[15]\(10 downto 0) => \counter_reg[15]\(10 downto 0),
      \counter_reg[15]_0\(10 downto 0) => \counter_reg[15]_0\(10 downto 0),
      \d_data_cntrl_int_reg[0]_0\(3 downto 0) => \d_data_cntrl_int_reg[0]\(3 downto 0),
      \d_data_cntrl_int_reg[18]_0\(3 downto 0) => \d_data_cntrl_int_reg[18]\(3 downto 0),
      \d_data_cntrl_int_reg[1]_0\(3 downto 0) => \d_data_cntrl_int_reg[1]\(3 downto 0),
      \d_data_cntrl_int_reg[1]_1\(3 downto 0) => \d_data_cntrl_int_reg[1]_0\(3 downto 0),
      \d_data_cntrl_int_reg[26]_0\(3 downto 0) => \d_data_cntrl_int_reg[26]\(3 downto 0),
      \d_data_cntrl_int_reg[2]_0\(1 downto 0) => \d_data_cntrl_int_reg[2]\(1 downto 0),
      \d_data_cntrl_int_reg[2]_1\(1 downto 0) => \d_data_cntrl_int_reg[2]_0\(1 downto 0),
      \d_data_cntrl_int_reg[2]_2\(2 downto 0) => \d_data_cntrl_int_reg[2]_1\(2 downto 0),
      \d_data_cntrl_int_reg[2]_3\(1 downto 0) => \d_data_cntrl_int_reg[2]_2\(1 downto 0),
      \d_data_cntrl_int_reg[2]_4\(1 downto 0) => \d_data_cntrl_int_reg[2]_3\(1 downto 0),
      \d_data_cntrl_int_reg[34]_0\(3 downto 0) => \d_data_cntrl_int_reg[34]\(3 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => \^s_axi_aresetn_0\,
      \up_xfer_data_reg[68]_0\(68 downto 38) => \^up_config_reg[1]_0\(62 downto 32),
      \up_xfer_data_reg[68]_0\(37 downto 35) => up_data_cntrl(37 downto 35),
      \up_xfer_data_reg[68]_0\(34 downto 3) => \^up_config_reg[1]_0\(31 downto 0),
      \up_xfer_data_reg[68]_0\(2 downto 0) => up_data_cntrl(2 downto 0)
    );
\up_config[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \up_decimation_ratio_reg[31]_0\(0),
      I1 => up_config0,
      I2 => \^up_config_reg[1]_0\(61),
      O => \up_config[0]_i_1_n_0\
    );
\up_config[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \up_decimation_ratio_reg[31]_0\(1),
      I1 => up_config0,
      I2 => \^up_config_reg[1]_0\(62),
      O => \up_config[1]_i_1_n_0\
    );
\up_config_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_config[0]_i_1_n_0\,
      Q => \^up_config_reg[1]_0\(61)
    );
\up_config_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_config[1]_i_1_n_0\,
      Q => \^up_config_reg[1]_0\(62)
    );
\up_correction_coefficient_a_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(0),
      Q => up_data_cntrl(35)
    );
\up_correction_coefficient_a_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(10),
      Q => \^up_config_reg[1]_0\(39)
    );
\up_correction_coefficient_a_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(11),
      Q => \^up_config_reg[1]_0\(40)
    );
\up_correction_coefficient_a_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(12),
      Q => \^up_config_reg[1]_0\(41)
    );
\up_correction_coefficient_a_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(13),
      Q => \^up_config_reg[1]_0\(42)
    );
\up_correction_coefficient_a_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(14),
      Q => \^up_config_reg[1]_0\(43)
    );
\up_correction_coefficient_a_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(15),
      Q => \^up_config_reg[1]_0\(44)
    );
\up_correction_coefficient_a_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(1),
      Q => up_data_cntrl(36)
    );
\up_correction_coefficient_a_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(2),
      Q => up_data_cntrl(37)
    );
\up_correction_coefficient_a_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(3),
      Q => \^up_config_reg[1]_0\(32)
    );
\up_correction_coefficient_a_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(4),
      Q => \^up_config_reg[1]_0\(33)
    );
\up_correction_coefficient_a_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(5),
      Q => \^up_config_reg[1]_0\(34)
    );
\up_correction_coefficient_a_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(6),
      Q => \^up_config_reg[1]_0\(35)
    );
\up_correction_coefficient_a_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(7),
      Q => \^up_config_reg[1]_0\(36)
    );
\up_correction_coefficient_a_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(8),
      Q => \^up_config_reg[1]_0\(37)
    );
\up_correction_coefficient_a_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(9),
      Q => \^up_config_reg[1]_0\(38)
    );
\up_correction_coefficient_b_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(0),
      Q => \^up_config_reg[1]_0\(45)
    );
\up_correction_coefficient_b_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(10),
      Q => \^up_config_reg[1]_0\(55)
    );
\up_correction_coefficient_b_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(11),
      Q => \^up_config_reg[1]_0\(56)
    );
\up_correction_coefficient_b_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(12),
      Q => \^up_config_reg[1]_0\(57)
    );
\up_correction_coefficient_b_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(13),
      Q => \^up_config_reg[1]_0\(58)
    );
\up_correction_coefficient_b_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(14),
      Q => \^up_config_reg[1]_0\(59)
    );
\up_correction_coefficient_b_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(15),
      Q => \^up_config_reg[1]_0\(60)
    );
\up_correction_coefficient_b_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(1),
      Q => \^up_config_reg[1]_0\(46)
    );
\up_correction_coefficient_b_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(2),
      Q => \^up_config_reg[1]_0\(47)
    );
\up_correction_coefficient_b_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(3),
      Q => \^up_config_reg[1]_0\(48)
    );
\up_correction_coefficient_b_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(4),
      Q => \^up_config_reg[1]_0\(49)
    );
\up_correction_coefficient_b_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(5),
      Q => \^up_config_reg[1]_0\(50)
    );
\up_correction_coefficient_b_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(6),
      Q => \^up_config_reg[1]_0\(51)
    );
\up_correction_coefficient_b_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(7),
      Q => \^up_config_reg[1]_0\(52)
    );
\up_correction_coefficient_b_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(8),
      Q => \^up_config_reg[1]_0\(53)
    );
\up_correction_coefficient_b_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(9),
      Q => \^up_config_reg[1]_0\(54)
    );
\up_decimation_ratio_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(0),
      Q => \^up_config_reg[1]_0\(0)
    );
\up_decimation_ratio_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(10),
      Q => \^up_config_reg[1]_0\(10)
    );
\up_decimation_ratio_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(11),
      Q => \^up_config_reg[1]_0\(11)
    );
\up_decimation_ratio_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(12),
      Q => \^up_config_reg[1]_0\(12)
    );
\up_decimation_ratio_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(13),
      Q => \^up_config_reg[1]_0\(13)
    );
\up_decimation_ratio_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(14),
      Q => \^up_config_reg[1]_0\(14)
    );
\up_decimation_ratio_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(15),
      Q => \^up_config_reg[1]_0\(15)
    );
\up_decimation_ratio_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(16),
      Q => \^up_config_reg[1]_0\(16)
    );
\up_decimation_ratio_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(17),
      Q => \^up_config_reg[1]_0\(17)
    );
\up_decimation_ratio_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(18),
      Q => \^up_config_reg[1]_0\(18)
    );
\up_decimation_ratio_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(19),
      Q => \^up_config_reg[1]_0\(19)
    );
\up_decimation_ratio_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(1),
      Q => \^up_config_reg[1]_0\(1)
    );
\up_decimation_ratio_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(20),
      Q => \^up_config_reg[1]_0\(20)
    );
\up_decimation_ratio_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(21),
      Q => \^up_config_reg[1]_0\(21)
    );
\up_decimation_ratio_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(22),
      Q => \^up_config_reg[1]_0\(22)
    );
\up_decimation_ratio_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(23),
      Q => \^up_config_reg[1]_0\(23)
    );
\up_decimation_ratio_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(24),
      Q => \^up_config_reg[1]_0\(24)
    );
\up_decimation_ratio_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(25),
      Q => \^up_config_reg[1]_0\(25)
    );
\up_decimation_ratio_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(26),
      Q => \^up_config_reg[1]_0\(26)
    );
\up_decimation_ratio_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(27),
      Q => \^up_config_reg[1]_0\(27)
    );
\up_decimation_ratio_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(28),
      Q => \^up_config_reg[1]_0\(28)
    );
\up_decimation_ratio_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(29),
      Q => \^up_config_reg[1]_0\(29)
    );
\up_decimation_ratio_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(2),
      Q => \^up_config_reg[1]_0\(2)
    );
\up_decimation_ratio_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(30),
      Q => \^up_config_reg[1]_0\(30)
    );
\up_decimation_ratio_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(31),
      Q => \^up_config_reg[1]_0\(31)
    );
\up_decimation_ratio_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(3),
      Q => \^up_config_reg[1]_0\(3)
    );
\up_decimation_ratio_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(4),
      Q => \^up_config_reg[1]_0\(4)
    );
\up_decimation_ratio_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(5),
      Q => \^up_config_reg[1]_0\(5)
    );
\up_decimation_ratio_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(6),
      Q => \^up_config_reg[1]_0\(6)
    );
\up_decimation_ratio_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(7),
      Q => \^up_config_reg[1]_0\(7)
    );
\up_decimation_ratio_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(8),
      Q => \^up_config_reg[1]_0\(8)
    );
\up_decimation_ratio_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(9),
      Q => \^up_config_reg[1]_0\(9)
    );
\up_filter_mask[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \up_decimation_ratio_reg[31]_0\(0),
      I1 => up_filter_mask0,
      I2 => up_data_cntrl(0),
      O => \up_filter_mask[0]_i_1_n_0\
    );
\up_filter_mask[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \up_decimation_ratio_reg[31]_0\(1),
      I1 => up_filter_mask0,
      I2 => up_data_cntrl(1),
      O => \up_filter_mask[1]_i_1_n_0\
    );
\up_filter_mask[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \up_decimation_ratio_reg[31]_0\(2),
      I1 => up_filter_mask0,
      I2 => up_data_cntrl(2),
      O => \up_filter_mask[2]_i_1_n_0\
    );
\up_filter_mask_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_filter_mask[0]_i_1_n_0\,
      Q => up_data_cntrl(0)
    );
\up_filter_mask_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_filter_mask[1]_i_1_n_0\,
      Q => up_data_cntrl(1)
    );
\up_filter_mask_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_filter_mask[2]_i_1_n_0\,
      Q => up_data_cntrl(2)
    );
up_rack_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => up_rreq_int,
      Q => up_rack
    );
\up_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCDFDFFFFCDFD"
    )
        port map (
      I0 => up_scratch(0),
      I1 => \up_rdata_reg[0]_0\(1),
      I2 => \up_rdata_reg[0]_0\(2),
      I3 => up_data_cntrl(0),
      I4 => \up_rdata_reg[0]_0\(0),
      I5 => up_data_cntrl(35),
      O => \up_scratch_reg[0]_0\
    );
\up_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCDFDFFFFCDFD"
    )
        port map (
      I0 => up_scratch(1),
      I1 => \up_rdata_reg[0]_0\(1),
      I2 => \up_rdata_reg[0]_0\(2),
      I3 => up_data_cntrl(1),
      I4 => \up_rdata_reg[0]_0\(0),
      I5 => up_data_cntrl(36),
      O => \up_scratch_reg[1]_0\
    );
\up_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCDFDFFFFCDFD"
    )
        port map (
      I0 => up_scratch(2),
      I1 => \up_rdata_reg[0]_0\(1),
      I2 => \up_rdata_reg[0]_0\(2),
      I3 => up_data_cntrl(2),
      I4 => \up_rdata_reg[0]_0\(0),
      I5 => up_data_cntrl(37),
      O => \up_scratch_reg[2]_0\
    );
\up_rdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(0),
      Q => \up_rdata_reg[31]_0\(0)
    );
\up_rdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(10),
      Q => \up_rdata_reg[31]_0\(10)
    );
\up_rdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(11),
      Q => \up_rdata_reg[31]_0\(11)
    );
\up_rdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(12),
      Q => \up_rdata_reg[31]_0\(12)
    );
\up_rdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(13),
      Q => \up_rdata_reg[31]_0\(13)
    );
\up_rdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(14),
      Q => \up_rdata_reg[31]_0\(14)
    );
\up_rdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(15),
      Q => \up_rdata_reg[31]_0\(15)
    );
\up_rdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(16),
      Q => \up_rdata_reg[31]_0\(16)
    );
\up_rdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(17),
      Q => \up_rdata_reg[31]_0\(17)
    );
\up_rdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(18),
      Q => \up_rdata_reg[31]_0\(18)
    );
\up_rdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(19),
      Q => \up_rdata_reg[31]_0\(19)
    );
\up_rdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(1),
      Q => \up_rdata_reg[31]_0\(1)
    );
\up_rdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(20),
      Q => \up_rdata_reg[31]_0\(20)
    );
\up_rdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(21),
      Q => \up_rdata_reg[31]_0\(21)
    );
\up_rdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(22),
      Q => \up_rdata_reg[31]_0\(22)
    );
\up_rdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(23),
      Q => \up_rdata_reg[31]_0\(23)
    );
\up_rdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(24),
      Q => \up_rdata_reg[31]_0\(24)
    );
\up_rdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(25),
      Q => \up_rdata_reg[31]_0\(25)
    );
\up_rdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(26),
      Q => \up_rdata_reg[31]_0\(26)
    );
\up_rdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(27),
      Q => \up_rdata_reg[31]_0\(27)
    );
\up_rdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(28),
      Q => \up_rdata_reg[31]_0\(28)
    );
\up_rdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(29),
      Q => \up_rdata_reg[31]_0\(29)
    );
\up_rdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(2),
      Q => \up_rdata_reg[31]_0\(2)
    );
\up_rdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(30),
      Q => \up_rdata_reg[31]_0\(30)
    );
\up_rdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(31),
      Q => \up_rdata_reg[31]_0\(31)
    );
\up_rdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(3),
      Q => \up_rdata_reg[31]_0\(3)
    );
\up_rdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(4),
      Q => \up_rdata_reg[31]_0\(4)
    );
\up_rdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(5),
      Q => \up_rdata_reg[31]_0\(5)
    );
\up_rdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(6),
      Q => \up_rdata_reg[31]_0\(6)
    );
\up_rdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(7),
      Q => \up_rdata_reg[31]_0\(7)
    );
\up_rdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(8),
      Q => \up_rdata_reg[31]_0\(8)
    );
\up_rdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_reg[31]_1\(9),
      Q => \up_rdata_reg[31]_0\(9)
    );
\up_scratch_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(0),
      Q => up_scratch(0)
    );
\up_scratch_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(10),
      Q => \up_scratch_reg[31]_0\(7)
    );
\up_scratch_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(11),
      Q => \up_scratch_reg[31]_0\(8)
    );
\up_scratch_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(12),
      Q => \up_scratch_reg[31]_0\(9)
    );
\up_scratch_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(13),
      Q => \up_scratch_reg[31]_0\(10)
    );
\up_scratch_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(14),
      Q => \up_scratch_reg[31]_0\(11)
    );
\up_scratch_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(15),
      Q => \up_scratch_reg[31]_0\(12)
    );
\up_scratch_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(16),
      Q => \up_scratch_reg[31]_0\(13)
    );
\up_scratch_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(17),
      Q => \up_scratch_reg[31]_0\(14)
    );
\up_scratch_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(18),
      Q => \up_scratch_reg[31]_0\(15)
    );
\up_scratch_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(19),
      Q => \up_scratch_reg[31]_0\(16)
    );
\up_scratch_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(1),
      Q => up_scratch(1)
    );
\up_scratch_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(20),
      Q => \up_scratch_reg[31]_0\(17)
    );
\up_scratch_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(21),
      Q => \up_scratch_reg[31]_0\(18)
    );
\up_scratch_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(22),
      Q => \up_scratch_reg[31]_0\(19)
    );
\up_scratch_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(23),
      Q => \up_scratch_reg[31]_0\(20)
    );
\up_scratch_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(24),
      Q => \up_scratch_reg[31]_0\(21)
    );
\up_scratch_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(25),
      Q => \up_scratch_reg[31]_0\(22)
    );
\up_scratch_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(26),
      Q => \up_scratch_reg[31]_0\(23)
    );
\up_scratch_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(27),
      Q => \up_scratch_reg[31]_0\(24)
    );
\up_scratch_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(28),
      Q => \up_scratch_reg[31]_0\(25)
    );
\up_scratch_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(29),
      Q => \up_scratch_reg[31]_0\(26)
    );
\up_scratch_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(2),
      Q => up_scratch(2)
    );
\up_scratch_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(30),
      Q => \up_scratch_reg[31]_0\(27)
    );
\up_scratch_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(31),
      Q => \up_scratch_reg[31]_0\(28)
    );
\up_scratch_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(3),
      Q => \up_scratch_reg[31]_0\(0)
    );
\up_scratch_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(4),
      Q => \up_scratch_reg[31]_0\(1)
    );
\up_scratch_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(5),
      Q => \up_scratch_reg[31]_0\(2)
    );
\up_scratch_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(6),
      Q => \up_scratch_reg[31]_0\(3)
    );
\up_scratch_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(7),
      Q => \up_scratch_reg[31]_0\(4)
    );
\up_scratch_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(8),
      Q => \up_scratch_reg[31]_0\(5)
    );
\up_scratch_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^s_axi_aresetn_0\,
      D => \up_decimation_ratio_reg[31]_0\(9),
      Q => \up_scratch_reg[31]_0\(6)
    );
up_wack_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => up_wreq,
      Q => up_wack
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_cic_decim is
  port (
    adc_cic_valid_a : out STD_LOGIC;
    \counter_reg[16]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    storage1 : out STD_LOGIC;
    storage0 : out STD_LOGIC;
    ce_out_reg_reg_0 : out STD_LOGIC;
    \data_out_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc_rst : in STD_LOGIC;
    adc_clk : in STD_LOGIC;
    \counter_reg[16]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[12]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_reg[16]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    adc_valid_a : in STD_LOGIC;
    \data_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    phase : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_data_a : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_cic_decim : entity is "cic_decim";
end system_axi_adc_decimate_0_cic_decim;

architecture STRUCTURE of system_axi_adc_decimate_0_cic_decim is
  signal \^adc_cic_valid_a\ : STD_LOGIC;
  signal ce_comb : STD_LOGIC;
  signal ce_comb0 : STD_LOGIC;
  signal counter0 : STD_LOGIC;
  signal counter00_in : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \counter0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal counter_in : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \^counter_reg[16]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \counter_reg_n_0_[13]\ : STD_LOGIC;
  signal data_in_seq : STD_LOGIC_VECTOR ( 104 downto 0 );
  signal data_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \data_stage[11]_6\ : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \data_stage[1]_0\ : STD_LOGIC_VECTOR ( 104 downto 0 );
  signal \data_stage[2]_1\ : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \data_stage[3]_2\ : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \data_stage[4]_3\ : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \data_stage[5]_4\ : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \data_stage[6]_5\ : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal filter_input_stage : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \genblk1[0].i_int_n_105\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_106\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_107\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_108\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_109\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_110\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_111\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_112\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_113\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_114\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_115\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_116\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_117\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_118\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_119\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_120\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_121\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_122\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_123\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_124\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_125\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_126\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_127\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_128\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_129\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_130\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_131\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_132\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_133\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_134\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_135\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_136\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_137\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_138\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_139\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_140\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_141\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_142\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_143\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_144\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_145\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_146\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_147\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_148\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_149\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_150\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_151\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_152\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_153\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_154\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_155\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_156\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_157\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_158\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_159\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_160\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_161\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_162\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_163\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_164\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_165\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_166\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_167\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_168\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_169\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_170\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_171\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_172\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_173\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_174\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_175\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_176\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_177\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_178\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_179\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_180\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_181\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_182\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_183\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_184\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_185\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_186\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_187\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_188\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_189\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_190\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_191\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_192\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_193\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_194\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_195\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_196\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_197\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_198\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_199\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_200\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_201\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_202\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_203\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_204\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_205\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_206\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_207\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_208\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_209\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_210\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_110\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_111\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_112\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_113\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_114\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_115\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_116\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_117\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_118\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_119\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_120\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_121\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_122\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_123\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_124\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_125\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_126\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_127\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_128\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_129\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_130\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_131\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_132\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_133\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_134\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_135\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_136\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_137\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_138\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_139\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_140\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_141\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_142\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_143\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_144\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_145\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_146\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_147\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_148\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_149\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_150\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_151\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_152\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_153\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_154\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_155\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_156\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_157\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_158\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_159\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_160\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_161\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_162\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_163\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_164\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_165\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_166\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_167\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_168\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_169\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_170\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_171\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_172\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_173\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_174\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_175\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_176\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_177\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_178\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_179\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_180\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_181\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_182\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_183\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_184\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_185\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_186\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_187\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_188\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_189\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_190\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_191\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_192\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_193\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_194\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_195\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_196\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_197\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_198\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_199\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_200\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_201\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_202\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_203\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_204\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_205\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_206\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_207\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_208\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_209\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_210\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_211\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_212\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_213\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_214\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_215\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_110\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_111\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_112\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_113\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_114\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_115\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_116\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_117\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_118\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_119\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_120\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_121\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_122\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_123\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_124\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_125\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_126\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_127\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_128\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_129\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_130\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_131\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_132\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_133\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_134\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_135\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_136\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_137\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_138\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_139\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_140\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_141\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_142\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_143\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_144\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_145\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_146\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_147\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_148\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_149\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_150\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_151\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_152\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_153\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_154\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_155\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_156\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_157\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_158\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_159\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_160\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_161\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_162\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_163\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_164\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_165\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_166\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_167\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_168\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_169\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_170\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_171\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_172\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_173\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_174\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_175\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_176\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_177\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_178\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_179\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_180\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_181\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_182\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_183\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_184\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_185\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_186\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_187\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_188\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_189\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_190\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_191\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_192\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_193\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_194\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_195\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_196\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_197\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_198\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_199\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_200\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_201\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_202\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_203\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_204\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_205\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_206\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_207\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_208\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_209\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_210\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_211\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_212\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_213\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_214\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_215\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_110\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_111\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_112\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_113\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_114\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_115\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_116\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_117\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_118\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_119\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_120\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_121\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_122\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_123\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_124\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_125\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_126\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_127\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_128\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_129\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_130\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_131\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_132\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_133\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_134\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_135\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_136\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_137\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_138\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_139\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_140\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_141\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_142\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_143\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_144\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_145\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_146\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_147\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_148\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_149\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_150\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_151\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_152\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_153\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_154\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_155\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_156\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_157\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_158\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_159\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_160\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_161\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_162\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_163\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_164\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_165\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_166\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_167\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_168\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_169\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_170\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_171\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_172\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_173\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_174\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_175\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_176\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_177\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_178\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_179\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_180\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_181\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_182\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_183\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_184\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_185\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_186\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_187\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_188\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_189\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_190\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_191\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_192\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_193\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_194\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_195\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_196\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_197\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_198\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_199\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_200\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_201\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_202\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_203\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_204\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_205\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_206\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_207\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_208\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_209\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_210\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_211\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_212\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_213\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_214\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_215\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_110\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_111\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_112\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_113\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_114\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_115\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_116\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_117\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_118\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_119\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_120\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_121\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_122\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_123\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_124\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_125\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_126\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_127\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_128\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_129\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_130\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_131\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_132\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_133\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_134\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_135\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_136\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_137\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_138\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_139\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_140\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_141\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_142\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_143\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_144\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_145\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_146\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_147\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_148\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_149\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_150\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_151\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_152\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_153\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_154\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_155\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_156\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_157\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_158\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_159\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_160\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_161\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_162\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_163\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_164\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_165\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_166\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_167\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_168\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_169\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_170\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_171\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_172\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_173\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_174\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_175\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_176\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_177\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_178\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_179\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_180\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_181\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_182\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_183\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_184\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_185\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_186\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_187\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_188\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_189\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_190\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_191\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_192\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_193\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_194\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_195\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_196\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_197\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_198\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_199\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_200\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_201\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_202\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_203\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_204\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_205\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_206\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_207\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_208\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_209\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_210\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_211\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_212\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_213\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_214\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_215\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_0\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_1\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_2\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_216\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_217\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_218\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_219\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_220\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_221\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_222\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_223\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_224\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_225\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_226\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_227\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_228\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_229\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_230\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_231\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_232\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_233\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_234\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_235\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_236\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_237\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_238\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_239\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_240\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_241\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_242\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_243\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_244\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_245\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_246\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_247\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_248\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_249\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_250\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_251\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_252\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_253\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_254\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_255\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_256\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_257\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_258\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_259\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_260\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_261\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_262\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_263\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_264\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_265\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_266\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_267\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_268\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_269\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_270\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_271\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_272\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_273\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_274\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_275\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_276\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_277\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_278\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_279\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_280\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_281\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_282\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_283\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_284\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_285\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_286\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_287\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_288\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_289\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_290\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_291\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_292\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_293\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_294\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_295\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_296\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_297\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_298\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_299\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_3\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_300\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_301\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_302\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_303\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_304\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_305\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_306\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_307\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_308\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_309\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_310\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_311\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_312\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_313\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_314\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_315\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_316\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__0_n_0\ : STD_LOGIC;
  signal i_comb0_n_106 : STD_LOGIC;
  signal i_comb0_n_107 : STD_LOGIC;
  signal i_comb0_n_108 : STD_LOGIC;
  signal i_comb0_n_109 : STD_LOGIC;
  signal i_comb0_n_110 : STD_LOGIC;
  signal i_comb0_n_111 : STD_LOGIC;
  signal i_comb0_n_112 : STD_LOGIC;
  signal i_comb0_n_113 : STD_LOGIC;
  signal i_comb0_n_114 : STD_LOGIC;
  signal i_comb0_n_115 : STD_LOGIC;
  signal i_comb0_n_116 : STD_LOGIC;
  signal i_comb0_n_117 : STD_LOGIC;
  signal i_comb0_n_118 : STD_LOGIC;
  signal i_comb0_n_119 : STD_LOGIC;
  signal i_comb0_n_120 : STD_LOGIC;
  signal i_comb0_n_121 : STD_LOGIC;
  signal i_comb0_n_122 : STD_LOGIC;
  signal i_comb0_n_123 : STD_LOGIC;
  signal i_comb0_n_124 : STD_LOGIC;
  signal i_comb0_n_125 : STD_LOGIC;
  signal i_comb0_n_126 : STD_LOGIC;
  signal i_comb0_n_127 : STD_LOGIC;
  signal i_comb0_n_128 : STD_LOGIC;
  signal i_comb0_n_129 : STD_LOGIC;
  signal i_comb0_n_130 : STD_LOGIC;
  signal i_comb0_n_131 : STD_LOGIC;
  signal i_comb0_n_132 : STD_LOGIC;
  signal i_comb0_n_133 : STD_LOGIC;
  signal i_comb0_n_134 : STD_LOGIC;
  signal i_comb0_n_135 : STD_LOGIC;
  signal i_comb0_n_136 : STD_LOGIC;
  signal i_comb0_n_137 : STD_LOGIC;
  signal i_comb0_n_138 : STD_LOGIC;
  signal i_comb0_n_139 : STD_LOGIC;
  signal i_comb0_n_140 : STD_LOGIC;
  signal i_comb0_n_141 : STD_LOGIC;
  signal i_comb0_n_142 : STD_LOGIC;
  signal i_comb0_n_143 : STD_LOGIC;
  signal i_comb0_n_144 : STD_LOGIC;
  signal i_comb0_n_145 : STD_LOGIC;
  signal i_comb0_n_146 : STD_LOGIC;
  signal i_comb0_n_147 : STD_LOGIC;
  signal i_comb0_n_148 : STD_LOGIC;
  signal i_comb0_n_149 : STD_LOGIC;
  signal i_comb0_n_150 : STD_LOGIC;
  signal i_comb0_n_151 : STD_LOGIC;
  signal i_comb0_n_152 : STD_LOGIC;
  signal i_comb0_n_153 : STD_LOGIC;
  signal i_comb0_n_154 : STD_LOGIC;
  signal i_comb0_n_155 : STD_LOGIC;
  signal i_comb0_n_156 : STD_LOGIC;
  signal i_comb0_n_157 : STD_LOGIC;
  signal i_comb0_n_158 : STD_LOGIC;
  signal i_comb0_n_159 : STD_LOGIC;
  signal i_comb0_n_160 : STD_LOGIC;
  signal i_comb0_n_161 : STD_LOGIC;
  signal i_comb0_n_162 : STD_LOGIC;
  signal i_comb0_n_163 : STD_LOGIC;
  signal i_comb0_n_164 : STD_LOGIC;
  signal i_comb0_n_165 : STD_LOGIC;
  signal i_comb0_n_166 : STD_LOGIC;
  signal i_comb0_n_167 : STD_LOGIC;
  signal i_comb0_n_168 : STD_LOGIC;
  signal i_comb0_n_169 : STD_LOGIC;
  signal i_comb0_n_170 : STD_LOGIC;
  signal i_comb0_n_171 : STD_LOGIC;
  signal i_comb0_n_172 : STD_LOGIC;
  signal i_comb0_n_173 : STD_LOGIC;
  signal i_comb0_n_174 : STD_LOGIC;
  signal i_comb0_n_175 : STD_LOGIC;
  signal i_comb0_n_176 : STD_LOGIC;
  signal i_comb0_n_177 : STD_LOGIC;
  signal i_comb0_n_178 : STD_LOGIC;
  signal i_comb0_n_179 : STD_LOGIC;
  signal i_comb0_n_180 : STD_LOGIC;
  signal i_comb0_n_181 : STD_LOGIC;
  signal i_comb0_n_182 : STD_LOGIC;
  signal i_comb0_n_183 : STD_LOGIC;
  signal i_comb0_n_184 : STD_LOGIC;
  signal i_comb0_n_185 : STD_LOGIC;
  signal i_comb0_n_186 : STD_LOGIC;
  signal i_comb0_n_187 : STD_LOGIC;
  signal i_comb0_n_188 : STD_LOGIC;
  signal i_comb0_n_189 : STD_LOGIC;
  signal i_comb0_n_190 : STD_LOGIC;
  signal i_comb0_n_191 : STD_LOGIC;
  signal i_comb0_n_192 : STD_LOGIC;
  signal i_comb0_n_193 : STD_LOGIC;
  signal i_comb0_n_194 : STD_LOGIC;
  signal i_comb0_n_195 : STD_LOGIC;
  signal i_comb0_n_196 : STD_LOGIC;
  signal i_comb0_n_197 : STD_LOGIC;
  signal i_comb0_n_198 : STD_LOGIC;
  signal i_comb0_n_199 : STD_LOGIC;
  signal i_comb0_n_200 : STD_LOGIC;
  signal i_comb0_n_201 : STD_LOGIC;
  signal i_comb0_n_202 : STD_LOGIC;
  signal i_comb0_n_203 : STD_LOGIC;
  signal i_comb0_n_204 : STD_LOGIC;
  signal i_comb0_n_205 : STD_LOGIC;
  signal i_comb0_n_206 : STD_LOGIC;
  signal i_comb0_n_207 : STD_LOGIC;
  signal i_comb0_n_208 : STD_LOGIC;
  signal i_comb0_n_209 : STD_LOGIC;
  signal i_comb0_n_210 : STD_LOGIC;
  signal i_comb0_n_211 : STD_LOGIC;
  signal i_comb0_n_212 : STD_LOGIC;
  signal i_comb0_n_213 : STD_LOGIC;
  signal i_comb0_n_214 : STD_LOGIC;
  signal i_comb0_n_215 : STD_LOGIC;
  signal i_comb0_n_216 : STD_LOGIC;
  signal i_comb0_n_217 : STD_LOGIC;
  signal i_comb0_n_218 : STD_LOGIC;
  signal i_comb0_n_219 : STD_LOGIC;
  signal i_comb0_n_220 : STD_LOGIC;
  signal i_comb0_n_221 : STD_LOGIC;
  signal i_comb0_n_222 : STD_LOGIC;
  signal i_comb0_n_223 : STD_LOGIC;
  signal i_comb0_n_224 : STD_LOGIC;
  signal i_comb0_n_225 : STD_LOGIC;
  signal i_comb0_n_226 : STD_LOGIC;
  signal i_comb0_n_227 : STD_LOGIC;
  signal i_comb0_n_228 : STD_LOGIC;
  signal i_comb0_n_229 : STD_LOGIC;
  signal i_comb0_n_230 : STD_LOGIC;
  signal i_comb0_n_231 : STD_LOGIC;
  signal i_comb0_n_232 : STD_LOGIC;
  signal i_comb0_n_233 : STD_LOGIC;
  signal i_comb0_n_234 : STD_LOGIC;
  signal i_comb0_n_235 : STD_LOGIC;
  signal i_comb0_n_236 : STD_LOGIC;
  signal i_comb0_n_237 : STD_LOGIC;
  signal i_comb0_n_238 : STD_LOGIC;
  signal i_comb0_n_239 : STD_LOGIC;
  signal i_comb0_n_240 : STD_LOGIC;
  signal i_comb0_n_241 : STD_LOGIC;
  signal i_comb0_n_242 : STD_LOGIC;
  signal i_comb0_n_243 : STD_LOGIC;
  signal i_comb0_n_244 : STD_LOGIC;
  signal i_comb0_n_245 : STD_LOGIC;
  signal i_comb0_n_246 : STD_LOGIC;
  signal i_comb0_n_247 : STD_LOGIC;
  signal i_comb0_n_248 : STD_LOGIC;
  signal i_comb0_n_249 : STD_LOGIC;
  signal i_comb0_n_250 : STD_LOGIC;
  signal i_comb0_n_251 : STD_LOGIC;
  signal i_comb0_n_252 : STD_LOGIC;
  signal i_comb0_n_253 : STD_LOGIC;
  signal i_comb0_n_254 : STD_LOGIC;
  signal i_comb0_n_255 : STD_LOGIC;
  signal i_comb0_n_256 : STD_LOGIC;
  signal i_comb0_n_257 : STD_LOGIC;
  signal i_comb0_n_258 : STD_LOGIC;
  signal i_comb0_n_259 : STD_LOGIC;
  signal i_comb0_n_260 : STD_LOGIC;
  signal i_comb0_n_261 : STD_LOGIC;
  signal i_comb0_n_262 : STD_LOGIC;
  signal i_comb0_n_263 : STD_LOGIC;
  signal i_comb0_n_264 : STD_LOGIC;
  signal i_comb0_n_265 : STD_LOGIC;
  signal i_comb0_n_266 : STD_LOGIC;
  signal i_comb0_n_267 : STD_LOGIC;
  signal i_comb0_n_268 : STD_LOGIC;
  signal i_comb0_n_269 : STD_LOGIC;
  signal i_comb0_n_270 : STD_LOGIC;
  signal i_comb0_n_271 : STD_LOGIC;
  signal i_comb0_n_272 : STD_LOGIC;
  signal i_comb0_n_273 : STD_LOGIC;
  signal i_comb0_n_274 : STD_LOGIC;
  signal i_comb0_n_275 : STD_LOGIC;
  signal i_comb0_n_276 : STD_LOGIC;
  signal i_comb0_n_277 : STD_LOGIC;
  signal i_comb0_n_278 : STD_LOGIC;
  signal i_comb0_n_279 : STD_LOGIC;
  signal i_comb0_n_280 : STD_LOGIC;
  signal i_comb0_n_281 : STD_LOGIC;
  signal i_comb0_n_282 : STD_LOGIC;
  signal i_comb0_n_283 : STD_LOGIC;
  signal i_comb0_n_284 : STD_LOGIC;
  signal i_comb0_n_285 : STD_LOGIC;
  signal i_comb0_n_286 : STD_LOGIC;
  signal i_comb0_n_287 : STD_LOGIC;
  signal i_comb0_n_288 : STD_LOGIC;
  signal i_comb0_n_289 : STD_LOGIC;
  signal i_comb0_n_290 : STD_LOGIC;
  signal i_comb0_n_291 : STD_LOGIC;
  signal i_comb0_n_292 : STD_LOGIC;
  signal i_comb0_n_293 : STD_LOGIC;
  signal i_comb0_n_294 : STD_LOGIC;
  signal i_comb0_n_295 : STD_LOGIC;
  signal i_comb0_n_296 : STD_LOGIC;
  signal i_comb0_n_297 : STD_LOGIC;
  signal i_comb0_n_298 : STD_LOGIC;
  signal i_comb0_n_299 : STD_LOGIC;
  signal i_comb0_n_300 : STD_LOGIC;
  signal i_comb0_n_301 : STD_LOGIC;
  signal i_comb0_n_302 : STD_LOGIC;
  signal i_comb0_n_303 : STD_LOGIC;
  signal i_comb0_n_304 : STD_LOGIC;
  signal i_comb0_n_305 : STD_LOGIC;
  signal i_comb0_n_306 : STD_LOGIC;
  signal i_comb0_n_307 : STD_LOGIC;
  signal i_comb0_n_308 : STD_LOGIC;
  signal i_comb0_n_309 : STD_LOGIC;
  signal i_comb0_n_310 : STD_LOGIC;
  signal i_comb0_n_311 : STD_LOGIC;
  signal i_comb0_n_312 : STD_LOGIC;
  signal i_comb0_n_313 : STD_LOGIC;
  signal i_comb0_n_314 : STD_LOGIC;
  signal i_comb0_n_315 : STD_LOGIC;
  signal i_comb0_n_316 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal storage_out : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal sum00_out : STD_LOGIC_VECTOR ( 86 downto 26 );
  signal sum00_out_0 : STD_LOGIC_VECTOR ( 86 downto 26 );
  signal sum00_out_1 : STD_LOGIC_VECTOR ( 86 downto 26 );
  signal sum00_out_2 : STD_LOGIC_VECTOR ( 86 downto 26 );
  signal sum00_out_3 : STD_LOGIC_VECTOR ( 86 downto 26 );
  signal \NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \genblk1[0].storage0_reg[0][0]_srl4_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \genblk1[0].storage1_reg[0][0]_srl4_i_1\ : label is "soft_lutpair54";
begin
  adc_cic_valid_a <= \^adc_cic_valid_a\;
  \counter_reg[16]_0\(13 downto 0) <= \^counter_reg[16]_0\(13 downto 0);
ce_comb_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc_valid_a,
      I1 => Q(0),
      I2 => \^counter_reg[16]_0\(13),
      O => ce_comb0
    );
ce_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => ce_comb0,
      Q => ce_comb,
      R => adc_rst
    );
ce_out_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => ce_comb,
      Q => \^adc_cic_valid_a\,
      R => '0'
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter0_inferred__0/i__carry_n_0\,
      CO(2) => \counter0_inferred__0/i__carry_n_1\,
      CO(1) => \counter0_inferred__0/i__carry_n_2\,
      CO(0) => \counter0_inferred__0/i__carry_n_3\,
      CYINIT => \counter_reg[16]_1\(0),
      DI(3) => counter_in(4),
      DI(2 downto 0) => \counter_reg[16]_1\(3 downto 1),
      O(3 downto 0) => counter00_in(4 downto 1),
      S(3 downto 2) => S(2 downto 1),
      S(1) => \i__carry_i_8__0_n_0\,
      S(0) => S(0)
    );
\counter0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry_n_0\,
      CO(3) => \counter0_inferred__0/i__carry__0_n_0\,
      CO(2) => \counter0_inferred__0/i__carry__0_n_1\,
      CO(1) => \counter0_inferred__0/i__carry__0_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \counter_reg[16]_1\(6 downto 4),
      DI(0) => counter_in(5),
      O(3 downto 0) => counter00_in(8 downto 5),
      S(3 downto 0) => \counter_reg[8]_0\(3 downto 0)
    );
\counter0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry__0_n_0\,
      CO(3) => \counter0_inferred__0/i__carry__1_n_0\,
      CO(2) => \counter0_inferred__0/i__carry__1_n_1\,
      CO(1) => \counter0_inferred__0/i__carry__1_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \counter_reg[16]_1\(8),
      DI(2) => \i__carry__1_i_2_n_0\,
      DI(1) => \i__carry__1_i_3_n_0\,
      DI(0) => \counter_reg[16]_1\(7),
      O(3 downto 0) => counter00_in(12 downto 9),
      S(3) => \counter_reg[12]_0\(1),
      S(2) => \i__carry__1_i_6_n_0\,
      S(1) => \i__carry__1_i_7_n_0\,
      S(0) => \counter_reg[12]_0\(0)
    );
\counter0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry__1_n_0\,
      CO(3) => \NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED\(3),
      CO(2) => \counter0_inferred__0/i__carry__2_n_1\,
      CO(1) => \counter0_inferred__0/i__carry__2_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \counter_reg[16]_1\(10 downto 9),
      DI(0) => \i__carry__2_i_3_n_0\,
      O(3 downto 0) => counter00_in(16 downto 13),
      S(3) => '1',
      S(2 downto 1) => \counter_reg[16]_2\(1 downto 0),
      S(0) => \i__carry__2_i_6_n_0\
    );
\counter[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_valid_a,
      I1 => Q(0),
      O => counter0
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => D(0),
      Q => \^counter_reg[16]_0\(0),
      R => adc_rst
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(10),
      Q => \counter_reg_n_0_[10]\,
      R => adc_rst
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(11),
      Q => \counter_reg_n_0_[11]\,
      R => adc_rst
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(12),
      Q => \^counter_reg[16]_0\(10),
      R => adc_rst
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(13),
      Q => \counter_reg_n_0_[13]\,
      R => adc_rst
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(14),
      Q => \^counter_reg[16]_0\(11),
      R => adc_rst
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(15),
      Q => \^counter_reg[16]_0\(12),
      R => adc_rst
    );
\counter_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(16),
      Q => \^counter_reg[16]_0\(13),
      S => adc_rst
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(1),
      Q => \^counter_reg[16]_0\(1),
      R => adc_rst
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(2),
      Q => \^counter_reg[16]_0\(2),
      R => adc_rst
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(3),
      Q => \^counter_reg[16]_0\(3),
      R => adc_rst
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(4),
      Q => \^counter_reg[16]_0\(4),
      R => adc_rst
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(5),
      Q => \^counter_reg[16]_0\(5),
      R => adc_rst
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(6),
      Q => \^counter_reg[16]_0\(6),
      R => adc_rst
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(7),
      Q => \^counter_reg[16]_0\(7),
      R => adc_rst
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(8),
      Q => \^counter_reg[16]_0\(8),
      R => adc_rst
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(9),
      Q => \^counter_reg[16]_0\(9),
      R => adc_rst
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(0),
      Q => \data_out_reg[11]_0\(0),
      R => '0'
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(10),
      Q => \data_out_reg[11]_0\(10),
      R => '0'
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(11),
      Q => \data_out_reg[11]_0\(11),
      R => '0'
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(1),
      Q => \data_out_reg[11]_0\(1),
      R => '0'
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(2),
      Q => \data_out_reg[11]_0\(2),
      R => '0'
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(3),
      Q => \data_out_reg[11]_0\(3),
      R => '0'
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(4),
      Q => \data_out_reg[11]_0\(4),
      R => '0'
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(5),
      Q => \data_out_reg[11]_0\(5),
      R => '0'
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(6),
      Q => \data_out_reg[11]_0\(6),
      R => '0'
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(7),
      Q => \data_out_reg[11]_0\(7),
      R => '0'
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(8),
      Q => \data_out_reg[11]_0\(8),
      R => '0'
    );
\data_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(9),
      Q => \data_out_reg[11]_0\(9),
      R => '0'
    );
\filter_input_stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_a(0),
      Q => filter_input_stage(0),
      R => '0'
    );
\filter_input_stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_a(10),
      Q => filter_input_stage(10),
      R => '0'
    );
\filter_input_stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_a(11),
      Q => filter_input_stage(11),
      R => '0'
    );
\filter_input_stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_a(1),
      Q => filter_input_stage(1),
      R => '0'
    );
\filter_input_stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_a(2),
      Q => filter_input_stage(2),
      R => '0'
    );
\filter_input_stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_a(3),
      Q => filter_input_stage(3),
      R => '0'
    );
\filter_input_stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_a(4),
      Q => filter_input_stage(4),
      R => '0'
    );
\filter_input_stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_a(5),
      Q => filter_input_stage(5),
      R => '0'
    );
\filter_input_stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_a(6),
      Q => filter_input_stage(6),
      R => '0'
    );
\filter_input_stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_a(7),
      Q => filter_input_stage(7),
      R => '0'
    );
\filter_input_stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_a(8),
      Q => filter_input_stage(8),
      R => '0'
    );
\filter_input_stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_a(9),
      Q => filter_input_stage(9),
      R => '0'
    );
\genblk1[0].i_int\: entity work.system_axi_adc_decimate_0_cic_int_10
     port map (
      DI(3) => \data_stage[1]_0\(87),
      DI(2) => sum00_out(86),
      DI(1 downto 0) => \data_stage[1]_0\(85 downto 84),
      E(0) => p_1_in,
      Q(11 downto 0) => filter_input_stage(11 downto 0),
      S(1) => \genblk1[0].i_int_n_105\,
      S(0) => \genblk1[0].i_int_n_106\,
      adc_clk => adc_clk,
      adc_valid_a => adc_valid_a,
      \data_stage[2]_1\(105 downto 0) => \data_stage[2]_1\(105 downto 0),
      \genblk1[0].state_reg[103]_0\(3) => \genblk1[0].i_int_n_207\,
      \genblk1[0].state_reg[103]_0\(2) => \genblk1[0].i_int_n_208\,
      \genblk1[0].state_reg[103]_0\(1) => \genblk1[0].i_int_n_209\,
      \genblk1[0].state_reg[103]_0\(0) => \genblk1[0].i_int_n_210\,
      \genblk1[0].state_reg[104]_0\(97 downto 81) => \data_stage[1]_0\(104 downto 88),
      \genblk1[0].state_reg[104]_0\(80 downto 64) => \data_stage[1]_0\(83 downto 67),
      \genblk1[0].state_reg[104]_0\(63 downto 45) => \data_stage[1]_0\(65 downto 47),
      \genblk1[0].state_reg[104]_0\(44 downto 26) => \data_stage[1]_0\(45 downto 27),
      \genblk1[0].state_reg[104]_0\(25 downto 0) => \data_stage[1]_0\(25 downto 0),
      \genblk1[0].state_reg[86]_0\(0) => \genblk1[5].i_int_n_0\,
      \genblk1[0].state_reg[87]_0\(3) => \genblk1[0].i_int_n_191\,
      \genblk1[0].state_reg[87]_0\(2) => \genblk1[0].i_int_n_192\,
      \genblk1[0].state_reg[87]_0\(1) => \genblk1[0].i_int_n_193\,
      \genblk1[0].state_reg[87]_0\(0) => \genblk1[0].i_int_n_194\,
      \genblk1[0].state_reg[87]_1\(3 downto 0) => Q(4 downto 1),
      \genblk1[0].state_reg[91]_0\(3) => \genblk1[0].i_int_n_195\,
      \genblk1[0].state_reg[91]_0\(2) => \genblk1[0].i_int_n_196\,
      \genblk1[0].state_reg[91]_0\(1) => \genblk1[0].i_int_n_197\,
      \genblk1[0].state_reg[91]_0\(0) => \genblk1[0].i_int_n_198\,
      \genblk1[0].state_reg[95]_0\(3) => \genblk1[0].i_int_n_199\,
      \genblk1[0].state_reg[95]_0\(2) => \genblk1[0].i_int_n_200\,
      \genblk1[0].state_reg[95]_0\(1) => \genblk1[0].i_int_n_201\,
      \genblk1[0].state_reg[95]_0\(0) => \genblk1[0].i_int_n_202\,
      \genblk1[0].state_reg[99]_0\(3) => \genblk1[0].i_int_n_203\,
      \genblk1[0].state_reg[99]_0\(2) => \genblk1[0].i_int_n_204\,
      \genblk1[0].state_reg[99]_0\(1) => \genblk1[0].i_int_n_205\,
      \genblk1[0].state_reg[99]_0\(0) => \genblk1[0].i_int_n_206\,
      \genblk1[1].state_reg[66]_0\(0) => \genblk1[5].i_int_n_1\,
      \genblk1[1].state_reg[67]_0\(3) => \genblk1[0].i_int_n_171\,
      \genblk1[1].state_reg[67]_0\(2) => \genblk1[0].i_int_n_172\,
      \genblk1[1].state_reg[67]_0\(1) => \genblk1[0].i_int_n_173\,
      \genblk1[1].state_reg[67]_0\(0) => \genblk1[0].i_int_n_174\,
      \genblk1[1].state_reg[71]_0\(3) => \genblk1[0].i_int_n_175\,
      \genblk1[1].state_reg[71]_0\(2) => \genblk1[0].i_int_n_176\,
      \genblk1[1].state_reg[71]_0\(1) => \genblk1[0].i_int_n_177\,
      \genblk1[1].state_reg[71]_0\(0) => \genblk1[0].i_int_n_178\,
      \genblk1[1].state_reg[75]_0\(3) => \genblk1[0].i_int_n_179\,
      \genblk1[1].state_reg[75]_0\(2) => \genblk1[0].i_int_n_180\,
      \genblk1[1].state_reg[75]_0\(1) => \genblk1[0].i_int_n_181\,
      \genblk1[1].state_reg[75]_0\(0) => \genblk1[0].i_int_n_182\,
      \genblk1[1].state_reg[79]_0\(3) => \genblk1[0].i_int_n_183\,
      \genblk1[1].state_reg[79]_0\(2) => \genblk1[0].i_int_n_184\,
      \genblk1[1].state_reg[79]_0\(1) => \genblk1[0].i_int_n_185\,
      \genblk1[1].state_reg[79]_0\(0) => \genblk1[0].i_int_n_186\,
      \genblk1[1].state_reg[83]_0\(3) => \genblk1[0].i_int_n_187\,
      \genblk1[1].state_reg[83]_0\(2) => \genblk1[0].i_int_n_188\,
      \genblk1[1].state_reg[83]_0\(1) => \genblk1[0].i_int_n_189\,
      \genblk1[1].state_reg[83]_0\(0) => \genblk1[0].i_int_n_190\,
      \genblk1[2].state_reg[46]_0\(0) => \genblk1[5].i_int_n_2\,
      \genblk1[2].state_reg[47]_0\(3) => \genblk1[0].i_int_n_151\,
      \genblk1[2].state_reg[47]_0\(2) => \genblk1[0].i_int_n_152\,
      \genblk1[2].state_reg[47]_0\(1) => \genblk1[0].i_int_n_153\,
      \genblk1[2].state_reg[47]_0\(0) => \genblk1[0].i_int_n_154\,
      \genblk1[2].state_reg[51]_0\(3) => \genblk1[0].i_int_n_155\,
      \genblk1[2].state_reg[51]_0\(2) => \genblk1[0].i_int_n_156\,
      \genblk1[2].state_reg[51]_0\(1) => \genblk1[0].i_int_n_157\,
      \genblk1[2].state_reg[51]_0\(0) => \genblk1[0].i_int_n_158\,
      \genblk1[2].state_reg[55]_0\(3) => \genblk1[0].i_int_n_159\,
      \genblk1[2].state_reg[55]_0\(2) => \genblk1[0].i_int_n_160\,
      \genblk1[2].state_reg[55]_0\(1) => \genblk1[0].i_int_n_161\,
      \genblk1[2].state_reg[55]_0\(0) => \genblk1[0].i_int_n_162\,
      \genblk1[2].state_reg[59]_0\(3) => \genblk1[0].i_int_n_163\,
      \genblk1[2].state_reg[59]_0\(2) => \genblk1[0].i_int_n_164\,
      \genblk1[2].state_reg[59]_0\(1) => \genblk1[0].i_int_n_165\,
      \genblk1[2].state_reg[59]_0\(0) => \genblk1[0].i_int_n_166\,
      \genblk1[2].state_reg[63]_0\(3) => \genblk1[0].i_int_n_167\,
      \genblk1[2].state_reg[63]_0\(2) => \genblk1[0].i_int_n_168\,
      \genblk1[2].state_reg[63]_0\(1) => \genblk1[0].i_int_n_169\,
      \genblk1[2].state_reg[63]_0\(0) => \genblk1[0].i_int_n_170\,
      \genblk1[3].state_reg[26]_0\(0) => \genblk1[5].i_int_n_3\,
      \genblk1[3].state_reg[27]_0\(3) => \genblk1[0].i_int_n_131\,
      \genblk1[3].state_reg[27]_0\(2) => \genblk1[0].i_int_n_132\,
      \genblk1[3].state_reg[27]_0\(1) => \genblk1[0].i_int_n_133\,
      \genblk1[3].state_reg[27]_0\(0) => \genblk1[0].i_int_n_134\,
      \genblk1[3].state_reg[31]_0\(3) => \genblk1[0].i_int_n_135\,
      \genblk1[3].state_reg[31]_0\(2) => \genblk1[0].i_int_n_136\,
      \genblk1[3].state_reg[31]_0\(1) => \genblk1[0].i_int_n_137\,
      \genblk1[3].state_reg[31]_0\(0) => \genblk1[0].i_int_n_138\,
      \genblk1[3].state_reg[35]_0\(3) => \genblk1[0].i_int_n_139\,
      \genblk1[3].state_reg[35]_0\(2) => \genblk1[0].i_int_n_140\,
      \genblk1[3].state_reg[35]_0\(1) => \genblk1[0].i_int_n_141\,
      \genblk1[3].state_reg[35]_0\(0) => \genblk1[0].i_int_n_142\,
      \genblk1[3].state_reg[39]_0\(3) => \genblk1[0].i_int_n_143\,
      \genblk1[3].state_reg[39]_0\(2) => \genblk1[0].i_int_n_144\,
      \genblk1[3].state_reg[39]_0\(1) => \genblk1[0].i_int_n_145\,
      \genblk1[3].state_reg[39]_0\(0) => \genblk1[0].i_int_n_146\,
      \genblk1[3].state_reg[43]_0\(3) => \genblk1[0].i_int_n_147\,
      \genblk1[3].state_reg[43]_0\(2) => \genblk1[0].i_int_n_148\,
      \genblk1[3].state_reg[43]_0\(1) => \genblk1[0].i_int_n_149\,
      \genblk1[3].state_reg[43]_0\(0) => \genblk1[0].i_int_n_150\,
      \genblk1[4].state_reg[11]_0\(3) => \genblk1[0].i_int_n_115\,
      \genblk1[4].state_reg[11]_0\(2) => \genblk1[0].i_int_n_116\,
      \genblk1[4].state_reg[11]_0\(1) => \genblk1[0].i_int_n_117\,
      \genblk1[4].state_reg[11]_0\(0) => \genblk1[0].i_int_n_118\,
      \genblk1[4].state_reg[15]_0\(3) => \genblk1[0].i_int_n_119\,
      \genblk1[4].state_reg[15]_0\(2) => \genblk1[0].i_int_n_120\,
      \genblk1[4].state_reg[15]_0\(1) => \genblk1[0].i_int_n_121\,
      \genblk1[4].state_reg[15]_0\(0) => \genblk1[0].i_int_n_122\,
      \genblk1[4].state_reg[19]_0\(3) => \genblk1[0].i_int_n_123\,
      \genblk1[4].state_reg[19]_0\(2) => \genblk1[0].i_int_n_124\,
      \genblk1[4].state_reg[19]_0\(1) => \genblk1[0].i_int_n_125\,
      \genblk1[4].state_reg[19]_0\(0) => \genblk1[0].i_int_n_126\,
      \genblk1[4].state_reg[23]_0\(3) => \genblk1[0].i_int_n_127\,
      \genblk1[4].state_reg[23]_0\(2) => \genblk1[0].i_int_n_128\,
      \genblk1[4].state_reg[23]_0\(1) => \genblk1[0].i_int_n_129\,
      \genblk1[4].state_reg[23]_0\(0) => \genblk1[0].i_int_n_130\,
      \genblk1[4].state_reg[3]_0\(3) => \genblk1[0].i_int_n_107\,
      \genblk1[4].state_reg[3]_0\(2) => \genblk1[0].i_int_n_108\,
      \genblk1[4].state_reg[3]_0\(1) => \genblk1[0].i_int_n_109\,
      \genblk1[4].state_reg[3]_0\(0) => \genblk1[0].i_int_n_110\,
      \genblk1[4].state_reg[7]_0\(3) => \genblk1[0].i_int_n_111\,
      \genblk1[4].state_reg[7]_0\(2) => \genblk1[0].i_int_n_112\,
      \genblk1[4].state_reg[7]_0\(1) => \genblk1[0].i_int_n_113\,
      \genblk1[4].state_reg[7]_0\(0) => \genblk1[0].i_int_n_114\,
      sum00_out(2) => sum00_out(66),
      sum00_out(1) => sum00_out(46),
      sum00_out(0) => sum00_out(26)
    );
\genblk1[0].storage0_reg[0][0]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^adc_cic_valid_a\,
      I1 => phase,
      O => storage0
    );
\genblk1[0].storage1_reg[0][0]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^adc_cic_valid_a\,
      I1 => phase,
      O => storage1
    );
\genblk1[1].i_int\: entity work.system_axi_adc_decimate_0_cic_int_11
     port map (
      DI(3) => \data_stage[2]_1\(87),
      DI(2) => sum00_out_0(86),
      DI(1 downto 0) => \data_stage[2]_1\(85 downto 84),
      E(0) => p_1_in,
      Q(3 downto 0) => Q(4 downto 1),
      S(1) => \genblk1[0].i_int_n_105\,
      S(0) => \genblk1[0].i_int_n_106\,
      adc_clk => adc_clk,
      adc_valid_a => adc_valid_a,
      \data_stage[1]_0\(100 downto 83) => \data_stage[1]_0\(104 downto 87),
      \data_stage[1]_0\(82 downto 64) => \data_stage[1]_0\(85 downto 67),
      \data_stage[1]_0\(63 downto 45) => \data_stage[1]_0\(65 downto 47),
      \data_stage[1]_0\(44 downto 26) => \data_stage[1]_0\(45 downto 27),
      \data_stage[1]_0\(25 downto 0) => \data_stage[1]_0\(25 downto 0),
      \data_stage[2]_1\(102 downto 85) => \data_stage[2]_1\(105 downto 88),
      \data_stage[2]_1\(84) => \data_stage[2]_1\(86),
      \data_stage[2]_1\(83 downto 0) => \data_stage[2]_1\(83 downto 0),
      \data_stage[3]_2\(105 downto 0) => \data_stage[3]_2\(105 downto 0),
      \genblk1[0].state_reg[103]_0\(3) => \genblk1[1].i_int_n_212\,
      \genblk1[0].state_reg[103]_0\(2) => \genblk1[1].i_int_n_213\,
      \genblk1[0].state_reg[103]_0\(1) => \genblk1[1].i_int_n_214\,
      \genblk1[0].state_reg[103]_0\(0) => \genblk1[1].i_int_n_215\,
      \genblk1[0].state_reg[103]_1\(3) => \genblk1[0].i_int_n_207\,
      \genblk1[0].state_reg[103]_1\(2) => \genblk1[0].i_int_n_208\,
      \genblk1[0].state_reg[103]_1\(1) => \genblk1[0].i_int_n_209\,
      \genblk1[0].state_reg[103]_1\(0) => \genblk1[0].i_int_n_210\,
      \genblk1[0].state_reg[105]_0\(1) => \genblk1[1].i_int_n_110\,
      \genblk1[0].state_reg[105]_0\(0) => \genblk1[1].i_int_n_111\,
      \genblk1[0].state_reg[105]_1\(0) => \genblk1[5].i_int_n_0\,
      \genblk1[0].state_reg[87]_0\(3) => \genblk1[1].i_int_n_196\,
      \genblk1[0].state_reg[87]_0\(2) => \genblk1[1].i_int_n_197\,
      \genblk1[0].state_reg[87]_0\(1) => \genblk1[1].i_int_n_198\,
      \genblk1[0].state_reg[87]_0\(0) => \genblk1[1].i_int_n_199\,
      \genblk1[0].state_reg[87]_1\(3) => \genblk1[0].i_int_n_191\,
      \genblk1[0].state_reg[87]_1\(2) => \genblk1[0].i_int_n_192\,
      \genblk1[0].state_reg[87]_1\(1) => \genblk1[0].i_int_n_193\,
      \genblk1[0].state_reg[87]_1\(0) => \genblk1[0].i_int_n_194\,
      \genblk1[0].state_reg[91]_0\(3) => \genblk1[1].i_int_n_200\,
      \genblk1[0].state_reg[91]_0\(2) => \genblk1[1].i_int_n_201\,
      \genblk1[0].state_reg[91]_0\(1) => \genblk1[1].i_int_n_202\,
      \genblk1[0].state_reg[91]_0\(0) => \genblk1[1].i_int_n_203\,
      \genblk1[0].state_reg[91]_1\(3) => \genblk1[0].i_int_n_195\,
      \genblk1[0].state_reg[91]_1\(2) => \genblk1[0].i_int_n_196\,
      \genblk1[0].state_reg[91]_1\(1) => \genblk1[0].i_int_n_197\,
      \genblk1[0].state_reg[91]_1\(0) => \genblk1[0].i_int_n_198\,
      \genblk1[0].state_reg[95]_0\(3) => \genblk1[1].i_int_n_204\,
      \genblk1[0].state_reg[95]_0\(2) => \genblk1[1].i_int_n_205\,
      \genblk1[0].state_reg[95]_0\(1) => \genblk1[1].i_int_n_206\,
      \genblk1[0].state_reg[95]_0\(0) => \genblk1[1].i_int_n_207\,
      \genblk1[0].state_reg[95]_1\(3) => \genblk1[0].i_int_n_199\,
      \genblk1[0].state_reg[95]_1\(2) => \genblk1[0].i_int_n_200\,
      \genblk1[0].state_reg[95]_1\(1) => \genblk1[0].i_int_n_201\,
      \genblk1[0].state_reg[95]_1\(0) => \genblk1[0].i_int_n_202\,
      \genblk1[0].state_reg[99]_0\(3) => \genblk1[1].i_int_n_208\,
      \genblk1[0].state_reg[99]_0\(2) => \genblk1[1].i_int_n_209\,
      \genblk1[0].state_reg[99]_0\(1) => \genblk1[1].i_int_n_210\,
      \genblk1[0].state_reg[99]_0\(0) => \genblk1[1].i_int_n_211\,
      \genblk1[0].state_reg[99]_1\(3) => \genblk1[0].i_int_n_203\,
      \genblk1[0].state_reg[99]_1\(2) => \genblk1[0].i_int_n_204\,
      \genblk1[0].state_reg[99]_1\(1) => \genblk1[0].i_int_n_205\,
      \genblk1[0].state_reg[99]_1\(0) => \genblk1[0].i_int_n_206\,
      \genblk1[1].state_reg[67]_0\(3) => \genblk1[1].i_int_n_176\,
      \genblk1[1].state_reg[67]_0\(2) => \genblk1[1].i_int_n_177\,
      \genblk1[1].state_reg[67]_0\(1) => \genblk1[1].i_int_n_178\,
      \genblk1[1].state_reg[67]_0\(0) => \genblk1[1].i_int_n_179\,
      \genblk1[1].state_reg[67]_1\(3) => \genblk1[0].i_int_n_171\,
      \genblk1[1].state_reg[67]_1\(2) => \genblk1[0].i_int_n_172\,
      \genblk1[1].state_reg[67]_1\(1) => \genblk1[0].i_int_n_173\,
      \genblk1[1].state_reg[67]_1\(0) => \genblk1[0].i_int_n_174\,
      \genblk1[1].state_reg[71]_0\(3) => \genblk1[1].i_int_n_180\,
      \genblk1[1].state_reg[71]_0\(2) => \genblk1[1].i_int_n_181\,
      \genblk1[1].state_reg[71]_0\(1) => \genblk1[1].i_int_n_182\,
      \genblk1[1].state_reg[71]_0\(0) => \genblk1[1].i_int_n_183\,
      \genblk1[1].state_reg[71]_1\(3) => \genblk1[0].i_int_n_175\,
      \genblk1[1].state_reg[71]_1\(2) => \genblk1[0].i_int_n_176\,
      \genblk1[1].state_reg[71]_1\(1) => \genblk1[0].i_int_n_177\,
      \genblk1[1].state_reg[71]_1\(0) => \genblk1[0].i_int_n_178\,
      \genblk1[1].state_reg[75]_0\(3) => \genblk1[1].i_int_n_184\,
      \genblk1[1].state_reg[75]_0\(2) => \genblk1[1].i_int_n_185\,
      \genblk1[1].state_reg[75]_0\(1) => \genblk1[1].i_int_n_186\,
      \genblk1[1].state_reg[75]_0\(0) => \genblk1[1].i_int_n_187\,
      \genblk1[1].state_reg[75]_1\(3) => \genblk1[0].i_int_n_179\,
      \genblk1[1].state_reg[75]_1\(2) => \genblk1[0].i_int_n_180\,
      \genblk1[1].state_reg[75]_1\(1) => \genblk1[0].i_int_n_181\,
      \genblk1[1].state_reg[75]_1\(0) => \genblk1[0].i_int_n_182\,
      \genblk1[1].state_reg[79]_0\(3) => \genblk1[1].i_int_n_188\,
      \genblk1[1].state_reg[79]_0\(2) => \genblk1[1].i_int_n_189\,
      \genblk1[1].state_reg[79]_0\(1) => \genblk1[1].i_int_n_190\,
      \genblk1[1].state_reg[79]_0\(0) => \genblk1[1].i_int_n_191\,
      \genblk1[1].state_reg[79]_1\(3) => \genblk1[0].i_int_n_183\,
      \genblk1[1].state_reg[79]_1\(2) => \genblk1[0].i_int_n_184\,
      \genblk1[1].state_reg[79]_1\(1) => \genblk1[0].i_int_n_185\,
      \genblk1[1].state_reg[79]_1\(0) => \genblk1[0].i_int_n_186\,
      \genblk1[1].state_reg[83]_0\(3) => \genblk1[1].i_int_n_192\,
      \genblk1[1].state_reg[83]_0\(2) => \genblk1[1].i_int_n_193\,
      \genblk1[1].state_reg[83]_0\(1) => \genblk1[1].i_int_n_194\,
      \genblk1[1].state_reg[83]_0\(0) => \genblk1[1].i_int_n_195\,
      \genblk1[1].state_reg[83]_1\(3) => \genblk1[0].i_int_n_187\,
      \genblk1[1].state_reg[83]_1\(2) => \genblk1[0].i_int_n_188\,
      \genblk1[1].state_reg[83]_1\(1) => \genblk1[0].i_int_n_189\,
      \genblk1[1].state_reg[83]_1\(0) => \genblk1[0].i_int_n_190\,
      \genblk1[1].state_reg[85]_0\(0) => \genblk1[5].i_int_n_1\,
      \genblk1[2].state_reg[47]_0\(3) => \genblk1[1].i_int_n_156\,
      \genblk1[2].state_reg[47]_0\(2) => \genblk1[1].i_int_n_157\,
      \genblk1[2].state_reg[47]_0\(1) => \genblk1[1].i_int_n_158\,
      \genblk1[2].state_reg[47]_0\(0) => \genblk1[1].i_int_n_159\,
      \genblk1[2].state_reg[47]_1\(3) => \genblk1[0].i_int_n_151\,
      \genblk1[2].state_reg[47]_1\(2) => \genblk1[0].i_int_n_152\,
      \genblk1[2].state_reg[47]_1\(1) => \genblk1[0].i_int_n_153\,
      \genblk1[2].state_reg[47]_1\(0) => \genblk1[0].i_int_n_154\,
      \genblk1[2].state_reg[51]_0\(3) => \genblk1[1].i_int_n_160\,
      \genblk1[2].state_reg[51]_0\(2) => \genblk1[1].i_int_n_161\,
      \genblk1[2].state_reg[51]_0\(1) => \genblk1[1].i_int_n_162\,
      \genblk1[2].state_reg[51]_0\(0) => \genblk1[1].i_int_n_163\,
      \genblk1[2].state_reg[51]_1\(3) => \genblk1[0].i_int_n_155\,
      \genblk1[2].state_reg[51]_1\(2) => \genblk1[0].i_int_n_156\,
      \genblk1[2].state_reg[51]_1\(1) => \genblk1[0].i_int_n_157\,
      \genblk1[2].state_reg[51]_1\(0) => \genblk1[0].i_int_n_158\,
      \genblk1[2].state_reg[55]_0\(3) => \genblk1[1].i_int_n_164\,
      \genblk1[2].state_reg[55]_0\(2) => \genblk1[1].i_int_n_165\,
      \genblk1[2].state_reg[55]_0\(1) => \genblk1[1].i_int_n_166\,
      \genblk1[2].state_reg[55]_0\(0) => \genblk1[1].i_int_n_167\,
      \genblk1[2].state_reg[55]_1\(3) => \genblk1[0].i_int_n_159\,
      \genblk1[2].state_reg[55]_1\(2) => \genblk1[0].i_int_n_160\,
      \genblk1[2].state_reg[55]_1\(1) => \genblk1[0].i_int_n_161\,
      \genblk1[2].state_reg[55]_1\(0) => \genblk1[0].i_int_n_162\,
      \genblk1[2].state_reg[59]_0\(3) => \genblk1[1].i_int_n_168\,
      \genblk1[2].state_reg[59]_0\(2) => \genblk1[1].i_int_n_169\,
      \genblk1[2].state_reg[59]_0\(1) => \genblk1[1].i_int_n_170\,
      \genblk1[2].state_reg[59]_0\(0) => \genblk1[1].i_int_n_171\,
      \genblk1[2].state_reg[59]_1\(3) => \genblk1[0].i_int_n_163\,
      \genblk1[2].state_reg[59]_1\(2) => \genblk1[0].i_int_n_164\,
      \genblk1[2].state_reg[59]_1\(1) => \genblk1[0].i_int_n_165\,
      \genblk1[2].state_reg[59]_1\(0) => \genblk1[0].i_int_n_166\,
      \genblk1[2].state_reg[63]_0\(3) => \genblk1[1].i_int_n_172\,
      \genblk1[2].state_reg[63]_0\(2) => \genblk1[1].i_int_n_173\,
      \genblk1[2].state_reg[63]_0\(1) => \genblk1[1].i_int_n_174\,
      \genblk1[2].state_reg[63]_0\(0) => \genblk1[1].i_int_n_175\,
      \genblk1[2].state_reg[63]_1\(3) => \genblk1[0].i_int_n_167\,
      \genblk1[2].state_reg[63]_1\(2) => \genblk1[0].i_int_n_168\,
      \genblk1[2].state_reg[63]_1\(1) => \genblk1[0].i_int_n_169\,
      \genblk1[2].state_reg[63]_1\(0) => \genblk1[0].i_int_n_170\,
      \genblk1[2].state_reg[65]_0\(0) => \genblk1[5].i_int_n_2\,
      \genblk1[3].state_reg[27]_0\(3) => \genblk1[1].i_int_n_136\,
      \genblk1[3].state_reg[27]_0\(2) => \genblk1[1].i_int_n_137\,
      \genblk1[3].state_reg[27]_0\(1) => \genblk1[1].i_int_n_138\,
      \genblk1[3].state_reg[27]_0\(0) => \genblk1[1].i_int_n_139\,
      \genblk1[3].state_reg[27]_1\(3) => \genblk1[0].i_int_n_131\,
      \genblk1[3].state_reg[27]_1\(2) => \genblk1[0].i_int_n_132\,
      \genblk1[3].state_reg[27]_1\(1) => \genblk1[0].i_int_n_133\,
      \genblk1[3].state_reg[27]_1\(0) => \genblk1[0].i_int_n_134\,
      \genblk1[3].state_reg[31]_0\(3) => \genblk1[1].i_int_n_140\,
      \genblk1[3].state_reg[31]_0\(2) => \genblk1[1].i_int_n_141\,
      \genblk1[3].state_reg[31]_0\(1) => \genblk1[1].i_int_n_142\,
      \genblk1[3].state_reg[31]_0\(0) => \genblk1[1].i_int_n_143\,
      \genblk1[3].state_reg[31]_1\(3) => \genblk1[0].i_int_n_135\,
      \genblk1[3].state_reg[31]_1\(2) => \genblk1[0].i_int_n_136\,
      \genblk1[3].state_reg[31]_1\(1) => \genblk1[0].i_int_n_137\,
      \genblk1[3].state_reg[31]_1\(0) => \genblk1[0].i_int_n_138\,
      \genblk1[3].state_reg[35]_0\(3) => \genblk1[1].i_int_n_144\,
      \genblk1[3].state_reg[35]_0\(2) => \genblk1[1].i_int_n_145\,
      \genblk1[3].state_reg[35]_0\(1) => \genblk1[1].i_int_n_146\,
      \genblk1[3].state_reg[35]_0\(0) => \genblk1[1].i_int_n_147\,
      \genblk1[3].state_reg[35]_1\(3) => \genblk1[0].i_int_n_139\,
      \genblk1[3].state_reg[35]_1\(2) => \genblk1[0].i_int_n_140\,
      \genblk1[3].state_reg[35]_1\(1) => \genblk1[0].i_int_n_141\,
      \genblk1[3].state_reg[35]_1\(0) => \genblk1[0].i_int_n_142\,
      \genblk1[3].state_reg[39]_0\(3) => \genblk1[1].i_int_n_148\,
      \genblk1[3].state_reg[39]_0\(2) => \genblk1[1].i_int_n_149\,
      \genblk1[3].state_reg[39]_0\(1) => \genblk1[1].i_int_n_150\,
      \genblk1[3].state_reg[39]_0\(0) => \genblk1[1].i_int_n_151\,
      \genblk1[3].state_reg[39]_1\(3) => \genblk1[0].i_int_n_143\,
      \genblk1[3].state_reg[39]_1\(2) => \genblk1[0].i_int_n_144\,
      \genblk1[3].state_reg[39]_1\(1) => \genblk1[0].i_int_n_145\,
      \genblk1[3].state_reg[39]_1\(0) => \genblk1[0].i_int_n_146\,
      \genblk1[3].state_reg[43]_0\(3) => \genblk1[1].i_int_n_152\,
      \genblk1[3].state_reg[43]_0\(2) => \genblk1[1].i_int_n_153\,
      \genblk1[3].state_reg[43]_0\(1) => \genblk1[1].i_int_n_154\,
      \genblk1[3].state_reg[43]_0\(0) => \genblk1[1].i_int_n_155\,
      \genblk1[3].state_reg[43]_1\(3) => \genblk1[0].i_int_n_147\,
      \genblk1[3].state_reg[43]_1\(2) => \genblk1[0].i_int_n_148\,
      \genblk1[3].state_reg[43]_1\(1) => \genblk1[0].i_int_n_149\,
      \genblk1[3].state_reg[43]_1\(0) => \genblk1[0].i_int_n_150\,
      \genblk1[3].state_reg[45]_0\(0) => \genblk1[5].i_int_n_3\,
      \genblk1[4].state_reg[11]_0\(3) => \genblk1[1].i_int_n_120\,
      \genblk1[4].state_reg[11]_0\(2) => \genblk1[1].i_int_n_121\,
      \genblk1[4].state_reg[11]_0\(1) => \genblk1[1].i_int_n_122\,
      \genblk1[4].state_reg[11]_0\(0) => \genblk1[1].i_int_n_123\,
      \genblk1[4].state_reg[11]_1\(3) => \genblk1[0].i_int_n_115\,
      \genblk1[4].state_reg[11]_1\(2) => \genblk1[0].i_int_n_116\,
      \genblk1[4].state_reg[11]_1\(1) => \genblk1[0].i_int_n_117\,
      \genblk1[4].state_reg[11]_1\(0) => \genblk1[0].i_int_n_118\,
      \genblk1[4].state_reg[15]_0\(3) => \genblk1[1].i_int_n_124\,
      \genblk1[4].state_reg[15]_0\(2) => \genblk1[1].i_int_n_125\,
      \genblk1[4].state_reg[15]_0\(1) => \genblk1[1].i_int_n_126\,
      \genblk1[4].state_reg[15]_0\(0) => \genblk1[1].i_int_n_127\,
      \genblk1[4].state_reg[15]_1\(3) => \genblk1[0].i_int_n_119\,
      \genblk1[4].state_reg[15]_1\(2) => \genblk1[0].i_int_n_120\,
      \genblk1[4].state_reg[15]_1\(1) => \genblk1[0].i_int_n_121\,
      \genblk1[4].state_reg[15]_1\(0) => \genblk1[0].i_int_n_122\,
      \genblk1[4].state_reg[19]_0\(3) => \genblk1[1].i_int_n_128\,
      \genblk1[4].state_reg[19]_0\(2) => \genblk1[1].i_int_n_129\,
      \genblk1[4].state_reg[19]_0\(1) => \genblk1[1].i_int_n_130\,
      \genblk1[4].state_reg[19]_0\(0) => \genblk1[1].i_int_n_131\,
      \genblk1[4].state_reg[19]_1\(3) => \genblk1[0].i_int_n_123\,
      \genblk1[4].state_reg[19]_1\(2) => \genblk1[0].i_int_n_124\,
      \genblk1[4].state_reg[19]_1\(1) => \genblk1[0].i_int_n_125\,
      \genblk1[4].state_reg[19]_1\(0) => \genblk1[0].i_int_n_126\,
      \genblk1[4].state_reg[23]_0\(3) => \genblk1[1].i_int_n_132\,
      \genblk1[4].state_reg[23]_0\(2) => \genblk1[1].i_int_n_133\,
      \genblk1[4].state_reg[23]_0\(1) => \genblk1[1].i_int_n_134\,
      \genblk1[4].state_reg[23]_0\(0) => \genblk1[1].i_int_n_135\,
      \genblk1[4].state_reg[23]_1\(3) => \genblk1[0].i_int_n_127\,
      \genblk1[4].state_reg[23]_1\(2) => \genblk1[0].i_int_n_128\,
      \genblk1[4].state_reg[23]_1\(1) => \genblk1[0].i_int_n_129\,
      \genblk1[4].state_reg[23]_1\(0) => \genblk1[0].i_int_n_130\,
      \genblk1[4].state_reg[3]_0\(3) => \genblk1[1].i_int_n_112\,
      \genblk1[4].state_reg[3]_0\(2) => \genblk1[1].i_int_n_113\,
      \genblk1[4].state_reg[3]_0\(1) => \genblk1[1].i_int_n_114\,
      \genblk1[4].state_reg[3]_0\(0) => \genblk1[1].i_int_n_115\,
      \genblk1[4].state_reg[3]_1\(3) => \genblk1[0].i_int_n_107\,
      \genblk1[4].state_reg[3]_1\(2) => \genblk1[0].i_int_n_108\,
      \genblk1[4].state_reg[3]_1\(1) => \genblk1[0].i_int_n_109\,
      \genblk1[4].state_reg[3]_1\(0) => \genblk1[0].i_int_n_110\,
      \genblk1[4].state_reg[7]_0\(3) => \genblk1[1].i_int_n_116\,
      \genblk1[4].state_reg[7]_0\(2) => \genblk1[1].i_int_n_117\,
      \genblk1[4].state_reg[7]_0\(1) => \genblk1[1].i_int_n_118\,
      \genblk1[4].state_reg[7]_0\(0) => \genblk1[1].i_int_n_119\,
      \genblk1[4].state_reg[7]_1\(3) => \genblk1[0].i_int_n_111\,
      \genblk1[4].state_reg[7]_1\(2) => \genblk1[0].i_int_n_112\,
      \genblk1[4].state_reg[7]_1\(1) => \genblk1[0].i_int_n_113\,
      \genblk1[4].state_reg[7]_1\(0) => \genblk1[0].i_int_n_114\,
      sum00_out(2) => sum00_out_0(66),
      sum00_out(1) => sum00_out_0(46),
      sum00_out(0) => sum00_out_0(26),
      sum00_out_0(3) => sum00_out(86),
      sum00_out_0(2) => sum00_out(66),
      sum00_out_0(1) => sum00_out(46),
      sum00_out_0(0) => sum00_out(26)
    );
\genblk1[2].i_int\: entity work.system_axi_adc_decimate_0_cic_int_12
     port map (
      DI(3) => \data_stage[3]_2\(87),
      DI(2) => sum00_out_1(86),
      DI(1 downto 0) => \data_stage[3]_2\(85 downto 84),
      E(0) => p_1_in,
      Q(3 downto 0) => Q(4 downto 1),
      S(1) => \genblk1[2].i_int_n_110\,
      S(0) => \genblk1[2].i_int_n_111\,
      adc_clk => adc_clk,
      adc_valid_a => adc_valid_a,
      \data_stage[2]_1\(100 downto 83) => \data_stage[2]_1\(104 downto 87),
      \data_stage[2]_1\(82 downto 64) => \data_stage[2]_1\(85 downto 67),
      \data_stage[2]_1\(63 downto 45) => \data_stage[2]_1\(65 downto 47),
      \data_stage[2]_1\(44 downto 26) => \data_stage[2]_1\(45 downto 27),
      \data_stage[2]_1\(25 downto 0) => \data_stage[2]_1\(25 downto 0),
      \data_stage[3]_2\(102 downto 85) => \data_stage[3]_2\(105 downto 88),
      \data_stage[3]_2\(84) => \data_stage[3]_2\(86),
      \data_stage[3]_2\(83 downto 0) => \data_stage[3]_2\(83 downto 0),
      \data_stage[4]_3\(105 downto 0) => \data_stage[4]_3\(105 downto 0),
      \genblk1[0].state_reg[103]_0\(3) => \genblk1[2].i_int_n_212\,
      \genblk1[0].state_reg[103]_0\(2) => \genblk1[2].i_int_n_213\,
      \genblk1[0].state_reg[103]_0\(1) => \genblk1[2].i_int_n_214\,
      \genblk1[0].state_reg[103]_0\(0) => \genblk1[2].i_int_n_215\,
      \genblk1[0].state_reg[103]_1\(3) => \genblk1[1].i_int_n_212\,
      \genblk1[0].state_reg[103]_1\(2) => \genblk1[1].i_int_n_213\,
      \genblk1[0].state_reg[103]_1\(1) => \genblk1[1].i_int_n_214\,
      \genblk1[0].state_reg[103]_1\(0) => \genblk1[1].i_int_n_215\,
      \genblk1[0].state_reg[105]_0\(1) => \genblk1[1].i_int_n_110\,
      \genblk1[0].state_reg[105]_0\(0) => \genblk1[1].i_int_n_111\,
      \genblk1[0].state_reg[86]_0\(0) => \genblk1[5].i_int_n_0\,
      \genblk1[0].state_reg[87]_0\(3) => \genblk1[2].i_int_n_196\,
      \genblk1[0].state_reg[87]_0\(2) => \genblk1[2].i_int_n_197\,
      \genblk1[0].state_reg[87]_0\(1) => \genblk1[2].i_int_n_198\,
      \genblk1[0].state_reg[87]_0\(0) => \genblk1[2].i_int_n_199\,
      \genblk1[0].state_reg[87]_1\(3) => \genblk1[1].i_int_n_196\,
      \genblk1[0].state_reg[87]_1\(2) => \genblk1[1].i_int_n_197\,
      \genblk1[0].state_reg[87]_1\(1) => \genblk1[1].i_int_n_198\,
      \genblk1[0].state_reg[87]_1\(0) => \genblk1[1].i_int_n_199\,
      \genblk1[0].state_reg[91]_0\(3) => \genblk1[2].i_int_n_200\,
      \genblk1[0].state_reg[91]_0\(2) => \genblk1[2].i_int_n_201\,
      \genblk1[0].state_reg[91]_0\(1) => \genblk1[2].i_int_n_202\,
      \genblk1[0].state_reg[91]_0\(0) => \genblk1[2].i_int_n_203\,
      \genblk1[0].state_reg[91]_1\(3) => \genblk1[1].i_int_n_200\,
      \genblk1[0].state_reg[91]_1\(2) => \genblk1[1].i_int_n_201\,
      \genblk1[0].state_reg[91]_1\(1) => \genblk1[1].i_int_n_202\,
      \genblk1[0].state_reg[91]_1\(0) => \genblk1[1].i_int_n_203\,
      \genblk1[0].state_reg[95]_0\(3) => \genblk1[2].i_int_n_204\,
      \genblk1[0].state_reg[95]_0\(2) => \genblk1[2].i_int_n_205\,
      \genblk1[0].state_reg[95]_0\(1) => \genblk1[2].i_int_n_206\,
      \genblk1[0].state_reg[95]_0\(0) => \genblk1[2].i_int_n_207\,
      \genblk1[0].state_reg[95]_1\(3) => \genblk1[1].i_int_n_204\,
      \genblk1[0].state_reg[95]_1\(2) => \genblk1[1].i_int_n_205\,
      \genblk1[0].state_reg[95]_1\(1) => \genblk1[1].i_int_n_206\,
      \genblk1[0].state_reg[95]_1\(0) => \genblk1[1].i_int_n_207\,
      \genblk1[0].state_reg[99]_0\(3) => \genblk1[2].i_int_n_208\,
      \genblk1[0].state_reg[99]_0\(2) => \genblk1[2].i_int_n_209\,
      \genblk1[0].state_reg[99]_0\(1) => \genblk1[2].i_int_n_210\,
      \genblk1[0].state_reg[99]_0\(0) => \genblk1[2].i_int_n_211\,
      \genblk1[0].state_reg[99]_1\(3) => \genblk1[1].i_int_n_208\,
      \genblk1[0].state_reg[99]_1\(2) => \genblk1[1].i_int_n_209\,
      \genblk1[0].state_reg[99]_1\(1) => \genblk1[1].i_int_n_210\,
      \genblk1[0].state_reg[99]_1\(0) => \genblk1[1].i_int_n_211\,
      \genblk1[1].state_reg[66]_0\(0) => \genblk1[5].i_int_n_1\,
      \genblk1[1].state_reg[67]_0\(3) => \genblk1[2].i_int_n_176\,
      \genblk1[1].state_reg[67]_0\(2) => \genblk1[2].i_int_n_177\,
      \genblk1[1].state_reg[67]_0\(1) => \genblk1[2].i_int_n_178\,
      \genblk1[1].state_reg[67]_0\(0) => \genblk1[2].i_int_n_179\,
      \genblk1[1].state_reg[67]_1\(3) => \genblk1[1].i_int_n_176\,
      \genblk1[1].state_reg[67]_1\(2) => \genblk1[1].i_int_n_177\,
      \genblk1[1].state_reg[67]_1\(1) => \genblk1[1].i_int_n_178\,
      \genblk1[1].state_reg[67]_1\(0) => \genblk1[1].i_int_n_179\,
      \genblk1[1].state_reg[71]_0\(3) => \genblk1[2].i_int_n_180\,
      \genblk1[1].state_reg[71]_0\(2) => \genblk1[2].i_int_n_181\,
      \genblk1[1].state_reg[71]_0\(1) => \genblk1[2].i_int_n_182\,
      \genblk1[1].state_reg[71]_0\(0) => \genblk1[2].i_int_n_183\,
      \genblk1[1].state_reg[71]_1\(3) => \genblk1[1].i_int_n_180\,
      \genblk1[1].state_reg[71]_1\(2) => \genblk1[1].i_int_n_181\,
      \genblk1[1].state_reg[71]_1\(1) => \genblk1[1].i_int_n_182\,
      \genblk1[1].state_reg[71]_1\(0) => \genblk1[1].i_int_n_183\,
      \genblk1[1].state_reg[75]_0\(3) => \genblk1[2].i_int_n_184\,
      \genblk1[1].state_reg[75]_0\(2) => \genblk1[2].i_int_n_185\,
      \genblk1[1].state_reg[75]_0\(1) => \genblk1[2].i_int_n_186\,
      \genblk1[1].state_reg[75]_0\(0) => \genblk1[2].i_int_n_187\,
      \genblk1[1].state_reg[75]_1\(3) => \genblk1[1].i_int_n_184\,
      \genblk1[1].state_reg[75]_1\(2) => \genblk1[1].i_int_n_185\,
      \genblk1[1].state_reg[75]_1\(1) => \genblk1[1].i_int_n_186\,
      \genblk1[1].state_reg[75]_1\(0) => \genblk1[1].i_int_n_187\,
      \genblk1[1].state_reg[79]_0\(3) => \genblk1[2].i_int_n_188\,
      \genblk1[1].state_reg[79]_0\(2) => \genblk1[2].i_int_n_189\,
      \genblk1[1].state_reg[79]_0\(1) => \genblk1[2].i_int_n_190\,
      \genblk1[1].state_reg[79]_0\(0) => \genblk1[2].i_int_n_191\,
      \genblk1[1].state_reg[79]_1\(3) => \genblk1[1].i_int_n_188\,
      \genblk1[1].state_reg[79]_1\(2) => \genblk1[1].i_int_n_189\,
      \genblk1[1].state_reg[79]_1\(1) => \genblk1[1].i_int_n_190\,
      \genblk1[1].state_reg[79]_1\(0) => \genblk1[1].i_int_n_191\,
      \genblk1[1].state_reg[83]_0\(3) => \genblk1[2].i_int_n_192\,
      \genblk1[1].state_reg[83]_0\(2) => \genblk1[2].i_int_n_193\,
      \genblk1[1].state_reg[83]_0\(1) => \genblk1[2].i_int_n_194\,
      \genblk1[1].state_reg[83]_0\(0) => \genblk1[2].i_int_n_195\,
      \genblk1[1].state_reg[83]_1\(3) => \genblk1[1].i_int_n_192\,
      \genblk1[1].state_reg[83]_1\(2) => \genblk1[1].i_int_n_193\,
      \genblk1[1].state_reg[83]_1\(1) => \genblk1[1].i_int_n_194\,
      \genblk1[1].state_reg[83]_1\(0) => \genblk1[1].i_int_n_195\,
      \genblk1[2].state_reg[46]_0\(0) => \genblk1[5].i_int_n_2\,
      \genblk1[2].state_reg[47]_0\(3) => \genblk1[2].i_int_n_156\,
      \genblk1[2].state_reg[47]_0\(2) => \genblk1[2].i_int_n_157\,
      \genblk1[2].state_reg[47]_0\(1) => \genblk1[2].i_int_n_158\,
      \genblk1[2].state_reg[47]_0\(0) => \genblk1[2].i_int_n_159\,
      \genblk1[2].state_reg[47]_1\(3) => \genblk1[1].i_int_n_156\,
      \genblk1[2].state_reg[47]_1\(2) => \genblk1[1].i_int_n_157\,
      \genblk1[2].state_reg[47]_1\(1) => \genblk1[1].i_int_n_158\,
      \genblk1[2].state_reg[47]_1\(0) => \genblk1[1].i_int_n_159\,
      \genblk1[2].state_reg[51]_0\(3) => \genblk1[2].i_int_n_160\,
      \genblk1[2].state_reg[51]_0\(2) => \genblk1[2].i_int_n_161\,
      \genblk1[2].state_reg[51]_0\(1) => \genblk1[2].i_int_n_162\,
      \genblk1[2].state_reg[51]_0\(0) => \genblk1[2].i_int_n_163\,
      \genblk1[2].state_reg[51]_1\(3) => \genblk1[1].i_int_n_160\,
      \genblk1[2].state_reg[51]_1\(2) => \genblk1[1].i_int_n_161\,
      \genblk1[2].state_reg[51]_1\(1) => \genblk1[1].i_int_n_162\,
      \genblk1[2].state_reg[51]_1\(0) => \genblk1[1].i_int_n_163\,
      \genblk1[2].state_reg[55]_0\(3) => \genblk1[2].i_int_n_164\,
      \genblk1[2].state_reg[55]_0\(2) => \genblk1[2].i_int_n_165\,
      \genblk1[2].state_reg[55]_0\(1) => \genblk1[2].i_int_n_166\,
      \genblk1[2].state_reg[55]_0\(0) => \genblk1[2].i_int_n_167\,
      \genblk1[2].state_reg[55]_1\(3) => \genblk1[1].i_int_n_164\,
      \genblk1[2].state_reg[55]_1\(2) => \genblk1[1].i_int_n_165\,
      \genblk1[2].state_reg[55]_1\(1) => \genblk1[1].i_int_n_166\,
      \genblk1[2].state_reg[55]_1\(0) => \genblk1[1].i_int_n_167\,
      \genblk1[2].state_reg[59]_0\(3) => \genblk1[2].i_int_n_168\,
      \genblk1[2].state_reg[59]_0\(2) => \genblk1[2].i_int_n_169\,
      \genblk1[2].state_reg[59]_0\(1) => \genblk1[2].i_int_n_170\,
      \genblk1[2].state_reg[59]_0\(0) => \genblk1[2].i_int_n_171\,
      \genblk1[2].state_reg[59]_1\(3) => \genblk1[1].i_int_n_168\,
      \genblk1[2].state_reg[59]_1\(2) => \genblk1[1].i_int_n_169\,
      \genblk1[2].state_reg[59]_1\(1) => \genblk1[1].i_int_n_170\,
      \genblk1[2].state_reg[59]_1\(0) => \genblk1[1].i_int_n_171\,
      \genblk1[2].state_reg[63]_0\(3) => \genblk1[2].i_int_n_172\,
      \genblk1[2].state_reg[63]_0\(2) => \genblk1[2].i_int_n_173\,
      \genblk1[2].state_reg[63]_0\(1) => \genblk1[2].i_int_n_174\,
      \genblk1[2].state_reg[63]_0\(0) => \genblk1[2].i_int_n_175\,
      \genblk1[2].state_reg[63]_1\(3) => \genblk1[1].i_int_n_172\,
      \genblk1[2].state_reg[63]_1\(2) => \genblk1[1].i_int_n_173\,
      \genblk1[2].state_reg[63]_1\(1) => \genblk1[1].i_int_n_174\,
      \genblk1[2].state_reg[63]_1\(0) => \genblk1[1].i_int_n_175\,
      \genblk1[3].state_reg[26]_0\(0) => \genblk1[5].i_int_n_3\,
      \genblk1[3].state_reg[27]_0\(3) => \genblk1[2].i_int_n_136\,
      \genblk1[3].state_reg[27]_0\(2) => \genblk1[2].i_int_n_137\,
      \genblk1[3].state_reg[27]_0\(1) => \genblk1[2].i_int_n_138\,
      \genblk1[3].state_reg[27]_0\(0) => \genblk1[2].i_int_n_139\,
      \genblk1[3].state_reg[27]_1\(3) => \genblk1[1].i_int_n_136\,
      \genblk1[3].state_reg[27]_1\(2) => \genblk1[1].i_int_n_137\,
      \genblk1[3].state_reg[27]_1\(1) => \genblk1[1].i_int_n_138\,
      \genblk1[3].state_reg[27]_1\(0) => \genblk1[1].i_int_n_139\,
      \genblk1[3].state_reg[31]_0\(3) => \genblk1[2].i_int_n_140\,
      \genblk1[3].state_reg[31]_0\(2) => \genblk1[2].i_int_n_141\,
      \genblk1[3].state_reg[31]_0\(1) => \genblk1[2].i_int_n_142\,
      \genblk1[3].state_reg[31]_0\(0) => \genblk1[2].i_int_n_143\,
      \genblk1[3].state_reg[31]_1\(3) => \genblk1[1].i_int_n_140\,
      \genblk1[3].state_reg[31]_1\(2) => \genblk1[1].i_int_n_141\,
      \genblk1[3].state_reg[31]_1\(1) => \genblk1[1].i_int_n_142\,
      \genblk1[3].state_reg[31]_1\(0) => \genblk1[1].i_int_n_143\,
      \genblk1[3].state_reg[35]_0\(3) => \genblk1[2].i_int_n_144\,
      \genblk1[3].state_reg[35]_0\(2) => \genblk1[2].i_int_n_145\,
      \genblk1[3].state_reg[35]_0\(1) => \genblk1[2].i_int_n_146\,
      \genblk1[3].state_reg[35]_0\(0) => \genblk1[2].i_int_n_147\,
      \genblk1[3].state_reg[35]_1\(3) => \genblk1[1].i_int_n_144\,
      \genblk1[3].state_reg[35]_1\(2) => \genblk1[1].i_int_n_145\,
      \genblk1[3].state_reg[35]_1\(1) => \genblk1[1].i_int_n_146\,
      \genblk1[3].state_reg[35]_1\(0) => \genblk1[1].i_int_n_147\,
      \genblk1[3].state_reg[39]_0\(3) => \genblk1[2].i_int_n_148\,
      \genblk1[3].state_reg[39]_0\(2) => \genblk1[2].i_int_n_149\,
      \genblk1[3].state_reg[39]_0\(1) => \genblk1[2].i_int_n_150\,
      \genblk1[3].state_reg[39]_0\(0) => \genblk1[2].i_int_n_151\,
      \genblk1[3].state_reg[39]_1\(3) => \genblk1[1].i_int_n_148\,
      \genblk1[3].state_reg[39]_1\(2) => \genblk1[1].i_int_n_149\,
      \genblk1[3].state_reg[39]_1\(1) => \genblk1[1].i_int_n_150\,
      \genblk1[3].state_reg[39]_1\(0) => \genblk1[1].i_int_n_151\,
      \genblk1[3].state_reg[43]_0\(3) => \genblk1[2].i_int_n_152\,
      \genblk1[3].state_reg[43]_0\(2) => \genblk1[2].i_int_n_153\,
      \genblk1[3].state_reg[43]_0\(1) => \genblk1[2].i_int_n_154\,
      \genblk1[3].state_reg[43]_0\(0) => \genblk1[2].i_int_n_155\,
      \genblk1[3].state_reg[43]_1\(3) => \genblk1[1].i_int_n_152\,
      \genblk1[3].state_reg[43]_1\(2) => \genblk1[1].i_int_n_153\,
      \genblk1[3].state_reg[43]_1\(1) => \genblk1[1].i_int_n_154\,
      \genblk1[3].state_reg[43]_1\(0) => \genblk1[1].i_int_n_155\,
      \genblk1[4].state_reg[11]_0\(3) => \genblk1[2].i_int_n_120\,
      \genblk1[4].state_reg[11]_0\(2) => \genblk1[2].i_int_n_121\,
      \genblk1[4].state_reg[11]_0\(1) => \genblk1[2].i_int_n_122\,
      \genblk1[4].state_reg[11]_0\(0) => \genblk1[2].i_int_n_123\,
      \genblk1[4].state_reg[11]_1\(3) => \genblk1[1].i_int_n_120\,
      \genblk1[4].state_reg[11]_1\(2) => \genblk1[1].i_int_n_121\,
      \genblk1[4].state_reg[11]_1\(1) => \genblk1[1].i_int_n_122\,
      \genblk1[4].state_reg[11]_1\(0) => \genblk1[1].i_int_n_123\,
      \genblk1[4].state_reg[15]_0\(3) => \genblk1[2].i_int_n_124\,
      \genblk1[4].state_reg[15]_0\(2) => \genblk1[2].i_int_n_125\,
      \genblk1[4].state_reg[15]_0\(1) => \genblk1[2].i_int_n_126\,
      \genblk1[4].state_reg[15]_0\(0) => \genblk1[2].i_int_n_127\,
      \genblk1[4].state_reg[15]_1\(3) => \genblk1[1].i_int_n_124\,
      \genblk1[4].state_reg[15]_1\(2) => \genblk1[1].i_int_n_125\,
      \genblk1[4].state_reg[15]_1\(1) => \genblk1[1].i_int_n_126\,
      \genblk1[4].state_reg[15]_1\(0) => \genblk1[1].i_int_n_127\,
      \genblk1[4].state_reg[19]_0\(3) => \genblk1[2].i_int_n_128\,
      \genblk1[4].state_reg[19]_0\(2) => \genblk1[2].i_int_n_129\,
      \genblk1[4].state_reg[19]_0\(1) => \genblk1[2].i_int_n_130\,
      \genblk1[4].state_reg[19]_0\(0) => \genblk1[2].i_int_n_131\,
      \genblk1[4].state_reg[19]_1\(3) => \genblk1[1].i_int_n_128\,
      \genblk1[4].state_reg[19]_1\(2) => \genblk1[1].i_int_n_129\,
      \genblk1[4].state_reg[19]_1\(1) => \genblk1[1].i_int_n_130\,
      \genblk1[4].state_reg[19]_1\(0) => \genblk1[1].i_int_n_131\,
      \genblk1[4].state_reg[23]_0\(3) => \genblk1[2].i_int_n_132\,
      \genblk1[4].state_reg[23]_0\(2) => \genblk1[2].i_int_n_133\,
      \genblk1[4].state_reg[23]_0\(1) => \genblk1[2].i_int_n_134\,
      \genblk1[4].state_reg[23]_0\(0) => \genblk1[2].i_int_n_135\,
      \genblk1[4].state_reg[23]_1\(3) => \genblk1[1].i_int_n_132\,
      \genblk1[4].state_reg[23]_1\(2) => \genblk1[1].i_int_n_133\,
      \genblk1[4].state_reg[23]_1\(1) => \genblk1[1].i_int_n_134\,
      \genblk1[4].state_reg[23]_1\(0) => \genblk1[1].i_int_n_135\,
      \genblk1[4].state_reg[3]_0\(3) => \genblk1[2].i_int_n_112\,
      \genblk1[4].state_reg[3]_0\(2) => \genblk1[2].i_int_n_113\,
      \genblk1[4].state_reg[3]_0\(1) => \genblk1[2].i_int_n_114\,
      \genblk1[4].state_reg[3]_0\(0) => \genblk1[2].i_int_n_115\,
      \genblk1[4].state_reg[3]_1\(3) => \genblk1[1].i_int_n_112\,
      \genblk1[4].state_reg[3]_1\(2) => \genblk1[1].i_int_n_113\,
      \genblk1[4].state_reg[3]_1\(1) => \genblk1[1].i_int_n_114\,
      \genblk1[4].state_reg[3]_1\(0) => \genblk1[1].i_int_n_115\,
      \genblk1[4].state_reg[7]_0\(3) => \genblk1[2].i_int_n_116\,
      \genblk1[4].state_reg[7]_0\(2) => \genblk1[2].i_int_n_117\,
      \genblk1[4].state_reg[7]_0\(1) => \genblk1[2].i_int_n_118\,
      \genblk1[4].state_reg[7]_0\(0) => \genblk1[2].i_int_n_119\,
      \genblk1[4].state_reg[7]_1\(3) => \genblk1[1].i_int_n_116\,
      \genblk1[4].state_reg[7]_1\(2) => \genblk1[1].i_int_n_117\,
      \genblk1[4].state_reg[7]_1\(1) => \genblk1[1].i_int_n_118\,
      \genblk1[4].state_reg[7]_1\(0) => \genblk1[1].i_int_n_119\,
      sum00_out(2) => sum00_out_1(66),
      sum00_out(1) => sum00_out_1(46),
      sum00_out(0) => sum00_out_1(26),
      sum00_out_0(3) => sum00_out_0(86),
      sum00_out_0(2) => sum00_out_0(66),
      sum00_out_0(1) => sum00_out_0(46),
      sum00_out_0(0) => sum00_out_0(26)
    );
\genblk1[3].i_int\: entity work.system_axi_adc_decimate_0_cic_int_13
     port map (
      DI(3) => \data_stage[4]_3\(87),
      DI(2) => sum00_out_2(86),
      DI(1 downto 0) => \data_stage[4]_3\(85 downto 84),
      E(0) => p_1_in,
      Q(3 downto 0) => Q(4 downto 1),
      S(1) => \genblk1[2].i_int_n_110\,
      S(0) => \genblk1[2].i_int_n_111\,
      adc_clk => adc_clk,
      adc_valid_a => adc_valid_a,
      \data_stage[3]_2\(100 downto 83) => \data_stage[3]_2\(104 downto 87),
      \data_stage[3]_2\(82 downto 64) => \data_stage[3]_2\(85 downto 67),
      \data_stage[3]_2\(63 downto 45) => \data_stage[3]_2\(65 downto 47),
      \data_stage[3]_2\(44 downto 26) => \data_stage[3]_2\(45 downto 27),
      \data_stage[3]_2\(25 downto 0) => \data_stage[3]_2\(25 downto 0),
      \data_stage[4]_3\(102 downto 85) => \data_stage[4]_3\(105 downto 88),
      \data_stage[4]_3\(84) => \data_stage[4]_3\(86),
      \data_stage[4]_3\(83 downto 0) => \data_stage[4]_3\(83 downto 0),
      \data_stage[5]_4\(105 downto 0) => \data_stage[5]_4\(105 downto 0),
      \genblk1[0].state_reg[103]_0\(3) => \genblk1[3].i_int_n_212\,
      \genblk1[0].state_reg[103]_0\(2) => \genblk1[3].i_int_n_213\,
      \genblk1[0].state_reg[103]_0\(1) => \genblk1[3].i_int_n_214\,
      \genblk1[0].state_reg[103]_0\(0) => \genblk1[3].i_int_n_215\,
      \genblk1[0].state_reg[103]_1\(3) => \genblk1[2].i_int_n_212\,
      \genblk1[0].state_reg[103]_1\(2) => \genblk1[2].i_int_n_213\,
      \genblk1[0].state_reg[103]_1\(1) => \genblk1[2].i_int_n_214\,
      \genblk1[0].state_reg[103]_1\(0) => \genblk1[2].i_int_n_215\,
      \genblk1[0].state_reg[105]_0\(1) => \genblk1[3].i_int_n_110\,
      \genblk1[0].state_reg[105]_0\(0) => \genblk1[3].i_int_n_111\,
      \genblk1[0].state_reg[105]_1\(0) => \genblk1[5].i_int_n_0\,
      \genblk1[0].state_reg[87]_0\(3) => \genblk1[3].i_int_n_196\,
      \genblk1[0].state_reg[87]_0\(2) => \genblk1[3].i_int_n_197\,
      \genblk1[0].state_reg[87]_0\(1) => \genblk1[3].i_int_n_198\,
      \genblk1[0].state_reg[87]_0\(0) => \genblk1[3].i_int_n_199\,
      \genblk1[0].state_reg[87]_1\(3) => \genblk1[2].i_int_n_196\,
      \genblk1[0].state_reg[87]_1\(2) => \genblk1[2].i_int_n_197\,
      \genblk1[0].state_reg[87]_1\(1) => \genblk1[2].i_int_n_198\,
      \genblk1[0].state_reg[87]_1\(0) => \genblk1[2].i_int_n_199\,
      \genblk1[0].state_reg[91]_0\(3) => \genblk1[3].i_int_n_200\,
      \genblk1[0].state_reg[91]_0\(2) => \genblk1[3].i_int_n_201\,
      \genblk1[0].state_reg[91]_0\(1) => \genblk1[3].i_int_n_202\,
      \genblk1[0].state_reg[91]_0\(0) => \genblk1[3].i_int_n_203\,
      \genblk1[0].state_reg[91]_1\(3) => \genblk1[2].i_int_n_200\,
      \genblk1[0].state_reg[91]_1\(2) => \genblk1[2].i_int_n_201\,
      \genblk1[0].state_reg[91]_1\(1) => \genblk1[2].i_int_n_202\,
      \genblk1[0].state_reg[91]_1\(0) => \genblk1[2].i_int_n_203\,
      \genblk1[0].state_reg[95]_0\(3) => \genblk1[3].i_int_n_204\,
      \genblk1[0].state_reg[95]_0\(2) => \genblk1[3].i_int_n_205\,
      \genblk1[0].state_reg[95]_0\(1) => \genblk1[3].i_int_n_206\,
      \genblk1[0].state_reg[95]_0\(0) => \genblk1[3].i_int_n_207\,
      \genblk1[0].state_reg[95]_1\(3) => \genblk1[2].i_int_n_204\,
      \genblk1[0].state_reg[95]_1\(2) => \genblk1[2].i_int_n_205\,
      \genblk1[0].state_reg[95]_1\(1) => \genblk1[2].i_int_n_206\,
      \genblk1[0].state_reg[95]_1\(0) => \genblk1[2].i_int_n_207\,
      \genblk1[0].state_reg[99]_0\(3) => \genblk1[3].i_int_n_208\,
      \genblk1[0].state_reg[99]_0\(2) => \genblk1[3].i_int_n_209\,
      \genblk1[0].state_reg[99]_0\(1) => \genblk1[3].i_int_n_210\,
      \genblk1[0].state_reg[99]_0\(0) => \genblk1[3].i_int_n_211\,
      \genblk1[0].state_reg[99]_1\(3) => \genblk1[2].i_int_n_208\,
      \genblk1[0].state_reg[99]_1\(2) => \genblk1[2].i_int_n_209\,
      \genblk1[0].state_reg[99]_1\(1) => \genblk1[2].i_int_n_210\,
      \genblk1[0].state_reg[99]_1\(0) => \genblk1[2].i_int_n_211\,
      \genblk1[1].state_reg[67]_0\(3) => \genblk1[3].i_int_n_176\,
      \genblk1[1].state_reg[67]_0\(2) => \genblk1[3].i_int_n_177\,
      \genblk1[1].state_reg[67]_0\(1) => \genblk1[3].i_int_n_178\,
      \genblk1[1].state_reg[67]_0\(0) => \genblk1[3].i_int_n_179\,
      \genblk1[1].state_reg[67]_1\(3) => \genblk1[2].i_int_n_176\,
      \genblk1[1].state_reg[67]_1\(2) => \genblk1[2].i_int_n_177\,
      \genblk1[1].state_reg[67]_1\(1) => \genblk1[2].i_int_n_178\,
      \genblk1[1].state_reg[67]_1\(0) => \genblk1[2].i_int_n_179\,
      \genblk1[1].state_reg[71]_0\(3) => \genblk1[3].i_int_n_180\,
      \genblk1[1].state_reg[71]_0\(2) => \genblk1[3].i_int_n_181\,
      \genblk1[1].state_reg[71]_0\(1) => \genblk1[3].i_int_n_182\,
      \genblk1[1].state_reg[71]_0\(0) => \genblk1[3].i_int_n_183\,
      \genblk1[1].state_reg[71]_1\(3) => \genblk1[2].i_int_n_180\,
      \genblk1[1].state_reg[71]_1\(2) => \genblk1[2].i_int_n_181\,
      \genblk1[1].state_reg[71]_1\(1) => \genblk1[2].i_int_n_182\,
      \genblk1[1].state_reg[71]_1\(0) => \genblk1[2].i_int_n_183\,
      \genblk1[1].state_reg[75]_0\(3) => \genblk1[3].i_int_n_184\,
      \genblk1[1].state_reg[75]_0\(2) => \genblk1[3].i_int_n_185\,
      \genblk1[1].state_reg[75]_0\(1) => \genblk1[3].i_int_n_186\,
      \genblk1[1].state_reg[75]_0\(0) => \genblk1[3].i_int_n_187\,
      \genblk1[1].state_reg[75]_1\(3) => \genblk1[2].i_int_n_184\,
      \genblk1[1].state_reg[75]_1\(2) => \genblk1[2].i_int_n_185\,
      \genblk1[1].state_reg[75]_1\(1) => \genblk1[2].i_int_n_186\,
      \genblk1[1].state_reg[75]_1\(0) => \genblk1[2].i_int_n_187\,
      \genblk1[1].state_reg[79]_0\(3) => \genblk1[3].i_int_n_188\,
      \genblk1[1].state_reg[79]_0\(2) => \genblk1[3].i_int_n_189\,
      \genblk1[1].state_reg[79]_0\(1) => \genblk1[3].i_int_n_190\,
      \genblk1[1].state_reg[79]_0\(0) => \genblk1[3].i_int_n_191\,
      \genblk1[1].state_reg[79]_1\(3) => \genblk1[2].i_int_n_188\,
      \genblk1[1].state_reg[79]_1\(2) => \genblk1[2].i_int_n_189\,
      \genblk1[1].state_reg[79]_1\(1) => \genblk1[2].i_int_n_190\,
      \genblk1[1].state_reg[79]_1\(0) => \genblk1[2].i_int_n_191\,
      \genblk1[1].state_reg[83]_0\(3) => \genblk1[3].i_int_n_192\,
      \genblk1[1].state_reg[83]_0\(2) => \genblk1[3].i_int_n_193\,
      \genblk1[1].state_reg[83]_0\(1) => \genblk1[3].i_int_n_194\,
      \genblk1[1].state_reg[83]_0\(0) => \genblk1[3].i_int_n_195\,
      \genblk1[1].state_reg[83]_1\(3) => \genblk1[2].i_int_n_192\,
      \genblk1[1].state_reg[83]_1\(2) => \genblk1[2].i_int_n_193\,
      \genblk1[1].state_reg[83]_1\(1) => \genblk1[2].i_int_n_194\,
      \genblk1[1].state_reg[83]_1\(0) => \genblk1[2].i_int_n_195\,
      \genblk1[1].state_reg[85]_0\(0) => \genblk1[5].i_int_n_1\,
      \genblk1[2].state_reg[47]_0\(3) => \genblk1[3].i_int_n_156\,
      \genblk1[2].state_reg[47]_0\(2) => \genblk1[3].i_int_n_157\,
      \genblk1[2].state_reg[47]_0\(1) => \genblk1[3].i_int_n_158\,
      \genblk1[2].state_reg[47]_0\(0) => \genblk1[3].i_int_n_159\,
      \genblk1[2].state_reg[47]_1\(3) => \genblk1[2].i_int_n_156\,
      \genblk1[2].state_reg[47]_1\(2) => \genblk1[2].i_int_n_157\,
      \genblk1[2].state_reg[47]_1\(1) => \genblk1[2].i_int_n_158\,
      \genblk1[2].state_reg[47]_1\(0) => \genblk1[2].i_int_n_159\,
      \genblk1[2].state_reg[51]_0\(3) => \genblk1[3].i_int_n_160\,
      \genblk1[2].state_reg[51]_0\(2) => \genblk1[3].i_int_n_161\,
      \genblk1[2].state_reg[51]_0\(1) => \genblk1[3].i_int_n_162\,
      \genblk1[2].state_reg[51]_0\(0) => \genblk1[3].i_int_n_163\,
      \genblk1[2].state_reg[51]_1\(3) => \genblk1[2].i_int_n_160\,
      \genblk1[2].state_reg[51]_1\(2) => \genblk1[2].i_int_n_161\,
      \genblk1[2].state_reg[51]_1\(1) => \genblk1[2].i_int_n_162\,
      \genblk1[2].state_reg[51]_1\(0) => \genblk1[2].i_int_n_163\,
      \genblk1[2].state_reg[55]_0\(3) => \genblk1[3].i_int_n_164\,
      \genblk1[2].state_reg[55]_0\(2) => \genblk1[3].i_int_n_165\,
      \genblk1[2].state_reg[55]_0\(1) => \genblk1[3].i_int_n_166\,
      \genblk1[2].state_reg[55]_0\(0) => \genblk1[3].i_int_n_167\,
      \genblk1[2].state_reg[55]_1\(3) => \genblk1[2].i_int_n_164\,
      \genblk1[2].state_reg[55]_1\(2) => \genblk1[2].i_int_n_165\,
      \genblk1[2].state_reg[55]_1\(1) => \genblk1[2].i_int_n_166\,
      \genblk1[2].state_reg[55]_1\(0) => \genblk1[2].i_int_n_167\,
      \genblk1[2].state_reg[59]_0\(3) => \genblk1[3].i_int_n_168\,
      \genblk1[2].state_reg[59]_0\(2) => \genblk1[3].i_int_n_169\,
      \genblk1[2].state_reg[59]_0\(1) => \genblk1[3].i_int_n_170\,
      \genblk1[2].state_reg[59]_0\(0) => \genblk1[3].i_int_n_171\,
      \genblk1[2].state_reg[59]_1\(3) => \genblk1[2].i_int_n_168\,
      \genblk1[2].state_reg[59]_1\(2) => \genblk1[2].i_int_n_169\,
      \genblk1[2].state_reg[59]_1\(1) => \genblk1[2].i_int_n_170\,
      \genblk1[2].state_reg[59]_1\(0) => \genblk1[2].i_int_n_171\,
      \genblk1[2].state_reg[63]_0\(3) => \genblk1[3].i_int_n_172\,
      \genblk1[2].state_reg[63]_0\(2) => \genblk1[3].i_int_n_173\,
      \genblk1[2].state_reg[63]_0\(1) => \genblk1[3].i_int_n_174\,
      \genblk1[2].state_reg[63]_0\(0) => \genblk1[3].i_int_n_175\,
      \genblk1[2].state_reg[63]_1\(3) => \genblk1[2].i_int_n_172\,
      \genblk1[2].state_reg[63]_1\(2) => \genblk1[2].i_int_n_173\,
      \genblk1[2].state_reg[63]_1\(1) => \genblk1[2].i_int_n_174\,
      \genblk1[2].state_reg[63]_1\(0) => \genblk1[2].i_int_n_175\,
      \genblk1[2].state_reg[65]_0\(0) => \genblk1[5].i_int_n_2\,
      \genblk1[3].state_reg[27]_0\(3) => \genblk1[3].i_int_n_136\,
      \genblk1[3].state_reg[27]_0\(2) => \genblk1[3].i_int_n_137\,
      \genblk1[3].state_reg[27]_0\(1) => \genblk1[3].i_int_n_138\,
      \genblk1[3].state_reg[27]_0\(0) => \genblk1[3].i_int_n_139\,
      \genblk1[3].state_reg[27]_1\(3) => \genblk1[2].i_int_n_136\,
      \genblk1[3].state_reg[27]_1\(2) => \genblk1[2].i_int_n_137\,
      \genblk1[3].state_reg[27]_1\(1) => \genblk1[2].i_int_n_138\,
      \genblk1[3].state_reg[27]_1\(0) => \genblk1[2].i_int_n_139\,
      \genblk1[3].state_reg[31]_0\(3) => \genblk1[3].i_int_n_140\,
      \genblk1[3].state_reg[31]_0\(2) => \genblk1[3].i_int_n_141\,
      \genblk1[3].state_reg[31]_0\(1) => \genblk1[3].i_int_n_142\,
      \genblk1[3].state_reg[31]_0\(0) => \genblk1[3].i_int_n_143\,
      \genblk1[3].state_reg[31]_1\(3) => \genblk1[2].i_int_n_140\,
      \genblk1[3].state_reg[31]_1\(2) => \genblk1[2].i_int_n_141\,
      \genblk1[3].state_reg[31]_1\(1) => \genblk1[2].i_int_n_142\,
      \genblk1[3].state_reg[31]_1\(0) => \genblk1[2].i_int_n_143\,
      \genblk1[3].state_reg[35]_0\(3) => \genblk1[3].i_int_n_144\,
      \genblk1[3].state_reg[35]_0\(2) => \genblk1[3].i_int_n_145\,
      \genblk1[3].state_reg[35]_0\(1) => \genblk1[3].i_int_n_146\,
      \genblk1[3].state_reg[35]_0\(0) => \genblk1[3].i_int_n_147\,
      \genblk1[3].state_reg[35]_1\(3) => \genblk1[2].i_int_n_144\,
      \genblk1[3].state_reg[35]_1\(2) => \genblk1[2].i_int_n_145\,
      \genblk1[3].state_reg[35]_1\(1) => \genblk1[2].i_int_n_146\,
      \genblk1[3].state_reg[35]_1\(0) => \genblk1[2].i_int_n_147\,
      \genblk1[3].state_reg[39]_0\(3) => \genblk1[3].i_int_n_148\,
      \genblk1[3].state_reg[39]_0\(2) => \genblk1[3].i_int_n_149\,
      \genblk1[3].state_reg[39]_0\(1) => \genblk1[3].i_int_n_150\,
      \genblk1[3].state_reg[39]_0\(0) => \genblk1[3].i_int_n_151\,
      \genblk1[3].state_reg[39]_1\(3) => \genblk1[2].i_int_n_148\,
      \genblk1[3].state_reg[39]_1\(2) => \genblk1[2].i_int_n_149\,
      \genblk1[3].state_reg[39]_1\(1) => \genblk1[2].i_int_n_150\,
      \genblk1[3].state_reg[39]_1\(0) => \genblk1[2].i_int_n_151\,
      \genblk1[3].state_reg[43]_0\(3) => \genblk1[3].i_int_n_152\,
      \genblk1[3].state_reg[43]_0\(2) => \genblk1[3].i_int_n_153\,
      \genblk1[3].state_reg[43]_0\(1) => \genblk1[3].i_int_n_154\,
      \genblk1[3].state_reg[43]_0\(0) => \genblk1[3].i_int_n_155\,
      \genblk1[3].state_reg[43]_1\(3) => \genblk1[2].i_int_n_152\,
      \genblk1[3].state_reg[43]_1\(2) => \genblk1[2].i_int_n_153\,
      \genblk1[3].state_reg[43]_1\(1) => \genblk1[2].i_int_n_154\,
      \genblk1[3].state_reg[43]_1\(0) => \genblk1[2].i_int_n_155\,
      \genblk1[3].state_reg[45]_0\(0) => \genblk1[5].i_int_n_3\,
      \genblk1[4].state_reg[11]_0\(3) => \genblk1[3].i_int_n_120\,
      \genblk1[4].state_reg[11]_0\(2) => \genblk1[3].i_int_n_121\,
      \genblk1[4].state_reg[11]_0\(1) => \genblk1[3].i_int_n_122\,
      \genblk1[4].state_reg[11]_0\(0) => \genblk1[3].i_int_n_123\,
      \genblk1[4].state_reg[11]_1\(3) => \genblk1[2].i_int_n_120\,
      \genblk1[4].state_reg[11]_1\(2) => \genblk1[2].i_int_n_121\,
      \genblk1[4].state_reg[11]_1\(1) => \genblk1[2].i_int_n_122\,
      \genblk1[4].state_reg[11]_1\(0) => \genblk1[2].i_int_n_123\,
      \genblk1[4].state_reg[15]_0\(3) => \genblk1[3].i_int_n_124\,
      \genblk1[4].state_reg[15]_0\(2) => \genblk1[3].i_int_n_125\,
      \genblk1[4].state_reg[15]_0\(1) => \genblk1[3].i_int_n_126\,
      \genblk1[4].state_reg[15]_0\(0) => \genblk1[3].i_int_n_127\,
      \genblk1[4].state_reg[15]_1\(3) => \genblk1[2].i_int_n_124\,
      \genblk1[4].state_reg[15]_1\(2) => \genblk1[2].i_int_n_125\,
      \genblk1[4].state_reg[15]_1\(1) => \genblk1[2].i_int_n_126\,
      \genblk1[4].state_reg[15]_1\(0) => \genblk1[2].i_int_n_127\,
      \genblk1[4].state_reg[19]_0\(3) => \genblk1[3].i_int_n_128\,
      \genblk1[4].state_reg[19]_0\(2) => \genblk1[3].i_int_n_129\,
      \genblk1[4].state_reg[19]_0\(1) => \genblk1[3].i_int_n_130\,
      \genblk1[4].state_reg[19]_0\(0) => \genblk1[3].i_int_n_131\,
      \genblk1[4].state_reg[19]_1\(3) => \genblk1[2].i_int_n_128\,
      \genblk1[4].state_reg[19]_1\(2) => \genblk1[2].i_int_n_129\,
      \genblk1[4].state_reg[19]_1\(1) => \genblk1[2].i_int_n_130\,
      \genblk1[4].state_reg[19]_1\(0) => \genblk1[2].i_int_n_131\,
      \genblk1[4].state_reg[23]_0\(3) => \genblk1[3].i_int_n_132\,
      \genblk1[4].state_reg[23]_0\(2) => \genblk1[3].i_int_n_133\,
      \genblk1[4].state_reg[23]_0\(1) => \genblk1[3].i_int_n_134\,
      \genblk1[4].state_reg[23]_0\(0) => \genblk1[3].i_int_n_135\,
      \genblk1[4].state_reg[23]_1\(3) => \genblk1[2].i_int_n_132\,
      \genblk1[4].state_reg[23]_1\(2) => \genblk1[2].i_int_n_133\,
      \genblk1[4].state_reg[23]_1\(1) => \genblk1[2].i_int_n_134\,
      \genblk1[4].state_reg[23]_1\(0) => \genblk1[2].i_int_n_135\,
      \genblk1[4].state_reg[3]_0\(3) => \genblk1[3].i_int_n_112\,
      \genblk1[4].state_reg[3]_0\(2) => \genblk1[3].i_int_n_113\,
      \genblk1[4].state_reg[3]_0\(1) => \genblk1[3].i_int_n_114\,
      \genblk1[4].state_reg[3]_0\(0) => \genblk1[3].i_int_n_115\,
      \genblk1[4].state_reg[3]_1\(3) => \genblk1[2].i_int_n_112\,
      \genblk1[4].state_reg[3]_1\(2) => \genblk1[2].i_int_n_113\,
      \genblk1[4].state_reg[3]_1\(1) => \genblk1[2].i_int_n_114\,
      \genblk1[4].state_reg[3]_1\(0) => \genblk1[2].i_int_n_115\,
      \genblk1[4].state_reg[7]_0\(3) => \genblk1[3].i_int_n_116\,
      \genblk1[4].state_reg[7]_0\(2) => \genblk1[3].i_int_n_117\,
      \genblk1[4].state_reg[7]_0\(1) => \genblk1[3].i_int_n_118\,
      \genblk1[4].state_reg[7]_0\(0) => \genblk1[3].i_int_n_119\,
      \genblk1[4].state_reg[7]_1\(3) => \genblk1[2].i_int_n_116\,
      \genblk1[4].state_reg[7]_1\(2) => \genblk1[2].i_int_n_117\,
      \genblk1[4].state_reg[7]_1\(1) => \genblk1[2].i_int_n_118\,
      \genblk1[4].state_reg[7]_1\(0) => \genblk1[2].i_int_n_119\,
      sum00_out(2) => sum00_out_2(66),
      sum00_out(1) => sum00_out_2(46),
      sum00_out(0) => sum00_out_2(26),
      sum00_out_0(3) => sum00_out_1(86),
      sum00_out_0(2) => sum00_out_1(66),
      sum00_out_0(1) => sum00_out_1(46),
      sum00_out_0(0) => sum00_out_1(26)
    );
\genblk1[4].i_int\: entity work.system_axi_adc_decimate_0_cic_int_14
     port map (
      DI(3) => \data_stage[5]_4\(87),
      DI(2) => sum00_out_3(86),
      DI(1 downto 0) => \data_stage[5]_4\(85 downto 84),
      E(0) => p_1_in,
      Q(3 downto 0) => Q(4 downto 1),
      S(1) => \genblk1[4].i_int_n_110\,
      S(0) => \genblk1[4].i_int_n_111\,
      adc_clk => adc_clk,
      adc_valid_a => adc_valid_a,
      \data_stage[4]_3\(100 downto 83) => \data_stage[4]_3\(104 downto 87),
      \data_stage[4]_3\(82 downto 64) => \data_stage[4]_3\(85 downto 67),
      \data_stage[4]_3\(63 downto 45) => \data_stage[4]_3\(65 downto 47),
      \data_stage[4]_3\(44 downto 26) => \data_stage[4]_3\(45 downto 27),
      \data_stage[4]_3\(25 downto 0) => \data_stage[4]_3\(25 downto 0),
      \data_stage[5]_4\(102 downto 85) => \data_stage[5]_4\(105 downto 88),
      \data_stage[5]_4\(84) => \data_stage[5]_4\(86),
      \data_stage[5]_4\(83 downto 0) => \data_stage[5]_4\(83 downto 0),
      \data_stage[6]_5\(105 downto 0) => \data_stage[6]_5\(105 downto 0),
      \genblk1[0].state_reg[103]_0\(3) => \genblk1[4].i_int_n_212\,
      \genblk1[0].state_reg[103]_0\(2) => \genblk1[4].i_int_n_213\,
      \genblk1[0].state_reg[103]_0\(1) => \genblk1[4].i_int_n_214\,
      \genblk1[0].state_reg[103]_0\(0) => \genblk1[4].i_int_n_215\,
      \genblk1[0].state_reg[103]_1\(3) => \genblk1[3].i_int_n_212\,
      \genblk1[0].state_reg[103]_1\(2) => \genblk1[3].i_int_n_213\,
      \genblk1[0].state_reg[103]_1\(1) => \genblk1[3].i_int_n_214\,
      \genblk1[0].state_reg[103]_1\(0) => \genblk1[3].i_int_n_215\,
      \genblk1[0].state_reg[105]_0\(1) => \genblk1[3].i_int_n_110\,
      \genblk1[0].state_reg[105]_0\(0) => \genblk1[3].i_int_n_111\,
      \genblk1[0].state_reg[86]_0\(0) => \genblk1[5].i_int_n_0\,
      \genblk1[0].state_reg[87]_0\(3) => \genblk1[4].i_int_n_196\,
      \genblk1[0].state_reg[87]_0\(2) => \genblk1[4].i_int_n_197\,
      \genblk1[0].state_reg[87]_0\(1) => \genblk1[4].i_int_n_198\,
      \genblk1[0].state_reg[87]_0\(0) => \genblk1[4].i_int_n_199\,
      \genblk1[0].state_reg[87]_1\(3) => \genblk1[3].i_int_n_196\,
      \genblk1[0].state_reg[87]_1\(2) => \genblk1[3].i_int_n_197\,
      \genblk1[0].state_reg[87]_1\(1) => \genblk1[3].i_int_n_198\,
      \genblk1[0].state_reg[87]_1\(0) => \genblk1[3].i_int_n_199\,
      \genblk1[0].state_reg[91]_0\(3) => \genblk1[4].i_int_n_200\,
      \genblk1[0].state_reg[91]_0\(2) => \genblk1[4].i_int_n_201\,
      \genblk1[0].state_reg[91]_0\(1) => \genblk1[4].i_int_n_202\,
      \genblk1[0].state_reg[91]_0\(0) => \genblk1[4].i_int_n_203\,
      \genblk1[0].state_reg[91]_1\(3) => \genblk1[3].i_int_n_200\,
      \genblk1[0].state_reg[91]_1\(2) => \genblk1[3].i_int_n_201\,
      \genblk1[0].state_reg[91]_1\(1) => \genblk1[3].i_int_n_202\,
      \genblk1[0].state_reg[91]_1\(0) => \genblk1[3].i_int_n_203\,
      \genblk1[0].state_reg[95]_0\(3) => \genblk1[4].i_int_n_204\,
      \genblk1[0].state_reg[95]_0\(2) => \genblk1[4].i_int_n_205\,
      \genblk1[0].state_reg[95]_0\(1) => \genblk1[4].i_int_n_206\,
      \genblk1[0].state_reg[95]_0\(0) => \genblk1[4].i_int_n_207\,
      \genblk1[0].state_reg[95]_1\(3) => \genblk1[3].i_int_n_204\,
      \genblk1[0].state_reg[95]_1\(2) => \genblk1[3].i_int_n_205\,
      \genblk1[0].state_reg[95]_1\(1) => \genblk1[3].i_int_n_206\,
      \genblk1[0].state_reg[95]_1\(0) => \genblk1[3].i_int_n_207\,
      \genblk1[0].state_reg[99]_0\(3) => \genblk1[4].i_int_n_208\,
      \genblk1[0].state_reg[99]_0\(2) => \genblk1[4].i_int_n_209\,
      \genblk1[0].state_reg[99]_0\(1) => \genblk1[4].i_int_n_210\,
      \genblk1[0].state_reg[99]_0\(0) => \genblk1[4].i_int_n_211\,
      \genblk1[0].state_reg[99]_1\(3) => \genblk1[3].i_int_n_208\,
      \genblk1[0].state_reg[99]_1\(2) => \genblk1[3].i_int_n_209\,
      \genblk1[0].state_reg[99]_1\(1) => \genblk1[3].i_int_n_210\,
      \genblk1[0].state_reg[99]_1\(0) => \genblk1[3].i_int_n_211\,
      \genblk1[1].state_reg[66]_0\(0) => \genblk1[5].i_int_n_1\,
      \genblk1[1].state_reg[67]_0\(3) => \genblk1[4].i_int_n_176\,
      \genblk1[1].state_reg[67]_0\(2) => \genblk1[4].i_int_n_177\,
      \genblk1[1].state_reg[67]_0\(1) => \genblk1[4].i_int_n_178\,
      \genblk1[1].state_reg[67]_0\(0) => \genblk1[4].i_int_n_179\,
      \genblk1[1].state_reg[67]_1\(3) => \genblk1[3].i_int_n_176\,
      \genblk1[1].state_reg[67]_1\(2) => \genblk1[3].i_int_n_177\,
      \genblk1[1].state_reg[67]_1\(1) => \genblk1[3].i_int_n_178\,
      \genblk1[1].state_reg[67]_1\(0) => \genblk1[3].i_int_n_179\,
      \genblk1[1].state_reg[71]_0\(3) => \genblk1[4].i_int_n_180\,
      \genblk1[1].state_reg[71]_0\(2) => \genblk1[4].i_int_n_181\,
      \genblk1[1].state_reg[71]_0\(1) => \genblk1[4].i_int_n_182\,
      \genblk1[1].state_reg[71]_0\(0) => \genblk1[4].i_int_n_183\,
      \genblk1[1].state_reg[71]_1\(3) => \genblk1[3].i_int_n_180\,
      \genblk1[1].state_reg[71]_1\(2) => \genblk1[3].i_int_n_181\,
      \genblk1[1].state_reg[71]_1\(1) => \genblk1[3].i_int_n_182\,
      \genblk1[1].state_reg[71]_1\(0) => \genblk1[3].i_int_n_183\,
      \genblk1[1].state_reg[75]_0\(3) => \genblk1[4].i_int_n_184\,
      \genblk1[1].state_reg[75]_0\(2) => \genblk1[4].i_int_n_185\,
      \genblk1[1].state_reg[75]_0\(1) => \genblk1[4].i_int_n_186\,
      \genblk1[1].state_reg[75]_0\(0) => \genblk1[4].i_int_n_187\,
      \genblk1[1].state_reg[75]_1\(3) => \genblk1[3].i_int_n_184\,
      \genblk1[1].state_reg[75]_1\(2) => \genblk1[3].i_int_n_185\,
      \genblk1[1].state_reg[75]_1\(1) => \genblk1[3].i_int_n_186\,
      \genblk1[1].state_reg[75]_1\(0) => \genblk1[3].i_int_n_187\,
      \genblk1[1].state_reg[79]_0\(3) => \genblk1[4].i_int_n_188\,
      \genblk1[1].state_reg[79]_0\(2) => \genblk1[4].i_int_n_189\,
      \genblk1[1].state_reg[79]_0\(1) => \genblk1[4].i_int_n_190\,
      \genblk1[1].state_reg[79]_0\(0) => \genblk1[4].i_int_n_191\,
      \genblk1[1].state_reg[79]_1\(3) => \genblk1[3].i_int_n_188\,
      \genblk1[1].state_reg[79]_1\(2) => \genblk1[3].i_int_n_189\,
      \genblk1[1].state_reg[79]_1\(1) => \genblk1[3].i_int_n_190\,
      \genblk1[1].state_reg[79]_1\(0) => \genblk1[3].i_int_n_191\,
      \genblk1[1].state_reg[83]_0\(3) => \genblk1[4].i_int_n_192\,
      \genblk1[1].state_reg[83]_0\(2) => \genblk1[4].i_int_n_193\,
      \genblk1[1].state_reg[83]_0\(1) => \genblk1[4].i_int_n_194\,
      \genblk1[1].state_reg[83]_0\(0) => \genblk1[4].i_int_n_195\,
      \genblk1[1].state_reg[83]_1\(3) => \genblk1[3].i_int_n_192\,
      \genblk1[1].state_reg[83]_1\(2) => \genblk1[3].i_int_n_193\,
      \genblk1[1].state_reg[83]_1\(1) => \genblk1[3].i_int_n_194\,
      \genblk1[1].state_reg[83]_1\(0) => \genblk1[3].i_int_n_195\,
      \genblk1[2].state_reg[46]_0\(0) => \genblk1[5].i_int_n_2\,
      \genblk1[2].state_reg[47]_0\(3) => \genblk1[4].i_int_n_156\,
      \genblk1[2].state_reg[47]_0\(2) => \genblk1[4].i_int_n_157\,
      \genblk1[2].state_reg[47]_0\(1) => \genblk1[4].i_int_n_158\,
      \genblk1[2].state_reg[47]_0\(0) => \genblk1[4].i_int_n_159\,
      \genblk1[2].state_reg[47]_1\(3) => \genblk1[3].i_int_n_156\,
      \genblk1[2].state_reg[47]_1\(2) => \genblk1[3].i_int_n_157\,
      \genblk1[2].state_reg[47]_1\(1) => \genblk1[3].i_int_n_158\,
      \genblk1[2].state_reg[47]_1\(0) => \genblk1[3].i_int_n_159\,
      \genblk1[2].state_reg[51]_0\(3) => \genblk1[4].i_int_n_160\,
      \genblk1[2].state_reg[51]_0\(2) => \genblk1[4].i_int_n_161\,
      \genblk1[2].state_reg[51]_0\(1) => \genblk1[4].i_int_n_162\,
      \genblk1[2].state_reg[51]_0\(0) => \genblk1[4].i_int_n_163\,
      \genblk1[2].state_reg[51]_1\(3) => \genblk1[3].i_int_n_160\,
      \genblk1[2].state_reg[51]_1\(2) => \genblk1[3].i_int_n_161\,
      \genblk1[2].state_reg[51]_1\(1) => \genblk1[3].i_int_n_162\,
      \genblk1[2].state_reg[51]_1\(0) => \genblk1[3].i_int_n_163\,
      \genblk1[2].state_reg[55]_0\(3) => \genblk1[4].i_int_n_164\,
      \genblk1[2].state_reg[55]_0\(2) => \genblk1[4].i_int_n_165\,
      \genblk1[2].state_reg[55]_0\(1) => \genblk1[4].i_int_n_166\,
      \genblk1[2].state_reg[55]_0\(0) => \genblk1[4].i_int_n_167\,
      \genblk1[2].state_reg[55]_1\(3) => \genblk1[3].i_int_n_164\,
      \genblk1[2].state_reg[55]_1\(2) => \genblk1[3].i_int_n_165\,
      \genblk1[2].state_reg[55]_1\(1) => \genblk1[3].i_int_n_166\,
      \genblk1[2].state_reg[55]_1\(0) => \genblk1[3].i_int_n_167\,
      \genblk1[2].state_reg[59]_0\(3) => \genblk1[4].i_int_n_168\,
      \genblk1[2].state_reg[59]_0\(2) => \genblk1[4].i_int_n_169\,
      \genblk1[2].state_reg[59]_0\(1) => \genblk1[4].i_int_n_170\,
      \genblk1[2].state_reg[59]_0\(0) => \genblk1[4].i_int_n_171\,
      \genblk1[2].state_reg[59]_1\(3) => \genblk1[3].i_int_n_168\,
      \genblk1[2].state_reg[59]_1\(2) => \genblk1[3].i_int_n_169\,
      \genblk1[2].state_reg[59]_1\(1) => \genblk1[3].i_int_n_170\,
      \genblk1[2].state_reg[59]_1\(0) => \genblk1[3].i_int_n_171\,
      \genblk1[2].state_reg[63]_0\(3) => \genblk1[4].i_int_n_172\,
      \genblk1[2].state_reg[63]_0\(2) => \genblk1[4].i_int_n_173\,
      \genblk1[2].state_reg[63]_0\(1) => \genblk1[4].i_int_n_174\,
      \genblk1[2].state_reg[63]_0\(0) => \genblk1[4].i_int_n_175\,
      \genblk1[2].state_reg[63]_1\(3) => \genblk1[3].i_int_n_172\,
      \genblk1[2].state_reg[63]_1\(2) => \genblk1[3].i_int_n_173\,
      \genblk1[2].state_reg[63]_1\(1) => \genblk1[3].i_int_n_174\,
      \genblk1[2].state_reg[63]_1\(0) => \genblk1[3].i_int_n_175\,
      \genblk1[3].state_reg[26]_0\(0) => \genblk1[5].i_int_n_3\,
      \genblk1[3].state_reg[27]_0\(3) => \genblk1[4].i_int_n_136\,
      \genblk1[3].state_reg[27]_0\(2) => \genblk1[4].i_int_n_137\,
      \genblk1[3].state_reg[27]_0\(1) => \genblk1[4].i_int_n_138\,
      \genblk1[3].state_reg[27]_0\(0) => \genblk1[4].i_int_n_139\,
      \genblk1[3].state_reg[27]_1\(3) => \genblk1[3].i_int_n_136\,
      \genblk1[3].state_reg[27]_1\(2) => \genblk1[3].i_int_n_137\,
      \genblk1[3].state_reg[27]_1\(1) => \genblk1[3].i_int_n_138\,
      \genblk1[3].state_reg[27]_1\(0) => \genblk1[3].i_int_n_139\,
      \genblk1[3].state_reg[31]_0\(3) => \genblk1[4].i_int_n_140\,
      \genblk1[3].state_reg[31]_0\(2) => \genblk1[4].i_int_n_141\,
      \genblk1[3].state_reg[31]_0\(1) => \genblk1[4].i_int_n_142\,
      \genblk1[3].state_reg[31]_0\(0) => \genblk1[4].i_int_n_143\,
      \genblk1[3].state_reg[31]_1\(3) => \genblk1[3].i_int_n_140\,
      \genblk1[3].state_reg[31]_1\(2) => \genblk1[3].i_int_n_141\,
      \genblk1[3].state_reg[31]_1\(1) => \genblk1[3].i_int_n_142\,
      \genblk1[3].state_reg[31]_1\(0) => \genblk1[3].i_int_n_143\,
      \genblk1[3].state_reg[35]_0\(3) => \genblk1[4].i_int_n_144\,
      \genblk1[3].state_reg[35]_0\(2) => \genblk1[4].i_int_n_145\,
      \genblk1[3].state_reg[35]_0\(1) => \genblk1[4].i_int_n_146\,
      \genblk1[3].state_reg[35]_0\(0) => \genblk1[4].i_int_n_147\,
      \genblk1[3].state_reg[35]_1\(3) => \genblk1[3].i_int_n_144\,
      \genblk1[3].state_reg[35]_1\(2) => \genblk1[3].i_int_n_145\,
      \genblk1[3].state_reg[35]_1\(1) => \genblk1[3].i_int_n_146\,
      \genblk1[3].state_reg[35]_1\(0) => \genblk1[3].i_int_n_147\,
      \genblk1[3].state_reg[39]_0\(3) => \genblk1[4].i_int_n_148\,
      \genblk1[3].state_reg[39]_0\(2) => \genblk1[4].i_int_n_149\,
      \genblk1[3].state_reg[39]_0\(1) => \genblk1[4].i_int_n_150\,
      \genblk1[3].state_reg[39]_0\(0) => \genblk1[4].i_int_n_151\,
      \genblk1[3].state_reg[39]_1\(3) => \genblk1[3].i_int_n_148\,
      \genblk1[3].state_reg[39]_1\(2) => \genblk1[3].i_int_n_149\,
      \genblk1[3].state_reg[39]_1\(1) => \genblk1[3].i_int_n_150\,
      \genblk1[3].state_reg[39]_1\(0) => \genblk1[3].i_int_n_151\,
      \genblk1[3].state_reg[43]_0\(3) => \genblk1[4].i_int_n_152\,
      \genblk1[3].state_reg[43]_0\(2) => \genblk1[4].i_int_n_153\,
      \genblk1[3].state_reg[43]_0\(1) => \genblk1[4].i_int_n_154\,
      \genblk1[3].state_reg[43]_0\(0) => \genblk1[4].i_int_n_155\,
      \genblk1[3].state_reg[43]_1\(3) => \genblk1[3].i_int_n_152\,
      \genblk1[3].state_reg[43]_1\(2) => \genblk1[3].i_int_n_153\,
      \genblk1[3].state_reg[43]_1\(1) => \genblk1[3].i_int_n_154\,
      \genblk1[3].state_reg[43]_1\(0) => \genblk1[3].i_int_n_155\,
      \genblk1[4].state_reg[11]_0\(3) => \genblk1[4].i_int_n_120\,
      \genblk1[4].state_reg[11]_0\(2) => \genblk1[4].i_int_n_121\,
      \genblk1[4].state_reg[11]_0\(1) => \genblk1[4].i_int_n_122\,
      \genblk1[4].state_reg[11]_0\(0) => \genblk1[4].i_int_n_123\,
      \genblk1[4].state_reg[11]_1\(3) => \genblk1[3].i_int_n_120\,
      \genblk1[4].state_reg[11]_1\(2) => \genblk1[3].i_int_n_121\,
      \genblk1[4].state_reg[11]_1\(1) => \genblk1[3].i_int_n_122\,
      \genblk1[4].state_reg[11]_1\(0) => \genblk1[3].i_int_n_123\,
      \genblk1[4].state_reg[15]_0\(3) => \genblk1[4].i_int_n_124\,
      \genblk1[4].state_reg[15]_0\(2) => \genblk1[4].i_int_n_125\,
      \genblk1[4].state_reg[15]_0\(1) => \genblk1[4].i_int_n_126\,
      \genblk1[4].state_reg[15]_0\(0) => \genblk1[4].i_int_n_127\,
      \genblk1[4].state_reg[15]_1\(3) => \genblk1[3].i_int_n_124\,
      \genblk1[4].state_reg[15]_1\(2) => \genblk1[3].i_int_n_125\,
      \genblk1[4].state_reg[15]_1\(1) => \genblk1[3].i_int_n_126\,
      \genblk1[4].state_reg[15]_1\(0) => \genblk1[3].i_int_n_127\,
      \genblk1[4].state_reg[19]_0\(3) => \genblk1[4].i_int_n_128\,
      \genblk1[4].state_reg[19]_0\(2) => \genblk1[4].i_int_n_129\,
      \genblk1[4].state_reg[19]_0\(1) => \genblk1[4].i_int_n_130\,
      \genblk1[4].state_reg[19]_0\(0) => \genblk1[4].i_int_n_131\,
      \genblk1[4].state_reg[19]_1\(3) => \genblk1[3].i_int_n_128\,
      \genblk1[4].state_reg[19]_1\(2) => \genblk1[3].i_int_n_129\,
      \genblk1[4].state_reg[19]_1\(1) => \genblk1[3].i_int_n_130\,
      \genblk1[4].state_reg[19]_1\(0) => \genblk1[3].i_int_n_131\,
      \genblk1[4].state_reg[23]_0\(3) => \genblk1[4].i_int_n_132\,
      \genblk1[4].state_reg[23]_0\(2) => \genblk1[4].i_int_n_133\,
      \genblk1[4].state_reg[23]_0\(1) => \genblk1[4].i_int_n_134\,
      \genblk1[4].state_reg[23]_0\(0) => \genblk1[4].i_int_n_135\,
      \genblk1[4].state_reg[23]_1\(3) => \genblk1[3].i_int_n_132\,
      \genblk1[4].state_reg[23]_1\(2) => \genblk1[3].i_int_n_133\,
      \genblk1[4].state_reg[23]_1\(1) => \genblk1[3].i_int_n_134\,
      \genblk1[4].state_reg[23]_1\(0) => \genblk1[3].i_int_n_135\,
      \genblk1[4].state_reg[3]_0\(3) => \genblk1[4].i_int_n_112\,
      \genblk1[4].state_reg[3]_0\(2) => \genblk1[4].i_int_n_113\,
      \genblk1[4].state_reg[3]_0\(1) => \genblk1[4].i_int_n_114\,
      \genblk1[4].state_reg[3]_0\(0) => \genblk1[4].i_int_n_115\,
      \genblk1[4].state_reg[3]_1\(3) => \genblk1[3].i_int_n_112\,
      \genblk1[4].state_reg[3]_1\(2) => \genblk1[3].i_int_n_113\,
      \genblk1[4].state_reg[3]_1\(1) => \genblk1[3].i_int_n_114\,
      \genblk1[4].state_reg[3]_1\(0) => \genblk1[3].i_int_n_115\,
      \genblk1[4].state_reg[7]_0\(3) => \genblk1[4].i_int_n_116\,
      \genblk1[4].state_reg[7]_0\(2) => \genblk1[4].i_int_n_117\,
      \genblk1[4].state_reg[7]_0\(1) => \genblk1[4].i_int_n_118\,
      \genblk1[4].state_reg[7]_0\(0) => \genblk1[4].i_int_n_119\,
      \genblk1[4].state_reg[7]_1\(3) => \genblk1[3].i_int_n_116\,
      \genblk1[4].state_reg[7]_1\(2) => \genblk1[3].i_int_n_117\,
      \genblk1[4].state_reg[7]_1\(1) => \genblk1[3].i_int_n_118\,
      \genblk1[4].state_reg[7]_1\(0) => \genblk1[3].i_int_n_119\,
      sum00_out(2) => sum00_out_3(66),
      sum00_out(1) => sum00_out_3(46),
      sum00_out(0) => sum00_out_3(26),
      sum00_out_0(3) => sum00_out_2(86),
      sum00_out_0(2) => sum00_out_2(66),
      sum00_out_0(1) => sum00_out_2(46),
      sum00_out_0(0) => sum00_out_2(26)
    );
\genblk1[5].i_int\: entity work.system_axi_adc_decimate_0_cic_int_15
     port map (
      DI(3) => \genblk1[5].i_int_n_216\,
      DI(2) => \genblk1[5].i_int_n_217\,
      DI(1) => \genblk1[5].i_int_n_218\,
      DI(0) => \genblk1[5].i_int_n_219\,
      E(0) => p_1_in,
      Q(4 downto 0) => Q(4 downto 0),
      S(1) => \genblk1[4].i_int_n_110\,
      S(0) => \genblk1[4].i_int_n_111\,
      adc_clk => adc_clk,
      adc_valid_a => adc_valid_a,
      adc_valid_a_0(0) => \genblk1[5].i_int_n_0\,
      adc_valid_a_1(0) => \genblk1[5].i_int_n_1\,
      adc_valid_a_2(0) => \genblk1[5].i_int_n_2\,
      adc_valid_a_3(0) => \genblk1[5].i_int_n_3\,
      ce_comb => ce_comb,
      data_in_seq(104 downto 0) => data_in_seq(104 downto 0),
      \data_stage[11]_6\(104 downto 0) => \data_stage[11]_6\(104 downto 0),
      \data_stage[5]_4\(100 downto 83) => \data_stage[5]_4\(104 downto 87),
      \data_stage[5]_4\(82 downto 64) => \data_stage[5]_4\(85 downto 67),
      \data_stage[5]_4\(63 downto 45) => \data_stage[5]_4\(65 downto 47),
      \data_stage[5]_4\(44 downto 26) => \data_stage[5]_4\(45 downto 27),
      \data_stage[5]_4\(25 downto 0) => \data_stage[5]_4\(25 downto 0),
      \data_stage[6]_5\(105 downto 0) => \data_stage[6]_5\(105 downto 0),
      \genblk1[0].state_reg[103]_0\(3) => \genblk1[5].i_int_n_312\,
      \genblk1[0].state_reg[103]_0\(2) => \genblk1[5].i_int_n_313\,
      \genblk1[0].state_reg[103]_0\(1) => \genblk1[5].i_int_n_314\,
      \genblk1[0].state_reg[103]_0\(0) => \genblk1[5].i_int_n_315\,
      \genblk1[0].state_reg[103]_1\(3) => \genblk1[4].i_int_n_212\,
      \genblk1[0].state_reg[103]_1\(2) => \genblk1[4].i_int_n_213\,
      \genblk1[0].state_reg[103]_1\(1) => \genblk1[4].i_int_n_214\,
      \genblk1[0].state_reg[103]_1\(0) => \genblk1[4].i_int_n_215\,
      \genblk1[0].state_reg[104]_0\(0) => \genblk1[5].i_int_n_316\,
      \genblk1[0].state_reg[87]_0\(2) => \genblk1[5].i_int_n_297\,
      \genblk1[0].state_reg[87]_0\(1) => \genblk1[5].i_int_n_298\,
      \genblk1[0].state_reg[87]_0\(0) => \genblk1[5].i_int_n_299\,
      \genblk1[0].state_reg[87]_1\(3) => \genblk1[4].i_int_n_196\,
      \genblk1[0].state_reg[87]_1\(2) => \genblk1[4].i_int_n_197\,
      \genblk1[0].state_reg[87]_1\(1) => \genblk1[4].i_int_n_198\,
      \genblk1[0].state_reg[87]_1\(0) => \genblk1[4].i_int_n_199\,
      \genblk1[0].state_reg[91]_0\(3) => \genblk1[5].i_int_n_300\,
      \genblk1[0].state_reg[91]_0\(2) => \genblk1[5].i_int_n_301\,
      \genblk1[0].state_reg[91]_0\(1) => \genblk1[5].i_int_n_302\,
      \genblk1[0].state_reg[91]_0\(0) => \genblk1[5].i_int_n_303\,
      \genblk1[0].state_reg[91]_1\(3) => \genblk1[4].i_int_n_200\,
      \genblk1[0].state_reg[91]_1\(2) => \genblk1[4].i_int_n_201\,
      \genblk1[0].state_reg[91]_1\(1) => \genblk1[4].i_int_n_202\,
      \genblk1[0].state_reg[91]_1\(0) => \genblk1[4].i_int_n_203\,
      \genblk1[0].state_reg[95]_0\(3) => \genblk1[5].i_int_n_304\,
      \genblk1[0].state_reg[95]_0\(2) => \genblk1[5].i_int_n_305\,
      \genblk1[0].state_reg[95]_0\(1) => \genblk1[5].i_int_n_306\,
      \genblk1[0].state_reg[95]_0\(0) => \genblk1[5].i_int_n_307\,
      \genblk1[0].state_reg[95]_1\(3) => \genblk1[4].i_int_n_204\,
      \genblk1[0].state_reg[95]_1\(2) => \genblk1[4].i_int_n_205\,
      \genblk1[0].state_reg[95]_1\(1) => \genblk1[4].i_int_n_206\,
      \genblk1[0].state_reg[95]_1\(0) => \genblk1[4].i_int_n_207\,
      \genblk1[0].state_reg[99]_0\(3) => \genblk1[5].i_int_n_308\,
      \genblk1[0].state_reg[99]_0\(2) => \genblk1[5].i_int_n_309\,
      \genblk1[0].state_reg[99]_0\(1) => \genblk1[5].i_int_n_310\,
      \genblk1[0].state_reg[99]_0\(0) => \genblk1[5].i_int_n_311\,
      \genblk1[0].state_reg[99]_1\(3) => \genblk1[4].i_int_n_208\,
      \genblk1[0].state_reg[99]_1\(2) => \genblk1[4].i_int_n_209\,
      \genblk1[0].state_reg[99]_1\(1) => \genblk1[4].i_int_n_210\,
      \genblk1[0].state_reg[99]_1\(0) => \genblk1[4].i_int_n_211\,
      \genblk1[1].state_reg[67]_0\(2) => \genblk1[5].i_int_n_278\,
      \genblk1[1].state_reg[67]_0\(1) => \genblk1[5].i_int_n_279\,
      \genblk1[1].state_reg[67]_0\(0) => \genblk1[5].i_int_n_280\,
      \genblk1[1].state_reg[67]_1\(3) => \genblk1[4].i_int_n_176\,
      \genblk1[1].state_reg[67]_1\(2) => \genblk1[4].i_int_n_177\,
      \genblk1[1].state_reg[67]_1\(1) => \genblk1[4].i_int_n_178\,
      \genblk1[1].state_reg[67]_1\(0) => \genblk1[4].i_int_n_179\,
      \genblk1[1].state_reg[71]_0\(3) => \genblk1[5].i_int_n_281\,
      \genblk1[1].state_reg[71]_0\(2) => \genblk1[5].i_int_n_282\,
      \genblk1[1].state_reg[71]_0\(1) => \genblk1[5].i_int_n_283\,
      \genblk1[1].state_reg[71]_0\(0) => \genblk1[5].i_int_n_284\,
      \genblk1[1].state_reg[71]_1\(3) => \genblk1[4].i_int_n_180\,
      \genblk1[1].state_reg[71]_1\(2) => \genblk1[4].i_int_n_181\,
      \genblk1[1].state_reg[71]_1\(1) => \genblk1[4].i_int_n_182\,
      \genblk1[1].state_reg[71]_1\(0) => \genblk1[4].i_int_n_183\,
      \genblk1[1].state_reg[75]_0\(3) => \genblk1[5].i_int_n_285\,
      \genblk1[1].state_reg[75]_0\(2) => \genblk1[5].i_int_n_286\,
      \genblk1[1].state_reg[75]_0\(1) => \genblk1[5].i_int_n_287\,
      \genblk1[1].state_reg[75]_0\(0) => \genblk1[5].i_int_n_288\,
      \genblk1[1].state_reg[75]_1\(3) => \genblk1[4].i_int_n_184\,
      \genblk1[1].state_reg[75]_1\(2) => \genblk1[4].i_int_n_185\,
      \genblk1[1].state_reg[75]_1\(1) => \genblk1[4].i_int_n_186\,
      \genblk1[1].state_reg[75]_1\(0) => \genblk1[4].i_int_n_187\,
      \genblk1[1].state_reg[79]_0\(3) => \genblk1[5].i_int_n_289\,
      \genblk1[1].state_reg[79]_0\(2) => \genblk1[5].i_int_n_290\,
      \genblk1[1].state_reg[79]_0\(1) => \genblk1[5].i_int_n_291\,
      \genblk1[1].state_reg[79]_0\(0) => \genblk1[5].i_int_n_292\,
      \genblk1[1].state_reg[79]_1\(3) => \genblk1[4].i_int_n_188\,
      \genblk1[1].state_reg[79]_1\(2) => \genblk1[4].i_int_n_189\,
      \genblk1[1].state_reg[79]_1\(1) => \genblk1[4].i_int_n_190\,
      \genblk1[1].state_reg[79]_1\(0) => \genblk1[4].i_int_n_191\,
      \genblk1[1].state_reg[83]_0\(3) => \genblk1[5].i_int_n_293\,
      \genblk1[1].state_reg[83]_0\(2) => \genblk1[5].i_int_n_294\,
      \genblk1[1].state_reg[83]_0\(1) => \genblk1[5].i_int_n_295\,
      \genblk1[1].state_reg[83]_0\(0) => \genblk1[5].i_int_n_296\,
      \genblk1[1].state_reg[83]_1\(3) => \genblk1[4].i_int_n_192\,
      \genblk1[1].state_reg[83]_1\(2) => \genblk1[4].i_int_n_193\,
      \genblk1[1].state_reg[83]_1\(1) => \genblk1[4].i_int_n_194\,
      \genblk1[1].state_reg[83]_1\(0) => \genblk1[4].i_int_n_195\,
      \genblk1[2].state_reg[47]_0\(2) => \genblk1[5].i_int_n_259\,
      \genblk1[2].state_reg[47]_0\(1) => \genblk1[5].i_int_n_260\,
      \genblk1[2].state_reg[47]_0\(0) => \genblk1[5].i_int_n_261\,
      \genblk1[2].state_reg[47]_1\(3) => \genblk1[4].i_int_n_156\,
      \genblk1[2].state_reg[47]_1\(2) => \genblk1[4].i_int_n_157\,
      \genblk1[2].state_reg[47]_1\(1) => \genblk1[4].i_int_n_158\,
      \genblk1[2].state_reg[47]_1\(0) => \genblk1[4].i_int_n_159\,
      \genblk1[2].state_reg[51]_0\(3) => \genblk1[5].i_int_n_262\,
      \genblk1[2].state_reg[51]_0\(2) => \genblk1[5].i_int_n_263\,
      \genblk1[2].state_reg[51]_0\(1) => \genblk1[5].i_int_n_264\,
      \genblk1[2].state_reg[51]_0\(0) => \genblk1[5].i_int_n_265\,
      \genblk1[2].state_reg[51]_1\(3) => \genblk1[4].i_int_n_160\,
      \genblk1[2].state_reg[51]_1\(2) => \genblk1[4].i_int_n_161\,
      \genblk1[2].state_reg[51]_1\(1) => \genblk1[4].i_int_n_162\,
      \genblk1[2].state_reg[51]_1\(0) => \genblk1[4].i_int_n_163\,
      \genblk1[2].state_reg[55]_0\(3) => \genblk1[5].i_int_n_266\,
      \genblk1[2].state_reg[55]_0\(2) => \genblk1[5].i_int_n_267\,
      \genblk1[2].state_reg[55]_0\(1) => \genblk1[5].i_int_n_268\,
      \genblk1[2].state_reg[55]_0\(0) => \genblk1[5].i_int_n_269\,
      \genblk1[2].state_reg[55]_1\(3) => \genblk1[4].i_int_n_164\,
      \genblk1[2].state_reg[55]_1\(2) => \genblk1[4].i_int_n_165\,
      \genblk1[2].state_reg[55]_1\(1) => \genblk1[4].i_int_n_166\,
      \genblk1[2].state_reg[55]_1\(0) => \genblk1[4].i_int_n_167\,
      \genblk1[2].state_reg[59]_0\(3) => \genblk1[5].i_int_n_270\,
      \genblk1[2].state_reg[59]_0\(2) => \genblk1[5].i_int_n_271\,
      \genblk1[2].state_reg[59]_0\(1) => \genblk1[5].i_int_n_272\,
      \genblk1[2].state_reg[59]_0\(0) => \genblk1[5].i_int_n_273\,
      \genblk1[2].state_reg[59]_1\(3) => \genblk1[4].i_int_n_168\,
      \genblk1[2].state_reg[59]_1\(2) => \genblk1[4].i_int_n_169\,
      \genblk1[2].state_reg[59]_1\(1) => \genblk1[4].i_int_n_170\,
      \genblk1[2].state_reg[59]_1\(0) => \genblk1[4].i_int_n_171\,
      \genblk1[2].state_reg[63]_0\(3) => \genblk1[5].i_int_n_274\,
      \genblk1[2].state_reg[63]_0\(2) => \genblk1[5].i_int_n_275\,
      \genblk1[2].state_reg[63]_0\(1) => \genblk1[5].i_int_n_276\,
      \genblk1[2].state_reg[63]_0\(0) => \genblk1[5].i_int_n_277\,
      \genblk1[2].state_reg[63]_1\(3) => \genblk1[4].i_int_n_172\,
      \genblk1[2].state_reg[63]_1\(2) => \genblk1[4].i_int_n_173\,
      \genblk1[2].state_reg[63]_1\(1) => \genblk1[4].i_int_n_174\,
      \genblk1[2].state_reg[63]_1\(0) => \genblk1[4].i_int_n_175\,
      \genblk1[3].state_reg[27]_0\(2) => \genblk1[5].i_int_n_240\,
      \genblk1[3].state_reg[27]_0\(1) => \genblk1[5].i_int_n_241\,
      \genblk1[3].state_reg[27]_0\(0) => \genblk1[5].i_int_n_242\,
      \genblk1[3].state_reg[27]_1\(3) => \genblk1[4].i_int_n_136\,
      \genblk1[3].state_reg[27]_1\(2) => \genblk1[4].i_int_n_137\,
      \genblk1[3].state_reg[27]_1\(1) => \genblk1[4].i_int_n_138\,
      \genblk1[3].state_reg[27]_1\(0) => \genblk1[4].i_int_n_139\,
      \genblk1[3].state_reg[31]_0\(3) => \genblk1[5].i_int_n_243\,
      \genblk1[3].state_reg[31]_0\(2) => \genblk1[5].i_int_n_244\,
      \genblk1[3].state_reg[31]_0\(1) => \genblk1[5].i_int_n_245\,
      \genblk1[3].state_reg[31]_0\(0) => \genblk1[5].i_int_n_246\,
      \genblk1[3].state_reg[31]_1\(3) => \genblk1[4].i_int_n_140\,
      \genblk1[3].state_reg[31]_1\(2) => \genblk1[4].i_int_n_141\,
      \genblk1[3].state_reg[31]_1\(1) => \genblk1[4].i_int_n_142\,
      \genblk1[3].state_reg[31]_1\(0) => \genblk1[4].i_int_n_143\,
      \genblk1[3].state_reg[35]_0\(3) => \genblk1[5].i_int_n_247\,
      \genblk1[3].state_reg[35]_0\(2) => \genblk1[5].i_int_n_248\,
      \genblk1[3].state_reg[35]_0\(1) => \genblk1[5].i_int_n_249\,
      \genblk1[3].state_reg[35]_0\(0) => \genblk1[5].i_int_n_250\,
      \genblk1[3].state_reg[35]_1\(3) => \genblk1[4].i_int_n_144\,
      \genblk1[3].state_reg[35]_1\(2) => \genblk1[4].i_int_n_145\,
      \genblk1[3].state_reg[35]_1\(1) => \genblk1[4].i_int_n_146\,
      \genblk1[3].state_reg[35]_1\(0) => \genblk1[4].i_int_n_147\,
      \genblk1[3].state_reg[39]_0\(3) => \genblk1[5].i_int_n_251\,
      \genblk1[3].state_reg[39]_0\(2) => \genblk1[5].i_int_n_252\,
      \genblk1[3].state_reg[39]_0\(1) => \genblk1[5].i_int_n_253\,
      \genblk1[3].state_reg[39]_0\(0) => \genblk1[5].i_int_n_254\,
      \genblk1[3].state_reg[39]_1\(3) => \genblk1[4].i_int_n_148\,
      \genblk1[3].state_reg[39]_1\(2) => \genblk1[4].i_int_n_149\,
      \genblk1[3].state_reg[39]_1\(1) => \genblk1[4].i_int_n_150\,
      \genblk1[3].state_reg[39]_1\(0) => \genblk1[4].i_int_n_151\,
      \genblk1[3].state_reg[43]_0\(3) => \genblk1[5].i_int_n_255\,
      \genblk1[3].state_reg[43]_0\(2) => \genblk1[5].i_int_n_256\,
      \genblk1[3].state_reg[43]_0\(1) => \genblk1[5].i_int_n_257\,
      \genblk1[3].state_reg[43]_0\(0) => \genblk1[5].i_int_n_258\,
      \genblk1[3].state_reg[43]_1\(3) => \genblk1[4].i_int_n_152\,
      \genblk1[3].state_reg[43]_1\(2) => \genblk1[4].i_int_n_153\,
      \genblk1[3].state_reg[43]_1\(1) => \genblk1[4].i_int_n_154\,
      \genblk1[3].state_reg[43]_1\(0) => \genblk1[4].i_int_n_155\,
      \genblk1[4].state_reg[11]_0\(3) => \genblk1[5].i_int_n_224\,
      \genblk1[4].state_reg[11]_0\(2) => \genblk1[5].i_int_n_225\,
      \genblk1[4].state_reg[11]_0\(1) => \genblk1[5].i_int_n_226\,
      \genblk1[4].state_reg[11]_0\(0) => \genblk1[5].i_int_n_227\,
      \genblk1[4].state_reg[11]_1\(3) => \genblk1[4].i_int_n_120\,
      \genblk1[4].state_reg[11]_1\(2) => \genblk1[4].i_int_n_121\,
      \genblk1[4].state_reg[11]_1\(1) => \genblk1[4].i_int_n_122\,
      \genblk1[4].state_reg[11]_1\(0) => \genblk1[4].i_int_n_123\,
      \genblk1[4].state_reg[15]_0\(3) => \genblk1[5].i_int_n_228\,
      \genblk1[4].state_reg[15]_0\(2) => \genblk1[5].i_int_n_229\,
      \genblk1[4].state_reg[15]_0\(1) => \genblk1[5].i_int_n_230\,
      \genblk1[4].state_reg[15]_0\(0) => \genblk1[5].i_int_n_231\,
      \genblk1[4].state_reg[15]_1\(3) => \genblk1[4].i_int_n_124\,
      \genblk1[4].state_reg[15]_1\(2) => \genblk1[4].i_int_n_125\,
      \genblk1[4].state_reg[15]_1\(1) => \genblk1[4].i_int_n_126\,
      \genblk1[4].state_reg[15]_1\(0) => \genblk1[4].i_int_n_127\,
      \genblk1[4].state_reg[19]_0\(3) => \genblk1[5].i_int_n_232\,
      \genblk1[4].state_reg[19]_0\(2) => \genblk1[5].i_int_n_233\,
      \genblk1[4].state_reg[19]_0\(1) => \genblk1[5].i_int_n_234\,
      \genblk1[4].state_reg[19]_0\(0) => \genblk1[5].i_int_n_235\,
      \genblk1[4].state_reg[19]_1\(3) => \genblk1[4].i_int_n_128\,
      \genblk1[4].state_reg[19]_1\(2) => \genblk1[4].i_int_n_129\,
      \genblk1[4].state_reg[19]_1\(1) => \genblk1[4].i_int_n_130\,
      \genblk1[4].state_reg[19]_1\(0) => \genblk1[4].i_int_n_131\,
      \genblk1[4].state_reg[23]_0\(3) => \genblk1[5].i_int_n_236\,
      \genblk1[4].state_reg[23]_0\(2) => \genblk1[5].i_int_n_237\,
      \genblk1[4].state_reg[23]_0\(1) => \genblk1[5].i_int_n_238\,
      \genblk1[4].state_reg[23]_0\(0) => \genblk1[5].i_int_n_239\,
      \genblk1[4].state_reg[23]_1\(3) => \genblk1[4].i_int_n_132\,
      \genblk1[4].state_reg[23]_1\(2) => \genblk1[4].i_int_n_133\,
      \genblk1[4].state_reg[23]_1\(1) => \genblk1[4].i_int_n_134\,
      \genblk1[4].state_reg[23]_1\(0) => \genblk1[4].i_int_n_135\,
      \genblk1[4].state_reg[3]_0\(3) => \genblk1[4].i_int_n_112\,
      \genblk1[4].state_reg[3]_0\(2) => \genblk1[4].i_int_n_113\,
      \genblk1[4].state_reg[3]_0\(1) => \genblk1[4].i_int_n_114\,
      \genblk1[4].state_reg[3]_0\(0) => \genblk1[4].i_int_n_115\,
      \genblk1[4].state_reg[7]_0\(3) => \genblk1[5].i_int_n_220\,
      \genblk1[4].state_reg[7]_0\(2) => \genblk1[5].i_int_n_221\,
      \genblk1[4].state_reg[7]_0\(1) => \genblk1[5].i_int_n_222\,
      \genblk1[4].state_reg[7]_0\(0) => \genblk1[5].i_int_n_223\,
      \genblk1[4].state_reg[7]_1\(3) => \genblk1[4].i_int_n_116\,
      \genblk1[4].state_reg[7]_1\(2) => \genblk1[4].i_int_n_117\,
      \genblk1[4].state_reg[7]_1\(1) => \genblk1[4].i_int_n_118\,
      \genblk1[4].state_reg[7]_1\(0) => \genblk1[4].i_int_n_119\,
      sum00_out(3) => sum00_out_3(86),
      sum00_out(2) => sum00_out_3(66),
      sum00_out(1) => sum00_out_3(46),
      sum00_out(0) => sum00_out_3(26)
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22E2"
    )
        port map (
      I0 => \^counter_reg[16]_0\(5),
      I1 => \^counter_reg[16]_0\(13),
      I2 => \data_out_reg[0]_0\(1),
      I3 => \data_out_reg[0]_0\(2),
      O => counter_in(5)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \^counter_reg[16]_0\(13),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \^counter_reg[16]_0\(13),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^counter_reg[16]_0\(13),
      I1 => \counter_reg_n_0_[11]\,
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^counter_reg[16]_0\(13),
      I1 => \counter_reg_n_0_[10]\,
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \^counter_reg[16]_0\(13),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^counter_reg[16]_0\(13),
      I1 => \counter_reg_n_0_[13]\,
      O => \i__carry__2_i_6_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22E2"
    )
        port map (
      I0 => \^counter_reg[16]_0\(4),
      I1 => \^counter_reg[16]_0\(13),
      I2 => \data_out_reg[0]_0\(1),
      I3 => \data_out_reg[0]_0\(2),
      O => counter_in(4)
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => \^counter_reg[16]_0\(2),
      I1 => \^counter_reg[16]_0\(13),
      I2 => \data_out_reg[0]_0\(1),
      I3 => \data_out_reg[0]_0\(2),
      O => \i__carry_i_8__0_n_0\
    );
i_comb0: entity work.system_axi_adc_decimate_0_cic_comb_16
     port map (
      DI(3) => \genblk1[5].i_int_n_216\,
      DI(2) => \genblk1[5].i_int_n_217\,
      DI(1) => \genblk1[5].i_int_n_218\,
      DI(0) => \genblk1[5].i_int_n_219\,
      Q(4 downto 0) => Q(4 downto 0),
      S(1) => i_comb0_n_106,
      S(0) => i_comb0_n_107,
      adc_clk => adc_clk,
      ce_comb => ce_comb,
      ce_comb_reg(0) => i_comb0_n_108,
      ce_comb_reg_0(3) => i_comb0_n_109,
      ce_comb_reg_0(2) => i_comb0_n_110,
      ce_comb_reg_0(1) => i_comb0_n_111,
      ce_comb_reg_0(0) => i_comb0_n_112,
      ce_comb_reg_1(3) => i_comb0_n_113,
      ce_comb_reg_1(2) => i_comb0_n_114,
      ce_comb_reg_1(1) => i_comb0_n_115,
      ce_comb_reg_1(0) => i_comb0_n_116,
      ce_comb_reg_10(3) => i_comb0_n_149,
      ce_comb_reg_10(2) => i_comb0_n_150,
      ce_comb_reg_10(1) => i_comb0_n_151,
      ce_comb_reg_10(0) => i_comb0_n_152,
      ce_comb_reg_11(3) => i_comb0_n_153,
      ce_comb_reg_11(2) => i_comb0_n_154,
      ce_comb_reg_11(1) => i_comb0_n_155,
      ce_comb_reg_11(0) => i_comb0_n_156,
      ce_comb_reg_12(3) => i_comb0_n_157,
      ce_comb_reg_12(2) => i_comb0_n_158,
      ce_comb_reg_12(1) => i_comb0_n_159,
      ce_comb_reg_12(0) => i_comb0_n_160,
      ce_comb_reg_13(3) => i_comb0_n_161,
      ce_comb_reg_13(2) => i_comb0_n_162,
      ce_comb_reg_13(1) => i_comb0_n_163,
      ce_comb_reg_13(0) => i_comb0_n_164,
      ce_comb_reg_14(3) => i_comb0_n_165,
      ce_comb_reg_14(2) => i_comb0_n_166,
      ce_comb_reg_14(1) => i_comb0_n_167,
      ce_comb_reg_14(0) => i_comb0_n_168,
      ce_comb_reg_15(3) => i_comb0_n_169,
      ce_comb_reg_15(2) => i_comb0_n_170,
      ce_comb_reg_15(1) => i_comb0_n_171,
      ce_comb_reg_15(0) => i_comb0_n_172,
      ce_comb_reg_16(3) => i_comb0_n_173,
      ce_comb_reg_16(2) => i_comb0_n_174,
      ce_comb_reg_16(1) => i_comb0_n_175,
      ce_comb_reg_16(0) => i_comb0_n_176,
      ce_comb_reg_17(3) => i_comb0_n_177,
      ce_comb_reg_17(2) => i_comb0_n_178,
      ce_comb_reg_17(1) => i_comb0_n_179,
      ce_comb_reg_17(0) => i_comb0_n_180,
      ce_comb_reg_18(3) => i_comb0_n_181,
      ce_comb_reg_18(2) => i_comb0_n_182,
      ce_comb_reg_18(1) => i_comb0_n_183,
      ce_comb_reg_18(0) => i_comb0_n_184,
      ce_comb_reg_19(3) => i_comb0_n_185,
      ce_comb_reg_19(2) => i_comb0_n_186,
      ce_comb_reg_19(1) => i_comb0_n_187,
      ce_comb_reg_19(0) => i_comb0_n_188,
      ce_comb_reg_2(3) => i_comb0_n_117,
      ce_comb_reg_2(2) => i_comb0_n_118,
      ce_comb_reg_2(1) => i_comb0_n_119,
      ce_comb_reg_2(0) => i_comb0_n_120,
      ce_comb_reg_20(3) => i_comb0_n_189,
      ce_comb_reg_20(2) => i_comb0_n_190,
      ce_comb_reg_20(1) => i_comb0_n_191,
      ce_comb_reg_20(0) => i_comb0_n_192,
      ce_comb_reg_21(3) => i_comb0_n_193,
      ce_comb_reg_21(2) => i_comb0_n_194,
      ce_comb_reg_21(1) => i_comb0_n_195,
      ce_comb_reg_21(0) => i_comb0_n_196,
      ce_comb_reg_22(3) => i_comb0_n_197,
      ce_comb_reg_22(2) => i_comb0_n_198,
      ce_comb_reg_22(1) => i_comb0_n_199,
      ce_comb_reg_22(0) => i_comb0_n_200,
      ce_comb_reg_23(3) => i_comb0_n_201,
      ce_comb_reg_23(2) => i_comb0_n_202,
      ce_comb_reg_23(1) => i_comb0_n_203,
      ce_comb_reg_23(0) => i_comb0_n_204,
      ce_comb_reg_24(3) => i_comb0_n_205,
      ce_comb_reg_24(2) => i_comb0_n_206,
      ce_comb_reg_24(1) => i_comb0_n_207,
      ce_comb_reg_24(0) => i_comb0_n_208,
      ce_comb_reg_25(3) => i_comb0_n_209,
      ce_comb_reg_25(2) => i_comb0_n_210,
      ce_comb_reg_25(1) => i_comb0_n_211,
      ce_comb_reg_25(0) => i_comb0_n_212,
      ce_comb_reg_3(3) => i_comb0_n_121,
      ce_comb_reg_3(2) => i_comb0_n_122,
      ce_comb_reg_3(1) => i_comb0_n_123,
      ce_comb_reg_3(0) => i_comb0_n_124,
      ce_comb_reg_4(3) => i_comb0_n_125,
      ce_comb_reg_4(2) => i_comb0_n_126,
      ce_comb_reg_4(1) => i_comb0_n_127,
      ce_comb_reg_4(0) => i_comb0_n_128,
      ce_comb_reg_5(3) => i_comb0_n_129,
      ce_comb_reg_5(2) => i_comb0_n_130,
      ce_comb_reg_5(1) => i_comb0_n_131,
      ce_comb_reg_5(0) => i_comb0_n_132,
      ce_comb_reg_6(3) => i_comb0_n_133,
      ce_comb_reg_6(2) => i_comb0_n_134,
      ce_comb_reg_6(1) => i_comb0_n_135,
      ce_comb_reg_6(0) => i_comb0_n_136,
      ce_comb_reg_7(3) => i_comb0_n_137,
      ce_comb_reg_7(2) => i_comb0_n_138,
      ce_comb_reg_7(1) => i_comb0_n_139,
      ce_comb_reg_7(0) => i_comb0_n_140,
      ce_comb_reg_8(3) => i_comb0_n_141,
      ce_comb_reg_8(2) => i_comb0_n_142,
      ce_comb_reg_8(1) => i_comb0_n_143,
      ce_comb_reg_8(0) => i_comb0_n_144,
      ce_comb_reg_9(3) => i_comb0_n_145,
      ce_comb_reg_9(2) => i_comb0_n_146,
      ce_comb_reg_9(1) => i_comb0_n_147,
      ce_comb_reg_9(0) => i_comb0_n_148,
      \data_stage[11]_6\(105 downto 0) => \data_stage[11]_6\(105 downto 0),
      \data_stage[6]_5\(105 downto 0) => \data_stage[6]_5\(105 downto 0),
      \genblk2[0].shift_r[104].storage_reg[104][4]_0\(104 downto 0) => data_in_seq(104 downto 0),
      \genblk2[0].state_reg[103]_0\(3) => i_comb0_n_229,
      \genblk2[0].state_reg[103]_0\(2) => i_comb0_n_230,
      \genblk2[0].state_reg[103]_0\(1) => i_comb0_n_231,
      \genblk2[0].state_reg[103]_0\(0) => i_comb0_n_232,
      \genblk2[0].state_reg[103]_1\(3) => \genblk1[5].i_int_n_312\,
      \genblk2[0].state_reg[103]_1\(2) => \genblk1[5].i_int_n_313\,
      \genblk2[0].state_reg[103]_1\(1) => \genblk1[5].i_int_n_314\,
      \genblk2[0].state_reg[103]_1\(0) => \genblk1[5].i_int_n_315\,
      \genblk2[0].state_reg[105]_0\(0) => \genblk1[5].i_int_n_316\,
      \genblk2[0].state_reg[87]_0\(3) => i_comb0_n_225,
      \genblk2[0].state_reg[87]_0\(2) => i_comb0_n_226,
      \genblk2[0].state_reg[87]_0\(1) => i_comb0_n_227,
      \genblk2[0].state_reg[87]_0\(0) => i_comb0_n_228,
      \genblk2[0].state_reg[87]_1\(2) => \genblk1[5].i_int_n_297\,
      \genblk2[0].state_reg[87]_1\(1) => \genblk1[5].i_int_n_298\,
      \genblk2[0].state_reg[87]_1\(0) => \genblk1[5].i_int_n_299\,
      \genblk2[0].state_reg[91]_0\(3) => i_comb0_n_241,
      \genblk2[0].state_reg[91]_0\(2) => i_comb0_n_242,
      \genblk2[0].state_reg[91]_0\(1) => i_comb0_n_243,
      \genblk2[0].state_reg[91]_0\(0) => i_comb0_n_244,
      \genblk2[0].state_reg[91]_1\(3) => \genblk1[5].i_int_n_300\,
      \genblk2[0].state_reg[91]_1\(2) => \genblk1[5].i_int_n_301\,
      \genblk2[0].state_reg[91]_1\(1) => \genblk1[5].i_int_n_302\,
      \genblk2[0].state_reg[91]_1\(0) => \genblk1[5].i_int_n_303\,
      \genblk2[0].state_reg[95]_0\(3) => i_comb0_n_237,
      \genblk2[0].state_reg[95]_0\(2) => i_comb0_n_238,
      \genblk2[0].state_reg[95]_0\(1) => i_comb0_n_239,
      \genblk2[0].state_reg[95]_0\(0) => i_comb0_n_240,
      \genblk2[0].state_reg[95]_1\(3) => \genblk1[5].i_int_n_304\,
      \genblk2[0].state_reg[95]_1\(2) => \genblk1[5].i_int_n_305\,
      \genblk2[0].state_reg[95]_1\(1) => \genblk1[5].i_int_n_306\,
      \genblk2[0].state_reg[95]_1\(0) => \genblk1[5].i_int_n_307\,
      \genblk2[0].state_reg[99]_0\(3) => i_comb0_n_233,
      \genblk2[0].state_reg[99]_0\(2) => i_comb0_n_234,
      \genblk2[0].state_reg[99]_0\(1) => i_comb0_n_235,
      \genblk2[0].state_reg[99]_0\(0) => i_comb0_n_236,
      \genblk2[0].state_reg[99]_1\(3) => \genblk1[5].i_int_n_308\,
      \genblk2[0].state_reg[99]_1\(2) => \genblk1[5].i_int_n_309\,
      \genblk2[0].state_reg[99]_1\(1) => \genblk1[5].i_int_n_310\,
      \genblk2[0].state_reg[99]_1\(0) => \genblk1[5].i_int_n_311\,
      \genblk2[1].state_reg[67]_0\(3) => i_comb0_n_221,
      \genblk2[1].state_reg[67]_0\(2) => i_comb0_n_222,
      \genblk2[1].state_reg[67]_0\(1) => i_comb0_n_223,
      \genblk2[1].state_reg[67]_0\(0) => i_comb0_n_224,
      \genblk2[1].state_reg[67]_1\(2) => \genblk1[5].i_int_n_278\,
      \genblk2[1].state_reg[67]_1\(1) => \genblk1[5].i_int_n_279\,
      \genblk2[1].state_reg[67]_1\(0) => \genblk1[5].i_int_n_280\,
      \genblk2[1].state_reg[71]_0\(3) => i_comb0_n_257,
      \genblk2[1].state_reg[71]_0\(2) => i_comb0_n_258,
      \genblk2[1].state_reg[71]_0\(1) => i_comb0_n_259,
      \genblk2[1].state_reg[71]_0\(0) => i_comb0_n_260,
      \genblk2[1].state_reg[71]_1\(3) => \genblk1[5].i_int_n_281\,
      \genblk2[1].state_reg[71]_1\(2) => \genblk1[5].i_int_n_282\,
      \genblk2[1].state_reg[71]_1\(1) => \genblk1[5].i_int_n_283\,
      \genblk2[1].state_reg[71]_1\(0) => \genblk1[5].i_int_n_284\,
      \genblk2[1].state_reg[75]_0\(3) => i_comb0_n_253,
      \genblk2[1].state_reg[75]_0\(2) => i_comb0_n_254,
      \genblk2[1].state_reg[75]_0\(1) => i_comb0_n_255,
      \genblk2[1].state_reg[75]_0\(0) => i_comb0_n_256,
      \genblk2[1].state_reg[75]_1\(3) => \genblk1[5].i_int_n_285\,
      \genblk2[1].state_reg[75]_1\(2) => \genblk1[5].i_int_n_286\,
      \genblk2[1].state_reg[75]_1\(1) => \genblk1[5].i_int_n_287\,
      \genblk2[1].state_reg[75]_1\(0) => \genblk1[5].i_int_n_288\,
      \genblk2[1].state_reg[79]_0\(3) => i_comb0_n_249,
      \genblk2[1].state_reg[79]_0\(2) => i_comb0_n_250,
      \genblk2[1].state_reg[79]_0\(1) => i_comb0_n_251,
      \genblk2[1].state_reg[79]_0\(0) => i_comb0_n_252,
      \genblk2[1].state_reg[79]_1\(3) => \genblk1[5].i_int_n_289\,
      \genblk2[1].state_reg[79]_1\(2) => \genblk1[5].i_int_n_290\,
      \genblk2[1].state_reg[79]_1\(1) => \genblk1[5].i_int_n_291\,
      \genblk2[1].state_reg[79]_1\(0) => \genblk1[5].i_int_n_292\,
      \genblk2[1].state_reg[83]_0\(3) => i_comb0_n_245,
      \genblk2[1].state_reg[83]_0\(2) => i_comb0_n_246,
      \genblk2[1].state_reg[83]_0\(1) => i_comb0_n_247,
      \genblk2[1].state_reg[83]_0\(0) => i_comb0_n_248,
      \genblk2[1].state_reg[83]_1\(3) => \genblk1[5].i_int_n_293\,
      \genblk2[1].state_reg[83]_1\(2) => \genblk1[5].i_int_n_294\,
      \genblk2[1].state_reg[83]_1\(1) => \genblk1[5].i_int_n_295\,
      \genblk2[1].state_reg[83]_1\(0) => \genblk1[5].i_int_n_296\,
      \genblk2[2].state_reg[47]_0\(3) => i_comb0_n_217,
      \genblk2[2].state_reg[47]_0\(2) => i_comb0_n_218,
      \genblk2[2].state_reg[47]_0\(1) => i_comb0_n_219,
      \genblk2[2].state_reg[47]_0\(0) => i_comb0_n_220,
      \genblk2[2].state_reg[47]_1\(2) => \genblk1[5].i_int_n_259\,
      \genblk2[2].state_reg[47]_1\(1) => \genblk1[5].i_int_n_260\,
      \genblk2[2].state_reg[47]_1\(0) => \genblk1[5].i_int_n_261\,
      \genblk2[2].state_reg[51]_0\(3) => i_comb0_n_273,
      \genblk2[2].state_reg[51]_0\(2) => i_comb0_n_274,
      \genblk2[2].state_reg[51]_0\(1) => i_comb0_n_275,
      \genblk2[2].state_reg[51]_0\(0) => i_comb0_n_276,
      \genblk2[2].state_reg[51]_1\(3) => \genblk1[5].i_int_n_262\,
      \genblk2[2].state_reg[51]_1\(2) => \genblk1[5].i_int_n_263\,
      \genblk2[2].state_reg[51]_1\(1) => \genblk1[5].i_int_n_264\,
      \genblk2[2].state_reg[51]_1\(0) => \genblk1[5].i_int_n_265\,
      \genblk2[2].state_reg[55]_0\(3) => i_comb0_n_269,
      \genblk2[2].state_reg[55]_0\(2) => i_comb0_n_270,
      \genblk2[2].state_reg[55]_0\(1) => i_comb0_n_271,
      \genblk2[2].state_reg[55]_0\(0) => i_comb0_n_272,
      \genblk2[2].state_reg[55]_1\(3) => \genblk1[5].i_int_n_266\,
      \genblk2[2].state_reg[55]_1\(2) => \genblk1[5].i_int_n_267\,
      \genblk2[2].state_reg[55]_1\(1) => \genblk1[5].i_int_n_268\,
      \genblk2[2].state_reg[55]_1\(0) => \genblk1[5].i_int_n_269\,
      \genblk2[2].state_reg[59]_0\(3) => i_comb0_n_265,
      \genblk2[2].state_reg[59]_0\(2) => i_comb0_n_266,
      \genblk2[2].state_reg[59]_0\(1) => i_comb0_n_267,
      \genblk2[2].state_reg[59]_0\(0) => i_comb0_n_268,
      \genblk2[2].state_reg[59]_1\(3) => \genblk1[5].i_int_n_270\,
      \genblk2[2].state_reg[59]_1\(2) => \genblk1[5].i_int_n_271\,
      \genblk2[2].state_reg[59]_1\(1) => \genblk1[5].i_int_n_272\,
      \genblk2[2].state_reg[59]_1\(0) => \genblk1[5].i_int_n_273\,
      \genblk2[2].state_reg[63]_0\(3) => i_comb0_n_261,
      \genblk2[2].state_reg[63]_0\(2) => i_comb0_n_262,
      \genblk2[2].state_reg[63]_0\(1) => i_comb0_n_263,
      \genblk2[2].state_reg[63]_0\(0) => i_comb0_n_264,
      \genblk2[2].state_reg[63]_1\(3) => \genblk1[5].i_int_n_274\,
      \genblk2[2].state_reg[63]_1\(2) => \genblk1[5].i_int_n_275\,
      \genblk2[2].state_reg[63]_1\(1) => \genblk1[5].i_int_n_276\,
      \genblk2[2].state_reg[63]_1\(0) => \genblk1[5].i_int_n_277\,
      \genblk2[3].state_reg[27]_0\(3) => i_comb0_n_213,
      \genblk2[3].state_reg[27]_0\(2) => i_comb0_n_214,
      \genblk2[3].state_reg[27]_0\(1) => i_comb0_n_215,
      \genblk2[3].state_reg[27]_0\(0) => i_comb0_n_216,
      \genblk2[3].state_reg[27]_1\(2) => \genblk1[5].i_int_n_240\,
      \genblk2[3].state_reg[27]_1\(1) => \genblk1[5].i_int_n_241\,
      \genblk2[3].state_reg[27]_1\(0) => \genblk1[5].i_int_n_242\,
      \genblk2[3].state_reg[31]_0\(3) => i_comb0_n_289,
      \genblk2[3].state_reg[31]_0\(2) => i_comb0_n_290,
      \genblk2[3].state_reg[31]_0\(1) => i_comb0_n_291,
      \genblk2[3].state_reg[31]_0\(0) => i_comb0_n_292,
      \genblk2[3].state_reg[31]_1\(3) => \genblk1[5].i_int_n_243\,
      \genblk2[3].state_reg[31]_1\(2) => \genblk1[5].i_int_n_244\,
      \genblk2[3].state_reg[31]_1\(1) => \genblk1[5].i_int_n_245\,
      \genblk2[3].state_reg[31]_1\(0) => \genblk1[5].i_int_n_246\,
      \genblk2[3].state_reg[35]_0\(3) => i_comb0_n_285,
      \genblk2[3].state_reg[35]_0\(2) => i_comb0_n_286,
      \genblk2[3].state_reg[35]_0\(1) => i_comb0_n_287,
      \genblk2[3].state_reg[35]_0\(0) => i_comb0_n_288,
      \genblk2[3].state_reg[35]_1\(3) => \genblk1[5].i_int_n_247\,
      \genblk2[3].state_reg[35]_1\(2) => \genblk1[5].i_int_n_248\,
      \genblk2[3].state_reg[35]_1\(1) => \genblk1[5].i_int_n_249\,
      \genblk2[3].state_reg[35]_1\(0) => \genblk1[5].i_int_n_250\,
      \genblk2[3].state_reg[39]_0\(3) => i_comb0_n_281,
      \genblk2[3].state_reg[39]_0\(2) => i_comb0_n_282,
      \genblk2[3].state_reg[39]_0\(1) => i_comb0_n_283,
      \genblk2[3].state_reg[39]_0\(0) => i_comb0_n_284,
      \genblk2[3].state_reg[39]_1\(3) => \genblk1[5].i_int_n_251\,
      \genblk2[3].state_reg[39]_1\(2) => \genblk1[5].i_int_n_252\,
      \genblk2[3].state_reg[39]_1\(1) => \genblk1[5].i_int_n_253\,
      \genblk2[3].state_reg[39]_1\(0) => \genblk1[5].i_int_n_254\,
      \genblk2[3].state_reg[43]_0\(3) => i_comb0_n_277,
      \genblk2[3].state_reg[43]_0\(2) => i_comb0_n_278,
      \genblk2[3].state_reg[43]_0\(1) => i_comb0_n_279,
      \genblk2[3].state_reg[43]_0\(0) => i_comb0_n_280,
      \genblk2[3].state_reg[43]_1\(3) => \genblk1[5].i_int_n_255\,
      \genblk2[3].state_reg[43]_1\(2) => \genblk1[5].i_int_n_256\,
      \genblk2[3].state_reg[43]_1\(1) => \genblk1[5].i_int_n_257\,
      \genblk2[3].state_reg[43]_1\(0) => \genblk1[5].i_int_n_258\,
      \genblk2[4].state_reg[11]_0\(3) => i_comb0_n_305,
      \genblk2[4].state_reg[11]_0\(2) => i_comb0_n_306,
      \genblk2[4].state_reg[11]_0\(1) => i_comb0_n_307,
      \genblk2[4].state_reg[11]_0\(0) => i_comb0_n_308,
      \genblk2[4].state_reg[11]_1\(3) => \genblk1[5].i_int_n_224\,
      \genblk2[4].state_reg[11]_1\(2) => \genblk1[5].i_int_n_225\,
      \genblk2[4].state_reg[11]_1\(1) => \genblk1[5].i_int_n_226\,
      \genblk2[4].state_reg[11]_1\(0) => \genblk1[5].i_int_n_227\,
      \genblk2[4].state_reg[15]_0\(3) => i_comb0_n_301,
      \genblk2[4].state_reg[15]_0\(2) => i_comb0_n_302,
      \genblk2[4].state_reg[15]_0\(1) => i_comb0_n_303,
      \genblk2[4].state_reg[15]_0\(0) => i_comb0_n_304,
      \genblk2[4].state_reg[15]_1\(3) => \genblk1[5].i_int_n_228\,
      \genblk2[4].state_reg[15]_1\(2) => \genblk1[5].i_int_n_229\,
      \genblk2[4].state_reg[15]_1\(1) => \genblk1[5].i_int_n_230\,
      \genblk2[4].state_reg[15]_1\(0) => \genblk1[5].i_int_n_231\,
      \genblk2[4].state_reg[19]_0\(3) => i_comb0_n_297,
      \genblk2[4].state_reg[19]_0\(2) => i_comb0_n_298,
      \genblk2[4].state_reg[19]_0\(1) => i_comb0_n_299,
      \genblk2[4].state_reg[19]_0\(0) => i_comb0_n_300,
      \genblk2[4].state_reg[19]_1\(3) => \genblk1[5].i_int_n_232\,
      \genblk2[4].state_reg[19]_1\(2) => \genblk1[5].i_int_n_233\,
      \genblk2[4].state_reg[19]_1\(1) => \genblk1[5].i_int_n_234\,
      \genblk2[4].state_reg[19]_1\(0) => \genblk1[5].i_int_n_235\,
      \genblk2[4].state_reg[23]_0\(3) => i_comb0_n_293,
      \genblk2[4].state_reg[23]_0\(2) => i_comb0_n_294,
      \genblk2[4].state_reg[23]_0\(1) => i_comb0_n_295,
      \genblk2[4].state_reg[23]_0\(0) => i_comb0_n_296,
      \genblk2[4].state_reg[23]_1\(3) => \genblk1[5].i_int_n_236\,
      \genblk2[4].state_reg[23]_1\(2) => \genblk1[5].i_int_n_237\,
      \genblk2[4].state_reg[23]_1\(1) => \genblk1[5].i_int_n_238\,
      \genblk2[4].state_reg[23]_1\(0) => \genblk1[5].i_int_n_239\,
      \genblk2[4].state_reg[3]_0\(3) => i_comb0_n_313,
      \genblk2[4].state_reg[3]_0\(2) => i_comb0_n_314,
      \genblk2[4].state_reg[3]_0\(1) => i_comb0_n_315,
      \genblk2[4].state_reg[3]_0\(0) => i_comb0_n_316,
      \genblk2[4].state_reg[7]_0\(3) => i_comb0_n_309,
      \genblk2[4].state_reg[7]_0\(2) => i_comb0_n_310,
      \genblk2[4].state_reg[7]_0\(1) => i_comb0_n_311,
      \genblk2[4].state_reg[7]_0\(0) => i_comb0_n_312,
      \genblk2[4].state_reg[7]_1\(3) => \genblk1[5].i_int_n_220\,
      \genblk2[4].state_reg[7]_1\(2) => \genblk1[5].i_int_n_221\,
      \genblk2[4].state_reg[7]_1\(1) => \genblk1[5].i_int_n_222\,
      \genblk2[4].state_reg[7]_1\(0) => \genblk1[5].i_int_n_223\,
      storage_out(105 downto 0) => storage_out(105 downto 0)
    );
i_comb1: entity work.\system_axi_adc_decimate_0_cic_comb__parameterized0_17\
     port map (
      D(11 downto 0) => data_out(11 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      S(1) => i_comb0_n_106,
      S(0) => i_comb0_n_107,
      adc_clk => adc_clk,
      ce_comb => ce_comb,
      \data_out_reg[0]\(2 downto 0) => \data_out_reg[0]_0\(2 downto 0),
      \data_stage[11]_6\(105 downto 0) => \data_stage[11]_6\(105 downto 0),
      \diff_carry__0_0\(3) => i_comb0_n_209,
      \diff_carry__0_0\(2) => i_comb0_n_210,
      \diff_carry__0_0\(1) => i_comb0_n_211,
      \diff_carry__0_0\(0) => i_comb0_n_212,
      \diff_carry__0_1\(3) => i_comb0_n_313,
      \diff_carry__0_1\(2) => i_comb0_n_314,
      \diff_carry__0_1\(1) => i_comb0_n_315,
      \diff_carry__0_1\(0) => i_comb0_n_316,
      \diff_carry__1_0\(3) => i_comb0_n_205,
      \diff_carry__1_0\(2) => i_comb0_n_206,
      \diff_carry__1_0\(1) => i_comb0_n_207,
      \diff_carry__1_0\(0) => i_comb0_n_208,
      \diff_carry__1_1\(3) => i_comb0_n_309,
      \diff_carry__1_1\(2) => i_comb0_n_310,
      \diff_carry__1_1\(1) => i_comb0_n_311,
      \diff_carry__1_1\(0) => i_comb0_n_312,
      \genblk2[0].state_reg[103]_0\(3) => i_comb0_n_109,
      \genblk2[0].state_reg[103]_0\(2) => i_comb0_n_110,
      \genblk2[0].state_reg[103]_0\(1) => i_comb0_n_111,
      \genblk2[0].state_reg[103]_0\(0) => i_comb0_n_112,
      \genblk2[0].state_reg[103]_1\(3) => i_comb0_n_229,
      \genblk2[0].state_reg[103]_1\(2) => i_comb0_n_230,
      \genblk2[0].state_reg[103]_1\(1) => i_comb0_n_231,
      \genblk2[0].state_reg[103]_1\(0) => i_comb0_n_232,
      \genblk2[0].state_reg[105]_0\(0) => i_comb0_n_108,
      \genblk2[0].state_reg[95]_0\(3) => i_comb0_n_121,
      \genblk2[0].state_reg[95]_0\(2) => i_comb0_n_122,
      \genblk2[0].state_reg[95]_0\(1) => i_comb0_n_123,
      \genblk2[0].state_reg[95]_0\(0) => i_comb0_n_124,
      \genblk2[0].state_reg[95]_1\(3) => i_comb0_n_241,
      \genblk2[0].state_reg[95]_1\(2) => i_comb0_n_242,
      \genblk2[0].state_reg[95]_1\(1) => i_comb0_n_243,
      \genblk2[0].state_reg[95]_1\(0) => i_comb0_n_244,
      \genblk2[0].state_reg[95]_2\(3) => i_comb0_n_117,
      \genblk2[0].state_reg[95]_2\(2) => i_comb0_n_118,
      \genblk2[0].state_reg[95]_2\(1) => i_comb0_n_119,
      \genblk2[0].state_reg[95]_2\(0) => i_comb0_n_120,
      \genblk2[0].state_reg[95]_3\(3) => i_comb0_n_237,
      \genblk2[0].state_reg[95]_3\(2) => i_comb0_n_238,
      \genblk2[0].state_reg[95]_3\(1) => i_comb0_n_239,
      \genblk2[0].state_reg[95]_3\(0) => i_comb0_n_240,
      \genblk2[0].state_reg[99]_0\(3) => i_comb0_n_113,
      \genblk2[0].state_reg[99]_0\(2) => i_comb0_n_114,
      \genblk2[0].state_reg[99]_0\(1) => i_comb0_n_115,
      \genblk2[0].state_reg[99]_0\(0) => i_comb0_n_116,
      \genblk2[0].state_reg[99]_1\(3) => i_comb0_n_233,
      \genblk2[0].state_reg[99]_1\(2) => i_comb0_n_234,
      \genblk2[0].state_reg[99]_1\(1) => i_comb0_n_235,
      \genblk2[0].state_reg[99]_1\(0) => i_comb0_n_236,
      \genblk2[1].state_reg[75]_0\(3) => i_comb0_n_141,
      \genblk2[1].state_reg[75]_0\(2) => i_comb0_n_142,
      \genblk2[1].state_reg[75]_0\(1) => i_comb0_n_143,
      \genblk2[1].state_reg[75]_0\(0) => i_comb0_n_144,
      \genblk2[1].state_reg[75]_1\(3) => i_comb0_n_257,
      \genblk2[1].state_reg[75]_1\(2) => i_comb0_n_258,
      \genblk2[1].state_reg[75]_1\(1) => i_comb0_n_259,
      \genblk2[1].state_reg[75]_1\(0) => i_comb0_n_260,
      \genblk2[1].state_reg[75]_2\(3) => i_comb0_n_137,
      \genblk2[1].state_reg[75]_2\(2) => i_comb0_n_138,
      \genblk2[1].state_reg[75]_2\(1) => i_comb0_n_139,
      \genblk2[1].state_reg[75]_2\(0) => i_comb0_n_140,
      \genblk2[1].state_reg[75]_3\(3) => i_comb0_n_253,
      \genblk2[1].state_reg[75]_3\(2) => i_comb0_n_254,
      \genblk2[1].state_reg[75]_3\(1) => i_comb0_n_255,
      \genblk2[1].state_reg[75]_3\(0) => i_comb0_n_256,
      \genblk2[1].state_reg[79]_0\(3) => i_comb0_n_133,
      \genblk2[1].state_reg[79]_0\(2) => i_comb0_n_134,
      \genblk2[1].state_reg[79]_0\(1) => i_comb0_n_135,
      \genblk2[1].state_reg[79]_0\(0) => i_comb0_n_136,
      \genblk2[1].state_reg[79]_1\(3) => i_comb0_n_249,
      \genblk2[1].state_reg[79]_1\(2) => i_comb0_n_250,
      \genblk2[1].state_reg[79]_1\(1) => i_comb0_n_251,
      \genblk2[1].state_reg[79]_1\(0) => i_comb0_n_252,
      \genblk2[1].state_reg[83]_0\(3) => i_comb0_n_129,
      \genblk2[1].state_reg[83]_0\(2) => i_comb0_n_130,
      \genblk2[1].state_reg[83]_0\(1) => i_comb0_n_131,
      \genblk2[1].state_reg[83]_0\(0) => i_comb0_n_132,
      \genblk2[1].state_reg[83]_1\(3) => i_comb0_n_245,
      \genblk2[1].state_reg[83]_1\(2) => i_comb0_n_246,
      \genblk2[1].state_reg[83]_1\(1) => i_comb0_n_247,
      \genblk2[1].state_reg[83]_1\(0) => i_comb0_n_248,
      \genblk2[1].state_reg[85]_0\(3) => i_comb0_n_125,
      \genblk2[1].state_reg[85]_0\(2) => i_comb0_n_126,
      \genblk2[1].state_reg[85]_0\(1) => i_comb0_n_127,
      \genblk2[1].state_reg[85]_0\(0) => i_comb0_n_128,
      \genblk2[1].state_reg[85]_1\(3) => i_comb0_n_225,
      \genblk2[1].state_reg[85]_1\(2) => i_comb0_n_226,
      \genblk2[1].state_reg[85]_1\(1) => i_comb0_n_227,
      \genblk2[1].state_reg[85]_1\(0) => i_comb0_n_228,
      \genblk2[2].state_reg[55]_0\(3) => i_comb0_n_161,
      \genblk2[2].state_reg[55]_0\(2) => i_comb0_n_162,
      \genblk2[2].state_reg[55]_0\(1) => i_comb0_n_163,
      \genblk2[2].state_reg[55]_0\(0) => i_comb0_n_164,
      \genblk2[2].state_reg[55]_1\(3) => i_comb0_n_273,
      \genblk2[2].state_reg[55]_1\(2) => i_comb0_n_274,
      \genblk2[2].state_reg[55]_1\(1) => i_comb0_n_275,
      \genblk2[2].state_reg[55]_1\(0) => i_comb0_n_276,
      \genblk2[2].state_reg[55]_2\(3) => i_comb0_n_157,
      \genblk2[2].state_reg[55]_2\(2) => i_comb0_n_158,
      \genblk2[2].state_reg[55]_2\(1) => i_comb0_n_159,
      \genblk2[2].state_reg[55]_2\(0) => i_comb0_n_160,
      \genblk2[2].state_reg[55]_3\(3) => i_comb0_n_269,
      \genblk2[2].state_reg[55]_3\(2) => i_comb0_n_270,
      \genblk2[2].state_reg[55]_3\(1) => i_comb0_n_271,
      \genblk2[2].state_reg[55]_3\(0) => i_comb0_n_272,
      \genblk2[2].state_reg[59]_0\(3) => i_comb0_n_153,
      \genblk2[2].state_reg[59]_0\(2) => i_comb0_n_154,
      \genblk2[2].state_reg[59]_0\(1) => i_comb0_n_155,
      \genblk2[2].state_reg[59]_0\(0) => i_comb0_n_156,
      \genblk2[2].state_reg[59]_1\(3) => i_comb0_n_265,
      \genblk2[2].state_reg[59]_1\(2) => i_comb0_n_266,
      \genblk2[2].state_reg[59]_1\(1) => i_comb0_n_267,
      \genblk2[2].state_reg[59]_1\(0) => i_comb0_n_268,
      \genblk2[2].state_reg[63]_0\(3) => i_comb0_n_149,
      \genblk2[2].state_reg[63]_0\(2) => i_comb0_n_150,
      \genblk2[2].state_reg[63]_0\(1) => i_comb0_n_151,
      \genblk2[2].state_reg[63]_0\(0) => i_comb0_n_152,
      \genblk2[2].state_reg[63]_1\(3) => i_comb0_n_261,
      \genblk2[2].state_reg[63]_1\(2) => i_comb0_n_262,
      \genblk2[2].state_reg[63]_1\(1) => i_comb0_n_263,
      \genblk2[2].state_reg[63]_1\(0) => i_comb0_n_264,
      \genblk2[2].state_reg[65]_0\(3) => i_comb0_n_145,
      \genblk2[2].state_reg[65]_0\(2) => i_comb0_n_146,
      \genblk2[2].state_reg[65]_0\(1) => i_comb0_n_147,
      \genblk2[2].state_reg[65]_0\(0) => i_comb0_n_148,
      \genblk2[2].state_reg[65]_1\(3) => i_comb0_n_221,
      \genblk2[2].state_reg[65]_1\(2) => i_comb0_n_222,
      \genblk2[2].state_reg[65]_1\(1) => i_comb0_n_223,
      \genblk2[2].state_reg[65]_1\(0) => i_comb0_n_224,
      \genblk2[3].state_reg[35]_0\(3) => i_comb0_n_181,
      \genblk2[3].state_reg[35]_0\(2) => i_comb0_n_182,
      \genblk2[3].state_reg[35]_0\(1) => i_comb0_n_183,
      \genblk2[3].state_reg[35]_0\(0) => i_comb0_n_184,
      \genblk2[3].state_reg[35]_1\(3) => i_comb0_n_289,
      \genblk2[3].state_reg[35]_1\(2) => i_comb0_n_290,
      \genblk2[3].state_reg[35]_1\(1) => i_comb0_n_291,
      \genblk2[3].state_reg[35]_1\(0) => i_comb0_n_292,
      \genblk2[3].state_reg[35]_2\(3) => i_comb0_n_177,
      \genblk2[3].state_reg[35]_2\(2) => i_comb0_n_178,
      \genblk2[3].state_reg[35]_2\(1) => i_comb0_n_179,
      \genblk2[3].state_reg[35]_2\(0) => i_comb0_n_180,
      \genblk2[3].state_reg[35]_3\(3) => i_comb0_n_285,
      \genblk2[3].state_reg[35]_3\(2) => i_comb0_n_286,
      \genblk2[3].state_reg[35]_3\(1) => i_comb0_n_287,
      \genblk2[3].state_reg[35]_3\(0) => i_comb0_n_288,
      \genblk2[3].state_reg[39]_0\(3) => i_comb0_n_173,
      \genblk2[3].state_reg[39]_0\(2) => i_comb0_n_174,
      \genblk2[3].state_reg[39]_0\(1) => i_comb0_n_175,
      \genblk2[3].state_reg[39]_0\(0) => i_comb0_n_176,
      \genblk2[3].state_reg[39]_1\(3) => i_comb0_n_281,
      \genblk2[3].state_reg[39]_1\(2) => i_comb0_n_282,
      \genblk2[3].state_reg[39]_1\(1) => i_comb0_n_283,
      \genblk2[3].state_reg[39]_1\(0) => i_comb0_n_284,
      \genblk2[3].state_reg[43]_0\(3) => i_comb0_n_169,
      \genblk2[3].state_reg[43]_0\(2) => i_comb0_n_170,
      \genblk2[3].state_reg[43]_0\(1) => i_comb0_n_171,
      \genblk2[3].state_reg[43]_0\(0) => i_comb0_n_172,
      \genblk2[3].state_reg[43]_1\(3) => i_comb0_n_277,
      \genblk2[3].state_reg[43]_1\(2) => i_comb0_n_278,
      \genblk2[3].state_reg[43]_1\(1) => i_comb0_n_279,
      \genblk2[3].state_reg[43]_1\(0) => i_comb0_n_280,
      \genblk2[3].state_reg[45]_0\(3) => i_comb0_n_165,
      \genblk2[3].state_reg[45]_0\(2) => i_comb0_n_166,
      \genblk2[3].state_reg[45]_0\(1) => i_comb0_n_167,
      \genblk2[3].state_reg[45]_0\(0) => i_comb0_n_168,
      \genblk2[3].state_reg[45]_1\(3) => i_comb0_n_217,
      \genblk2[3].state_reg[45]_1\(2) => i_comb0_n_218,
      \genblk2[3].state_reg[45]_1\(1) => i_comb0_n_219,
      \genblk2[3].state_reg[45]_1\(0) => i_comb0_n_220,
      \genblk2[4].state_reg[15]_0\(3) => i_comb0_n_201,
      \genblk2[4].state_reg[15]_0\(2) => i_comb0_n_202,
      \genblk2[4].state_reg[15]_0\(1) => i_comb0_n_203,
      \genblk2[4].state_reg[15]_0\(0) => i_comb0_n_204,
      \genblk2[4].state_reg[15]_1\(3) => i_comb0_n_305,
      \genblk2[4].state_reg[15]_1\(2) => i_comb0_n_306,
      \genblk2[4].state_reg[15]_1\(1) => i_comb0_n_307,
      \genblk2[4].state_reg[15]_1\(0) => i_comb0_n_308,
      \genblk2[4].state_reg[15]_2\(3) => i_comb0_n_197,
      \genblk2[4].state_reg[15]_2\(2) => i_comb0_n_198,
      \genblk2[4].state_reg[15]_2\(1) => i_comb0_n_199,
      \genblk2[4].state_reg[15]_2\(0) => i_comb0_n_200,
      \genblk2[4].state_reg[15]_3\(3) => i_comb0_n_301,
      \genblk2[4].state_reg[15]_3\(2) => i_comb0_n_302,
      \genblk2[4].state_reg[15]_3\(1) => i_comb0_n_303,
      \genblk2[4].state_reg[15]_3\(0) => i_comb0_n_304,
      \genblk2[4].state_reg[19]_0\(3) => i_comb0_n_193,
      \genblk2[4].state_reg[19]_0\(2) => i_comb0_n_194,
      \genblk2[4].state_reg[19]_0\(1) => i_comb0_n_195,
      \genblk2[4].state_reg[19]_0\(0) => i_comb0_n_196,
      \genblk2[4].state_reg[19]_1\(3) => i_comb0_n_297,
      \genblk2[4].state_reg[19]_1\(2) => i_comb0_n_298,
      \genblk2[4].state_reg[19]_1\(1) => i_comb0_n_299,
      \genblk2[4].state_reg[19]_1\(0) => i_comb0_n_300,
      \genblk2[4].state_reg[23]_0\(3) => i_comb0_n_189,
      \genblk2[4].state_reg[23]_0\(2) => i_comb0_n_190,
      \genblk2[4].state_reg[23]_0\(1) => i_comb0_n_191,
      \genblk2[4].state_reg[23]_0\(0) => i_comb0_n_192,
      \genblk2[4].state_reg[23]_1\(3) => i_comb0_n_293,
      \genblk2[4].state_reg[23]_1\(2) => i_comb0_n_294,
      \genblk2[4].state_reg[23]_1\(1) => i_comb0_n_295,
      \genblk2[4].state_reg[23]_1\(0) => i_comb0_n_296,
      \genblk2[4].state_reg[25]_0\(3) => i_comb0_n_185,
      \genblk2[4].state_reg[25]_0\(2) => i_comb0_n_186,
      \genblk2[4].state_reg[25]_0\(1) => i_comb0_n_187,
      \genblk2[4].state_reg[25]_0\(0) => i_comb0_n_188,
      \genblk2[4].state_reg[25]_1\(3) => i_comb0_n_213,
      \genblk2[4].state_reg[25]_1\(2) => i_comb0_n_214,
      \genblk2[4].state_reg[25]_1\(1) => i_comb0_n_215,
      \genblk2[4].state_reg[25]_1\(0) => i_comb0_n_216,
      storage_out(105 downto 0) => storage_out(105 downto 0)
    );
phase_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^adc_cic_valid_a\,
      I1 => phase,
      O => ce_out_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_cic_decim_0 is
  port (
    adc_cic_valid_b : out STD_LOGIC;
    \counter_reg[16]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    storage1 : out STD_LOGIC;
    storage0 : out STD_LOGIC;
    ce_out_reg_reg_0 : out STD_LOGIC;
    \data_out_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc_rst : in STD_LOGIC;
    adc_clk : in STD_LOGIC;
    \counter_reg[16]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \counter_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[12]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_reg[16]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk2[0].shift_r[104].storage_reg[104][0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    adc_valid_b : in STD_LOGIC;
    phase : in STD_LOGIC;
    \counter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_data_b : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_cic_decim_0 : entity is "cic_decim";
end system_axi_adc_decimate_0_cic_decim_0;

architecture STRUCTURE of system_axi_adc_decimate_0_cic_decim_0 is
  signal \^adc_cic_valid_b\ : STD_LOGIC;
  signal ce_comb : STD_LOGIC;
  signal ce_comb0 : STD_LOGIC;
  signal counter0 : STD_LOGIC;
  signal counter00_in : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \counter0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal counter_in : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \^counter_reg[16]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \counter_reg_n_0_[13]\ : STD_LOGIC;
  signal data_in_seq : STD_LOGIC_VECTOR ( 104 downto 0 );
  signal data_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \data_stage[11]_13\ : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \data_stage[1]_7\ : STD_LOGIC_VECTOR ( 104 downto 0 );
  signal \data_stage[2]_8\ : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \data_stage[3]_9\ : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \data_stage[4]_10\ : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \data_stage[5]_11\ : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \data_stage[6]_12\ : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal filter_input_stage : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \genblk1[0].i_int_n_105\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_106\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_107\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_108\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_109\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_110\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_111\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_112\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_113\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_114\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_115\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_116\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_117\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_118\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_119\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_120\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_121\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_122\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_123\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_124\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_125\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_126\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_127\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_128\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_129\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_130\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_131\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_132\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_133\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_134\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_135\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_136\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_137\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_138\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_139\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_140\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_141\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_142\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_143\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_144\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_145\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_146\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_147\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_148\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_149\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_150\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_151\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_152\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_153\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_154\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_155\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_156\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_157\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_158\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_159\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_160\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_161\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_162\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_163\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_164\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_165\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_166\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_167\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_168\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_169\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_170\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_171\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_172\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_173\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_174\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_175\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_176\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_177\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_178\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_179\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_180\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_181\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_182\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_183\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_184\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_185\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_186\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_187\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_188\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_189\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_190\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_191\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_192\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_193\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_194\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_195\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_196\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_197\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_198\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_199\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_200\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_201\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_202\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_203\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_204\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_205\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_206\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_207\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_208\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_209\ : STD_LOGIC;
  signal \genblk1[0].i_int_n_210\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_110\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_111\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_112\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_113\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_114\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_115\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_116\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_117\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_118\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_119\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_120\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_121\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_122\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_123\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_124\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_125\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_126\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_127\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_128\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_129\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_130\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_131\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_132\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_133\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_134\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_135\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_136\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_137\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_138\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_139\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_140\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_141\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_142\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_143\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_144\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_145\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_146\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_147\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_148\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_149\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_150\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_151\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_152\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_153\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_154\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_155\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_156\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_157\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_158\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_159\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_160\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_161\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_162\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_163\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_164\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_165\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_166\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_167\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_168\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_169\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_170\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_171\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_172\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_173\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_174\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_175\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_176\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_177\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_178\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_179\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_180\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_181\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_182\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_183\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_184\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_185\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_186\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_187\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_188\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_189\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_190\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_191\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_192\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_193\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_194\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_195\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_196\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_197\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_198\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_199\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_200\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_201\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_202\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_203\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_204\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_205\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_206\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_207\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_208\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_209\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_210\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_211\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_212\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_213\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_214\ : STD_LOGIC;
  signal \genblk1[1].i_int_n_215\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_110\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_111\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_112\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_113\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_114\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_115\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_116\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_117\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_118\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_119\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_120\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_121\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_122\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_123\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_124\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_125\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_126\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_127\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_128\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_129\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_130\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_131\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_132\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_133\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_134\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_135\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_136\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_137\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_138\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_139\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_140\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_141\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_142\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_143\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_144\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_145\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_146\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_147\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_148\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_149\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_150\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_151\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_152\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_153\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_154\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_155\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_156\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_157\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_158\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_159\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_160\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_161\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_162\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_163\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_164\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_165\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_166\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_167\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_168\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_169\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_170\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_171\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_172\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_173\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_174\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_175\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_176\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_177\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_178\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_179\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_180\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_181\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_182\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_183\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_184\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_185\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_186\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_187\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_188\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_189\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_190\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_191\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_192\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_193\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_194\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_195\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_196\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_197\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_198\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_199\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_200\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_201\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_202\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_203\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_204\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_205\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_206\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_207\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_208\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_209\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_210\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_211\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_212\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_213\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_214\ : STD_LOGIC;
  signal \genblk1[2].i_int_n_215\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_110\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_111\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_112\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_113\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_114\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_115\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_116\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_117\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_118\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_119\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_120\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_121\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_122\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_123\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_124\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_125\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_126\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_127\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_128\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_129\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_130\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_131\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_132\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_133\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_134\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_135\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_136\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_137\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_138\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_139\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_140\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_141\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_142\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_143\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_144\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_145\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_146\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_147\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_148\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_149\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_150\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_151\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_152\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_153\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_154\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_155\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_156\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_157\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_158\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_159\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_160\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_161\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_162\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_163\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_164\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_165\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_166\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_167\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_168\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_169\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_170\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_171\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_172\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_173\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_174\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_175\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_176\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_177\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_178\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_179\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_180\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_181\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_182\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_183\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_184\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_185\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_186\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_187\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_188\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_189\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_190\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_191\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_192\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_193\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_194\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_195\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_196\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_197\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_198\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_199\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_200\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_201\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_202\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_203\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_204\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_205\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_206\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_207\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_208\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_209\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_210\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_211\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_212\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_213\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_214\ : STD_LOGIC;
  signal \genblk1[3].i_int_n_215\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_110\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_111\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_112\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_113\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_114\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_115\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_116\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_117\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_118\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_119\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_120\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_121\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_122\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_123\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_124\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_125\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_126\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_127\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_128\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_129\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_130\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_131\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_132\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_133\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_134\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_135\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_136\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_137\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_138\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_139\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_140\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_141\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_142\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_143\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_144\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_145\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_146\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_147\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_148\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_149\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_150\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_151\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_152\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_153\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_154\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_155\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_156\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_157\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_158\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_159\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_160\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_161\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_162\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_163\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_164\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_165\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_166\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_167\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_168\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_169\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_170\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_171\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_172\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_173\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_174\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_175\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_176\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_177\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_178\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_179\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_180\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_181\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_182\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_183\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_184\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_185\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_186\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_187\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_188\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_189\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_190\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_191\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_192\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_193\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_194\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_195\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_196\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_197\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_198\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_199\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_200\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_201\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_202\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_203\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_204\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_205\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_206\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_207\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_208\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_209\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_210\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_211\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_212\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_213\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_214\ : STD_LOGIC;
  signal \genblk1[4].i_int_n_215\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_0\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_1\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_2\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_216\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_217\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_218\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_219\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_220\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_221\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_222\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_223\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_224\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_225\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_226\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_227\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_228\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_229\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_230\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_231\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_232\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_233\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_234\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_235\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_236\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_237\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_238\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_239\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_240\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_241\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_242\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_243\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_244\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_245\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_246\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_247\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_248\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_249\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_250\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_251\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_252\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_253\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_254\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_255\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_256\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_257\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_258\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_259\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_260\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_261\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_262\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_263\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_264\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_265\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_266\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_267\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_268\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_269\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_270\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_271\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_272\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_273\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_274\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_275\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_276\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_277\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_278\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_279\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_280\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_281\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_282\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_283\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_284\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_285\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_286\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_287\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_288\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_289\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_290\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_291\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_292\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_293\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_294\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_295\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_296\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_297\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_298\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_299\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_3\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_300\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_301\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_302\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_303\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_304\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_305\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_306\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_307\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_308\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_309\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_310\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_311\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_312\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_313\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_314\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_315\ : STD_LOGIC;
  signal \genblk1[5].i_int_n_316\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal i_comb0_n_106 : STD_LOGIC;
  signal i_comb0_n_107 : STD_LOGIC;
  signal i_comb0_n_108 : STD_LOGIC;
  signal i_comb0_n_109 : STD_LOGIC;
  signal i_comb0_n_110 : STD_LOGIC;
  signal i_comb0_n_111 : STD_LOGIC;
  signal i_comb0_n_112 : STD_LOGIC;
  signal i_comb0_n_113 : STD_LOGIC;
  signal i_comb0_n_114 : STD_LOGIC;
  signal i_comb0_n_115 : STD_LOGIC;
  signal i_comb0_n_116 : STD_LOGIC;
  signal i_comb0_n_117 : STD_LOGIC;
  signal i_comb0_n_118 : STD_LOGIC;
  signal i_comb0_n_119 : STD_LOGIC;
  signal i_comb0_n_120 : STD_LOGIC;
  signal i_comb0_n_121 : STD_LOGIC;
  signal i_comb0_n_122 : STD_LOGIC;
  signal i_comb0_n_123 : STD_LOGIC;
  signal i_comb0_n_124 : STD_LOGIC;
  signal i_comb0_n_125 : STD_LOGIC;
  signal i_comb0_n_126 : STD_LOGIC;
  signal i_comb0_n_127 : STD_LOGIC;
  signal i_comb0_n_128 : STD_LOGIC;
  signal i_comb0_n_129 : STD_LOGIC;
  signal i_comb0_n_130 : STD_LOGIC;
  signal i_comb0_n_131 : STD_LOGIC;
  signal i_comb0_n_132 : STD_LOGIC;
  signal i_comb0_n_133 : STD_LOGIC;
  signal i_comb0_n_134 : STD_LOGIC;
  signal i_comb0_n_135 : STD_LOGIC;
  signal i_comb0_n_136 : STD_LOGIC;
  signal i_comb0_n_137 : STD_LOGIC;
  signal i_comb0_n_138 : STD_LOGIC;
  signal i_comb0_n_139 : STD_LOGIC;
  signal i_comb0_n_140 : STD_LOGIC;
  signal i_comb0_n_141 : STD_LOGIC;
  signal i_comb0_n_142 : STD_LOGIC;
  signal i_comb0_n_143 : STD_LOGIC;
  signal i_comb0_n_144 : STD_LOGIC;
  signal i_comb0_n_145 : STD_LOGIC;
  signal i_comb0_n_146 : STD_LOGIC;
  signal i_comb0_n_147 : STD_LOGIC;
  signal i_comb0_n_148 : STD_LOGIC;
  signal i_comb0_n_149 : STD_LOGIC;
  signal i_comb0_n_150 : STD_LOGIC;
  signal i_comb0_n_151 : STD_LOGIC;
  signal i_comb0_n_152 : STD_LOGIC;
  signal i_comb0_n_153 : STD_LOGIC;
  signal i_comb0_n_154 : STD_LOGIC;
  signal i_comb0_n_155 : STD_LOGIC;
  signal i_comb0_n_156 : STD_LOGIC;
  signal i_comb0_n_157 : STD_LOGIC;
  signal i_comb0_n_158 : STD_LOGIC;
  signal i_comb0_n_159 : STD_LOGIC;
  signal i_comb0_n_160 : STD_LOGIC;
  signal i_comb0_n_161 : STD_LOGIC;
  signal i_comb0_n_162 : STD_LOGIC;
  signal i_comb0_n_163 : STD_LOGIC;
  signal i_comb0_n_164 : STD_LOGIC;
  signal i_comb0_n_165 : STD_LOGIC;
  signal i_comb0_n_166 : STD_LOGIC;
  signal i_comb0_n_167 : STD_LOGIC;
  signal i_comb0_n_168 : STD_LOGIC;
  signal i_comb0_n_169 : STD_LOGIC;
  signal i_comb0_n_170 : STD_LOGIC;
  signal i_comb0_n_171 : STD_LOGIC;
  signal i_comb0_n_172 : STD_LOGIC;
  signal i_comb0_n_173 : STD_LOGIC;
  signal i_comb0_n_174 : STD_LOGIC;
  signal i_comb0_n_175 : STD_LOGIC;
  signal i_comb0_n_176 : STD_LOGIC;
  signal i_comb0_n_177 : STD_LOGIC;
  signal i_comb0_n_178 : STD_LOGIC;
  signal i_comb0_n_179 : STD_LOGIC;
  signal i_comb0_n_180 : STD_LOGIC;
  signal i_comb0_n_181 : STD_LOGIC;
  signal i_comb0_n_182 : STD_LOGIC;
  signal i_comb0_n_183 : STD_LOGIC;
  signal i_comb0_n_184 : STD_LOGIC;
  signal i_comb0_n_185 : STD_LOGIC;
  signal i_comb0_n_186 : STD_LOGIC;
  signal i_comb0_n_187 : STD_LOGIC;
  signal i_comb0_n_188 : STD_LOGIC;
  signal i_comb0_n_189 : STD_LOGIC;
  signal i_comb0_n_190 : STD_LOGIC;
  signal i_comb0_n_191 : STD_LOGIC;
  signal i_comb0_n_192 : STD_LOGIC;
  signal i_comb0_n_193 : STD_LOGIC;
  signal i_comb0_n_194 : STD_LOGIC;
  signal i_comb0_n_195 : STD_LOGIC;
  signal i_comb0_n_196 : STD_LOGIC;
  signal i_comb0_n_197 : STD_LOGIC;
  signal i_comb0_n_198 : STD_LOGIC;
  signal i_comb0_n_199 : STD_LOGIC;
  signal i_comb0_n_200 : STD_LOGIC;
  signal i_comb0_n_201 : STD_LOGIC;
  signal i_comb0_n_202 : STD_LOGIC;
  signal i_comb0_n_203 : STD_LOGIC;
  signal i_comb0_n_204 : STD_LOGIC;
  signal i_comb0_n_205 : STD_LOGIC;
  signal i_comb0_n_206 : STD_LOGIC;
  signal i_comb0_n_207 : STD_LOGIC;
  signal i_comb0_n_208 : STD_LOGIC;
  signal i_comb0_n_209 : STD_LOGIC;
  signal i_comb0_n_210 : STD_LOGIC;
  signal i_comb0_n_211 : STD_LOGIC;
  signal i_comb0_n_212 : STD_LOGIC;
  signal i_comb0_n_213 : STD_LOGIC;
  signal i_comb0_n_214 : STD_LOGIC;
  signal i_comb0_n_215 : STD_LOGIC;
  signal i_comb0_n_216 : STD_LOGIC;
  signal i_comb0_n_217 : STD_LOGIC;
  signal i_comb0_n_218 : STD_LOGIC;
  signal i_comb0_n_219 : STD_LOGIC;
  signal i_comb0_n_220 : STD_LOGIC;
  signal i_comb0_n_221 : STD_LOGIC;
  signal i_comb0_n_222 : STD_LOGIC;
  signal i_comb0_n_223 : STD_LOGIC;
  signal i_comb0_n_224 : STD_LOGIC;
  signal i_comb0_n_225 : STD_LOGIC;
  signal i_comb0_n_226 : STD_LOGIC;
  signal i_comb0_n_227 : STD_LOGIC;
  signal i_comb0_n_228 : STD_LOGIC;
  signal i_comb0_n_229 : STD_LOGIC;
  signal i_comb0_n_230 : STD_LOGIC;
  signal i_comb0_n_231 : STD_LOGIC;
  signal i_comb0_n_232 : STD_LOGIC;
  signal i_comb0_n_233 : STD_LOGIC;
  signal i_comb0_n_234 : STD_LOGIC;
  signal i_comb0_n_235 : STD_LOGIC;
  signal i_comb0_n_236 : STD_LOGIC;
  signal i_comb0_n_237 : STD_LOGIC;
  signal i_comb0_n_238 : STD_LOGIC;
  signal i_comb0_n_239 : STD_LOGIC;
  signal i_comb0_n_240 : STD_LOGIC;
  signal i_comb0_n_241 : STD_LOGIC;
  signal i_comb0_n_242 : STD_LOGIC;
  signal i_comb0_n_243 : STD_LOGIC;
  signal i_comb0_n_244 : STD_LOGIC;
  signal i_comb0_n_245 : STD_LOGIC;
  signal i_comb0_n_246 : STD_LOGIC;
  signal i_comb0_n_247 : STD_LOGIC;
  signal i_comb0_n_248 : STD_LOGIC;
  signal i_comb0_n_249 : STD_LOGIC;
  signal i_comb0_n_250 : STD_LOGIC;
  signal i_comb0_n_251 : STD_LOGIC;
  signal i_comb0_n_252 : STD_LOGIC;
  signal i_comb0_n_253 : STD_LOGIC;
  signal i_comb0_n_254 : STD_LOGIC;
  signal i_comb0_n_255 : STD_LOGIC;
  signal i_comb0_n_256 : STD_LOGIC;
  signal i_comb0_n_257 : STD_LOGIC;
  signal i_comb0_n_258 : STD_LOGIC;
  signal i_comb0_n_259 : STD_LOGIC;
  signal i_comb0_n_260 : STD_LOGIC;
  signal i_comb0_n_261 : STD_LOGIC;
  signal i_comb0_n_262 : STD_LOGIC;
  signal i_comb0_n_263 : STD_LOGIC;
  signal i_comb0_n_264 : STD_LOGIC;
  signal i_comb0_n_265 : STD_LOGIC;
  signal i_comb0_n_266 : STD_LOGIC;
  signal i_comb0_n_267 : STD_LOGIC;
  signal i_comb0_n_268 : STD_LOGIC;
  signal i_comb0_n_269 : STD_LOGIC;
  signal i_comb0_n_270 : STD_LOGIC;
  signal i_comb0_n_271 : STD_LOGIC;
  signal i_comb0_n_272 : STD_LOGIC;
  signal i_comb0_n_273 : STD_LOGIC;
  signal i_comb0_n_274 : STD_LOGIC;
  signal i_comb0_n_275 : STD_LOGIC;
  signal i_comb0_n_276 : STD_LOGIC;
  signal i_comb0_n_277 : STD_LOGIC;
  signal i_comb0_n_278 : STD_LOGIC;
  signal i_comb0_n_279 : STD_LOGIC;
  signal i_comb0_n_280 : STD_LOGIC;
  signal i_comb0_n_281 : STD_LOGIC;
  signal i_comb0_n_282 : STD_LOGIC;
  signal i_comb0_n_283 : STD_LOGIC;
  signal i_comb0_n_284 : STD_LOGIC;
  signal i_comb0_n_285 : STD_LOGIC;
  signal i_comb0_n_286 : STD_LOGIC;
  signal i_comb0_n_287 : STD_LOGIC;
  signal i_comb0_n_288 : STD_LOGIC;
  signal i_comb0_n_289 : STD_LOGIC;
  signal i_comb0_n_290 : STD_LOGIC;
  signal i_comb0_n_291 : STD_LOGIC;
  signal i_comb0_n_292 : STD_LOGIC;
  signal i_comb0_n_293 : STD_LOGIC;
  signal i_comb0_n_294 : STD_LOGIC;
  signal i_comb0_n_295 : STD_LOGIC;
  signal i_comb0_n_296 : STD_LOGIC;
  signal i_comb0_n_297 : STD_LOGIC;
  signal i_comb0_n_298 : STD_LOGIC;
  signal i_comb0_n_299 : STD_LOGIC;
  signal i_comb0_n_300 : STD_LOGIC;
  signal i_comb0_n_301 : STD_LOGIC;
  signal i_comb0_n_302 : STD_LOGIC;
  signal i_comb0_n_303 : STD_LOGIC;
  signal i_comb0_n_304 : STD_LOGIC;
  signal i_comb0_n_305 : STD_LOGIC;
  signal i_comb0_n_306 : STD_LOGIC;
  signal i_comb0_n_307 : STD_LOGIC;
  signal i_comb0_n_308 : STD_LOGIC;
  signal i_comb0_n_309 : STD_LOGIC;
  signal i_comb0_n_310 : STD_LOGIC;
  signal i_comb0_n_311 : STD_LOGIC;
  signal i_comb0_n_312 : STD_LOGIC;
  signal i_comb0_n_313 : STD_LOGIC;
  signal i_comb0_n_314 : STD_LOGIC;
  signal i_comb0_n_315 : STD_LOGIC;
  signal i_comb0_n_316 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal storage_out : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal sum00_out : STD_LOGIC_VECTOR ( 86 downto 26 );
  signal sum00_out_0 : STD_LOGIC_VECTOR ( 86 downto 26 );
  signal sum00_out_1 : STD_LOGIC_VECTOR ( 86 downto 26 );
  signal sum00_out_2 : STD_LOGIC_VECTOR ( 86 downto 26 );
  signal sum00_out_3 : STD_LOGIC_VECTOR ( 86 downto 26 );
  signal \NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \genblk1[0].storage0_reg[0][0]_srl4_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \genblk1[0].storage1_reg[0][0]_srl4_i_1__0\ : label is "soft_lutpair109";
begin
  adc_cic_valid_b <= \^adc_cic_valid_b\;
  \counter_reg[16]_0\(13 downto 0) <= \^counter_reg[16]_0\(13 downto 0);
\ce_comb_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc_valid_b,
      I1 => \genblk2[0].shift_r[104].storage_reg[104][0]\(0),
      I2 => \^counter_reg[16]_0\(13),
      O => ce_comb0
    );
ce_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => ce_comb0,
      Q => ce_comb,
      R => adc_rst
    );
ce_out_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => ce_comb,
      Q => \^adc_cic_valid_b\,
      R => '0'
    );
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter0_inferred__0/i__carry_n_0\,
      CO(2) => \counter0_inferred__0/i__carry_n_1\,
      CO(1) => \counter0_inferred__0/i__carry_n_2\,
      CO(0) => \counter0_inferred__0/i__carry_n_3\,
      CYINIT => \counter_reg[16]_1\(0),
      DI(3) => counter_in(4),
      DI(2 downto 0) => \counter_reg[16]_1\(3 downto 1),
      O(3 downto 0) => counter00_in(4 downto 1),
      S(3 downto 2) => \counter_reg[4]_0\(2 downto 1),
      S(1) => \i__carry_i_8_n_0\,
      S(0) => \counter_reg[4]_0\(0)
    );
\counter0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry_n_0\,
      CO(3) => \counter0_inferred__0/i__carry__0_n_0\,
      CO(2) => \counter0_inferred__0/i__carry__0_n_1\,
      CO(1) => \counter0_inferred__0/i__carry__0_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \counter_reg[16]_1\(6 downto 4),
      DI(0) => counter_in(5),
      O(3 downto 0) => counter00_in(8 downto 5),
      S(3 downto 0) => \counter_reg[8]_0\(3 downto 0)
    );
\counter0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry__0_n_0\,
      CO(3) => \counter0_inferred__0/i__carry__1_n_0\,
      CO(2) => \counter0_inferred__0/i__carry__1_n_1\,
      CO(1) => \counter0_inferred__0/i__carry__1_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \counter_reg[16]_1\(8),
      DI(2) => \i__carry__1_i_2__0_n_0\,
      DI(1) => \i__carry__1_i_3__0_n_0\,
      DI(0) => \counter_reg[16]_1\(7),
      O(3 downto 0) => counter00_in(12 downto 9),
      S(3) => \counter_reg[12]_0\(1),
      S(2) => \i__carry__1_i_6__0_n_0\,
      S(1) => \i__carry__1_i_7__0_n_0\,
      S(0) => \counter_reg[12]_0\(0)
    );
\counter0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry__1_n_0\,
      CO(3) => \NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED\(3),
      CO(2) => \counter0_inferred__0/i__carry__2_n_1\,
      CO(1) => \counter0_inferred__0/i__carry__2_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \counter_reg[16]_1\(10 downto 9),
      DI(0) => \i__carry__2_i_3__0_n_0\,
      O(3 downto 0) => counter00_in(16 downto 13),
      S(3) => '1',
      S(2 downto 1) => \counter_reg[16]_2\(1 downto 0),
      S(0) => \i__carry__2_i_6__0_n_0\
    );
\counter[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_valid_b,
      I1 => \genblk2[0].shift_r[104].storage_reg[104][0]\(0),
      O => counter0
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => \counter_reg[0]_0\(0),
      Q => \^counter_reg[16]_0\(0),
      R => adc_rst
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(10),
      Q => \counter_reg_n_0_[10]\,
      R => adc_rst
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(11),
      Q => \counter_reg_n_0_[11]\,
      R => adc_rst
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(12),
      Q => \^counter_reg[16]_0\(10),
      R => adc_rst
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(13),
      Q => \counter_reg_n_0_[13]\,
      R => adc_rst
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(14),
      Q => \^counter_reg[16]_0\(11),
      R => adc_rst
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(15),
      Q => \^counter_reg[16]_0\(12),
      R => adc_rst
    );
\counter_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(16),
      Q => \^counter_reg[16]_0\(13),
      S => adc_rst
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(1),
      Q => \^counter_reg[16]_0\(1),
      R => adc_rst
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(2),
      Q => \^counter_reg[16]_0\(2),
      R => adc_rst
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(3),
      Q => \^counter_reg[16]_0\(3),
      R => adc_rst
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(4),
      Q => \^counter_reg[16]_0\(4),
      R => adc_rst
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(5),
      Q => \^counter_reg[16]_0\(5),
      R => adc_rst
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(6),
      Q => \^counter_reg[16]_0\(6),
      R => adc_rst
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(7),
      Q => \^counter_reg[16]_0\(7),
      R => adc_rst
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(8),
      Q => \^counter_reg[16]_0\(8),
      R => adc_rst
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => counter0,
      D => counter00_in(9),
      Q => \^counter_reg[16]_0\(9),
      R => adc_rst
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(0),
      Q => \data_out_reg[11]_0\(0),
      R => '0'
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(10),
      Q => \data_out_reg[11]_0\(10),
      R => '0'
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(11),
      Q => \data_out_reg[11]_0\(11),
      R => '0'
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(1),
      Q => \data_out_reg[11]_0\(1),
      R => '0'
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(2),
      Q => \data_out_reg[11]_0\(2),
      R => '0'
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(3),
      Q => \data_out_reg[11]_0\(3),
      R => '0'
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(4),
      Q => \data_out_reg[11]_0\(4),
      R => '0'
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(5),
      Q => \data_out_reg[11]_0\(5),
      R => '0'
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(6),
      Q => \data_out_reg[11]_0\(6),
      R => '0'
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(7),
      Q => \data_out_reg[11]_0\(7),
      R => '0'
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(8),
      Q => \data_out_reg[11]_0\(8),
      R => '0'
    );
\data_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => ce_comb,
      D => data_out(9),
      Q => \data_out_reg[11]_0\(9),
      R => '0'
    );
\filter_input_stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_b(0),
      Q => filter_input_stage(0),
      R => '0'
    );
\filter_input_stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_b(10),
      Q => filter_input_stage(10),
      R => '0'
    );
\filter_input_stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_b(11),
      Q => filter_input_stage(11),
      R => '0'
    );
\filter_input_stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_b(1),
      Q => filter_input_stage(1),
      R => '0'
    );
\filter_input_stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_b(2),
      Q => filter_input_stage(2),
      R => '0'
    );
\filter_input_stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_b(3),
      Q => filter_input_stage(3),
      R => '0'
    );
\filter_input_stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_b(4),
      Q => filter_input_stage(4),
      R => '0'
    );
\filter_input_stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_b(5),
      Q => filter_input_stage(5),
      R => '0'
    );
\filter_input_stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_b(6),
      Q => filter_input_stage(6),
      R => '0'
    );
\filter_input_stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_b(7),
      Q => filter_input_stage(7),
      R => '0'
    );
\filter_input_stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_b(8),
      Q => filter_input_stage(8),
      R => '0'
    );
\filter_input_stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => p_1_in,
      D => adc_data_b(9),
      Q => filter_input_stage(9),
      R => '0'
    );
\genblk1[0].i_int\: entity work.system_axi_adc_decimate_0_cic_int
     port map (
      DI(3) => \data_stage[1]_7\(87),
      DI(2) => sum00_out(86),
      DI(1 downto 0) => \data_stage[1]_7\(85 downto 84),
      E(0) => p_1_in,
      Q(11 downto 0) => filter_input_stage(11 downto 0),
      S(1) => \genblk1[0].i_int_n_105\,
      S(0) => \genblk1[0].i_int_n_106\,
      adc_clk => adc_clk,
      adc_valid_b => adc_valid_b,
      \data_stage[2]_8\(105 downto 0) => \data_stage[2]_8\(105 downto 0),
      \genblk1[0].state_reg[103]_0\(3) => \genblk1[0].i_int_n_207\,
      \genblk1[0].state_reg[103]_0\(2) => \genblk1[0].i_int_n_208\,
      \genblk1[0].state_reg[103]_0\(1) => \genblk1[0].i_int_n_209\,
      \genblk1[0].state_reg[103]_0\(0) => \genblk1[0].i_int_n_210\,
      \genblk1[0].state_reg[104]_0\(97 downto 81) => \data_stage[1]_7\(104 downto 88),
      \genblk1[0].state_reg[104]_0\(80 downto 64) => \data_stage[1]_7\(83 downto 67),
      \genblk1[0].state_reg[104]_0\(63 downto 45) => \data_stage[1]_7\(65 downto 47),
      \genblk1[0].state_reg[104]_0\(44 downto 26) => \data_stage[1]_7\(45 downto 27),
      \genblk1[0].state_reg[104]_0\(25 downto 0) => \data_stage[1]_7\(25 downto 0),
      \genblk1[0].state_reg[86]_0\(0) => \genblk1[5].i_int_n_0\,
      \genblk1[0].state_reg[87]_0\(3) => \genblk1[0].i_int_n_191\,
      \genblk1[0].state_reg[87]_0\(2) => \genblk1[0].i_int_n_192\,
      \genblk1[0].state_reg[87]_0\(1) => \genblk1[0].i_int_n_193\,
      \genblk1[0].state_reg[87]_0\(0) => \genblk1[0].i_int_n_194\,
      \genblk1[0].state_reg[87]_1\(3 downto 0) => \genblk2[0].shift_r[104].storage_reg[104][0]\(4 downto 1),
      \genblk1[0].state_reg[91]_0\(3) => \genblk1[0].i_int_n_195\,
      \genblk1[0].state_reg[91]_0\(2) => \genblk1[0].i_int_n_196\,
      \genblk1[0].state_reg[91]_0\(1) => \genblk1[0].i_int_n_197\,
      \genblk1[0].state_reg[91]_0\(0) => \genblk1[0].i_int_n_198\,
      \genblk1[0].state_reg[95]_0\(3) => \genblk1[0].i_int_n_199\,
      \genblk1[0].state_reg[95]_0\(2) => \genblk1[0].i_int_n_200\,
      \genblk1[0].state_reg[95]_0\(1) => \genblk1[0].i_int_n_201\,
      \genblk1[0].state_reg[95]_0\(0) => \genblk1[0].i_int_n_202\,
      \genblk1[0].state_reg[99]_0\(3) => \genblk1[0].i_int_n_203\,
      \genblk1[0].state_reg[99]_0\(2) => \genblk1[0].i_int_n_204\,
      \genblk1[0].state_reg[99]_0\(1) => \genblk1[0].i_int_n_205\,
      \genblk1[0].state_reg[99]_0\(0) => \genblk1[0].i_int_n_206\,
      \genblk1[1].state_reg[66]_0\(0) => \genblk1[5].i_int_n_1\,
      \genblk1[1].state_reg[67]_0\(3) => \genblk1[0].i_int_n_171\,
      \genblk1[1].state_reg[67]_0\(2) => \genblk1[0].i_int_n_172\,
      \genblk1[1].state_reg[67]_0\(1) => \genblk1[0].i_int_n_173\,
      \genblk1[1].state_reg[67]_0\(0) => \genblk1[0].i_int_n_174\,
      \genblk1[1].state_reg[71]_0\(3) => \genblk1[0].i_int_n_175\,
      \genblk1[1].state_reg[71]_0\(2) => \genblk1[0].i_int_n_176\,
      \genblk1[1].state_reg[71]_0\(1) => \genblk1[0].i_int_n_177\,
      \genblk1[1].state_reg[71]_0\(0) => \genblk1[0].i_int_n_178\,
      \genblk1[1].state_reg[75]_0\(3) => \genblk1[0].i_int_n_179\,
      \genblk1[1].state_reg[75]_0\(2) => \genblk1[0].i_int_n_180\,
      \genblk1[1].state_reg[75]_0\(1) => \genblk1[0].i_int_n_181\,
      \genblk1[1].state_reg[75]_0\(0) => \genblk1[0].i_int_n_182\,
      \genblk1[1].state_reg[79]_0\(3) => \genblk1[0].i_int_n_183\,
      \genblk1[1].state_reg[79]_0\(2) => \genblk1[0].i_int_n_184\,
      \genblk1[1].state_reg[79]_0\(1) => \genblk1[0].i_int_n_185\,
      \genblk1[1].state_reg[79]_0\(0) => \genblk1[0].i_int_n_186\,
      \genblk1[1].state_reg[83]_0\(3) => \genblk1[0].i_int_n_187\,
      \genblk1[1].state_reg[83]_0\(2) => \genblk1[0].i_int_n_188\,
      \genblk1[1].state_reg[83]_0\(1) => \genblk1[0].i_int_n_189\,
      \genblk1[1].state_reg[83]_0\(0) => \genblk1[0].i_int_n_190\,
      \genblk1[2].state_reg[46]_0\(0) => \genblk1[5].i_int_n_2\,
      \genblk1[2].state_reg[47]_0\(3) => \genblk1[0].i_int_n_151\,
      \genblk1[2].state_reg[47]_0\(2) => \genblk1[0].i_int_n_152\,
      \genblk1[2].state_reg[47]_0\(1) => \genblk1[0].i_int_n_153\,
      \genblk1[2].state_reg[47]_0\(0) => \genblk1[0].i_int_n_154\,
      \genblk1[2].state_reg[51]_0\(3) => \genblk1[0].i_int_n_155\,
      \genblk1[2].state_reg[51]_0\(2) => \genblk1[0].i_int_n_156\,
      \genblk1[2].state_reg[51]_0\(1) => \genblk1[0].i_int_n_157\,
      \genblk1[2].state_reg[51]_0\(0) => \genblk1[0].i_int_n_158\,
      \genblk1[2].state_reg[55]_0\(3) => \genblk1[0].i_int_n_159\,
      \genblk1[2].state_reg[55]_0\(2) => \genblk1[0].i_int_n_160\,
      \genblk1[2].state_reg[55]_0\(1) => \genblk1[0].i_int_n_161\,
      \genblk1[2].state_reg[55]_0\(0) => \genblk1[0].i_int_n_162\,
      \genblk1[2].state_reg[59]_0\(3) => \genblk1[0].i_int_n_163\,
      \genblk1[2].state_reg[59]_0\(2) => \genblk1[0].i_int_n_164\,
      \genblk1[2].state_reg[59]_0\(1) => \genblk1[0].i_int_n_165\,
      \genblk1[2].state_reg[59]_0\(0) => \genblk1[0].i_int_n_166\,
      \genblk1[2].state_reg[63]_0\(3) => \genblk1[0].i_int_n_167\,
      \genblk1[2].state_reg[63]_0\(2) => \genblk1[0].i_int_n_168\,
      \genblk1[2].state_reg[63]_0\(1) => \genblk1[0].i_int_n_169\,
      \genblk1[2].state_reg[63]_0\(0) => \genblk1[0].i_int_n_170\,
      \genblk1[3].state_reg[26]_0\(0) => \genblk1[5].i_int_n_3\,
      \genblk1[3].state_reg[27]_0\(3) => \genblk1[0].i_int_n_131\,
      \genblk1[3].state_reg[27]_0\(2) => \genblk1[0].i_int_n_132\,
      \genblk1[3].state_reg[27]_0\(1) => \genblk1[0].i_int_n_133\,
      \genblk1[3].state_reg[27]_0\(0) => \genblk1[0].i_int_n_134\,
      \genblk1[3].state_reg[31]_0\(3) => \genblk1[0].i_int_n_135\,
      \genblk1[3].state_reg[31]_0\(2) => \genblk1[0].i_int_n_136\,
      \genblk1[3].state_reg[31]_0\(1) => \genblk1[0].i_int_n_137\,
      \genblk1[3].state_reg[31]_0\(0) => \genblk1[0].i_int_n_138\,
      \genblk1[3].state_reg[35]_0\(3) => \genblk1[0].i_int_n_139\,
      \genblk1[3].state_reg[35]_0\(2) => \genblk1[0].i_int_n_140\,
      \genblk1[3].state_reg[35]_0\(1) => \genblk1[0].i_int_n_141\,
      \genblk1[3].state_reg[35]_0\(0) => \genblk1[0].i_int_n_142\,
      \genblk1[3].state_reg[39]_0\(3) => \genblk1[0].i_int_n_143\,
      \genblk1[3].state_reg[39]_0\(2) => \genblk1[0].i_int_n_144\,
      \genblk1[3].state_reg[39]_0\(1) => \genblk1[0].i_int_n_145\,
      \genblk1[3].state_reg[39]_0\(0) => \genblk1[0].i_int_n_146\,
      \genblk1[3].state_reg[43]_0\(3) => \genblk1[0].i_int_n_147\,
      \genblk1[3].state_reg[43]_0\(2) => \genblk1[0].i_int_n_148\,
      \genblk1[3].state_reg[43]_0\(1) => \genblk1[0].i_int_n_149\,
      \genblk1[3].state_reg[43]_0\(0) => \genblk1[0].i_int_n_150\,
      \genblk1[4].state_reg[11]_0\(3) => \genblk1[0].i_int_n_115\,
      \genblk1[4].state_reg[11]_0\(2) => \genblk1[0].i_int_n_116\,
      \genblk1[4].state_reg[11]_0\(1) => \genblk1[0].i_int_n_117\,
      \genblk1[4].state_reg[11]_0\(0) => \genblk1[0].i_int_n_118\,
      \genblk1[4].state_reg[15]_0\(3) => \genblk1[0].i_int_n_119\,
      \genblk1[4].state_reg[15]_0\(2) => \genblk1[0].i_int_n_120\,
      \genblk1[4].state_reg[15]_0\(1) => \genblk1[0].i_int_n_121\,
      \genblk1[4].state_reg[15]_0\(0) => \genblk1[0].i_int_n_122\,
      \genblk1[4].state_reg[19]_0\(3) => \genblk1[0].i_int_n_123\,
      \genblk1[4].state_reg[19]_0\(2) => \genblk1[0].i_int_n_124\,
      \genblk1[4].state_reg[19]_0\(1) => \genblk1[0].i_int_n_125\,
      \genblk1[4].state_reg[19]_0\(0) => \genblk1[0].i_int_n_126\,
      \genblk1[4].state_reg[23]_0\(3) => \genblk1[0].i_int_n_127\,
      \genblk1[4].state_reg[23]_0\(2) => \genblk1[0].i_int_n_128\,
      \genblk1[4].state_reg[23]_0\(1) => \genblk1[0].i_int_n_129\,
      \genblk1[4].state_reg[23]_0\(0) => \genblk1[0].i_int_n_130\,
      \genblk1[4].state_reg[3]_0\(3) => \genblk1[0].i_int_n_107\,
      \genblk1[4].state_reg[3]_0\(2) => \genblk1[0].i_int_n_108\,
      \genblk1[4].state_reg[3]_0\(1) => \genblk1[0].i_int_n_109\,
      \genblk1[4].state_reg[3]_0\(0) => \genblk1[0].i_int_n_110\,
      \genblk1[4].state_reg[7]_0\(3) => \genblk1[0].i_int_n_111\,
      \genblk1[4].state_reg[7]_0\(2) => \genblk1[0].i_int_n_112\,
      \genblk1[4].state_reg[7]_0\(1) => \genblk1[0].i_int_n_113\,
      \genblk1[4].state_reg[7]_0\(0) => \genblk1[0].i_int_n_114\,
      sum00_out(2) => sum00_out(66),
      sum00_out(1) => sum00_out(46),
      sum00_out(0) => sum00_out(26)
    );
\genblk1[0].storage0_reg[0][0]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^adc_cic_valid_b\,
      I1 => phase,
      O => storage0
    );
\genblk1[0].storage1_reg[0][0]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^adc_cic_valid_b\,
      I1 => phase,
      O => storage1
    );
\genblk1[1].i_int\: entity work.system_axi_adc_decimate_0_cic_int_5
     port map (
      DI(3) => \data_stage[2]_8\(87),
      DI(2) => sum00_out_0(86),
      DI(1 downto 0) => \data_stage[2]_8\(85 downto 84),
      E(0) => p_1_in,
      S(1) => \genblk1[0].i_int_n_105\,
      S(0) => \genblk1[0].i_int_n_106\,
      adc_clk => adc_clk,
      adc_valid_b => adc_valid_b,
      \data_stage[1]_7\(100 downto 83) => \data_stage[1]_7\(104 downto 87),
      \data_stage[1]_7\(82 downto 64) => \data_stage[1]_7\(85 downto 67),
      \data_stage[1]_7\(63 downto 45) => \data_stage[1]_7\(65 downto 47),
      \data_stage[1]_7\(44 downto 26) => \data_stage[1]_7\(45 downto 27),
      \data_stage[1]_7\(25 downto 0) => \data_stage[1]_7\(25 downto 0),
      \data_stage[2]_8\(102 downto 85) => \data_stage[2]_8\(105 downto 88),
      \data_stage[2]_8\(84) => \data_stage[2]_8\(86),
      \data_stage[2]_8\(83 downto 0) => \data_stage[2]_8\(83 downto 0),
      \data_stage[3]_9\(105 downto 0) => \data_stage[3]_9\(105 downto 0),
      \genblk1[0].state_reg[103]_0\(3) => \genblk1[1].i_int_n_212\,
      \genblk1[0].state_reg[103]_0\(2) => \genblk1[1].i_int_n_213\,
      \genblk1[0].state_reg[103]_0\(1) => \genblk1[1].i_int_n_214\,
      \genblk1[0].state_reg[103]_0\(0) => \genblk1[1].i_int_n_215\,
      \genblk1[0].state_reg[103]_1\(3) => \genblk1[0].i_int_n_207\,
      \genblk1[0].state_reg[103]_1\(2) => \genblk1[0].i_int_n_208\,
      \genblk1[0].state_reg[103]_1\(1) => \genblk1[0].i_int_n_209\,
      \genblk1[0].state_reg[103]_1\(0) => \genblk1[0].i_int_n_210\,
      \genblk1[0].state_reg[105]_0\(1) => \genblk1[1].i_int_n_110\,
      \genblk1[0].state_reg[105]_0\(0) => \genblk1[1].i_int_n_111\,
      \genblk1[0].state_reg[105]_1\(0) => \genblk1[5].i_int_n_0\,
      \genblk1[0].state_reg[87]_0\(3) => \genblk1[1].i_int_n_196\,
      \genblk1[0].state_reg[87]_0\(2) => \genblk1[1].i_int_n_197\,
      \genblk1[0].state_reg[87]_0\(1) => \genblk1[1].i_int_n_198\,
      \genblk1[0].state_reg[87]_0\(0) => \genblk1[1].i_int_n_199\,
      \genblk1[0].state_reg[87]_1\(3) => \genblk1[0].i_int_n_191\,
      \genblk1[0].state_reg[87]_1\(2) => \genblk1[0].i_int_n_192\,
      \genblk1[0].state_reg[87]_1\(1) => \genblk1[0].i_int_n_193\,
      \genblk1[0].state_reg[87]_1\(0) => \genblk1[0].i_int_n_194\,
      \genblk1[0].state_reg[87]_2\(3 downto 0) => \genblk2[0].shift_r[104].storage_reg[104][0]\(4 downto 1),
      \genblk1[0].state_reg[91]_0\(3) => \genblk1[1].i_int_n_200\,
      \genblk1[0].state_reg[91]_0\(2) => \genblk1[1].i_int_n_201\,
      \genblk1[0].state_reg[91]_0\(1) => \genblk1[1].i_int_n_202\,
      \genblk1[0].state_reg[91]_0\(0) => \genblk1[1].i_int_n_203\,
      \genblk1[0].state_reg[91]_1\(3) => \genblk1[0].i_int_n_195\,
      \genblk1[0].state_reg[91]_1\(2) => \genblk1[0].i_int_n_196\,
      \genblk1[0].state_reg[91]_1\(1) => \genblk1[0].i_int_n_197\,
      \genblk1[0].state_reg[91]_1\(0) => \genblk1[0].i_int_n_198\,
      \genblk1[0].state_reg[95]_0\(3) => \genblk1[1].i_int_n_204\,
      \genblk1[0].state_reg[95]_0\(2) => \genblk1[1].i_int_n_205\,
      \genblk1[0].state_reg[95]_0\(1) => \genblk1[1].i_int_n_206\,
      \genblk1[0].state_reg[95]_0\(0) => \genblk1[1].i_int_n_207\,
      \genblk1[0].state_reg[95]_1\(3) => \genblk1[0].i_int_n_199\,
      \genblk1[0].state_reg[95]_1\(2) => \genblk1[0].i_int_n_200\,
      \genblk1[0].state_reg[95]_1\(1) => \genblk1[0].i_int_n_201\,
      \genblk1[0].state_reg[95]_1\(0) => \genblk1[0].i_int_n_202\,
      \genblk1[0].state_reg[99]_0\(3) => \genblk1[1].i_int_n_208\,
      \genblk1[0].state_reg[99]_0\(2) => \genblk1[1].i_int_n_209\,
      \genblk1[0].state_reg[99]_0\(1) => \genblk1[1].i_int_n_210\,
      \genblk1[0].state_reg[99]_0\(0) => \genblk1[1].i_int_n_211\,
      \genblk1[0].state_reg[99]_1\(3) => \genblk1[0].i_int_n_203\,
      \genblk1[0].state_reg[99]_1\(2) => \genblk1[0].i_int_n_204\,
      \genblk1[0].state_reg[99]_1\(1) => \genblk1[0].i_int_n_205\,
      \genblk1[0].state_reg[99]_1\(0) => \genblk1[0].i_int_n_206\,
      \genblk1[1].state_reg[67]_0\(3) => \genblk1[1].i_int_n_176\,
      \genblk1[1].state_reg[67]_0\(2) => \genblk1[1].i_int_n_177\,
      \genblk1[1].state_reg[67]_0\(1) => \genblk1[1].i_int_n_178\,
      \genblk1[1].state_reg[67]_0\(0) => \genblk1[1].i_int_n_179\,
      \genblk1[1].state_reg[67]_1\(3) => \genblk1[0].i_int_n_171\,
      \genblk1[1].state_reg[67]_1\(2) => \genblk1[0].i_int_n_172\,
      \genblk1[1].state_reg[67]_1\(1) => \genblk1[0].i_int_n_173\,
      \genblk1[1].state_reg[67]_1\(0) => \genblk1[0].i_int_n_174\,
      \genblk1[1].state_reg[71]_0\(3) => \genblk1[1].i_int_n_180\,
      \genblk1[1].state_reg[71]_0\(2) => \genblk1[1].i_int_n_181\,
      \genblk1[1].state_reg[71]_0\(1) => \genblk1[1].i_int_n_182\,
      \genblk1[1].state_reg[71]_0\(0) => \genblk1[1].i_int_n_183\,
      \genblk1[1].state_reg[71]_1\(3) => \genblk1[0].i_int_n_175\,
      \genblk1[1].state_reg[71]_1\(2) => \genblk1[0].i_int_n_176\,
      \genblk1[1].state_reg[71]_1\(1) => \genblk1[0].i_int_n_177\,
      \genblk1[1].state_reg[71]_1\(0) => \genblk1[0].i_int_n_178\,
      \genblk1[1].state_reg[75]_0\(3) => \genblk1[1].i_int_n_184\,
      \genblk1[1].state_reg[75]_0\(2) => \genblk1[1].i_int_n_185\,
      \genblk1[1].state_reg[75]_0\(1) => \genblk1[1].i_int_n_186\,
      \genblk1[1].state_reg[75]_0\(0) => \genblk1[1].i_int_n_187\,
      \genblk1[1].state_reg[75]_1\(3) => \genblk1[0].i_int_n_179\,
      \genblk1[1].state_reg[75]_1\(2) => \genblk1[0].i_int_n_180\,
      \genblk1[1].state_reg[75]_1\(1) => \genblk1[0].i_int_n_181\,
      \genblk1[1].state_reg[75]_1\(0) => \genblk1[0].i_int_n_182\,
      \genblk1[1].state_reg[79]_0\(3) => \genblk1[1].i_int_n_188\,
      \genblk1[1].state_reg[79]_0\(2) => \genblk1[1].i_int_n_189\,
      \genblk1[1].state_reg[79]_0\(1) => \genblk1[1].i_int_n_190\,
      \genblk1[1].state_reg[79]_0\(0) => \genblk1[1].i_int_n_191\,
      \genblk1[1].state_reg[79]_1\(3) => \genblk1[0].i_int_n_183\,
      \genblk1[1].state_reg[79]_1\(2) => \genblk1[0].i_int_n_184\,
      \genblk1[1].state_reg[79]_1\(1) => \genblk1[0].i_int_n_185\,
      \genblk1[1].state_reg[79]_1\(0) => \genblk1[0].i_int_n_186\,
      \genblk1[1].state_reg[83]_0\(3) => \genblk1[1].i_int_n_192\,
      \genblk1[1].state_reg[83]_0\(2) => \genblk1[1].i_int_n_193\,
      \genblk1[1].state_reg[83]_0\(1) => \genblk1[1].i_int_n_194\,
      \genblk1[1].state_reg[83]_0\(0) => \genblk1[1].i_int_n_195\,
      \genblk1[1].state_reg[83]_1\(3) => \genblk1[0].i_int_n_187\,
      \genblk1[1].state_reg[83]_1\(2) => \genblk1[0].i_int_n_188\,
      \genblk1[1].state_reg[83]_1\(1) => \genblk1[0].i_int_n_189\,
      \genblk1[1].state_reg[83]_1\(0) => \genblk1[0].i_int_n_190\,
      \genblk1[1].state_reg[85]_0\(0) => \genblk1[5].i_int_n_1\,
      \genblk1[2].state_reg[47]_0\(3) => \genblk1[1].i_int_n_156\,
      \genblk1[2].state_reg[47]_0\(2) => \genblk1[1].i_int_n_157\,
      \genblk1[2].state_reg[47]_0\(1) => \genblk1[1].i_int_n_158\,
      \genblk1[2].state_reg[47]_0\(0) => \genblk1[1].i_int_n_159\,
      \genblk1[2].state_reg[47]_1\(3) => \genblk1[0].i_int_n_151\,
      \genblk1[2].state_reg[47]_1\(2) => \genblk1[0].i_int_n_152\,
      \genblk1[2].state_reg[47]_1\(1) => \genblk1[0].i_int_n_153\,
      \genblk1[2].state_reg[47]_1\(0) => \genblk1[0].i_int_n_154\,
      \genblk1[2].state_reg[51]_0\(3) => \genblk1[1].i_int_n_160\,
      \genblk1[2].state_reg[51]_0\(2) => \genblk1[1].i_int_n_161\,
      \genblk1[2].state_reg[51]_0\(1) => \genblk1[1].i_int_n_162\,
      \genblk1[2].state_reg[51]_0\(0) => \genblk1[1].i_int_n_163\,
      \genblk1[2].state_reg[51]_1\(3) => \genblk1[0].i_int_n_155\,
      \genblk1[2].state_reg[51]_1\(2) => \genblk1[0].i_int_n_156\,
      \genblk1[2].state_reg[51]_1\(1) => \genblk1[0].i_int_n_157\,
      \genblk1[2].state_reg[51]_1\(0) => \genblk1[0].i_int_n_158\,
      \genblk1[2].state_reg[55]_0\(3) => \genblk1[1].i_int_n_164\,
      \genblk1[2].state_reg[55]_0\(2) => \genblk1[1].i_int_n_165\,
      \genblk1[2].state_reg[55]_0\(1) => \genblk1[1].i_int_n_166\,
      \genblk1[2].state_reg[55]_0\(0) => \genblk1[1].i_int_n_167\,
      \genblk1[2].state_reg[55]_1\(3) => \genblk1[0].i_int_n_159\,
      \genblk1[2].state_reg[55]_1\(2) => \genblk1[0].i_int_n_160\,
      \genblk1[2].state_reg[55]_1\(1) => \genblk1[0].i_int_n_161\,
      \genblk1[2].state_reg[55]_1\(0) => \genblk1[0].i_int_n_162\,
      \genblk1[2].state_reg[59]_0\(3) => \genblk1[1].i_int_n_168\,
      \genblk1[2].state_reg[59]_0\(2) => \genblk1[1].i_int_n_169\,
      \genblk1[2].state_reg[59]_0\(1) => \genblk1[1].i_int_n_170\,
      \genblk1[2].state_reg[59]_0\(0) => \genblk1[1].i_int_n_171\,
      \genblk1[2].state_reg[59]_1\(3) => \genblk1[0].i_int_n_163\,
      \genblk1[2].state_reg[59]_1\(2) => \genblk1[0].i_int_n_164\,
      \genblk1[2].state_reg[59]_1\(1) => \genblk1[0].i_int_n_165\,
      \genblk1[2].state_reg[59]_1\(0) => \genblk1[0].i_int_n_166\,
      \genblk1[2].state_reg[63]_0\(3) => \genblk1[1].i_int_n_172\,
      \genblk1[2].state_reg[63]_0\(2) => \genblk1[1].i_int_n_173\,
      \genblk1[2].state_reg[63]_0\(1) => \genblk1[1].i_int_n_174\,
      \genblk1[2].state_reg[63]_0\(0) => \genblk1[1].i_int_n_175\,
      \genblk1[2].state_reg[63]_1\(3) => \genblk1[0].i_int_n_167\,
      \genblk1[2].state_reg[63]_1\(2) => \genblk1[0].i_int_n_168\,
      \genblk1[2].state_reg[63]_1\(1) => \genblk1[0].i_int_n_169\,
      \genblk1[2].state_reg[63]_1\(0) => \genblk1[0].i_int_n_170\,
      \genblk1[2].state_reg[65]_0\(0) => \genblk1[5].i_int_n_2\,
      \genblk1[3].state_reg[27]_0\(3) => \genblk1[1].i_int_n_136\,
      \genblk1[3].state_reg[27]_0\(2) => \genblk1[1].i_int_n_137\,
      \genblk1[3].state_reg[27]_0\(1) => \genblk1[1].i_int_n_138\,
      \genblk1[3].state_reg[27]_0\(0) => \genblk1[1].i_int_n_139\,
      \genblk1[3].state_reg[27]_1\(3) => \genblk1[0].i_int_n_131\,
      \genblk1[3].state_reg[27]_1\(2) => \genblk1[0].i_int_n_132\,
      \genblk1[3].state_reg[27]_1\(1) => \genblk1[0].i_int_n_133\,
      \genblk1[3].state_reg[27]_1\(0) => \genblk1[0].i_int_n_134\,
      \genblk1[3].state_reg[31]_0\(3) => \genblk1[1].i_int_n_140\,
      \genblk1[3].state_reg[31]_0\(2) => \genblk1[1].i_int_n_141\,
      \genblk1[3].state_reg[31]_0\(1) => \genblk1[1].i_int_n_142\,
      \genblk1[3].state_reg[31]_0\(0) => \genblk1[1].i_int_n_143\,
      \genblk1[3].state_reg[31]_1\(3) => \genblk1[0].i_int_n_135\,
      \genblk1[3].state_reg[31]_1\(2) => \genblk1[0].i_int_n_136\,
      \genblk1[3].state_reg[31]_1\(1) => \genblk1[0].i_int_n_137\,
      \genblk1[3].state_reg[31]_1\(0) => \genblk1[0].i_int_n_138\,
      \genblk1[3].state_reg[35]_0\(3) => \genblk1[1].i_int_n_144\,
      \genblk1[3].state_reg[35]_0\(2) => \genblk1[1].i_int_n_145\,
      \genblk1[3].state_reg[35]_0\(1) => \genblk1[1].i_int_n_146\,
      \genblk1[3].state_reg[35]_0\(0) => \genblk1[1].i_int_n_147\,
      \genblk1[3].state_reg[35]_1\(3) => \genblk1[0].i_int_n_139\,
      \genblk1[3].state_reg[35]_1\(2) => \genblk1[0].i_int_n_140\,
      \genblk1[3].state_reg[35]_1\(1) => \genblk1[0].i_int_n_141\,
      \genblk1[3].state_reg[35]_1\(0) => \genblk1[0].i_int_n_142\,
      \genblk1[3].state_reg[39]_0\(3) => \genblk1[1].i_int_n_148\,
      \genblk1[3].state_reg[39]_0\(2) => \genblk1[1].i_int_n_149\,
      \genblk1[3].state_reg[39]_0\(1) => \genblk1[1].i_int_n_150\,
      \genblk1[3].state_reg[39]_0\(0) => \genblk1[1].i_int_n_151\,
      \genblk1[3].state_reg[39]_1\(3) => \genblk1[0].i_int_n_143\,
      \genblk1[3].state_reg[39]_1\(2) => \genblk1[0].i_int_n_144\,
      \genblk1[3].state_reg[39]_1\(1) => \genblk1[0].i_int_n_145\,
      \genblk1[3].state_reg[39]_1\(0) => \genblk1[0].i_int_n_146\,
      \genblk1[3].state_reg[43]_0\(3) => \genblk1[1].i_int_n_152\,
      \genblk1[3].state_reg[43]_0\(2) => \genblk1[1].i_int_n_153\,
      \genblk1[3].state_reg[43]_0\(1) => \genblk1[1].i_int_n_154\,
      \genblk1[3].state_reg[43]_0\(0) => \genblk1[1].i_int_n_155\,
      \genblk1[3].state_reg[43]_1\(3) => \genblk1[0].i_int_n_147\,
      \genblk1[3].state_reg[43]_1\(2) => \genblk1[0].i_int_n_148\,
      \genblk1[3].state_reg[43]_1\(1) => \genblk1[0].i_int_n_149\,
      \genblk1[3].state_reg[43]_1\(0) => \genblk1[0].i_int_n_150\,
      \genblk1[3].state_reg[45]_0\(0) => \genblk1[5].i_int_n_3\,
      \genblk1[4].state_reg[11]_0\(3) => \genblk1[1].i_int_n_120\,
      \genblk1[4].state_reg[11]_0\(2) => \genblk1[1].i_int_n_121\,
      \genblk1[4].state_reg[11]_0\(1) => \genblk1[1].i_int_n_122\,
      \genblk1[4].state_reg[11]_0\(0) => \genblk1[1].i_int_n_123\,
      \genblk1[4].state_reg[11]_1\(3) => \genblk1[0].i_int_n_115\,
      \genblk1[4].state_reg[11]_1\(2) => \genblk1[0].i_int_n_116\,
      \genblk1[4].state_reg[11]_1\(1) => \genblk1[0].i_int_n_117\,
      \genblk1[4].state_reg[11]_1\(0) => \genblk1[0].i_int_n_118\,
      \genblk1[4].state_reg[15]_0\(3) => \genblk1[1].i_int_n_124\,
      \genblk1[4].state_reg[15]_0\(2) => \genblk1[1].i_int_n_125\,
      \genblk1[4].state_reg[15]_0\(1) => \genblk1[1].i_int_n_126\,
      \genblk1[4].state_reg[15]_0\(0) => \genblk1[1].i_int_n_127\,
      \genblk1[4].state_reg[15]_1\(3) => \genblk1[0].i_int_n_119\,
      \genblk1[4].state_reg[15]_1\(2) => \genblk1[0].i_int_n_120\,
      \genblk1[4].state_reg[15]_1\(1) => \genblk1[0].i_int_n_121\,
      \genblk1[4].state_reg[15]_1\(0) => \genblk1[0].i_int_n_122\,
      \genblk1[4].state_reg[19]_0\(3) => \genblk1[1].i_int_n_128\,
      \genblk1[4].state_reg[19]_0\(2) => \genblk1[1].i_int_n_129\,
      \genblk1[4].state_reg[19]_0\(1) => \genblk1[1].i_int_n_130\,
      \genblk1[4].state_reg[19]_0\(0) => \genblk1[1].i_int_n_131\,
      \genblk1[4].state_reg[19]_1\(3) => \genblk1[0].i_int_n_123\,
      \genblk1[4].state_reg[19]_1\(2) => \genblk1[0].i_int_n_124\,
      \genblk1[4].state_reg[19]_1\(1) => \genblk1[0].i_int_n_125\,
      \genblk1[4].state_reg[19]_1\(0) => \genblk1[0].i_int_n_126\,
      \genblk1[4].state_reg[23]_0\(3) => \genblk1[1].i_int_n_132\,
      \genblk1[4].state_reg[23]_0\(2) => \genblk1[1].i_int_n_133\,
      \genblk1[4].state_reg[23]_0\(1) => \genblk1[1].i_int_n_134\,
      \genblk1[4].state_reg[23]_0\(0) => \genblk1[1].i_int_n_135\,
      \genblk1[4].state_reg[23]_1\(3) => \genblk1[0].i_int_n_127\,
      \genblk1[4].state_reg[23]_1\(2) => \genblk1[0].i_int_n_128\,
      \genblk1[4].state_reg[23]_1\(1) => \genblk1[0].i_int_n_129\,
      \genblk1[4].state_reg[23]_1\(0) => \genblk1[0].i_int_n_130\,
      \genblk1[4].state_reg[3]_0\(3) => \genblk1[1].i_int_n_112\,
      \genblk1[4].state_reg[3]_0\(2) => \genblk1[1].i_int_n_113\,
      \genblk1[4].state_reg[3]_0\(1) => \genblk1[1].i_int_n_114\,
      \genblk1[4].state_reg[3]_0\(0) => \genblk1[1].i_int_n_115\,
      \genblk1[4].state_reg[3]_1\(3) => \genblk1[0].i_int_n_107\,
      \genblk1[4].state_reg[3]_1\(2) => \genblk1[0].i_int_n_108\,
      \genblk1[4].state_reg[3]_1\(1) => \genblk1[0].i_int_n_109\,
      \genblk1[4].state_reg[3]_1\(0) => \genblk1[0].i_int_n_110\,
      \genblk1[4].state_reg[7]_0\(3) => \genblk1[1].i_int_n_116\,
      \genblk1[4].state_reg[7]_0\(2) => \genblk1[1].i_int_n_117\,
      \genblk1[4].state_reg[7]_0\(1) => \genblk1[1].i_int_n_118\,
      \genblk1[4].state_reg[7]_0\(0) => \genblk1[1].i_int_n_119\,
      \genblk1[4].state_reg[7]_1\(3) => \genblk1[0].i_int_n_111\,
      \genblk1[4].state_reg[7]_1\(2) => \genblk1[0].i_int_n_112\,
      \genblk1[4].state_reg[7]_1\(1) => \genblk1[0].i_int_n_113\,
      \genblk1[4].state_reg[7]_1\(0) => \genblk1[0].i_int_n_114\,
      sum00_out(2) => sum00_out_0(66),
      sum00_out(1) => sum00_out_0(46),
      sum00_out(0) => sum00_out_0(26),
      sum00_out_0(3) => sum00_out(86),
      sum00_out_0(2) => sum00_out(66),
      sum00_out_0(1) => sum00_out(46),
      sum00_out_0(0) => sum00_out(26)
    );
\genblk1[2].i_int\: entity work.system_axi_adc_decimate_0_cic_int_6
     port map (
      DI(3) => \data_stage[3]_9\(87),
      DI(2) => sum00_out_1(86),
      DI(1 downto 0) => \data_stage[3]_9\(85 downto 84),
      E(0) => p_1_in,
      S(1) => \genblk1[2].i_int_n_110\,
      S(0) => \genblk1[2].i_int_n_111\,
      adc_clk => adc_clk,
      adc_valid_b => adc_valid_b,
      \data_stage[2]_8\(100 downto 83) => \data_stage[2]_8\(104 downto 87),
      \data_stage[2]_8\(82 downto 64) => \data_stage[2]_8\(85 downto 67),
      \data_stage[2]_8\(63 downto 45) => \data_stage[2]_8\(65 downto 47),
      \data_stage[2]_8\(44 downto 26) => \data_stage[2]_8\(45 downto 27),
      \data_stage[2]_8\(25 downto 0) => \data_stage[2]_8\(25 downto 0),
      \data_stage[3]_9\(102 downto 85) => \data_stage[3]_9\(105 downto 88),
      \data_stage[3]_9\(84) => \data_stage[3]_9\(86),
      \data_stage[3]_9\(83 downto 0) => \data_stage[3]_9\(83 downto 0),
      \data_stage[4]_10\(105 downto 0) => \data_stage[4]_10\(105 downto 0),
      \genblk1[0].state_reg[103]_0\(3) => \genblk1[2].i_int_n_212\,
      \genblk1[0].state_reg[103]_0\(2) => \genblk1[2].i_int_n_213\,
      \genblk1[0].state_reg[103]_0\(1) => \genblk1[2].i_int_n_214\,
      \genblk1[0].state_reg[103]_0\(0) => \genblk1[2].i_int_n_215\,
      \genblk1[0].state_reg[103]_1\(3) => \genblk1[1].i_int_n_212\,
      \genblk1[0].state_reg[103]_1\(2) => \genblk1[1].i_int_n_213\,
      \genblk1[0].state_reg[103]_1\(1) => \genblk1[1].i_int_n_214\,
      \genblk1[0].state_reg[103]_1\(0) => \genblk1[1].i_int_n_215\,
      \genblk1[0].state_reg[105]_0\(1) => \genblk1[1].i_int_n_110\,
      \genblk1[0].state_reg[105]_0\(0) => \genblk1[1].i_int_n_111\,
      \genblk1[0].state_reg[86]_0\(0) => \genblk1[5].i_int_n_0\,
      \genblk1[0].state_reg[87]_0\(3) => \genblk1[2].i_int_n_196\,
      \genblk1[0].state_reg[87]_0\(2) => \genblk1[2].i_int_n_197\,
      \genblk1[0].state_reg[87]_0\(1) => \genblk1[2].i_int_n_198\,
      \genblk1[0].state_reg[87]_0\(0) => \genblk1[2].i_int_n_199\,
      \genblk1[0].state_reg[87]_1\(3) => \genblk1[1].i_int_n_196\,
      \genblk1[0].state_reg[87]_1\(2) => \genblk1[1].i_int_n_197\,
      \genblk1[0].state_reg[87]_1\(1) => \genblk1[1].i_int_n_198\,
      \genblk1[0].state_reg[87]_1\(0) => \genblk1[1].i_int_n_199\,
      \genblk1[0].state_reg[87]_2\(3 downto 0) => \genblk2[0].shift_r[104].storage_reg[104][0]\(4 downto 1),
      \genblk1[0].state_reg[91]_0\(3) => \genblk1[2].i_int_n_200\,
      \genblk1[0].state_reg[91]_0\(2) => \genblk1[2].i_int_n_201\,
      \genblk1[0].state_reg[91]_0\(1) => \genblk1[2].i_int_n_202\,
      \genblk1[0].state_reg[91]_0\(0) => \genblk1[2].i_int_n_203\,
      \genblk1[0].state_reg[91]_1\(3) => \genblk1[1].i_int_n_200\,
      \genblk1[0].state_reg[91]_1\(2) => \genblk1[1].i_int_n_201\,
      \genblk1[0].state_reg[91]_1\(1) => \genblk1[1].i_int_n_202\,
      \genblk1[0].state_reg[91]_1\(0) => \genblk1[1].i_int_n_203\,
      \genblk1[0].state_reg[95]_0\(3) => \genblk1[2].i_int_n_204\,
      \genblk1[0].state_reg[95]_0\(2) => \genblk1[2].i_int_n_205\,
      \genblk1[0].state_reg[95]_0\(1) => \genblk1[2].i_int_n_206\,
      \genblk1[0].state_reg[95]_0\(0) => \genblk1[2].i_int_n_207\,
      \genblk1[0].state_reg[95]_1\(3) => \genblk1[1].i_int_n_204\,
      \genblk1[0].state_reg[95]_1\(2) => \genblk1[1].i_int_n_205\,
      \genblk1[0].state_reg[95]_1\(1) => \genblk1[1].i_int_n_206\,
      \genblk1[0].state_reg[95]_1\(0) => \genblk1[1].i_int_n_207\,
      \genblk1[0].state_reg[99]_0\(3) => \genblk1[2].i_int_n_208\,
      \genblk1[0].state_reg[99]_0\(2) => \genblk1[2].i_int_n_209\,
      \genblk1[0].state_reg[99]_0\(1) => \genblk1[2].i_int_n_210\,
      \genblk1[0].state_reg[99]_0\(0) => \genblk1[2].i_int_n_211\,
      \genblk1[0].state_reg[99]_1\(3) => \genblk1[1].i_int_n_208\,
      \genblk1[0].state_reg[99]_1\(2) => \genblk1[1].i_int_n_209\,
      \genblk1[0].state_reg[99]_1\(1) => \genblk1[1].i_int_n_210\,
      \genblk1[0].state_reg[99]_1\(0) => \genblk1[1].i_int_n_211\,
      \genblk1[1].state_reg[66]_0\(0) => \genblk1[5].i_int_n_1\,
      \genblk1[1].state_reg[67]_0\(3) => \genblk1[2].i_int_n_176\,
      \genblk1[1].state_reg[67]_0\(2) => \genblk1[2].i_int_n_177\,
      \genblk1[1].state_reg[67]_0\(1) => \genblk1[2].i_int_n_178\,
      \genblk1[1].state_reg[67]_0\(0) => \genblk1[2].i_int_n_179\,
      \genblk1[1].state_reg[67]_1\(3) => \genblk1[1].i_int_n_176\,
      \genblk1[1].state_reg[67]_1\(2) => \genblk1[1].i_int_n_177\,
      \genblk1[1].state_reg[67]_1\(1) => \genblk1[1].i_int_n_178\,
      \genblk1[1].state_reg[67]_1\(0) => \genblk1[1].i_int_n_179\,
      \genblk1[1].state_reg[71]_0\(3) => \genblk1[2].i_int_n_180\,
      \genblk1[1].state_reg[71]_0\(2) => \genblk1[2].i_int_n_181\,
      \genblk1[1].state_reg[71]_0\(1) => \genblk1[2].i_int_n_182\,
      \genblk1[1].state_reg[71]_0\(0) => \genblk1[2].i_int_n_183\,
      \genblk1[1].state_reg[71]_1\(3) => \genblk1[1].i_int_n_180\,
      \genblk1[1].state_reg[71]_1\(2) => \genblk1[1].i_int_n_181\,
      \genblk1[1].state_reg[71]_1\(1) => \genblk1[1].i_int_n_182\,
      \genblk1[1].state_reg[71]_1\(0) => \genblk1[1].i_int_n_183\,
      \genblk1[1].state_reg[75]_0\(3) => \genblk1[2].i_int_n_184\,
      \genblk1[1].state_reg[75]_0\(2) => \genblk1[2].i_int_n_185\,
      \genblk1[1].state_reg[75]_0\(1) => \genblk1[2].i_int_n_186\,
      \genblk1[1].state_reg[75]_0\(0) => \genblk1[2].i_int_n_187\,
      \genblk1[1].state_reg[75]_1\(3) => \genblk1[1].i_int_n_184\,
      \genblk1[1].state_reg[75]_1\(2) => \genblk1[1].i_int_n_185\,
      \genblk1[1].state_reg[75]_1\(1) => \genblk1[1].i_int_n_186\,
      \genblk1[1].state_reg[75]_1\(0) => \genblk1[1].i_int_n_187\,
      \genblk1[1].state_reg[79]_0\(3) => \genblk1[2].i_int_n_188\,
      \genblk1[1].state_reg[79]_0\(2) => \genblk1[2].i_int_n_189\,
      \genblk1[1].state_reg[79]_0\(1) => \genblk1[2].i_int_n_190\,
      \genblk1[1].state_reg[79]_0\(0) => \genblk1[2].i_int_n_191\,
      \genblk1[1].state_reg[79]_1\(3) => \genblk1[1].i_int_n_188\,
      \genblk1[1].state_reg[79]_1\(2) => \genblk1[1].i_int_n_189\,
      \genblk1[1].state_reg[79]_1\(1) => \genblk1[1].i_int_n_190\,
      \genblk1[1].state_reg[79]_1\(0) => \genblk1[1].i_int_n_191\,
      \genblk1[1].state_reg[83]_0\(3) => \genblk1[2].i_int_n_192\,
      \genblk1[1].state_reg[83]_0\(2) => \genblk1[2].i_int_n_193\,
      \genblk1[1].state_reg[83]_0\(1) => \genblk1[2].i_int_n_194\,
      \genblk1[1].state_reg[83]_0\(0) => \genblk1[2].i_int_n_195\,
      \genblk1[1].state_reg[83]_1\(3) => \genblk1[1].i_int_n_192\,
      \genblk1[1].state_reg[83]_1\(2) => \genblk1[1].i_int_n_193\,
      \genblk1[1].state_reg[83]_1\(1) => \genblk1[1].i_int_n_194\,
      \genblk1[1].state_reg[83]_1\(0) => \genblk1[1].i_int_n_195\,
      \genblk1[2].state_reg[46]_0\(0) => \genblk1[5].i_int_n_2\,
      \genblk1[2].state_reg[47]_0\(3) => \genblk1[2].i_int_n_156\,
      \genblk1[2].state_reg[47]_0\(2) => \genblk1[2].i_int_n_157\,
      \genblk1[2].state_reg[47]_0\(1) => \genblk1[2].i_int_n_158\,
      \genblk1[2].state_reg[47]_0\(0) => \genblk1[2].i_int_n_159\,
      \genblk1[2].state_reg[47]_1\(3) => \genblk1[1].i_int_n_156\,
      \genblk1[2].state_reg[47]_1\(2) => \genblk1[1].i_int_n_157\,
      \genblk1[2].state_reg[47]_1\(1) => \genblk1[1].i_int_n_158\,
      \genblk1[2].state_reg[47]_1\(0) => \genblk1[1].i_int_n_159\,
      \genblk1[2].state_reg[51]_0\(3) => \genblk1[2].i_int_n_160\,
      \genblk1[2].state_reg[51]_0\(2) => \genblk1[2].i_int_n_161\,
      \genblk1[2].state_reg[51]_0\(1) => \genblk1[2].i_int_n_162\,
      \genblk1[2].state_reg[51]_0\(0) => \genblk1[2].i_int_n_163\,
      \genblk1[2].state_reg[51]_1\(3) => \genblk1[1].i_int_n_160\,
      \genblk1[2].state_reg[51]_1\(2) => \genblk1[1].i_int_n_161\,
      \genblk1[2].state_reg[51]_1\(1) => \genblk1[1].i_int_n_162\,
      \genblk1[2].state_reg[51]_1\(0) => \genblk1[1].i_int_n_163\,
      \genblk1[2].state_reg[55]_0\(3) => \genblk1[2].i_int_n_164\,
      \genblk1[2].state_reg[55]_0\(2) => \genblk1[2].i_int_n_165\,
      \genblk1[2].state_reg[55]_0\(1) => \genblk1[2].i_int_n_166\,
      \genblk1[2].state_reg[55]_0\(0) => \genblk1[2].i_int_n_167\,
      \genblk1[2].state_reg[55]_1\(3) => \genblk1[1].i_int_n_164\,
      \genblk1[2].state_reg[55]_1\(2) => \genblk1[1].i_int_n_165\,
      \genblk1[2].state_reg[55]_1\(1) => \genblk1[1].i_int_n_166\,
      \genblk1[2].state_reg[55]_1\(0) => \genblk1[1].i_int_n_167\,
      \genblk1[2].state_reg[59]_0\(3) => \genblk1[2].i_int_n_168\,
      \genblk1[2].state_reg[59]_0\(2) => \genblk1[2].i_int_n_169\,
      \genblk1[2].state_reg[59]_0\(1) => \genblk1[2].i_int_n_170\,
      \genblk1[2].state_reg[59]_0\(0) => \genblk1[2].i_int_n_171\,
      \genblk1[2].state_reg[59]_1\(3) => \genblk1[1].i_int_n_168\,
      \genblk1[2].state_reg[59]_1\(2) => \genblk1[1].i_int_n_169\,
      \genblk1[2].state_reg[59]_1\(1) => \genblk1[1].i_int_n_170\,
      \genblk1[2].state_reg[59]_1\(0) => \genblk1[1].i_int_n_171\,
      \genblk1[2].state_reg[63]_0\(3) => \genblk1[2].i_int_n_172\,
      \genblk1[2].state_reg[63]_0\(2) => \genblk1[2].i_int_n_173\,
      \genblk1[2].state_reg[63]_0\(1) => \genblk1[2].i_int_n_174\,
      \genblk1[2].state_reg[63]_0\(0) => \genblk1[2].i_int_n_175\,
      \genblk1[2].state_reg[63]_1\(3) => \genblk1[1].i_int_n_172\,
      \genblk1[2].state_reg[63]_1\(2) => \genblk1[1].i_int_n_173\,
      \genblk1[2].state_reg[63]_1\(1) => \genblk1[1].i_int_n_174\,
      \genblk1[2].state_reg[63]_1\(0) => \genblk1[1].i_int_n_175\,
      \genblk1[3].state_reg[26]_0\(0) => \genblk1[5].i_int_n_3\,
      \genblk1[3].state_reg[27]_0\(3) => \genblk1[2].i_int_n_136\,
      \genblk1[3].state_reg[27]_0\(2) => \genblk1[2].i_int_n_137\,
      \genblk1[3].state_reg[27]_0\(1) => \genblk1[2].i_int_n_138\,
      \genblk1[3].state_reg[27]_0\(0) => \genblk1[2].i_int_n_139\,
      \genblk1[3].state_reg[27]_1\(3) => \genblk1[1].i_int_n_136\,
      \genblk1[3].state_reg[27]_1\(2) => \genblk1[1].i_int_n_137\,
      \genblk1[3].state_reg[27]_1\(1) => \genblk1[1].i_int_n_138\,
      \genblk1[3].state_reg[27]_1\(0) => \genblk1[1].i_int_n_139\,
      \genblk1[3].state_reg[31]_0\(3) => \genblk1[2].i_int_n_140\,
      \genblk1[3].state_reg[31]_0\(2) => \genblk1[2].i_int_n_141\,
      \genblk1[3].state_reg[31]_0\(1) => \genblk1[2].i_int_n_142\,
      \genblk1[3].state_reg[31]_0\(0) => \genblk1[2].i_int_n_143\,
      \genblk1[3].state_reg[31]_1\(3) => \genblk1[1].i_int_n_140\,
      \genblk1[3].state_reg[31]_1\(2) => \genblk1[1].i_int_n_141\,
      \genblk1[3].state_reg[31]_1\(1) => \genblk1[1].i_int_n_142\,
      \genblk1[3].state_reg[31]_1\(0) => \genblk1[1].i_int_n_143\,
      \genblk1[3].state_reg[35]_0\(3) => \genblk1[2].i_int_n_144\,
      \genblk1[3].state_reg[35]_0\(2) => \genblk1[2].i_int_n_145\,
      \genblk1[3].state_reg[35]_0\(1) => \genblk1[2].i_int_n_146\,
      \genblk1[3].state_reg[35]_0\(0) => \genblk1[2].i_int_n_147\,
      \genblk1[3].state_reg[35]_1\(3) => \genblk1[1].i_int_n_144\,
      \genblk1[3].state_reg[35]_1\(2) => \genblk1[1].i_int_n_145\,
      \genblk1[3].state_reg[35]_1\(1) => \genblk1[1].i_int_n_146\,
      \genblk1[3].state_reg[35]_1\(0) => \genblk1[1].i_int_n_147\,
      \genblk1[3].state_reg[39]_0\(3) => \genblk1[2].i_int_n_148\,
      \genblk1[3].state_reg[39]_0\(2) => \genblk1[2].i_int_n_149\,
      \genblk1[3].state_reg[39]_0\(1) => \genblk1[2].i_int_n_150\,
      \genblk1[3].state_reg[39]_0\(0) => \genblk1[2].i_int_n_151\,
      \genblk1[3].state_reg[39]_1\(3) => \genblk1[1].i_int_n_148\,
      \genblk1[3].state_reg[39]_1\(2) => \genblk1[1].i_int_n_149\,
      \genblk1[3].state_reg[39]_1\(1) => \genblk1[1].i_int_n_150\,
      \genblk1[3].state_reg[39]_1\(0) => \genblk1[1].i_int_n_151\,
      \genblk1[3].state_reg[43]_0\(3) => \genblk1[2].i_int_n_152\,
      \genblk1[3].state_reg[43]_0\(2) => \genblk1[2].i_int_n_153\,
      \genblk1[3].state_reg[43]_0\(1) => \genblk1[2].i_int_n_154\,
      \genblk1[3].state_reg[43]_0\(0) => \genblk1[2].i_int_n_155\,
      \genblk1[3].state_reg[43]_1\(3) => \genblk1[1].i_int_n_152\,
      \genblk1[3].state_reg[43]_1\(2) => \genblk1[1].i_int_n_153\,
      \genblk1[3].state_reg[43]_1\(1) => \genblk1[1].i_int_n_154\,
      \genblk1[3].state_reg[43]_1\(0) => \genblk1[1].i_int_n_155\,
      \genblk1[4].state_reg[11]_0\(3) => \genblk1[2].i_int_n_120\,
      \genblk1[4].state_reg[11]_0\(2) => \genblk1[2].i_int_n_121\,
      \genblk1[4].state_reg[11]_0\(1) => \genblk1[2].i_int_n_122\,
      \genblk1[4].state_reg[11]_0\(0) => \genblk1[2].i_int_n_123\,
      \genblk1[4].state_reg[11]_1\(3) => \genblk1[1].i_int_n_120\,
      \genblk1[4].state_reg[11]_1\(2) => \genblk1[1].i_int_n_121\,
      \genblk1[4].state_reg[11]_1\(1) => \genblk1[1].i_int_n_122\,
      \genblk1[4].state_reg[11]_1\(0) => \genblk1[1].i_int_n_123\,
      \genblk1[4].state_reg[15]_0\(3) => \genblk1[2].i_int_n_124\,
      \genblk1[4].state_reg[15]_0\(2) => \genblk1[2].i_int_n_125\,
      \genblk1[4].state_reg[15]_0\(1) => \genblk1[2].i_int_n_126\,
      \genblk1[4].state_reg[15]_0\(0) => \genblk1[2].i_int_n_127\,
      \genblk1[4].state_reg[15]_1\(3) => \genblk1[1].i_int_n_124\,
      \genblk1[4].state_reg[15]_1\(2) => \genblk1[1].i_int_n_125\,
      \genblk1[4].state_reg[15]_1\(1) => \genblk1[1].i_int_n_126\,
      \genblk1[4].state_reg[15]_1\(0) => \genblk1[1].i_int_n_127\,
      \genblk1[4].state_reg[19]_0\(3) => \genblk1[2].i_int_n_128\,
      \genblk1[4].state_reg[19]_0\(2) => \genblk1[2].i_int_n_129\,
      \genblk1[4].state_reg[19]_0\(1) => \genblk1[2].i_int_n_130\,
      \genblk1[4].state_reg[19]_0\(0) => \genblk1[2].i_int_n_131\,
      \genblk1[4].state_reg[19]_1\(3) => \genblk1[1].i_int_n_128\,
      \genblk1[4].state_reg[19]_1\(2) => \genblk1[1].i_int_n_129\,
      \genblk1[4].state_reg[19]_1\(1) => \genblk1[1].i_int_n_130\,
      \genblk1[4].state_reg[19]_1\(0) => \genblk1[1].i_int_n_131\,
      \genblk1[4].state_reg[23]_0\(3) => \genblk1[2].i_int_n_132\,
      \genblk1[4].state_reg[23]_0\(2) => \genblk1[2].i_int_n_133\,
      \genblk1[4].state_reg[23]_0\(1) => \genblk1[2].i_int_n_134\,
      \genblk1[4].state_reg[23]_0\(0) => \genblk1[2].i_int_n_135\,
      \genblk1[4].state_reg[23]_1\(3) => \genblk1[1].i_int_n_132\,
      \genblk1[4].state_reg[23]_1\(2) => \genblk1[1].i_int_n_133\,
      \genblk1[4].state_reg[23]_1\(1) => \genblk1[1].i_int_n_134\,
      \genblk1[4].state_reg[23]_1\(0) => \genblk1[1].i_int_n_135\,
      \genblk1[4].state_reg[3]_0\(3) => \genblk1[2].i_int_n_112\,
      \genblk1[4].state_reg[3]_0\(2) => \genblk1[2].i_int_n_113\,
      \genblk1[4].state_reg[3]_0\(1) => \genblk1[2].i_int_n_114\,
      \genblk1[4].state_reg[3]_0\(0) => \genblk1[2].i_int_n_115\,
      \genblk1[4].state_reg[3]_1\(3) => \genblk1[1].i_int_n_112\,
      \genblk1[4].state_reg[3]_1\(2) => \genblk1[1].i_int_n_113\,
      \genblk1[4].state_reg[3]_1\(1) => \genblk1[1].i_int_n_114\,
      \genblk1[4].state_reg[3]_1\(0) => \genblk1[1].i_int_n_115\,
      \genblk1[4].state_reg[7]_0\(3) => \genblk1[2].i_int_n_116\,
      \genblk1[4].state_reg[7]_0\(2) => \genblk1[2].i_int_n_117\,
      \genblk1[4].state_reg[7]_0\(1) => \genblk1[2].i_int_n_118\,
      \genblk1[4].state_reg[7]_0\(0) => \genblk1[2].i_int_n_119\,
      \genblk1[4].state_reg[7]_1\(3) => \genblk1[1].i_int_n_116\,
      \genblk1[4].state_reg[7]_1\(2) => \genblk1[1].i_int_n_117\,
      \genblk1[4].state_reg[7]_1\(1) => \genblk1[1].i_int_n_118\,
      \genblk1[4].state_reg[7]_1\(0) => \genblk1[1].i_int_n_119\,
      sum00_out(2) => sum00_out_1(66),
      sum00_out(1) => sum00_out_1(46),
      sum00_out(0) => sum00_out_1(26),
      sum00_out_0(3) => sum00_out_0(86),
      sum00_out_0(2) => sum00_out_0(66),
      sum00_out_0(1) => sum00_out_0(46),
      sum00_out_0(0) => sum00_out_0(26)
    );
\genblk1[3].i_int\: entity work.system_axi_adc_decimate_0_cic_int_7
     port map (
      DI(3) => \data_stage[4]_10\(87),
      DI(2) => sum00_out_2(86),
      DI(1 downto 0) => \data_stage[4]_10\(85 downto 84),
      E(0) => p_1_in,
      S(1) => \genblk1[2].i_int_n_110\,
      S(0) => \genblk1[2].i_int_n_111\,
      adc_clk => adc_clk,
      adc_valid_b => adc_valid_b,
      \data_stage[3]_9\(100 downto 83) => \data_stage[3]_9\(104 downto 87),
      \data_stage[3]_9\(82 downto 64) => \data_stage[3]_9\(85 downto 67),
      \data_stage[3]_9\(63 downto 45) => \data_stage[3]_9\(65 downto 47),
      \data_stage[3]_9\(44 downto 26) => \data_stage[3]_9\(45 downto 27),
      \data_stage[3]_9\(25 downto 0) => \data_stage[3]_9\(25 downto 0),
      \data_stage[4]_10\(102 downto 85) => \data_stage[4]_10\(105 downto 88),
      \data_stage[4]_10\(84) => \data_stage[4]_10\(86),
      \data_stage[4]_10\(83 downto 0) => \data_stage[4]_10\(83 downto 0),
      \data_stage[5]_11\(105 downto 0) => \data_stage[5]_11\(105 downto 0),
      \genblk1[0].state_reg[103]_0\(3) => \genblk1[3].i_int_n_212\,
      \genblk1[0].state_reg[103]_0\(2) => \genblk1[3].i_int_n_213\,
      \genblk1[0].state_reg[103]_0\(1) => \genblk1[3].i_int_n_214\,
      \genblk1[0].state_reg[103]_0\(0) => \genblk1[3].i_int_n_215\,
      \genblk1[0].state_reg[103]_1\(3) => \genblk1[2].i_int_n_212\,
      \genblk1[0].state_reg[103]_1\(2) => \genblk1[2].i_int_n_213\,
      \genblk1[0].state_reg[103]_1\(1) => \genblk1[2].i_int_n_214\,
      \genblk1[0].state_reg[103]_1\(0) => \genblk1[2].i_int_n_215\,
      \genblk1[0].state_reg[105]_0\(1) => \genblk1[3].i_int_n_110\,
      \genblk1[0].state_reg[105]_0\(0) => \genblk1[3].i_int_n_111\,
      \genblk1[0].state_reg[105]_1\(0) => \genblk1[5].i_int_n_0\,
      \genblk1[0].state_reg[87]_0\(3) => \genblk1[3].i_int_n_196\,
      \genblk1[0].state_reg[87]_0\(2) => \genblk1[3].i_int_n_197\,
      \genblk1[0].state_reg[87]_0\(1) => \genblk1[3].i_int_n_198\,
      \genblk1[0].state_reg[87]_0\(0) => \genblk1[3].i_int_n_199\,
      \genblk1[0].state_reg[87]_1\(3) => \genblk1[2].i_int_n_196\,
      \genblk1[0].state_reg[87]_1\(2) => \genblk1[2].i_int_n_197\,
      \genblk1[0].state_reg[87]_1\(1) => \genblk1[2].i_int_n_198\,
      \genblk1[0].state_reg[87]_1\(0) => \genblk1[2].i_int_n_199\,
      \genblk1[0].state_reg[87]_2\(3 downto 0) => \genblk2[0].shift_r[104].storage_reg[104][0]\(4 downto 1),
      \genblk1[0].state_reg[91]_0\(3) => \genblk1[3].i_int_n_200\,
      \genblk1[0].state_reg[91]_0\(2) => \genblk1[3].i_int_n_201\,
      \genblk1[0].state_reg[91]_0\(1) => \genblk1[3].i_int_n_202\,
      \genblk1[0].state_reg[91]_0\(0) => \genblk1[3].i_int_n_203\,
      \genblk1[0].state_reg[91]_1\(3) => \genblk1[2].i_int_n_200\,
      \genblk1[0].state_reg[91]_1\(2) => \genblk1[2].i_int_n_201\,
      \genblk1[0].state_reg[91]_1\(1) => \genblk1[2].i_int_n_202\,
      \genblk1[0].state_reg[91]_1\(0) => \genblk1[2].i_int_n_203\,
      \genblk1[0].state_reg[95]_0\(3) => \genblk1[3].i_int_n_204\,
      \genblk1[0].state_reg[95]_0\(2) => \genblk1[3].i_int_n_205\,
      \genblk1[0].state_reg[95]_0\(1) => \genblk1[3].i_int_n_206\,
      \genblk1[0].state_reg[95]_0\(0) => \genblk1[3].i_int_n_207\,
      \genblk1[0].state_reg[95]_1\(3) => \genblk1[2].i_int_n_204\,
      \genblk1[0].state_reg[95]_1\(2) => \genblk1[2].i_int_n_205\,
      \genblk1[0].state_reg[95]_1\(1) => \genblk1[2].i_int_n_206\,
      \genblk1[0].state_reg[95]_1\(0) => \genblk1[2].i_int_n_207\,
      \genblk1[0].state_reg[99]_0\(3) => \genblk1[3].i_int_n_208\,
      \genblk1[0].state_reg[99]_0\(2) => \genblk1[3].i_int_n_209\,
      \genblk1[0].state_reg[99]_0\(1) => \genblk1[3].i_int_n_210\,
      \genblk1[0].state_reg[99]_0\(0) => \genblk1[3].i_int_n_211\,
      \genblk1[0].state_reg[99]_1\(3) => \genblk1[2].i_int_n_208\,
      \genblk1[0].state_reg[99]_1\(2) => \genblk1[2].i_int_n_209\,
      \genblk1[0].state_reg[99]_1\(1) => \genblk1[2].i_int_n_210\,
      \genblk1[0].state_reg[99]_1\(0) => \genblk1[2].i_int_n_211\,
      \genblk1[1].state_reg[67]_0\(3) => \genblk1[3].i_int_n_176\,
      \genblk1[1].state_reg[67]_0\(2) => \genblk1[3].i_int_n_177\,
      \genblk1[1].state_reg[67]_0\(1) => \genblk1[3].i_int_n_178\,
      \genblk1[1].state_reg[67]_0\(0) => \genblk1[3].i_int_n_179\,
      \genblk1[1].state_reg[67]_1\(3) => \genblk1[2].i_int_n_176\,
      \genblk1[1].state_reg[67]_1\(2) => \genblk1[2].i_int_n_177\,
      \genblk1[1].state_reg[67]_1\(1) => \genblk1[2].i_int_n_178\,
      \genblk1[1].state_reg[67]_1\(0) => \genblk1[2].i_int_n_179\,
      \genblk1[1].state_reg[71]_0\(3) => \genblk1[3].i_int_n_180\,
      \genblk1[1].state_reg[71]_0\(2) => \genblk1[3].i_int_n_181\,
      \genblk1[1].state_reg[71]_0\(1) => \genblk1[3].i_int_n_182\,
      \genblk1[1].state_reg[71]_0\(0) => \genblk1[3].i_int_n_183\,
      \genblk1[1].state_reg[71]_1\(3) => \genblk1[2].i_int_n_180\,
      \genblk1[1].state_reg[71]_1\(2) => \genblk1[2].i_int_n_181\,
      \genblk1[1].state_reg[71]_1\(1) => \genblk1[2].i_int_n_182\,
      \genblk1[1].state_reg[71]_1\(0) => \genblk1[2].i_int_n_183\,
      \genblk1[1].state_reg[75]_0\(3) => \genblk1[3].i_int_n_184\,
      \genblk1[1].state_reg[75]_0\(2) => \genblk1[3].i_int_n_185\,
      \genblk1[1].state_reg[75]_0\(1) => \genblk1[3].i_int_n_186\,
      \genblk1[1].state_reg[75]_0\(0) => \genblk1[3].i_int_n_187\,
      \genblk1[1].state_reg[75]_1\(3) => \genblk1[2].i_int_n_184\,
      \genblk1[1].state_reg[75]_1\(2) => \genblk1[2].i_int_n_185\,
      \genblk1[1].state_reg[75]_1\(1) => \genblk1[2].i_int_n_186\,
      \genblk1[1].state_reg[75]_1\(0) => \genblk1[2].i_int_n_187\,
      \genblk1[1].state_reg[79]_0\(3) => \genblk1[3].i_int_n_188\,
      \genblk1[1].state_reg[79]_0\(2) => \genblk1[3].i_int_n_189\,
      \genblk1[1].state_reg[79]_0\(1) => \genblk1[3].i_int_n_190\,
      \genblk1[1].state_reg[79]_0\(0) => \genblk1[3].i_int_n_191\,
      \genblk1[1].state_reg[79]_1\(3) => \genblk1[2].i_int_n_188\,
      \genblk1[1].state_reg[79]_1\(2) => \genblk1[2].i_int_n_189\,
      \genblk1[1].state_reg[79]_1\(1) => \genblk1[2].i_int_n_190\,
      \genblk1[1].state_reg[79]_1\(0) => \genblk1[2].i_int_n_191\,
      \genblk1[1].state_reg[83]_0\(3) => \genblk1[3].i_int_n_192\,
      \genblk1[1].state_reg[83]_0\(2) => \genblk1[3].i_int_n_193\,
      \genblk1[1].state_reg[83]_0\(1) => \genblk1[3].i_int_n_194\,
      \genblk1[1].state_reg[83]_0\(0) => \genblk1[3].i_int_n_195\,
      \genblk1[1].state_reg[83]_1\(3) => \genblk1[2].i_int_n_192\,
      \genblk1[1].state_reg[83]_1\(2) => \genblk1[2].i_int_n_193\,
      \genblk1[1].state_reg[83]_1\(1) => \genblk1[2].i_int_n_194\,
      \genblk1[1].state_reg[83]_1\(0) => \genblk1[2].i_int_n_195\,
      \genblk1[1].state_reg[85]_0\(0) => \genblk1[5].i_int_n_1\,
      \genblk1[2].state_reg[47]_0\(3) => \genblk1[3].i_int_n_156\,
      \genblk1[2].state_reg[47]_0\(2) => \genblk1[3].i_int_n_157\,
      \genblk1[2].state_reg[47]_0\(1) => \genblk1[3].i_int_n_158\,
      \genblk1[2].state_reg[47]_0\(0) => \genblk1[3].i_int_n_159\,
      \genblk1[2].state_reg[47]_1\(3) => \genblk1[2].i_int_n_156\,
      \genblk1[2].state_reg[47]_1\(2) => \genblk1[2].i_int_n_157\,
      \genblk1[2].state_reg[47]_1\(1) => \genblk1[2].i_int_n_158\,
      \genblk1[2].state_reg[47]_1\(0) => \genblk1[2].i_int_n_159\,
      \genblk1[2].state_reg[51]_0\(3) => \genblk1[3].i_int_n_160\,
      \genblk1[2].state_reg[51]_0\(2) => \genblk1[3].i_int_n_161\,
      \genblk1[2].state_reg[51]_0\(1) => \genblk1[3].i_int_n_162\,
      \genblk1[2].state_reg[51]_0\(0) => \genblk1[3].i_int_n_163\,
      \genblk1[2].state_reg[51]_1\(3) => \genblk1[2].i_int_n_160\,
      \genblk1[2].state_reg[51]_1\(2) => \genblk1[2].i_int_n_161\,
      \genblk1[2].state_reg[51]_1\(1) => \genblk1[2].i_int_n_162\,
      \genblk1[2].state_reg[51]_1\(0) => \genblk1[2].i_int_n_163\,
      \genblk1[2].state_reg[55]_0\(3) => \genblk1[3].i_int_n_164\,
      \genblk1[2].state_reg[55]_0\(2) => \genblk1[3].i_int_n_165\,
      \genblk1[2].state_reg[55]_0\(1) => \genblk1[3].i_int_n_166\,
      \genblk1[2].state_reg[55]_0\(0) => \genblk1[3].i_int_n_167\,
      \genblk1[2].state_reg[55]_1\(3) => \genblk1[2].i_int_n_164\,
      \genblk1[2].state_reg[55]_1\(2) => \genblk1[2].i_int_n_165\,
      \genblk1[2].state_reg[55]_1\(1) => \genblk1[2].i_int_n_166\,
      \genblk1[2].state_reg[55]_1\(0) => \genblk1[2].i_int_n_167\,
      \genblk1[2].state_reg[59]_0\(3) => \genblk1[3].i_int_n_168\,
      \genblk1[2].state_reg[59]_0\(2) => \genblk1[3].i_int_n_169\,
      \genblk1[2].state_reg[59]_0\(1) => \genblk1[3].i_int_n_170\,
      \genblk1[2].state_reg[59]_0\(0) => \genblk1[3].i_int_n_171\,
      \genblk1[2].state_reg[59]_1\(3) => \genblk1[2].i_int_n_168\,
      \genblk1[2].state_reg[59]_1\(2) => \genblk1[2].i_int_n_169\,
      \genblk1[2].state_reg[59]_1\(1) => \genblk1[2].i_int_n_170\,
      \genblk1[2].state_reg[59]_1\(0) => \genblk1[2].i_int_n_171\,
      \genblk1[2].state_reg[63]_0\(3) => \genblk1[3].i_int_n_172\,
      \genblk1[2].state_reg[63]_0\(2) => \genblk1[3].i_int_n_173\,
      \genblk1[2].state_reg[63]_0\(1) => \genblk1[3].i_int_n_174\,
      \genblk1[2].state_reg[63]_0\(0) => \genblk1[3].i_int_n_175\,
      \genblk1[2].state_reg[63]_1\(3) => \genblk1[2].i_int_n_172\,
      \genblk1[2].state_reg[63]_1\(2) => \genblk1[2].i_int_n_173\,
      \genblk1[2].state_reg[63]_1\(1) => \genblk1[2].i_int_n_174\,
      \genblk1[2].state_reg[63]_1\(0) => \genblk1[2].i_int_n_175\,
      \genblk1[2].state_reg[65]_0\(0) => \genblk1[5].i_int_n_2\,
      \genblk1[3].state_reg[27]_0\(3) => \genblk1[3].i_int_n_136\,
      \genblk1[3].state_reg[27]_0\(2) => \genblk1[3].i_int_n_137\,
      \genblk1[3].state_reg[27]_0\(1) => \genblk1[3].i_int_n_138\,
      \genblk1[3].state_reg[27]_0\(0) => \genblk1[3].i_int_n_139\,
      \genblk1[3].state_reg[27]_1\(3) => \genblk1[2].i_int_n_136\,
      \genblk1[3].state_reg[27]_1\(2) => \genblk1[2].i_int_n_137\,
      \genblk1[3].state_reg[27]_1\(1) => \genblk1[2].i_int_n_138\,
      \genblk1[3].state_reg[27]_1\(0) => \genblk1[2].i_int_n_139\,
      \genblk1[3].state_reg[31]_0\(3) => \genblk1[3].i_int_n_140\,
      \genblk1[3].state_reg[31]_0\(2) => \genblk1[3].i_int_n_141\,
      \genblk1[3].state_reg[31]_0\(1) => \genblk1[3].i_int_n_142\,
      \genblk1[3].state_reg[31]_0\(0) => \genblk1[3].i_int_n_143\,
      \genblk1[3].state_reg[31]_1\(3) => \genblk1[2].i_int_n_140\,
      \genblk1[3].state_reg[31]_1\(2) => \genblk1[2].i_int_n_141\,
      \genblk1[3].state_reg[31]_1\(1) => \genblk1[2].i_int_n_142\,
      \genblk1[3].state_reg[31]_1\(0) => \genblk1[2].i_int_n_143\,
      \genblk1[3].state_reg[35]_0\(3) => \genblk1[3].i_int_n_144\,
      \genblk1[3].state_reg[35]_0\(2) => \genblk1[3].i_int_n_145\,
      \genblk1[3].state_reg[35]_0\(1) => \genblk1[3].i_int_n_146\,
      \genblk1[3].state_reg[35]_0\(0) => \genblk1[3].i_int_n_147\,
      \genblk1[3].state_reg[35]_1\(3) => \genblk1[2].i_int_n_144\,
      \genblk1[3].state_reg[35]_1\(2) => \genblk1[2].i_int_n_145\,
      \genblk1[3].state_reg[35]_1\(1) => \genblk1[2].i_int_n_146\,
      \genblk1[3].state_reg[35]_1\(0) => \genblk1[2].i_int_n_147\,
      \genblk1[3].state_reg[39]_0\(3) => \genblk1[3].i_int_n_148\,
      \genblk1[3].state_reg[39]_0\(2) => \genblk1[3].i_int_n_149\,
      \genblk1[3].state_reg[39]_0\(1) => \genblk1[3].i_int_n_150\,
      \genblk1[3].state_reg[39]_0\(0) => \genblk1[3].i_int_n_151\,
      \genblk1[3].state_reg[39]_1\(3) => \genblk1[2].i_int_n_148\,
      \genblk1[3].state_reg[39]_1\(2) => \genblk1[2].i_int_n_149\,
      \genblk1[3].state_reg[39]_1\(1) => \genblk1[2].i_int_n_150\,
      \genblk1[3].state_reg[39]_1\(0) => \genblk1[2].i_int_n_151\,
      \genblk1[3].state_reg[43]_0\(3) => \genblk1[3].i_int_n_152\,
      \genblk1[3].state_reg[43]_0\(2) => \genblk1[3].i_int_n_153\,
      \genblk1[3].state_reg[43]_0\(1) => \genblk1[3].i_int_n_154\,
      \genblk1[3].state_reg[43]_0\(0) => \genblk1[3].i_int_n_155\,
      \genblk1[3].state_reg[43]_1\(3) => \genblk1[2].i_int_n_152\,
      \genblk1[3].state_reg[43]_1\(2) => \genblk1[2].i_int_n_153\,
      \genblk1[3].state_reg[43]_1\(1) => \genblk1[2].i_int_n_154\,
      \genblk1[3].state_reg[43]_1\(0) => \genblk1[2].i_int_n_155\,
      \genblk1[3].state_reg[45]_0\(0) => \genblk1[5].i_int_n_3\,
      \genblk1[4].state_reg[11]_0\(3) => \genblk1[3].i_int_n_120\,
      \genblk1[4].state_reg[11]_0\(2) => \genblk1[3].i_int_n_121\,
      \genblk1[4].state_reg[11]_0\(1) => \genblk1[3].i_int_n_122\,
      \genblk1[4].state_reg[11]_0\(0) => \genblk1[3].i_int_n_123\,
      \genblk1[4].state_reg[11]_1\(3) => \genblk1[2].i_int_n_120\,
      \genblk1[4].state_reg[11]_1\(2) => \genblk1[2].i_int_n_121\,
      \genblk1[4].state_reg[11]_1\(1) => \genblk1[2].i_int_n_122\,
      \genblk1[4].state_reg[11]_1\(0) => \genblk1[2].i_int_n_123\,
      \genblk1[4].state_reg[15]_0\(3) => \genblk1[3].i_int_n_124\,
      \genblk1[4].state_reg[15]_0\(2) => \genblk1[3].i_int_n_125\,
      \genblk1[4].state_reg[15]_0\(1) => \genblk1[3].i_int_n_126\,
      \genblk1[4].state_reg[15]_0\(0) => \genblk1[3].i_int_n_127\,
      \genblk1[4].state_reg[15]_1\(3) => \genblk1[2].i_int_n_124\,
      \genblk1[4].state_reg[15]_1\(2) => \genblk1[2].i_int_n_125\,
      \genblk1[4].state_reg[15]_1\(1) => \genblk1[2].i_int_n_126\,
      \genblk1[4].state_reg[15]_1\(0) => \genblk1[2].i_int_n_127\,
      \genblk1[4].state_reg[19]_0\(3) => \genblk1[3].i_int_n_128\,
      \genblk1[4].state_reg[19]_0\(2) => \genblk1[3].i_int_n_129\,
      \genblk1[4].state_reg[19]_0\(1) => \genblk1[3].i_int_n_130\,
      \genblk1[4].state_reg[19]_0\(0) => \genblk1[3].i_int_n_131\,
      \genblk1[4].state_reg[19]_1\(3) => \genblk1[2].i_int_n_128\,
      \genblk1[4].state_reg[19]_1\(2) => \genblk1[2].i_int_n_129\,
      \genblk1[4].state_reg[19]_1\(1) => \genblk1[2].i_int_n_130\,
      \genblk1[4].state_reg[19]_1\(0) => \genblk1[2].i_int_n_131\,
      \genblk1[4].state_reg[23]_0\(3) => \genblk1[3].i_int_n_132\,
      \genblk1[4].state_reg[23]_0\(2) => \genblk1[3].i_int_n_133\,
      \genblk1[4].state_reg[23]_0\(1) => \genblk1[3].i_int_n_134\,
      \genblk1[4].state_reg[23]_0\(0) => \genblk1[3].i_int_n_135\,
      \genblk1[4].state_reg[23]_1\(3) => \genblk1[2].i_int_n_132\,
      \genblk1[4].state_reg[23]_1\(2) => \genblk1[2].i_int_n_133\,
      \genblk1[4].state_reg[23]_1\(1) => \genblk1[2].i_int_n_134\,
      \genblk1[4].state_reg[23]_1\(0) => \genblk1[2].i_int_n_135\,
      \genblk1[4].state_reg[3]_0\(3) => \genblk1[3].i_int_n_112\,
      \genblk1[4].state_reg[3]_0\(2) => \genblk1[3].i_int_n_113\,
      \genblk1[4].state_reg[3]_0\(1) => \genblk1[3].i_int_n_114\,
      \genblk1[4].state_reg[3]_0\(0) => \genblk1[3].i_int_n_115\,
      \genblk1[4].state_reg[3]_1\(3) => \genblk1[2].i_int_n_112\,
      \genblk1[4].state_reg[3]_1\(2) => \genblk1[2].i_int_n_113\,
      \genblk1[4].state_reg[3]_1\(1) => \genblk1[2].i_int_n_114\,
      \genblk1[4].state_reg[3]_1\(0) => \genblk1[2].i_int_n_115\,
      \genblk1[4].state_reg[7]_0\(3) => \genblk1[3].i_int_n_116\,
      \genblk1[4].state_reg[7]_0\(2) => \genblk1[3].i_int_n_117\,
      \genblk1[4].state_reg[7]_0\(1) => \genblk1[3].i_int_n_118\,
      \genblk1[4].state_reg[7]_0\(0) => \genblk1[3].i_int_n_119\,
      \genblk1[4].state_reg[7]_1\(3) => \genblk1[2].i_int_n_116\,
      \genblk1[4].state_reg[7]_1\(2) => \genblk1[2].i_int_n_117\,
      \genblk1[4].state_reg[7]_1\(1) => \genblk1[2].i_int_n_118\,
      \genblk1[4].state_reg[7]_1\(0) => \genblk1[2].i_int_n_119\,
      sum00_out(2) => sum00_out_2(66),
      sum00_out(1) => sum00_out_2(46),
      sum00_out(0) => sum00_out_2(26),
      sum00_out_0(3) => sum00_out_1(86),
      sum00_out_0(2) => sum00_out_1(66),
      sum00_out_0(1) => sum00_out_1(46),
      sum00_out_0(0) => sum00_out_1(26)
    );
\genblk1[4].i_int\: entity work.system_axi_adc_decimate_0_cic_int_8
     port map (
      DI(3) => \data_stage[5]_11\(87),
      DI(2) => sum00_out_3(86),
      DI(1 downto 0) => \data_stage[5]_11\(85 downto 84),
      E(0) => p_1_in,
      S(1) => \genblk1[4].i_int_n_110\,
      S(0) => \genblk1[4].i_int_n_111\,
      adc_clk => adc_clk,
      adc_valid_b => adc_valid_b,
      \data_stage[4]_10\(100 downto 83) => \data_stage[4]_10\(104 downto 87),
      \data_stage[4]_10\(82 downto 64) => \data_stage[4]_10\(85 downto 67),
      \data_stage[4]_10\(63 downto 45) => \data_stage[4]_10\(65 downto 47),
      \data_stage[4]_10\(44 downto 26) => \data_stage[4]_10\(45 downto 27),
      \data_stage[4]_10\(25 downto 0) => \data_stage[4]_10\(25 downto 0),
      \data_stage[5]_11\(102 downto 85) => \data_stage[5]_11\(105 downto 88),
      \data_stage[5]_11\(84) => \data_stage[5]_11\(86),
      \data_stage[5]_11\(83 downto 0) => \data_stage[5]_11\(83 downto 0),
      \data_stage[6]_12\(105 downto 0) => \data_stage[6]_12\(105 downto 0),
      \genblk1[0].state_reg[103]_0\(3) => \genblk1[4].i_int_n_212\,
      \genblk1[0].state_reg[103]_0\(2) => \genblk1[4].i_int_n_213\,
      \genblk1[0].state_reg[103]_0\(1) => \genblk1[4].i_int_n_214\,
      \genblk1[0].state_reg[103]_0\(0) => \genblk1[4].i_int_n_215\,
      \genblk1[0].state_reg[103]_1\(3) => \genblk1[3].i_int_n_212\,
      \genblk1[0].state_reg[103]_1\(2) => \genblk1[3].i_int_n_213\,
      \genblk1[0].state_reg[103]_1\(1) => \genblk1[3].i_int_n_214\,
      \genblk1[0].state_reg[103]_1\(0) => \genblk1[3].i_int_n_215\,
      \genblk1[0].state_reg[105]_0\(1) => \genblk1[3].i_int_n_110\,
      \genblk1[0].state_reg[105]_0\(0) => \genblk1[3].i_int_n_111\,
      \genblk1[0].state_reg[86]_0\(0) => \genblk1[5].i_int_n_0\,
      \genblk1[0].state_reg[87]_0\(3) => \genblk1[4].i_int_n_196\,
      \genblk1[0].state_reg[87]_0\(2) => \genblk1[4].i_int_n_197\,
      \genblk1[0].state_reg[87]_0\(1) => \genblk1[4].i_int_n_198\,
      \genblk1[0].state_reg[87]_0\(0) => \genblk1[4].i_int_n_199\,
      \genblk1[0].state_reg[87]_1\(3) => \genblk1[3].i_int_n_196\,
      \genblk1[0].state_reg[87]_1\(2) => \genblk1[3].i_int_n_197\,
      \genblk1[0].state_reg[87]_1\(1) => \genblk1[3].i_int_n_198\,
      \genblk1[0].state_reg[87]_1\(0) => \genblk1[3].i_int_n_199\,
      \genblk1[0].state_reg[87]_2\(3 downto 0) => \genblk2[0].shift_r[104].storage_reg[104][0]\(4 downto 1),
      \genblk1[0].state_reg[91]_0\(3) => \genblk1[4].i_int_n_200\,
      \genblk1[0].state_reg[91]_0\(2) => \genblk1[4].i_int_n_201\,
      \genblk1[0].state_reg[91]_0\(1) => \genblk1[4].i_int_n_202\,
      \genblk1[0].state_reg[91]_0\(0) => \genblk1[4].i_int_n_203\,
      \genblk1[0].state_reg[91]_1\(3) => \genblk1[3].i_int_n_200\,
      \genblk1[0].state_reg[91]_1\(2) => \genblk1[3].i_int_n_201\,
      \genblk1[0].state_reg[91]_1\(1) => \genblk1[3].i_int_n_202\,
      \genblk1[0].state_reg[91]_1\(0) => \genblk1[3].i_int_n_203\,
      \genblk1[0].state_reg[95]_0\(3) => \genblk1[4].i_int_n_204\,
      \genblk1[0].state_reg[95]_0\(2) => \genblk1[4].i_int_n_205\,
      \genblk1[0].state_reg[95]_0\(1) => \genblk1[4].i_int_n_206\,
      \genblk1[0].state_reg[95]_0\(0) => \genblk1[4].i_int_n_207\,
      \genblk1[0].state_reg[95]_1\(3) => \genblk1[3].i_int_n_204\,
      \genblk1[0].state_reg[95]_1\(2) => \genblk1[3].i_int_n_205\,
      \genblk1[0].state_reg[95]_1\(1) => \genblk1[3].i_int_n_206\,
      \genblk1[0].state_reg[95]_1\(0) => \genblk1[3].i_int_n_207\,
      \genblk1[0].state_reg[99]_0\(3) => \genblk1[4].i_int_n_208\,
      \genblk1[0].state_reg[99]_0\(2) => \genblk1[4].i_int_n_209\,
      \genblk1[0].state_reg[99]_0\(1) => \genblk1[4].i_int_n_210\,
      \genblk1[0].state_reg[99]_0\(0) => \genblk1[4].i_int_n_211\,
      \genblk1[0].state_reg[99]_1\(3) => \genblk1[3].i_int_n_208\,
      \genblk1[0].state_reg[99]_1\(2) => \genblk1[3].i_int_n_209\,
      \genblk1[0].state_reg[99]_1\(1) => \genblk1[3].i_int_n_210\,
      \genblk1[0].state_reg[99]_1\(0) => \genblk1[3].i_int_n_211\,
      \genblk1[1].state_reg[66]_0\(0) => \genblk1[5].i_int_n_1\,
      \genblk1[1].state_reg[67]_0\(3) => \genblk1[4].i_int_n_176\,
      \genblk1[1].state_reg[67]_0\(2) => \genblk1[4].i_int_n_177\,
      \genblk1[1].state_reg[67]_0\(1) => \genblk1[4].i_int_n_178\,
      \genblk1[1].state_reg[67]_0\(0) => \genblk1[4].i_int_n_179\,
      \genblk1[1].state_reg[67]_1\(3) => \genblk1[3].i_int_n_176\,
      \genblk1[1].state_reg[67]_1\(2) => \genblk1[3].i_int_n_177\,
      \genblk1[1].state_reg[67]_1\(1) => \genblk1[3].i_int_n_178\,
      \genblk1[1].state_reg[67]_1\(0) => \genblk1[3].i_int_n_179\,
      \genblk1[1].state_reg[71]_0\(3) => \genblk1[4].i_int_n_180\,
      \genblk1[1].state_reg[71]_0\(2) => \genblk1[4].i_int_n_181\,
      \genblk1[1].state_reg[71]_0\(1) => \genblk1[4].i_int_n_182\,
      \genblk1[1].state_reg[71]_0\(0) => \genblk1[4].i_int_n_183\,
      \genblk1[1].state_reg[71]_1\(3) => \genblk1[3].i_int_n_180\,
      \genblk1[1].state_reg[71]_1\(2) => \genblk1[3].i_int_n_181\,
      \genblk1[1].state_reg[71]_1\(1) => \genblk1[3].i_int_n_182\,
      \genblk1[1].state_reg[71]_1\(0) => \genblk1[3].i_int_n_183\,
      \genblk1[1].state_reg[75]_0\(3) => \genblk1[4].i_int_n_184\,
      \genblk1[1].state_reg[75]_0\(2) => \genblk1[4].i_int_n_185\,
      \genblk1[1].state_reg[75]_0\(1) => \genblk1[4].i_int_n_186\,
      \genblk1[1].state_reg[75]_0\(0) => \genblk1[4].i_int_n_187\,
      \genblk1[1].state_reg[75]_1\(3) => \genblk1[3].i_int_n_184\,
      \genblk1[1].state_reg[75]_1\(2) => \genblk1[3].i_int_n_185\,
      \genblk1[1].state_reg[75]_1\(1) => \genblk1[3].i_int_n_186\,
      \genblk1[1].state_reg[75]_1\(0) => \genblk1[3].i_int_n_187\,
      \genblk1[1].state_reg[79]_0\(3) => \genblk1[4].i_int_n_188\,
      \genblk1[1].state_reg[79]_0\(2) => \genblk1[4].i_int_n_189\,
      \genblk1[1].state_reg[79]_0\(1) => \genblk1[4].i_int_n_190\,
      \genblk1[1].state_reg[79]_0\(0) => \genblk1[4].i_int_n_191\,
      \genblk1[1].state_reg[79]_1\(3) => \genblk1[3].i_int_n_188\,
      \genblk1[1].state_reg[79]_1\(2) => \genblk1[3].i_int_n_189\,
      \genblk1[1].state_reg[79]_1\(1) => \genblk1[3].i_int_n_190\,
      \genblk1[1].state_reg[79]_1\(0) => \genblk1[3].i_int_n_191\,
      \genblk1[1].state_reg[83]_0\(3) => \genblk1[4].i_int_n_192\,
      \genblk1[1].state_reg[83]_0\(2) => \genblk1[4].i_int_n_193\,
      \genblk1[1].state_reg[83]_0\(1) => \genblk1[4].i_int_n_194\,
      \genblk1[1].state_reg[83]_0\(0) => \genblk1[4].i_int_n_195\,
      \genblk1[1].state_reg[83]_1\(3) => \genblk1[3].i_int_n_192\,
      \genblk1[1].state_reg[83]_1\(2) => \genblk1[3].i_int_n_193\,
      \genblk1[1].state_reg[83]_1\(1) => \genblk1[3].i_int_n_194\,
      \genblk1[1].state_reg[83]_1\(0) => \genblk1[3].i_int_n_195\,
      \genblk1[2].state_reg[46]_0\(0) => \genblk1[5].i_int_n_2\,
      \genblk1[2].state_reg[47]_0\(3) => \genblk1[4].i_int_n_156\,
      \genblk1[2].state_reg[47]_0\(2) => \genblk1[4].i_int_n_157\,
      \genblk1[2].state_reg[47]_0\(1) => \genblk1[4].i_int_n_158\,
      \genblk1[2].state_reg[47]_0\(0) => \genblk1[4].i_int_n_159\,
      \genblk1[2].state_reg[47]_1\(3) => \genblk1[3].i_int_n_156\,
      \genblk1[2].state_reg[47]_1\(2) => \genblk1[3].i_int_n_157\,
      \genblk1[2].state_reg[47]_1\(1) => \genblk1[3].i_int_n_158\,
      \genblk1[2].state_reg[47]_1\(0) => \genblk1[3].i_int_n_159\,
      \genblk1[2].state_reg[51]_0\(3) => \genblk1[4].i_int_n_160\,
      \genblk1[2].state_reg[51]_0\(2) => \genblk1[4].i_int_n_161\,
      \genblk1[2].state_reg[51]_0\(1) => \genblk1[4].i_int_n_162\,
      \genblk1[2].state_reg[51]_0\(0) => \genblk1[4].i_int_n_163\,
      \genblk1[2].state_reg[51]_1\(3) => \genblk1[3].i_int_n_160\,
      \genblk1[2].state_reg[51]_1\(2) => \genblk1[3].i_int_n_161\,
      \genblk1[2].state_reg[51]_1\(1) => \genblk1[3].i_int_n_162\,
      \genblk1[2].state_reg[51]_1\(0) => \genblk1[3].i_int_n_163\,
      \genblk1[2].state_reg[55]_0\(3) => \genblk1[4].i_int_n_164\,
      \genblk1[2].state_reg[55]_0\(2) => \genblk1[4].i_int_n_165\,
      \genblk1[2].state_reg[55]_0\(1) => \genblk1[4].i_int_n_166\,
      \genblk1[2].state_reg[55]_0\(0) => \genblk1[4].i_int_n_167\,
      \genblk1[2].state_reg[55]_1\(3) => \genblk1[3].i_int_n_164\,
      \genblk1[2].state_reg[55]_1\(2) => \genblk1[3].i_int_n_165\,
      \genblk1[2].state_reg[55]_1\(1) => \genblk1[3].i_int_n_166\,
      \genblk1[2].state_reg[55]_1\(0) => \genblk1[3].i_int_n_167\,
      \genblk1[2].state_reg[59]_0\(3) => \genblk1[4].i_int_n_168\,
      \genblk1[2].state_reg[59]_0\(2) => \genblk1[4].i_int_n_169\,
      \genblk1[2].state_reg[59]_0\(1) => \genblk1[4].i_int_n_170\,
      \genblk1[2].state_reg[59]_0\(0) => \genblk1[4].i_int_n_171\,
      \genblk1[2].state_reg[59]_1\(3) => \genblk1[3].i_int_n_168\,
      \genblk1[2].state_reg[59]_1\(2) => \genblk1[3].i_int_n_169\,
      \genblk1[2].state_reg[59]_1\(1) => \genblk1[3].i_int_n_170\,
      \genblk1[2].state_reg[59]_1\(0) => \genblk1[3].i_int_n_171\,
      \genblk1[2].state_reg[63]_0\(3) => \genblk1[4].i_int_n_172\,
      \genblk1[2].state_reg[63]_0\(2) => \genblk1[4].i_int_n_173\,
      \genblk1[2].state_reg[63]_0\(1) => \genblk1[4].i_int_n_174\,
      \genblk1[2].state_reg[63]_0\(0) => \genblk1[4].i_int_n_175\,
      \genblk1[2].state_reg[63]_1\(3) => \genblk1[3].i_int_n_172\,
      \genblk1[2].state_reg[63]_1\(2) => \genblk1[3].i_int_n_173\,
      \genblk1[2].state_reg[63]_1\(1) => \genblk1[3].i_int_n_174\,
      \genblk1[2].state_reg[63]_1\(0) => \genblk1[3].i_int_n_175\,
      \genblk1[3].state_reg[26]_0\(0) => \genblk1[5].i_int_n_3\,
      \genblk1[3].state_reg[27]_0\(3) => \genblk1[4].i_int_n_136\,
      \genblk1[3].state_reg[27]_0\(2) => \genblk1[4].i_int_n_137\,
      \genblk1[3].state_reg[27]_0\(1) => \genblk1[4].i_int_n_138\,
      \genblk1[3].state_reg[27]_0\(0) => \genblk1[4].i_int_n_139\,
      \genblk1[3].state_reg[27]_1\(3) => \genblk1[3].i_int_n_136\,
      \genblk1[3].state_reg[27]_1\(2) => \genblk1[3].i_int_n_137\,
      \genblk1[3].state_reg[27]_1\(1) => \genblk1[3].i_int_n_138\,
      \genblk1[3].state_reg[27]_1\(0) => \genblk1[3].i_int_n_139\,
      \genblk1[3].state_reg[31]_0\(3) => \genblk1[4].i_int_n_140\,
      \genblk1[3].state_reg[31]_0\(2) => \genblk1[4].i_int_n_141\,
      \genblk1[3].state_reg[31]_0\(1) => \genblk1[4].i_int_n_142\,
      \genblk1[3].state_reg[31]_0\(0) => \genblk1[4].i_int_n_143\,
      \genblk1[3].state_reg[31]_1\(3) => \genblk1[3].i_int_n_140\,
      \genblk1[3].state_reg[31]_1\(2) => \genblk1[3].i_int_n_141\,
      \genblk1[3].state_reg[31]_1\(1) => \genblk1[3].i_int_n_142\,
      \genblk1[3].state_reg[31]_1\(0) => \genblk1[3].i_int_n_143\,
      \genblk1[3].state_reg[35]_0\(3) => \genblk1[4].i_int_n_144\,
      \genblk1[3].state_reg[35]_0\(2) => \genblk1[4].i_int_n_145\,
      \genblk1[3].state_reg[35]_0\(1) => \genblk1[4].i_int_n_146\,
      \genblk1[3].state_reg[35]_0\(0) => \genblk1[4].i_int_n_147\,
      \genblk1[3].state_reg[35]_1\(3) => \genblk1[3].i_int_n_144\,
      \genblk1[3].state_reg[35]_1\(2) => \genblk1[3].i_int_n_145\,
      \genblk1[3].state_reg[35]_1\(1) => \genblk1[3].i_int_n_146\,
      \genblk1[3].state_reg[35]_1\(0) => \genblk1[3].i_int_n_147\,
      \genblk1[3].state_reg[39]_0\(3) => \genblk1[4].i_int_n_148\,
      \genblk1[3].state_reg[39]_0\(2) => \genblk1[4].i_int_n_149\,
      \genblk1[3].state_reg[39]_0\(1) => \genblk1[4].i_int_n_150\,
      \genblk1[3].state_reg[39]_0\(0) => \genblk1[4].i_int_n_151\,
      \genblk1[3].state_reg[39]_1\(3) => \genblk1[3].i_int_n_148\,
      \genblk1[3].state_reg[39]_1\(2) => \genblk1[3].i_int_n_149\,
      \genblk1[3].state_reg[39]_1\(1) => \genblk1[3].i_int_n_150\,
      \genblk1[3].state_reg[39]_1\(0) => \genblk1[3].i_int_n_151\,
      \genblk1[3].state_reg[43]_0\(3) => \genblk1[4].i_int_n_152\,
      \genblk1[3].state_reg[43]_0\(2) => \genblk1[4].i_int_n_153\,
      \genblk1[3].state_reg[43]_0\(1) => \genblk1[4].i_int_n_154\,
      \genblk1[3].state_reg[43]_0\(0) => \genblk1[4].i_int_n_155\,
      \genblk1[3].state_reg[43]_1\(3) => \genblk1[3].i_int_n_152\,
      \genblk1[3].state_reg[43]_1\(2) => \genblk1[3].i_int_n_153\,
      \genblk1[3].state_reg[43]_1\(1) => \genblk1[3].i_int_n_154\,
      \genblk1[3].state_reg[43]_1\(0) => \genblk1[3].i_int_n_155\,
      \genblk1[4].state_reg[11]_0\(3) => \genblk1[4].i_int_n_120\,
      \genblk1[4].state_reg[11]_0\(2) => \genblk1[4].i_int_n_121\,
      \genblk1[4].state_reg[11]_0\(1) => \genblk1[4].i_int_n_122\,
      \genblk1[4].state_reg[11]_0\(0) => \genblk1[4].i_int_n_123\,
      \genblk1[4].state_reg[11]_1\(3) => \genblk1[3].i_int_n_120\,
      \genblk1[4].state_reg[11]_1\(2) => \genblk1[3].i_int_n_121\,
      \genblk1[4].state_reg[11]_1\(1) => \genblk1[3].i_int_n_122\,
      \genblk1[4].state_reg[11]_1\(0) => \genblk1[3].i_int_n_123\,
      \genblk1[4].state_reg[15]_0\(3) => \genblk1[4].i_int_n_124\,
      \genblk1[4].state_reg[15]_0\(2) => \genblk1[4].i_int_n_125\,
      \genblk1[4].state_reg[15]_0\(1) => \genblk1[4].i_int_n_126\,
      \genblk1[4].state_reg[15]_0\(0) => \genblk1[4].i_int_n_127\,
      \genblk1[4].state_reg[15]_1\(3) => \genblk1[3].i_int_n_124\,
      \genblk1[4].state_reg[15]_1\(2) => \genblk1[3].i_int_n_125\,
      \genblk1[4].state_reg[15]_1\(1) => \genblk1[3].i_int_n_126\,
      \genblk1[4].state_reg[15]_1\(0) => \genblk1[3].i_int_n_127\,
      \genblk1[4].state_reg[19]_0\(3) => \genblk1[4].i_int_n_128\,
      \genblk1[4].state_reg[19]_0\(2) => \genblk1[4].i_int_n_129\,
      \genblk1[4].state_reg[19]_0\(1) => \genblk1[4].i_int_n_130\,
      \genblk1[4].state_reg[19]_0\(0) => \genblk1[4].i_int_n_131\,
      \genblk1[4].state_reg[19]_1\(3) => \genblk1[3].i_int_n_128\,
      \genblk1[4].state_reg[19]_1\(2) => \genblk1[3].i_int_n_129\,
      \genblk1[4].state_reg[19]_1\(1) => \genblk1[3].i_int_n_130\,
      \genblk1[4].state_reg[19]_1\(0) => \genblk1[3].i_int_n_131\,
      \genblk1[4].state_reg[23]_0\(3) => \genblk1[4].i_int_n_132\,
      \genblk1[4].state_reg[23]_0\(2) => \genblk1[4].i_int_n_133\,
      \genblk1[4].state_reg[23]_0\(1) => \genblk1[4].i_int_n_134\,
      \genblk1[4].state_reg[23]_0\(0) => \genblk1[4].i_int_n_135\,
      \genblk1[4].state_reg[23]_1\(3) => \genblk1[3].i_int_n_132\,
      \genblk1[4].state_reg[23]_1\(2) => \genblk1[3].i_int_n_133\,
      \genblk1[4].state_reg[23]_1\(1) => \genblk1[3].i_int_n_134\,
      \genblk1[4].state_reg[23]_1\(0) => \genblk1[3].i_int_n_135\,
      \genblk1[4].state_reg[3]_0\(3) => \genblk1[4].i_int_n_112\,
      \genblk1[4].state_reg[3]_0\(2) => \genblk1[4].i_int_n_113\,
      \genblk1[4].state_reg[3]_0\(1) => \genblk1[4].i_int_n_114\,
      \genblk1[4].state_reg[3]_0\(0) => \genblk1[4].i_int_n_115\,
      \genblk1[4].state_reg[3]_1\(3) => \genblk1[3].i_int_n_112\,
      \genblk1[4].state_reg[3]_1\(2) => \genblk1[3].i_int_n_113\,
      \genblk1[4].state_reg[3]_1\(1) => \genblk1[3].i_int_n_114\,
      \genblk1[4].state_reg[3]_1\(0) => \genblk1[3].i_int_n_115\,
      \genblk1[4].state_reg[7]_0\(3) => \genblk1[4].i_int_n_116\,
      \genblk1[4].state_reg[7]_0\(2) => \genblk1[4].i_int_n_117\,
      \genblk1[4].state_reg[7]_0\(1) => \genblk1[4].i_int_n_118\,
      \genblk1[4].state_reg[7]_0\(0) => \genblk1[4].i_int_n_119\,
      \genblk1[4].state_reg[7]_1\(3) => \genblk1[3].i_int_n_116\,
      \genblk1[4].state_reg[7]_1\(2) => \genblk1[3].i_int_n_117\,
      \genblk1[4].state_reg[7]_1\(1) => \genblk1[3].i_int_n_118\,
      \genblk1[4].state_reg[7]_1\(0) => \genblk1[3].i_int_n_119\,
      sum00_out(2) => sum00_out_3(66),
      sum00_out(1) => sum00_out_3(46),
      sum00_out(0) => sum00_out_3(26),
      sum00_out_0(3) => sum00_out_2(86),
      sum00_out_0(2) => sum00_out_2(66),
      sum00_out_0(1) => sum00_out_2(46),
      sum00_out_0(0) => sum00_out_2(26)
    );
\genblk1[5].i_int\: entity work.system_axi_adc_decimate_0_cic_int_9
     port map (
      DI(3) => \genblk1[5].i_int_n_216\,
      DI(2) => \genblk1[5].i_int_n_217\,
      DI(1) => \genblk1[5].i_int_n_218\,
      DI(0) => \genblk1[5].i_int_n_219\,
      E(0) => p_1_in,
      S(1) => \genblk1[4].i_int_n_110\,
      S(0) => \genblk1[4].i_int_n_111\,
      adc_clk => adc_clk,
      adc_valid_b => adc_valid_b,
      adc_valid_b_0(0) => \genblk1[5].i_int_n_0\,
      adc_valid_b_1(0) => \genblk1[5].i_int_n_1\,
      adc_valid_b_2(0) => \genblk1[5].i_int_n_2\,
      adc_valid_b_3(0) => \genblk1[5].i_int_n_3\,
      ce_comb => ce_comb,
      data_in_seq(104 downto 0) => data_in_seq(104 downto 0),
      \data_stage[11]_13\(104 downto 0) => \data_stage[11]_13\(104 downto 0),
      \data_stage[5]_11\(100 downto 83) => \data_stage[5]_11\(104 downto 87),
      \data_stage[5]_11\(82 downto 64) => \data_stage[5]_11\(85 downto 67),
      \data_stage[5]_11\(63 downto 45) => \data_stage[5]_11\(65 downto 47),
      \data_stage[5]_11\(44 downto 26) => \data_stage[5]_11\(45 downto 27),
      \data_stage[5]_11\(25 downto 0) => \data_stage[5]_11\(25 downto 0),
      \data_stage[6]_12\(105 downto 0) => \data_stage[6]_12\(105 downto 0),
      \genblk1[0].state_reg[103]_0\(3) => \genblk1[5].i_int_n_312\,
      \genblk1[0].state_reg[103]_0\(2) => \genblk1[5].i_int_n_313\,
      \genblk1[0].state_reg[103]_0\(1) => \genblk1[5].i_int_n_314\,
      \genblk1[0].state_reg[103]_0\(0) => \genblk1[5].i_int_n_315\,
      \genblk1[0].state_reg[103]_1\(3) => \genblk1[4].i_int_n_212\,
      \genblk1[0].state_reg[103]_1\(2) => \genblk1[4].i_int_n_213\,
      \genblk1[0].state_reg[103]_1\(1) => \genblk1[4].i_int_n_214\,
      \genblk1[0].state_reg[103]_1\(0) => \genblk1[4].i_int_n_215\,
      \genblk1[0].state_reg[104]_0\(0) => \genblk1[5].i_int_n_316\,
      \genblk1[0].state_reg[105]_0\(4 downto 0) => \genblk2[0].shift_r[104].storage_reg[104][0]\(4 downto 0),
      \genblk1[0].state_reg[87]_0\(2) => \genblk1[5].i_int_n_297\,
      \genblk1[0].state_reg[87]_0\(1) => \genblk1[5].i_int_n_298\,
      \genblk1[0].state_reg[87]_0\(0) => \genblk1[5].i_int_n_299\,
      \genblk1[0].state_reg[87]_1\(3) => \genblk1[4].i_int_n_196\,
      \genblk1[0].state_reg[87]_1\(2) => \genblk1[4].i_int_n_197\,
      \genblk1[0].state_reg[87]_1\(1) => \genblk1[4].i_int_n_198\,
      \genblk1[0].state_reg[87]_1\(0) => \genblk1[4].i_int_n_199\,
      \genblk1[0].state_reg[91]_0\(3) => \genblk1[5].i_int_n_300\,
      \genblk1[0].state_reg[91]_0\(2) => \genblk1[5].i_int_n_301\,
      \genblk1[0].state_reg[91]_0\(1) => \genblk1[5].i_int_n_302\,
      \genblk1[0].state_reg[91]_0\(0) => \genblk1[5].i_int_n_303\,
      \genblk1[0].state_reg[91]_1\(3) => \genblk1[4].i_int_n_200\,
      \genblk1[0].state_reg[91]_1\(2) => \genblk1[4].i_int_n_201\,
      \genblk1[0].state_reg[91]_1\(1) => \genblk1[4].i_int_n_202\,
      \genblk1[0].state_reg[91]_1\(0) => \genblk1[4].i_int_n_203\,
      \genblk1[0].state_reg[95]_0\(3) => \genblk1[5].i_int_n_304\,
      \genblk1[0].state_reg[95]_0\(2) => \genblk1[5].i_int_n_305\,
      \genblk1[0].state_reg[95]_0\(1) => \genblk1[5].i_int_n_306\,
      \genblk1[0].state_reg[95]_0\(0) => \genblk1[5].i_int_n_307\,
      \genblk1[0].state_reg[95]_1\(3) => \genblk1[4].i_int_n_204\,
      \genblk1[0].state_reg[95]_1\(2) => \genblk1[4].i_int_n_205\,
      \genblk1[0].state_reg[95]_1\(1) => \genblk1[4].i_int_n_206\,
      \genblk1[0].state_reg[95]_1\(0) => \genblk1[4].i_int_n_207\,
      \genblk1[0].state_reg[99]_0\(3) => \genblk1[5].i_int_n_308\,
      \genblk1[0].state_reg[99]_0\(2) => \genblk1[5].i_int_n_309\,
      \genblk1[0].state_reg[99]_0\(1) => \genblk1[5].i_int_n_310\,
      \genblk1[0].state_reg[99]_0\(0) => \genblk1[5].i_int_n_311\,
      \genblk1[0].state_reg[99]_1\(3) => \genblk1[4].i_int_n_208\,
      \genblk1[0].state_reg[99]_1\(2) => \genblk1[4].i_int_n_209\,
      \genblk1[0].state_reg[99]_1\(1) => \genblk1[4].i_int_n_210\,
      \genblk1[0].state_reg[99]_1\(0) => \genblk1[4].i_int_n_211\,
      \genblk1[1].state_reg[67]_0\(2) => \genblk1[5].i_int_n_278\,
      \genblk1[1].state_reg[67]_0\(1) => \genblk1[5].i_int_n_279\,
      \genblk1[1].state_reg[67]_0\(0) => \genblk1[5].i_int_n_280\,
      \genblk1[1].state_reg[67]_1\(3) => \genblk1[4].i_int_n_176\,
      \genblk1[1].state_reg[67]_1\(2) => \genblk1[4].i_int_n_177\,
      \genblk1[1].state_reg[67]_1\(1) => \genblk1[4].i_int_n_178\,
      \genblk1[1].state_reg[67]_1\(0) => \genblk1[4].i_int_n_179\,
      \genblk1[1].state_reg[71]_0\(3) => \genblk1[5].i_int_n_281\,
      \genblk1[1].state_reg[71]_0\(2) => \genblk1[5].i_int_n_282\,
      \genblk1[1].state_reg[71]_0\(1) => \genblk1[5].i_int_n_283\,
      \genblk1[1].state_reg[71]_0\(0) => \genblk1[5].i_int_n_284\,
      \genblk1[1].state_reg[71]_1\(3) => \genblk1[4].i_int_n_180\,
      \genblk1[1].state_reg[71]_1\(2) => \genblk1[4].i_int_n_181\,
      \genblk1[1].state_reg[71]_1\(1) => \genblk1[4].i_int_n_182\,
      \genblk1[1].state_reg[71]_1\(0) => \genblk1[4].i_int_n_183\,
      \genblk1[1].state_reg[75]_0\(3) => \genblk1[5].i_int_n_285\,
      \genblk1[1].state_reg[75]_0\(2) => \genblk1[5].i_int_n_286\,
      \genblk1[1].state_reg[75]_0\(1) => \genblk1[5].i_int_n_287\,
      \genblk1[1].state_reg[75]_0\(0) => \genblk1[5].i_int_n_288\,
      \genblk1[1].state_reg[75]_1\(3) => \genblk1[4].i_int_n_184\,
      \genblk1[1].state_reg[75]_1\(2) => \genblk1[4].i_int_n_185\,
      \genblk1[1].state_reg[75]_1\(1) => \genblk1[4].i_int_n_186\,
      \genblk1[1].state_reg[75]_1\(0) => \genblk1[4].i_int_n_187\,
      \genblk1[1].state_reg[79]_0\(3) => \genblk1[5].i_int_n_289\,
      \genblk1[1].state_reg[79]_0\(2) => \genblk1[5].i_int_n_290\,
      \genblk1[1].state_reg[79]_0\(1) => \genblk1[5].i_int_n_291\,
      \genblk1[1].state_reg[79]_0\(0) => \genblk1[5].i_int_n_292\,
      \genblk1[1].state_reg[79]_1\(3) => \genblk1[4].i_int_n_188\,
      \genblk1[1].state_reg[79]_1\(2) => \genblk1[4].i_int_n_189\,
      \genblk1[1].state_reg[79]_1\(1) => \genblk1[4].i_int_n_190\,
      \genblk1[1].state_reg[79]_1\(0) => \genblk1[4].i_int_n_191\,
      \genblk1[1].state_reg[83]_0\(3) => \genblk1[5].i_int_n_293\,
      \genblk1[1].state_reg[83]_0\(2) => \genblk1[5].i_int_n_294\,
      \genblk1[1].state_reg[83]_0\(1) => \genblk1[5].i_int_n_295\,
      \genblk1[1].state_reg[83]_0\(0) => \genblk1[5].i_int_n_296\,
      \genblk1[1].state_reg[83]_1\(3) => \genblk1[4].i_int_n_192\,
      \genblk1[1].state_reg[83]_1\(2) => \genblk1[4].i_int_n_193\,
      \genblk1[1].state_reg[83]_1\(1) => \genblk1[4].i_int_n_194\,
      \genblk1[1].state_reg[83]_1\(0) => \genblk1[4].i_int_n_195\,
      \genblk1[2].state_reg[47]_0\(2) => \genblk1[5].i_int_n_259\,
      \genblk1[2].state_reg[47]_0\(1) => \genblk1[5].i_int_n_260\,
      \genblk1[2].state_reg[47]_0\(0) => \genblk1[5].i_int_n_261\,
      \genblk1[2].state_reg[47]_1\(3) => \genblk1[4].i_int_n_156\,
      \genblk1[2].state_reg[47]_1\(2) => \genblk1[4].i_int_n_157\,
      \genblk1[2].state_reg[47]_1\(1) => \genblk1[4].i_int_n_158\,
      \genblk1[2].state_reg[47]_1\(0) => \genblk1[4].i_int_n_159\,
      \genblk1[2].state_reg[51]_0\(3) => \genblk1[5].i_int_n_262\,
      \genblk1[2].state_reg[51]_0\(2) => \genblk1[5].i_int_n_263\,
      \genblk1[2].state_reg[51]_0\(1) => \genblk1[5].i_int_n_264\,
      \genblk1[2].state_reg[51]_0\(0) => \genblk1[5].i_int_n_265\,
      \genblk1[2].state_reg[51]_1\(3) => \genblk1[4].i_int_n_160\,
      \genblk1[2].state_reg[51]_1\(2) => \genblk1[4].i_int_n_161\,
      \genblk1[2].state_reg[51]_1\(1) => \genblk1[4].i_int_n_162\,
      \genblk1[2].state_reg[51]_1\(0) => \genblk1[4].i_int_n_163\,
      \genblk1[2].state_reg[55]_0\(3) => \genblk1[5].i_int_n_266\,
      \genblk1[2].state_reg[55]_0\(2) => \genblk1[5].i_int_n_267\,
      \genblk1[2].state_reg[55]_0\(1) => \genblk1[5].i_int_n_268\,
      \genblk1[2].state_reg[55]_0\(0) => \genblk1[5].i_int_n_269\,
      \genblk1[2].state_reg[55]_1\(3) => \genblk1[4].i_int_n_164\,
      \genblk1[2].state_reg[55]_1\(2) => \genblk1[4].i_int_n_165\,
      \genblk1[2].state_reg[55]_1\(1) => \genblk1[4].i_int_n_166\,
      \genblk1[2].state_reg[55]_1\(0) => \genblk1[4].i_int_n_167\,
      \genblk1[2].state_reg[59]_0\(3) => \genblk1[5].i_int_n_270\,
      \genblk1[2].state_reg[59]_0\(2) => \genblk1[5].i_int_n_271\,
      \genblk1[2].state_reg[59]_0\(1) => \genblk1[5].i_int_n_272\,
      \genblk1[2].state_reg[59]_0\(0) => \genblk1[5].i_int_n_273\,
      \genblk1[2].state_reg[59]_1\(3) => \genblk1[4].i_int_n_168\,
      \genblk1[2].state_reg[59]_1\(2) => \genblk1[4].i_int_n_169\,
      \genblk1[2].state_reg[59]_1\(1) => \genblk1[4].i_int_n_170\,
      \genblk1[2].state_reg[59]_1\(0) => \genblk1[4].i_int_n_171\,
      \genblk1[2].state_reg[63]_0\(3) => \genblk1[5].i_int_n_274\,
      \genblk1[2].state_reg[63]_0\(2) => \genblk1[5].i_int_n_275\,
      \genblk1[2].state_reg[63]_0\(1) => \genblk1[5].i_int_n_276\,
      \genblk1[2].state_reg[63]_0\(0) => \genblk1[5].i_int_n_277\,
      \genblk1[2].state_reg[63]_1\(3) => \genblk1[4].i_int_n_172\,
      \genblk1[2].state_reg[63]_1\(2) => \genblk1[4].i_int_n_173\,
      \genblk1[2].state_reg[63]_1\(1) => \genblk1[4].i_int_n_174\,
      \genblk1[2].state_reg[63]_1\(0) => \genblk1[4].i_int_n_175\,
      \genblk1[3].state_reg[27]_0\(2) => \genblk1[5].i_int_n_240\,
      \genblk1[3].state_reg[27]_0\(1) => \genblk1[5].i_int_n_241\,
      \genblk1[3].state_reg[27]_0\(0) => \genblk1[5].i_int_n_242\,
      \genblk1[3].state_reg[27]_1\(3) => \genblk1[4].i_int_n_136\,
      \genblk1[3].state_reg[27]_1\(2) => \genblk1[4].i_int_n_137\,
      \genblk1[3].state_reg[27]_1\(1) => \genblk1[4].i_int_n_138\,
      \genblk1[3].state_reg[27]_1\(0) => \genblk1[4].i_int_n_139\,
      \genblk1[3].state_reg[31]_0\(3) => \genblk1[5].i_int_n_243\,
      \genblk1[3].state_reg[31]_0\(2) => \genblk1[5].i_int_n_244\,
      \genblk1[3].state_reg[31]_0\(1) => \genblk1[5].i_int_n_245\,
      \genblk1[3].state_reg[31]_0\(0) => \genblk1[5].i_int_n_246\,
      \genblk1[3].state_reg[31]_1\(3) => \genblk1[4].i_int_n_140\,
      \genblk1[3].state_reg[31]_1\(2) => \genblk1[4].i_int_n_141\,
      \genblk1[3].state_reg[31]_1\(1) => \genblk1[4].i_int_n_142\,
      \genblk1[3].state_reg[31]_1\(0) => \genblk1[4].i_int_n_143\,
      \genblk1[3].state_reg[35]_0\(3) => \genblk1[5].i_int_n_247\,
      \genblk1[3].state_reg[35]_0\(2) => \genblk1[5].i_int_n_248\,
      \genblk1[3].state_reg[35]_0\(1) => \genblk1[5].i_int_n_249\,
      \genblk1[3].state_reg[35]_0\(0) => \genblk1[5].i_int_n_250\,
      \genblk1[3].state_reg[35]_1\(3) => \genblk1[4].i_int_n_144\,
      \genblk1[3].state_reg[35]_1\(2) => \genblk1[4].i_int_n_145\,
      \genblk1[3].state_reg[35]_1\(1) => \genblk1[4].i_int_n_146\,
      \genblk1[3].state_reg[35]_1\(0) => \genblk1[4].i_int_n_147\,
      \genblk1[3].state_reg[39]_0\(3) => \genblk1[5].i_int_n_251\,
      \genblk1[3].state_reg[39]_0\(2) => \genblk1[5].i_int_n_252\,
      \genblk1[3].state_reg[39]_0\(1) => \genblk1[5].i_int_n_253\,
      \genblk1[3].state_reg[39]_0\(0) => \genblk1[5].i_int_n_254\,
      \genblk1[3].state_reg[39]_1\(3) => \genblk1[4].i_int_n_148\,
      \genblk1[3].state_reg[39]_1\(2) => \genblk1[4].i_int_n_149\,
      \genblk1[3].state_reg[39]_1\(1) => \genblk1[4].i_int_n_150\,
      \genblk1[3].state_reg[39]_1\(0) => \genblk1[4].i_int_n_151\,
      \genblk1[3].state_reg[43]_0\(3) => \genblk1[5].i_int_n_255\,
      \genblk1[3].state_reg[43]_0\(2) => \genblk1[5].i_int_n_256\,
      \genblk1[3].state_reg[43]_0\(1) => \genblk1[5].i_int_n_257\,
      \genblk1[3].state_reg[43]_0\(0) => \genblk1[5].i_int_n_258\,
      \genblk1[3].state_reg[43]_1\(3) => \genblk1[4].i_int_n_152\,
      \genblk1[3].state_reg[43]_1\(2) => \genblk1[4].i_int_n_153\,
      \genblk1[3].state_reg[43]_1\(1) => \genblk1[4].i_int_n_154\,
      \genblk1[3].state_reg[43]_1\(0) => \genblk1[4].i_int_n_155\,
      \genblk1[4].state_reg[11]_0\(3) => \genblk1[5].i_int_n_224\,
      \genblk1[4].state_reg[11]_0\(2) => \genblk1[5].i_int_n_225\,
      \genblk1[4].state_reg[11]_0\(1) => \genblk1[5].i_int_n_226\,
      \genblk1[4].state_reg[11]_0\(0) => \genblk1[5].i_int_n_227\,
      \genblk1[4].state_reg[11]_1\(3) => \genblk1[4].i_int_n_120\,
      \genblk1[4].state_reg[11]_1\(2) => \genblk1[4].i_int_n_121\,
      \genblk1[4].state_reg[11]_1\(1) => \genblk1[4].i_int_n_122\,
      \genblk1[4].state_reg[11]_1\(0) => \genblk1[4].i_int_n_123\,
      \genblk1[4].state_reg[15]_0\(3) => \genblk1[5].i_int_n_228\,
      \genblk1[4].state_reg[15]_0\(2) => \genblk1[5].i_int_n_229\,
      \genblk1[4].state_reg[15]_0\(1) => \genblk1[5].i_int_n_230\,
      \genblk1[4].state_reg[15]_0\(0) => \genblk1[5].i_int_n_231\,
      \genblk1[4].state_reg[15]_1\(3) => \genblk1[4].i_int_n_124\,
      \genblk1[4].state_reg[15]_1\(2) => \genblk1[4].i_int_n_125\,
      \genblk1[4].state_reg[15]_1\(1) => \genblk1[4].i_int_n_126\,
      \genblk1[4].state_reg[15]_1\(0) => \genblk1[4].i_int_n_127\,
      \genblk1[4].state_reg[19]_0\(3) => \genblk1[5].i_int_n_232\,
      \genblk1[4].state_reg[19]_0\(2) => \genblk1[5].i_int_n_233\,
      \genblk1[4].state_reg[19]_0\(1) => \genblk1[5].i_int_n_234\,
      \genblk1[4].state_reg[19]_0\(0) => \genblk1[5].i_int_n_235\,
      \genblk1[4].state_reg[19]_1\(3) => \genblk1[4].i_int_n_128\,
      \genblk1[4].state_reg[19]_1\(2) => \genblk1[4].i_int_n_129\,
      \genblk1[4].state_reg[19]_1\(1) => \genblk1[4].i_int_n_130\,
      \genblk1[4].state_reg[19]_1\(0) => \genblk1[4].i_int_n_131\,
      \genblk1[4].state_reg[23]_0\(3) => \genblk1[5].i_int_n_236\,
      \genblk1[4].state_reg[23]_0\(2) => \genblk1[5].i_int_n_237\,
      \genblk1[4].state_reg[23]_0\(1) => \genblk1[5].i_int_n_238\,
      \genblk1[4].state_reg[23]_0\(0) => \genblk1[5].i_int_n_239\,
      \genblk1[4].state_reg[23]_1\(3) => \genblk1[4].i_int_n_132\,
      \genblk1[4].state_reg[23]_1\(2) => \genblk1[4].i_int_n_133\,
      \genblk1[4].state_reg[23]_1\(1) => \genblk1[4].i_int_n_134\,
      \genblk1[4].state_reg[23]_1\(0) => \genblk1[4].i_int_n_135\,
      \genblk1[4].state_reg[3]_0\(3) => \genblk1[4].i_int_n_112\,
      \genblk1[4].state_reg[3]_0\(2) => \genblk1[4].i_int_n_113\,
      \genblk1[4].state_reg[3]_0\(1) => \genblk1[4].i_int_n_114\,
      \genblk1[4].state_reg[3]_0\(0) => \genblk1[4].i_int_n_115\,
      \genblk1[4].state_reg[7]_0\(3) => \genblk1[5].i_int_n_220\,
      \genblk1[4].state_reg[7]_0\(2) => \genblk1[5].i_int_n_221\,
      \genblk1[4].state_reg[7]_0\(1) => \genblk1[5].i_int_n_222\,
      \genblk1[4].state_reg[7]_0\(0) => \genblk1[5].i_int_n_223\,
      \genblk1[4].state_reg[7]_1\(3) => \genblk1[4].i_int_n_116\,
      \genblk1[4].state_reg[7]_1\(2) => \genblk1[4].i_int_n_117\,
      \genblk1[4].state_reg[7]_1\(1) => \genblk1[4].i_int_n_118\,
      \genblk1[4].state_reg[7]_1\(0) => \genblk1[4].i_int_n_119\,
      sum00_out(3) => sum00_out_3(86),
      sum00_out(2) => sum00_out_3(66),
      sum00_out(1) => sum00_out_3(46),
      sum00_out(0) => sum00_out_3(26)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22E2"
    )
        port map (
      I0 => \^counter_reg[16]_0\(5),
      I1 => \^counter_reg[16]_0\(13),
      I2 => Q(1),
      I3 => Q(2),
      O => counter_in(5)
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \^counter_reg[16]_0\(13),
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \^counter_reg[16]_0\(13),
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^counter_reg[16]_0\(13),
      I1 => \counter_reg_n_0_[11]\,
      O => \i__carry__1_i_6__0_n_0\
    );
\i__carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^counter_reg[16]_0\(13),
      I1 => \counter_reg_n_0_[10]\,
      O => \i__carry__1_i_7__0_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \^counter_reg[16]_0\(13),
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry__2_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^counter_reg[16]_0\(13),
      I1 => \counter_reg_n_0_[13]\,
      O => \i__carry__2_i_6__0_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22E2"
    )
        port map (
      I0 => \^counter_reg[16]_0\(4),
      I1 => \^counter_reg[16]_0\(13),
      I2 => Q(1),
      I3 => Q(2),
      O => counter_in(4)
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => \^counter_reg[16]_0\(2),
      I1 => \^counter_reg[16]_0\(13),
      I2 => Q(1),
      I3 => Q(2),
      O => \i__carry_i_8_n_0\
    );
i_comb0: entity work.system_axi_adc_decimate_0_cic_comb
     port map (
      DI(3) => \genblk1[5].i_int_n_216\,
      DI(2) => \genblk1[5].i_int_n_217\,
      DI(1) => \genblk1[5].i_int_n_218\,
      DI(0) => \genblk1[5].i_int_n_219\,
      S(1) => i_comb0_n_106,
      S(0) => i_comb0_n_107,
      adc_clk => adc_clk,
      ce_comb => ce_comb,
      ce_comb_reg(0) => i_comb0_n_108,
      ce_comb_reg_0(3) => i_comb0_n_109,
      ce_comb_reg_0(2) => i_comb0_n_110,
      ce_comb_reg_0(1) => i_comb0_n_111,
      ce_comb_reg_0(0) => i_comb0_n_112,
      ce_comb_reg_1(3) => i_comb0_n_113,
      ce_comb_reg_1(2) => i_comb0_n_114,
      ce_comb_reg_1(1) => i_comb0_n_115,
      ce_comb_reg_1(0) => i_comb0_n_116,
      ce_comb_reg_10(3) => i_comb0_n_149,
      ce_comb_reg_10(2) => i_comb0_n_150,
      ce_comb_reg_10(1) => i_comb0_n_151,
      ce_comb_reg_10(0) => i_comb0_n_152,
      ce_comb_reg_11(3) => i_comb0_n_153,
      ce_comb_reg_11(2) => i_comb0_n_154,
      ce_comb_reg_11(1) => i_comb0_n_155,
      ce_comb_reg_11(0) => i_comb0_n_156,
      ce_comb_reg_12(3) => i_comb0_n_157,
      ce_comb_reg_12(2) => i_comb0_n_158,
      ce_comb_reg_12(1) => i_comb0_n_159,
      ce_comb_reg_12(0) => i_comb0_n_160,
      ce_comb_reg_13(3) => i_comb0_n_161,
      ce_comb_reg_13(2) => i_comb0_n_162,
      ce_comb_reg_13(1) => i_comb0_n_163,
      ce_comb_reg_13(0) => i_comb0_n_164,
      ce_comb_reg_14(3) => i_comb0_n_165,
      ce_comb_reg_14(2) => i_comb0_n_166,
      ce_comb_reg_14(1) => i_comb0_n_167,
      ce_comb_reg_14(0) => i_comb0_n_168,
      ce_comb_reg_15(3) => i_comb0_n_169,
      ce_comb_reg_15(2) => i_comb0_n_170,
      ce_comb_reg_15(1) => i_comb0_n_171,
      ce_comb_reg_15(0) => i_comb0_n_172,
      ce_comb_reg_16(3) => i_comb0_n_173,
      ce_comb_reg_16(2) => i_comb0_n_174,
      ce_comb_reg_16(1) => i_comb0_n_175,
      ce_comb_reg_16(0) => i_comb0_n_176,
      ce_comb_reg_17(3) => i_comb0_n_177,
      ce_comb_reg_17(2) => i_comb0_n_178,
      ce_comb_reg_17(1) => i_comb0_n_179,
      ce_comb_reg_17(0) => i_comb0_n_180,
      ce_comb_reg_18(3) => i_comb0_n_181,
      ce_comb_reg_18(2) => i_comb0_n_182,
      ce_comb_reg_18(1) => i_comb0_n_183,
      ce_comb_reg_18(0) => i_comb0_n_184,
      ce_comb_reg_19(3) => i_comb0_n_185,
      ce_comb_reg_19(2) => i_comb0_n_186,
      ce_comb_reg_19(1) => i_comb0_n_187,
      ce_comb_reg_19(0) => i_comb0_n_188,
      ce_comb_reg_2(3) => i_comb0_n_117,
      ce_comb_reg_2(2) => i_comb0_n_118,
      ce_comb_reg_2(1) => i_comb0_n_119,
      ce_comb_reg_2(0) => i_comb0_n_120,
      ce_comb_reg_20(3) => i_comb0_n_189,
      ce_comb_reg_20(2) => i_comb0_n_190,
      ce_comb_reg_20(1) => i_comb0_n_191,
      ce_comb_reg_20(0) => i_comb0_n_192,
      ce_comb_reg_21(3) => i_comb0_n_193,
      ce_comb_reg_21(2) => i_comb0_n_194,
      ce_comb_reg_21(1) => i_comb0_n_195,
      ce_comb_reg_21(0) => i_comb0_n_196,
      ce_comb_reg_22(3) => i_comb0_n_197,
      ce_comb_reg_22(2) => i_comb0_n_198,
      ce_comb_reg_22(1) => i_comb0_n_199,
      ce_comb_reg_22(0) => i_comb0_n_200,
      ce_comb_reg_23(3) => i_comb0_n_201,
      ce_comb_reg_23(2) => i_comb0_n_202,
      ce_comb_reg_23(1) => i_comb0_n_203,
      ce_comb_reg_23(0) => i_comb0_n_204,
      ce_comb_reg_24(3) => i_comb0_n_205,
      ce_comb_reg_24(2) => i_comb0_n_206,
      ce_comb_reg_24(1) => i_comb0_n_207,
      ce_comb_reg_24(0) => i_comb0_n_208,
      ce_comb_reg_25(3) => i_comb0_n_209,
      ce_comb_reg_25(2) => i_comb0_n_210,
      ce_comb_reg_25(1) => i_comb0_n_211,
      ce_comb_reg_25(0) => i_comb0_n_212,
      ce_comb_reg_3(3) => i_comb0_n_121,
      ce_comb_reg_3(2) => i_comb0_n_122,
      ce_comb_reg_3(1) => i_comb0_n_123,
      ce_comb_reg_3(0) => i_comb0_n_124,
      ce_comb_reg_4(3) => i_comb0_n_125,
      ce_comb_reg_4(2) => i_comb0_n_126,
      ce_comb_reg_4(1) => i_comb0_n_127,
      ce_comb_reg_4(0) => i_comb0_n_128,
      ce_comb_reg_5(3) => i_comb0_n_129,
      ce_comb_reg_5(2) => i_comb0_n_130,
      ce_comb_reg_5(1) => i_comb0_n_131,
      ce_comb_reg_5(0) => i_comb0_n_132,
      ce_comb_reg_6(3) => i_comb0_n_133,
      ce_comb_reg_6(2) => i_comb0_n_134,
      ce_comb_reg_6(1) => i_comb0_n_135,
      ce_comb_reg_6(0) => i_comb0_n_136,
      ce_comb_reg_7(3) => i_comb0_n_137,
      ce_comb_reg_7(2) => i_comb0_n_138,
      ce_comb_reg_7(1) => i_comb0_n_139,
      ce_comb_reg_7(0) => i_comb0_n_140,
      ce_comb_reg_8(3) => i_comb0_n_141,
      ce_comb_reg_8(2) => i_comb0_n_142,
      ce_comb_reg_8(1) => i_comb0_n_143,
      ce_comb_reg_8(0) => i_comb0_n_144,
      ce_comb_reg_9(3) => i_comb0_n_145,
      ce_comb_reg_9(2) => i_comb0_n_146,
      ce_comb_reg_9(1) => i_comb0_n_147,
      ce_comb_reg_9(0) => i_comb0_n_148,
      \data_stage[11]_13\(105 downto 0) => \data_stage[11]_13\(105 downto 0),
      \data_stage[6]_12\(105 downto 0) => \data_stage[6]_12\(105 downto 0),
      \genblk2[0].shift_r[104].storage_reg[104][4]_0\(104 downto 0) => data_in_seq(104 downto 0),
      \genblk2[0].shift_r[105].storage_reg[105][4]_0\(4 downto 0) => \genblk2[0].shift_r[104].storage_reg[104][0]\(4 downto 0),
      \genblk2[0].state_reg[103]_0\(3) => i_comb0_n_229,
      \genblk2[0].state_reg[103]_0\(2) => i_comb0_n_230,
      \genblk2[0].state_reg[103]_0\(1) => i_comb0_n_231,
      \genblk2[0].state_reg[103]_0\(0) => i_comb0_n_232,
      \genblk2[0].state_reg[103]_1\(3) => \genblk1[5].i_int_n_312\,
      \genblk2[0].state_reg[103]_1\(2) => \genblk1[5].i_int_n_313\,
      \genblk2[0].state_reg[103]_1\(1) => \genblk1[5].i_int_n_314\,
      \genblk2[0].state_reg[103]_1\(0) => \genblk1[5].i_int_n_315\,
      \genblk2[0].state_reg[105]_0\(0) => \genblk1[5].i_int_n_316\,
      \genblk2[0].state_reg[87]_0\(3) => i_comb0_n_225,
      \genblk2[0].state_reg[87]_0\(2) => i_comb0_n_226,
      \genblk2[0].state_reg[87]_0\(1) => i_comb0_n_227,
      \genblk2[0].state_reg[87]_0\(0) => i_comb0_n_228,
      \genblk2[0].state_reg[87]_1\(2) => \genblk1[5].i_int_n_297\,
      \genblk2[0].state_reg[87]_1\(1) => \genblk1[5].i_int_n_298\,
      \genblk2[0].state_reg[87]_1\(0) => \genblk1[5].i_int_n_299\,
      \genblk2[0].state_reg[91]_0\(3) => i_comb0_n_241,
      \genblk2[0].state_reg[91]_0\(2) => i_comb0_n_242,
      \genblk2[0].state_reg[91]_0\(1) => i_comb0_n_243,
      \genblk2[0].state_reg[91]_0\(0) => i_comb0_n_244,
      \genblk2[0].state_reg[91]_1\(3) => \genblk1[5].i_int_n_300\,
      \genblk2[0].state_reg[91]_1\(2) => \genblk1[5].i_int_n_301\,
      \genblk2[0].state_reg[91]_1\(1) => \genblk1[5].i_int_n_302\,
      \genblk2[0].state_reg[91]_1\(0) => \genblk1[5].i_int_n_303\,
      \genblk2[0].state_reg[95]_0\(3) => i_comb0_n_237,
      \genblk2[0].state_reg[95]_0\(2) => i_comb0_n_238,
      \genblk2[0].state_reg[95]_0\(1) => i_comb0_n_239,
      \genblk2[0].state_reg[95]_0\(0) => i_comb0_n_240,
      \genblk2[0].state_reg[95]_1\(3) => \genblk1[5].i_int_n_304\,
      \genblk2[0].state_reg[95]_1\(2) => \genblk1[5].i_int_n_305\,
      \genblk2[0].state_reg[95]_1\(1) => \genblk1[5].i_int_n_306\,
      \genblk2[0].state_reg[95]_1\(0) => \genblk1[5].i_int_n_307\,
      \genblk2[0].state_reg[99]_0\(3) => i_comb0_n_233,
      \genblk2[0].state_reg[99]_0\(2) => i_comb0_n_234,
      \genblk2[0].state_reg[99]_0\(1) => i_comb0_n_235,
      \genblk2[0].state_reg[99]_0\(0) => i_comb0_n_236,
      \genblk2[0].state_reg[99]_1\(3) => \genblk1[5].i_int_n_308\,
      \genblk2[0].state_reg[99]_1\(2) => \genblk1[5].i_int_n_309\,
      \genblk2[0].state_reg[99]_1\(1) => \genblk1[5].i_int_n_310\,
      \genblk2[0].state_reg[99]_1\(0) => \genblk1[5].i_int_n_311\,
      \genblk2[1].state_reg[67]_0\(3) => i_comb0_n_221,
      \genblk2[1].state_reg[67]_0\(2) => i_comb0_n_222,
      \genblk2[1].state_reg[67]_0\(1) => i_comb0_n_223,
      \genblk2[1].state_reg[67]_0\(0) => i_comb0_n_224,
      \genblk2[1].state_reg[67]_1\(2) => \genblk1[5].i_int_n_278\,
      \genblk2[1].state_reg[67]_1\(1) => \genblk1[5].i_int_n_279\,
      \genblk2[1].state_reg[67]_1\(0) => \genblk1[5].i_int_n_280\,
      \genblk2[1].state_reg[71]_0\(3) => i_comb0_n_257,
      \genblk2[1].state_reg[71]_0\(2) => i_comb0_n_258,
      \genblk2[1].state_reg[71]_0\(1) => i_comb0_n_259,
      \genblk2[1].state_reg[71]_0\(0) => i_comb0_n_260,
      \genblk2[1].state_reg[71]_1\(3) => \genblk1[5].i_int_n_281\,
      \genblk2[1].state_reg[71]_1\(2) => \genblk1[5].i_int_n_282\,
      \genblk2[1].state_reg[71]_1\(1) => \genblk1[5].i_int_n_283\,
      \genblk2[1].state_reg[71]_1\(0) => \genblk1[5].i_int_n_284\,
      \genblk2[1].state_reg[75]_0\(3) => i_comb0_n_253,
      \genblk2[1].state_reg[75]_0\(2) => i_comb0_n_254,
      \genblk2[1].state_reg[75]_0\(1) => i_comb0_n_255,
      \genblk2[1].state_reg[75]_0\(0) => i_comb0_n_256,
      \genblk2[1].state_reg[75]_1\(3) => \genblk1[5].i_int_n_285\,
      \genblk2[1].state_reg[75]_1\(2) => \genblk1[5].i_int_n_286\,
      \genblk2[1].state_reg[75]_1\(1) => \genblk1[5].i_int_n_287\,
      \genblk2[1].state_reg[75]_1\(0) => \genblk1[5].i_int_n_288\,
      \genblk2[1].state_reg[79]_0\(3) => i_comb0_n_249,
      \genblk2[1].state_reg[79]_0\(2) => i_comb0_n_250,
      \genblk2[1].state_reg[79]_0\(1) => i_comb0_n_251,
      \genblk2[1].state_reg[79]_0\(0) => i_comb0_n_252,
      \genblk2[1].state_reg[79]_1\(3) => \genblk1[5].i_int_n_289\,
      \genblk2[1].state_reg[79]_1\(2) => \genblk1[5].i_int_n_290\,
      \genblk2[1].state_reg[79]_1\(1) => \genblk1[5].i_int_n_291\,
      \genblk2[1].state_reg[79]_1\(0) => \genblk1[5].i_int_n_292\,
      \genblk2[1].state_reg[83]_0\(3) => i_comb0_n_245,
      \genblk2[1].state_reg[83]_0\(2) => i_comb0_n_246,
      \genblk2[1].state_reg[83]_0\(1) => i_comb0_n_247,
      \genblk2[1].state_reg[83]_0\(0) => i_comb0_n_248,
      \genblk2[1].state_reg[83]_1\(3) => \genblk1[5].i_int_n_293\,
      \genblk2[1].state_reg[83]_1\(2) => \genblk1[5].i_int_n_294\,
      \genblk2[1].state_reg[83]_1\(1) => \genblk1[5].i_int_n_295\,
      \genblk2[1].state_reg[83]_1\(0) => \genblk1[5].i_int_n_296\,
      \genblk2[2].state_reg[47]_0\(3) => i_comb0_n_217,
      \genblk2[2].state_reg[47]_0\(2) => i_comb0_n_218,
      \genblk2[2].state_reg[47]_0\(1) => i_comb0_n_219,
      \genblk2[2].state_reg[47]_0\(0) => i_comb0_n_220,
      \genblk2[2].state_reg[47]_1\(2) => \genblk1[5].i_int_n_259\,
      \genblk2[2].state_reg[47]_1\(1) => \genblk1[5].i_int_n_260\,
      \genblk2[2].state_reg[47]_1\(0) => \genblk1[5].i_int_n_261\,
      \genblk2[2].state_reg[51]_0\(3) => i_comb0_n_273,
      \genblk2[2].state_reg[51]_0\(2) => i_comb0_n_274,
      \genblk2[2].state_reg[51]_0\(1) => i_comb0_n_275,
      \genblk2[2].state_reg[51]_0\(0) => i_comb0_n_276,
      \genblk2[2].state_reg[51]_1\(3) => \genblk1[5].i_int_n_262\,
      \genblk2[2].state_reg[51]_1\(2) => \genblk1[5].i_int_n_263\,
      \genblk2[2].state_reg[51]_1\(1) => \genblk1[5].i_int_n_264\,
      \genblk2[2].state_reg[51]_1\(0) => \genblk1[5].i_int_n_265\,
      \genblk2[2].state_reg[55]_0\(3) => i_comb0_n_269,
      \genblk2[2].state_reg[55]_0\(2) => i_comb0_n_270,
      \genblk2[2].state_reg[55]_0\(1) => i_comb0_n_271,
      \genblk2[2].state_reg[55]_0\(0) => i_comb0_n_272,
      \genblk2[2].state_reg[55]_1\(3) => \genblk1[5].i_int_n_266\,
      \genblk2[2].state_reg[55]_1\(2) => \genblk1[5].i_int_n_267\,
      \genblk2[2].state_reg[55]_1\(1) => \genblk1[5].i_int_n_268\,
      \genblk2[2].state_reg[55]_1\(0) => \genblk1[5].i_int_n_269\,
      \genblk2[2].state_reg[59]_0\(3) => i_comb0_n_265,
      \genblk2[2].state_reg[59]_0\(2) => i_comb0_n_266,
      \genblk2[2].state_reg[59]_0\(1) => i_comb0_n_267,
      \genblk2[2].state_reg[59]_0\(0) => i_comb0_n_268,
      \genblk2[2].state_reg[59]_1\(3) => \genblk1[5].i_int_n_270\,
      \genblk2[2].state_reg[59]_1\(2) => \genblk1[5].i_int_n_271\,
      \genblk2[2].state_reg[59]_1\(1) => \genblk1[5].i_int_n_272\,
      \genblk2[2].state_reg[59]_1\(0) => \genblk1[5].i_int_n_273\,
      \genblk2[2].state_reg[63]_0\(3) => i_comb0_n_261,
      \genblk2[2].state_reg[63]_0\(2) => i_comb0_n_262,
      \genblk2[2].state_reg[63]_0\(1) => i_comb0_n_263,
      \genblk2[2].state_reg[63]_0\(0) => i_comb0_n_264,
      \genblk2[2].state_reg[63]_1\(3) => \genblk1[5].i_int_n_274\,
      \genblk2[2].state_reg[63]_1\(2) => \genblk1[5].i_int_n_275\,
      \genblk2[2].state_reg[63]_1\(1) => \genblk1[5].i_int_n_276\,
      \genblk2[2].state_reg[63]_1\(0) => \genblk1[5].i_int_n_277\,
      \genblk2[3].state_reg[27]_0\(3) => i_comb0_n_213,
      \genblk2[3].state_reg[27]_0\(2) => i_comb0_n_214,
      \genblk2[3].state_reg[27]_0\(1) => i_comb0_n_215,
      \genblk2[3].state_reg[27]_0\(0) => i_comb0_n_216,
      \genblk2[3].state_reg[27]_1\(2) => \genblk1[5].i_int_n_240\,
      \genblk2[3].state_reg[27]_1\(1) => \genblk1[5].i_int_n_241\,
      \genblk2[3].state_reg[27]_1\(0) => \genblk1[5].i_int_n_242\,
      \genblk2[3].state_reg[31]_0\(3) => i_comb0_n_289,
      \genblk2[3].state_reg[31]_0\(2) => i_comb0_n_290,
      \genblk2[3].state_reg[31]_0\(1) => i_comb0_n_291,
      \genblk2[3].state_reg[31]_0\(0) => i_comb0_n_292,
      \genblk2[3].state_reg[31]_1\(3) => \genblk1[5].i_int_n_243\,
      \genblk2[3].state_reg[31]_1\(2) => \genblk1[5].i_int_n_244\,
      \genblk2[3].state_reg[31]_1\(1) => \genblk1[5].i_int_n_245\,
      \genblk2[3].state_reg[31]_1\(0) => \genblk1[5].i_int_n_246\,
      \genblk2[3].state_reg[35]_0\(3) => i_comb0_n_285,
      \genblk2[3].state_reg[35]_0\(2) => i_comb0_n_286,
      \genblk2[3].state_reg[35]_0\(1) => i_comb0_n_287,
      \genblk2[3].state_reg[35]_0\(0) => i_comb0_n_288,
      \genblk2[3].state_reg[35]_1\(3) => \genblk1[5].i_int_n_247\,
      \genblk2[3].state_reg[35]_1\(2) => \genblk1[5].i_int_n_248\,
      \genblk2[3].state_reg[35]_1\(1) => \genblk1[5].i_int_n_249\,
      \genblk2[3].state_reg[35]_1\(0) => \genblk1[5].i_int_n_250\,
      \genblk2[3].state_reg[39]_0\(3) => i_comb0_n_281,
      \genblk2[3].state_reg[39]_0\(2) => i_comb0_n_282,
      \genblk2[3].state_reg[39]_0\(1) => i_comb0_n_283,
      \genblk2[3].state_reg[39]_0\(0) => i_comb0_n_284,
      \genblk2[3].state_reg[39]_1\(3) => \genblk1[5].i_int_n_251\,
      \genblk2[3].state_reg[39]_1\(2) => \genblk1[5].i_int_n_252\,
      \genblk2[3].state_reg[39]_1\(1) => \genblk1[5].i_int_n_253\,
      \genblk2[3].state_reg[39]_1\(0) => \genblk1[5].i_int_n_254\,
      \genblk2[3].state_reg[43]_0\(3) => i_comb0_n_277,
      \genblk2[3].state_reg[43]_0\(2) => i_comb0_n_278,
      \genblk2[3].state_reg[43]_0\(1) => i_comb0_n_279,
      \genblk2[3].state_reg[43]_0\(0) => i_comb0_n_280,
      \genblk2[3].state_reg[43]_1\(3) => \genblk1[5].i_int_n_255\,
      \genblk2[3].state_reg[43]_1\(2) => \genblk1[5].i_int_n_256\,
      \genblk2[3].state_reg[43]_1\(1) => \genblk1[5].i_int_n_257\,
      \genblk2[3].state_reg[43]_1\(0) => \genblk1[5].i_int_n_258\,
      \genblk2[4].state_reg[11]_0\(3) => i_comb0_n_305,
      \genblk2[4].state_reg[11]_0\(2) => i_comb0_n_306,
      \genblk2[4].state_reg[11]_0\(1) => i_comb0_n_307,
      \genblk2[4].state_reg[11]_0\(0) => i_comb0_n_308,
      \genblk2[4].state_reg[11]_1\(3) => \genblk1[5].i_int_n_224\,
      \genblk2[4].state_reg[11]_1\(2) => \genblk1[5].i_int_n_225\,
      \genblk2[4].state_reg[11]_1\(1) => \genblk1[5].i_int_n_226\,
      \genblk2[4].state_reg[11]_1\(0) => \genblk1[5].i_int_n_227\,
      \genblk2[4].state_reg[15]_0\(3) => i_comb0_n_301,
      \genblk2[4].state_reg[15]_0\(2) => i_comb0_n_302,
      \genblk2[4].state_reg[15]_0\(1) => i_comb0_n_303,
      \genblk2[4].state_reg[15]_0\(0) => i_comb0_n_304,
      \genblk2[4].state_reg[15]_1\(3) => \genblk1[5].i_int_n_228\,
      \genblk2[4].state_reg[15]_1\(2) => \genblk1[5].i_int_n_229\,
      \genblk2[4].state_reg[15]_1\(1) => \genblk1[5].i_int_n_230\,
      \genblk2[4].state_reg[15]_1\(0) => \genblk1[5].i_int_n_231\,
      \genblk2[4].state_reg[19]_0\(3) => i_comb0_n_297,
      \genblk2[4].state_reg[19]_0\(2) => i_comb0_n_298,
      \genblk2[4].state_reg[19]_0\(1) => i_comb0_n_299,
      \genblk2[4].state_reg[19]_0\(0) => i_comb0_n_300,
      \genblk2[4].state_reg[19]_1\(3) => \genblk1[5].i_int_n_232\,
      \genblk2[4].state_reg[19]_1\(2) => \genblk1[5].i_int_n_233\,
      \genblk2[4].state_reg[19]_1\(1) => \genblk1[5].i_int_n_234\,
      \genblk2[4].state_reg[19]_1\(0) => \genblk1[5].i_int_n_235\,
      \genblk2[4].state_reg[23]_0\(3) => i_comb0_n_293,
      \genblk2[4].state_reg[23]_0\(2) => i_comb0_n_294,
      \genblk2[4].state_reg[23]_0\(1) => i_comb0_n_295,
      \genblk2[4].state_reg[23]_0\(0) => i_comb0_n_296,
      \genblk2[4].state_reg[23]_1\(3) => \genblk1[5].i_int_n_236\,
      \genblk2[4].state_reg[23]_1\(2) => \genblk1[5].i_int_n_237\,
      \genblk2[4].state_reg[23]_1\(1) => \genblk1[5].i_int_n_238\,
      \genblk2[4].state_reg[23]_1\(0) => \genblk1[5].i_int_n_239\,
      \genblk2[4].state_reg[3]_0\(3) => i_comb0_n_313,
      \genblk2[4].state_reg[3]_0\(2) => i_comb0_n_314,
      \genblk2[4].state_reg[3]_0\(1) => i_comb0_n_315,
      \genblk2[4].state_reg[3]_0\(0) => i_comb0_n_316,
      \genblk2[4].state_reg[7]_0\(3) => i_comb0_n_309,
      \genblk2[4].state_reg[7]_0\(2) => i_comb0_n_310,
      \genblk2[4].state_reg[7]_0\(1) => i_comb0_n_311,
      \genblk2[4].state_reg[7]_0\(0) => i_comb0_n_312,
      \genblk2[4].state_reg[7]_1\(3) => \genblk1[5].i_int_n_220\,
      \genblk2[4].state_reg[7]_1\(2) => \genblk1[5].i_int_n_221\,
      \genblk2[4].state_reg[7]_1\(1) => \genblk1[5].i_int_n_222\,
      \genblk2[4].state_reg[7]_1\(0) => \genblk1[5].i_int_n_223\,
      storage_out(105 downto 0) => storage_out(105 downto 0)
    );
i_comb1: entity work.\system_axi_adc_decimate_0_cic_comb__parameterized0\
     port map (
      D(11 downto 0) => data_out(11 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      S(1) => i_comb0_n_106,
      S(0) => i_comb0_n_107,
      adc_clk => adc_clk,
      ce_comb => ce_comb,
      \data_stage[11]_13\(105 downto 0) => \data_stage[11]_13\(105 downto 0),
      \diff_carry__0_0\(3) => i_comb0_n_209,
      \diff_carry__0_0\(2) => i_comb0_n_210,
      \diff_carry__0_0\(1) => i_comb0_n_211,
      \diff_carry__0_0\(0) => i_comb0_n_212,
      \diff_carry__0_1\(3) => i_comb0_n_313,
      \diff_carry__0_1\(2) => i_comb0_n_314,
      \diff_carry__0_1\(1) => i_comb0_n_315,
      \diff_carry__0_1\(0) => i_comb0_n_316,
      \diff_carry__1_0\(3) => i_comb0_n_205,
      \diff_carry__1_0\(2) => i_comb0_n_206,
      \diff_carry__1_0\(1) => i_comb0_n_207,
      \diff_carry__1_0\(0) => i_comb0_n_208,
      \diff_carry__1_1\(3) => i_comb0_n_309,
      \diff_carry__1_1\(2) => i_comb0_n_310,
      \diff_carry__1_1\(1) => i_comb0_n_311,
      \diff_carry__1_1\(0) => i_comb0_n_312,
      \genblk2[0].shift_r[104].storage_reg[104][0]_0\(4 downto 0) => \genblk2[0].shift_r[104].storage_reg[104][0]\(4 downto 0),
      \genblk2[0].state_reg[103]_0\(3) => i_comb0_n_109,
      \genblk2[0].state_reg[103]_0\(2) => i_comb0_n_110,
      \genblk2[0].state_reg[103]_0\(1) => i_comb0_n_111,
      \genblk2[0].state_reg[103]_0\(0) => i_comb0_n_112,
      \genblk2[0].state_reg[103]_1\(3) => i_comb0_n_229,
      \genblk2[0].state_reg[103]_1\(2) => i_comb0_n_230,
      \genblk2[0].state_reg[103]_1\(1) => i_comb0_n_231,
      \genblk2[0].state_reg[103]_1\(0) => i_comb0_n_232,
      \genblk2[0].state_reg[105]_0\(0) => i_comb0_n_108,
      \genblk2[0].state_reg[95]_0\(3) => i_comb0_n_121,
      \genblk2[0].state_reg[95]_0\(2) => i_comb0_n_122,
      \genblk2[0].state_reg[95]_0\(1) => i_comb0_n_123,
      \genblk2[0].state_reg[95]_0\(0) => i_comb0_n_124,
      \genblk2[0].state_reg[95]_1\(3) => i_comb0_n_241,
      \genblk2[0].state_reg[95]_1\(2) => i_comb0_n_242,
      \genblk2[0].state_reg[95]_1\(1) => i_comb0_n_243,
      \genblk2[0].state_reg[95]_1\(0) => i_comb0_n_244,
      \genblk2[0].state_reg[95]_2\(3) => i_comb0_n_117,
      \genblk2[0].state_reg[95]_2\(2) => i_comb0_n_118,
      \genblk2[0].state_reg[95]_2\(1) => i_comb0_n_119,
      \genblk2[0].state_reg[95]_2\(0) => i_comb0_n_120,
      \genblk2[0].state_reg[95]_3\(3) => i_comb0_n_237,
      \genblk2[0].state_reg[95]_3\(2) => i_comb0_n_238,
      \genblk2[0].state_reg[95]_3\(1) => i_comb0_n_239,
      \genblk2[0].state_reg[95]_3\(0) => i_comb0_n_240,
      \genblk2[0].state_reg[99]_0\(3) => i_comb0_n_113,
      \genblk2[0].state_reg[99]_0\(2) => i_comb0_n_114,
      \genblk2[0].state_reg[99]_0\(1) => i_comb0_n_115,
      \genblk2[0].state_reg[99]_0\(0) => i_comb0_n_116,
      \genblk2[0].state_reg[99]_1\(3) => i_comb0_n_233,
      \genblk2[0].state_reg[99]_1\(2) => i_comb0_n_234,
      \genblk2[0].state_reg[99]_1\(1) => i_comb0_n_235,
      \genblk2[0].state_reg[99]_1\(0) => i_comb0_n_236,
      \genblk2[1].state_reg[75]_0\(3) => i_comb0_n_141,
      \genblk2[1].state_reg[75]_0\(2) => i_comb0_n_142,
      \genblk2[1].state_reg[75]_0\(1) => i_comb0_n_143,
      \genblk2[1].state_reg[75]_0\(0) => i_comb0_n_144,
      \genblk2[1].state_reg[75]_1\(3) => i_comb0_n_257,
      \genblk2[1].state_reg[75]_1\(2) => i_comb0_n_258,
      \genblk2[1].state_reg[75]_1\(1) => i_comb0_n_259,
      \genblk2[1].state_reg[75]_1\(0) => i_comb0_n_260,
      \genblk2[1].state_reg[75]_2\(3) => i_comb0_n_137,
      \genblk2[1].state_reg[75]_2\(2) => i_comb0_n_138,
      \genblk2[1].state_reg[75]_2\(1) => i_comb0_n_139,
      \genblk2[1].state_reg[75]_2\(0) => i_comb0_n_140,
      \genblk2[1].state_reg[75]_3\(3) => i_comb0_n_253,
      \genblk2[1].state_reg[75]_3\(2) => i_comb0_n_254,
      \genblk2[1].state_reg[75]_3\(1) => i_comb0_n_255,
      \genblk2[1].state_reg[75]_3\(0) => i_comb0_n_256,
      \genblk2[1].state_reg[79]_0\(3) => i_comb0_n_133,
      \genblk2[1].state_reg[79]_0\(2) => i_comb0_n_134,
      \genblk2[1].state_reg[79]_0\(1) => i_comb0_n_135,
      \genblk2[1].state_reg[79]_0\(0) => i_comb0_n_136,
      \genblk2[1].state_reg[79]_1\(3) => i_comb0_n_249,
      \genblk2[1].state_reg[79]_1\(2) => i_comb0_n_250,
      \genblk2[1].state_reg[79]_1\(1) => i_comb0_n_251,
      \genblk2[1].state_reg[79]_1\(0) => i_comb0_n_252,
      \genblk2[1].state_reg[83]_0\(3) => i_comb0_n_129,
      \genblk2[1].state_reg[83]_0\(2) => i_comb0_n_130,
      \genblk2[1].state_reg[83]_0\(1) => i_comb0_n_131,
      \genblk2[1].state_reg[83]_0\(0) => i_comb0_n_132,
      \genblk2[1].state_reg[83]_1\(3) => i_comb0_n_245,
      \genblk2[1].state_reg[83]_1\(2) => i_comb0_n_246,
      \genblk2[1].state_reg[83]_1\(1) => i_comb0_n_247,
      \genblk2[1].state_reg[83]_1\(0) => i_comb0_n_248,
      \genblk2[1].state_reg[85]_0\(3) => i_comb0_n_125,
      \genblk2[1].state_reg[85]_0\(2) => i_comb0_n_126,
      \genblk2[1].state_reg[85]_0\(1) => i_comb0_n_127,
      \genblk2[1].state_reg[85]_0\(0) => i_comb0_n_128,
      \genblk2[1].state_reg[85]_1\(3) => i_comb0_n_225,
      \genblk2[1].state_reg[85]_1\(2) => i_comb0_n_226,
      \genblk2[1].state_reg[85]_1\(1) => i_comb0_n_227,
      \genblk2[1].state_reg[85]_1\(0) => i_comb0_n_228,
      \genblk2[2].state_reg[55]_0\(3) => i_comb0_n_161,
      \genblk2[2].state_reg[55]_0\(2) => i_comb0_n_162,
      \genblk2[2].state_reg[55]_0\(1) => i_comb0_n_163,
      \genblk2[2].state_reg[55]_0\(0) => i_comb0_n_164,
      \genblk2[2].state_reg[55]_1\(3) => i_comb0_n_273,
      \genblk2[2].state_reg[55]_1\(2) => i_comb0_n_274,
      \genblk2[2].state_reg[55]_1\(1) => i_comb0_n_275,
      \genblk2[2].state_reg[55]_1\(0) => i_comb0_n_276,
      \genblk2[2].state_reg[55]_2\(3) => i_comb0_n_157,
      \genblk2[2].state_reg[55]_2\(2) => i_comb0_n_158,
      \genblk2[2].state_reg[55]_2\(1) => i_comb0_n_159,
      \genblk2[2].state_reg[55]_2\(0) => i_comb0_n_160,
      \genblk2[2].state_reg[55]_3\(3) => i_comb0_n_269,
      \genblk2[2].state_reg[55]_3\(2) => i_comb0_n_270,
      \genblk2[2].state_reg[55]_3\(1) => i_comb0_n_271,
      \genblk2[2].state_reg[55]_3\(0) => i_comb0_n_272,
      \genblk2[2].state_reg[59]_0\(3) => i_comb0_n_153,
      \genblk2[2].state_reg[59]_0\(2) => i_comb0_n_154,
      \genblk2[2].state_reg[59]_0\(1) => i_comb0_n_155,
      \genblk2[2].state_reg[59]_0\(0) => i_comb0_n_156,
      \genblk2[2].state_reg[59]_1\(3) => i_comb0_n_265,
      \genblk2[2].state_reg[59]_1\(2) => i_comb0_n_266,
      \genblk2[2].state_reg[59]_1\(1) => i_comb0_n_267,
      \genblk2[2].state_reg[59]_1\(0) => i_comb0_n_268,
      \genblk2[2].state_reg[63]_0\(3) => i_comb0_n_149,
      \genblk2[2].state_reg[63]_0\(2) => i_comb0_n_150,
      \genblk2[2].state_reg[63]_0\(1) => i_comb0_n_151,
      \genblk2[2].state_reg[63]_0\(0) => i_comb0_n_152,
      \genblk2[2].state_reg[63]_1\(3) => i_comb0_n_261,
      \genblk2[2].state_reg[63]_1\(2) => i_comb0_n_262,
      \genblk2[2].state_reg[63]_1\(1) => i_comb0_n_263,
      \genblk2[2].state_reg[63]_1\(0) => i_comb0_n_264,
      \genblk2[2].state_reg[65]_0\(3) => i_comb0_n_145,
      \genblk2[2].state_reg[65]_0\(2) => i_comb0_n_146,
      \genblk2[2].state_reg[65]_0\(1) => i_comb0_n_147,
      \genblk2[2].state_reg[65]_0\(0) => i_comb0_n_148,
      \genblk2[2].state_reg[65]_1\(3) => i_comb0_n_221,
      \genblk2[2].state_reg[65]_1\(2) => i_comb0_n_222,
      \genblk2[2].state_reg[65]_1\(1) => i_comb0_n_223,
      \genblk2[2].state_reg[65]_1\(0) => i_comb0_n_224,
      \genblk2[3].state_reg[35]_0\(3) => i_comb0_n_181,
      \genblk2[3].state_reg[35]_0\(2) => i_comb0_n_182,
      \genblk2[3].state_reg[35]_0\(1) => i_comb0_n_183,
      \genblk2[3].state_reg[35]_0\(0) => i_comb0_n_184,
      \genblk2[3].state_reg[35]_1\(3) => i_comb0_n_289,
      \genblk2[3].state_reg[35]_1\(2) => i_comb0_n_290,
      \genblk2[3].state_reg[35]_1\(1) => i_comb0_n_291,
      \genblk2[3].state_reg[35]_1\(0) => i_comb0_n_292,
      \genblk2[3].state_reg[35]_2\(3) => i_comb0_n_177,
      \genblk2[3].state_reg[35]_2\(2) => i_comb0_n_178,
      \genblk2[3].state_reg[35]_2\(1) => i_comb0_n_179,
      \genblk2[3].state_reg[35]_2\(0) => i_comb0_n_180,
      \genblk2[3].state_reg[35]_3\(3) => i_comb0_n_285,
      \genblk2[3].state_reg[35]_3\(2) => i_comb0_n_286,
      \genblk2[3].state_reg[35]_3\(1) => i_comb0_n_287,
      \genblk2[3].state_reg[35]_3\(0) => i_comb0_n_288,
      \genblk2[3].state_reg[39]_0\(3) => i_comb0_n_173,
      \genblk2[3].state_reg[39]_0\(2) => i_comb0_n_174,
      \genblk2[3].state_reg[39]_0\(1) => i_comb0_n_175,
      \genblk2[3].state_reg[39]_0\(0) => i_comb0_n_176,
      \genblk2[3].state_reg[39]_1\(3) => i_comb0_n_281,
      \genblk2[3].state_reg[39]_1\(2) => i_comb0_n_282,
      \genblk2[3].state_reg[39]_1\(1) => i_comb0_n_283,
      \genblk2[3].state_reg[39]_1\(0) => i_comb0_n_284,
      \genblk2[3].state_reg[43]_0\(3) => i_comb0_n_169,
      \genblk2[3].state_reg[43]_0\(2) => i_comb0_n_170,
      \genblk2[3].state_reg[43]_0\(1) => i_comb0_n_171,
      \genblk2[3].state_reg[43]_0\(0) => i_comb0_n_172,
      \genblk2[3].state_reg[43]_1\(3) => i_comb0_n_277,
      \genblk2[3].state_reg[43]_1\(2) => i_comb0_n_278,
      \genblk2[3].state_reg[43]_1\(1) => i_comb0_n_279,
      \genblk2[3].state_reg[43]_1\(0) => i_comb0_n_280,
      \genblk2[3].state_reg[45]_0\(3) => i_comb0_n_165,
      \genblk2[3].state_reg[45]_0\(2) => i_comb0_n_166,
      \genblk2[3].state_reg[45]_0\(1) => i_comb0_n_167,
      \genblk2[3].state_reg[45]_0\(0) => i_comb0_n_168,
      \genblk2[3].state_reg[45]_1\(3) => i_comb0_n_217,
      \genblk2[3].state_reg[45]_1\(2) => i_comb0_n_218,
      \genblk2[3].state_reg[45]_1\(1) => i_comb0_n_219,
      \genblk2[3].state_reg[45]_1\(0) => i_comb0_n_220,
      \genblk2[4].state_reg[15]_0\(3) => i_comb0_n_201,
      \genblk2[4].state_reg[15]_0\(2) => i_comb0_n_202,
      \genblk2[4].state_reg[15]_0\(1) => i_comb0_n_203,
      \genblk2[4].state_reg[15]_0\(0) => i_comb0_n_204,
      \genblk2[4].state_reg[15]_1\(3) => i_comb0_n_305,
      \genblk2[4].state_reg[15]_1\(2) => i_comb0_n_306,
      \genblk2[4].state_reg[15]_1\(1) => i_comb0_n_307,
      \genblk2[4].state_reg[15]_1\(0) => i_comb0_n_308,
      \genblk2[4].state_reg[15]_2\(3) => i_comb0_n_197,
      \genblk2[4].state_reg[15]_2\(2) => i_comb0_n_198,
      \genblk2[4].state_reg[15]_2\(1) => i_comb0_n_199,
      \genblk2[4].state_reg[15]_2\(0) => i_comb0_n_200,
      \genblk2[4].state_reg[15]_3\(3) => i_comb0_n_301,
      \genblk2[4].state_reg[15]_3\(2) => i_comb0_n_302,
      \genblk2[4].state_reg[15]_3\(1) => i_comb0_n_303,
      \genblk2[4].state_reg[15]_3\(0) => i_comb0_n_304,
      \genblk2[4].state_reg[19]_0\(3) => i_comb0_n_193,
      \genblk2[4].state_reg[19]_0\(2) => i_comb0_n_194,
      \genblk2[4].state_reg[19]_0\(1) => i_comb0_n_195,
      \genblk2[4].state_reg[19]_0\(0) => i_comb0_n_196,
      \genblk2[4].state_reg[19]_1\(3) => i_comb0_n_297,
      \genblk2[4].state_reg[19]_1\(2) => i_comb0_n_298,
      \genblk2[4].state_reg[19]_1\(1) => i_comb0_n_299,
      \genblk2[4].state_reg[19]_1\(0) => i_comb0_n_300,
      \genblk2[4].state_reg[23]_0\(3) => i_comb0_n_189,
      \genblk2[4].state_reg[23]_0\(2) => i_comb0_n_190,
      \genblk2[4].state_reg[23]_0\(1) => i_comb0_n_191,
      \genblk2[4].state_reg[23]_0\(0) => i_comb0_n_192,
      \genblk2[4].state_reg[23]_1\(3) => i_comb0_n_293,
      \genblk2[4].state_reg[23]_1\(2) => i_comb0_n_294,
      \genblk2[4].state_reg[23]_1\(1) => i_comb0_n_295,
      \genblk2[4].state_reg[23]_1\(0) => i_comb0_n_296,
      \genblk2[4].state_reg[25]_0\(3) => i_comb0_n_185,
      \genblk2[4].state_reg[25]_0\(2) => i_comb0_n_186,
      \genblk2[4].state_reg[25]_0\(1) => i_comb0_n_187,
      \genblk2[4].state_reg[25]_0\(0) => i_comb0_n_188,
      \genblk2[4].state_reg[25]_1\(3) => i_comb0_n_213,
      \genblk2[4].state_reg[25]_1\(2) => i_comb0_n_214,
      \genblk2[4].state_reg[25]_1\(1) => i_comb0_n_215,
      \genblk2[4].state_reg[25]_1\(0) => i_comb0_n_216,
      storage_out(105 downto 0) => storage_out(105 downto 0)
    );
\phase_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^adc_cic_valid_b\,
      I1 => phase,
      O => ce_out_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_ad_iqcor is
  port (
    adc_dec_valid_b : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_dec_data_a : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc_clk : in STD_LOGIC;
    \g_loop[0].valid_int_reg_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    adc_data_a : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_ddata_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_ddata_reg[15]\ : in STD_LOGIC;
    \p1_ddata_reg[13]\ : in STD_LOGIC;
    \p1_ddata_reg[12]\ : in STD_LOGIC;
    \p1_ddata_reg[11]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_ad_iqcor : entity is "ad_iqcor";
end system_axi_adc_decimate_0_ad_iqcor;

architecture STRUCTURE of system_axi_adc_decimate_0_ad_iqcor is
  signal \g_loop[0].i_mul_i_n_16\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_17\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_18\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_19\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_20\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_21\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_22\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_23\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_24\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_25\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_26\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_27\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_28\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_29\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_30\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \g_loop[0].p1_data_p\ : STD_LOGIC_VECTOR ( 29 downto 14 );
  signal \g_loop[0].p1_data_p_i_s\ : STD_LOGIC_VECTOR ( 29 downto 14 );
  signal \g_loop[0].p1_valid_reg_srl5_n_0\ : STD_LOGIC;
  signal iqcor_coeff_1_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g_loop[0].data_int[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[10]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[11]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[12]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[13]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[14]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[15]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[2]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[5]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[6]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[7]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[8]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[9]_i_1\ : label is "soft_lutpair138";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \g_loop[0].p1_valid_reg_srl5\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop ";
  attribute srl_name : string;
  attribute srl_name of \g_loop[0].p1_valid_reg_srl5\ : label is "inst/\axi_adc_decimate_filter/i_scale_correction_a/g_loop[0].p1_valid_reg_srl5 ";
begin
\decimation_counter1_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(7),
      I1 => Q(7),
      I2 => \out\(6),
      I3 => Q(6),
      O => S(3)
    );
\decimation_counter1_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(5),
      I1 => Q(5),
      I2 => \out\(4),
      I3 => Q(4),
      O => S(2)
    );
\decimation_counter1_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(3),
      I1 => Q(3),
      I2 => \out\(2),
      I3 => Q(2),
      O => S(1)
    );
\decimation_counter1_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(1),
      I1 => Q(1),
      I2 => \out\(0),
      I3 => Q(0),
      O => S(0)
    );
\g_loop[0].data_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(14),
      I1 => Q(24),
      I2 => \g_loop[0].p1_data_i\(0),
      O => p_0_in(0)
    );
\g_loop[0].data_int[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(24),
      I1 => Q(24),
      I2 => \g_loop[0].p1_data_i\(10),
      O => p_0_in(10)
    );
\g_loop[0].data_int[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(25),
      I1 => Q(24),
      I2 => \g_loop[0].p1_data_i\(11),
      O => p_0_in(11)
    );
\g_loop[0].data_int[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(26),
      I1 => Q(24),
      I2 => \g_loop[0].p1_data_i\(12),
      O => p_0_in(12)
    );
\g_loop[0].data_int[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(27),
      I1 => Q(24),
      I2 => \g_loop[0].p1_data_i\(13),
      O => p_0_in(13)
    );
\g_loop[0].data_int[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(28),
      I1 => Q(24),
      I2 => \g_loop[0].p1_data_i\(15),
      O => p_0_in(14)
    );
\g_loop[0].data_int[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(29),
      I1 => Q(24),
      I2 => \g_loop[0].p1_data_i\(15),
      O => p_0_in(15)
    );
\g_loop[0].data_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(15),
      I1 => Q(24),
      I2 => \g_loop[0].p1_data_i\(1),
      O => p_0_in(1)
    );
\g_loop[0].data_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(16),
      I1 => Q(24),
      I2 => \g_loop[0].p1_data_i\(2),
      O => p_0_in(2)
    );
\g_loop[0].data_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(17),
      I1 => Q(24),
      I2 => \g_loop[0].p1_data_i\(3),
      O => p_0_in(3)
    );
\g_loop[0].data_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(18),
      I1 => Q(24),
      I2 => \g_loop[0].p1_data_i\(4),
      O => p_0_in(4)
    );
\g_loop[0].data_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(19),
      I1 => Q(24),
      I2 => \g_loop[0].p1_data_i\(5),
      O => p_0_in(5)
    );
\g_loop[0].data_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(20),
      I1 => Q(24),
      I2 => \g_loop[0].p1_data_i\(6),
      O => p_0_in(6)
    );
\g_loop[0].data_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(21),
      I1 => Q(24),
      I2 => \g_loop[0].p1_data_i\(7),
      O => p_0_in(7)
    );
\g_loop[0].data_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(22),
      I1 => Q(24),
      I2 => \g_loop[0].p1_data_i\(8),
      O => p_0_in(8)
    );
\g_loop[0].data_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(23),
      I1 => Q(24),
      I2 => \g_loop[0].p1_data_i\(9),
      O => p_0_in(9)
    );
\g_loop[0].data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => p_0_in(0),
      Q => adc_dec_data_a(0),
      R => '0'
    );
\g_loop[0].data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => p_0_in(10),
      Q => adc_dec_data_a(10),
      R => '0'
    );
\g_loop[0].data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => p_0_in(11),
      Q => adc_dec_data_a(11),
      R => '0'
    );
\g_loop[0].data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => p_0_in(12),
      Q => adc_dec_data_a(12),
      R => '0'
    );
\g_loop[0].data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => p_0_in(13),
      Q => adc_dec_data_a(13),
      R => '0'
    );
\g_loop[0].data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => p_0_in(14),
      Q => adc_dec_data_a(14),
      R => '0'
    );
\g_loop[0].data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => p_0_in(15),
      Q => adc_dec_data_a(15),
      R => '0'
    );
\g_loop[0].data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => p_0_in(1),
      Q => adc_dec_data_a(1),
      R => '0'
    );
\g_loop[0].data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => p_0_in(2),
      Q => adc_dec_data_a(2),
      R => '0'
    );
\g_loop[0].data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => p_0_in(3),
      Q => adc_dec_data_a(3),
      R => '0'
    );
\g_loop[0].data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => p_0_in(4),
      Q => adc_dec_data_a(4),
      R => '0'
    );
\g_loop[0].data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => p_0_in(5),
      Q => adc_dec_data_a(5),
      R => '0'
    );
\g_loop[0].data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => p_0_in(6),
      Q => adc_dec_data_a(6),
      R => '0'
    );
\g_loop[0].data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => p_0_in(7),
      Q => adc_dec_data_a(7),
      R => '0'
    );
\g_loop[0].data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => p_0_in(8),
      Q => adc_dec_data_a(8),
      R => '0'
    );
\g_loop[0].data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => p_0_in(9),
      Q => adc_dec_data_a(9),
      R => '0'
    );
\g_loop[0].i_mul_i\: entity work.system_axi_adc_decimate_0_ad_mul_3
     port map (
      A(14 downto 0) => A(14 downto 0),
      D(15 downto 0) => \g_loop[0].p1_data_p_i_s\(29 downto 14),
      Q(15 downto 0) => iqcor_coeff_1_r(15 downto 0),
      adc_clk => adc_clk,
      adc_clk_0 => \g_loop[0].i_mul_i_n_20\,
      adc_clk_1 => \g_loop[0].i_mul_i_n_21\,
      adc_clk_10 => \g_loop[0].i_mul_i_n_30\,
      adc_clk_2 => \g_loop[0].i_mul_i_n_22\,
      adc_clk_3 => \g_loop[0].i_mul_i_n_23\,
      adc_clk_4 => \g_loop[0].i_mul_i_n_24\,
      adc_clk_5 => \g_loop[0].i_mul_i_n_25\,
      adc_clk_6 => \g_loop[0].i_mul_i_n_26\,
      adc_clk_7 => \g_loop[0].i_mul_i_n_27\,
      adc_clk_8 => \g_loop[0].i_mul_i_n_28\,
      adc_clk_9 => \g_loop[0].i_mul_i_n_29\,
      adc_data_a(0) => adc_data_a(0),
      \p1_ddata_reg[11]_0\ => \g_loop[0].i_mul_i_n_19\,
      \p1_ddata_reg[11]_1\(0) => \p1_ddata_reg[11]\(0),
      \p1_ddata_reg[11]_2\ => \p1_ddata_reg[11]_0\,
      \p1_ddata_reg[12]_0\ => \g_loop[0].i_mul_i_n_18\,
      \p1_ddata_reg[12]_1\ => \p1_ddata_reg[12]\,
      \p1_ddata_reg[13]_0\ => \g_loop[0].i_mul_i_n_17\,
      \p1_ddata_reg[13]_1\ => \p1_ddata_reg[13]\,
      \p1_ddata_reg[15]_0\ => \g_loop[0].i_mul_i_n_16\,
      \p1_ddata_reg[15]_1\ => \p1_ddata_reg[15]\
    );
\g_loop[0].p1_data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_30\,
      Q => \g_loop[0].p1_data_i\(0),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_20\,
      Q => \g_loop[0].p1_data_i\(10),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_19\,
      Q => \g_loop[0].p1_data_i\(11),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_18\,
      Q => \g_loop[0].p1_data_i\(12),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_17\,
      Q => \g_loop[0].p1_data_i\(13),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_16\,
      Q => \g_loop[0].p1_data_i\(15),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_29\,
      Q => \g_loop[0].p1_data_i\(1),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_28\,
      Q => \g_loop[0].p1_data_i\(2),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_27\,
      Q => \g_loop[0].p1_data_i\(3),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_26\,
      Q => \g_loop[0].p1_data_i\(4),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_25\,
      Q => \g_loop[0].p1_data_i\(5),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_24\,
      Q => \g_loop[0].p1_data_i\(6),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_23\,
      Q => \g_loop[0].p1_data_i\(7),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_22\,
      Q => \g_loop[0].p1_data_i\(8),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_21\,
      Q => \g_loop[0].p1_data_i\(9),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(14),
      Q => \g_loop[0].p1_data_p\(14),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(15),
      Q => \g_loop[0].p1_data_p\(15),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(16),
      Q => \g_loop[0].p1_data_p\(16),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(17),
      Q => \g_loop[0].p1_data_p\(17),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(18),
      Q => \g_loop[0].p1_data_p\(18),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(19),
      Q => \g_loop[0].p1_data_p\(19),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(20),
      Q => \g_loop[0].p1_data_p\(20),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(21),
      Q => \g_loop[0].p1_data_p\(21),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(22),
      Q => \g_loop[0].p1_data_p\(22),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(23),
      Q => \g_loop[0].p1_data_p\(23),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(24),
      Q => \g_loop[0].p1_data_p\(24),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(25),
      Q => \g_loop[0].p1_data_p\(25),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(26),
      Q => \g_loop[0].p1_data_p\(26),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(27),
      Q => \g_loop[0].p1_data_p\(27),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(28),
      Q => \g_loop[0].p1_data_p\(28),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(29),
      Q => \g_loop[0].p1_data_p\(29),
      R => '0'
    );
\g_loop[0].p1_valid_reg_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => adc_clk,
      D => \g_loop[0].valid_int_reg_0\,
      Q => \g_loop[0].p1_valid_reg_srl5_n_0\
    );
\g_loop[0].valid_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_valid_reg_srl5_n_0\,
      Q => adc_dec_valid_b,
      R => '0'
    );
\iqcor_coeff_1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => Q(8),
      Q => iqcor_coeff_1_r(0),
      R => '0'
    );
\iqcor_coeff_1_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => Q(18),
      Q => iqcor_coeff_1_r(10),
      R => '0'
    );
\iqcor_coeff_1_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => Q(19),
      Q => iqcor_coeff_1_r(11),
      R => '0'
    );
\iqcor_coeff_1_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => Q(20),
      Q => iqcor_coeff_1_r(12),
      R => '0'
    );
\iqcor_coeff_1_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => Q(21),
      Q => iqcor_coeff_1_r(13),
      R => '0'
    );
\iqcor_coeff_1_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => Q(22),
      Q => iqcor_coeff_1_r(14),
      R => '0'
    );
\iqcor_coeff_1_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => Q(23),
      Q => iqcor_coeff_1_r(15),
      R => '0'
    );
\iqcor_coeff_1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => Q(9),
      Q => iqcor_coeff_1_r(1),
      R => '0'
    );
\iqcor_coeff_1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => Q(10),
      Q => iqcor_coeff_1_r(2),
      R => '0'
    );
\iqcor_coeff_1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => Q(11),
      Q => iqcor_coeff_1_r(3),
      R => '0'
    );
\iqcor_coeff_1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => Q(12),
      Q => iqcor_coeff_1_r(4),
      R => '0'
    );
\iqcor_coeff_1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => Q(13),
      Q => iqcor_coeff_1_r(5),
      R => '0'
    );
\iqcor_coeff_1_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => Q(14),
      Q => iqcor_coeff_1_r(6),
      R => '0'
    );
\iqcor_coeff_1_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => Q(15),
      Q => iqcor_coeff_1_r(7),
      R => '0'
    );
\iqcor_coeff_1_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => Q(16),
      Q => iqcor_coeff_1_r(8),
      R => '0'
    );
\iqcor_coeff_1_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => Q(17),
      Q => iqcor_coeff_1_r(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_ad_iqcor_2 is
  port (
    adc_dec_data_b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc_clk : in STD_LOGIC;
    adc_data_b : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_ddata_reg[15]\ : in STD_LOGIC;
    \p1_ddata_reg[13]\ : in STD_LOGIC;
    \p1_ddata_reg[12]\ : in STD_LOGIC;
    \p1_ddata_reg[11]\ : in STD_LOGIC;
    \g_loop[0].data_int_reg[15]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_ad_iqcor_2 : entity is "ad_iqcor";
end system_axi_adc_decimate_0_ad_iqcor_2;

architecture STRUCTURE of system_axi_adc_decimate_0_ad_iqcor_2 is
  signal \g_loop[0].data_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \g_loop[0].data_int[10]_i_1_n_0\ : STD_LOGIC;
  signal \g_loop[0].data_int[11]_i_1_n_0\ : STD_LOGIC;
  signal \g_loop[0].data_int[12]_i_1_n_0\ : STD_LOGIC;
  signal \g_loop[0].data_int[13]_i_1_n_0\ : STD_LOGIC;
  signal \g_loop[0].data_int[14]_i_1_n_0\ : STD_LOGIC;
  signal \g_loop[0].data_int[15]_i_1_n_0\ : STD_LOGIC;
  signal \g_loop[0].data_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \g_loop[0].data_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \g_loop[0].data_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \g_loop[0].data_int[4]_i_1_n_0\ : STD_LOGIC;
  signal \g_loop[0].data_int[5]_i_1_n_0\ : STD_LOGIC;
  signal \g_loop[0].data_int[6]_i_1_n_0\ : STD_LOGIC;
  signal \g_loop[0].data_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \g_loop[0].data_int[8]_i_1_n_0\ : STD_LOGIC;
  signal \g_loop[0].data_int[9]_i_1_n_0\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_16\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_17\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_18\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_19\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_20\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_21\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_22\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_23\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_24\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_25\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_26\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_27\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_28\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_29\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_30\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_i_s\ : STD_LOGIC_VECTOR ( 29 downto 14 );
  signal \g_loop[0].p1_data_p_reg_n_0_[14]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_reg_n_0_[15]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_reg_n_0_[16]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_reg_n_0_[17]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_reg_n_0_[18]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_reg_n_0_[19]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_reg_n_0_[20]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_reg_n_0_[21]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_reg_n_0_[22]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_reg_n_0_[23]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_reg_n_0_[24]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_reg_n_0_[25]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_reg_n_0_[26]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_reg_n_0_[27]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_reg_n_0_[28]\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_reg_n_0_[29]\ : STD_LOGIC;
  signal iqcor_coeff_1_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g_loop[0].data_int[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[10]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[11]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[12]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[13]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[14]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[15]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[4]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[5]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[6]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[7]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[8]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[9]_i_1\ : label is "soft_lutpair146";
begin
\g_loop[0].data_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p_reg_n_0_[14]\,
      I1 => \g_loop[0].data_int_reg[15]_0\(16),
      I2 => \g_loop[0].p1_data_i_reg_n_0_[0]\,
      O => \g_loop[0].data_int[0]_i_1_n_0\
    );
\g_loop[0].data_int[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p_reg_n_0_[24]\,
      I1 => \g_loop[0].data_int_reg[15]_0\(16),
      I2 => \g_loop[0].p1_data_i_reg_n_0_[10]\,
      O => \g_loop[0].data_int[10]_i_1_n_0\
    );
\g_loop[0].data_int[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p_reg_n_0_[25]\,
      I1 => \g_loop[0].data_int_reg[15]_0\(16),
      I2 => \g_loop[0].p1_data_i_reg_n_0_[11]\,
      O => \g_loop[0].data_int[11]_i_1_n_0\
    );
\g_loop[0].data_int[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p_reg_n_0_[26]\,
      I1 => \g_loop[0].data_int_reg[15]_0\(16),
      I2 => \g_loop[0].p1_data_i_reg_n_0_[12]\,
      O => \g_loop[0].data_int[12]_i_1_n_0\
    );
\g_loop[0].data_int[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p_reg_n_0_[27]\,
      I1 => \g_loop[0].data_int_reg[15]_0\(16),
      I2 => \g_loop[0].p1_data_i_reg_n_0_[13]\,
      O => \g_loop[0].data_int[13]_i_1_n_0\
    );
\g_loop[0].data_int[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p_reg_n_0_[28]\,
      I1 => \g_loop[0].data_int_reg[15]_0\(16),
      I2 => \g_loop[0].p1_data_i_reg_n_0_[15]\,
      O => \g_loop[0].data_int[14]_i_1_n_0\
    );
\g_loop[0].data_int[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p_reg_n_0_[29]\,
      I1 => \g_loop[0].data_int_reg[15]_0\(16),
      I2 => \g_loop[0].p1_data_i_reg_n_0_[15]\,
      O => \g_loop[0].data_int[15]_i_1_n_0\
    );
\g_loop[0].data_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p_reg_n_0_[15]\,
      I1 => \g_loop[0].data_int_reg[15]_0\(16),
      I2 => \g_loop[0].p1_data_i_reg_n_0_[1]\,
      O => \g_loop[0].data_int[1]_i_1_n_0\
    );
\g_loop[0].data_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p_reg_n_0_[16]\,
      I1 => \g_loop[0].data_int_reg[15]_0\(16),
      I2 => \g_loop[0].p1_data_i_reg_n_0_[2]\,
      O => \g_loop[0].data_int[2]_i_1_n_0\
    );
\g_loop[0].data_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p_reg_n_0_[17]\,
      I1 => \g_loop[0].data_int_reg[15]_0\(16),
      I2 => \g_loop[0].p1_data_i_reg_n_0_[3]\,
      O => \g_loop[0].data_int[3]_i_1_n_0\
    );
\g_loop[0].data_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p_reg_n_0_[18]\,
      I1 => \g_loop[0].data_int_reg[15]_0\(16),
      I2 => \g_loop[0].p1_data_i_reg_n_0_[4]\,
      O => \g_loop[0].data_int[4]_i_1_n_0\
    );
\g_loop[0].data_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p_reg_n_0_[19]\,
      I1 => \g_loop[0].data_int_reg[15]_0\(16),
      I2 => \g_loop[0].p1_data_i_reg_n_0_[5]\,
      O => \g_loop[0].data_int[5]_i_1_n_0\
    );
\g_loop[0].data_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p_reg_n_0_[20]\,
      I1 => \g_loop[0].data_int_reg[15]_0\(16),
      I2 => \g_loop[0].p1_data_i_reg_n_0_[6]\,
      O => \g_loop[0].data_int[6]_i_1_n_0\
    );
\g_loop[0].data_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p_reg_n_0_[21]\,
      I1 => \g_loop[0].data_int_reg[15]_0\(16),
      I2 => \g_loop[0].p1_data_i_reg_n_0_[7]\,
      O => \g_loop[0].data_int[7]_i_1_n_0\
    );
\g_loop[0].data_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p_reg_n_0_[22]\,
      I1 => \g_loop[0].data_int_reg[15]_0\(16),
      I2 => \g_loop[0].p1_data_i_reg_n_0_[8]\,
      O => \g_loop[0].data_int[8]_i_1_n_0\
    );
\g_loop[0].data_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p_reg_n_0_[23]\,
      I1 => \g_loop[0].data_int_reg[15]_0\(16),
      I2 => \g_loop[0].p1_data_i_reg_n_0_[9]\,
      O => \g_loop[0].data_int[9]_i_1_n_0\
    );
\g_loop[0].data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int[0]_i_1_n_0\,
      Q => adc_dec_data_b(0),
      R => '0'
    );
\g_loop[0].data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int[10]_i_1_n_0\,
      Q => adc_dec_data_b(10),
      R => '0'
    );
\g_loop[0].data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int[11]_i_1_n_0\,
      Q => adc_dec_data_b(11),
      R => '0'
    );
\g_loop[0].data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int[12]_i_1_n_0\,
      Q => adc_dec_data_b(12),
      R => '0'
    );
\g_loop[0].data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int[13]_i_1_n_0\,
      Q => adc_dec_data_b(13),
      R => '0'
    );
\g_loop[0].data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int[14]_i_1_n_0\,
      Q => adc_dec_data_b(14),
      R => '0'
    );
\g_loop[0].data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int[15]_i_1_n_0\,
      Q => adc_dec_data_b(15),
      R => '0'
    );
\g_loop[0].data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int[1]_i_1_n_0\,
      Q => adc_dec_data_b(1),
      R => '0'
    );
\g_loop[0].data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int[2]_i_1_n_0\,
      Q => adc_dec_data_b(2),
      R => '0'
    );
\g_loop[0].data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int[3]_i_1_n_0\,
      Q => adc_dec_data_b(3),
      R => '0'
    );
\g_loop[0].data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int[4]_i_1_n_0\,
      Q => adc_dec_data_b(4),
      R => '0'
    );
\g_loop[0].data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int[5]_i_1_n_0\,
      Q => adc_dec_data_b(5),
      R => '0'
    );
\g_loop[0].data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int[6]_i_1_n_0\,
      Q => adc_dec_data_b(6),
      R => '0'
    );
\g_loop[0].data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int[7]_i_1_n_0\,
      Q => adc_dec_data_b(7),
      R => '0'
    );
\g_loop[0].data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int[8]_i_1_n_0\,
      Q => adc_dec_data_b(8),
      R => '0'
    );
\g_loop[0].data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int[9]_i_1_n_0\,
      Q => adc_dec_data_b(9),
      R => '0'
    );
\g_loop[0].i_mul_i\: entity work.system_axi_adc_decimate_0_ad_mul
     port map (
      A(14 downto 0) => A(14 downto 0),
      D(15 downto 0) => \g_loop[0].p1_data_p_i_s\(29 downto 14),
      Q(15 downto 0) => iqcor_coeff_1_r(15 downto 0),
      adc_clk => adc_clk,
      adc_clk_0 => \g_loop[0].i_mul_i_n_20\,
      adc_clk_1 => \g_loop[0].i_mul_i_n_21\,
      adc_clk_10 => \g_loop[0].i_mul_i_n_30\,
      adc_clk_2 => \g_loop[0].i_mul_i_n_22\,
      adc_clk_3 => \g_loop[0].i_mul_i_n_23\,
      adc_clk_4 => \g_loop[0].i_mul_i_n_24\,
      adc_clk_5 => \g_loop[0].i_mul_i_n_25\,
      adc_clk_6 => \g_loop[0].i_mul_i_n_26\,
      adc_clk_7 => \g_loop[0].i_mul_i_n_27\,
      adc_clk_8 => \g_loop[0].i_mul_i_n_28\,
      adc_clk_9 => \g_loop[0].i_mul_i_n_29\,
      adc_data_b(0) => adc_data_b(0),
      \p1_ddata_reg[11]_0\ => \g_loop[0].i_mul_i_n_19\,
      \p1_ddata_reg[11]_1\(0) => Q(0),
      \p1_ddata_reg[11]_2\ => \p1_ddata_reg[11]\,
      \p1_ddata_reg[12]_0\ => \g_loop[0].i_mul_i_n_18\,
      \p1_ddata_reg[12]_1\ => \p1_ddata_reg[12]\,
      \p1_ddata_reg[13]_0\ => \g_loop[0].i_mul_i_n_17\,
      \p1_ddata_reg[13]_1\ => \p1_ddata_reg[13]\,
      \p1_ddata_reg[15]_0\ => \g_loop[0].i_mul_i_n_16\,
      \p1_ddata_reg[15]_1\ => \p1_ddata_reg[15]\
    );
\g_loop[0].p1_data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_30\,
      Q => \g_loop[0].p1_data_i_reg_n_0_[0]\,
      R => '0'
    );
\g_loop[0].p1_data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_20\,
      Q => \g_loop[0].p1_data_i_reg_n_0_[10]\,
      R => '0'
    );
\g_loop[0].p1_data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_19\,
      Q => \g_loop[0].p1_data_i_reg_n_0_[11]\,
      R => '0'
    );
\g_loop[0].p1_data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_18\,
      Q => \g_loop[0].p1_data_i_reg_n_0_[12]\,
      R => '0'
    );
\g_loop[0].p1_data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_17\,
      Q => \g_loop[0].p1_data_i_reg_n_0_[13]\,
      R => '0'
    );
\g_loop[0].p1_data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_16\,
      Q => \g_loop[0].p1_data_i_reg_n_0_[15]\,
      R => '0'
    );
\g_loop[0].p1_data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_29\,
      Q => \g_loop[0].p1_data_i_reg_n_0_[1]\,
      R => '0'
    );
\g_loop[0].p1_data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_28\,
      Q => \g_loop[0].p1_data_i_reg_n_0_[2]\,
      R => '0'
    );
\g_loop[0].p1_data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_27\,
      Q => \g_loop[0].p1_data_i_reg_n_0_[3]\,
      R => '0'
    );
\g_loop[0].p1_data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_26\,
      Q => \g_loop[0].p1_data_i_reg_n_0_[4]\,
      R => '0'
    );
\g_loop[0].p1_data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_25\,
      Q => \g_loop[0].p1_data_i_reg_n_0_[5]\,
      R => '0'
    );
\g_loop[0].p1_data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_24\,
      Q => \g_loop[0].p1_data_i_reg_n_0_[6]\,
      R => '0'
    );
\g_loop[0].p1_data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_23\,
      Q => \g_loop[0].p1_data_i_reg_n_0_[7]\,
      R => '0'
    );
\g_loop[0].p1_data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_22\,
      Q => \g_loop[0].p1_data_i_reg_n_0_[8]\,
      R => '0'
    );
\g_loop[0].p1_data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_21\,
      Q => \g_loop[0].p1_data_i_reg_n_0_[9]\,
      R => '0'
    );
\g_loop[0].p1_data_p_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(14),
      Q => \g_loop[0].p1_data_p_reg_n_0_[14]\,
      R => '0'
    );
\g_loop[0].p1_data_p_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(15),
      Q => \g_loop[0].p1_data_p_reg_n_0_[15]\,
      R => '0'
    );
\g_loop[0].p1_data_p_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(16),
      Q => \g_loop[0].p1_data_p_reg_n_0_[16]\,
      R => '0'
    );
\g_loop[0].p1_data_p_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(17),
      Q => \g_loop[0].p1_data_p_reg_n_0_[17]\,
      R => '0'
    );
\g_loop[0].p1_data_p_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(18),
      Q => \g_loop[0].p1_data_p_reg_n_0_[18]\,
      R => '0'
    );
\g_loop[0].p1_data_p_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(19),
      Q => \g_loop[0].p1_data_p_reg_n_0_[19]\,
      R => '0'
    );
\g_loop[0].p1_data_p_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(20),
      Q => \g_loop[0].p1_data_p_reg_n_0_[20]\,
      R => '0'
    );
\g_loop[0].p1_data_p_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(21),
      Q => \g_loop[0].p1_data_p_reg_n_0_[21]\,
      R => '0'
    );
\g_loop[0].p1_data_p_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(22),
      Q => \g_loop[0].p1_data_p_reg_n_0_[22]\,
      R => '0'
    );
\g_loop[0].p1_data_p_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(23),
      Q => \g_loop[0].p1_data_p_reg_n_0_[23]\,
      R => '0'
    );
\g_loop[0].p1_data_p_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(24),
      Q => \g_loop[0].p1_data_p_reg_n_0_[24]\,
      R => '0'
    );
\g_loop[0].p1_data_p_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(25),
      Q => \g_loop[0].p1_data_p_reg_n_0_[25]\,
      R => '0'
    );
\g_loop[0].p1_data_p_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(26),
      Q => \g_loop[0].p1_data_p_reg_n_0_[26]\,
      R => '0'
    );
\g_loop[0].p1_data_p_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(27),
      Q => \g_loop[0].p1_data_p_reg_n_0_[27]\,
      R => '0'
    );
\g_loop[0].p1_data_p_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(28),
      Q => \g_loop[0].p1_data_p_reg_n_0_[28]\,
      R => '0'
    );
\g_loop[0].p1_data_p_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(29),
      Q => \g_loop[0].p1_data_p_reg_n_0_[29]\,
      R => '0'
    );
\iqcor_coeff_1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int_reg[15]_0\(0),
      Q => iqcor_coeff_1_r(0),
      R => '0'
    );
\iqcor_coeff_1_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int_reg[15]_0\(10),
      Q => iqcor_coeff_1_r(10),
      R => '0'
    );
\iqcor_coeff_1_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int_reg[15]_0\(11),
      Q => iqcor_coeff_1_r(11),
      R => '0'
    );
\iqcor_coeff_1_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int_reg[15]_0\(12),
      Q => iqcor_coeff_1_r(12),
      R => '0'
    );
\iqcor_coeff_1_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int_reg[15]_0\(13),
      Q => iqcor_coeff_1_r(13),
      R => '0'
    );
\iqcor_coeff_1_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int_reg[15]_0\(14),
      Q => iqcor_coeff_1_r(14),
      R => '0'
    );
\iqcor_coeff_1_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int_reg[15]_0\(15),
      Q => iqcor_coeff_1_r(15),
      R => '0'
    );
\iqcor_coeff_1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int_reg[15]_0\(1),
      Q => iqcor_coeff_1_r(1),
      R => '0'
    );
\iqcor_coeff_1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int_reg[15]_0\(2),
      Q => iqcor_coeff_1_r(2),
      R => '0'
    );
\iqcor_coeff_1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int_reg[15]_0\(3),
      Q => iqcor_coeff_1_r(3),
      R => '0'
    );
\iqcor_coeff_1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int_reg[15]_0\(4),
      Q => iqcor_coeff_1_r(4),
      R => '0'
    );
\iqcor_coeff_1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int_reg[15]_0\(5),
      Q => iqcor_coeff_1_r(5),
      R => '0'
    );
\iqcor_coeff_1_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int_reg[15]_0\(6),
      Q => iqcor_coeff_1_r(6),
      R => '0'
    );
\iqcor_coeff_1_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int_reg[15]_0\(7),
      Q => iqcor_coeff_1_r(7),
      R => '0'
    );
\iqcor_coeff_1_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int_reg[15]_0\(8),
      Q => iqcor_coeff_1_r(8),
      R => '0'
    );
\iqcor_coeff_1_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \g_loop[0].data_int_reg[15]_0\(9),
      Q => iqcor_coeff_1_r(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_axi_adc_decimate_filter is
  port (
    adc_dec_valid_b : out STD_LOGIC;
    \counter_reg[16]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \counter_reg[16]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    adc_dec_data_a : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_dec_data_b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_rst : in STD_LOGIC;
    adc_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[16]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_reg[16]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[16]_3\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \counter_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_reg[12]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_reg[16]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \decimation_counter1_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \decimation_counter1_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \decimation_counter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_valid_a : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 68 downto 0 );
    adc_valid_b : in STD_LOGIC;
    adc_data_a : in STD_LOGIC_VECTOR ( 11 downto 0 );
    adc_data_b : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \filter_enable_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_axi_adc_decimate_filter : entity is "axi_adc_decimate_filter";
end system_axi_adc_decimate_0_axi_adc_decimate_filter;

architecture STRUCTURE of system_axi_adc_decimate_0_axi_adc_decimate_filter is
  signal adc_cic_data_a : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal adc_cic_data_b : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal adc_cic_valid_a : STD_LOGIC;
  signal adc_cic_valid_b : STD_LOGIC;
  signal adc_dec_data_a_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc_dec_data_b_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc_dec_valid_a_filter : STD_LOGIC;
  signal cic_decimation_a_n_17 : STD_LOGIC;
  signal cic_decimation_b_n_17 : STD_LOGIC;
  signal \decimation_counter1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \decimation_counter1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \decimation_counter1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \decimation_counter1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \decimation_counter1_carry__0_n_0\ : STD_LOGIC;
  signal \decimation_counter1_carry__0_n_1\ : STD_LOGIC;
  signal \decimation_counter1_carry__0_n_2\ : STD_LOGIC;
  signal \decimation_counter1_carry__0_n_3\ : STD_LOGIC;
  signal \decimation_counter1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \decimation_counter1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \decimation_counter1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \decimation_counter1_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \decimation_counter1_carry__1_n_0\ : STD_LOGIC;
  signal \decimation_counter1_carry__1_n_1\ : STD_LOGIC;
  signal \decimation_counter1_carry__1_n_2\ : STD_LOGIC;
  signal \decimation_counter1_carry__1_n_3\ : STD_LOGIC;
  signal \decimation_counter1_carry__2_n_0\ : STD_LOGIC;
  signal \decimation_counter1_carry__2_n_1\ : STD_LOGIC;
  signal \decimation_counter1_carry__2_n_2\ : STD_LOGIC;
  signal \decimation_counter1_carry__2_n_3\ : STD_LOGIC;
  signal decimation_counter1_carry_i_5_n_0 : STD_LOGIC;
  signal decimation_counter1_carry_i_6_n_0 : STD_LOGIC;
  signal decimation_counter1_carry_i_7_n_0 : STD_LOGIC;
  signal decimation_counter1_carry_i_8_n_0 : STD_LOGIC;
  signal decimation_counter1_carry_n_0 : STD_LOGIC;
  signal decimation_counter1_carry_n_1 : STD_LOGIC;
  signal decimation_counter1_carry_n_2 : STD_LOGIC;
  signal decimation_counter1_carry_n_3 : STD_LOGIC;
  signal \decimation_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \decimation_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \decimation_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \decimation_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \decimation_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \decimation_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \decimation_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \decimation_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \decimation_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \decimation_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \decimation_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \decimation_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \decimation_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \decimation_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \decimation_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \decimation_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \decimation_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \decimation_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \decimation_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \decimation_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \decimation_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \decimation_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \decimation_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \decimation_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \decimation_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \decimation_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \decimation_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \decimation_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \decimation_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \decimation_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \decimation_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \decimation_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \decimation_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \decimation_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \decimation_counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \decimation_counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \decimation_counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \decimation_counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \decimation_counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \decimation_counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \decimation_counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \decimation_counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \decimation_counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \decimation_counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \decimation_counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \decimation_counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \decimation_counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \decimation_counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \decimation_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \decimation_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \decimation_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \decimation_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \decimation_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \decimation_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \decimation_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \decimation_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \decimation_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \decimation_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \decimation_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \decimation_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \decimation_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \decimation_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \decimation_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \decimation_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal filter_enable : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal fir_decimation_a_n_1 : STD_LOGIC;
  signal fir_decimation_a_n_19 : STD_LOGIC;
  signal fir_decimation_a_n_2 : STD_LOGIC;
  signal fir_decimation_a_n_20 : STD_LOGIC;
  signal fir_decimation_a_n_21 : STD_LOGIC;
  signal fir_decimation_a_n_22 : STD_LOGIC;
  signal fir_decimation_b_n_16 : STD_LOGIC;
  signal fir_decimation_b_n_17 : STD_LOGIC;
  signal fir_decimation_b_n_18 : STD_LOGIC;
  signal fir_decimation_b_n_19 : STD_LOGIC;
  signal i_scale_correction_a_n_1 : STD_LOGIC;
  signal i_scale_correction_a_n_2 : STD_LOGIC;
  signal i_scale_correction_a_n_3 : STD_LOGIC;
  signal i_scale_correction_a_n_4 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal phase : STD_LOGIC;
  signal phase_2 : STD_LOGIC;
  signal storage0 : STD_LOGIC;
  signal storage0_0 : STD_LOGIC;
  signal storage1 : STD_LOGIC;
  signal storage1_1 : STD_LOGIC;
  signal NLW_decimation_counter1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_decimation_counter1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_decimation_counter1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_decimation_counter1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_decimation_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of decimation_counter1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \decimation_counter1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \decimation_counter1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \decimation_counter1_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \decimation_counter_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \decimation_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \decimation_counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \decimation_counter_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \decimation_counter_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \decimation_counter_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \decimation_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \decimation_counter_reg[8]_i_1\ : label is 11;
begin
  \out\(31 downto 0) <= \^out\(31 downto 0);
cic_decimation_a: entity work.system_axi_adc_decimate_0_cic_decim
     port map (
      D(0) => D(0),
      Q(4 downto 0) => filter_enable(4 downto 0),
      S(2 downto 0) => S(2 downto 0),
      adc_cic_valid_a => adc_cic_valid_a,
      adc_clk => adc_clk,
      adc_data_a(11 downto 0) => adc_data_a(11 downto 0),
      adc_rst => adc_rst,
      adc_valid_a => adc_valid_a,
      ce_out_reg_reg_0 => cic_decimation_a_n_17,
      \counter_reg[12]_0\(1 downto 0) => \counter_reg[12]\(1 downto 0),
      \counter_reg[16]_0\(13 downto 0) => \counter_reg[16]_0\(13 downto 0),
      \counter_reg[16]_1\(10 downto 0) => \counter_reg[16]_1\(10 downto 0),
      \counter_reg[16]_2\(1 downto 0) => \counter_reg[16]_2\(1 downto 0),
      \counter_reg[8]_0\(3 downto 0) => \counter_reg[8]\(3 downto 0),
      \data_out_reg[0]_0\(2 downto 0) => Q(2 downto 0),
      \data_out_reg[11]_0\(11 downto 0) => adc_cic_data_a(11 downto 0),
      phase => phase,
      storage0 => storage0,
      storage1 => storage1
    );
cic_decimation_b: entity work.system_axi_adc_decimate_0_cic_decim_0
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      adc_cic_valid_b => adc_cic_valid_b,
      adc_clk => adc_clk,
      adc_data_b(11 downto 0) => adc_data_b(11 downto 0),
      adc_rst => adc_rst,
      adc_valid_b => adc_valid_b,
      ce_out_reg_reg_0 => cic_decimation_b_n_17,
      \counter_reg[0]_0\(0) => \counter_reg[0]\(0),
      \counter_reg[12]_0\(1 downto 0) => \counter_reg[12]_0\(1 downto 0),
      \counter_reg[16]_0\(13 downto 0) => \counter_reg[16]\(13 downto 0),
      \counter_reg[16]_1\(10 downto 0) => \counter_reg[16]_3\(10 downto 0),
      \counter_reg[16]_2\(1 downto 0) => \counter_reg[16]_4\(1 downto 0),
      \counter_reg[4]_0\(2 downto 0) => \counter_reg[4]\(2 downto 0),
      \counter_reg[8]_0\(3 downto 0) => \counter_reg[8]_0\(3 downto 0),
      \data_out_reg[11]_0\(11 downto 0) => adc_cic_data_b(11 downto 0),
      \genblk2[0].shift_r[104].storage_reg[104][0]\(4 downto 0) => filter_enable(4 downto 0),
      phase => phase_2,
      storage0 => storage0_0,
      storage1 => storage1_1
    );
decimation_counter1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => decimation_counter1_carry_n_0,
      CO(2) => decimation_counter1_carry_n_1,
      CO(1) => decimation_counter1_carry_n_2,
      CO(0) => decimation_counter1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_decimation_counter1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => decimation_counter1_carry_i_5_n_0,
      S(2) => decimation_counter1_carry_i_6_n_0,
      S(1) => decimation_counter1_carry_i_7_n_0,
      S(0) => decimation_counter1_carry_i_8_n_0
    );
\decimation_counter1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => decimation_counter1_carry_n_0,
      CO(3) => \decimation_counter1_carry__0_n_0\,
      CO(2) => \decimation_counter1_carry__0_n_1\,
      CO(1) => \decimation_counter1_carry__0_n_2\,
      CO(0) => \decimation_counter1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \decimation_counter1_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_decimation_counter1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \decimation_counter1_carry__0_i_5_n_0\,
      S(2) => \decimation_counter1_carry__0_i_6_n_0\,
      S(1) => \decimation_counter1_carry__0_i_7_n_0\,
      S(0) => \decimation_counter1_carry__0_i_8_n_0\
    );
\decimation_counter1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(15),
      I1 => Q(18),
      I2 => \^out\(14),
      I3 => Q(17),
      O => \decimation_counter1_carry__0_i_5_n_0\
    );
\decimation_counter1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(13),
      I1 => Q(16),
      I2 => \^out\(12),
      I3 => Q(15),
      O => \decimation_counter1_carry__0_i_6_n_0\
    );
\decimation_counter1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(11),
      I1 => Q(14),
      I2 => \^out\(10),
      I3 => Q(13),
      O => \decimation_counter1_carry__0_i_7_n_0\
    );
\decimation_counter1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(9),
      I1 => Q(12),
      I2 => \^out\(8),
      I3 => Q(11),
      O => \decimation_counter1_carry__0_i_8_n_0\
    );
\decimation_counter1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \decimation_counter1_carry__0_n_0\,
      CO(3) => \decimation_counter1_carry__1_n_0\,
      CO(2) => \decimation_counter1_carry__1_n_1\,
      CO(1) => \decimation_counter1_carry__1_n_2\,
      CO(0) => \decimation_counter1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \decimation_counter1_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_decimation_counter1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \decimation_counter1_carry__1_i_5_n_0\,
      S(2) => \decimation_counter1_carry__1_i_6_n_0\,
      S(1) => \decimation_counter1_carry__1_i_7_n_0\,
      S(0) => \decimation_counter1_carry__1_i_8_n_0\
    );
\decimation_counter1_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(23),
      I1 => Q(26),
      I2 => \^out\(22),
      I3 => Q(25),
      O => \decimation_counter1_carry__1_i_5_n_0\
    );
\decimation_counter1_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(21),
      I1 => Q(24),
      I2 => \^out\(20),
      I3 => Q(23),
      O => \decimation_counter1_carry__1_i_6_n_0\
    );
\decimation_counter1_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(19),
      I1 => Q(22),
      I2 => \^out\(18),
      I3 => Q(21),
      O => \decimation_counter1_carry__1_i_7_n_0\
    );
\decimation_counter1_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(17),
      I1 => Q(20),
      I2 => \^out\(16),
      I3 => Q(19),
      O => \decimation_counter1_carry__1_i_8_n_0\
    );
\decimation_counter1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \decimation_counter1_carry__1_n_0\,
      CO(3) => \decimation_counter1_carry__2_n_0\,
      CO(2) => \decimation_counter1_carry__2_n_1\,
      CO(1) => \decimation_counter1_carry__2_n_2\,
      CO(0) => \decimation_counter1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \decimation_counter_reg[0]_0\(3 downto 0),
      O(3 downto 0) => \NLW_decimation_counter1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => i_scale_correction_a_n_1,
      S(2) => i_scale_correction_a_n_2,
      S(1) => i_scale_correction_a_n_3,
      S(0) => i_scale_correction_a_n_4
    );
decimation_counter1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(7),
      I1 => Q(10),
      I2 => \^out\(6),
      I3 => Q(9),
      O => decimation_counter1_carry_i_5_n_0
    );
decimation_counter1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(5),
      I1 => Q(8),
      I2 => \^out\(4),
      I3 => Q(7),
      O => decimation_counter1_carry_i_6_n_0
    );
decimation_counter1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(3),
      I1 => Q(6),
      I2 => \^out\(2),
      I3 => Q(5),
      O => decimation_counter1_carry_i_7_n_0
    );
decimation_counter1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(1),
      I1 => Q(4),
      I2 => \^out\(0),
      I3 => Q(3),
      O => decimation_counter1_carry_i_8_n_0
    );
\decimation_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => \decimation_counter[0]_i_4_n_0\
    );
\decimation_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[0]_i_3_n_7\,
      Q => \^out\(0),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \decimation_counter_reg[0]_i_3_n_0\,
      CO(2) => \decimation_counter_reg[0]_i_3_n_1\,
      CO(1) => \decimation_counter_reg[0]_i_3_n_2\,
      CO(0) => \decimation_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \decimation_counter_reg[0]_i_3_n_4\,
      O(2) => \decimation_counter_reg[0]_i_3_n_5\,
      O(1) => \decimation_counter_reg[0]_i_3_n_6\,
      O(0) => \decimation_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => \^out\(3 downto 1),
      S(0) => \decimation_counter[0]_i_4_n_0\
    );
\decimation_counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[8]_i_1_n_5\,
      Q => \^out\(10),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[8]_i_1_n_4\,
      Q => \^out\(11),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[12]_i_1_n_7\,
      Q => \^out\(12),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \decimation_counter_reg[8]_i_1_n_0\,
      CO(3) => \decimation_counter_reg[12]_i_1_n_0\,
      CO(2) => \decimation_counter_reg[12]_i_1_n_1\,
      CO(1) => \decimation_counter_reg[12]_i_1_n_2\,
      CO(0) => \decimation_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \decimation_counter_reg[12]_i_1_n_4\,
      O(2) => \decimation_counter_reg[12]_i_1_n_5\,
      O(1) => \decimation_counter_reg[12]_i_1_n_6\,
      O(0) => \decimation_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => \^out\(15 downto 12)
    );
\decimation_counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[12]_i_1_n_6\,
      Q => \^out\(13),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[12]_i_1_n_5\,
      Q => \^out\(14),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[12]_i_1_n_4\,
      Q => \^out\(15),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[16]_i_1_n_7\,
      Q => \^out\(16),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \decimation_counter_reg[12]_i_1_n_0\,
      CO(3) => \decimation_counter_reg[16]_i_1_n_0\,
      CO(2) => \decimation_counter_reg[16]_i_1_n_1\,
      CO(1) => \decimation_counter_reg[16]_i_1_n_2\,
      CO(0) => \decimation_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \decimation_counter_reg[16]_i_1_n_4\,
      O(2) => \decimation_counter_reg[16]_i_1_n_5\,
      O(1) => \decimation_counter_reg[16]_i_1_n_6\,
      O(0) => \decimation_counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => \^out\(19 downto 16)
    );
\decimation_counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[16]_i_1_n_6\,
      Q => \^out\(17),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[16]_i_1_n_5\,
      Q => \^out\(18),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[16]_i_1_n_4\,
      Q => \^out\(19),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[0]_i_3_n_6\,
      Q => \^out\(1),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[20]_i_1_n_7\,
      Q => \^out\(20),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \decimation_counter_reg[16]_i_1_n_0\,
      CO(3) => \decimation_counter_reg[20]_i_1_n_0\,
      CO(2) => \decimation_counter_reg[20]_i_1_n_1\,
      CO(1) => \decimation_counter_reg[20]_i_1_n_2\,
      CO(0) => \decimation_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \decimation_counter_reg[20]_i_1_n_4\,
      O(2) => \decimation_counter_reg[20]_i_1_n_5\,
      O(1) => \decimation_counter_reg[20]_i_1_n_6\,
      O(0) => \decimation_counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => \^out\(23 downto 20)
    );
\decimation_counter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[20]_i_1_n_6\,
      Q => \^out\(21),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[20]_i_1_n_5\,
      Q => \^out\(22),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[20]_i_1_n_4\,
      Q => \^out\(23),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[24]_i_1_n_7\,
      Q => \^out\(24),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \decimation_counter_reg[20]_i_1_n_0\,
      CO(3) => \decimation_counter_reg[24]_i_1_n_0\,
      CO(2) => \decimation_counter_reg[24]_i_1_n_1\,
      CO(1) => \decimation_counter_reg[24]_i_1_n_2\,
      CO(0) => \decimation_counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \decimation_counter_reg[24]_i_1_n_4\,
      O(2) => \decimation_counter_reg[24]_i_1_n_5\,
      O(1) => \decimation_counter_reg[24]_i_1_n_6\,
      O(0) => \decimation_counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => \^out\(27 downto 24)
    );
\decimation_counter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[24]_i_1_n_6\,
      Q => \^out\(25),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[24]_i_1_n_5\,
      Q => \^out\(26),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[24]_i_1_n_4\,
      Q => \^out\(27),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[28]_i_1_n_7\,
      Q => \^out\(28),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \decimation_counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_decimation_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \decimation_counter_reg[28]_i_1_n_1\,
      CO(1) => \decimation_counter_reg[28]_i_1_n_2\,
      CO(0) => \decimation_counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \decimation_counter_reg[28]_i_1_n_4\,
      O(2) => \decimation_counter_reg[28]_i_1_n_5\,
      O(1) => \decimation_counter_reg[28]_i_1_n_6\,
      O(0) => \decimation_counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => \^out\(31 downto 28)
    );
\decimation_counter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[28]_i_1_n_6\,
      Q => \^out\(29),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[0]_i_3_n_5\,
      Q => \^out\(2),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[28]_i_1_n_5\,
      Q => \^out\(30),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[28]_i_1_n_4\,
      Q => \^out\(31),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[0]_i_3_n_4\,
      Q => \^out\(3),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[4]_i_1_n_7\,
      Q => \^out\(4),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \decimation_counter_reg[0]_i_3_n_0\,
      CO(3) => \decimation_counter_reg[4]_i_1_n_0\,
      CO(2) => \decimation_counter_reg[4]_i_1_n_1\,
      CO(1) => \decimation_counter_reg[4]_i_1_n_2\,
      CO(0) => \decimation_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \decimation_counter_reg[4]_i_1_n_4\,
      O(2) => \decimation_counter_reg[4]_i_1_n_5\,
      O(1) => \decimation_counter_reg[4]_i_1_n_6\,
      O(0) => \decimation_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^out\(7 downto 4)
    );
\decimation_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[4]_i_1_n_6\,
      Q => \^out\(5),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[4]_i_1_n_5\,
      Q => \^out\(6),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[4]_i_1_n_4\,
      Q => \^out\(7),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[8]_i_1_n_7\,
      Q => \^out\(8),
      R => fir_decimation_a_n_1
    );
\decimation_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \decimation_counter_reg[4]_i_1_n_0\,
      CO(3) => \decimation_counter_reg[8]_i_1_n_0\,
      CO(2) => \decimation_counter_reg[8]_i_1_n_1\,
      CO(1) => \decimation_counter_reg[8]_i_1_n_2\,
      CO(0) => \decimation_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \decimation_counter_reg[8]_i_1_n_4\,
      O(2) => \decimation_counter_reg[8]_i_1_n_5\,
      O(1) => \decimation_counter_reg[8]_i_1_n_6\,
      O(0) => \decimation_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^out\(11 downto 8)
    );
\decimation_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => adc_clk,
      CE => adc_dec_valid_a_filter,
      D => \decimation_counter_reg[8]_i_1_n_6\,
      Q => \^out\(9),
      R => fir_decimation_a_n_1
    );
\filter_enable_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \filter_enable_reg[4]_0\(0),
      Q => filter_enable(0),
      R => '0'
    );
\filter_enable_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => Q(1),
      Q => filter_enable(1),
      R => '0'
    );
\filter_enable_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \filter_enable_reg[4]_0\(1),
      Q => filter_enable(2),
      R => '0'
    );
\filter_enable_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \filter_enable_reg[4]_0\(2),
      Q => filter_enable(3),
      R => '0'
    );
\filter_enable_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_clk,
      CE => '1',
      D => \filter_enable_reg[4]_0\(3),
      Q => filter_enable(4),
      R => '0'
    );
fir_decimation_a: entity work.system_axi_adc_decimate_0_fir_decim
     port map (
      A(14) => adc_dec_data_a_r(15),
      A(13 downto 0) => adc_dec_data_a_r(13 downto 0),
      CO(0) => \decimation_counter1_carry__2_n_0\,
      Q(0) => filter_enable(0),
      adc_cic_valid_a => adc_cic_valid_a,
      adc_clk => adc_clk,
      adc_data_a(11 downto 0) => adc_data_a(11 downto 0),
      adc_dec_valid_a_filter => adc_dec_valid_a_filter,
      adc_rst => adc_rst,
      adc_rst_0 => fir_decimation_a_n_2,
      adc_valid_a => adc_valid_a,
      ce_out_reg_0 => fir_decimation_a_n_1,
      \filter_out_reg[22]_0\ => fir_decimation_a_n_22,
      \filter_out_reg[23]_0\ => fir_decimation_a_n_21,
      \filter_out_reg[24]_0\ => fir_decimation_a_n_20,
      \filter_out_reg[25]_0\ => fir_decimation_a_n_19,
      i_dsp_mac_0(11 downto 0) => adc_cic_data_a(11 downto 0),
      phase => phase,
      phase_reg_0 => cic_decimation_a_n_17,
      storage0 => storage0,
      storage1 => storage1
    );
fir_decimation_b: entity work.system_axi_adc_decimate_0_fir_decim_1
     port map (
      A(14) => adc_dec_data_b_r(15),
      A(13 downto 0) => adc_dec_data_b_r(13 downto 0),
      Q(0) => filter_enable(0),
      adc_cic_valid_b => adc_cic_valid_b,
      adc_clk => adc_clk,
      adc_data_b(11 downto 0) => adc_data_b(11 downto 0),
      adc_rst => adc_rst,
      \filter_out_reg[22]_0\ => fir_decimation_b_n_19,
      \filter_out_reg[23]_0\ => fir_decimation_b_n_18,
      \filter_out_reg[24]_0\ => fir_decimation_b_n_17,
      \filter_out_reg[25]_0\ => fir_decimation_b_n_16,
      i_dsp_mac_0(11 downto 0) => adc_cic_data_b(11 downto 0),
      phase => phase_2,
      phase_reg_0 => cic_decimation_b_n_17,
      storage0 => storage0_0,
      storage1 => storage1_1
    );
i_scale_correction_a: entity work.system_axi_adc_decimate_0_ad_iqcor
     port map (
      A(14) => adc_dec_data_a_r(15),
      A(13 downto 0) => adc_dec_data_a_r(13 downto 0),
      Q(24) => Q(67),
      Q(23 downto 0) => Q(50 downto 27),
      S(3) => i_scale_correction_a_n_1,
      S(2) => i_scale_correction_a_n_2,
      S(1) => i_scale_correction_a_n_3,
      S(0) => i_scale_correction_a_n_4,
      adc_clk => adc_clk,
      adc_data_a(0) => adc_data_a(11),
      adc_dec_data_a(15 downto 0) => adc_dec_data_a(15 downto 0),
      adc_dec_valid_b => adc_dec_valid_b,
      \g_loop[0].valid_int_reg_0\ => fir_decimation_a_n_2,
      \out\(7 downto 0) => \^out\(31 downto 24),
      \p1_ddata_reg[11]\(0) => filter_enable(0),
      \p1_ddata_reg[11]_0\ => fir_decimation_a_n_22,
      \p1_ddata_reg[12]\ => fir_decimation_a_n_21,
      \p1_ddata_reg[13]\ => fir_decimation_a_n_20,
      \p1_ddata_reg[15]\ => fir_decimation_a_n_19
    );
i_scale_correction_b: entity work.system_axi_adc_decimate_0_ad_iqcor_2
     port map (
      A(14) => adc_dec_data_b_r(15),
      A(13 downto 0) => adc_dec_data_b_r(13 downto 0),
      Q(0) => filter_enable(0),
      adc_clk => adc_clk,
      adc_data_b(0) => adc_data_b(11),
      adc_dec_data_b(15 downto 0) => adc_dec_data_b(15 downto 0),
      \g_loop[0].data_int_reg[15]_0\(16) => Q(68),
      \g_loop[0].data_int_reg[15]_0\(15 downto 0) => Q(66 downto 51),
      \p1_ddata_reg[11]\ => fir_decimation_b_n_19,
      \p1_ddata_reg[12]\ => fir_decimation_b_n_18,
      \p1_ddata_reg[13]\ => fir_decimation_b_n_17,
      \p1_ddata_reg[15]\ => fir_decimation_b_n_16
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0_axi_adc_decimate is
  port (
    adc_clk : in STD_LOGIC;
    adc_rst : in STD_LOGIC;
    adc_data_a : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_data_b : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_valid_a : in STD_LOGIC;
    adc_valid_b : in STD_LOGIC;
    adc_dec_data_a : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_dec_data_b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_dec_valid_a : out STD_LOGIC;
    adc_dec_valid_b : out STD_LOGIC;
    adc_data_rate : out STD_LOGIC_VECTOR ( 2 downto 0 );
    adc_oversampling_en : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute CORRECTION_DISABLE : integer;
  attribute CORRECTION_DISABLE of system_axi_adc_decimate_0_axi_adc_decimate : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_adc_decimate_0_axi_adc_decimate : entity is "axi_adc_decimate";
end system_axi_adc_decimate_0_axi_adc_decimate;

architecture STRUCTURE of system_axi_adc_decimate_0_axi_adc_decimate is
  signal \<const0>\ : STD_LOGIC;
  signal adc_correction_coefficient_a : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc_correction_coefficient_b : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc_correction_enable_a : STD_LOGIC;
  signal adc_correction_enable_b : STD_LOGIC;
  signal \^adc_data_rate\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^adc_dec_valid_b\ : STD_LOGIC;
  signal axi_adc_decimate_filter_n_10 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_11 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_12 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_13 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_14 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_16 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_17 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_18 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_19 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_2 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_20 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_21 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_22 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_23 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_24 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_25 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_26 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_27 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_28 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_3 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_4 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_5 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_6 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_7 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_8 : STD_LOGIC;
  signal axi_adc_decimate_filter_n_9 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_100 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_101 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_102 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_103 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_104 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_105 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_106 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_107 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_108 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_109 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_110 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_111 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_112 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_113 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_114 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_115 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_116 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_117 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_118 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_119 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_122 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_123 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_124 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_125 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_126 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_127 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_128 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_129 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_130 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_131 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_132 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_133 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_134 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_135 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_136 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_137 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_139 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_232 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_233 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_83 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_84 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_96 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_97 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_98 : STD_LOGIC;
  signal axi_adc_decimate_reg_n_99 : STD_LOGIC;
  signal \cic_decimation_a/counter00_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cic_decimation_a/counter_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cic_decimation_a/p_0_in\ : STD_LOGIC;
  signal \cic_decimation_b/counter00_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cic_decimation_b/counter_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cic_decimation_b/p_0_in\ : STD_LOGIC;
  signal decimation_counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal decimation_ratio : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_up_axi_n_10 : STD_LOGIC;
  signal i_up_axi_n_11 : STD_LOGIC;
  signal i_up_axi_n_12 : STD_LOGIC;
  signal i_up_axi_n_13 : STD_LOGIC;
  signal i_up_axi_n_14 : STD_LOGIC;
  signal i_up_axi_n_15 : STD_LOGIC;
  signal i_up_axi_n_16 : STD_LOGIC;
  signal i_up_axi_n_17 : STD_LOGIC;
  signal i_up_axi_n_18 : STD_LOGIC;
  signal i_up_axi_n_19 : STD_LOGIC;
  signal i_up_axi_n_20 : STD_LOGIC;
  signal i_up_axi_n_21 : STD_LOGIC;
  signal i_up_axi_n_22 : STD_LOGIC;
  signal i_up_axi_n_23 : STD_LOGIC;
  signal i_up_axi_n_24 : STD_LOGIC;
  signal i_up_axi_n_25 : STD_LOGIC;
  signal i_up_axi_n_26 : STD_LOGIC;
  signal i_up_axi_n_27 : STD_LOGIC;
  signal i_up_axi_n_28 : STD_LOGIC;
  signal i_up_axi_n_29 : STD_LOGIC;
  signal i_up_axi_n_30 : STD_LOGIC;
  signal i_up_axi_n_31 : STD_LOGIC;
  signal i_up_axi_n_32 : STD_LOGIC;
  signal i_up_axi_n_33 : STD_LOGIC;
  signal i_up_axi_n_34 : STD_LOGIC;
  signal i_up_axi_n_35 : STD_LOGIC;
  signal i_up_axi_n_36 : STD_LOGIC;
  signal i_up_axi_n_37 : STD_LOGIC;
  signal i_up_axi_n_38 : STD_LOGIC;
  signal i_up_axi_n_39 : STD_LOGIC;
  signal i_up_axi_n_40 : STD_LOGIC;
  signal i_up_axi_n_41 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal up_config0 : STD_LOGIC;
  signal up_correction_coefficient_a0 : STD_LOGIC;
  signal up_correction_coefficient_b0 : STD_LOGIC;
  signal up_data_cntrl : STD_LOGIC_VECTOR ( 68 downto 3 );
  signal up_decimation_ratio0 : STD_LOGIC;
  signal up_filter_mask0 : STD_LOGIC;
  signal up_rack : STD_LOGIC;
  signal up_raddr_int : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal up_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_rreq_int : STD_LOGIC;
  signal up_scratch : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal up_scratch0 : STD_LOGIC;
  signal up_wack : STD_LOGIC;
  signal up_wdata_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_wreq : STD_LOGIC;
begin
  adc_data_rate(2 downto 0) <= \^adc_data_rate\(2 downto 0);
  adc_dec_valid_a <= \^adc_dec_valid_b\;
  adc_dec_valid_b <= \^adc_dec_valid_b\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
axi_adc_decimate_filter: entity work.system_axi_adc_decimate_0_axi_adc_decimate_filter
     port map (
      D(0) => \cic_decimation_a/counter00_in\(0),
      DI(3) => axi_adc_decimate_reg_n_122,
      DI(2) => axi_adc_decimate_reg_n_123,
      DI(1) => axi_adc_decimate_reg_n_124,
      DI(0) => axi_adc_decimate_reg_n_125,
      Q(68) => adc_correction_enable_b,
      Q(67) => adc_correction_enable_a,
      Q(66 downto 51) => adc_correction_coefficient_b(15 downto 0),
      Q(50 downto 35) => adc_correction_coefficient_a(15 downto 0),
      Q(34 downto 3) => decimation_ratio(31 downto 0),
      Q(2 downto 0) => \^adc_data_rate\(2 downto 0),
      S(2) => axi_adc_decimate_reg_n_98,
      S(1) => axi_adc_decimate_reg_n_99,
      S(0) => axi_adc_decimate_reg_n_100,
      adc_clk => adc_clk,
      adc_data_a(11 downto 0) => adc_data_a(11 downto 0),
      adc_data_b(11 downto 0) => adc_data_b(11 downto 0),
      adc_dec_data_a(15 downto 0) => adc_dec_data_a(15 downto 0),
      adc_dec_data_b(15 downto 0) => adc_dec_data_b(15 downto 0),
      adc_dec_valid_b => \^adc_dec_valid_b\,
      adc_rst => adc_rst,
      adc_valid_a => adc_valid_a,
      adc_valid_b => adc_valid_b,
      \counter_reg[0]\(0) => \cic_decimation_b/counter00_in\(0),
      \counter_reg[12]\(1) => axi_adc_decimate_reg_n_104,
      \counter_reg[12]\(0) => axi_adc_decimate_reg_n_105,
      \counter_reg[12]_0\(1) => axi_adc_decimate_reg_n_110,
      \counter_reg[12]_0\(0) => axi_adc_decimate_reg_n_111,
      \counter_reg[16]\(13) => \cic_decimation_b/p_0_in\,
      \counter_reg[16]\(12) => axi_adc_decimate_filter_n_2,
      \counter_reg[16]\(11) => axi_adc_decimate_filter_n_3,
      \counter_reg[16]\(10) => axi_adc_decimate_filter_n_4,
      \counter_reg[16]\(9) => axi_adc_decimate_filter_n_5,
      \counter_reg[16]\(8) => axi_adc_decimate_filter_n_6,
      \counter_reg[16]\(7) => axi_adc_decimate_filter_n_7,
      \counter_reg[16]\(6) => axi_adc_decimate_filter_n_8,
      \counter_reg[16]\(5) => axi_adc_decimate_filter_n_9,
      \counter_reg[16]\(4) => axi_adc_decimate_filter_n_10,
      \counter_reg[16]\(3) => axi_adc_decimate_filter_n_11,
      \counter_reg[16]\(2) => axi_adc_decimate_filter_n_12,
      \counter_reg[16]\(1) => axi_adc_decimate_filter_n_13,
      \counter_reg[16]\(0) => axi_adc_decimate_filter_n_14,
      \counter_reg[16]_0\(13) => \cic_decimation_a/p_0_in\,
      \counter_reg[16]_0\(12) => axi_adc_decimate_filter_n_16,
      \counter_reg[16]_0\(11) => axi_adc_decimate_filter_n_17,
      \counter_reg[16]_0\(10) => axi_adc_decimate_filter_n_18,
      \counter_reg[16]_0\(9) => axi_adc_decimate_filter_n_19,
      \counter_reg[16]_0\(8) => axi_adc_decimate_filter_n_20,
      \counter_reg[16]_0\(7) => axi_adc_decimate_filter_n_21,
      \counter_reg[16]_0\(6) => axi_adc_decimate_filter_n_22,
      \counter_reg[16]_0\(5) => axi_adc_decimate_filter_n_23,
      \counter_reg[16]_0\(4) => axi_adc_decimate_filter_n_24,
      \counter_reg[16]_0\(3) => axi_adc_decimate_filter_n_25,
      \counter_reg[16]_0\(2) => axi_adc_decimate_filter_n_26,
      \counter_reg[16]_0\(1) => axi_adc_decimate_filter_n_27,
      \counter_reg[16]_0\(0) => axi_adc_decimate_filter_n_28,
      \counter_reg[16]_1\(10 downto 9) => \cic_decimation_a/counter_in\(15 downto 14),
      \counter_reg[16]_1\(8) => \cic_decimation_a/counter_in\(12),
      \counter_reg[16]_1\(7 downto 4) => \cic_decimation_a/counter_in\(9 downto 6),
      \counter_reg[16]_1\(3 downto 0) => \cic_decimation_a/counter_in\(3 downto 0),
      \counter_reg[16]_2\(1) => axi_adc_decimate_reg_n_83,
      \counter_reg[16]_2\(0) => axi_adc_decimate_reg_n_84,
      \counter_reg[16]_3\(10 downto 9) => \cic_decimation_b/counter_in\(15 downto 14),
      \counter_reg[16]_3\(8) => \cic_decimation_b/counter_in\(12),
      \counter_reg[16]_3\(7 downto 4) => \cic_decimation_b/counter_in\(9 downto 6),
      \counter_reg[16]_3\(3 downto 0) => \cic_decimation_b/counter_in\(3 downto 0),
      \counter_reg[16]_4\(1) => axi_adc_decimate_reg_n_96,
      \counter_reg[16]_4\(0) => axi_adc_decimate_reg_n_97,
      \counter_reg[4]\(2) => axi_adc_decimate_reg_n_101,
      \counter_reg[4]\(1) => axi_adc_decimate_reg_n_102,
      \counter_reg[4]\(0) => axi_adc_decimate_reg_n_103,
      \counter_reg[8]\(3) => axi_adc_decimate_reg_n_116,
      \counter_reg[8]\(2) => axi_adc_decimate_reg_n_117,
      \counter_reg[8]\(1) => axi_adc_decimate_reg_n_118,
      \counter_reg[8]\(0) => axi_adc_decimate_reg_n_119,
      \counter_reg[8]_0\(3) => axi_adc_decimate_reg_n_112,
      \counter_reg[8]_0\(2) => axi_adc_decimate_reg_n_113,
      \counter_reg[8]_0\(1) => axi_adc_decimate_reg_n_114,
      \counter_reg[8]_0\(0) => axi_adc_decimate_reg_n_115,
      \decimation_counter1_carry__1_0\(3) => axi_adc_decimate_reg_n_126,
      \decimation_counter1_carry__1_0\(2) => axi_adc_decimate_reg_n_127,
      \decimation_counter1_carry__1_0\(1) => axi_adc_decimate_reg_n_128,
      \decimation_counter1_carry__1_0\(0) => axi_adc_decimate_reg_n_129,
      \decimation_counter1_carry__2_0\(3) => axi_adc_decimate_reg_n_130,
      \decimation_counter1_carry__2_0\(2) => axi_adc_decimate_reg_n_131,
      \decimation_counter1_carry__2_0\(1) => axi_adc_decimate_reg_n_132,
      \decimation_counter1_carry__2_0\(0) => axi_adc_decimate_reg_n_133,
      \decimation_counter_reg[0]_0\(3) => axi_adc_decimate_reg_n_134,
      \decimation_counter_reg[0]_0\(2) => axi_adc_decimate_reg_n_135,
      \decimation_counter_reg[0]_0\(1) => axi_adc_decimate_reg_n_136,
      \decimation_counter_reg[0]_0\(0) => axi_adc_decimate_reg_n_137,
      \filter_enable_reg[4]_0\(3) => axi_adc_decimate_reg_n_106,
      \filter_enable_reg[4]_0\(2) => axi_adc_decimate_reg_n_107,
      \filter_enable_reg[4]_0\(1) => axi_adc_decimate_reg_n_108,
      \filter_enable_reg[4]_0\(0) => axi_adc_decimate_reg_n_109,
      \out\(31 downto 0) => decimation_counter_reg(31 downto 0)
    );
axi_adc_decimate_reg: entity work.system_axi_adc_decimate_0_axi_adc_decimate_reg
     port map (
      D(0) => \cic_decimation_a/counter00_in\(0),
      DI(3) => axi_adc_decimate_reg_n_122,
      DI(2) => axi_adc_decimate_reg_n_123,
      DI(1) => axi_adc_decimate_reg_n_124,
      DI(0) => axi_adc_decimate_reg_n_125,
      E(0) => up_decimation_ratio0,
      Q(68) => adc_correction_enable_b,
      Q(67) => adc_correction_enable_a,
      Q(66 downto 51) => adc_correction_coefficient_b(15 downto 0),
      Q(50 downto 35) => adc_correction_coefficient_a(15 downto 0),
      Q(34 downto 3) => decimation_ratio(31 downto 0),
      Q(2 downto 0) => \^adc_data_rate\(2 downto 0),
      S(2) => axi_adc_decimate_reg_n_98,
      S(1) => axi_adc_decimate_reg_n_99,
      S(0) => axi_adc_decimate_reg_n_100,
      adc_clk => adc_clk,
      adc_oversampling_en => adc_oversampling_en,
      \counter_reg[0]\(0) => \cic_decimation_b/counter00_in\(0),
      \counter_reg[0]_0\(13) => \cic_decimation_a/p_0_in\,
      \counter_reg[0]_0\(12) => axi_adc_decimate_filter_n_16,
      \counter_reg[0]_0\(11) => axi_adc_decimate_filter_n_17,
      \counter_reg[0]_0\(10) => axi_adc_decimate_filter_n_18,
      \counter_reg[0]_0\(9) => axi_adc_decimate_filter_n_19,
      \counter_reg[0]_0\(8) => axi_adc_decimate_filter_n_20,
      \counter_reg[0]_0\(7) => axi_adc_decimate_filter_n_21,
      \counter_reg[0]_0\(6) => axi_adc_decimate_filter_n_22,
      \counter_reg[0]_0\(5) => axi_adc_decimate_filter_n_23,
      \counter_reg[0]_0\(4) => axi_adc_decimate_filter_n_24,
      \counter_reg[0]_0\(3) => axi_adc_decimate_filter_n_25,
      \counter_reg[0]_0\(2) => axi_adc_decimate_filter_n_26,
      \counter_reg[0]_0\(1) => axi_adc_decimate_filter_n_27,
      \counter_reg[0]_0\(0) => axi_adc_decimate_filter_n_28,
      \counter_reg[0]_1\(13) => \cic_decimation_b/p_0_in\,
      \counter_reg[0]_1\(12) => axi_adc_decimate_filter_n_2,
      \counter_reg[0]_1\(11) => axi_adc_decimate_filter_n_3,
      \counter_reg[0]_1\(10) => axi_adc_decimate_filter_n_4,
      \counter_reg[0]_1\(9) => axi_adc_decimate_filter_n_5,
      \counter_reg[0]_1\(8) => axi_adc_decimate_filter_n_6,
      \counter_reg[0]_1\(7) => axi_adc_decimate_filter_n_7,
      \counter_reg[0]_1\(6) => axi_adc_decimate_filter_n_8,
      \counter_reg[0]_1\(5) => axi_adc_decimate_filter_n_9,
      \counter_reg[0]_1\(4) => axi_adc_decimate_filter_n_10,
      \counter_reg[0]_1\(3) => axi_adc_decimate_filter_n_11,
      \counter_reg[0]_1\(2) => axi_adc_decimate_filter_n_12,
      \counter_reg[0]_1\(1) => axi_adc_decimate_filter_n_13,
      \counter_reg[0]_1\(0) => axi_adc_decimate_filter_n_14,
      \counter_reg[15]\(10 downto 9) => \cic_decimation_a/counter_in\(15 downto 14),
      \counter_reg[15]\(8) => \cic_decimation_a/counter_in\(12),
      \counter_reg[15]\(7 downto 4) => \cic_decimation_a/counter_in\(9 downto 6),
      \counter_reg[15]\(3 downto 0) => \cic_decimation_a/counter_in\(3 downto 0),
      \counter_reg[15]_0\(10 downto 9) => \cic_decimation_b/counter_in\(15 downto 14),
      \counter_reg[15]_0\(8) => \cic_decimation_b/counter_in\(12),
      \counter_reg[15]_0\(7 downto 4) => \cic_decimation_b/counter_in\(9 downto 6),
      \counter_reg[15]_0\(3 downto 0) => \cic_decimation_b/counter_in\(3 downto 0),
      \d_data_cntrl_int_reg[0]\(3) => axi_adc_decimate_reg_n_106,
      \d_data_cntrl_int_reg[0]\(2) => axi_adc_decimate_reg_n_107,
      \d_data_cntrl_int_reg[0]\(1) => axi_adc_decimate_reg_n_108,
      \d_data_cntrl_int_reg[0]\(0) => axi_adc_decimate_reg_n_109,
      \d_data_cntrl_int_reg[18]\(3) => axi_adc_decimate_reg_n_126,
      \d_data_cntrl_int_reg[18]\(2) => axi_adc_decimate_reg_n_127,
      \d_data_cntrl_int_reg[18]\(1) => axi_adc_decimate_reg_n_128,
      \d_data_cntrl_int_reg[18]\(0) => axi_adc_decimate_reg_n_129,
      \d_data_cntrl_int_reg[1]\(3) => axi_adc_decimate_reg_n_112,
      \d_data_cntrl_int_reg[1]\(2) => axi_adc_decimate_reg_n_113,
      \d_data_cntrl_int_reg[1]\(1) => axi_adc_decimate_reg_n_114,
      \d_data_cntrl_int_reg[1]\(0) => axi_adc_decimate_reg_n_115,
      \d_data_cntrl_int_reg[1]_0\(3) => axi_adc_decimate_reg_n_116,
      \d_data_cntrl_int_reg[1]_0\(2) => axi_adc_decimate_reg_n_117,
      \d_data_cntrl_int_reg[1]_0\(1) => axi_adc_decimate_reg_n_118,
      \d_data_cntrl_int_reg[1]_0\(0) => axi_adc_decimate_reg_n_119,
      \d_data_cntrl_int_reg[26]\(3) => axi_adc_decimate_reg_n_130,
      \d_data_cntrl_int_reg[26]\(2) => axi_adc_decimate_reg_n_131,
      \d_data_cntrl_int_reg[26]\(1) => axi_adc_decimate_reg_n_132,
      \d_data_cntrl_int_reg[26]\(0) => axi_adc_decimate_reg_n_133,
      \d_data_cntrl_int_reg[2]\(1) => axi_adc_decimate_reg_n_83,
      \d_data_cntrl_int_reg[2]\(0) => axi_adc_decimate_reg_n_84,
      \d_data_cntrl_int_reg[2]_0\(1) => axi_adc_decimate_reg_n_96,
      \d_data_cntrl_int_reg[2]_0\(0) => axi_adc_decimate_reg_n_97,
      \d_data_cntrl_int_reg[2]_1\(2) => axi_adc_decimate_reg_n_101,
      \d_data_cntrl_int_reg[2]_1\(1) => axi_adc_decimate_reg_n_102,
      \d_data_cntrl_int_reg[2]_1\(0) => axi_adc_decimate_reg_n_103,
      \d_data_cntrl_int_reg[2]_2\(1) => axi_adc_decimate_reg_n_104,
      \d_data_cntrl_int_reg[2]_2\(0) => axi_adc_decimate_reg_n_105,
      \d_data_cntrl_int_reg[2]_3\(1) => axi_adc_decimate_reg_n_110,
      \d_data_cntrl_int_reg[2]_3\(0) => axi_adc_decimate_reg_n_111,
      \d_data_cntrl_int_reg[34]\(3) => axi_adc_decimate_reg_n_134,
      \d_data_cntrl_int_reg[34]\(2) => axi_adc_decimate_reg_n_135,
      \d_data_cntrl_int_reg[34]\(1) => axi_adc_decimate_reg_n_136,
      \d_data_cntrl_int_reg[34]\(0) => axi_adc_decimate_reg_n_137,
      \out\(31 downto 0) => decimation_counter_reg(31 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => p_0_in,
      up_config0 => up_config0,
      \up_config_reg[1]_0\(62 downto 32) => up_data_cntrl(68 downto 38),
      \up_config_reg[1]_0\(31 downto 0) => up_data_cntrl(34 downto 3),
      \up_correction_coefficient_a_reg[15]_0\(0) => up_correction_coefficient_a0,
      \up_correction_coefficient_b_reg[15]_0\(0) => up_correction_coefficient_b0,
      \up_decimation_ratio_reg[31]_0\(31 downto 0) => up_wdata_int(31 downto 0),
      up_filter_mask0 => up_filter_mask0,
      up_rack => up_rack,
      \up_rdata_reg[0]_0\(2) => up_raddr_int(4),
      \up_rdata_reg[0]_0\(1 downto 0) => up_raddr_int(2 downto 1),
      \up_rdata_reg[31]_0\(31 downto 0) => up_rdata(31 downto 0),
      \up_rdata_reg[31]_1\(31) => i_up_axi_n_10,
      \up_rdata_reg[31]_1\(30) => i_up_axi_n_11,
      \up_rdata_reg[31]_1\(29) => i_up_axi_n_12,
      \up_rdata_reg[31]_1\(28) => i_up_axi_n_13,
      \up_rdata_reg[31]_1\(27) => i_up_axi_n_14,
      \up_rdata_reg[31]_1\(26) => i_up_axi_n_15,
      \up_rdata_reg[31]_1\(25) => i_up_axi_n_16,
      \up_rdata_reg[31]_1\(24) => i_up_axi_n_17,
      \up_rdata_reg[31]_1\(23) => i_up_axi_n_18,
      \up_rdata_reg[31]_1\(22) => i_up_axi_n_19,
      \up_rdata_reg[31]_1\(21) => i_up_axi_n_20,
      \up_rdata_reg[31]_1\(20) => i_up_axi_n_21,
      \up_rdata_reg[31]_1\(19) => i_up_axi_n_22,
      \up_rdata_reg[31]_1\(18) => i_up_axi_n_23,
      \up_rdata_reg[31]_1\(17) => i_up_axi_n_24,
      \up_rdata_reg[31]_1\(16) => i_up_axi_n_25,
      \up_rdata_reg[31]_1\(15) => i_up_axi_n_26,
      \up_rdata_reg[31]_1\(14) => i_up_axi_n_27,
      \up_rdata_reg[31]_1\(13) => i_up_axi_n_28,
      \up_rdata_reg[31]_1\(12) => i_up_axi_n_29,
      \up_rdata_reg[31]_1\(11) => i_up_axi_n_30,
      \up_rdata_reg[31]_1\(10) => i_up_axi_n_31,
      \up_rdata_reg[31]_1\(9) => i_up_axi_n_32,
      \up_rdata_reg[31]_1\(8) => i_up_axi_n_33,
      \up_rdata_reg[31]_1\(7) => i_up_axi_n_34,
      \up_rdata_reg[31]_1\(6) => i_up_axi_n_35,
      \up_rdata_reg[31]_1\(5) => i_up_axi_n_36,
      \up_rdata_reg[31]_1\(4) => i_up_axi_n_37,
      \up_rdata_reg[31]_1\(3) => i_up_axi_n_38,
      \up_rdata_reg[31]_1\(2) => i_up_axi_n_39,
      \up_rdata_reg[31]_1\(1) => i_up_axi_n_40,
      \up_rdata_reg[31]_1\(0) => i_up_axi_n_41,
      up_rreq_int => up_rreq_int,
      \up_scratch_reg[0]_0\ => axi_adc_decimate_reg_n_139,
      \up_scratch_reg[1]_0\ => axi_adc_decimate_reg_n_232,
      \up_scratch_reg[2]_0\ => axi_adc_decimate_reg_n_233,
      \up_scratch_reg[31]_0\(28 downto 0) => up_scratch(31 downto 3),
      \up_scratch_reg[31]_1\(0) => up_scratch0,
      up_wack => up_wack,
      up_wreq => up_wreq
    );
i_up_axi: entity work.system_axi_adc_decimate_0_up_axi
     port map (
      E(0) => up_decimation_ratio0,
      Q(2) => up_raddr_int(4),
      Q(1 downto 0) => up_raddr_int(2 downto 1),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(6 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(6 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      up_axi_rvalid_int_reg_0 => s_axi_rvalid,
      up_config0 => up_config0,
      up_filter_mask0 => up_filter_mask0,
      up_rack => up_rack,
      \up_rdata_d_reg[31]_0\(31 downto 0) => up_rdata(31 downto 0),
      \up_rdata_reg[0]\ => axi_adc_decimate_reg_n_139,
      \up_rdata_reg[1]\(62 downto 32) => up_data_cntrl(68 downto 38),
      \up_rdata_reg[1]\(31 downto 0) => up_data_cntrl(34 downto 3),
      \up_rdata_reg[1]_0\ => axi_adc_decimate_reg_n_232,
      \up_rdata_reg[2]\ => axi_adc_decimate_reg_n_233,
      \up_rdata_reg[31]\(28 downto 0) => up_scratch(31 downto 3),
      up_rreq_int => up_rreq_int,
      up_rreq_int_reg_0(31) => i_up_axi_n_10,
      up_rreq_int_reg_0(30) => i_up_axi_n_11,
      up_rreq_int_reg_0(29) => i_up_axi_n_12,
      up_rreq_int_reg_0(28) => i_up_axi_n_13,
      up_rreq_int_reg_0(27) => i_up_axi_n_14,
      up_rreq_int_reg_0(26) => i_up_axi_n_15,
      up_rreq_int_reg_0(25) => i_up_axi_n_16,
      up_rreq_int_reg_0(24) => i_up_axi_n_17,
      up_rreq_int_reg_0(23) => i_up_axi_n_18,
      up_rreq_int_reg_0(22) => i_up_axi_n_19,
      up_rreq_int_reg_0(21) => i_up_axi_n_20,
      up_rreq_int_reg_0(20) => i_up_axi_n_21,
      up_rreq_int_reg_0(19) => i_up_axi_n_22,
      up_rreq_int_reg_0(18) => i_up_axi_n_23,
      up_rreq_int_reg_0(17) => i_up_axi_n_24,
      up_rreq_int_reg_0(16) => i_up_axi_n_25,
      up_rreq_int_reg_0(15) => i_up_axi_n_26,
      up_rreq_int_reg_0(14) => i_up_axi_n_27,
      up_rreq_int_reg_0(13) => i_up_axi_n_28,
      up_rreq_int_reg_0(12) => i_up_axi_n_29,
      up_rreq_int_reg_0(11) => i_up_axi_n_30,
      up_rreq_int_reg_0(10) => i_up_axi_n_31,
      up_rreq_int_reg_0(9) => i_up_axi_n_32,
      up_rreq_int_reg_0(8) => i_up_axi_n_33,
      up_rreq_int_reg_0(7) => i_up_axi_n_34,
      up_rreq_int_reg_0(6) => i_up_axi_n_35,
      up_rreq_int_reg_0(5) => i_up_axi_n_36,
      up_rreq_int_reg_0(4) => i_up_axi_n_37,
      up_rreq_int_reg_0(3) => i_up_axi_n_38,
      up_rreq_int_reg_0(2) => i_up_axi_n_39,
      up_rreq_int_reg_0(1) => i_up_axi_n_40,
      up_rreq_int_reg_0(0) => i_up_axi_n_41,
      up_wack => up_wack,
      \up_waddr_int_reg[0]_0\(0) => up_scratch0,
      \up_waddr_int_reg[0]_1\(0) => up_correction_coefficient_a0,
      \up_waddr_int_reg[0]_2\(0) => up_correction_coefficient_b0,
      \up_wdata_int_reg[31]_0\(31 downto 0) => up_wdata_int(31 downto 0),
      \up_wdata_int_reg[31]_1\ => p_0_in,
      up_wreq => up_wreq
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_adc_decimate_0 is
  port (
    adc_clk : in STD_LOGIC;
    adc_rst : in STD_LOGIC;
    adc_data_a : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_data_b : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_valid_a : in STD_LOGIC;
    adc_valid_b : in STD_LOGIC;
    adc_dec_data_a : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_dec_data_b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_dec_valid_a : out STD_LOGIC;
    adc_dec_valid_b : out STD_LOGIC;
    adc_data_rate : out STD_LOGIC_VECTOR ( 2 downto 0 );
    adc_oversampling_en : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_axi_adc_decimate_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_axi_adc_decimate_0 : entity is "system_axi_adc_decimate_0,axi_adc_decimate,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_axi_adc_decimate_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of system_axi_adc_decimate_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_axi_adc_decimate_0 : entity is "axi_adc_decimate,Vivado 2021.1";
end system_axi_adc_decimate_0;

architecture STRUCTURE of system_axi_adc_decimate_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CORRECTION_DISABLE : integer;
  attribute CORRECTION_DISABLE of inst : label is 0;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of adc_clk : signal is "xilinx.com:signal:clock:1.0 adc_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of adc_clk : signal is "XIL_INTERFACENAME adc_clk, ASSOCIATED_RESET adc_rst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_axi_ad9963_0_adc_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of adc_rst : signal is "xilinx.com:signal:reset:1.0 adc_rst RST";
  attribute X_INTERFACE_PARAMETER of adc_rst : signal is "XIL_INTERFACENAME adc_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 27777778, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 27777778, ID_WIDTH 0, ADDR_WIDTH 7, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
begin
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.system_axi_adc_decimate_0_axi_adc_decimate
     port map (
      adc_clk => adc_clk,
      adc_data_a(15 downto 12) => B"0000",
      adc_data_a(11 downto 0) => adc_data_a(11 downto 0),
      adc_data_b(15 downto 12) => B"0000",
      adc_data_b(11 downto 0) => adc_data_b(11 downto 0),
      adc_data_rate(2 downto 0) => adc_data_rate(2 downto 0),
      adc_dec_data_a(15 downto 0) => adc_dec_data_a(15 downto 0),
      adc_dec_data_b(15 downto 0) => adc_dec_data_b(15 downto 0),
      adc_dec_valid_a => adc_dec_valid_a,
      adc_dec_valid_b => adc_dec_valid_b,
      adc_oversampling_en => adc_oversampling_en,
      adc_rst => adc_rst,
      adc_valid_a => adc_valid_a,
      adc_valid_b => adc_valid_b,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(6 downto 2) => s_axi_araddr(6 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(6 downto 2) => s_axi_awaddr(6 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
