// Seed: 4239056834
module module_0 (
    input tri id_0
    , id_10,
    input tri0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    output wire id_6,
    output uwire id_7,
    output wand id_8
);
  logic id_11;
  ;
  assign module_1.id_10 = 0;
  logic id_12;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    output supply0 id_4,
    output wand id_5
    , id_13,
    input supply0 id_6,
    output supply0 id_7,
    input wor id_8,
    input tri0 id_9,
    input tri id_10,
    input wand id_11
);
  wire [-1 : (  1  )] id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_7,
      id_9,
      id_2,
      id_4,
      id_5,
      id_4
  );
endmodule
