

================================================================
== Vitis HLS Report for 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3'
================================================================
* Date:           Sun May  2 18:23:11 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        Lab3B_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18963|    18963|  0.190 ms|  0.190 ms|  18963|  18963|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_20_2_VITIS_LOOP_22_3  |    18961|    18961|         3|          1|          1|  18960|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     92|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     132|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     132|    173|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln20_1_fu_337_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln20_fu_288_p2                |         +|   0|  0|  22|          15|           1|
    |add_ln22_fu_364_p2                |         +|   0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln20_fu_282_p2               |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln22_fu_323_p2               |      icmp|   0|  0|   8|           2|           2|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln20_1_fu_343_p3           |    select|   0|  0|  13|           1|          13|
    |select_ln20_fu_329_p3             |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  92|          52|          38|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |P1_DRAM_blk_n_R                       |   9|          2|    1|          2|
    |P2_DRAM_blk_n_R                       |   9|          2|    1|          2|
    |P3_DRAM_blk_n_R                       |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   15|         30|
    |i_fu_94                               |   9|          2|   13|         26|
    |indvar_flatten_fu_98                  |   9|          2|   15|         30|
    |j_fu_90                               |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   50|        100|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |P1_DRAM_addr_read_reg_420         |  32|   0|   32|          0|
    |P2_DRAM_addr_read_reg_427         |  32|   0|   32|          0|
    |P3_DRAM_addr_read_reg_434         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_94                           |  13|   0|   13|          0|
    |icmp_ln20_reg_416                 |   1|   0|    1|          0|
    |indvar_flatten_fu_98              |  15|   0|   15|          0|
    |j_fu_90                           |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 132|   0|  132|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3|  return value|
|m_axi_P1_DRAM_AWVALID   |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWREADY   |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWADDR    |  out|   64|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWID      |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWLEN     |  out|   32|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWSIZE    |  out|    3|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWBURST   |  out|    2|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWLOCK    |  out|    2|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWCACHE   |  out|    4|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWPROT    |  out|    3|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWQOS     |  out|    4|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWREGION  |  out|    4|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_AWUSER    |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_WVALID    |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_WREADY    |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_WDATA     |  out|   32|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_WSTRB     |  out|    4|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_WLAST     |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_WID       |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_WUSER     |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARVALID   |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARREADY   |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARADDR    |  out|   64|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARID      |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARLEN     |  out|   32|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARSIZE    |  out|    3|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARBURST   |  out|    2|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARLOCK    |  out|    2|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARCACHE   |  out|    4|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARPROT    |  out|    3|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARQOS     |  out|    4|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARREGION  |  out|    4|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_ARUSER    |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_RVALID    |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_RREADY    |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_RDATA     |   in|   32|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_RLAST     |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_RID       |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_RUSER     |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_RRESP     |   in|    2|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_BVALID    |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_BREADY    |  out|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_BRESP     |   in|    2|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_BID       |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P1_DRAM_BUSER     |   in|    1|       m_axi|                                                        P1_DRAM|       pointer|
|m_axi_P2_DRAM_AWVALID   |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWREADY   |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWADDR    |  out|   64|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWID      |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWLEN     |  out|   32|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWSIZE    |  out|    3|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWBURST   |  out|    2|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWLOCK    |  out|    2|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWCACHE   |  out|    4|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWPROT    |  out|    3|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWQOS     |  out|    4|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWREGION  |  out|    4|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_AWUSER    |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_WVALID    |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_WREADY    |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_WDATA     |  out|   32|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_WSTRB     |  out|    4|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_WLAST     |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_WID       |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_WUSER     |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARVALID   |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARREADY   |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARADDR    |  out|   64|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARID      |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARLEN     |  out|   32|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARSIZE    |  out|    3|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARBURST   |  out|    2|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARLOCK    |  out|    2|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARCACHE   |  out|    4|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARPROT    |  out|    3|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARQOS     |  out|    4|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARREGION  |  out|    4|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_ARUSER    |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_RVALID    |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_RREADY    |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_RDATA     |   in|   32|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_RLAST     |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_RID       |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_RUSER     |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_RRESP     |   in|    2|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_BVALID    |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_BREADY    |  out|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_BRESP     |   in|    2|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_BID       |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P2_DRAM_BUSER     |   in|    1|       m_axi|                                                        P2_DRAM|       pointer|
|m_axi_P3_DRAM_AWVALID   |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWREADY   |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWADDR    |  out|   64|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWID      |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWLEN     |  out|   32|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWSIZE    |  out|    3|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWBURST   |  out|    2|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWLOCK    |  out|    2|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWCACHE   |  out|    4|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWPROT    |  out|    3|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWQOS     |  out|    4|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWREGION  |  out|    4|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_AWUSER    |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_WVALID    |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_WREADY    |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_WDATA     |  out|   32|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_WSTRB     |  out|    4|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_WLAST     |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_WID       |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_WUSER     |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARVALID   |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARREADY   |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARADDR    |  out|   64|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARID      |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARLEN     |  out|   32|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARSIZE    |  out|    3|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARBURST   |  out|    2|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARLOCK    |  out|    2|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARCACHE   |  out|    4|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARPROT    |  out|    3|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARQOS     |  out|    4|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARREGION  |  out|    4|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_ARUSER    |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_RVALID    |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_RREADY    |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_RDATA     |   in|   32|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_RLAST     |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_RID       |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_RUSER     |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_RRESP     |   in|    2|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_BVALID    |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_BREADY    |  out|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_BRESP     |   in|    2|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_BID       |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|m_axi_P3_DRAM_BUSER     |   in|    1|       m_axi|                                                        P3_DRAM|       pointer|
|sext_ln20_2             |   in|   62|     ap_none|                                                    sext_ln20_2|        scalar|
|sext_ln20_1             |   in|   62|     ap_none|                                                    sext_ln20_1|        scalar|
|sext_ln20               |   in|   62|     ap_none|                                                      sext_ln20|        scalar|
|P1_V_0_address0         |  out|   13|   ap_memory|                                                         P1_V_0|         array|
|P1_V_0_ce0              |  out|    1|   ap_memory|                                                         P1_V_0|         array|
|P1_V_0_we0              |  out|    1|   ap_memory|                                                         P1_V_0|         array|
|P1_V_0_d0               |  out|   32|   ap_memory|                                                         P1_V_0|         array|
|P2_V_0_address0         |  out|   13|   ap_memory|                                                         P2_V_0|         array|
|P2_V_0_ce0              |  out|    1|   ap_memory|                                                         P2_V_0|         array|
|P2_V_0_we0              |  out|    1|   ap_memory|                                                         P2_V_0|         array|
|P2_V_0_d0               |  out|   32|   ap_memory|                                                         P2_V_0|         array|
|P3_V_0_address0         |  out|   13|   ap_memory|                                                         P3_V_0|         array|
|P3_V_0_ce0              |  out|    1|   ap_memory|                                                         P3_V_0|         array|
|P3_V_0_we0              |  out|    1|   ap_memory|                                                         P3_V_0|         array|
|P3_V_0_d0               |  out|   32|   ap_memory|                                                         P3_V_0|         array|
|P1_V_1_address0         |  out|   13|   ap_memory|                                                         P1_V_1|         array|
|P1_V_1_ce0              |  out|    1|   ap_memory|                                                         P1_V_1|         array|
|P1_V_1_we0              |  out|    1|   ap_memory|                                                         P1_V_1|         array|
|P1_V_1_d0               |  out|   32|   ap_memory|                                                         P1_V_1|         array|
|P2_V_1_address0         |  out|   13|   ap_memory|                                                         P2_V_1|         array|
|P2_V_1_ce0              |  out|    1|   ap_memory|                                                         P2_V_1|         array|
|P2_V_1_we0              |  out|    1|   ap_memory|                                                         P2_V_1|         array|
|P2_V_1_d0               |  out|   32|   ap_memory|                                                         P2_V_1|         array|
|P3_V_1_address0         |  out|   13|   ap_memory|                                                         P3_V_1|         array|
|P3_V_1_ce0              |  out|    1|   ap_memory|                                                         P3_V_1|         array|
|P3_V_1_we0              |  out|    1|   ap_memory|                                                         P3_V_1|         array|
|P3_V_1_d0               |  out|   32|   ap_memory|                                                         P3_V_1|         array|
|P1_V_2_address0         |  out|   13|   ap_memory|                                                         P1_V_2|         array|
|P1_V_2_ce0              |  out|    1|   ap_memory|                                                         P1_V_2|         array|
|P1_V_2_we0              |  out|    1|   ap_memory|                                                         P1_V_2|         array|
|P1_V_2_d0               |  out|   32|   ap_memory|                                                         P1_V_2|         array|
|P2_V_2_address0         |  out|   13|   ap_memory|                                                         P2_V_2|         array|
|P2_V_2_ce0              |  out|    1|   ap_memory|                                                         P2_V_2|         array|
|P2_V_2_we0              |  out|    1|   ap_memory|                                                         P2_V_2|         array|
|P2_V_2_d0               |  out|   32|   ap_memory|                                                         P2_V_2|         array|
|P3_V_2_address0         |  out|   13|   ap_memory|                                                         P3_V_2|         array|
|P3_V_2_ce0              |  out|    1|   ap_memory|                                                         P3_V_2|         array|
|P3_V_2_we0              |  out|    1|   ap_memory|                                                         P3_V_2|         array|
|P3_V_2_d0               |  out|   32|   ap_memory|                                                         P3_V_2|         array|
+------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

