INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/polan/Classes1_Assigment/Classes1_Assigment.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/polan/Classes1_Assigment/Classes1_Assigment.srcs/sources_1/new/half_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_tb
