Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1583b26344940f9b507640dfaa62bca --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L secureip -L xpm --snapshot Test_Comp_behav xil_defaultlib.Test_Comp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2666] formal port c_in has no actual or default value [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd:64]
ERROR: [VRFC 10-2666] formal port reg_sel has no actual or default value [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Computer.vhd:7]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_comp in library work failed.
