

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
================================================================
* Date:           Thu Apr 27 10:52:40 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.280 us|  0.280 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH  |       26|       26|         3|          1|          1|    25|       yes|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     76|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      38|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      38|    139|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln118_1_fu_132_p2      |         +|   0|  0|  13|           5|           1|
    |add_ln118_fu_149_p2        |         +|   0|  0|  11|           3|           1|
    |add_ln121_fu_177_p2        |         +|   0|  0|  11|           3|           1|
    |add_ln123_1_fu_212_p2      |         +|   0|  0|   7|           5|           5|
    |add_ln123_fu_203_p2        |         +|   0|  0|   7|           5|           5|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln118_fu_126_p2       |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln121_fu_155_p2       |      icmp|   0|  0|   8|           3|           3|
    |select_ln118_1_fu_169_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln118_fu_161_p3     |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  76|          33|          27|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    5|         10|
    |indvar_flatten6_fu_70                  |   9|          2|    5|         10|
    |kh_fu_66                               |   9|          2|    3|          6|
    |kw_fu_62                               |   9|          2|    3|          6|
    |wt_blk_n_R                             |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  63|         14|   19|         38|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten6_fu_70             |   5|   0|    5|          0|
    |kh_fu_66                          |   3|   0|    3|          0|
    |kw_fu_62                          |   3|   0|    3|          0|
    |select_ln118_1_reg_258            |   3|   0|    3|          0|
    |select_ln118_reg_253              |   3|   0|    3|          0|
    |wt_addr_read_reg_264              |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  38|   0|   38|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|m_axi_wt_AWVALID            |  out|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_AWREADY            |   in|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_AWADDR             |  out|   64|       m_axi|                                                            wt|       pointer|
|m_axi_wt_AWID               |  out|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_AWLEN              |  out|   32|       m_axi|                                                            wt|       pointer|
|m_axi_wt_AWSIZE             |  out|    3|       m_axi|                                                            wt|       pointer|
|m_axi_wt_AWBURST            |  out|    2|       m_axi|                                                            wt|       pointer|
|m_axi_wt_AWLOCK             |  out|    2|       m_axi|                                                            wt|       pointer|
|m_axi_wt_AWCACHE            |  out|    4|       m_axi|                                                            wt|       pointer|
|m_axi_wt_AWPROT             |  out|    3|       m_axi|                                                            wt|       pointer|
|m_axi_wt_AWQOS              |  out|    4|       m_axi|                                                            wt|       pointer|
|m_axi_wt_AWREGION           |  out|    4|       m_axi|                                                            wt|       pointer|
|m_axi_wt_AWUSER             |  out|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_WVALID             |  out|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_WREADY             |   in|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_WDATA              |  out|   16|       m_axi|                                                            wt|       pointer|
|m_axi_wt_WSTRB              |  out|    2|       m_axi|                                                            wt|       pointer|
|m_axi_wt_WLAST              |  out|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_WID                |  out|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_WUSER              |  out|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_ARVALID            |  out|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_ARREADY            |   in|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_ARADDR             |  out|   64|       m_axi|                                                            wt|       pointer|
|m_axi_wt_ARID               |  out|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_ARLEN              |  out|   32|       m_axi|                                                            wt|       pointer|
|m_axi_wt_ARSIZE             |  out|    3|       m_axi|                                                            wt|       pointer|
|m_axi_wt_ARBURST            |  out|    2|       m_axi|                                                            wt|       pointer|
|m_axi_wt_ARLOCK             |  out|    2|       m_axi|                                                            wt|       pointer|
|m_axi_wt_ARCACHE            |  out|    4|       m_axi|                                                            wt|       pointer|
|m_axi_wt_ARPROT             |  out|    3|       m_axi|                                                            wt|       pointer|
|m_axi_wt_ARQOS              |  out|    4|       m_axi|                                                            wt|       pointer|
|m_axi_wt_ARREGION           |  out|    4|       m_axi|                                                            wt|       pointer|
|m_axi_wt_ARUSER             |  out|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_RVALID             |   in|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_RREADY             |  out|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_RDATA              |   in|   16|       m_axi|                                                            wt|       pointer|
|m_axi_wt_RLAST              |   in|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_RID                |   in|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_RFIFONUM           |   in|   10|       m_axi|                                                            wt|       pointer|
|m_axi_wt_RUSER              |   in|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_RRESP              |   in|    2|       m_axi|                                                            wt|       pointer|
|m_axi_wt_BVALID             |   in|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_BREADY             |  out|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_BRESP              |   in|    2|       m_axi|                                                            wt|       pointer|
|m_axi_wt_BID                |   in|    1|       m_axi|                                                            wt|       pointer|
|m_axi_wt_BUSER              |   in|    1|       m_axi|                                                            wt|       pointer|
|sext_ln118                  |   in|   63|     ap_none|                                                    sext_ln118|        scalar|
|conv_wt_buf_V_0_0_address0  |  out|    5|   ap_memory|                                             conv_wt_buf_V_0_0|         array|
|conv_wt_buf_V_0_0_ce0       |  out|    1|   ap_memory|                                             conv_wt_buf_V_0_0|         array|
|conv_wt_buf_V_0_0_we0       |  out|    1|   ap_memory|                                             conv_wt_buf_V_0_0|         array|
|conv_wt_buf_V_0_0_d0        |  out|   16|   ap_memory|                                             conv_wt_buf_V_0_0|         array|
+----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

