INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:45:03 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.657ns  (required time - arrival time)
  Source:                 load0/data_tehb/dataReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer12/dataReg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.451ns (23.679%)  route 4.677ns (76.321%))
  Logic Levels:           19  (CARRY4=3 LUT3=3 LUT4=1 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1521, unset)         0.508     0.508    load0/data_tehb/clk
    SLICE_X5Y139         FDRE                                         r  load0/data_tehb/dataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  load0/data_tehb/dataReg_reg[1]/Q
                         net (fo=1, routed)           0.299     1.005    mem_controller4/read_arbiter/data/Memory_reg[0][31][1]
    SLICE_X4Y140         LUT5 (Prop_lut5_I3_O)        0.121     1.126 r  mem_controller4/read_arbiter/data/data_tehb/hist_loadAddr[1]_INST_0_i_1/O
                         net (fo=18, routed)          0.335     1.460    buffer0/fifo/load0_dataOut[1]
    SLICE_X7Y140         LUT5 (Prop_lut5_I1_O)        0.043     1.503 r  buffer0/fifo/Memory[0][1]_i_1/O
                         net (fo=5, routed)           0.193     1.696    buffer74/fifo/D[1]
    SLICE_X6Y140         LUT5 (Prop_lut5_I0_O)        0.043     1.739 r  buffer74/fifo/dataReg[1]_i_1__2/O
                         net (fo=2, routed)           0.227     1.966    init14/control/D[1]
    SLICE_X6Y140         LUT3 (Prop_lut3_I0_O)        0.043     2.009 r  init14/control/Memory[0][1]_i_1__0/O
                         net (fo=4, routed)           0.174     2.184    buffer75/fifo/init14_outs[1]
    SLICE_X7Y140         LUT5 (Prop_lut5_I1_O)        0.043     2.227 r  buffer75/fifo/Memory[0][1]_i_1__1/O
                         net (fo=4, routed)           0.607     2.834    cmpi4/init15_outs[1]
    SLICE_X8Y143         LUT6 (Prop_lut6_I1_O)        0.043     2.877 r  cmpi4/Memory[2][0]_i_26/O
                         net (fo=1, routed)           0.167     3.044    cmpi4/Memory[2][0]_i_26_n_0
    SLICE_X9Y144         LUT5 (Prop_lut5_I4_O)        0.043     3.087 r  cmpi4/Memory[2][0]_i_18/O
                         net (fo=1, routed)           0.000     3.087    cmpi4/Memory[2][0]_i_18_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     3.338 r  cmpi4/Memory_reg[2][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.338    cmpi4/Memory_reg[2][0]_i_8_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.387 r  cmpi4/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.387    cmpi4/Memory_reg[2][0]_i_4_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.494 f  cmpi4/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=12, routed)          0.181     3.675    buffer62/fifo/result[0]
    SLICE_X11Y146        LUT3 (Prop_lut3_I0_O)        0.123     3.798 f  buffer62/fifo/Head[1]_i_5/O
                         net (fo=1, routed)           0.267     4.065    buffer62/fifo/buffer62_outs
    SLICE_X12Y147        LUT6 (Prop_lut6_I5_O)        0.043     4.108 r  buffer62/fifo/Head[1]_i_4/O
                         net (fo=2, routed)           0.173     4.280    buffer13/control/Head_reg[0]
    SLICE_X12Y148        LUT6 (Prop_lut6_I2_O)        0.043     4.323 f  buffer13/control/Head[1]_i_2__0/O
                         net (fo=13, routed)          0.237     4.560    buffer13/control/buffer62_outs_ready
    SLICE_X11Y148        LUT6 (Prop_lut6_I2_O)        0.043     4.603 r  buffer13/control/transmitValue_i_2__14/O
                         net (fo=3, routed)           0.413     5.017    buffer59/fifo/transmitValue_i_2__27_0
    SLICE_X11Y149        LUT4 (Prop_lut4_I2_O)        0.043     5.060 r  buffer59/fifo/transmitValue_i_4__11/O
                         net (fo=1, routed)           0.327     5.387    buffer46/fifo/transmitValue_reg_8
    SLICE_X10Y149        LUT6 (Prop_lut6_I4_O)        0.043     5.430 r  buffer46/fifo/transmitValue_i_2__27/O
                         net (fo=6, routed)           0.109     5.539    buffer46/fifo/transmitValue_i_2__27_n_0
    SLICE_X10Y149        LUT3 (Prop_lut3_I2_O)        0.043     5.582 r  buffer46/fifo/transmitValue_i_3__11/O
                         net (fo=3, routed)           0.294     5.876    buffer13/control/transmitValue_reg_47
    SLICE_X16Y147        LUT5 (Prop_lut5_I1_O)        0.043     5.919 f  buffer13/control/fullReg_i_4__4/O
                         net (fo=25, routed)          0.293     6.212    buffer13/control/outputValid_reg_1
    SLICE_X16Y150        LUT6 (Prop_lut6_I2_O)        0.043     6.255 r  buffer13/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.381     6.636    buffer12/E[0]
    SLICE_X16Y146        FDRE                                         r  buffer12/dataReg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=1521, unset)         0.483     5.183    buffer12/clk
    SLICE_X16Y146        FDRE                                         r  buffer12/dataReg_reg[19]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X16Y146        FDRE (Setup_fdre_C_CE)      -0.169     4.978    buffer12/dataReg_reg[19]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                 -1.657    




