Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 15237f9b49e240c5a9d45ce47294894e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot accurate_TB_behav xil_defaultlib.accurate_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_2/edgeDetector_2/edgeDetector_2.srcs/sources_1/new/accurate.vhd:48]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_2/edgeDetector_2/edgeDetector_2.srcs/sources_1/new/accurate.vhd:49]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_2/edgeDetector_2/edgeDetector_2.srcs/sources_1/new/accurate.vhd:50]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_2/edgeDetector_2/edgeDetector_2.srcs/sources_1/new/accurate.vhd:51]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_2/edgeDetector_2/edgeDetector_2.srcs/sources_1/new/accurate.vhd:52]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_2/edgeDetector_2/edgeDetector_2.srcs/sources_1/new/accurate.vhd:53]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_2/edgeDetector_2/edgeDetector_2.srcs/sources_1/new/accurate.vhd:54]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_2/edgeDetector_2/edgeDetector_2.srcs/sources_1/new/accurate.vhd:55]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'in_ram' [C:/Users/ESRLab-04/Desktop/edgeDetector_2/edgeDetector_2/edgeDetector_2.srcs/sources_1/new/accurate.vhd:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture accurate_beh of entity xil_defaultlib.accurate [accurate_default]
Compiling architecture accurate_tb_beh of entity xil_defaultlib.accurate_tb
Built simulation snapshot accurate_TB_behav
