INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matia/Desktop/prueba/Generador_Zybo/Generador_Zybo.ip_user_files/bd/ROM/ip/ROM_blk_mem_gen_0_0/sim/ROM_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matia/Desktop/prueba/Generador_Zybo/Generador_Zybo.ip_user_files/bd/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matia/Desktop/prueba/Generador_Zybo/Generador_Zybo.srcs/sources_1/new/ADDRES_Count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDRES_Count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matia/Desktop/prueba/Generador_Zybo/Generador_Zybo.srcs/sources_1/new/Div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matia/Desktop/prueba/Generador_Zybo/Generador_Zybo.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matia/Desktop/prueba/Generador_Zybo/Generador_Zybo.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
