// Seed: 852977362
module module_0;
  generate
    wor id_1;
    tri id_2, id_3, id_4, id_5;
  endgenerate
  wire id_6;
  assign id_5 = 1'b0;
  assign id_2 = id_3;
  always begin : LABEL_0
    id_5 = 1;
  end
  assign id_1 = id_5;
  supply1 id_7, id_8;
  id_9(
      1'b0
  );
  always
  `define pp_10 0
  assign id_8 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
