info x 35 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 threebitupdowncounter
term mark 61 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 0 0 226 7 13 0 0 clkinstd_logic
var add 2 0 0 34 7 18 0 0 CLRinstd_logic
var add 3 0 0 34 7 22 0 0 upinstd_logic
var add 4 0 0 34 7 28 0 0 downinstd_logic
var add 5 2 0 36 8 10 0 0 Qoutstd_logic_vector
var add 6 31 0 34 9 12 0 0 erroutstd_logic
var add 7 31 0 34 9 17 0 0 fulloutstd_logic
var add 8 31 0 34 9 23 0 0 emptyoutstd_logic
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 75 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 1
cell fill 2 4 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0
cell fill 3 8 0 0 0 0 0 0 1
cell fill 3 24 0 0 0 0 0 0 0
cell fill 3 44 0 0 0 0 0 0 1
cell fill 4 0 0 0 0 0 0 0 0
cell fill 4 28 0 0 0 0 0 0 1
cell fill 4 48 0 0 0 0 0 0 0
time info 50 50 10 10 50 50 1 1 nsclk
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 452419526 29714869 6 0 0 0 0 threebitupdowncounter.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 10 175 7 0 -71 0 Waveform created by
HDL Bencher 4.1i
Source = newcounter.vhd
Sat Jun 04 21:33:35 2005
type info 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
