// Seed: 2902389483
module module_0 ();
  reg id_1 = id_1;
  assign id_2 = 1;
  final id_1 <= -1'b0;
  always if (id_1) wait (id_2 & id_2) id_1 = id_1 - 1;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_13 = $display;
  assign id_6  = -1;
  parameter id_22 = (id_12[-1]);
  id_23 :
  assert property (@(-1'b0) 1)
  else id_4 <= -1 ? 1 : (1);
  assign id_20 = -1;
  wire id_24;
  assign id_17 = 1;
  initial id_20 = 1;
  module_0 modCall_1 ();
endmodule
