###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         7263   # Number of WRITE/WRITEP commands
num_reads_done                 =       930800   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       792700   # Number of read row buffer hits
num_read_cmds                  =       930805   # Number of READ/READP commands
num_writes_done                =         7268   # Number of read requests issued
num_write_row_hits             =         2480   # Number of write row buffer hits
num_act_cmds                   =       143467   # Number of ACT commands
num_pre_cmds                   =       143444   # Number of PRE commands
num_ondemand_pres              =       121999   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9392188   # Cyles of rank active rank.0
rank_active_cycles.1           =      9118425   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       607812   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       881575   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       871418   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18670   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10922   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6788   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2615   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2435   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3456   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2347   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          514   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          316   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18614   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =            8   # Write cmd latency (cycles)
write_latency[80-99]           =            8   # Write cmd latency (cycles)
write_latency[100-119]         =            6   # Write cmd latency (cycles)
write_latency[120-139]         =            9   # Write cmd latency (cycles)
write_latency[140-159]         =           15   # Write cmd latency (cycles)
write_latency[160-179]         =           16   # Write cmd latency (cycles)
write_latency[180-199]         =           34   # Write cmd latency (cycles)
write_latency[200-]            =         7162   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       346893   # Read request latency (cycles)
read_latency[40-59]            =       120426   # Read request latency (cycles)
read_latency[60-79]            =        92338   # Read request latency (cycles)
read_latency[80-99]            =        55605   # Read request latency (cycles)
read_latency[100-119]          =        43513   # Read request latency (cycles)
read_latency[120-139]          =        39589   # Read request latency (cycles)
read_latency[140-159]          =        30386   # Read request latency (cycles)
read_latency[160-179]          =        25018   # Read request latency (cycles)
read_latency[180-199]          =        21068   # Read request latency (cycles)
read_latency[200-]             =       155963   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.62569e+07   # Write energy
read_energy                    =  3.75301e+09   # Read energy
act_energy                     =  3.92526e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.9175e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.23156e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86073e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6899e+09   # Active standby energy rank.1
average_read_latency           =      128.766   # Average read request latency (cycles)
average_interarrival           =      10.6599   # Average request interarrival latency (cycles)
total_energy                   =   1.7152e+10   # Total energy (pJ)
average_power                  =       1715.2   # Average power (mW)
average_bandwidth              =      8.00485   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         8106   # Number of WRITE/WRITEP commands
num_reads_done                 =      1019433   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       828502   # Number of read row buffer hits
num_read_cmds                  =      1019436   # Number of READ/READP commands
num_writes_done                =         8113   # Number of read requests issued
num_write_row_hits             =         2548   # Number of write row buffer hits
num_act_cmds                   =       197351   # Number of ACT commands
num_pre_cmds                   =       197326   # Number of PRE commands
num_ondemand_pres              =       174899   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9258939   # Cyles of rank active rank.0
rank_active_cycles.1           =      9243801   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       741061   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       756199   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       962720   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18029   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10921   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6086   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2443   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2418   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3595   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2068   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          476   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          321   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18530   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            6   # Write cmd latency (cycles)
write_latency[80-99]           =           13   # Write cmd latency (cycles)
write_latency[100-119]         =           13   # Write cmd latency (cycles)
write_latency[120-139]         =           19   # Write cmd latency (cycles)
write_latency[140-159]         =           17   # Write cmd latency (cycles)
write_latency[160-179]         =           32   # Write cmd latency (cycles)
write_latency[180-199]         =           45   # Write cmd latency (cycles)
write_latency[200-]            =         7959   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       314461   # Read request latency (cycles)
read_latency[40-59]            =       124727   # Read request latency (cycles)
read_latency[60-79]            =       113890   # Read request latency (cycles)
read_latency[80-99]            =        67647   # Read request latency (cycles)
read_latency[100-119]          =        54574   # Read request latency (cycles)
read_latency[120-139]          =        49519   # Read request latency (cycles)
read_latency[140-159]          =        37794   # Read request latency (cycles)
read_latency[160-179]          =        30786   # Read request latency (cycles)
read_latency[180-199]          =        25767   # Read request latency (cycles)
read_latency[200-]             =       200265   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.04652e+07   # Write energy
read_energy                    =  4.11037e+09   # Read energy
act_energy                     =  5.39952e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.55709e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.62976e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77758e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76813e+09   # Active standby energy rank.1
average_read_latency           =       143.27   # Average read request latency (cycles)
average_interarrival           =      9.73133   # Average request interarrival latency (cycles)
total_energy                   =  1.76598e+10   # Total energy (pJ)
average_power                  =      1765.98   # Average power (mW)
average_bandwidth              =      8.76839   # Average bandwidth
