###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       107835   # Number of WRITE/WRITEP commands
num_reads_done                 =      1205198   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       927266   # Number of read row buffer hits
num_read_cmds                  =      1205195   # Number of READ/READP commands
num_writes_done                =       107868   # Number of read requests issued
num_write_row_hits             =        69865   # Number of write row buffer hits
num_act_cmds                   =       317566   # Number of ACT commands
num_pre_cmds                   =       317535   # Number of PRE commands
num_ondemand_pres              =       292898   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9495007   # Cyles of rank active rank.0
rank_active_cycles.1           =      9278427   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       504993   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       721573   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1240188   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        25850   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8247   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3932   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4346   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3220   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1687   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1754   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1442   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          635   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21807   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           28   # Write cmd latency (cycles)
write_latency[40-59]           =           36   # Write cmd latency (cycles)
write_latency[60-79]           =           70   # Write cmd latency (cycles)
write_latency[80-99]           =          144   # Write cmd latency (cycles)
write_latency[100-119]         =          205   # Write cmd latency (cycles)
write_latency[120-139]         =          352   # Write cmd latency (cycles)
write_latency[140-159]         =          592   # Write cmd latency (cycles)
write_latency[160-179]         =          810   # Write cmd latency (cycles)
write_latency[180-199]         =         1233   # Write cmd latency (cycles)
write_latency[200-]            =       104359   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       331918   # Read request latency (cycles)
read_latency[40-59]            =       124564   # Read request latency (cycles)
read_latency[60-79]            =       144027   # Read request latency (cycles)
read_latency[80-99]            =        82349   # Read request latency (cycles)
read_latency[100-119]          =        66190   # Read request latency (cycles)
read_latency[120-139]          =        58284   # Read request latency (cycles)
read_latency[140-159]          =        44610   # Read request latency (cycles)
read_latency[160-179]          =        36895   # Read request latency (cycles)
read_latency[180-199]          =        30605   # Read request latency (cycles)
read_latency[200-]             =       285751   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.38312e+08   # Write energy
read_energy                    =  4.85935e+09   # Read energy
act_energy                     =  8.68861e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.42397e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.46355e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92488e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78974e+09   # Active standby energy rank.1
average_read_latency           =      177.767   # Average read request latency (cycles)
average_interarrival           =      7.61537   # Average request interarrival latency (cycles)
total_energy                   =  1.92745e+10   # Total energy (pJ)
average_power                  =      1927.45   # Average power (mW)
average_bandwidth              =      11.2048   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       112628   # Number of WRITE/WRITEP commands
num_reads_done                 =      1297963   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1032379   # Number of read row buffer hits
num_read_cmds                  =      1297964   # Number of READ/READP commands
num_writes_done                =       112660   # Number of read requests issued
num_write_row_hits             =        69746   # Number of write row buffer hits
num_act_cmds                   =       310235   # Number of ACT commands
num_pre_cmds                   =       310204   # Number of PRE commands
num_ondemand_pres              =       284222   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9359913   # Cyles of rank active rank.0
rank_active_cycles.1           =      9376951   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       640087   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       623049   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1341114   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        22708   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7871   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3910   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4394   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3187   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1765   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1780   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1425   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          668   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21869   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =           31   # Write cmd latency (cycles)
write_latency[40-59]           =           37   # Write cmd latency (cycles)
write_latency[60-79]           =           61   # Write cmd latency (cycles)
write_latency[80-99]           =          120   # Write cmd latency (cycles)
write_latency[100-119]         =          185   # Write cmd latency (cycles)
write_latency[120-139]         =          291   # Write cmd latency (cycles)
write_latency[140-159]         =          491   # Write cmd latency (cycles)
write_latency[160-179]         =          748   # Write cmd latency (cycles)
write_latency[180-199]         =         1113   # Write cmd latency (cycles)
write_latency[200-]            =       109543   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       342528   # Read request latency (cycles)
read_latency[40-59]            =       136587   # Read request latency (cycles)
read_latency[60-79]            =       144389   # Read request latency (cycles)
read_latency[80-99]            =        89788   # Read request latency (cycles)
read_latency[100-119]          =        72440   # Read request latency (cycles)
read_latency[120-139]          =        63825   # Read request latency (cycles)
read_latency[140-159]          =        50711   # Read request latency (cycles)
read_latency[160-179]          =        42694   # Read request latency (cycles)
read_latency[180-199]          =        36421   # Read request latency (cycles)
read_latency[200-]             =       318576   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.62239e+08   # Write energy
read_energy                    =  5.23339e+09   # Read energy
act_energy                     =  8.48803e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.07242e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.99064e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84059e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85122e+09   # Active standby energy rank.1
average_read_latency           =       171.74   # Average read request latency (cycles)
average_interarrival           =      7.08859   # Average request interarrival latency (cycles)
total_energy                   =  1.96472e+10   # Total energy (pJ)
average_power                  =      1964.72   # Average power (mW)
average_bandwidth              =      12.0373   # Average bandwidth
