{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 18:53:32 2013 " "Info: Processing started: Mon Dec 16 18:53:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-arc " "Info: Found design unit 1: Controller-arc" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Info: Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controller " "Info: Elaborating entity \"Controller\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemRead Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"MemRead\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWrite Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWrite Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Jump Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"Jump\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "JumpReg Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"JumpReg\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUOp Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"ALUOp\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] Controller.vhd(23) " "Info (10041): Inferred latch for \"ALUOp\[0\]\" at Controller.vhd(23)" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] Controller.vhd(23) " "Info (10041): Inferred latch for \"ALUOp\[1\]\" at Controller.vhd(23)" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] Controller.vhd(23) " "Info (10041): Inferred latch for \"ALUOp\[2\]\" at Controller.vhd(23)" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpReg Controller.vhd(23) " "Info (10041): Inferred latch for \"JumpReg\" at Controller.vhd(23)" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump Controller.vhd(23) " "Info (10041): Inferred latch for \"Jump\" at Controller.vhd(23)" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Controller.vhd(23) " "Info (10041): Inferred latch for \"RegWrite\" at Controller.vhd(23)" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc Controller.vhd(23) " "Info (10041): Inferred latch for \"ALUSrc\" at Controller.vhd(23)" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Controller.vhd(23) " "Info (10041): Inferred latch for \"MemWrite\" at Controller.vhd(23)" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg Controller.vhd(23) " "Info (10041): Inferred latch for \"MemtoReg\" at Controller.vhd(23)" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead Controller.vhd(23) " "Info (10041): Inferred latch for \"MemRead\" at Controller.vhd(23)" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch Controller.vhd(23) " "Info (10041): Inferred latch for \"Branch\" at Controller.vhd(23)" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst Controller.vhd(23) " "Info (10041): Inferred latch for \"RegDst\" at Controller.vhd(23)" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "MemtoReg\$latch MemRead\$latch " "Info: Duplicate LATCH primitive \"MemtoReg\$latch\" merged with LATCH primitive \"MemRead\$latch\"" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RegDst\$latch " "Warning: Latch RegDst\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal opCode\[0\]" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Branch\$latch " "Warning: Latch Branch\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal opCode\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MemRead\$latch " "Warning: Latch MemRead\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal opCode\[0\]" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MemWrite\$latch " "Warning: Latch MemWrite\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal opCode\[0\]" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALUSrc\$latch " "Warning: Latch ALUSrc\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal opCode\[0\]" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RegWrite\$latch " "Warning: Latch RegWrite\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal opCode\[0\]" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Jump\$latch " "Warning: Latch Jump\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal opCode\[0\]" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "JumpReg\$latch " "Warning: Latch JumpReg\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal opCode\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALUOp\[0\]\$latch " "Warning: Latch ALUOp\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal opCode\[0\]" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALUOp\[1\]\$latch " "Warning: Latch ALUOp\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal opCode\[0\]" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ALUOp\[2\] GND " "Warning (13410): Pin \"ALUOp\[2\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "C:/Repos/processor/processor/Controller/Controller.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Info: Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Info: Implemented 21 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 16 18:53:34 2013 " "Info: Processing ended: Mon Dec 16 18:53:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
