(DELAYFILE
    (SDFVERSION "2.1")
    (DESIGN "dut")
    (VENDOR "verilog-to-routing")
    (PROGRAM "vpr")
    (VERSION "")
    (DIVIDER /)
    (TIMESCALE 1 ps)

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_d_output_0_0_to_dffr_q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1218.94:1218.94:1218.94) (1218.94:1218.94:1218.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_rstn_output_0_0_to_lut_\$abc\$379\$techmap\$techmap377\$abc\$193\$auto\$blifparse\.cc\:362\:parse_blif\$194\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/12_24_2022_09_15_02\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis2\/ffs_map\.v\:50\$275_Y_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1172.33:1172.33:1172.33) (1172.33:1172.33:1172.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffr_q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffr_q_output_0_0_to_q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (946.137:946.137:946.137) (946.137:946.137:946.137))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$379\$techmap\$techmap377\$abc\$193\$auto\$blifparse\.cc\:362\:parse_blif\$194\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/12_24_2022_09_15_02\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis2\/ffs_map\.v\:50\$275_Y_output_0_0_to_dffr_q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (616.298:616.298:616.298) (616.298:616.298:616.298))
            )
        )
    )

    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_\$abc\$379\$techmap\$techmap377\$abc\$193\$auto\$blifparse\.cc\:362\:parse_blif\$194\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/12_24_2022_09_15_02\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis2\/ffs_map\.v\:50\$275_Y)
        (DELAY
            (ABSOLUTE
                (IOPATH in[2] out (186.969:186.969:186.969) (186.969:186.969:186.969))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffr")
        (INSTANCE dffr_q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (99.981:99.981:99.981) (99.981:99.981:99.981))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (141.766:141.766:141.766))
            (SETUP R (posedge  C) (141.766:141.766:141.766))
            (HOLD D (posedge C) (97.2197:97.2197:97.2197))
            (HOLD R (posedge C) (141.766:141.766:141.766))
        )
    )
)
