INTSTYLE=ise
INFILE=C:\Users\Zahraa\Documents\FPGA\displayoo\seven_segment_display_VHDL.ncd
OUTFILE=C:\Users\Zahraa\Documents\FPGA\displayoo\seven_segment_display_VHDL.bit
FAMILY=Artix7
PART=xc7a100t-3csg324
WORKINGDIR=C:\Users\Zahraa\Documents\FPGA\displayoo
LICENSE=WebPack
USER_INFO=__0_0_0
