_ZNK3dlx15InstructionInfo15GetArgumentTypeEN3phi7integerIhEE:
  168|   126k|        {
  169|   126k|            PHI_ASSERT(index < 3u);
  170|       |
  171|   126k|            switch (index.unsafe())
  172|   126k|            {
  173|  51.0k|                case 0:
  ------------------
  |  Branch (173:17): [True: 51.0k, False: 75.6k]
  ------------------
  174|  51.0k|                    return m_Arg1Type;
  175|       |
  176|  38.5k|                case 1:
  ------------------
  |  Branch (176:17): [True: 38.5k, False: 88.0k]
  ------------------
  177|  38.5k|                    return m_Arg2Type;
  178|       |
  179|  37.0k|                case 2:
  ------------------
  |  Branch (179:17): [True: 37.0k, False: 89.5k]
  ------------------
  180|  37.0k|                    return m_Arg3Type;
  181|       |
  182|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  183|      0|                default:
  ------------------
  |  Branch (183:17): [True: 0, False: 126k]
  ------------------
  184|      0|                    PHI_ASSERT_NOT_REACHED();
  185|      0|                    return m_Arg1Type;
  186|   126k|#endif
  187|   126k|            }
  188|   126k|        }
_ZNK3dlx15InstructionInfo28GetNumberOfRequiredArgumentsEv:
  194|  33.1k|        {
  195|  33.1k|            phi::u8 number_of_argument_required = static_cast<std::uint8_t>(0u);
  196|       |
  197|       |            // Count the number of argument we need
  198|  33.1k|            if (m_Arg1Type != ArgumentType::None)
  ------------------
  |  Branch (198:17): [True: 31.2k, False: 1.95k]
  ------------------
  199|  31.2k|            {
  200|  31.2k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  201|  31.2k|            }
  202|  33.1k|            if (m_Arg2Type != ArgumentType::None)
  ------------------
  |  Branch (202:17): [True: 25.1k, False: 8.03k]
  ------------------
  203|  25.1k|            {
  204|  25.1k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  205|  25.1k|            }
  206|  33.1k|            if (m_Arg3Type != ArgumentType::None)
  ------------------
  |  Branch (206:17): [True: 17.0k, False: 16.0k]
  ------------------
  207|  17.0k|            {
  208|  17.0k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  209|  17.0k|            }
  210|       |
  211|  33.1k|            return number_of_argument_required;
  212|  33.1k|        }
_ZNK3dlx15InstructionInfo21GetRegisterAccessTypeEv:
  215|  4.81M|        {
  216|  4.81M|            return m_RegisterAccessType;
  217|  4.81M|        }
_ZNK3dlx15InstructionInfo11GetExecutorEv:
  220|  33.1k|        {
  221|  33.1k|            return m_Executor;
  222|  33.1k|        }
_ZN3dlxanENS_12ArgumentTypeES0_:
   37|  14.4M|    {
   38|  14.4M|        using underlying_t = phi::underlying_type_t<ArgumentType>;
   39|       |
   40|  14.4M|        return static_cast<ArgumentType>(static_cast<underlying_t>(lhs) &
   41|  14.4M|                                         static_cast<underlying_t>(rhs));
   42|  14.4M|    }
_ZN3dlx20ArgumentTypeIncludesENS_12ArgumentTypeES0_:
   54|  14.4M|    {
   55|  14.4M|        using underlying_t = std::underlying_type_t<ArgumentType>;
   56|       |
   57|  14.4M|        return static_cast<underlying_t>(type & test) != 0;
   58|  14.4M|    }

_ZN3dlx11MemoryBlock10MemoryByteC2Ev:
   17|  1.00k|            {}

_ZN3dlx9enum_nameINS_6OpCodeEEENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEET_:
  204|  75.3k|    {
  205|  75.3k|        switch (value)
  206|  75.3k|        {
  207|      0|#define DLX_ENUM_OPCODE_IMPL(name)                                                                 \
  208|      0|    case OpCode::name:                                                                             \
  209|      0|        return #name;
  210|       |
  211|      0|            DLX_ENUM_OPCODE
  ------------------
  |  |   15|  19.2k|    DLX_ENUM_OPCODE_IMPL(ADD)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  19.2k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 19.2k, False: 56.0k]
  |  |  |  |  ------------------
  |  |  |  |  209|  19.2k|        return #name;
  |  |  ------------------
  |  |   16|  19.2k|    DLX_ENUM_OPCODE_IMPL(ADDI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  1.13k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.13k, False: 74.1k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.13k|        return #name;
  |  |  ------------------
  |  |   17|  1.13k|    DLX_ENUM_OPCODE_IMPL(ADDU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    678|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 678, False: 74.6k]
  |  |  |  |  ------------------
  |  |  |  |  209|    678|        return #name;
  |  |  ------------------
  |  |   18|    767|    DLX_ENUM_OPCODE_IMPL(ADDUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|    767|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 767, False: 74.5k]
  |  |  |  |  ------------------
  |  |  |  |  209|    767|        return #name;
  |  |  ------------------
  |  |   19|  1.74k|    DLX_ENUM_OPCODE_IMPL(ADDF)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  1.74k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.74k, False: 73.5k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.74k|        return #name;
  |  |  ------------------
  |  |   20|  1.74k|    DLX_ENUM_OPCODE_IMPL(ADDD)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    434|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 434, False: 74.8k]
  |  |  |  |  ------------------
  |  |  |  |  209|    434|        return #name;
  |  |  ------------------
  |  |   21|    434|                                                                                                   \
  |  |   22|    434|    /* Sub */                                                                                      \
  |  |   23|  1.04k|    DLX_ENUM_OPCODE_IMPL(SUB)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  1.04k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.04k, False: 74.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.04k|        return #name;
  |  |  ------------------
  |  |   24|  1.04k|    DLX_ENUM_OPCODE_IMPL(SUBI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    408|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 408, False: 74.9k]
  |  |  |  |  ------------------
  |  |  |  |  209|    408|        return #name;
  |  |  ------------------
  |  |   25|  1.00k|    DLX_ENUM_OPCODE_IMPL(SUBU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  1.00k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.00k, False: 74.3k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.00k|        return #name;
  |  |  ------------------
  |  |   26|  1.00k|    DLX_ENUM_OPCODE_IMPL(SUBUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|    103|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 103, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|    103|        return #name;
  |  |  ------------------
  |  |   27|    826|    DLX_ENUM_OPCODE_IMPL(SUBF)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    826|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 826, False: 74.4k]
  |  |  |  |  ------------------
  |  |  |  |  209|    826|        return #name;
  |  |  ------------------
  |  |   28|    826|    DLX_ENUM_OPCODE_IMPL(SUBD)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    228|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 228, False: 75.0k]
  |  |  |  |  ------------------
  |  |  |  |  209|    228|        return #name;
  |  |  ------------------
  |  |   29|    228|                                                                                                   \
  |  |   30|    228|    /* Multiplication */                                                                           \
  |  |   31|    381|    DLX_ENUM_OPCODE_IMPL(MULT)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    381|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 381, False: 74.9k]
  |  |  |  |  ------------------
  |  |  |  |  209|    381|        return #name;
  |  |  ------------------
  |  |   32|    381|    DLX_ENUM_OPCODE_IMPL(MULTI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|    169|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 169, False: 75.1k]
  |  |  |  |  ------------------
  |  |  |  |  209|    169|        return #name;
  |  |  ------------------
  |  |   33|  2.09k|    DLX_ENUM_OPCODE_IMPL(MULTU)                                                                    \
  |  |  ------------------
  |  |  |  |  208|  2.09k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 2.09k, False: 73.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|  2.09k|        return #name;
  |  |  ------------------
  |  |   34|  2.09k|    DLX_ENUM_OPCODE_IMPL(MULTUI)                                                                   \
  |  |  ------------------
  |  |  |  |  208|    169|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 169, False: 75.1k]
  |  |  |  |  ------------------
  |  |  |  |  209|    169|        return #name;
  |  |  ------------------
  |  |   35|    875|    DLX_ENUM_OPCODE_IMPL(MULTF)                                                                    \
  |  |  ------------------
  |  |  |  |  208|    875|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 875, False: 74.4k]
  |  |  |  |  ------------------
  |  |  |  |  209|    875|        return #name;
  |  |  ------------------
  |  |   36|    875|    DLX_ENUM_OPCODE_IMPL(MULTD)                                                                    \
  |  |  ------------------
  |  |  |  |  208|    113|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 113, False: 75.1k]
  |  |  |  |  ------------------
  |  |  |  |  209|    113|        return #name;
  |  |  ------------------
  |  |   37|    113|                                                                                                   \
  |  |   38|    113|    /* Division */                                                                                 \
  |  |   39|    113|    DLX_ENUM_OPCODE_IMPL(DIV)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     86|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 86, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     86|        return #name;
  |  |  ------------------
  |  |   40|     88|    DLX_ENUM_OPCODE_IMPL(DIVI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|     88|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 88, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     88|        return #name;
  |  |  ------------------
  |  |   41|     94|    DLX_ENUM_OPCODE_IMPL(DIVU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|     94|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 94, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     94|        return #name;
  |  |  ------------------
  |  |   42|    939|    DLX_ENUM_OPCODE_IMPL(DIVUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|    939|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 939, False: 74.3k]
  |  |  |  |  ------------------
  |  |  |  |  209|    939|        return #name;
  |  |  ------------------
  |  |   43|    939|    DLX_ENUM_OPCODE_IMPL(DIVF)                                                                     \
  |  |  ------------------
  |  |  |  |  208|     73|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 73, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     73|        return #name;
  |  |  ------------------
  |  |   44|     94|    DLX_ENUM_OPCODE_IMPL(DIVD)                                                                     \
  |  |  ------------------
  |  |  |  |  208|     94|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 94, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     94|        return #name;
  |  |  ------------------
  |  |   45|     94|                                                                                                   \
  |  |   46|     94|    /* Shift left (logical) */                                                                     \
  |  |   47|    401|    DLX_ENUM_OPCODE_IMPL(SLL)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    401|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 401, False: 74.9k]
  |  |  |  |  ------------------
  |  |  |  |  209|    401|        return #name;
  |  |  ------------------
  |  |   48|    401|    DLX_ENUM_OPCODE_IMPL(SLLI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    227|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 227, False: 75.0k]
  |  |  |  |  ------------------
  |  |  |  |  209|    227|        return #name;
  |  |  ------------------
  |  |   49|    227|                                                                                                   \
  |  |   50|    227|    /* Shift right (logical) */                                                                    \
  |  |   51|    951|    DLX_ENUM_OPCODE_IMPL(SRL)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    951|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 951, False: 74.3k]
  |  |  |  |  ------------------
  |  |  |  |  209|    951|        return #name;
  |  |  ------------------
  |  |   52|  2.06k|    DLX_ENUM_OPCODE_IMPL(SRLI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  2.06k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 2.06k, False: 73.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|  2.06k|        return #name;
  |  |  ------------------
  |  |   53|  2.06k|                                                                                                   \
  |  |   54|  2.06k|    /* Shift left (arithmetic) */                                                                  \
  |  |   55|  2.06k|    DLX_ENUM_OPCODE_IMPL(SLA)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    779|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 779, False: 74.5k]
  |  |  |  |  ------------------
  |  |  |  |  209|    779|        return #name;
  |  |  ------------------
  |  |   56|    779|    DLX_ENUM_OPCODE_IMPL(SLAI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|     96|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 96, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     96|        return #name;
  |  |  ------------------
  |  |   57|     96|                                                                                                   \
  |  |   58|     96|    /* Shift right (arithmetic) */                                                                 \
  |  |   59|    123|    DLX_ENUM_OPCODE_IMPL(SRA)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    123|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 123, False: 75.1k]
  |  |  |  |  ------------------
  |  |  |  |  209|    123|        return #name;
  |  |  ------------------
  |  |   60|    214|    DLX_ENUM_OPCODE_IMPL(SRAI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    214|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 214, False: 75.0k]
  |  |  |  |  ------------------
  |  |  |  |  209|    214|        return #name;
  |  |  ------------------
  |  |   61|    214|                                                                                                   \
  |  |   62|    214|    /* Logic */                                                                                    \
  |  |   63|    214|                                                                                                   \
  |  |   64|    214|    /* And */                                                                                      \
  |  |   65|    214|    DLX_ENUM_OPCODE_IMPL(AND)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     82|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 82, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     82|        return #name;
  |  |  ------------------
  |  |   66|  1.05k|    DLX_ENUM_OPCODE_IMPL(ANDI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  1.05k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.05k, False: 74.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.05k|        return #name;
  |  |  ------------------
  |  |   67|  1.05k|                                                                                                   \
  |  |   68|  1.05k|    /* Or */                                                                                       \
  |  |   69|  1.05k|    DLX_ENUM_OPCODE_IMPL(OR)                                                                       \
  |  |  ------------------
  |  |  |  |  208|     78|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 78, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     78|        return #name;
  |  |  ------------------
  |  |   70|     84|    DLX_ENUM_OPCODE_IMPL(ORI)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     84|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 84, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     84|        return #name;
  |  |  ------------------
  |  |   71|     84|                                                                                                   \
  |  |   72|     84|    /* XOR */                                                                                      \
  |  |   73|    268|    DLX_ENUM_OPCODE_IMPL(XOR)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    268|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 268, False: 75.0k]
  |  |  |  |  ------------------
  |  |  |  |  209|    268|        return #name;
  |  |  ------------------
  |  |   74|    778|    DLX_ENUM_OPCODE_IMPL(XORI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    778|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 778, False: 74.5k]
  |  |  |  |  ------------------
  |  |  |  |  209|    778|        return #name;
  |  |  ------------------
  |  |   75|    778|                                                                                                   \
  |  |   76|    778|    /* Set conditionals */                                                                         \
  |  |   77|    778|                                                                                                   \
  |  |   78|    778|    /* Less than */                                                                                \
  |  |   79|    778|    DLX_ENUM_OPCODE_IMPL(SLT)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    133|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 133, False: 75.1k]
  |  |  |  |  ------------------
  |  |  |  |  209|    133|        return #name;
  |  |  ------------------
  |  |   80|    743|    DLX_ENUM_OPCODE_IMPL(SLTI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    743|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 743, False: 74.5k]
  |  |  |  |  ------------------
  |  |  |  |  209|    743|        return #name;
  |  |  ------------------
  |  |   81|    743|    DLX_ENUM_OPCODE_IMPL(SLTU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    173|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 173, False: 75.1k]
  |  |  |  |  ------------------
  |  |  |  |  209|    173|        return #name;
  |  |  ------------------
  |  |   82|    173|    DLX_ENUM_OPCODE_IMPL(SLTUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|    112|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 112, False: 75.1k]
  |  |  |  |  ------------------
  |  |  |  |  209|    112|        return #name;
  |  |  ------------------
  |  |   83|    112|    DLX_ENUM_OPCODE_IMPL(LTF)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     79|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 79, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     79|        return #name;
  |  |  ------------------
  |  |   84|    161|    DLX_ENUM_OPCODE_IMPL(LTD)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    161|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 161, False: 75.1k]
  |  |  |  |  ------------------
  |  |  |  |  209|    161|        return #name;
  |  |  ------------------
  |  |   85|    161|                                                                                                   \
  |  |   86|    161|    /* Greater than */                                                                             \
  |  |   87|    731|    DLX_ENUM_OPCODE_IMPL(SGT)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    731|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 731, False: 74.5k]
  |  |  |  |  ------------------
  |  |  |  |  209|    731|        return #name;
  |  |  ------------------
  |  |   88|    731|    DLX_ENUM_OPCODE_IMPL(SGTI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|     86|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 86, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     86|        return #name;
  |  |  ------------------
  |  |   89|    670|    DLX_ENUM_OPCODE_IMPL(SGTU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    670|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 670, False: 74.6k]
  |  |  |  |  ------------------
  |  |  |  |  209|    670|        return #name;
  |  |  ------------------
  |  |   90|    670|    DLX_ENUM_OPCODE_IMPL(SGTUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|     91|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 91, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     91|        return #name;
  |  |  ------------------
  |  |   91|    494|    DLX_ENUM_OPCODE_IMPL(GTF)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    494|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 494, False: 74.8k]
  |  |  |  |  ------------------
  |  |  |  |  209|    494|        return #name;
  |  |  ------------------
  |  |   92|  1.94k|    DLX_ENUM_OPCODE_IMPL(GTD)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  1.94k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.94k, False: 73.3k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.94k|        return #name;
  |  |  ------------------
  |  |   93|  1.94k|                                                                                                   \
  |  |   94|  1.94k|    /* Less than or equal */                                                                       \
  |  |   95|  1.94k|    DLX_ENUM_OPCODE_IMPL(SLE)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    455|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 455, False: 74.8k]
  |  |  |  |  ------------------
  |  |  |  |  209|    455|        return #name;
  |  |  ------------------
  |  |   96|    455|    DLX_ENUM_OPCODE_IMPL(SLEI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    364|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 364, False: 74.9k]
  |  |  |  |  ------------------
  |  |  |  |  209|    364|        return #name;
  |  |  ------------------
  |  |   97|    364|    DLX_ENUM_OPCODE_IMPL(SLEU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    252|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 252, False: 75.0k]
  |  |  |  |  ------------------
  |  |  |  |  209|    252|        return #name;
  |  |  ------------------
  |  |   98|    394|    DLX_ENUM_OPCODE_IMPL(SLEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|    394|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 394, False: 74.9k]
  |  |  |  |  ------------------
  |  |  |  |  209|    394|        return #name;
  |  |  ------------------
  |  |   99|    394|    DLX_ENUM_OPCODE_IMPL(LEF)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    149|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 149, False: 75.1k]
  |  |  |  |  ------------------
  |  |  |  |  209|    149|        return #name;
  |  |  ------------------
  |  |  100|    660|    DLX_ENUM_OPCODE_IMPL(LED)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    660|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 660, False: 74.6k]
  |  |  |  |  ------------------
  |  |  |  |  209|    660|        return #name;
  |  |  ------------------
  |  |  101|    660|                                                                                                   \
  |  |  102|    660|    /* Greater than or equal */                                                                    \
  |  |  103|  2.36k|    DLX_ENUM_OPCODE_IMPL(SGE)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  2.36k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 2.36k, False: 72.9k]
  |  |  |  |  ------------------
  |  |  |  |  209|  2.36k|        return #name;
  |  |  ------------------
  |  |  104|  2.36k|    DLX_ENUM_OPCODE_IMPL(SGEI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  1.44k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.44k, False: 73.8k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.44k|        return #name;
  |  |  ------------------
  |  |  105|  1.44k|    DLX_ENUM_OPCODE_IMPL(SGEU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    178|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 178, False: 75.1k]
  |  |  |  |  ------------------
  |  |  |  |  209|    178|        return #name;
  |  |  ------------------
  |  |  106|  1.39k|    DLX_ENUM_OPCODE_IMPL(SGEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|  1.39k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.39k, False: 73.9k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.39k|        return #name;
  |  |  ------------------
  |  |  107|  1.39k|    DLX_ENUM_OPCODE_IMPL(GEF)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     79|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 79, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     79|        return #name;
  |  |  ------------------
  |  |  108|    100|    DLX_ENUM_OPCODE_IMPL(GED)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    100|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 100, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|    100|        return #name;
  |  |  ------------------
  |  |  109|    100|                                                                                                   \
  |  |  110|    100|    /* Equal */                                                                                    \
  |  |  111|    100|    DLX_ENUM_OPCODE_IMPL(SEQ)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     87|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 87, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     87|        return #name;
  |  |  ------------------
  |  |  112|    459|    DLX_ENUM_OPCODE_IMPL(SEQI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    459|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 459, False: 74.8k]
  |  |  |  |  ------------------
  |  |  |  |  209|    459|        return #name;
  |  |  ------------------
  |  |  113|  1.78k|    DLX_ENUM_OPCODE_IMPL(SEQU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  1.78k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.78k, False: 73.5k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.78k|        return #name;
  |  |  ------------------
  |  |  114|  1.78k|    DLX_ENUM_OPCODE_IMPL(SEQUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|  1.04k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.04k, False: 74.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.04k|        return #name;
  |  |  ------------------
  |  |  115|  1.04k|    DLX_ENUM_OPCODE_IMPL(EQF)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    840|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 840, False: 74.4k]
  |  |  |  |  ------------------
  |  |  |  |  209|    840|        return #name;
  |  |  ------------------
  |  |  116|    840|    DLX_ENUM_OPCODE_IMPL(EQD)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     79|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 79, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     79|        return #name;
  |  |  ------------------
  |  |  117|     79|                                                                                                   \
  |  |  118|     79|    /* Not equal */                                                                                \
  |  |  119|  2.00k|    DLX_ENUM_OPCODE_IMPL(SNE)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  2.00k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 2.00k, False: 73.3k]
  |  |  |  |  ------------------
  |  |  |  |  209|  2.00k|        return #name;
  |  |  ------------------
  |  |  120|  2.00k|    DLX_ENUM_OPCODE_IMPL(SNEI)                                                                     \
  |  |  ------------------
  |  |  |  |  208|     91|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 91, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     91|        return #name;
  |  |  ------------------
  |  |  121|     92|    DLX_ENUM_OPCODE_IMPL(SNEU)                                                                     \
  |  |  ------------------
  |  |  |  |  208|     92|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 92, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     92|        return #name;
  |  |  ------------------
  |  |  122|    201|    DLX_ENUM_OPCODE_IMPL(SNEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  208|    201|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 201, False: 75.1k]
  |  |  |  |  ------------------
  |  |  |  |  209|    201|        return #name;
  |  |  ------------------
  |  |  123|    201|    DLX_ENUM_OPCODE_IMPL(NEF)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     94|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 94, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     94|        return #name;
  |  |  ------------------
  |  |  124|     94|    DLX_ENUM_OPCODE_IMPL(NED)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     83|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 83, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     83|        return #name;
  |  |  ------------------
  |  |  125|     83|                                                                                                   \
  |  |  126|     83|    /* Conditional branching */                                                                    \
  |  |  127|    102|    DLX_ENUM_OPCODE_IMPL(BEQZ)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    102|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 102, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|    102|        return #name;
  |  |  ------------------
  |  |  128|    102|    DLX_ENUM_OPCODE_IMPL(BNEZ)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    102|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 102, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|    102|        return #name;
  |  |  ------------------
  |  |  129|    102|    DLX_ENUM_OPCODE_IMPL(BFPT)                                                                     \
  |  |  ------------------
  |  |  |  |  208|     91|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 91, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     91|        return #name;
  |  |  ------------------
  |  |  130|  2.82k|    DLX_ENUM_OPCODE_IMPL(BFPF)                                                                     \
  |  |  ------------------
  |  |  |  |  208|  2.82k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 2.82k, False: 72.4k]
  |  |  |  |  ------------------
  |  |  |  |  209|  2.82k|        return #name;
  |  |  ------------------
  |  |  131|  2.82k|                                                                                                   \
  |  |  132|  2.82k|    /* Unconditional branching */                                                                  \
  |  |  133|  2.82k|    DLX_ENUM_OPCODE_IMPL(J)                                                                        \
  |  |  ------------------
  |  |  |  |  208|    532|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 532, False: 74.7k]
  |  |  |  |  ------------------
  |  |  |  |  209|    532|        return #name;
  |  |  ------------------
  |  |  134|    532|    DLX_ENUM_OPCODE_IMPL(JR)                                                                       \
  |  |  ------------------
  |  |  |  |  208|     78|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 78, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     78|        return #name;
  |  |  ------------------
  |  |  135|  1.00k|    DLX_ENUM_OPCODE_IMPL(JAL)                                                                      \
  |  |  ------------------
  |  |  |  |  208|  1.00k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.00k, False: 74.3k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.00k|        return #name;
  |  |  ------------------
  |  |  136|  1.00k|    DLX_ENUM_OPCODE_IMPL(JALR)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    676|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 676, False: 74.6k]
  |  |  |  |  ------------------
  |  |  |  |  209|    676|        return #name;
  |  |  ------------------
  |  |  137|    676|                                                                                                   \
  |  |  138|    676|    /* Loading data */                                                                             \
  |  |  139|    676|    DLX_ENUM_OPCODE_IMPL(LHI)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    587|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 587, False: 74.7k]
  |  |  |  |  ------------------
  |  |  |  |  209|    587|        return #name;
  |  |  ------------------
  |  |  140|    587|    DLX_ENUM_OPCODE_IMPL(LB)                                                                       \
  |  |  ------------------
  |  |  |  |  208|     71|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 71, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     71|        return #name;
  |  |  ------------------
  |  |  141|     76|    DLX_ENUM_OPCODE_IMPL(LBU)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     76|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 76, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     76|        return #name;
  |  |  ------------------
  |  |  142|     76|    DLX_ENUM_OPCODE_IMPL(LH)                                                                       \
  |  |  ------------------
  |  |  |  |  208|     71|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 71, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     71|        return #name;
  |  |  ------------------
  |  |  143|    922|    DLX_ENUM_OPCODE_IMPL(LHU)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    922|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 922, False: 74.3k]
  |  |  |  |  ------------------
  |  |  |  |  209|    922|        return #name;
  |  |  ------------------
  |  |  144|  1.25k|    DLX_ENUM_OPCODE_IMPL(LW)                                                                       \
  |  |  ------------------
  |  |  |  |  208|  1.25k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.25k, False: 74.0k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.25k|        return #name;
  |  |  ------------------
  |  |  145|  1.25k|    DLX_ENUM_OPCODE_IMPL(LWU)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 67, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     67|        return #name;
  |  |  ------------------
  |  |  146|     71|    DLX_ENUM_OPCODE_IMPL(LF)                                                                       \
  |  |  ------------------
  |  |  |  |  208|     71|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 71, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     71|        return #name;
  |  |  ------------------
  |  |  147|    136|    DLX_ENUM_OPCODE_IMPL(LD)                                                                       \
  |  |  ------------------
  |  |  |  |  208|    136|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 136, False: 75.1k]
  |  |  |  |  ------------------
  |  |  |  |  209|    136|        return #name;
  |  |  ------------------
  |  |  148|    136|                                                                                                   \
  |  |  149|    136|    /* Storing data */                                                                             \
  |  |  150|    196|    DLX_ENUM_OPCODE_IMPL(SB)                                                                       \
  |  |  ------------------
  |  |  |  |  208|    196|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 196, False: 75.1k]
  |  |  |  |  ------------------
  |  |  |  |  209|    196|        return #name;
  |  |  ------------------
  |  |  151|    196|    DLX_ENUM_OPCODE_IMPL(SBU)                                                                      \
  |  |  ------------------
  |  |  |  |  208|     71|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 71, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     71|        return #name;
  |  |  ------------------
  |  |  152|     71|    DLX_ENUM_OPCODE_IMPL(SH)                                                                       \
  |  |  ------------------
  |  |  |  |  208|     69|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 69, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     69|        return #name;
  |  |  ------------------
  |  |  153|    322|    DLX_ENUM_OPCODE_IMPL(SHU)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    322|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 322, False: 74.9k]
  |  |  |  |  ------------------
  |  |  |  |  209|    322|        return #name;
  |  |  ------------------
  |  |  154|    322|    DLX_ENUM_OPCODE_IMPL(SW)                                                                       \
  |  |  ------------------
  |  |  |  |  208|     66|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 66, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     66|        return #name;
  |  |  ------------------
  |  |  155|    644|    DLX_ENUM_OPCODE_IMPL(SWU)                                                                      \
  |  |  ------------------
  |  |  |  |  208|    644|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 644, False: 74.6k]
  |  |  |  |  ------------------
  |  |  |  |  209|    644|        return #name;
  |  |  ------------------
  |  |  156|  1.25k|    DLX_ENUM_OPCODE_IMPL(SF)                                                                       \
  |  |  ------------------
  |  |  |  |  208|  1.25k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.25k, False: 74.0k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.25k|        return #name;
  |  |  ------------------
  |  |  157|  1.25k|    DLX_ENUM_OPCODE_IMPL(SD)                                                                       \
  |  |  ------------------
  |  |  |  |  208|     73|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 73, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     73|        return #name;
  |  |  ------------------
  |  |  158|     73|                                                                                                   \
  |  |  159|     73|    /* Moving data */                                                                              \
  |  |  160|    221|    DLX_ENUM_OPCODE_IMPL(MOVD)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    221|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 221, False: 75.0k]
  |  |  |  |  ------------------
  |  |  |  |  209|    221|        return #name;
  |  |  ------------------
  |  |  161|    221|    DLX_ENUM_OPCODE_IMPL(MOVF)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    102|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 102, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|    102|        return #name;
  |  |  ------------------
  |  |  162|    254|    DLX_ENUM_OPCODE_IMPL(MOVFP2I)                                                                  \
  |  |  ------------------
  |  |  |  |  208|    254|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 254, False: 75.0k]
  |  |  |  |  ------------------
  |  |  |  |  209|    254|        return #name;
  |  |  ------------------
  |  |  163|  1.24k|    DLX_ENUM_OPCODE_IMPL(MOVI2FP)                                                                  \
  |  |  ------------------
  |  |  |  |  208|  1.24k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.24k, False: 74.0k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.24k|        return #name;
  |  |  ------------------
  |  |  164|  1.24k|                                                                                                   \
  |  |  165|  1.24k|    /* Converting data */                                                                          \
  |  |  166|  1.24k|    DLX_ENUM_OPCODE_IMPL(CVTF2D)                                                                   \
  |  |  ------------------
  |  |  |  |  208|     82|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 82, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     82|        return #name;
  |  |  ------------------
  |  |  167|     95|    DLX_ENUM_OPCODE_IMPL(CVTF2I)                                                                   \
  |  |  ------------------
  |  |  |  |  208|     95|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 95, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     95|        return #name;
  |  |  ------------------
  |  |  168|     95|    DLX_ENUM_OPCODE_IMPL(CVTD2F)                                                                   \
  |  |  ------------------
  |  |  |  |  208|     80|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 80, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     80|        return #name;
  |  |  ------------------
  |  |  169|    120|    DLX_ENUM_OPCODE_IMPL(CVTD2I)                                                                   \
  |  |  ------------------
  |  |  |  |  208|    120|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 120, False: 75.1k]
  |  |  |  |  ------------------
  |  |  |  |  209|    120|        return #name;
  |  |  ------------------
  |  |  170|    120|    DLX_ENUM_OPCODE_IMPL(CVTI2F)                                                                   \
  |  |  ------------------
  |  |  |  |  208|     85|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 85, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     85|        return #name;
  |  |  ------------------
  |  |  171|     96|    DLX_ENUM_OPCODE_IMPL(CVTI2D)                                                                   \
  |  |  ------------------
  |  |  |  |  208|     96|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 96, False: 75.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|     96|        return #name;
  |  |  ------------------
  |  |  172|     96|                                                                                                   \
  |  |  173|     96|    /* Other */                                                                                    \
  |  |  174|    255|    DLX_ENUM_OPCODE_IMPL(TRAP)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    255|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 255, False: 75.0k]
  |  |  |  |  ------------------
  |  |  |  |  209|    255|        return #name;
  |  |  ------------------
  |  |  175|    255|    DLX_ENUM_OPCODE_IMPL(HALT)                                                                     \
  |  |  ------------------
  |  |  |  |  208|    144|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 144, False: 75.1k]
  |  |  |  |  ------------------
  |  |  |  |  209|    144|        return #name;
  |  |  ------------------
  |  |  176|  1.02k|    DLX_ENUM_OPCODE_IMPL(NOP)
  |  |  ------------------
  |  |  |  |  208|  1.02k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (208:5): [True: 1.02k, False: 74.2k]
  |  |  |  |  ------------------
  |  |  |  |  209|  1.02k|        return #name;
  |  |  ------------------
  ------------------
  212|       |
  213|      0|#undef DLX_ENUM_OPCODE_IMPL
  214|       |
  215|      0|            default:
  ------------------
  |  Branch (215:13): [True: 0, False: 75.3k]
  ------------------
  216|      0|                PHI_ASSERT_NOT_REACHED();
  217|  75.3k|        }
  218|  75.3k|    }

_ZN3dlx20IsReservedIdentifierENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   31|  8.26k|    {
   32|  8.26k|        if (StringToIntRegister(token) != IntRegisterID::None)
  ------------------
  |  Branch (32:13): [True: 163, False: 8.09k]
  ------------------
   33|    163|        {
   34|    163|            return true;
   35|    163|        }
   36|       |
   37|  8.09k|        if (StringToFloatRegister(token) != FloatRegisterID::None)
  ------------------
  |  Branch (37:13): [True: 71, False: 8.02k]
  ------------------
   38|     71|        {
   39|     71|            return true;
   40|     71|        }
   41|       |
   42|  8.02k|        if (StringToOpCode(token) != OpCode::NONE)
  ------------------
  |  Branch (42:13): [True: 516, False: 7.51k]
  ------------------
   43|    516|        {
   44|    516|            return true;
   45|    516|        }
   46|       |
   47|  7.51k|        if (IsFPSR(token))
  ------------------
  |  Branch (47:13): [True: 0, False: 7.51k]
  ------------------
   48|      0|        {
   49|      0|            return true;
   50|      0|        }
   51|       |
   52|  7.51k|        return false;
   53|  7.51k|    }
_ZN3dlx17IsValidIdentifierENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   56|  7.51k|    {
   57|  7.51k|        if (token.empty())
  ------------------
  |  Branch (57:13): [True: 0, False: 7.51k]
  ------------------
   58|      0|        {
   59|      0|            return false;
   60|      0|        }
   61|       |
   62|  7.51k|        const char first_char = token.at(0);
   63|       |
   64|  7.51k|        if (token.length() == 1u)
  ------------------
  |  Branch (64:13): [True: 925, False: 6.58k]
  ------------------
   65|    925|        {
   66|    925|            return phi::is_alpha(first_char);
   67|    925|        }
   68|       |
   69|  6.58k|        phi::boolean just_under_scores = (first_char == '_');
   70|  6.58k|        if (!(phi::is_alpha(first_char) || (first_char == '_')))
  ------------------
  |  Branch (70:13): [True: 724, False: 5.86k]
  |  Branch (70:15): [True: 5.66k, False: 920]
  |  Branch (70:44): [True: 196, False: 724]
  ------------------
   71|    724|        {
   72|    724|            return false;
   73|    724|        }
   74|       |
   75|  36.6k|        for (std::size_t index{1u}; index < token.length(); ++index)
  ------------------
  |  Branch (75:37): [True: 33.0k, False: 3.58k]
  ------------------
   76|  33.0k|        {
   77|  33.0k|            const char c{token.at(index)};
   78|       |
   79|  33.0k|            if (phi::is_alpha_numeric(c))
  ------------------
  |  Branch (79:17): [True: 13.5k, False: 19.5k]
  ------------------
   80|  13.5k|            {
   81|  13.5k|                just_under_scores = false;
   82|  13.5k|            }
   83|  19.5k|            else if (c == '_')
  ------------------
  |  Branch (83:22): [True: 17.2k, False: 2.27k]
  ------------------
   84|  17.2k|            {
   85|  17.2k|                continue;
   86|  17.2k|            }
   87|  2.27k|            else
   88|  2.27k|            {
   89|  2.27k|                return false;
   90|  2.27k|            }
   91|  33.0k|        }
   92|       |
   93|  3.58k|        return !just_under_scores;
   94|  5.86k|    }
_ZN3dlx11ParseNumberENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  100|   163k|    {
  101|   163k|        if (token.empty())
  ------------------
  |  Branch (101:13): [True: 0, False: 163k]
  ------------------
  102|      0|        {
  103|      0|            return {};
  104|      0|        }
  105|       |
  106|   163k|        if (token.length() == 1)
  ------------------
  |  Branch (106:13): [True: 11.4k, False: 152k]
  ------------------
  107|  11.4k|        {
  108|  11.4k|            if (phi::is_digit(token.at(0)))
  ------------------
  |  Branch (108:17): [True: 6.31k, False: 5.08k]
  ------------------
  109|  6.31k|            {
  110|  6.31k|                return static_cast<std::int16_t>(token.at(0) - '0');
  111|  6.31k|            }
  112|       |
  113|  5.08k|            return {};
  114|  11.4k|        }
  115|       |
  116|       |        // Disallow trailing seperators
  117|   152k|        if (token.at(token.size() - 1) == '\'')
  ------------------
  |  Branch (117:13): [True: 89, False: 151k]
  ------------------
  118|     89|        {
  119|     89|            return {};
  120|     89|        }
  121|       |
  122|   151k|        std::int32_t number{0};
  123|   151k|        phi::boolean is_negative{false};
  124|   151k|        phi::boolean starts_with_zero{false};
  125|   151k|        phi::boolean parsing_binary{false};
  126|   151k|        phi::boolean parsing_octal{false};
  127|   151k|        phi::boolean parsing_hexadecimal{false};
  128|   151k|        phi::boolean parsed_something{false};
  129|   151k|        phi::boolean parsed_separator{false};
  130|       |
  131|       |        // TODO: Move x'th character checks out of the for loop
  132|       |
  133|   170k|        for (std::size_t index{0u}; index < token.length(); ++index)
  ------------------
  |  Branch (133:37): [True: 168k, False: 2.28k]
  ------------------
  134|   168k|        {
  135|   168k|            const char c{token.at(index)};
  136|       |
  137|       |            // First character
  138|   168k|            if (index == 0u)
  ------------------
  |  Branch (138:17): [True: 151k, False: 16.6k]
  ------------------
  139|   151k|            {
  140|   151k|                if (c == '+')
  ------------------
  |  Branch (140:21): [True: 66, False: 151k]
  ------------------
  141|     66|                {
  142|     66|                    continue;
  143|     66|                }
  144|       |
  145|   151k|                if (c == '-')
  ------------------
  |  Branch (145:21): [True: 175, False: 151k]
  ------------------
  146|    175|                {
  147|    175|                    is_negative = true;
  148|    175|                    continue;
  149|    175|                }
  150|       |
  151|   151k|                if (c == '0')
  ------------------
  |  Branch (151:21): [True: 7.79k, False: 143k]
  ------------------
  152|  7.79k|                {
  153|  7.79k|                    starts_with_zero = true;
  154|  7.79k|                    continue;
  155|  7.79k|                }
  156|       |
  157|   143k|                if (c == '\'')
  ------------------
  |  Branch (157:21): [True: 66, False: 143k]
  ------------------
  158|     66|                {
  159|     66|                    return {};
  160|     66|                }
  161|   143k|            }
  162|       |
  163|       |            // Second character
  164|   160k|            if (index == 1u)
  ------------------
  |  Branch (164:17): [True: 8.30k, False: 152k]
  ------------------
  165|  8.30k|            {
  166|  8.30k|                if (starts_with_zero)
  ------------------
  |  Branch (166:21): [True: 7.79k, False: 508]
  ------------------
  167|  7.79k|                {
  168|       |                    // Binary
  169|  7.79k|                    if (c == 'b' || c == 'B')
  ------------------
  |  Branch (169:25): [True: 1.26k, False: 6.53k]
  |  Branch (169:37): [True: 453, False: 6.08k]
  ------------------
  170|  1.71k|                    {
  171|  1.71k|                        parsing_binary = true;
  172|  1.71k|                        continue;
  173|  1.71k|                    }
  174|       |
  175|       |                    // Hexadecimal
  176|  6.08k|                    if (c == 'x' || c == 'X')
  ------------------
  |  Branch (176:25): [True: 2.12k, False: 3.95k]
  |  Branch (176:37): [True: 375, False: 3.57k]
  ------------------
  177|  2.50k|                    {
  178|  2.50k|                        parsing_hexadecimal = true;
  179|  2.50k|                        continue;
  180|  2.50k|                    }
  181|       |
  182|       |                    // Octal
  183|  3.57k|                    parsing_octal = true;
  184|  3.57k|                }
  185|  8.30k|            }
  186|       |
  187|       |            // Handle seperators
  188|   156k|            if (c == '\'')
  ------------------
  |  Branch (188:17): [True: 139, False: 156k]
  ------------------
  189|    139|            {
  190|    139|                if (parsed_separator)
  ------------------
  |  Branch (190:21): [True: 66, False: 73]
  ------------------
  191|     66|                {
  192|     66|                    return {};
  193|     66|                }
  194|       |
  195|     73|                parsed_separator = true;
  196|     73|                continue;
  197|    139|            }
  198|       |
  199|       |            // Check for over/underflow
  200|   156k|            if (is_negative && (-number < std::numeric_limits<std::int16_t>::min()))
  ------------------
  |  Branch (200:17): [True: 185, False: 155k]
  |  Branch (200:32): [True: 0, False: 185]
  ------------------
  201|      0|            {
  202|       |                // Would underflow
  203|      0|                return {};
  204|      0|            }
  205|   156k|            if (!is_negative && (number > std::numeric_limits<std::int16_t>::max()))
  ------------------
  |  Branch (205:17): [True: 155k, False: 185]
  |  Branch (205:17): [True: 0, False: 156k]
  |  Branch (205:33): [True: 0, False: 155k]
  ------------------
  206|      0|            {
  207|       |                // Would overflow
  208|      0|                return {};
  209|      0|            }
  210|       |
  211|   156k|            parsed_separator = false;
  212|   156k|            parsed_something = true;
  213|       |
  214|   156k|            if (parsing_binary)
  ------------------
  |  Branch (214:17): [True: 2.58k, False: 153k]
  ------------------
  215|  2.58k|            {
  216|  2.58k|                if (!phi::is_binary_digit(c))
  ------------------
  |  Branch (216:21): [True: 518, False: 2.06k]
  ------------------
  217|    518|                {
  218|    518|                    return {};
  219|    518|                }
  220|       |
  221|  2.06k|                number <<= 1;
  222|  2.06k|                number |= (c - '0');
  223|  2.06k|            }
  224|   153k|            else if (parsing_octal)
  ------------------
  |  Branch (224:22): [True: 5.06k, False: 148k]
  ------------------
  225|  5.06k|            {
  226|  5.06k|                if (!phi::is_octal_digit(c))
  ------------------
  |  Branch (226:21): [True: 3.23k, False: 1.83k]
  ------------------
  227|  3.23k|                {
  228|  3.23k|                    return {};
  229|  3.23k|                }
  230|       |
  231|  1.83k|                number <<= 3;
  232|  1.83k|                number |= (c - '0');
  233|  1.83k|            }
  234|   148k|            else if (parsing_hexadecimal)
  ------------------
  |  Branch (234:22): [True: 3.96k, False: 144k]
  ------------------
  235|  3.96k|            {
  236|  3.96k|                if (!phi::is_hex_digit(c))
  ------------------
  |  Branch (236:21): [True: 1.93k, False: 2.02k]
  ------------------
  237|  1.93k|                {
  238|  1.93k|                    return {};
  239|  1.93k|                }
  240|       |
  241|  2.02k|                number <<= 4;
  242|  2.02k|                number |= phi::hex_digit_value(c).unsafe();
  243|  2.02k|            }
  244|   144k|            else
  245|   144k|            {
  246|   144k|                if (!phi::is_digit(c))
  ------------------
  |  Branch (246:21): [True: 143k, False: 748]
  ------------------
  247|   143k|                {
  248|   143k|                    return {};
  249|   143k|                }
  250|       |
  251|       |                // Disallow leading zeros
  252|    748|                if (number == 0 && c == '0')
  ------------------
  |  Branch (252:21): [True: 407, False: 341]
  |  Branch (252:36): [True: 66, False: 341]
  ------------------
  253|     66|                {
  254|     66|                    return {};
  255|     66|                }
  256|       |
  257|    682|                number *= 10;
  258|    682|                number += (c - '0');
  259|    682|            }
  260|   156k|        }
  261|       |
  262|  2.28k|        if (parsed_something)
  ------------------
  |  Branch (262:13): [True: 1.96k, False: 320]
  ------------------
  263|  1.96k|        {
  264|       |            // Check for over/underflow
  265|  1.96k|            if (is_negative && (-number < std::numeric_limits<std::int16_t>::min()))
  ------------------
  |  Branch (265:17): [True: 68, False: 1.89k]
  |  Branch (265:32): [True: 0, False: 68]
  ------------------
  266|      0|            {
  267|       |                // Would underflow
  268|      0|                return {};
  269|      0|            }
  270|  1.96k|            if (!is_negative && (number > std::numeric_limits<std::int16_t>::max()))
  ------------------
  |  Branch (270:17): [True: 1.89k, False: 68]
  |  Branch (270:17): [True: 0, False: 1.96k]
  |  Branch (270:33): [True: 0, False: 1.89k]
  ------------------
  271|      0|            {
  272|       |                // Would overflow
  273|      0|                return {};
  274|      0|            }
  275|       |
  276|  1.96k|            if (is_negative)
  ------------------
  |  Branch (276:17): [True: 68, False: 1.89k]
  ------------------
  277|     68|            {
  278|     68|                return static_cast<std::int16_t>(-number);
  279|     68|            }
  280|       |
  281|  1.89k|            return static_cast<std::int16_t>(number);
  282|  1.96k|        }
  283|       |
  284|    320|        return {};
  285|  2.28k|    }

_ZN3dlx9enum_nameINS_13IntRegisterIDEEENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEET_:
   95|  15.5k|    {
   96|  15.5k|        switch (value)
   97|  15.5k|        {
   98|      0|#define DLX_ENUM_INT_REGISTER_ID_IMPL(name)                                                        \
   99|      0|    case IntRegisterID::name:                                                                      \
  100|      0|        return #name;
  101|       |
  102|      0|            DLX_ENUM_INT_REGISTER_ID
  ------------------
  |  |   13|  2.33k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R0)                                                              \
  |  |  ------------------
  |  |  |  |   99|  2.33k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 2.33k, False: 13.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|  2.33k|        return #name;
  |  |  ------------------
  |  |   14|  5.77k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R1)                                                              \
  |  |  ------------------
  |  |  |  |   99|  5.77k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 5.77k, False: 9.72k]
  |  |  |  |  ------------------
  |  |  |  |  100|  5.77k|        return #name;
  |  |  ------------------
  |  |   15|  5.77k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R2)                                                              \
  |  |  ------------------
  |  |  |  |   99|     66|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 66, False: 15.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|     66|        return #name;
  |  |  ------------------
  |  |   16|  1.96k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R3)                                                              \
  |  |  ------------------
  |  |  |  |   99|  1.96k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 1.96k, False: 13.5k]
  |  |  |  |  ------------------
  |  |  |  |  100|  1.96k|        return #name;
  |  |  ------------------
  |  |   17|  1.96k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R4)                                                              \
  |  |  ------------------
  |  |  |  |   99|    396|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 396, False: 15.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|    396|        return #name;
  |  |  ------------------
  |  |   18|    396|    DLX_ENUM_INT_REGISTER_ID_IMPL(R5)                                                              \
  |  |  ------------------
  |  |  |  |   99|    233|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 233, False: 15.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|    233|        return #name;
  |  |  ------------------
  |  |   19|    233|    DLX_ENUM_INT_REGISTER_ID_IMPL(R6)                                                              \
  |  |  ------------------
  |  |  |  |   99|     23|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 23, False: 15.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|     23|        return #name;
  |  |  ------------------
  |  |   20|     28|    DLX_ENUM_INT_REGISTER_ID_IMPL(R7)                                                              \
  |  |  ------------------
  |  |  |  |   99|     28|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 28, False: 15.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|     28|        return #name;
  |  |  ------------------
  |  |   21|    113|    DLX_ENUM_INT_REGISTER_ID_IMPL(R8)                                                              \
  |  |  ------------------
  |  |  |  |   99|    113|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 113, False: 15.3k]
  |  |  |  |  ------------------
  |  |  |  |  100|    113|        return #name;
  |  |  ------------------
  |  |   22|    122|    DLX_ENUM_INT_REGISTER_ID_IMPL(R9)                                                              \
  |  |  ------------------
  |  |  |  |   99|    122|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 122, False: 15.3k]
  |  |  |  |  ------------------
  |  |  |  |  100|    122|        return #name;
  |  |  ------------------
  |  |   23|    122|    DLX_ENUM_INT_REGISTER_ID_IMPL(R10)                                                             \
  |  |  ------------------
  |  |  |  |   99|     26|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 26, False: 15.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|     26|        return #name;
  |  |  ------------------
  |  |   24|     64|    DLX_ENUM_INT_REGISTER_ID_IMPL(R11)                                                             \
  |  |  ------------------
  |  |  |  |   99|     64|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 64, False: 15.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|     64|        return #name;
  |  |  ------------------
  |  |   25|     64|    DLX_ENUM_INT_REGISTER_ID_IMPL(R12)                                                             \
  |  |  ------------------
  |  |  |  |   99|     16|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 16, False: 15.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|     16|        return #name;
  |  |  ------------------
  |  |   26|     72|    DLX_ENUM_INT_REGISTER_ID_IMPL(R13)                                                             \
  |  |  ------------------
  |  |  |  |   99|     72|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 72, False: 15.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|     72|        return #name;
  |  |  ------------------
  |  |   27|     72|    DLX_ENUM_INT_REGISTER_ID_IMPL(R14)                                                             \
  |  |  ------------------
  |  |  |  |   99|      5|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 5, False: 15.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|      5|        return #name;
  |  |  ------------------
  |  |   28|    143|    DLX_ENUM_INT_REGISTER_ID_IMPL(R15)                                                             \
  |  |  ------------------
  |  |  |  |   99|    143|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 143, False: 15.3k]
  |  |  |  |  ------------------
  |  |  |  |  100|    143|        return #name;
  |  |  ------------------
  |  |   29|  1.77k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R16)                                                             \
  |  |  ------------------
  |  |  |  |   99|  1.77k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 1.77k, False: 13.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|  1.77k|        return #name;
  |  |  ------------------
  |  |   30|  1.77k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R17)                                                             \
  |  |  ------------------
  |  |  |  |   99|     18|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 18, False: 15.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|     18|        return #name;
  |  |  ------------------
  |  |   31|     45|    DLX_ENUM_INT_REGISTER_ID_IMPL(R18)                                                             \
  |  |  ------------------
  |  |  |  |   99|     45|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 45, False: 15.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|     45|        return #name;
  |  |  ------------------
  |  |   32|     45|    DLX_ENUM_INT_REGISTER_ID_IMPL(R19)                                                             \
  |  |  ------------------
  |  |  |  |   99|      8|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 8, False: 15.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|      8|        return #name;
  |  |  ------------------
  |  |   33|    315|    DLX_ENUM_INT_REGISTER_ID_IMPL(R20)                                                             \
  |  |  ------------------
  |  |  |  |   99|    315|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 315, False: 15.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|    315|        return #name;
  |  |  ------------------
  |  |   34|    315|    DLX_ENUM_INT_REGISTER_ID_IMPL(R21)                                                             \
  |  |  ------------------
  |  |  |  |   99|    184|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 184, False: 15.3k]
  |  |  |  |  ------------------
  |  |  |  |  100|    184|        return #name;
  |  |  ------------------
  |  |   35|    184|    DLX_ENUM_INT_REGISTER_ID_IMPL(R22)                                                             \
  |  |  ------------------
  |  |  |  |   99|      2|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 2, False: 15.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|      2|        return #name;
  |  |  ------------------
  |  |   36|    370|    DLX_ENUM_INT_REGISTER_ID_IMPL(R23)                                                             \
  |  |  ------------------
  |  |  |  |   99|    370|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 370, False: 15.1k]
  |  |  |  |  ------------------
  |  |  |  |  100|    370|        return #name;
  |  |  ------------------
  |  |   37|    370|    DLX_ENUM_INT_REGISTER_ID_IMPL(R24)                                                             \
  |  |  ------------------
  |  |  |  |   99|     44|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 44, False: 15.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|     44|        return #name;
  |  |  ------------------
  |  |   38|     44|    DLX_ENUM_INT_REGISTER_ID_IMPL(R25)                                                             \
  |  |  ------------------
  |  |  |  |   99|     20|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 20, False: 15.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|     20|        return #name;
  |  |  ------------------
  |  |   39|    233|    DLX_ENUM_INT_REGISTER_ID_IMPL(R26)                                                             \
  |  |  ------------------
  |  |  |  |   99|    233|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 233, False: 15.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|    233|        return #name;
  |  |  ------------------
  |  |   40|    418|    DLX_ENUM_INT_REGISTER_ID_IMPL(R27)                                                             \
  |  |  ------------------
  |  |  |  |   99|    418|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 418, False: 15.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|    418|        return #name;
  |  |  ------------------
  |  |   41|    418|    DLX_ENUM_INT_REGISTER_ID_IMPL(R28)                                                             \
  |  |  ------------------
  |  |  |  |   99|     10|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 10, False: 15.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|     10|        return #name;
  |  |  ------------------
  |  |   42|     10|    DLX_ENUM_INT_REGISTER_ID_IMPL(R29)                                                             \
  |  |  ------------------
  |  |  |  |   99|      7|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 7, False: 15.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|      7|        return #name;
  |  |  ------------------
  |  |   43|    440|    DLX_ENUM_INT_REGISTER_ID_IMPL(R30)                                                             \
  |  |  ------------------
  |  |  |  |   99|    440|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 440, False: 15.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|    440|        return #name;
  |  |  ------------------
  |  |   44|    440|    DLX_ENUM_INT_REGISTER_ID_IMPL(R31)
  |  |  ------------------
  |  |  |  |   99|    240|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 240, False: 15.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|    240|        return #name;
  |  |  ------------------
  ------------------
  103|       |
  104|      0|#undef DLX_ENUM_INT_REGISTER_ID_IMPL
  105|       |
  106|      0|            default:
  ------------------
  |  Branch (106:13): [True: 0, False: 15.5k]
  ------------------
  107|      0|                PHI_ASSERT_NOT_REACHED();
  108|  15.5k|        }
  109|  15.5k|    }
_ZN3dlx9enum_nameINS_15FloatRegisterIDEEENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEET_:
  130|  7.56k|    {
  131|  7.56k|        switch (value)
  132|  7.56k|        {
  133|      0|#define DLX_ENUM_FLOAT_REGISTER_ID_IMPL(name)                                                      \
  134|      0|    case FloatRegisterID::name:                                                                    \
  135|      0|        return #name;
  136|       |
  137|      0|            DLX_ENUM_FLOAT_REGISTER_ID
  ------------------
  |  |   47|  1.69k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F0)                                                            \
  |  |  ------------------
  |  |  |  |  134|  1.69k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1.69k, False: 5.86k]
  |  |  |  |  ------------------
  |  |  |  |  135|  1.69k|        return #name;
  |  |  ------------------
  |  |   48|  1.69k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F1)                                                            \
  |  |  ------------------
  |  |  |  |  134|    424|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 424, False: 7.13k]
  |  |  |  |  ------------------
  |  |  |  |  135|    424|        return #name;
  |  |  ------------------
  |  |   49|    424|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F2)                                                            \
  |  |  ------------------
  |  |  |  |  134|     12|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 12, False: 7.54k]
  |  |  |  |  ------------------
  |  |  |  |  135|     12|        return #name;
  |  |  ------------------
  |  |   50|     12|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F3)                                                            \
  |  |  ------------------
  |  |  |  |  134|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 2, False: 7.55k]
  |  |  |  |  ------------------
  |  |  |  |  135|      2|        return #name;
  |  |  ------------------
  |  |   51|      3|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F4)                                                            \
  |  |  ------------------
  |  |  |  |  134|      3|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 3, False: 7.55k]
  |  |  |  |  ------------------
  |  |  |  |  135|      3|        return #name;
  |  |  ------------------
  |  |   52|     19|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F5)                                                            \
  |  |  ------------------
  |  |  |  |  134|     19|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 19, False: 7.54k]
  |  |  |  |  ------------------
  |  |  |  |  135|     19|        return #name;
  |  |  ------------------
  |  |   53|     19|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F6)                                                            \
  |  |  ------------------
  |  |  |  |  134|     12|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 12, False: 7.54k]
  |  |  |  |  ------------------
  |  |  |  |  135|     12|        return #name;
  |  |  ------------------
  |  |   54|     12|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F7)                                                            \
  |  |  ------------------
  |  |  |  |  134|      5|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 5, False: 7.55k]
  |  |  |  |  ------------------
  |  |  |  |  135|      5|        return #name;
  |  |  ------------------
  |  |   55|    116|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F8)                                                            \
  |  |  ------------------
  |  |  |  |  134|    116|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 116, False: 7.44k]
  |  |  |  |  ------------------
  |  |  |  |  135|    116|        return #name;
  |  |  ------------------
  |  |   56|    369|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F9)                                                            \
  |  |  ------------------
  |  |  |  |  134|    369|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 369, False: 7.19k]
  |  |  |  |  ------------------
  |  |  |  |  135|    369|        return #name;
  |  |  ------------------
  |  |   57|    369|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F10)                                                           \
  |  |  ------------------
  |  |  |  |  134|      7|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 7, False: 7.55k]
  |  |  |  |  ------------------
  |  |  |  |  135|      7|        return #name;
  |  |  ------------------
  |  |   58|      7|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F11)                                                           \
  |  |  ------------------
  |  |  |  |  134|      1|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1, False: 7.56k]
  |  |  |  |  ------------------
  |  |  |  |  135|      1|        return #name;
  |  |  ------------------
  |  |   59|      1|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F12)                                                           \
  |  |  ------------------
  |  |  |  |  134|      1|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1, False: 7.56k]
  |  |  |  |  ------------------
  |  |  |  |  135|      1|        return #name;
  |  |  ------------------
  |  |   60|      4|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F13)                                                           \
  |  |  ------------------
  |  |  |  |  134|      4|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 4, False: 7.55k]
  |  |  |  |  ------------------
  |  |  |  |  135|      4|        return #name;
  |  |  ------------------
  |  |   61|      4|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F14)                                                           \
  |  |  ------------------
  |  |  |  |  134|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 2, False: 7.55k]
  |  |  |  |  ------------------
  |  |  |  |  135|      2|        return #name;
  |  |  ------------------
  |  |   62|      5|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F15)                                                           \
  |  |  ------------------
  |  |  |  |  134|      5|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 5, False: 7.55k]
  |  |  |  |  ------------------
  |  |  |  |  135|      5|        return #name;
  |  |  ------------------
  |  |   63|    351|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F16)                                                           \
  |  |  ------------------
  |  |  |  |  134|    351|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 351, False: 7.21k]
  |  |  |  |  ------------------
  |  |  |  |  135|    351|        return #name;
  |  |  ------------------
  |  |   64|    351|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F17)                                                           \
  |  |  ------------------
  |  |  |  |  134|    135|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 135, False: 7.42k]
  |  |  |  |  ------------------
  |  |  |  |  135|    135|        return #name;
  |  |  ------------------
  |  |   65|    135|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F18)                                                           \
  |  |  ------------------
  |  |  |  |  134|     75|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 75, False: 7.48k]
  |  |  |  |  ------------------
  |  |  |  |  135|     75|        return #name;
  |  |  ------------------
  |  |   66|     75|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F19)                                                           \
  |  |  ------------------
  |  |  |  |  134|      6|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 6, False: 7.55k]
  |  |  |  |  ------------------
  |  |  |  |  135|      6|        return #name;
  |  |  ------------------
  |  |   67|  3.36k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F20)                                                           \
  |  |  ------------------
  |  |  |  |  134|  3.36k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 3.36k, False: 4.19k]
  |  |  |  |  ------------------
  |  |  |  |  135|  3.36k|        return #name;
  |  |  ------------------
  |  |   68|  3.36k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F21)                                                           \
  |  |  ------------------
  |  |  |  |  134|    122|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 122, False: 7.43k]
  |  |  |  |  ------------------
  |  |  |  |  135|    122|        return #name;
  |  |  ------------------
  |  |   69|    122|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F22)                                                           \
  |  |  ------------------
  |  |  |  |  134|      5|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 5, False: 7.55k]
  |  |  |  |  ------------------
  |  |  |  |  135|      5|        return #name;
  |  |  ------------------
  |  |   70|      5|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F23)                                                           \
  |  |  ------------------
  |  |  |  |  134|      5|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 5, False: 7.55k]
  |  |  |  |  ------------------
  |  |  |  |  135|      5|        return #name;
  |  |  ------------------
  |  |   71|     66|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F24)                                                           \
  |  |  ------------------
  |  |  |  |  134|     66|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 66, False: 7.49k]
  |  |  |  |  ------------------
  |  |  |  |  135|     66|        return #name;
  |  |  ------------------
  |  |   72|     66|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F25)                                                           \
  |  |  ------------------
  |  |  |  |  134|      6|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 6, False: 7.55k]
  |  |  |  |  ------------------
  |  |  |  |  135|      6|        return #name;
  |  |  ------------------
  |  |   73|    552|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F26)                                                           \
  |  |  ------------------
  |  |  |  |  134|    552|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 552, False: 7.00k]
  |  |  |  |  ------------------
  |  |  |  |  135|    552|        return #name;
  |  |  ------------------
  |  |   74|    552|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F27)                                                           \
  |  |  ------------------
  |  |  |  |  134|     15|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 15, False: 7.54k]
  |  |  |  |  ------------------
  |  |  |  |  135|     15|        return #name;
  |  |  ------------------
  |  |   75|     15|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F28)                                                           \
  |  |  ------------------
  |  |  |  |  134|      8|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 8, False: 7.55k]
  |  |  |  |  ------------------
  |  |  |  |  135|      8|        return #name;
  |  |  ------------------
  |  |   76|      8|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F29)                                                           \
  |  |  ------------------
  |  |  |  |  134|      1|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1, False: 7.56k]
  |  |  |  |  ------------------
  |  |  |  |  135|      1|        return #name;
  |  |  ------------------
  |  |   77|    104|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F30)                                                           \
  |  |  ------------------
  |  |  |  |  134|    104|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 104, False: 7.45k]
  |  |  |  |  ------------------
  |  |  |  |  135|    104|        return #name;
  |  |  ------------------
  |  |   78|    104|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F31)
  |  |  ------------------
  |  |  |  |  134|     70|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 70, False: 7.49k]
  |  |  |  |  ------------------
  |  |  |  |  135|     70|        return #name;
  |  |  ------------------
  ------------------
  138|       |
  139|      0|#undef DLX_ENUM_FLOAT_REGISTER_ID_IMPL
  140|       |
  141|      0|            default:
  ------------------
  |  Branch (141:13): [True: 0, False: 7.56k]
  ------------------
  142|      0|                PHI_ASSERT_NOT_REACHED();
  143|  7.56k|        }
  144|  7.56k|    }

_ZN3dlx14StatusRegister9SetStatusEN3phi7booleanE:
   11|   502k|        {
   12|   502k|            m_Value = value;
   13|   502k|        }
_ZNK3dlx14StatusRegister3GetEv:
   16|   867k|        {
   17|   867k|            return m_Value;
   18|   867k|        }

Parser.cpp:_ZNK3dlx11TokenStream19find_first_token_ifIZNS_6Parser5ParseERS0_E3$_0EEPKNS_5TokenET_:
   58|  1.58k|        {
   59|       |#if defined(PHI_DEBUG)
   60|       |            PHI_ASSERT(m_Finialized);
   61|       |#endif
   62|       |
   63|  1.58k|            for (const Token& token : m_Tokens)
  ------------------
  |  Branch (63:37): [True: 17.8k, False: 0]
  ------------------
   64|  17.8k|            {
   65|  17.8k|                if (pred(token))
  ------------------
  |  Branch (65:21): [True: 1.58k, False: 16.2k]
  ------------------
   66|  1.58k|                {
   67|  1.58k|                    return &token;
   68|  1.58k|                }
   69|  17.8k|            }
   70|       |
   71|      0|            return nullptr;
   72|  1.58k|        }
_ZN3dlx11TokenStream12emplace_backIJNS_5Token4TypeENSt3__117basic_string_viewIcNS4_11char_traitsIcEEEERN3phi7integerImEESC_EEEvDpOT_:
   24|   138k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|   138k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|   138k|        }
_ZN3dlx11TokenStream12emplace_backIJNS_5TokenEEEEvDpOT_:
   24|   217k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|   217k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|   217k|        }
_ZN3dlx11TokenStream12emplace_backIJRNS_5Token4TypeENSt3__117basic_string_viewIcNS5_11char_traitsIcEEEERN3phi7integerImEESD_EEEvDpOT_:
   24|  18.7k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|  18.7k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|  18.7k|        }

_ZN3dlx13FloatRegister8SetValueEN3phi14floating_pointIfEE:
   10|   491k|    {
   11|   491k|        m_Value = val;
   12|   491k|    }
_ZNK3dlx13FloatRegister8GetValueEv:
   15|  2.13M|    {
   16|  2.13M|        return m_Value;
   17|  2.13M|    }

_ZN3dlx11InstructionC2ERKNS_15InstructionInfoEN3phi7integerImEE:
   19|  33.1k|    {}
_ZN3dlx11Instruction11SetArgumentEN3phi7integerIhEENS_19InstructionArgumentE:
   24|  15.5k|    {
   25|  15.5k|        PHI_ASSERT(argument_number < 3u);
   26|       |
   27|  15.5k|        switch (argument_number.unsafe())
   28|  15.5k|        {
   29|  6.66k|            case 0u:
  ------------------
  |  Branch (29:13): [True: 6.66k, False: 8.92k]
  ------------------
   30|  6.66k|                m_Arg1 = argument;
   31|  6.66k|                break;
   32|  5.16k|            case 1u:
  ------------------
  |  Branch (32:13): [True: 5.16k, False: 10.4k]
  ------------------
   33|  5.16k|                m_Arg2 = argument;
   34|  5.16k|                break;
   35|  3.75k|            case 2u:
  ------------------
  |  Branch (35:13): [True: 3.75k, False: 11.8k]
  ------------------
   36|  3.75k|                m_Arg3 = argument;
   37|  3.75k|                break;
   38|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
   39|      0|            default:
  ------------------
  |  Branch (39:13): [True: 0, False: 15.5k]
  ------------------
   40|      0|                PHI_ASSERT_NOT_REACHED();
   41|  15.5k|#endif
   42|  15.5k|        }
   43|  15.5k|    }
_ZNK3dlx11Instruction7ExecuteERNS_9ProcessorE:
   83|  4.81M|    {
   84|  4.81M|        m_Info.Execute(processor, m_Arg1, m_Arg2, m_Arg3);
   85|  4.81M|    }
_ZNK3dlx11Instruction7GetInfoEv:
   88|  4.81M|    {
   89|  4.81M|        return m_Info;
   90|  4.81M|    }

_ZN3dlx19InstructionArgumentC2Ev:
   24|   115k|    {}
_ZNK3dlx19InstructionArgument7GetTypeEv:
   27|  28.8M|    {
   28|  28.8M|        return m_Type;
   29|  28.8M|    }
_ZNK3dlx19InstructionArgument13AsRegisterIntEv:
   77|  6.26M|    {
   78|  6.26M|        PHI_ASSERT(m_Type == ArgumentType::IntRegister);
   79|       |
   80|  6.26M|        return register_int;
   81|  6.26M|    }
_ZNK3dlx19InstructionArgument15AsRegisterFloatEv:
   84|  1.63M|    {
   85|  1.63M|        PHI_ASSERT(m_Type == ArgumentType::FloatRegister);
   86|       |
   87|  1.63M|        return register_float;
   88|  1.63M|    }
_ZNK3dlx19InstructionArgument16AsImmediateValueEv:
   92|  1.24M|    {
   93|  1.24M|        PHI_ASSERT(m_Type == ArgumentType::ImmediateInteger);
   94|       |
   95|  1.24M|        return immediate_value;
   96|  1.24M|    }
_ZNK3dlx19InstructionArgument7AsLabelEv:
  107|  1.09M|    {
  108|  1.09M|        PHI_ASSERT(m_Type == ArgumentType::Label);
  109|       |
  110|  1.09M|        return label;
  111|  1.09M|    }
_ZN3dlx39ConstructInstructionArgumentRegisterIntENS_13IntRegisterIDE:
  170|  9.21k|    {
  171|  9.21k|        InstructionArgument arg;
  172|  9.21k|        arg.m_Type                   = ArgumentType::IntRegister;
  173|  9.21k|        arg.register_int.register_id = id;
  174|  9.21k|        return arg;
  175|  9.21k|    }
_ZN3dlx41ConstructInstructionArgumentRegisterFloatENS_15FloatRegisterIDE:
  178|  2.89k|    {
  179|  2.89k|        InstructionArgument arg;
  180|  2.89k|        arg.m_Type                     = ArgumentType::FloatRegister;
  181|  2.89k|        arg.register_float.register_id = id;
  182|  2.89k|        return arg;
  183|  2.89k|    }
_ZN3dlx42ConstructInstructionArgumentImmediateValueEs:
  186|  2.40k|    {
  187|  2.40k|        InstructionArgument arg;
  188|  2.40k|        arg.m_Type                       = ArgumentType::ImmediateInteger;
  189|  2.40k|        arg.immediate_value.signed_value = value;
  190|  2.40k|        return arg;
  191|  2.40k|    }
_ZN3dlx33ConstructInstructionArgumentLabelENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  204|  1.06k|    {
  205|  1.06k|        InstructionArgument arg;
  206|  1.06k|        arg.m_Type           = ArgumentType::Label;
  207|  1.06k|        arg.label.label_name = label_name;
  208|  1.06k|        return arg;
  209|  1.06k|    }

_ZN3dlx4impl3ADDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  351|   232k|        {
  352|   232k|            const auto& dest_reg = arg1.AsRegisterInt();
  353|   232k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  354|   232k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  355|       |
  356|   232k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  357|   232k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  358|       |
  359|   232k|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  360|   232k|        }
_ZN3dlx4impl4ADDIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  364|  44.4k|        {
  365|  44.4k|            const auto& dest_reg  = arg1.AsRegisterInt();
  366|  44.4k|            const auto& src_reg   = arg2.AsRegisterInt();
  367|  44.4k|            const auto& imm_value = arg3.AsImmediateValue();
  368|       |
  369|  44.4k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  370|       |
  371|  44.4k|            Addition(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  372|  44.4k|        }
_ZN3dlx4impl4ADDUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  376|  43.2k|        {
  377|  43.2k|            const auto& dest_reg = arg1.AsRegisterInt();
  378|  43.2k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  379|  43.2k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  380|       |
  381|  43.2k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  382|  43.2k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  383|       |
  384|  43.2k|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  385|  43.2k|        }
_ZN3dlx4impl5ADDUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  389|  19.3k|        {
  390|  19.3k|            const auto& dest_reg  = arg1.AsRegisterInt();
  391|  19.3k|            const auto& src_reg   = arg2.AsRegisterInt();
  392|  19.3k|            const auto& imm_value = arg3.AsImmediateValue();
  393|       |
  394|  19.3k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  395|       |
  396|  19.3k|            Addition(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  397|  19.3k|        }
_ZN3dlx4impl4ADDFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  401|  18.8k|        {
  402|  18.8k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  403|  18.8k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  404|  18.8k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  405|       |
  406|  18.8k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  407|  18.8k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  408|       |
  409|  18.8k|            const phi::f32 new_value = lhs_value + rhs_value;
  410|       |
  411|  18.8k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  412|  18.8k|        }
_ZN3dlx4impl4ADDDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  416|  9.37k|        {
  417|  9.37k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  418|  9.37k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  419|  9.37k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  420|       |
  421|  9.37k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  422|  9.37k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  423|       |
  424|  9.37k|            const phi::f64 new_value = lhs_value + rhs_value;
  425|       |
  426|  9.37k|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  427|  9.37k|        }
_ZN3dlx4impl3SUBERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  431|  45.9k|        {
  432|  45.9k|            const auto& dest_reg = arg1.AsRegisterInt();
  433|  45.9k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  434|  45.9k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  435|       |
  436|  45.9k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  437|  45.9k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  438|       |
  439|  45.9k|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  440|  45.9k|        }
_ZN3dlx4impl4SUBIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  444|  11.1k|        {
  445|  11.1k|            const auto& dest_reg  = arg1.AsRegisterInt();
  446|  11.1k|            const auto& src_reg   = arg2.AsRegisterInt();
  447|  11.1k|            const auto& imm_value = arg3.AsImmediateValue();
  448|       |
  449|  11.1k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  450|       |
  451|  11.1k|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  452|  11.1k|        }
_ZN3dlx4impl4SUBUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  456|   101k|        {
  457|   101k|            const auto& dest_reg = arg1.AsRegisterInt();
  458|   101k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  459|   101k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  460|       |
  461|   101k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  462|   101k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  463|       |
  464|   101k|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  465|   101k|        }
_ZN3dlx4impl5SUBUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  469|  19.0k|        {
  470|  19.0k|            const auto& dest_reg  = arg1.AsRegisterInt();
  471|  19.0k|            const auto& src_reg   = arg2.AsRegisterInt();
  472|  19.0k|            const auto& imm_value = arg3.AsImmediateValue();
  473|       |
  474|  19.0k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  475|       |
  476|  19.0k|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  477|  19.0k|        }
_ZN3dlx4impl4SUBFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  481|  22.7k|        {
  482|  22.7k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  483|  22.7k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  484|  22.7k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  485|       |
  486|  22.7k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  487|  22.7k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  488|       |
  489|  22.7k|            const phi::f32 new_value = lhs_value - rhs_value;
  490|       |
  491|  22.7k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  492|  22.7k|        }
_ZN3dlx4impl4SUBDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  496|  20.9k|        {
  497|  20.9k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  498|  20.9k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  499|  20.9k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  500|       |
  501|  20.9k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  502|  20.9k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  503|       |
  504|  20.9k|            const phi::f64 new_value = lhs_value - rhs_value;
  505|       |
  506|  20.9k|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  507|  20.9k|        }
_ZN3dlx4impl4MULTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  511|  48.5k|        {
  512|  48.5k|            const auto& dest_reg = arg1.AsRegisterInt();
  513|  48.5k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  514|  48.5k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  515|       |
  516|  48.5k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  517|  48.5k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  518|       |
  519|  48.5k|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  520|  48.5k|        }
_ZN3dlx4impl5MULTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  524|  26.1k|        {
  525|  26.1k|            const auto& dest_reg  = arg1.AsRegisterInt();
  526|  26.1k|            const auto& src_reg   = arg2.AsRegisterInt();
  527|  26.1k|            const auto& imm_value = arg3.AsImmediateValue();
  528|       |
  529|  26.1k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  530|       |
  531|  26.1k|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  532|  26.1k|        }
_ZN3dlx4impl5MULTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  536|  23.4k|        {
  537|  23.4k|            const auto& dest_reg = arg1.AsRegisterInt();
  538|  23.4k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  539|  23.4k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  540|       |
  541|  23.4k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  542|  23.4k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  543|       |
  544|  23.4k|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  545|  23.4k|        }
_ZN3dlx4impl6MULTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  549|  36.6k|        {
  550|  36.6k|            const auto& dest_reg  = arg1.AsRegisterInt();
  551|  36.6k|            const auto& src_reg   = arg2.AsRegisterInt();
  552|  36.6k|            const auto& imm_value = arg3.AsImmediateValue();
  553|       |
  554|  36.6k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  555|       |
  556|  36.6k|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  557|  36.6k|        }
_ZN3dlx4impl5MULTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  561|  25.8k|        {
  562|  25.8k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  563|  25.8k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  564|  25.8k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  565|       |
  566|  25.8k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  567|  25.8k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  568|       |
  569|  25.8k|            const phi::f32 new_value = lhs_value * rhs_value;
  570|       |
  571|  25.8k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  572|  25.8k|        }
_ZN3dlx4impl5MULTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  576|  19.5k|        {
  577|  19.5k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  578|  19.5k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  579|  19.5k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  580|       |
  581|  19.5k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  582|  19.5k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  583|       |
  584|  19.5k|            const phi::f64 new_value = lhs_value * rhs_value;
  585|       |
  586|  19.5k|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  587|  19.5k|        }
_ZN3dlx4impl3DIVERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  591|  4.43k|        {
  592|  4.43k|            const auto& dest_reg = arg1.AsRegisterInt();
  593|  4.43k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  594|  4.43k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  595|       |
  596|  4.43k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  597|  4.43k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  598|       |
  599|  4.43k|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  600|  4.43k|        }
_ZN3dlx4impl4DIVIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  604|      1|        {
  605|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  606|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  607|      1|            const auto& imm_value = arg3.AsImmediateValue();
  608|       |
  609|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  610|       |
  611|      1|            Division(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  612|      1|        }
_ZN3dlx4impl4DIVUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  616|  9.50k|        {
  617|  9.50k|            const auto& dest_reg = arg1.AsRegisterInt();
  618|  9.50k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  619|  9.50k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  620|       |
  621|  9.50k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  622|  9.50k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  623|       |
  624|  9.50k|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  625|  9.50k|        }
_ZN3dlx4impl5DIVUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  629|      1|        {
  630|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  631|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  632|      1|            const auto& imm_value = arg3.AsImmediateValue();
  633|       |
  634|      1|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  635|       |
  636|      1|            Division(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  637|      1|        }
_ZN3dlx4impl4DIVFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  641|      1|        {
  642|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  643|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  644|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  645|       |
  646|      1|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  647|      1|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  648|       |
  649|      1|            if (rhs_value.unsafe() == 0.0f)
  ------------------
  |  Branch (649:17): [True: 1, False: 0]
  ------------------
  650|      1|            {
  651|      1|                processor.Raise(Exception::DivideByZero);
  652|      1|                return;
  653|      1|            }
  654|       |
  655|      0|            const phi::f32 new_value = lhs_value / rhs_value;
  656|       |
  657|      0|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  658|      0|        }
_ZN3dlx4impl4DIVDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  662|      1|        {
  663|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  664|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  665|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  666|       |
  667|      1|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  668|      1|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  669|       |
  670|      1|            if (rhs_value.unsafe() == 0.0)
  ------------------
  |  Branch (670:17): [True: 1, False: 0]
  ------------------
  671|      1|            {
  672|      1|                processor.Raise(Exception::DivideByZero);
  673|      1|                return;
  674|      1|            }
  675|       |
  676|      0|            const phi::f64 new_value = lhs_value / rhs_value;
  677|       |
  678|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  679|      0|        }
_ZN3dlx4impl3SLLERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  683|  74.3k|        {
  684|  74.3k|            const auto& dest_reg = arg1.AsRegisterInt();
  685|  74.3k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  686|  74.3k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  687|       |
  688|  74.3k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  689|  74.3k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  690|       |
  691|  74.3k|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  692|  74.3k|        }
_ZN3dlx4impl4SLLIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  696|  22.7k|        {
  697|  22.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
  698|  22.7k|            const auto& src_reg   = arg2.AsRegisterInt();
  699|  22.7k|            const auto& imm_value = arg3.AsImmediateValue();
  700|       |
  701|  22.7k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  702|  22.7k|            phi::i32 shift_value = imm_value.signed_value;
  703|       |
  704|  22.7k|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  705|  22.7k|        }
_ZN3dlx4impl3SRLERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  709|  59.9k|        {
  710|  59.9k|            const auto& dest_reg = arg1.AsRegisterInt();
  711|  59.9k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  712|  59.9k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  713|       |
  714|  59.9k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  715|  59.9k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  716|       |
  717|  59.9k|            ShiftRightLogical(processor, dest_reg.register_id, lhs_value, rhs_value);
  718|  59.9k|        }
_ZN3dlx4impl4SRLIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  722|  33.9k|        {
  723|  33.9k|            const auto& dest_reg  = arg1.AsRegisterInt();
  724|  33.9k|            const auto& src_reg   = arg2.AsRegisterInt();
  725|  33.9k|            const auto& imm_value = arg3.AsImmediateValue();
  726|       |
  727|  33.9k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  728|  33.9k|            phi::i32 shift_value = imm_value.signed_value;
  729|       |
  730|  33.9k|            ShiftRightLogical(processor, dest_reg.register_id, src_value, shift_value);
  731|  33.9k|        }
_ZN3dlx4impl3SLAERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  735|  74.2k|        {
  736|  74.2k|            const auto& dest_reg = arg1.AsRegisterInt();
  737|  74.2k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  738|  74.2k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  739|       |
  740|  74.2k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  741|  74.2k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  742|       |
  743|  74.2k|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  744|  74.2k|        }
_ZN3dlx4impl4SLAIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  748|  27.9k|        {
  749|  27.9k|            const auto& dest_reg  = arg1.AsRegisterInt();
  750|  27.9k|            const auto& src_reg   = arg2.AsRegisterInt();
  751|  27.9k|            const auto& imm_value = arg3.AsImmediateValue();
  752|       |
  753|  27.9k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  754|  27.9k|            phi::i32 shift_value = imm_value.signed_value;
  755|       |
  756|  27.9k|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  757|  27.9k|        }
_ZN3dlx4impl3SRAERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  761|  51.6k|        {
  762|  51.6k|            const auto& dest_reg = arg1.AsRegisterInt();
  763|  51.6k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  764|  51.6k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  765|       |
  766|  51.6k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  767|  51.6k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  768|       |
  769|  51.6k|            ShiftRightArithmetic(processor, dest_reg.register_id, lhs_value, rhs_value);
  770|  51.6k|        }
_ZN3dlx4impl4SRAIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  774|  25.6k|        {
  775|  25.6k|            const auto& dest_reg  = arg1.AsRegisterInt();
  776|  25.6k|            const auto& src_reg   = arg2.AsRegisterInt();
  777|  25.6k|            const auto& imm_value = arg3.AsImmediateValue();
  778|       |
  779|  25.6k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  780|  25.6k|            phi::i32 shift_value = imm_value.signed_value;
  781|       |
  782|  25.6k|            ShiftRightArithmetic(processor, dest_reg.register_id, src_value, shift_value);
  783|  25.6k|        }
_ZN3dlx4impl3ANDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  787|  22.7k|        {
  788|  22.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  789|  22.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  790|  22.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  791|       |
  792|  22.7k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  793|  22.7k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  794|  22.7k|            phi::i32 new_value = lhs_value.unsafe() & rhs_value.unsafe();
  795|       |
  796|  22.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  797|  22.7k|        }
_ZN3dlx4impl4ANDIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  801|  70.6k|        {
  802|  70.6k|            const auto& dest_reg  = arg1.AsRegisterInt();
  803|  70.6k|            const auto& src_reg   = arg2.AsRegisterInt();
  804|  70.6k|            const auto& imm_value = arg3.AsImmediateValue();
  805|       |
  806|  70.6k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  807|  70.6k|            phi::i32 new_value = src_value.unsafe() & imm_value.signed_value.unsafe();
  808|       |
  809|  70.6k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  810|  70.6k|        }
_ZN3dlx4impl2ORERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  814|  13.5k|        {
  815|  13.5k|            const auto& dest_reg = arg1.AsRegisterInt();
  816|  13.5k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  817|  13.5k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  818|       |
  819|  13.5k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  820|  13.5k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  821|  13.5k|            phi::i32 new_value = lhs_value.unsafe() | rhs_value.unsafe();
  822|       |
  823|  13.5k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  824|  13.5k|        }
_ZN3dlx4impl3ORIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  828|  19.1k|        {
  829|  19.1k|            const auto& dest_reg  = arg1.AsRegisterInt();
  830|  19.1k|            const auto& src_reg   = arg2.AsRegisterInt();
  831|  19.1k|            const auto& imm_value = arg3.AsImmediateValue();
  832|       |
  833|  19.1k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  834|  19.1k|            phi::i32 new_value = src_value.unsafe() | imm_value.signed_value.unsafe();
  835|       |
  836|  19.1k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  837|  19.1k|        }
_ZN3dlx4impl3XORERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  841|  20.8k|        {
  842|  20.8k|            const auto& dest_reg = arg1.AsRegisterInt();
  843|  20.8k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  844|  20.8k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  845|       |
  846|  20.8k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  847|  20.8k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  848|  20.8k|            phi::i32 new_value = lhs_value.unsafe() ^ rhs_value.unsafe();
  849|       |
  850|  20.8k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  851|  20.8k|        }
_ZN3dlx4impl4XORIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  855|   236k|        {
  856|   236k|            const auto& dest_reg  = arg1.AsRegisterInt();
  857|   236k|            const auto& src_reg   = arg2.AsRegisterInt();
  858|   236k|            const auto& imm_value = arg3.AsImmediateValue();
  859|       |
  860|   236k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  861|   236k|            phi::i32 new_value = src_value.unsafe() ^ imm_value.signed_value.unsafe();
  862|       |
  863|   236k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  864|   236k|        }
_ZN3dlx4impl3SLTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  868|  11.7k|        {
  869|  11.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  870|  11.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  871|  11.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  872|       |
  873|  11.7k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  874|  11.7k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  875|       |
  876|  11.7k|            const phi::i32 new_value = (lhs_value < rhs_value ? 1 : 0);
  ------------------
  |  Branch (876:41): [True: 1, False: 11.7k]
  ------------------
  877|       |
  878|  11.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  879|  11.7k|        }
_ZN3dlx4impl4SLTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  883|  25.8k|        {
  884|  25.8k|            const auto& dest_reg  = arg1.AsRegisterInt();
  885|  25.8k|            const auto& src_reg   = arg2.AsRegisterInt();
  886|  25.8k|            const auto& imm_value = arg3.AsImmediateValue();
  887|       |
  888|  25.8k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  889|       |
  890|  25.8k|            const phi::i32 new_value = (src_value < imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (890:41): [True: 0, False: 25.8k]
  ------------------
  891|       |
  892|  25.8k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  893|  25.8k|        }
_ZN3dlx4impl4SLTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  897|  11.7k|        {
  898|  11.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  899|  11.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  900|  11.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  901|       |
  902|  11.7k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  903|  11.7k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  904|       |
  905|  11.7k|            const phi::u32 new_value = (lhs_value < rhs_value ? 1u : 0u);
  ------------------
  |  Branch (905:41): [True: 1, False: 11.7k]
  ------------------
  906|       |
  907|  11.7k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  908|  11.7k|        }
_ZN3dlx4impl5SLTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  912|  94.7k|        {
  913|  94.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
  914|  94.7k|            const auto& src_reg   = arg2.AsRegisterInt();
  915|  94.7k|            const auto& imm_value = arg3.AsImmediateValue();
  916|       |
  917|  94.7k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  918|       |
  919|  94.7k|            const phi::u32 new_value = (src_value < imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (919:41): [True: 0, False: 94.7k]
  ------------------
  920|       |
  921|  94.7k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  922|  94.7k|        }
_ZN3dlx4impl3LTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  926|  11.7k|        {
  927|  11.7k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
  928|  11.7k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
  929|       |
  930|  11.7k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  931|  11.7k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  932|       |
  933|  11.7k|            const phi::boolean new_value = (lhs_value < rhs_value);
  934|       |
  935|  11.7k|            processor.SetFPSRValue(new_value);
  936|  11.7k|        }
_ZN3dlx4impl3LTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  940|  23.8k|        {
  941|  23.8k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
  942|  23.8k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
  943|       |
  944|  23.8k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  945|  23.8k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  946|       |
  947|  23.8k|            const phi::boolean new_value = (lhs_value < rhs_value);
  948|       |
  949|  23.8k|            processor.SetFPSRValue(new_value);
  950|  23.8k|        }
_ZN3dlx4impl3SGTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  954|  11.7k|        {
  955|  11.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  956|  11.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  957|  11.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  958|       |
  959|  11.7k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  960|  11.7k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  961|       |
  962|  11.7k|            const phi::i32 new_value = (lhs_value > rhs_value ? 1 : 0);
  ------------------
  |  Branch (962:41): [True: 0, False: 11.7k]
  ------------------
  963|       |
  964|  11.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  965|  11.7k|        }
_ZN3dlx4impl4SGTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  969|  30.8k|        {
  970|  30.8k|            const auto& dest_reg  = arg1.AsRegisterInt();
  971|  30.8k|            const auto& src_reg   = arg2.AsRegisterInt();
  972|  30.8k|            const auto& imm_value = arg3.AsImmediateValue();
  973|       |
  974|  30.8k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  975|       |
  976|  30.8k|            const phi::i32 new_value = (src_value > imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (976:41): [True: 1.00k, False: 29.8k]
  ------------------
  977|       |
  978|  30.8k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  979|  30.8k|        }
_ZN3dlx4impl4SGTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  983|  10.2k|        {
  984|  10.2k|            const auto& dest_reg = arg1.AsRegisterInt();
  985|  10.2k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  986|  10.2k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  987|       |
  988|  10.2k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  989|  10.2k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  990|       |
  991|  10.2k|            const phi::u32 new_value = (lhs_value > rhs_value ? 1u : 0u);
  ------------------
  |  Branch (991:41): [True: 0, False: 10.2k]
  ------------------
  992|       |
  993|  10.2k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  994|  10.2k|        }
_ZN3dlx4impl5SGTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  998|  24.7k|        {
  999|  24.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1000|  24.7k|            const auto& src_reg   = arg2.AsRegisterInt();
 1001|  24.7k|            const auto& imm_value = arg3.AsImmediateValue();
 1002|       |
 1003|  24.7k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1004|       |
 1005|  24.7k|            const phi::u32 new_value = (src_value > imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1005:41): [True: 0, False: 24.7k]
  ------------------
 1006|       |
 1007|  24.7k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1008|  24.7k|        }
_ZN3dlx4impl3GTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1012|  95.5k|        {
 1013|  95.5k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1014|  95.5k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1015|       |
 1016|  95.5k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1017|  95.5k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1018|       |
 1019|  95.5k|            const phi::boolean new_value = (lhs_value > rhs_value);
 1020|       |
 1021|  95.5k|            processor.SetFPSRValue(new_value);
 1022|  95.5k|        }
_ZN3dlx4impl3GTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1026|   221k|        {
 1027|   221k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1028|   221k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1029|       |
 1030|   221k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1031|   221k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1032|       |
 1033|   221k|            const phi::boolean new_value = (lhs_value > rhs_value);
 1034|       |
 1035|   221k|            processor.SetFPSRValue(new_value);
 1036|   221k|        }
_ZN3dlx4impl3SLEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1040|  11.7k|        {
 1041|  11.7k|            const auto& dest_reg = arg1.AsRegisterInt();
 1042|  11.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1043|  11.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1044|       |
 1045|  11.7k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1046|  11.7k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1047|       |
 1048|  11.7k|            const phi::i32 new_value = (lhs_value <= rhs_value ? 1 : 0);
  ------------------
  |  Branch (1048:41): [True: 11.7k, False: 1]
  ------------------
 1049|       |
 1050|  11.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1051|  11.7k|        }
_ZN3dlx4impl4SLEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1055|  22.7k|        {
 1056|  22.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1057|  22.7k|            const auto& src_reg   = arg2.AsRegisterInt();
 1058|  22.7k|            const auto& imm_value = arg3.AsImmediateValue();
 1059|       |
 1060|  22.7k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1061|       |
 1062|  22.7k|            const phi::i32 new_value = (src_value <= imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1062:41): [True: 22.7k, False: 0]
  ------------------
 1063|       |
 1064|  22.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1065|  22.7k|        }
_ZN3dlx4impl4SLEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1069|  16.6k|        {
 1070|  16.6k|            const auto& dest_reg = arg1.AsRegisterInt();
 1071|  16.6k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1072|  16.6k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1073|       |
 1074|  16.6k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1075|  16.6k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1076|       |
 1077|  16.6k|            const phi::u32 new_value = (lhs_value <= rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1077:41): [True: 16.6k, False: 0]
  ------------------
 1078|       |
 1079|  16.6k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1080|  16.6k|        }
_ZN3dlx4impl5SLEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1084|  97.4k|        {
 1085|  97.4k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1086|  97.4k|            const auto& src_reg   = arg2.AsRegisterInt();
 1087|  97.4k|            const auto& imm_value = arg3.AsImmediateValue();
 1088|       |
 1089|  97.4k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1090|       |
 1091|  97.4k|            const phi::u32 new_value = (src_value <= imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1091:41): [True: 82.7k, False: 14.6k]
  ------------------
 1092|       |
 1093|  97.4k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1094|  97.4k|        }
_ZN3dlx4impl3LEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1098|  15.3k|        {
 1099|  15.3k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1100|  15.3k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1101|       |
 1102|  15.3k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1103|  15.3k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1104|       |
 1105|  15.3k|            const phi::boolean new_value = (lhs_value <= rhs_value);
 1106|       |
 1107|  15.3k|            processor.SetFPSRValue(new_value);
 1108|  15.3k|        }
_ZN3dlx4impl3LEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1112|  17.8k|        {
 1113|  17.8k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1114|  17.8k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1115|       |
 1116|  17.8k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1117|  17.8k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1118|       |
 1119|  17.8k|            const phi::boolean new_value = (lhs_value <= rhs_value);
 1120|       |
 1121|  17.8k|            processor.SetFPSRValue(new_value);
 1122|  17.8k|        }
_ZN3dlx4impl3SGEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1126|  13.2k|        {
 1127|  13.2k|            const auto& dest_reg = arg1.AsRegisterInt();
 1128|  13.2k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1129|  13.2k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1130|       |
 1131|  13.2k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1132|  13.2k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1133|       |
 1134|  13.2k|            const phi::i32 new_value = (lhs_value >= rhs_value ? 1 : 0);
  ------------------
  |  Branch (1134:41): [True: 13.2k, False: 0]
  ------------------
 1135|       |
 1136|  13.2k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1137|  13.2k|        }
_ZN3dlx4impl4SGEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1141|   205k|        {
 1142|   205k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1143|   205k|            const auto& src_reg   = arg2.AsRegisterInt();
 1144|   205k|            const auto& imm_value = arg3.AsImmediateValue();
 1145|       |
 1146|   205k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1147|       |
 1148|   205k|            const phi::i32 new_value = (src_value >= imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1148:41): [True: 203k, False: 2.08k]
  ------------------
 1149|       |
 1150|   205k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1151|   205k|        }
_ZN3dlx4impl4SGEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1155|  10.8k|        {
 1156|  10.8k|            const auto& dest_reg = arg1.AsRegisterInt();
 1157|  10.8k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1158|  10.8k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1159|       |
 1160|  10.8k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1161|  10.8k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1162|       |
 1163|  10.8k|            const phi::u32 new_value = (lhs_value >= rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1163:41): [True: 10.8k, False: 0]
  ------------------
 1164|       |
 1165|  10.8k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1166|  10.8k|        }
_ZN3dlx4impl5SGEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1170|  21.0k|        {
 1171|  21.0k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1172|  21.0k|            const auto& src_reg   = arg2.AsRegisterInt();
 1173|  21.0k|            const auto& imm_value = arg3.AsImmediateValue();
 1174|       |
 1175|  21.0k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1176|       |
 1177|  21.0k|            const phi::u32 new_value = (src_value >= imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1177:41): [True: 21.0k, False: 0]
  ------------------
 1178|       |
 1179|  21.0k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1180|  21.0k|        }
_ZN3dlx4impl3GEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1184|  17.9k|        {
 1185|  17.9k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1186|  17.9k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1187|       |
 1188|  17.9k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1189|  17.9k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1190|       |
 1191|  17.9k|            const phi::boolean new_value = (lhs_value >= rhs_value);
 1192|       |
 1193|  17.9k|            processor.SetFPSRValue(new_value);
 1194|  17.9k|        }
_ZN3dlx4impl3GEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1198|  24.1k|        {
 1199|  24.1k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1200|  24.1k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1201|       |
 1202|  24.1k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1203|  24.1k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1204|       |
 1205|  24.1k|            const phi::boolean new_value = (lhs_value >= rhs_value);
 1206|       |
 1207|  24.1k|            processor.SetFPSRValue(new_value);
 1208|  24.1k|        }
_ZN3dlx4impl3SEQERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1212|  16.9k|        {
 1213|  16.9k|            const auto& dest_reg = arg1.AsRegisterInt();
 1214|  16.9k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1215|  16.9k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1216|       |
 1217|  16.9k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1218|  16.9k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1219|       |
 1220|  16.9k|            const phi::i32 new_value = (lhs_value == rhs_value ? 1 : 0);
  ------------------
  |  Branch (1220:41): [True: 15.5k, False: 1.42k]
  ------------------
 1221|       |
 1222|  16.9k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1223|  16.9k|        }
_ZN3dlx4impl4SEQIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1227|  20.1k|        {
 1228|  20.1k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1229|  20.1k|            const auto& src_reg   = arg2.AsRegisterInt();
 1230|  20.1k|            const auto& imm_value = arg3.AsImmediateValue();
 1231|       |
 1232|  20.1k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1233|       |
 1234|  20.1k|            const phi::i32 new_value = (src_value == imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1234:41): [True: 20.1k, False: 0]
  ------------------
 1235|       |
 1236|  20.1k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1237|  20.1k|        }
_ZN3dlx4impl4SEQUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1241|  85.5k|        {
 1242|  85.5k|            const auto& dest_reg = arg1.AsRegisterInt();
 1243|  85.5k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1244|  85.5k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1245|       |
 1246|  85.5k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1247|  85.5k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1248|       |
 1249|  85.5k|            const phi::u32 new_value = (lhs_value == rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1249:41): [True: 78.2k, False: 7.20k]
  ------------------
 1250|       |
 1251|  85.5k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1252|  85.5k|        }
_ZN3dlx4impl5SEQUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1256|  37.5k|        {
 1257|  37.5k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1258|  37.5k|            const auto& src_reg   = arg2.AsRegisterInt();
 1259|  37.5k|            const auto& imm_value = arg3.AsImmediateValue();
 1260|       |
 1261|  37.5k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1262|       |
 1263|  37.5k|            const phi::u32 new_value = (src_value == imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1263:41): [True: 37.5k, False: 0]
  ------------------
 1264|       |
 1265|  37.5k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1266|  37.5k|        }
_ZN3dlx4impl3EQFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1270|  29.9k|        {
 1271|  29.9k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1272|  29.9k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1273|       |
 1274|  29.9k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1275|  29.9k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1276|       |
 1277|  29.9k|            const phi::boolean new_value = (lhs_value.unsafe() == rhs_value.unsafe());
 1278|       |
 1279|  29.9k|            processor.SetFPSRValue(new_value);
 1280|  29.9k|        }
_ZN3dlx4impl3EQDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1284|  12.5k|        {
 1285|  12.5k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1286|  12.5k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1287|       |
 1288|  12.5k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1289|  12.5k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1290|       |
 1291|  12.5k|            const phi::boolean new_value = (lhs_value.unsafe() == rhs_value.unsafe());
 1292|       |
 1293|  12.5k|            processor.SetFPSRValue(new_value);
 1294|  12.5k|        }
_ZN3dlx4impl3SNEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1298|  17.2k|        {
 1299|  17.2k|            const auto& dest_reg = arg1.AsRegisterInt();
 1300|  17.2k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1301|  17.2k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1302|       |
 1303|  17.2k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1304|  17.2k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1305|       |
 1306|  17.2k|            const phi::i32 new_value = (lhs_value != rhs_value ? 1 : 0);
  ------------------
  |  Branch (1306:41): [True: 1, False: 17.2k]
  ------------------
 1307|       |
 1308|  17.2k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1309|  17.2k|        }
_ZN3dlx4impl4SNEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1313|  26.3k|        {
 1314|  26.3k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1315|  26.3k|            const auto& src_reg   = arg2.AsRegisterInt();
 1316|  26.3k|            const auto& imm_value = arg3.AsImmediateValue();
 1317|       |
 1318|  26.3k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1319|       |
 1320|  26.3k|            const phi::i32 new_value = (src_value != imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1320:41): [True: 0, False: 26.3k]
  ------------------
 1321|       |
 1322|  26.3k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1323|  26.3k|        }
_ZN3dlx4impl4SNEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1327|  22.7k|        {
 1328|  22.7k|            const auto& dest_reg = arg1.AsRegisterInt();
 1329|  22.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1330|  22.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1331|       |
 1332|  22.7k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1333|  22.7k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1334|       |
 1335|  22.7k|            const phi::u32 new_value = (lhs_value != rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1335:41): [True: 1, False: 22.7k]
  ------------------
 1336|       |
 1337|  22.7k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1338|  22.7k|        }
_ZN3dlx4impl5SNEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1342|  33.0k|        {
 1343|  33.0k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1344|  33.0k|            const auto& src_reg   = arg2.AsRegisterInt();
 1345|  33.0k|            const auto& imm_value = arg3.AsImmediateValue();
 1346|       |
 1347|  33.0k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1348|       |
 1349|  33.0k|            const phi::u32 new_value = (src_value != imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1349:41): [True: 4.13k, False: 28.8k]
  ------------------
 1350|       |
 1351|  33.0k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1352|  33.0k|        }
_ZN3dlx4impl3NEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1356|  13.5k|        {
 1357|  13.5k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1358|  13.5k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1359|       |
 1360|  13.5k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1361|  13.5k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1362|       |
 1363|  13.5k|            const phi::boolean new_value = (lhs_value.unsafe() != rhs_value.unsafe());
 1364|       |
 1365|  13.5k|            processor.SetFPSRValue(new_value);
 1366|  13.5k|        }
_ZN3dlx4impl3NEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1370|  13.6k|        {
 1371|  13.6k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1372|  13.6k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1373|       |
 1374|  13.6k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1375|  13.6k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1376|       |
 1377|  13.6k|            const phi::boolean new_value = (lhs_value.unsafe() != rhs_value.unsafe());
 1378|       |
 1379|  13.6k|            processor.SetFPSRValue(new_value);
 1380|  13.6k|        }
_ZN3dlx4impl4BEQZERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1384|  63.0k|        {
 1385|  63.0k|            const auto& test_reg   = arg1.AsRegisterInt();
 1386|  63.0k|            const auto& jump_label = arg2.AsLabel();
 1387|       |
 1388|  63.0k|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1389|       |
 1390|  63.0k|            if (test_value == 0)
  ------------------
  |  Branch (1390:17): [True: 42.7k, False: 20.3k]
  ------------------
 1391|  42.7k|            {
 1392|  42.7k|                JumpToLabel(processor, jump_label.label_name);
 1393|  42.7k|            }
 1394|  63.0k|        }
_ZN3dlx4impl4BNEZERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1398|  54.3k|        {
 1399|  54.3k|            const auto& test_reg   = arg1.AsRegisterInt();
 1400|  54.3k|            const auto& jump_label = arg2.AsLabel();
 1401|       |
 1402|  54.3k|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1403|       |
 1404|  54.3k|            if (test_value != 0)
  ------------------
  |  Branch (1404:17): [True: 29.9k, False: 24.3k]
  ------------------
 1405|  29.9k|            {
 1406|  29.9k|                JumpToLabel(processor, jump_label.label_name);
 1407|  29.9k|            }
 1408|  54.3k|        }
_ZN3dlx4impl4BFPTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1412|  35.8k|        {
 1413|  35.8k|            const auto& jump_label = arg1.AsLabel();
 1414|       |
 1415|  35.8k|            phi::boolean test_value = processor.GetFPSRValue();
 1416|       |
 1417|  35.8k|            if (test_value)
  ------------------
  |  Branch (1417:17): [True: 22.7k, False: 13.0k]
  ------------------
 1418|  22.7k|            {
 1419|  22.7k|                JumpToLabel(processor, jump_label.label_name);
 1420|  22.7k|            }
 1421|  35.8k|        }
_ZN3dlx4impl4BFPFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1425|   831k|        {
 1426|   831k|            const auto& jump_label = arg1.AsLabel();
 1427|       |
 1428|   831k|            phi::boolean test_value = processor.GetFPSRValue();
 1429|       |
 1430|   831k|            if (!test_value)
  ------------------
  |  Branch (1430:17): [True: 814k, False: 16.9k]
  ------------------
 1431|   814k|            {
 1432|   814k|                JumpToLabel(processor, jump_label.label_name);
 1433|   814k|            }
 1434|   831k|        }
_ZN3dlx4impl1JERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1438|  64.1k|        {
 1439|  64.1k|            const auto& jump_label = arg1.AsLabel();
 1440|       |
 1441|  64.1k|            JumpToLabel(processor, jump_label.label_name);
 1442|  64.1k|        }
_ZN3dlx4impl2JRERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1446|  34.9k|        {
 1447|  34.9k|            const auto& jump_register = arg1.AsRegisterInt();
 1448|       |
 1449|  34.9k|            JumpToRegister(processor, jump_register.register_id);
 1450|  34.9k|        }
_ZN3dlx4impl3JALERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1454|  44.4k|        {
 1455|  44.4k|            const auto& jump_label = arg1.AsLabel();
 1456|       |
 1457|  44.4k|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1458|  44.4k|                                                  processor.GetNextProgramCounter());
 1459|       |
 1460|  44.4k|            JumpToLabel(processor, jump_label.label_name);
 1461|  44.4k|        }
_ZN3dlx4impl4JALRERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1465|   398k|        {
 1466|   398k|            const auto& jump_register = arg1.AsRegisterInt();
 1467|       |
 1468|   398k|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1469|   398k|                                                  processor.GetNextProgramCounter());
 1470|       |
 1471|   398k|            JumpToRegister(processor, jump_register.register_id);
 1472|   398k|        }
_ZN3dlx4impl3LHIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1476|  12.3k|        {
 1477|  12.3k|            const IntRegisterID dest_reg  = arg1.AsRegisterInt().register_id;
 1478|  12.3k|            std::int32_t        imm_value = arg2.AsImmediateValue().signed_value.unsafe();
 1479|       |
 1480|  12.3k|            imm_value = static_cast<std::int32_t>((imm_value << 16) & 0xFFFF0000);
 1481|       |
 1482|  12.3k|            processor.IntRegisterSetSignedValue(dest_reg, imm_value);
 1483|  12.3k|        }
_ZN3dlx4impl2LBERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1487|      1|        {
 1488|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1489|       |
 1490|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1491|       |
 1492|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1492:17): [True: 0, False: 1]
  ------------------
 1493|      0|            {
 1494|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1495|      0|                return;
 1496|      0|            }
 1497|       |
 1498|      1|            phi::i32 address = optional_address.value();
 1499|       |
 1500|      1|            auto optional_value =
 1501|      1|                    processor.GetMemory().LoadByte(static_cast<std::size_t>(address.unsafe()));
 1502|       |
 1503|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1503:17): [True: 1, False: 0]
  ------------------
 1504|      1|            {
 1505|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1506|      1|                DLX_ERROR("Failed to load byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1507|      1|                return;
 1508|      1|            }
 1509|       |
 1510|      0|            phi::i32 value = optional_value.value();
 1511|       |
 1512|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, value);
 1513|      0|        }
_ZN3dlx4impl3LBUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1517|      1|        {
 1518|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1519|       |
 1520|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1521|       |
 1522|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1522:17): [True: 0, False: 1]
  ------------------
 1523|      0|            {
 1524|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1525|      0|                return;
 1526|      0|            }
 1527|       |
 1528|      1|            phi::i32 address = optional_address.value();
 1529|       |
 1530|      1|            auto optional_value = processor.GetMemory().LoadUnsignedByte(
 1531|      1|                    static_cast<std::size_t>(address.unsafe()));
 1532|       |
 1533|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1533:17): [True: 1, False: 0]
  ------------------
 1534|      1|            {
 1535|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1536|      1|                DLX_ERROR("Failed to load unsigned byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1537|      1|                return;
 1538|      1|            }
 1539|       |
 1540|      0|            phi::u32 value = optional_value.value();
 1541|       |
 1542|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, value);
 1543|      0|        }
_ZN3dlx4impl2LHERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1547|      1|        {
 1548|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1549|       |
 1550|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1551|       |
 1552|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1552:17): [True: 0, False: 1]
  ------------------
 1553|      0|            {
 1554|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1555|      0|                return;
 1556|      0|            }
 1557|       |
 1558|      1|            phi::i32 address = optional_address.value();
 1559|       |
 1560|      1|            auto optional_value =
 1561|      1|                    processor.GetMemory().LoadHalfWord(static_cast<std::size_t>(address.unsafe()));
 1562|       |
 1563|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1563:17): [True: 1, False: 0]
  ------------------
 1564|      1|            {
 1565|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1566|      1|                DLX_ERROR("Failed to load half byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1567|      1|                return;
 1568|      1|            }
 1569|       |
 1570|      0|            phi::i32 value = optional_value.value();
 1571|       |
 1572|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, value);
 1573|      0|        }
_ZN3dlx4impl3LHUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1577|      1|        {
 1578|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1579|       |
 1580|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1581|       |
 1582|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1582:17): [True: 0, False: 1]
  ------------------
 1583|      0|            {
 1584|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1585|      0|                return;
 1586|      0|            }
 1587|       |
 1588|      1|            phi::i32 address = optional_address.value();
 1589|       |
 1590|      1|            auto optional_value = processor.GetMemory().LoadUnsignedHalfWord(
 1591|      1|                    static_cast<std::size_t>(address.unsafe()));
 1592|       |
 1593|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1593:17): [True: 1, False: 0]
  ------------------
 1594|      1|            {
 1595|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1596|      1|                DLX_ERROR("Failed to load unsigned half byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1597|      1|                return;
 1598|      1|            }
 1599|       |
 1600|      0|            phi::u32 value = optional_value.value();
 1601|       |
 1602|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, value);
 1603|      0|        }
_ZN3dlx4impl2LWERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1607|      1|        {
 1608|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1609|       |
 1610|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1611|       |
 1612|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1612:17): [True: 0, False: 1]
  ------------------
 1613|      0|            {
 1614|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1615|      0|                return;
 1616|      0|            }
 1617|       |
 1618|      1|            phi::i32 address = optional_address.value();
 1619|       |
 1620|      1|            auto optional_value =
 1621|      1|                    processor.GetMemory().LoadWord(static_cast<std::size_t>(address.unsafe()));
 1622|       |
 1623|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1623:17): [True: 1, False: 0]
  ------------------
 1624|      1|            {
 1625|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1626|      1|                DLX_ERROR("Failed to load word at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1627|      1|                return;
 1628|      1|            }
 1629|       |
 1630|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, optional_value.value());
 1631|      0|        }
_ZN3dlx4impl3LWUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1635|      1|        {
 1636|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1637|       |
 1638|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1639|       |
 1640|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1640:17): [True: 0, False: 1]
  ------------------
 1641|      0|            {
 1642|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1643|      0|                return;
 1644|      0|            }
 1645|       |
 1646|      1|            phi::i32 address = optional_address.value();
 1647|       |
 1648|      1|            auto optional_value = processor.GetMemory().LoadUnsignedWord(
 1649|      1|                    static_cast<std::size_t>(address.unsafe()));
 1650|       |
 1651|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1651:17): [True: 1, False: 0]
  ------------------
 1652|      1|            {
 1653|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1654|      1|                DLX_ERROR("Failed to load unsigned word at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1655|      1|                return;
 1656|      1|            }
 1657|       |
 1658|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, optional_value.value());
 1659|      0|        }
_ZN3dlx4impl2LFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1663|      1|        {
 1664|      1|            const auto& dest_reg = arg1.AsRegisterFloat();
 1665|       |
 1666|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1667|       |
 1668|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1668:17): [True: 0, False: 1]
  ------------------
 1669|      0|            {
 1670|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1671|      0|                return;
 1672|      0|            }
 1673|       |
 1674|      1|            phi::i32 address = optional_address.value();
 1675|       |
 1676|      1|            auto optional_value =
 1677|      1|                    processor.GetMemory().LoadFloat(static_cast<std::size_t>(address.unsafe()));
 1678|       |
 1679|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1679:17): [True: 1, False: 0]
  ------------------
 1680|      1|            {
 1681|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1682|      1|                DLX_ERROR("Failed to load float at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1683|      1|                return;
 1684|      1|            }
 1685|       |
 1686|      0|            processor.FloatRegisterSetFloatValue(dest_reg.register_id, optional_value.value());
 1687|      0|        }
_ZN3dlx4impl2LDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1691|      1|        {
 1692|      1|            const auto& dest_reg = arg1.AsRegisterFloat();
 1693|       |
 1694|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1695|       |
 1696|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1696:17): [True: 0, False: 1]
  ------------------
 1697|      0|            {
 1698|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1699|      0|                return;
 1700|      0|            }
 1701|       |
 1702|      1|            phi::i32 address = optional_address.value();
 1703|       |
 1704|      1|            auto optional_value =
 1705|      1|                    processor.GetMemory().LoadDouble(static_cast<std::size_t>(address.unsafe()));
 1706|       |
 1707|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1707:17): [True: 1, False: 0]
  ------------------
 1708|      1|            {
 1709|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1710|      1|                DLX_ERROR("Failed to load double at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1711|      1|                return;
 1712|      1|            }
 1713|       |
 1714|      0|            processor.FloatRegisterSetDoubleValue(dest_reg.register_id, optional_value.value());
 1715|      0|        }
_ZN3dlx4impl4MOVFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1939|  24.3k|        {
 1940|  24.3k|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1941|  24.3k|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1942|       |
 1943|  24.3k|            const phi::f32 source_value = processor.FloatRegisterGetFloatValue(source_reg);
 1944|       |
 1945|  24.3k|            processor.FloatRegisterSetFloatValue(dest_reg, source_value);
 1946|  24.3k|        }
_ZN3dlx4impl4MOVDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1950|  7.94k|        {
 1951|  7.94k|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1952|  7.94k|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1953|       |
 1954|  7.94k|            const phi::f64 source_value = processor.FloatRegisterGetDoubleValue(source_reg);
 1955|       |
 1956|  7.94k|            processor.FloatRegisterSetDoubleValue(dest_reg, source_value);
 1957|  7.94k|        }
_ZN3dlx4impl7MOVFP2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1961|  10.5k|        {
 1962|  10.5k|            const IntRegisterID   dest_reg   = arg1.AsRegisterInt().register_id;
 1963|  10.5k|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1964|       |
 1965|  10.5k|            const float source_value = processor.FloatRegisterGetFloatValue(source_reg).unsafe();
 1966|       |
 1967|  10.5k|            const std::int32_t moved_value = *reinterpret_cast<const std::int32_t*>(&source_value);
 1968|       |
 1969|  10.5k|            processor.IntRegisterSetSignedValue(dest_reg, moved_value);
 1970|  10.5k|        }
_ZN3dlx4impl7MOVI2FPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1974|  19.6k|        {
 1975|  19.6k|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1976|  19.6k|            const IntRegisterID   source_reg = arg2.AsRegisterInt().register_id;
 1977|       |
 1978|  19.6k|            const std::int32_t source_value =
 1979|  19.6k|                    processor.IntRegisterGetSignedValue(source_reg).unsafe();
 1980|       |
 1981|  19.6k|            const float moved_value = *reinterpret_cast<const float*>(&source_value);
 1982|       |
 1983|  19.6k|            processor.FloatRegisterSetFloatValue(dest_reg, moved_value);
 1984|  19.6k|        }
_ZN3dlx4impl6CVTF2DERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1988|  14.5k|        {
 1989|  14.5k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 1990|  14.5k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 1991|       |
 1992|  14.5k|            const phi::f32 src_value = processor.FloatRegisterGetFloatValue(src_reg);
 1993|       |
 1994|  14.5k|            processor.FloatRegisterSetDoubleValue(dest_reg, src_value);
 1995|  14.5k|        }
_ZN3dlx4impl6CVTF2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1999|  24.2k|        {
 2000|  24.2k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2001|  24.2k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2002|       |
 2003|  24.2k|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2004|  24.2k|            const std::int32_t converted_value_int = static_cast<std::int32_t>(src_value);
 2005|  24.2k|            const float        converted_value_float =
 2006|  24.2k|                    *reinterpret_cast<const float*>(&converted_value_int);
 2007|       |
 2008|  24.2k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2009|  24.2k|        }
_ZN3dlx4impl6CVTD2FERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2013|  9.37k|        {
 2014|  9.37k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2015|  9.37k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2016|       |
 2017|  9.37k|            const double src_value       = processor.FloatRegisterGetDoubleValue(src_reg).unsafe();
 2018|  9.37k|            const float  converted_value = static_cast<float>(src_value);
 2019|       |
 2020|  9.37k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value);
 2021|  9.37k|        }
_ZN3dlx4impl6CVTD2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2025|  19.9k|        {
 2026|  19.9k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2027|  19.9k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2028|       |
 2029|  19.9k|            const double       src_value = processor.FloatRegisterGetDoubleValue(src_reg).unsafe();
 2030|  19.9k|            const std::int32_t converted_value_int = static_cast<std::int32_t>(src_value);
 2031|  19.9k|            const float        converted_value_float =
 2032|  19.9k|                    *reinterpret_cast<const float*>(&converted_value_int);
 2033|       |
 2034|  19.9k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2035|  19.9k|        }
_ZN3dlx4impl6CVTI2FERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2039|  18.4k|        {
 2040|  18.4k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2041|  18.4k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2042|       |
 2043|  18.4k|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2044|  18.4k|            const std::int32_t converted_value_int =
 2045|  18.4k|                    *reinterpret_cast<const std::int32_t*>(&src_value);
 2046|  18.4k|            const float converted_value_float = static_cast<float>(converted_value_int);
 2047|       |
 2048|  18.4k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2049|  18.4k|        }
_ZN3dlx4impl6CVTI2DERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2053|  11.7k|        {
 2054|  11.7k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2055|  11.7k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2056|       |
 2057|  11.7k|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2058|  11.7k|            const std::int32_t converted_value_int =
 2059|  11.7k|                    *reinterpret_cast<const std::int32_t*>(&src_value);
 2060|  11.7k|            const double converted_value_double = static_cast<double>(converted_value_int);
 2061|       |
 2062|  11.7k|            processor.FloatRegisterSetDoubleValue(dest_reg, converted_value_double);
 2063|  11.7k|        }
_ZN3dlx4impl4TRAPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2067|      1|        {
 2068|      1|            processor.Raise(Exception::Trap);
 2069|      1|        }
_ZN3dlx4impl4HALTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2073|      8|        {
 2074|      8|            processor.Raise(Exception::Halt);
 2075|      8|        }
_ZN3dlx4impl3NOPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2079|   194k|        {
 2080|       |            /* Do nothing */
 2081|   194k|        }
InstructionImplementation.cpp:_ZN3dlxL8AdditionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  169|   277k|    {
  170|   277k|        phi::i64 res = phi::i64(lhs) + rhs;
  171|       |
  172|   277k|        SafeWriteInteger(processor, dest_reg, res);
  173|   277k|    }
InstructionImplementation.cpp:_ZN3dlxL16SafeWriteIntegerERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIlEE:
  124|   413k|    {
  125|   413k|        static const constexpr phi::i64 min = phi::i32::limits_type::min();
  126|   413k|        static const constexpr phi::i64 max = phi::i32::limits_type::max();
  127|       |
  128|       |        // Check for underflow
  129|   413k|        if (value < min)
  ------------------
  |  Branch (129:13): [True: 20.8k, False: 392k]
  ------------------
  130|  20.8k|        {
  131|  20.8k|            processor.Raise(Exception::Underflow);
  132|       |
  133|  20.8k|            value = max + (value % (min - 1));
  134|  20.8k|        }
  135|       |        // Check for overflow
  136|   392k|        else if (value > max)
  ------------------
  |  Branch (136:18): [True: 19.3k, False: 373k]
  ------------------
  137|  19.3k|        {
  138|  19.3k|            processor.Raise(Exception::Overflow);
  139|       |
  140|  19.3k|            value = min + (value % (max + 1));
  141|  19.3k|        }
  142|       |
  143|   413k|        PHI_ASSERT(value >= min);
  144|   413k|        PHI_ASSERT(value <= max);
  145|       |
  146|   413k|        processor.IntRegisterSetSignedValue(dest_reg, static_cast<std::int32_t>(value.unsafe()));
  147|   413k|    }
InstructionImplementation.cpp:_ZN3dlxL8AdditionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  177|  62.5k|    {
  178|  62.5k|        phi::u64 res = phi::u64(lhs) + rhs;
  179|       |
  180|  62.5k|        SafeWriteInteger(processor, dest_reg, res);
  181|  62.5k|    }
InstructionImplementation.cpp:_ZN3dlxL16SafeWriteIntegerERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerImEE:
  151|   252k|    {
  152|   252k|        static constexpr const phi::u64 max = phi::u32::limits_type::max();
  153|       |
  154|       |        // Check for overflow
  155|   252k|        if (value > max)
  ------------------
  |  Branch (155:13): [True: 26.9k, False: 225k]
  ------------------
  156|  26.9k|        {
  157|  26.9k|            processor.Raise(Exception::Overflow);
  158|       |
  159|  26.9k|            value %= max + 1u;
  160|  26.9k|        }
  161|       |
  162|   252k|        PHI_ASSERT(value <= max);
  163|       |
  164|   252k|        processor.IntRegisterSetUnsignedValue(dest_reg, static_cast<std::uint32_t>(value.unsafe()));
  165|   252k|    }
InstructionImplementation.cpp:_ZN3dlxL11SubtractionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  185|  57.0k|    {
  186|  57.0k|        phi::i64 res = phi::i64(lhs) - rhs;
  187|       |
  188|  57.0k|        SafeWriteInteger(processor, dest_reg, res);
  189|  57.0k|    }
InstructionImplementation.cpp:_ZN3dlxL11SubtractionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  193|   120k|    {
  194|   120k|        constexpr phi::u32 max = phi::u32::limits_type::max();
  195|       |
  196|   120k|        if (lhs < rhs)
  ------------------
  |  Branch (196:13): [True: 27.8k, False: 92.5k]
  ------------------
  197|  27.8k|        {
  198|  27.8k|            processor.Raise(Exception::Underflow);
  199|       |
  200|  27.8k|            phi::u64 res = max - rhs + lhs + 1u;
  201|  27.8k|            SafeWriteInteger(processor, dest_reg, res);
  202|  27.8k|            return;
  203|  27.8k|        }
  204|       |
  205|  92.5k|        phi::u64 res = phi::u64(lhs) - rhs;
  206|       |
  207|  92.5k|        SafeWriteInteger(processor, dest_reg, res);
  208|  92.5k|    }
InstructionImplementation.cpp:_ZN3dlxL14MultiplicationERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  212|  74.6k|    {
  213|  74.6k|        phi::i64 res = phi::i64(lhs) * rhs;
  214|       |
  215|  74.6k|        SafeWriteInteger(processor, dest_reg, res);
  216|  74.6k|    }
InstructionImplementation.cpp:_ZN3dlxL14MultiplicationERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  220|  60.0k|    {
  221|  60.0k|        phi::u64 res = phi::u64(lhs) * rhs;
  222|       |
  223|  60.0k|        SafeWriteInteger(processor, dest_reg, res);
  224|  60.0k|    }
InstructionImplementation.cpp:_ZN3dlxL8DivisionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  228|  4.43k|    {
  229|  4.43k|        if (rhs == 0)
  ------------------
  |  Branch (229:13): [True: 2, False: 4.43k]
  ------------------
  230|      2|        {
  231|      2|            processor.Raise(Exception::DivideByZero);
  232|      2|            return;
  233|      2|        }
  234|       |
  235|  4.43k|        phi::i64 res = phi::i64(lhs) / rhs;
  236|       |
  237|  4.43k|        SafeWriteInteger(processor, dest_reg, res);
  238|  4.43k|    }
InstructionImplementation.cpp:_ZN3dlxL8DivisionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  242|  9.50k|    {
  243|  9.50k|        if (rhs == 0u)
  ------------------
  |  Branch (243:13): [True: 2, False: 9.50k]
  ------------------
  244|      2|        {
  245|      2|            processor.Raise(Exception::DivideByZero);
  246|      2|            return;
  247|      2|        }
  248|       |
  249|  9.50k|        phi::u64 res = phi::u64(lhs) / rhs;
  250|       |
  251|  9.50k|        SafeWriteInteger(processor, dest_reg, res);
  252|  9.50k|    }
InstructionImplementation.cpp:_ZN3dlxL9ShiftLeftERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  325|   199k|    {
  326|   199k|        if (shift > 31)
  ------------------
  |  Branch (326:13): [True: 7.68k, False: 191k]
  ------------------
  327|  7.68k|        {
  328|  7.68k|            processor.Raise(Exception::BadShift);
  329|       |
  330|       |            // Just set register to 0
  331|  7.68k|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  332|  7.68k|            return;
  333|  7.68k|        }
  334|       |
  335|       |        // Negative shifts are undefined behavior
  336|   191k|        if (shift < 0)
  ------------------
  |  Branch (336:13): [True: 17.8k, False: 173k]
  ------------------
  337|  17.8k|        {
  338|  17.8k|            processor.Raise(Exception::BadShift);
  339|  17.8k|            return;
  340|  17.8k|        }
  341|       |
  342|   173k|        phi::i32 new_value = base.unsafe() << shift.unsafe();
  343|       |
  344|   173k|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  345|   173k|    }
InstructionImplementation.cpp:_ZN3dlxL17ShiftRightLogicalERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  256|  93.9k|    {
  257|       |        // Prevent undefined behavior by shifting by more than 31
  258|  93.9k|        if (shift > 31)
  ------------------
  |  Branch (258:13): [True: 8.57k, False: 85.3k]
  ------------------
  259|  8.57k|        {
  260|  8.57k|            processor.Raise(Exception::BadShift);
  261|       |
  262|       |            // Just set register to 0
  263|  8.57k|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  264|  8.57k|            return;
  265|  8.57k|        }
  266|       |
  267|       |        // Do nothing when shifting by zero to prevent undefined behavior
  268|  85.3k|        if (shift == 0)
  ------------------
  |  Branch (268:13): [True: 54.2k, False: 31.1k]
  ------------------
  269|  54.2k|        {
  270|  54.2k|            processor.IntRegisterSetSignedValue(dest_reg, base);
  271|  54.2k|            return;
  272|  54.2k|        }
  273|       |
  274|       |        // Negative shifts are undefiend behavior
  275|  31.1k|        if (shift < 0)
  ------------------
  |  Branch (275:13): [True: 4.80k, False: 26.3k]
  ------------------
  276|  4.80k|        {
  277|  4.80k|            processor.Raise(Exception::BadShift);
  278|  4.80k|            return;
  279|  4.80k|        }
  280|       |
  281|  26.3k|        phi::i32 new_value = base.unsafe() >> shift.unsafe();
  282|       |
  283|  26.3k|        new_value = clear_top_n_bits(new_value.unsafe(), shift.unsafe());
  284|       |
  285|  26.3k|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  286|  26.3k|    }
InstructionImplementation.cpp:_ZN3dlxL16clear_top_n_bitsEii:
   29|  26.3k|    {
   30|  26.3k|        PHI_ASSERT(n > 0 && n < 32, "Would invoke undefined behavior");
   31|       |
   32|  26.3k|        return value & ~(-1 << (32 - n));
   33|  26.3k|    }
InstructionImplementation.cpp:_ZN3dlxL20ShiftRightArithmeticERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  290|  77.3k|    {
  291|       |        // Prevent undefined behavior by shifting by more than 31
  292|  77.3k|        if (shift > 31)
  ------------------
  |  Branch (292:13): [True: 6.76k, False: 70.5k]
  ------------------
  293|  6.76k|        {
  294|  6.76k|            processor.Raise(Exception::BadShift);
  295|       |
  296|       |            // Is negative ie. sign bit is set
  297|  6.76k|            if (base < 0)
  ------------------
  |  Branch (297:17): [True: 3.18k, False: 3.57k]
  ------------------
  298|  3.18k|            {
  299|       |                // Set every byte to 1
  300|  3.18k|                processor.IntRegisterSetSignedValue(dest_reg, ~0);
  301|  3.18k|            }
  302|  3.57k|            else
  303|  3.57k|            {
  304|       |                // Set every byte to 0
  305|  3.57k|                processor.IntRegisterSetSignedValue(dest_reg, 0);
  306|  3.57k|            }
  307|  6.76k|            return;
  308|  6.76k|        }
  309|       |
  310|       |        // Negative shifts are undefined behavior
  311|  70.5k|        if (shift < 0)
  ------------------
  |  Branch (311:13): [True: 16.2k, False: 54.2k]
  ------------------
  312|  16.2k|        {
  313|  16.2k|            processor.Raise(Exception::BadShift);
  314|  16.2k|            return;
  315|  16.2k|        }
  316|       |
  317|  54.2k|        phi::i32 new_value = base.unsafe() >> shift.unsafe();
  318|       |
  319|  54.2k|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  320|  54.2k|    }
InstructionImplementation.cpp:_ZN3dlxL11JumpToLabelERNS_9ProcessorENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEE:
   38|  1.01M|    {
   39|       |        // Lookup the label
   40|  1.01M|        const phi::observer_ptr<ParsedProgram> program = processor.GetCurrentProgramm();
   41|  1.01M|        PHI_ASSERT(program != nullptr);
   42|  1.01M|        PHI_ASSERT(!label_name.empty(), "Can't jump to empty label");
   43|       |
   44|  1.01M|        if (program->m_JumpData.find(label_name) == program->m_JumpData.end())
  ------------------
  |  Branch (44:13): [True: 45, False: 1.01M]
  ------------------
   45|     45|        {
   46|     45|            DLX_ERROR("Unable to find jump label {}", label_name);
  ------------------
  |  |    9|     45|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   47|     45|            processor.Raise(Exception::UnknownLabel);
   48|     45|            return;
   49|     45|        }
   50|       |
   51|  1.01M|        const std::uint32_t jump_point = program->m_JumpData.at(label_name);
   52|  1.01M|        PHI_ASSERT(jump_point < program->m_Instructions.size(), "Jump point out of bounds");
   53|       |
   54|       |        // Set program counter
   55|  1.01M|        processor.SetNextProgramCounter(jump_point);
   56|  1.01M|    }
InstructionImplementation.cpp:_ZN3dlxL14JumpToRegisterERNS_9ProcessorENS_13IntRegisterIDE:
   59|   433k|    {
   60|   433k|        phi::u32 address = processor.IntRegisterGetUnsignedValue(reg_id);
   61|       |
   62|   433k|        phi::u32 max_address =
   63|   433k|                static_cast<std::uint32_t>(processor.GetCurrentProgramm()->m_Instructions.size());
   64|   433k|        if (address >= max_address)
  ------------------
  |  Branch (64:13): [True: 10, False: 433k]
  ------------------
   65|     10|        {
   66|     10|            processor.Raise(Exception::AddressOutOfBounds);
   67|     10|            return;
   68|     10|        }
   69|       |
   70|   433k|        processor.SetNextProgramCounter(address.unsafe());
   71|   433k|    }
InstructionImplementation.cpp:_ZN3dlxL19GetLoadStoreAddressERNS_9ProcessorENS_19InstructionArgumentE:
  100|      8|    {
  101|      8|        if (argument.GetType() == ArgumentType::ImmediateInteger)
  ------------------
  |  Branch (101:13): [True: 8, False: 0]
  ------------------
  102|      8|        {
  103|      8|            const auto& imm_value = argument.AsImmediateValue();
  104|       |
  105|      8|            if (imm_value.signed_value < 0)
  ------------------
  |  Branch (105:17): [True: 0, False: 8]
  ------------------
  106|      0|            {
  107|      0|                return {};
  108|      0|            }
  109|       |
  110|      8|            return imm_value.signed_value;
  111|      8|        }
  112|       |
  113|      0|        PHI_ASSERT(argument.GetType() == ArgumentType::AddressDisplacement);
  114|       |
  115|      0|        const auto& adr_displacement = argument.AsAddressDisplacement();
  116|      0|        return CalculateDisplacementAddress(processor, adr_displacement);
  117|      8|    }

_ZNK3dlx15InstructionInfo7ExecuteERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
   11|  4.81M|    {
   12|  4.81M|        PHI_ASSERT(m_Executor, "No execution function defined");
   13|       |
   14|       |        // Make sure non arguments are marked as unknown
   15|  4.81M|        PHI_ASSERT(arg1.GetType() != ArgumentType::Unknown, "Arg1 type is unknown");
   16|  4.81M|        PHI_ASSERT(arg2.GetType() != ArgumentType::Unknown, "Arg2 type is unknown");
   17|  4.81M|        PHI_ASSERT(arg3.GetType() != ArgumentType::Unknown, "Arg3 type is unknown");
   18|       |
   19|       |        // Make sure argument types match
   20|  4.81M|        PHI_ASSERT(ArgumentTypeIncludes(arg1.GetType(), m_Arg1Type),
   21|  4.81M|                   "Unexpected argument type for arg1");
   22|  4.81M|        PHI_ASSERT(ArgumentTypeIncludes(arg2.GetType(), m_Arg2Type),
   23|  4.81M|                   "Unexpected argument type for arg2");
   24|  4.81M|        PHI_ASSERT(ArgumentTypeIncludes(arg3.GetType(), m_Arg3Type),
   25|  4.81M|                   "Unexpected argument type for arg3");
   26|       |
   27|       |        // Execute the instruction using the specified executor
   28|  4.81M|        m_Executor(processor, arg1, arg2, arg3);
   29|  4.81M|    }

_ZN3dlx20LookUpIntructionInfoENS_6OpCodeE:
  452|  33.1k|    {
  453|  33.1k|        return instruction_table.at(static_cast<std::size_t>(instruction));
  454|  33.1k|    }

_ZN3dlx11IntRegisterC2Ev:
   13|     32|    {}
_ZN3dlx11IntRegister14SetSignedValueEN3phi7integerIiEE:
   16|  1.31M|    {
   17|  1.31M|        m_ValueSigned = val;
   18|  1.31M|    }
_ZN3dlx11IntRegister16SetUnsignedValueEN3phi7integerIjEE:
   21|   939k|    {
   22|   939k|        m_ValueUnsigned = val;
   23|   939k|    }
_ZNK3dlx11IntRegister14GetSignedValueEv:
   26|  2.45M|    {
   27|  2.45M|        return m_ValueSigned;
   28|  2.45M|    }
_ZNK3dlx11IntRegister16GetUnsignedValueEv:
   31|  1.48M|    {
   32|  1.48M|        return m_ValueUnsigned;
   33|  1.48M|    }
_ZNK3dlx11IntRegister10IsReadOnlyEv:
   36|  2.72M|    {
   37|  2.72M|        return m_IsReadOnly;
   38|  2.72M|    }
_ZN3dlx11IntRegister11SetReadOnlyEN3phi7booleanE:
   41|      1|    {
   42|      1|        m_IsReadOnly = read_only;
   43|      1|    }

_ZN3dlx11MemoryBlockC2EN3phi7integerImEES3_:
   16|      1|    {
   17|      1|        m_Values.resize(starting_size.unsafe());
   18|      1|    }
_ZNK3dlx11MemoryBlock8LoadByteEN3phi7integerImEE:
   21|      1|    {
   22|      1|        if (!IsAddressValid(address, 1u))
  ------------------
  |  Branch (22:13): [True: 1, False: 0]
  ------------------
   23|      1|        {
   24|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   25|      1|            return {};
   26|      1|        }
   27|       |
   28|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   29|       |
   30|      0|        return m_Values[raw_address].signed_value;
   31|      1|    }
_ZNK3dlx11MemoryBlock16LoadUnsignedByteEN3phi7integerImEE:
   34|      1|    {
   35|      1|        if (!IsAddressValid(address, 1u))
  ------------------
  |  Branch (35:13): [True: 1, False: 0]
  ------------------
   36|      1|        {
   37|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   38|      1|            return {};
   39|      1|        }
   40|       |
   41|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   42|      0|        return m_Values[raw_address].unsigned_value;
   43|      1|    }
_ZNK3dlx11MemoryBlock12LoadHalfWordEN3phi7integerImEE:
   46|      1|    {
   47|      1|        if (!IsAddressValid(address, 2u))
  ------------------
  |  Branch (47:13): [True: 1, False: 0]
  ------------------
   48|      1|        {
   49|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   50|      1|            return {};
   51|      1|        }
   52|       |
   53|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   54|       |
   55|      0|        if (!IsAddressAlignedCorrectly(raw_address, 2u))
  ------------------
  |  Branch (55:13): [True: 0, False: 0]
  ------------------
   56|      0|        {
   57|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   58|      0|            return {};
   59|      0|        }
   60|       |
   61|      0|        return *reinterpret_cast<const std::int16_t*>(&m_Values[raw_address].signed_value);
   62|      0|    }
_ZNK3dlx11MemoryBlock20LoadUnsignedHalfWordEN3phi7integerImEE:
   65|      1|    {
   66|      1|        if (!IsAddressValid(address, 2u))
  ------------------
  |  Branch (66:13): [True: 1, False: 0]
  ------------------
   67|      1|        {
   68|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   69|      1|            return {};
   70|      1|        }
   71|       |
   72|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   73|       |
   74|      0|        if (!IsAddressAlignedCorrectly(raw_address, 2u))
  ------------------
  |  Branch (74:13): [True: 0, False: 0]
  ------------------
   75|      0|        {
   76|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   77|      0|            return {};
   78|      0|        }
   79|       |
   80|      0|        return *reinterpret_cast<const std::uint16_t*>(&m_Values[raw_address].unsigned_value);
   81|      0|    }
_ZNK3dlx11MemoryBlock8LoadWordEN3phi7integerImEE:
   84|      1|    {
   85|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (85:13): [True: 1, False: 0]
  ------------------
   86|      1|        {
   87|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   88|      1|            return {};
   89|      1|        }
   90|       |
   91|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
   92|       |
   93|      0|        if (!IsAddressAlignedCorrectly(raw_address, 4u))
  ------------------
  |  Branch (93:13): [True: 0, False: 0]
  ------------------
   94|      0|        {
   95|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   96|      0|            return {};
   97|      0|        }
   98|       |
   99|      0|        return *reinterpret_cast<const std::int32_t*>(&m_Values[raw_address].signed_value);
  100|      0|    }
_ZNK3dlx11MemoryBlock16LoadUnsignedWordEN3phi7integerImEE:
  103|      1|    {
  104|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (104:13): [True: 1, False: 0]
  ------------------
  105|      1|        {
  106|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  107|      1|            return {};
  108|      1|        }
  109|       |
  110|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
  111|       |
  112|      0|        if (!IsAddressAlignedCorrectly(raw_address, 4u))
  ------------------
  |  Branch (112:13): [True: 0, False: 0]
  ------------------
  113|      0|        {
  114|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  115|      0|            return {};
  116|      0|        }
  117|       |
  118|      0|        return *reinterpret_cast<const std::uint32_t*>(&m_Values[raw_address].unsigned_value);
  119|      0|    }
_ZNK3dlx11MemoryBlock9LoadFloatEN3phi7integerImEE:
  122|      1|    {
  123|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (123:13): [True: 1, False: 0]
  ------------------
  124|      1|        {
  125|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  126|      1|            return {};
  127|      1|        }
  128|       |
  129|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
  130|       |
  131|      0|        if (!IsAddressAlignedCorrectly(raw_address, sizeof(phi::f32)))
  ------------------
  |  Branch (131:13): [True: 0, False: 0]
  ------------------
  132|      0|        {
  133|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  134|      0|            return {};
  135|      0|        }
  136|       |
  137|      0|        return *reinterpret_cast<const float*>(&m_Values[raw_address].signed_value);
  138|      0|    }
_ZNK3dlx11MemoryBlock10LoadDoubleEN3phi7integerImEE:
  141|      1|    {
  142|      1|        if (!IsAddressValid(address, 8u))
  ------------------
  |  Branch (142:13): [True: 1, False: 0]
  ------------------
  143|      1|        {
  144|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  145|      1|            return {};
  146|      1|        }
  147|       |
  148|      0|        const phi::size_t raw_address = (address - m_StartingAddress).unsafe();
  149|       |
  150|      0|        if (!IsAddressAlignedCorrectly(raw_address, sizeof(phi::f64)))
  ------------------
  |  Branch (150:13): [True: 0, False: 0]
  ------------------
  151|      0|        {
  152|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  153|      0|            return {};
  154|      0|        }
  155|       |
  156|      0|        return *reinterpret_cast<const double*>(&m_Values[(raw_address)].signed_value);
  157|      0|    }
_ZNK3dlx11MemoryBlock14IsAddressValidEN3phi7integerImEES3_:
  268|      8|    {
  269|       |        // Cannot access anything before the starting address
  270|      8|        if (address < m_StartingAddress)
  ------------------
  |  Branch (270:13): [True: 8, False: 0]
  ------------------
  271|      8|        {
  272|      8|            return false;
  273|      8|        }
  274|       |
  275|       |        // Check if addres + size will overflow
  276|      0|        if (phi::detail::will_addition_error(phi::detail::arithmetic_tag_for<phi::size_t>{},
  ------------------
  |  Branch (276:13): [True: 0, False: 0]
  ------------------
  277|      0|                                             address.unsafe(), size.unsafe()))
  278|      0|        {
  279|      0|            return false;
  280|      0|        }
  281|       |
  282|       |        // Check if m_StartingAddress + m_Values.size() will overflow
  283|      0|        if (phi::detail::will_addition_error(phi::detail::arithmetic_tag_for<phi::size_t>{},
  ------------------
  |  Branch (283:13): [True: 0, False: 0]
  ------------------
  284|      0|                                             m_StartingAddress.unsafe(), m_Values.size()))
  285|      0|        {
  286|      0|            return false;
  287|      0|        }
  288|       |
  289|       |        // Check if address is out of bounds
  290|      0|        if ((address + size) > (m_StartingAddress + m_Values.size()))
  ------------------
  |  Branch (290:13): [True: 0, False: 0]
  ------------------
  291|      0|        {
  292|      0|            return false;
  293|      0|        }
  294|       |
  295|       |        // Otherwise this is a valid address
  296|      0|        return true;
  297|      0|    }
_ZN3dlx11MemoryBlock5ClearEv:
  306|  4.36k|    {
  307|  4.36k|        for (auto& val : m_Values)
  ------------------
  |  Branch (307:24): [True: 4.36M, False: 4.36k]
  ------------------
  308|  4.36M|        {
  309|  4.36M|            val.signed_value = 0;
  310|  4.36M|        }
  311|  4.36k|    }

_ZN3dlx14StringToOpCodeENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   23|   136k|    {
   24|   136k|        switch (token.length())
   25|   136k|        {
   26|       |            // 1 character OpCodes
   27|  6.16k|            case 1: {
  ------------------
  |  Branch (27:13): [True: 6.16k, False: 129k]
  ------------------
   28|  6.16k|                char c1 = token[0];
   29|  6.16k|                if (ice(c1, 'J'))
  ------------------
  |  Branch (29:21): [True: 2.81k, False: 3.35k]
  ------------------
   30|  2.81k|                {
   31|  2.81k|                    return OpCode::J;
   32|  2.81k|                }
   33|  3.35k|                break;
   34|  6.16k|            }
   35|       |
   36|       |            // 2 character OpCodes
   37|  9.80k|            case 2: {
  ------------------
  |  Branch (37:13): [True: 9.80k, False: 126k]
  ------------------
   38|  9.80k|                char c1 = token[0];
   39|  9.80k|                char c2 = token[1];
   40|       |
   41|  9.80k|                switch (c1)
  ------------------
  |  Branch (41:25): [True: 4.23k, False: 5.57k]
  ------------------
   42|  9.80k|                {
   43|    176|                    case 'J':
  ------------------
  |  Branch (43:21): [True: 176, False: 9.62k]
  ------------------
   44|    332|                    case 'j':
  ------------------
  |  Branch (44:21): [True: 156, False: 9.64k]
  ------------------
   45|    332|                        if (ice(c2, 'R'))
  ------------------
  |  Branch (45:29): [True: 144, False: 188]
  ------------------
   46|    144|                        {
   47|    144|                            return OpCode::JR;
   48|    144|                        }
   49|    188|                        break;
   50|       |
   51|  1.83k|                    case 'L':
  ------------------
  |  Branch (51:21): [True: 1.83k, False: 7.97k]
  ------------------
   52|  2.05k|                    case 'l':
  ------------------
  |  Branch (52:21): [True: 227, False: 9.57k]
  ------------------
   53|  2.05k|                        switch (c2)
  ------------------
  |  Branch (53:33): [True: 78, False: 1.98k]
  ------------------
   54|  2.05k|                        {
   55|     69|                            case 'B':
  ------------------
  |  Branch (55:29): [True: 69, False: 1.98k]
  ------------------
   56|    146|                            case 'b':
  ------------------
  |  Branch (56:29): [True: 77, False: 1.98k]
  ------------------
   57|    146|                                return OpCode::LB;
   58|    136|                            case 'D':
  ------------------
  |  Branch (58:29): [True: 136, False: 1.92k]
  ------------------
   59|    202|                            case 'd':
  ------------------
  |  Branch (59:29): [True: 66, False: 1.99k]
  ------------------
   60|    202|                                return OpCode::LD;
   61|     71|                            case 'F':
  ------------------
  |  Branch (61:29): [True: 71, False: 1.98k]
  ------------------
   62|    141|                            case 'f':
  ------------------
  |  Branch (62:29): [True: 70, False: 1.98k]
  ------------------
   63|    141|                                return OpCode::LF;
   64|     71|                            case 'H':
  ------------------
  |  Branch (64:29): [True: 71, False: 1.98k]
  ------------------
   65|    166|                            case 'h':
  ------------------
  |  Branch (65:29): [True: 95, False: 1.96k]
  ------------------
   66|    166|                                return OpCode::LH;
   67|  1.25k|                            case 'W':
  ------------------
  |  Branch (67:29): [True: 1.25k, False: 799]
  ------------------
   68|  1.32k|                            case 'w':
  ------------------
  |  Branch (68:29): [True: 66, False: 1.99k]
  ------------------
   69|  1.32k|                                return OpCode::LW;
   70|  2.05k|                        }
   71|     78|                        break;
   72|     78|                    case 'O':
  ------------------
  |  Branch (72:21): [True: 78, False: 9.72k]
  ------------------
   73|    975|                    case 'o':
  ------------------
  |  Branch (73:21): [True: 897, False: 8.90k]
  ------------------
   74|    975|                        if (ice(c2, 'R'))
  ------------------
  |  Branch (74:29): [True: 162, False: 813]
  ------------------
   75|    162|                        {
   76|    162|                            return OpCode::OR;
   77|    162|                        }
   78|    813|                        break;
   79|  1.81k|                    case 'S':
  ------------------
  |  Branch (79:21): [True: 1.81k, False: 7.98k]
  ------------------
   80|  2.20k|                    case 's':
  ------------------
  |  Branch (80:21): [True: 390, False: 9.41k]
  ------------------
   81|  2.20k|                        switch (c2)
  ------------------
  |  Branch (81:33): [True: 85, False: 2.12k]
  ------------------
   82|  2.20k|                        {
   83|    196|                            case 'B':
  ------------------
  |  Branch (83:29): [True: 196, False: 2.01k]
  ------------------
   84|    263|                            case 'b':
  ------------------
  |  Branch (84:29): [True: 67, False: 2.13k]
  ------------------
   85|    263|                                return OpCode::SB;
   86|     73|                            case 'D':
  ------------------
  |  Branch (86:29): [True: 73, False: 2.13k]
  ------------------
   87|    217|                            case 'd':
  ------------------
  |  Branch (87:29): [True: 144, False: 2.06k]
  ------------------
   88|    217|                                return OpCode::SD;
   89|  1.25k|                            case 'F':
  ------------------
  |  Branch (89:29): [True: 1.25k, False: 947]
  ------------------
   90|  1.32k|                            case 'f':
  ------------------
  |  Branch (90:29): [True: 66, False: 2.14k]
  ------------------
   91|  1.32k|                                return OpCode::SF;
   92|     69|                            case 'H':
  ------------------
  |  Branch (92:29): [True: 69, False: 2.13k]
  ------------------
   93|    181|                            case 'h':
  ------------------
  |  Branch (93:29): [True: 112, False: 2.09k]
  ------------------
   94|    181|                                return OpCode::SH;
   95|     69|                            case 'w':
  ------------------
  |  Branch (95:29): [True: 69, False: 2.13k]
  ------------------
   96|    135|                            case 'W':
  ------------------
  |  Branch (96:29): [True: 66, False: 2.14k]
  ------------------
   97|    135|                                return OpCode::SW;
   98|  2.20k|                        }
   99|     85|                        break;
  100|  9.80k|                }
  101|  5.39k|                break;
  102|  9.80k|            }
  103|       |
  104|       |            // 3 character OpCodes
  105|  55.0k|            case 3: {
  ------------------
  |  Branch (105:13): [True: 55.0k, False: 81.0k]
  ------------------
  106|  55.0k|                char c1 = token[0];
  107|  55.0k|                char c2 = token[1];
  108|  55.0k|                char c3 = token[2];
  109|       |
  110|  55.0k|                switch (c1)
  ------------------
  |  Branch (110:25): [True: 5.90k, False: 49.1k]
  ------------------
  111|  55.0k|                {
  112|  18.6k|                    case 'A':
  ------------------
  |  Branch (112:21): [True: 18.6k, False: 36.4k]
  ------------------
  113|  18.7k|                    case 'a':
  ------------------
  |  Branch (113:21): [True: 101, False: 54.9k]
  ------------------
  114|  18.7k|                        if (ice(c2, 'D') && ice(c3, 'D'))
  ------------------
  |  Branch (114:29): [True: 18.5k, False: 229]
  |  Branch (114:29): [True: 18.4k, False: 336]
  |  Branch (114:45): [True: 18.4k, False: 107]
  ------------------
  115|  18.4k|                        {
  116|  18.4k|                            return OpCode::ADD;
  117|  18.4k|                        }
  118|    336|                        else if (ice(c2, 'N') && ice(c3, 'D'))
  ------------------
  |  Branch (118:34): [True: 214, False: 122]
  |  Branch (118:34): [True: 148, False: 188]
  |  Branch (118:50): [True: 148, False: 66]
  ------------------
  119|    148|                        {
  120|    148|                            return OpCode::AND;
  121|    148|                        }
  122|    188|                        break;
  123|       |
  124|    188|                    case 'D':
  ------------------
  |  Branch (124:21): [True: 146, False: 54.9k]
  ------------------
  125|    292|                    case 'd':
  ------------------
  |  Branch (125:21): [True: 146, False: 54.9k]
  ------------------
  126|    292|                        if (ice(c2, 'I') && ice(c3, 'V'))
  ------------------
  |  Branch (126:29): [True: 218, False: 74]
  |  Branch (126:29): [True: 152, False: 140]
  |  Branch (126:45): [True: 152, False: 66]
  ------------------
  127|    152|                        {
  128|    152|                            return OpCode::DIV;
  129|    152|                        }
  130|    140|                        break;
  131|       |
  132|  1.07k|                    case 'E':
  ------------------
  |  Branch (132:21): [True: 1.07k, False: 54.0k]
  ------------------
  133|  1.16k|                    case 'e':
  ------------------
  |  Branch (133:21): [True: 91, False: 54.9k]
  ------------------
  134|  1.16k|                        if (ice(c2, 'Q'))
  ------------------
  |  Branch (134:29): [True: 1.08k, False: 80]
  ------------------
  135|  1.08k|                        {
  136|  1.08k|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (136:33): [True: 145, False: 936]
  ------------------
  137|    145|                            {
  138|    145|                                return OpCode::EQD;
  139|    145|                            }
  140|    936|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (140:38): [True: 870, False: 66]
  ------------------
  141|    870|                            {
  142|    870|                                return OpCode::EQF;
  143|    870|                            }
  144|  1.08k|                        }
  145|    146|                        break;
  146|       |
  147|  2.62k|                    case 'G':
  ------------------
  |  Branch (147:21): [True: 2.62k, False: 52.4k]
  ------------------
  148|  3.08k|                    case 'g':
  ------------------
  |  Branch (148:21): [True: 459, False: 54.6k]
  ------------------
  149|  3.08k|                        if (ice(c2, 'E'))
  ------------------
  |  Branch (149:29): [True: 377, False: 2.70k]
  ------------------
  150|    377|                        {
  151|    377|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (151:33): [True: 166, False: 211]
  ------------------
  152|    166|                            {
  153|    166|                                return OpCode::GED;
  154|    166|                            }
  155|    211|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (155:38): [True: 145, False: 66]
  ------------------
  156|    145|                            {
  157|    145|                                return OpCode::GEF;
  158|    145|                            }
  159|    377|                        }
  160|  2.70k|                        else if (ice(c2, 'T'))
  ------------------
  |  Branch (160:34): [True: 2.63k, False: 71]
  ------------------
  161|  2.63k|                        {
  162|  2.63k|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (162:33): [True: 2.01k, False: 626]
  ------------------
  163|  2.01k|                            {
  164|  2.01k|                                return OpCode::GTD;
  165|  2.01k|                            }
  166|    626|                            if (ice(c3, 'F'))
  ------------------
  |  Branch (166:33): [True: 560, False: 66]
  ------------------
  167|    560|                            {
  168|    560|                                return OpCode::GTF;
  169|    560|                            }
  170|    626|                        }
  171|    203|                        break;
  172|       |
  173|  1.05k|                    case 'J':
  ------------------
  |  Branch (173:21): [True: 1.05k, False: 54.0k]
  ------------------
  174|  1.66k|                    case 'j':
  ------------------
  |  Branch (174:21): [True: 601, False: 54.4k]
  ------------------
  175|  1.66k|                        if (ice(c2, 'A') && ice(c3, 'L'))
  ------------------
  |  Branch (175:29): [True: 1.59k, False: 66]
  |  Branch (175:29): [True: 1.14k, False: 516]
  |  Branch (175:45): [True: 1.14k, False: 450]
  ------------------
  176|  1.14k|                        {
  177|  1.14k|                            return OpCode::JAL;
  178|  1.14k|                        }
  179|    516|                        break;
  180|       |
  181|  3.92k|                    case 'L':
  ------------------
  |  Branch (181:21): [True: 3.92k, False: 51.1k]
  ------------------
  182|  5.76k|                    case 'l':
  ------------------
  |  Branch (182:21): [True: 1.84k, False: 53.2k]
  ------------------
  183|  5.76k|                        switch (c2)
  ------------------
  |  Branch (183:33): [True: 408, False: 5.35k]
  ------------------
  184|  5.76k|                        {
  185|     75|                            case 'B':
  ------------------
  |  Branch (185:29): [True: 75, False: 5.69k]
  ------------------
  186|  1.07k|                            case 'b':
  ------------------
  |  Branch (186:29): [True: 998, False: 4.76k]
  ------------------
  187|  1.07k|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (187:37): [True: 500, False: 573]
  ------------------
  188|    500|                                {
  189|    500|                                    return OpCode::LBU;
  190|    500|                                }
  191|    573|                                break;
  192|       |
  193|    810|                            case 'E':
  ------------------
  |  Branch (193:29): [True: 810, False: 4.95k]
  ------------------
  194|  1.74k|                            case 'e':
  ------------------
  |  Branch (194:29): [True: 938, False: 4.82k]
  ------------------
  195|  1.74k|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (195:37): [True: 741, False: 1.00k]
  ------------------
  196|    741|                                {
  197|    741|                                    return OpCode::LED;
  198|    741|                                }
  199|  1.00k|                                else if (ice(c3, 'F'))
  ------------------
  |  Branch (199:42): [True: 300, False: 707]
  ------------------
  200|    300|                                {
  201|    300|                                    return OpCode::LEF;
  202|    300|                                }
  203|    707|                                break;
  204|       |
  205|  1.49k|                            case 'H':
  ------------------
  |  Branch (205:29): [True: 1.49k, False: 4.27k]
  ------------------
  206|  1.89k|                            case 'h':
  ------------------
  |  Branch (206:29): [True: 406, False: 5.35k]
  ------------------
  207|  1.89k|                                if (ice(c3, 'I'))
  ------------------
  |  Branch (207:37): [True: 653, False: 1.24k]
  ------------------
  208|    653|                                {
  209|    653|                                    return OpCode::LHI;
  210|    653|                                }
  211|  1.24k|                                else if (ice(c3, 'U'))
  ------------------
  |  Branch (211:42): [True: 924, False: 322]
  ------------------
  212|    924|                                {
  213|    924|                                    return OpCode::LHU;
  214|    924|                                }
  215|    322|                                break;
  216|       |
  217|    369|                            case 'T':
  ------------------
  |  Branch (217:29): [True: 369, False: 5.39k]
  ------------------
  218|    470|                            case 't':
  ------------------
  |  Branch (218:29): [True: 101, False: 5.66k]
  ------------------
  219|    470|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (219:37): [True: 227, False: 243]
  ------------------
  220|    227|                                {
  221|    227|                                    return OpCode::LTD;
  222|    227|                                }
  223|    243|                                else if (ice(c3, 'F'))
  ------------------
  |  Branch (223:42): [True: 145, False: 98]
  ------------------
  224|    145|                                {
  225|    145|                                    return OpCode::LTF;
  226|    145|                                }
  227|     98|                                break;
  228|       |
  229|     98|                            case 'W':
  ------------------
  |  Branch (229:29): [True: 70, False: 5.69k]
  ------------------
  230|    167|                            case 'w':
  ------------------
  |  Branch (230:29): [True: 97, False: 5.66k]
  ------------------
  231|    167|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (231:37): [True: 133, False: 34]
  ------------------
  232|    133|                                {
  233|    133|                                    return OpCode::LWU;
  234|    133|                                }
  235|     34|                                break;
  236|  5.76k|                        }
  237|  2.14k|                        break;
  238|       |
  239|  3.31k|                    case 'N':
  ------------------
  |  Branch (239:21): [True: 3.31k, False: 51.7k]
  ------------------
  240|  3.53k|                    case 'n':
  ------------------
  |  Branch (240:21): [True: 226, False: 54.8k]
  ------------------
  241|  3.53k|                        if (ice(c2, 'E'))
  ------------------
  |  Branch (241:29): [True: 375, False: 3.16k]
  ------------------
  242|    375|                        {
  243|    375|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (243:33): [True: 149, False: 226]
  ------------------
  244|    149|                            {
  245|    149|                                return OpCode::NED;
  246|    149|                            }
  247|    226|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (247:38): [True: 160, False: 66]
  ------------------
  248|    160|                            {
  249|    160|                                return OpCode::NEF;
  250|    160|                            }
  251|    375|                        }
  252|  3.16k|                        else if (ice(c2, 'O') && ice(c3, 'P'))
  ------------------
  |  Branch (252:34): [True: 2.95k, False: 203]
  |  Branch (252:34): [True: 2.15k, False: 1.00k]
  |  Branch (252:50): [True: 2.15k, False: 802]
  ------------------
  253|  2.15k|                        {
  254|  2.15k|                            return OpCode::NOP;
  255|  2.15k|                        }
  256|       |
  257|  1.07k|                        break;
  258|       |
  259|  1.07k|                    case 'O':
  ------------------
  |  Branch (259:21): [True: 82, False: 54.9k]
  ------------------
  260|  1.88k|                    case 'o':
  ------------------
  |  Branch (260:21): [True: 1.80k, False: 53.2k]
  ------------------
  261|  1.88k|                        if (ice(c2, 'R') && ice(c3, 'I'))
  ------------------
  |  Branch (261:29): [True: 1.47k, False: 416]
  |  Branch (261:29): [True: 810, False: 1.07k]
  |  Branch (261:45): [True: 810, False: 663]
  ------------------
  262|    810|                        {
  263|    810|                            return OpCode::ORI;
  264|    810|                        }
  265|  1.07k|                        break;
  266|       |
  267|  11.8k|                    case 'S':
  ------------------
  |  Branch (267:21): [True: 11.8k, False: 43.1k]
  ------------------
  268|  12.5k|                    case 's':
  ------------------
  |  Branch (268:21): [True: 717, False: 54.3k]
  ------------------
  269|  12.5k|                        switch (c2)
  ------------------
  |  Branch (269:33): [True: 105, False: 12.4k]
  ------------------
  270|  12.5k|                        {
  271|     71|                            case 'B':
  ------------------
  |  Branch (271:29): [True: 71, False: 12.5k]
  ------------------
  272|    204|                            case 'b':
  ------------------
  |  Branch (272:29): [True: 133, False: 12.4k]
  ------------------
  273|    204|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (273:37): [True: 137, False: 67]
  ------------------
  274|    137|                                {
  275|    137|                                    return OpCode::SBU;
  276|    137|                                }
  277|     67|                                break;
  278|       |
  279|     87|                            case 'E':
  ------------------
  |  Branch (279:29): [True: 87, False: 12.5k]
  ------------------
  280|    219|                            case 'e':
  ------------------
  |  Branch (280:29): [True: 132, False: 12.4k]
  ------------------
  281|    219|                                if (ice(c3, 'Q'))
  ------------------
  |  Branch (281:37): [True: 153, False: 66]
  ------------------
  282|    153|                                {
  283|    153|                                    return OpCode::SEQ;
  284|    153|                                }
  285|     66|                                break;
  286|       |
  287|  3.16k|                            case 'G':
  ------------------
  |  Branch (287:29): [True: 3.16k, False: 9.43k]
  ------------------
  288|  4.19k|                            case 'g':
  ------------------
  |  Branch (288:29): [True: 1.03k, False: 11.5k]
  ------------------
  289|  4.19k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (289:37): [True: 2.43k, False: 1.76k]
  ------------------
  290|  2.43k|                                {
  291|  2.43k|                                    return OpCode::SGE;
  292|  2.43k|                                }
  293|  1.76k|                                else if (ice(c3, 'T'))
  ------------------
  |  Branch (293:42): [True: 797, False: 963]
  ------------------
  294|    797|                                {
  295|    797|                                    return OpCode::SGT;
  296|    797|                                }
  297|    963|                                break;
  298|       |
  299|    963|                            case 'H':
  ------------------
  |  Branch (299:29): [True: 323, False: 12.2k]
  ------------------
  300|    457|                            case 'h':
  ------------------
  |  Branch (300:29): [True: 134, False: 12.4k]
  ------------------
  301|    457|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (301:37): [True: 388, False: 69]
  ------------------
  302|    388|                                {
  303|    388|                                    return OpCode::SHU;
  304|    388|                                }
  305|     69|                                break;
  306|       |
  307|  1.83k|                            case 'L':
  ------------------
  |  Branch (307:29): [True: 1.83k, False: 10.7k]
  ------------------
  308|  2.15k|                            case 'l':
  ------------------
  |  Branch (308:29): [True: 323, False: 12.2k]
  ------------------
  309|  2.15k|                                switch (c3)
  ------------------
  |  Branch (309:41): [True: 67, False: 2.09k]
  ------------------
  310|  2.15k|                                {
  311|    779|                                    case 'A':
  ------------------
  |  Branch (311:37): [True: 779, False: 1.37k]
  ------------------
  312|    845|                                    case 'a':
  ------------------
  |  Branch (312:37): [True: 66, False: 2.09k]
  ------------------
  313|    845|                                        return OpCode::SLA;
  314|       |
  315|    455|                                    case 'E':
  ------------------
  |  Branch (315:37): [True: 455, False: 1.70k]
  ------------------
  316|    521|                                    case 'e':
  ------------------
  |  Branch (316:37): [True: 66, False: 2.09k]
  ------------------
  317|    521|                                        return OpCode::SLE;
  318|       |
  319|    401|                                    case 'L':
  ------------------
  |  Branch (319:37): [True: 401, False: 1.75k]
  ------------------
  320|    467|                                    case 'l':
  ------------------
  |  Branch (320:37): [True: 66, False: 2.09k]
  ------------------
  321|    467|                                        return OpCode::SLL;
  322|       |
  323|    133|                                    case 'T':
  ------------------
  |  Branch (323:37): [True: 133, False: 2.02k]
  ------------------
  324|    258|                                    case 't':
  ------------------
  |  Branch (324:37): [True: 125, False: 2.03k]
  ------------------
  325|    258|                                        return OpCode::SLT;
  326|  2.15k|                                }
  327|     67|                                break;
  328|       |
  329|  2.00k|                            case 'N':
  ------------------
  |  Branch (329:29): [True: 2.00k, False: 10.5k]
  ------------------
  330|  2.13k|                            case 'n':
  ------------------
  |  Branch (330:29): [True: 132, False: 12.4k]
  ------------------
  331|  2.13k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (331:37): [True: 2.06k, False: 66]
  ------------------
  332|  2.06k|                                {
  333|  2.06k|                                    return OpCode::SNE;
  334|  2.06k|                                }
  335|     66|                                break;
  336|       |
  337|  1.12k|                            case 'R':
  ------------------
  |  Branch (337:29): [True: 1.12k, False: 11.4k]
  ------------------
  338|  1.25k|                            case 'r':
  ------------------
  |  Branch (338:29): [True: 129, False: 12.4k]
  ------------------
  339|  1.25k|                                if (ice(c3, 'A'))
  ------------------
  |  Branch (339:37): [True: 189, False: 1.06k]
  ------------------
  340|    189|                                {
  341|    189|                                    return OpCode::SRA;
  342|    189|                                }
  343|  1.06k|                                else if (ice(c3, 'L'))
  ------------------
  |  Branch (343:42): [True: 995, False: 66]
  ------------------
  344|    995|                                {
  345|    995|                                    return OpCode::SRL;
  346|    995|                                }
  347|     66|                                break;
  348|       |
  349|  1.10k|                            case 'U':
  ------------------
  |  Branch (349:29): [True: 1.10k, False: 11.4k]
  ------------------
  350|  1.18k|                            case 'u':
  ------------------
  |  Branch (350:29): [True: 81, False: 12.5k]
  ------------------
  351|  1.18k|                                if (ice(c3, 'B'))
  ------------------
  |  Branch (351:37): [True: 1.11k, False: 66]
  ------------------
  352|  1.11k|                                {
  353|  1.11k|                                    return OpCode::SUB;
  354|  1.11k|                                }
  355|     66|                                break;
  356|       |
  357|    537|                            case 'W':
  ------------------
  |  Branch (357:29): [True: 537, False: 12.0k]
  ------------------
  358|    697|                            case 'w':
  ------------------
  |  Branch (358:29): [True: 160, False: 12.4k]
  ------------------
  359|    697|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (359:37): [True: 603, False: 94]
  ------------------
  360|    603|                                {
  361|    603|                                    return OpCode::SWU;
  362|    603|                                }
  363|     94|                                break;
  364|  12.5k|                        }
  365|       |
  366|  1.89k|                    case 'X':
  ------------------
  |  Branch (366:21): [True: 269, False: 54.8k]
  ------------------
  367|  2.04k|                    case 'x':
  ------------------
  |  Branch (367:21): [True: 150, False: 54.9k]
  ------------------
  368|  2.04k|                        if (ice(c2, 'O') && ice(c3, 'R'))
  ------------------
  |  Branch (368:29): [True: 390, False: 1.65k]
  |  Branch (368:29): [True: 314, False: 1.73k]
  |  Branch (368:45): [True: 314, False: 76]
  ------------------
  369|    314|                        {
  370|    314|                            return OpCode::XOR;
  371|    314|                        }
  372|  1.73k|                        break;
  373|  55.0k|                }
  374|  13.1k|                break;
  375|  55.0k|            }
  376|       |
  377|       |            // 4 character OpCodes
  378|  44.9k|            case 4: {
  ------------------
  |  Branch (378:13): [True: 44.9k, False: 91.1k]
  ------------------
  379|  44.9k|                char c1 = token[0];
  380|  44.9k|                char c2 = token[1];
  381|  44.9k|                char c3 = token[2];
  382|  44.9k|                char c4 = token[3];
  383|       |
  384|  44.9k|                switch (c1)
  ------------------
  |  Branch (384:25): [True: 4.55k, False: 40.4k]
  ------------------
  385|  44.9k|                {
  386|  4.99k|                    case 'A':
  ------------------
  |  Branch (386:21): [True: 4.99k, False: 39.9k]
  ------------------
  387|  5.68k|                    case 'a':
  ------------------
  |  Branch (387:21): [True: 690, False: 44.2k]
  ------------------
  388|  5.68k|                        switch (c2)
  ------------------
  |  Branch (388:33): [True: 196, False: 5.48k]
  ------------------
  389|  5.68k|                        {
  390|  3.81k|                            case 'D':
  ------------------
  |  Branch (390:29): [True: 3.81k, False: 1.86k]
  ------------------
  391|  4.24k|                            case 'd':
  ------------------
  |  Branch (391:29): [True: 430, False: 5.25k]
  ------------------
  392|  4.24k|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (392:37): [True: 4.17k, False: 66]
  ------------------
  393|  4.17k|                                {
  394|  4.17k|                                    switch (c4)
  ------------------
  |  Branch (394:45): [True: 194, False: 3.98k]
  ------------------
  395|  4.17k|                                    {
  396|    394|                                        case 'D':
  ------------------
  |  Branch (396:41): [True: 394, False: 3.78k]
  ------------------
  397|    460|                                        case 'd':
  ------------------
  |  Branch (397:41): [True: 66, False: 4.11k]
  ------------------
  398|    460|                                            return OpCode::ADDD;
  399|       |
  400|  1.66k|                                        case 'F':
  ------------------
  |  Branch (400:41): [True: 1.66k, False: 2.51k]
  ------------------
  401|  1.74k|                                        case 'f':
  ------------------
  |  Branch (401:41): [True: 80, False: 4.09k]
  ------------------
  402|  1.74k|                                            return OpCode::ADDF;
  403|       |
  404|    992|                                        case 'I':
  ------------------
  |  Branch (404:41): [True: 992, False: 3.18k]
  ------------------
  405|  1.05k|                                        case 'i':
  ------------------
  |  Branch (405:41): [True: 66, False: 4.11k]
  ------------------
  406|  1.05k|                                            return OpCode::ADDI;
  407|       |
  408|    661|                                        case 'U':
  ------------------
  |  Branch (408:41): [True: 661, False: 3.51k]
  ------------------
  409|    727|                                        case 'u':
  ------------------
  |  Branch (409:41): [True: 66, False: 4.11k]
  ------------------
  410|    727|                                            return OpCode::ADDU;
  411|  4.17k|                                    }
  412|  4.17k|                                }
  413|    260|                                break;
  414|       |
  415|  1.14k|                            case 'N':
  ------------------
  |  Branch (415:29): [True: 1.14k, False: 4.54k]
  ------------------
  416|  1.24k|                            case 'n':
  ------------------
  |  Branch (416:29): [True: 102, False: 5.58k]
  ------------------
  417|  1.24k|                                if (ice(c3, 'D') && ice(c4, 'I'))
  ------------------
  |  Branch (417:37): [True: 1.17k, False: 66]
  |  Branch (417:37): [True: 1.11k, False: 132]
  |  Branch (417:53): [True: 1.11k, False: 66]
  ------------------
  418|  1.11k|                                {
  419|  1.11k|                                    return OpCode::ANDI;
  420|  1.11k|                                }
  421|       |
  422|    132|                                break;
  423|  5.68k|                        }
  424|    588|                        break;
  425|       |
  426|  2.70k|                    case 'B':
  ------------------
  |  Branch (426:21): [True: 2.70k, False: 42.2k]
  ------------------
  427|  7.36k|                    case 'b':
  ------------------
  |  Branch (427:21): [True: 4.66k, False: 40.3k]
  ------------------
  428|  7.36k|                        switch (c2)
  ------------------
  |  Branch (428:33): [True: 603, False: 6.75k]
  ------------------
  429|  7.36k|                        {
  430|     89|                            case 'E':
  ------------------
  |  Branch (430:29): [True: 89, False: 7.27k]
  ------------------
  431|    387|                            case 'e':
  ------------------
  |  Branch (431:29): [True: 298, False: 7.06k]
  ------------------
  432|    387|                                if (ice(c3, 'Q') && ice(c4, 'Z'))
  ------------------
  |  Branch (432:37): [True: 309, False: 78]
  |  Branch (432:37): [True: 155, False: 232]
  |  Branch (432:53): [True: 155, False: 154]
  ------------------
  433|    155|                                {
  434|    155|                                    return OpCode::BEQZ;
  435|    155|                                }
  436|    232|                                break;
  437|       |
  438|  2.51k|                            case 'F':
  ------------------
  |  Branch (438:29): [True: 2.51k, False: 4.85k]
  ------------------
  439|  4.08k|                            case 'f':
  ------------------
  |  Branch (439:29): [True: 1.57k, False: 5.79k]
  ------------------
  440|  4.08k|                                if (ice(c3, 'P'))
  ------------------
  |  Branch (440:37): [True: 3.96k, False: 113]
  ------------------
  441|  3.96k|                                {
  442|  3.96k|                                    if (ice(c4, 'F'))
  ------------------
  |  Branch (442:41): [True: 2.46k, False: 1.49k]
  ------------------
  443|  2.46k|                                    {
  444|  2.46k|                                        return OpCode::BFPF;
  445|  2.46k|                                    }
  446|  1.49k|                                    else if (ice(c4, 'T'))
  ------------------
  |  Branch (446:46): [True: 1.32k, False: 171]
  ------------------
  447|  1.32k|                                    {
  448|  1.32k|                                        return OpCode::BFPT;
  449|  1.32k|                                    }
  450|  3.96k|                                }
  451|    284|                                break;
  452|       |
  453|  2.20k|                            case 'N':
  ------------------
  |  Branch (453:29): [True: 2.20k, False: 5.15k]
  ------------------
  454|  2.29k|                            case 'n':
  ------------------
  |  Branch (454:29): [True: 87, False: 7.27k]
  ------------------
  455|  2.29k|                                if (ice(c3, 'E') && ice(c4, 'Z'))
  ------------------
  |  Branch (455:37): [True: 2.07k, False: 220]
  |  Branch (455:37): [True: 1.00k, False: 1.28k]
  |  Branch (455:53): [True: 1.00k, False: 1.06k]
  ------------------
  456|  1.00k|                                {
  457|  1.00k|                                    return OpCode::BNEZ;
  458|  1.00k|                                }
  459|  7.36k|                        }
  460|  2.40k|                        break;
  461|       |
  462|  2.40k|                    case 'D':
  ------------------
  |  Branch (462:21): [True: 385, False: 44.5k]
  ------------------
  463|  3.94k|                    case 'd':
  ------------------
  |  Branch (463:21): [True: 3.55k, False: 41.4k]
  ------------------
  464|  3.94k|                        if (ice(c2, 'I') && ice(c3, 'V'))
  ------------------
  |  Branch (464:29): [True: 3.48k, False: 458]
  |  Branch (464:29): [True: 3.13k, False: 808]
  |  Branch (464:45): [True: 3.13k, False: 350]
  ------------------
  465|  3.13k|                        {
  466|  3.13k|                            switch (c4)
  ------------------
  |  Branch (466:37): [True: 817, False: 2.31k]
  ------------------
  467|  3.13k|                            {
  468|     94|                                case 'D':
  ------------------
  |  Branch (468:33): [True: 94, False: 3.03k]
  ------------------
  469|    160|                                case 'd':
  ------------------
  |  Branch (469:33): [True: 66, False: 3.06k]
  ------------------
  470|    160|                                    return OpCode::DIVD;
  471|       |
  472|     73|                                case 'F':
  ------------------
  |  Branch (472:33): [True: 73, False: 3.06k]
  ------------------
  473|    139|                                case 'f':
  ------------------
  |  Branch (473:33): [True: 66, False: 3.06k]
  ------------------
  474|    139|                                    return OpCode::DIVF;
  475|       |
  476|     88|                                case 'I':
  ------------------
  |  Branch (476:33): [True: 88, False: 3.04k]
  ------------------
  477|    794|                                case 'i':
  ------------------
  |  Branch (477:33): [True: 706, False: 2.42k]
  ------------------
  478|    794|                                    return OpCode::DIVI;
  479|       |
  480|     94|                                case 'U':
  ------------------
  |  Branch (480:33): [True: 94, False: 3.03k]
  ------------------
  481|  1.22k|                                case 'u':
  ------------------
  |  Branch (481:33): [True: 1.12k, False: 2.00k]
  ------------------
  482|  1.22k|                                    return OpCode::DIVU;
  483|  3.13k|                            }
  484|  3.13k|                        }
  485|  1.62k|                        break;
  486|       |
  487|  1.62k|                    case 'H':
  ------------------
  |  Branch (487:21): [True: 144, False: 44.8k]
  ------------------
  488|    414|                    case 'h':
  ------------------
  |  Branch (488:21): [True: 270, False: 44.6k]
  ------------------
  489|    414|                        if (ice(c2, 'A') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (489:29): [True: 342, False: 72]
  |  Branch (489:29): [True: 210, False: 204]
  |  Branch (489:45): [True: 276, False: 66]
  |  Branch (489:61): [True: 210, False: 66]
  ------------------
  490|    210|                        {
  491|    210|                            return OpCode::HALT;
  492|    210|                        }
  493|    204|                        break;
  494|       |
  495|    677|                    case 'J':
  ------------------
  |  Branch (495:21): [True: 677, False: 44.2k]
  ------------------
  496|  2.06k|                    case 'j':
  ------------------
  |  Branch (496:21): [True: 1.38k, False: 43.5k]
  ------------------
  497|  2.06k|                        if (ice(c2, 'A') && ice(c3, 'L') && ice(c4, 'R'))
  ------------------
  |  Branch (497:29): [True: 1.93k, False: 126]
  |  Branch (497:29): [True: 742, False: 1.32k]
  |  Branch (497:45): [True: 1.30k, False: 634]
  |  Branch (497:61): [True: 742, False: 561]
  ------------------
  498|    742|                        {
  499|    742|                            return OpCode::JALR;
  500|    742|                        }
  501|  1.32k|                        break;
  502|       |
  503|  2.60k|                    case 'M':
  ------------------
  |  Branch (503:21): [True: 2.60k, False: 42.3k]
  ------------------
  504|  3.05k|                    case 'm':
  ------------------
  |  Branch (504:21): [True: 452, False: 44.5k]
  ------------------
  505|  3.05k|                        if (ice(c2, 'O') && ice(c3, 'V'))
  ------------------
  |  Branch (505:29): [True: 2.25k, False: 802]
  |  Branch (505:29): [True: 1.26k, False: 1.79k]
  |  Branch (505:45): [True: 1.26k, False: 988]
  ------------------
  506|  1.26k|                        {
  507|  1.26k|                            if (ice(c4, 'D'))
  ------------------
  |  Branch (507:33): [True: 287, False: 980]
  ------------------
  508|    287|                            {
  509|    287|                                return OpCode::MOVD;
  510|    287|                            }
  511|    980|                            else if (ice(c4, 'F'))
  ------------------
  |  Branch (511:38): [True: 168, False: 812]
  ------------------
  512|    168|                            {
  513|    168|                                return OpCode::MOVF;
  514|    168|                            }
  515|  1.26k|                        }
  516|  1.79k|                        else if (ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (516:34): [True: 580, False: 1.21k]
  |  Branch (516:34): [True: 447, False: 1.34k]
  |  Branch (516:50): [True: 514, False: 66]
  |  Branch (516:66): [True: 447, False: 67]
  ------------------
  517|    447|                        {
  518|    447|                            return OpCode::MULT;
  519|    447|                        }
  520|  2.15k|                        break;
  521|       |
  522|  14.7k|                    case 'S':
  ------------------
  |  Branch (522:21): [True: 14.7k, False: 30.2k]
  ------------------
  523|  15.7k|                    case 's':
  ------------------
  |  Branch (523:21): [True: 1.05k, False: 43.9k]
  ------------------
  524|  15.7k|                        switch (c2)
  ------------------
  |  Branch (524:33): [True: 113, False: 15.6k]
  ------------------
  525|  15.7k|                        {
  526|  2.21k|                            case 'E':
  ------------------
  |  Branch (526:29): [True: 2.21k, False: 13.5k]
  ------------------
  527|  2.47k|                            case 'e':
  ------------------
  |  Branch (527:29): [True: 261, False: 15.5k]
  ------------------
  528|  2.47k|                                if (ice(c3, 'Q'))
  ------------------
  |  Branch (528:37): [True: 2.40k, False: 66]
  ------------------
  529|  2.40k|                                {
  530|  2.40k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (530:41): [True: 508, False: 1.90k]
  ------------------
  531|    508|                                    {
  532|    508|                                        return OpCode::SEQI;
  533|    508|                                    }
  534|  1.90k|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (534:46): [True: 1.83k, False: 66]
  ------------------
  535|  1.83k|                                    {
  536|  1.83k|                                        return OpCode::SEQU;
  537|  1.83k|                                    }
  538|  2.40k|                                }
  539|    132|                                break;
  540|       |
  541|  2.44k|                            case 'G':
  ------------------
  |  Branch (541:29): [True: 2.44k, False: 13.3k]
  ------------------
  542|  3.76k|                            case 'g':
  ------------------
  |  Branch (542:29): [True: 1.31k, False: 14.4k]
  ------------------
  543|  3.76k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (543:37): [True: 1.82k, False: 1.94k]
  ------------------
  544|  1.82k|                                {
  545|  1.82k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (545:41): [True: 1.51k, False: 306]
  ------------------
  546|  1.51k|                                    {
  547|  1.51k|                                        return OpCode::SGEI;
  548|  1.51k|                                    }
  549|    306|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (549:46): [True: 240, False: 66]
  ------------------
  550|    240|                                    {
  551|    240|                                        return OpCode::SGEU;
  552|    240|                                    }
  553|  1.82k|                                }
  554|  1.94k|                                else if (ice(c3, 'T'))
  ------------------
  |  Branch (554:42): [True: 1.87k, False: 71]
  ------------------
  555|  1.87k|                                {
  556|  1.87k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (556:41): [True: 152, False: 1.71k]
  ------------------
  557|    152|                                    {
  558|    152|                                        return OpCode::SGTI;
  559|    152|                                    }
  560|  1.71k|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (560:46): [True: 736, False: 982]
  ------------------
  561|    736|                                    {
  562|    736|                                        return OpCode::SGTU;
  563|    736|                                    }
  564|  1.87k|                                }
  565|  1.11k|                                break;
  566|       |
  567|  1.89k|                            case 'L':
  ------------------
  |  Branch (567:29): [True: 1.89k, False: 13.8k]
  ------------------
  568|  3.73k|                            case 'l':
  ------------------
  |  Branch (568:29): [True: 1.83k, False: 13.9k]
  ------------------
  569|  3.73k|                                switch (c3)
  ------------------
  |  Branch (569:41): [True: 83, False: 3.65k]
  ------------------
  570|  3.73k|                                {
  571|     96|                                    case 'A':
  ------------------
  |  Branch (571:37): [True: 96, False: 3.64k]
  ------------------
  572|    228|                                    case 'a':
  ------------------
  |  Branch (572:37): [True: 132, False: 3.60k]
  ------------------
  573|    228|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (573:45): [True: 161, False: 67]
  ------------------
  574|    161|                                        {
  575|    161|                                            return OpCode::SLAI;
  576|    161|                                        }
  577|     67|                                        break;
  578|       |
  579|    616|                                    case 'E':
  ------------------
  |  Branch (579:37): [True: 616, False: 3.12k]
  ------------------
  580|    974|                                    case 'e':
  ------------------
  |  Branch (580:37): [True: 358, False: 3.38k]
  ------------------
  581|    974|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (581:45): [True: 462, False: 512]
  ------------------
  582|    462|                                        {
  583|    462|                                            return OpCode::SLEI;
  584|    462|                                        }
  585|    512|                                        else if (ice(c4, 'U'))
  ------------------
  |  Branch (585:50): [True: 318, False: 194]
  ------------------
  586|    318|                                        {
  587|    318|                                            return OpCode::SLEU;
  588|    318|                                        }
  589|    194|                                        break;
  590|       |
  591|    227|                                    case 'L':
  ------------------
  |  Branch (591:37): [True: 227, False: 3.51k]
  ------------------
  592|  1.32k|                                    case 'l':
  ------------------
  |  Branch (592:37): [True: 1.09k, False: 2.63k]
  ------------------
  593|  1.32k|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (593:45): [True: 647, False: 679]
  ------------------
  594|    647|                                        {
  595|    647|                                            return OpCode::SLLI;
  596|    647|                                        }
  597|    679|                                        break;
  598|       |
  599|    989|                                    case 'T':
  ------------------
  |  Branch (599:37): [True: 989, False: 2.74k]
  ------------------
  600|  1.12k|                                    case 't':
  ------------------
  |  Branch (600:37): [True: 138, False: 3.60k]
  ------------------
  601|  1.12k|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (601:45): [True: 809, False: 318]
  ------------------
  602|    809|                                        {
  603|    809|                                            return OpCode::SLTI;
  604|    809|                                        }
  605|    318|                                        else if (ice(c4, 'U'))
  ------------------
  |  Branch (605:50): [True: 239, False: 79]
  ------------------
  606|    239|                                        {
  607|    239|                                            return OpCode::SLTU;
  608|    239|                                        }
  609|     79|                                        break;
  610|  3.73k|                                }
  611|       |
  612|  1.27k|                            case 'N':
  ------------------
  |  Branch (612:29): [True: 172, False: 15.6k]
  ------------------
  613|  1.46k|                            case 'n':
  ------------------
  |  Branch (613:29): [True: 188, False: 15.5k]
  ------------------
  614|  1.46k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (614:37): [True: 554, False: 908]
  ------------------
  615|    554|                                {
  616|    554|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (616:41): [True: 157, False: 397]
  ------------------
  617|    157|                                    {
  618|    157|                                        return OpCode::SNEI;
  619|    157|                                    }
  620|    397|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (620:46): [True: 147, False: 250]
  ------------------
  621|    147|                                    {
  622|    147|                                        return OpCode::SNEU;
  623|    147|                                    }
  624|    554|                                }
  625|  1.15k|                                break;
  626|       |
  627|  2.34k|                            case 'R':
  ------------------
  |  Branch (627:29): [True: 2.34k, False: 13.4k]
  ------------------
  628|  2.50k|                            case 'r':
  ------------------
  |  Branch (628:29): [True: 155, False: 15.6k]
  ------------------
  629|  2.50k|                                if (ice(c3, 'A') && ice(c4, 'I'))
  ------------------
  |  Branch (629:37): [True: 345, False: 2.15k]
  |  Branch (629:37): [True: 262, False: 2.23k]
  |  Branch (629:53): [True: 262, False: 83]
  ------------------
  630|    262|                                {
  631|    262|                                    return OpCode::SRAI;
  632|    262|                                }
  633|  2.23k|                                else if (ice(c3, 'L') && ice(c4, 'I'))
  ------------------
  |  Branch (633:42): [True: 2.15k, False: 83]
  |  Branch (633:42): [True: 2.09k, False: 149]
  |  Branch (633:58): [True: 2.09k, False: 66]
  ------------------
  634|  2.09k|                                {
  635|  2.09k|                                    return OpCode::SRLI;
  636|  2.09k|                                }
  637|    149|                                break;
  638|       |
  639|  2.64k|                            case 'U':
  ------------------
  |  Branch (639:29): [True: 2.64k, False: 13.1k]
  ------------------
  640|  2.83k|                            case 'u':
  ------------------
  |  Branch (640:29): [True: 188, False: 15.5k]
  ------------------
  641|  2.83k|                                if (ice(c3, 'B'))
  ------------------
  |  Branch (641:37): [True: 2.76k, False: 66]
  ------------------
  642|  2.76k|                                {
  643|  2.76k|                                    switch (c4)
  ------------------
  |  Branch (643:45): [True: 66, False: 2.70k]
  ------------------
  644|  2.76k|                                    {
  645|    228|                                        case 'D':
  ------------------
  |  Branch (645:41): [True: 228, False: 2.54k]
  ------------------
  646|    294|                                        case 'd':
  ------------------
  |  Branch (646:41): [True: 66, False: 2.70k]
  ------------------
  647|    294|                                            return OpCode::SUBD;
  648|       |
  649|    825|                                        case 'F':
  ------------------
  |  Branch (649:41): [True: 825, False: 1.94k]
  ------------------
  650|    891|                                        case 'f':
  ------------------
  |  Branch (650:41): [True: 66, False: 2.70k]
  ------------------
  651|    891|                                            return OpCode::SUBF;
  652|       |
  653|    387|                                        case 'I':
  ------------------
  |  Branch (653:41): [True: 387, False: 2.38k]
  ------------------
  654|    453|                                        case 'i':
  ------------------
  |  Branch (654:41): [True: 66, False: 2.70k]
  ------------------
  655|    453|                                            return OpCode::SUBI;
  656|       |
  657|    999|                                        case 'U':
  ------------------
  |  Branch (657:41): [True: 999, False: 1.77k]
  ------------------
  658|  1.06k|                                        case 'u':
  ------------------
  |  Branch (658:41): [True: 66, False: 2.70k]
  ------------------
  659|  1.06k|                                            return OpCode::SUBU;
  660|  2.76k|                                    }
  661|  2.76k|                                }
  662|    132|                                break;
  663|  15.7k|                        }
  664|  2.80k|                        break;
  665|       |
  666|  2.80k|                    case 'T':
  ------------------
  |  Branch (666:21): [True: 172, False: 44.7k]
  ------------------
  667|    459|                    case 't':
  ------------------
  |  Branch (667:21): [True: 287, False: 44.6k]
  ------------------
  668|    459|                        if (ice(c2, 'R') && ice(c3, 'A') && ice(c4, 'P'))
  ------------------
  |  Branch (668:29): [True: 352, False: 107]
  |  Branch (668:29): [True: 220, False: 239]
  |  Branch (668:45): [True: 286, False: 66]
  |  Branch (668:61): [True: 220, False: 66]
  ------------------
  669|    220|                        {
  670|    220|                            return OpCode::TRAP;
  671|    220|                        }
  672|    239|                        break;
  673|    778|                    case 'X':
  ------------------
  |  Branch (673:21): [True: 778, False: 44.1k]
  ------------------
  674|  1.65k|                    case 'x':
  ------------------
  |  Branch (674:21): [True: 872, False: 44.0k]
  ------------------
  675|  1.65k|                        if (ice(c2, 'O') && ice(c3, 'R') && ice(c4, 'I'))
  ------------------
  |  Branch (675:29): [True: 1.28k, False: 367]
  |  Branch (675:29): [True: 1.05k, False: 591]
  |  Branch (675:45): [True: 1.18k, False: 98]
  |  Branch (675:61): [True: 1.05k, False: 126]
  ------------------
  676|  1.05k|                        {
  677|  1.05k|                            return OpCode::XORI;
  678|  1.05k|                        }
  679|    591|                        break;
  680|  44.9k|                }
  681|  16.4k|                break;
  682|  44.9k|            }
  683|       |
  684|       |            // 5 character OpCodes
  685|  16.4k|            case 5: {
  ------------------
  |  Branch (685:13): [True: 9.06k, False: 127k]
  ------------------
  686|  9.06k|                char c1 = token[0];
  687|  9.06k|                char c2 = token[1];
  688|  9.06k|                char c3 = token[2];
  689|  9.06k|                char c4 = token[3];
  690|  9.06k|                char c5 = token[4];
  691|       |
  692|  9.06k|                switch (c1)
  ------------------
  |  Branch (692:25): [True: 834, False: 8.23k]
  ------------------
  693|  9.06k|                {
  694|    765|                    case 'A':
  ------------------
  |  Branch (694:21): [True: 765, False: 8.30k]
  ------------------
  695|    765|                    case 'a':
  ------------------
  |  Branch (695:21): [True: 0, False: 9.06k]
  ------------------
  696|    765|                        if (ice(c2, 'D') && ice(c3, 'D') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (696:29): [True: 765, False: 0]
  |  Branch (696:29): [True: 765, False: 0]
  |  Branch (696:45): [True: 765, False: 0]
  |  Branch (696:61): [True: 765, False: 0]
  |  Branch (696:77): [True: 765, False: 0]
  ------------------
  697|    765|                        {
  698|    765|                            return OpCode::ADDUI;
  699|    765|                        }
  700|      0|                        break;
  701|       |
  702|    895|                    case 'D':
  ------------------
  |  Branch (702:21): [True: 895, False: 8.17k]
  ------------------
  703|    895|                    case 'd':
  ------------------
  |  Branch (703:21): [True: 0, False: 9.06k]
  ------------------
  704|    895|                        if (ice(c2, 'I') && ice(c3, 'V') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (704:29): [True: 895, False: 0]
  |  Branch (704:29): [True: 895, False: 0]
  |  Branch (704:45): [True: 895, False: 0]
  |  Branch (704:61): [True: 895, False: 0]
  |  Branch (704:77): [True: 895, False: 0]
  ------------------
  705|    895|                        {
  706|    895|                            return OpCode::DIVUI;
  707|    895|                        }
  708|      0|                        break;
  709|       |
  710|  3.24k|                    case 'M':
  ------------------
  |  Branch (710:21): [True: 3.24k, False: 5.81k]
  ------------------
  711|  3.24k|                    case 'm':
  ------------------
  |  Branch (711:21): [True: 0, False: 9.06k]
  ------------------
  712|  3.24k|                        if (ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (712:29): [True: 3.24k, False: 0]
  |  Branch (712:29): [True: 3.24k, False: 0]
  |  Branch (712:45): [True: 3.24k, False: 0]
  |  Branch (712:61): [True: 3.24k, False: 0]
  ------------------
  713|  3.24k|                        {
  714|  3.24k|                            switch (c5)
  ------------------
  |  Branch (714:37): [True: 0, False: 3.24k]
  ------------------
  715|  3.24k|                            {
  716|    113|                                case 'D':
  ------------------
  |  Branch (716:33): [True: 113, False: 3.13k]
  ------------------
  717|    113|                                case 'd':
  ------------------
  |  Branch (717:33): [True: 0, False: 3.24k]
  ------------------
  718|    113|                                    return OpCode::MULTD;
  719|       |
  720|    875|                                case 'F':
  ------------------
  |  Branch (720:33): [True: 875, False: 2.37k]
  ------------------
  721|    875|                                case 'f':
  ------------------
  |  Branch (721:33): [True: 0, False: 3.24k]
  ------------------
  722|    875|                                    return OpCode::MULTF;
  723|       |
  724|    168|                                case 'I':
  ------------------
  |  Branch (724:33): [True: 168, False: 3.08k]
  ------------------
  725|    168|                                case 'i':
  ------------------
  |  Branch (725:33): [True: 0, False: 3.24k]
  ------------------
  726|    168|                                    return OpCode::MULTI;
  727|       |
  728|  2.09k|                                case 'U':
  ------------------
  |  Branch (728:33): [True: 2.09k, False: 1.15k]
  ------------------
  729|  2.09k|                                case 'u':
  ------------------
  |  Branch (729:33): [True: 0, False: 3.24k]
  ------------------
  730|  2.09k|                                    return OpCode::MULTU;
  731|  3.24k|                            }
  732|  3.24k|                        }
  733|      0|                        break;
  734|       |
  735|  3.32k|                    case 'S':
  ------------------
  |  Branch (735:21): [True: 3.32k, False: 5.74k]
  ------------------
  736|  3.32k|                    case 's':
  ------------------
  |  Branch (736:21): [True: 0, False: 9.06k]
  ------------------
  737|  3.32k|                        switch (c2)
  ------------------
  |  Branch (737:33): [True: 0, False: 3.32k]
  ------------------
  738|  3.32k|                        {
  739|  1.03k|                            case 'E':
  ------------------
  |  Branch (739:29): [True: 1.03k, False: 2.28k]
  ------------------
  740|  1.03k|                            case 'e':
  ------------------
  |  Branch (740:29): [True: 0, False: 3.32k]
  ------------------
  741|  1.03k|                                if (ice(c3, 'Q') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (741:37): [True: 1.03k, False: 0]
  |  Branch (741:37): [True: 1.03k, False: 0]
  |  Branch (741:53): [True: 1.03k, False: 0]
  |  Branch (741:69): [True: 1.03k, False: 0]
  ------------------
  742|  1.03k|                                {
  743|  1.03k|                                    return OpCode::SEQUI;
  744|  1.03k|                                }
  745|      0|                                break;
  746|       |
  747|  1.48k|                            case 'G':
  ------------------
  |  Branch (747:29): [True: 1.48k, False: 1.84k]
  ------------------
  748|  1.48k|                            case 'g':
  ------------------
  |  Branch (748:29): [True: 0, False: 3.32k]
  ------------------
  749|  1.48k|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (749:37): [True: 1.39k, False: 91]
  |  Branch (749:37): [True: 1.39k, False: 91]
  |  Branch (749:53): [True: 1.39k, False: 0]
  |  Branch (749:69): [True: 1.39k, False: 0]
  ------------------
  750|  1.39k|                                {
  751|  1.39k|                                    return OpCode::SGEUI;
  752|  1.39k|                                }
  753|     91|                                else if (ice(c3, 'T') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (753:42): [True: 91, False: 0]
  |  Branch (753:42): [True: 91, False: 0]
  |  Branch (753:58): [True: 91, False: 0]
  |  Branch (753:74): [True: 91, False: 0]
  ------------------
  754|     91|                                {
  755|     91|                                    return OpCode::SGTUI;
  756|     91|                                }
  757|      0|                                break;
  758|       |
  759|    502|                            case 'L':
  ------------------
  |  Branch (759:29): [True: 502, False: 2.82k]
  ------------------
  760|    502|                            case 'l':
  ------------------
  |  Branch (760:29): [True: 0, False: 3.32k]
  ------------------
  761|    502|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (761:37): [True: 394, False: 108]
  |  Branch (761:37): [True: 394, False: 108]
  |  Branch (761:53): [True: 394, False: 0]
  |  Branch (761:69): [True: 394, False: 0]
  ------------------
  762|    394|                                {
  763|    394|                                    return OpCode::SLEUI;
  764|    394|                                }
  765|    108|                                else if (ice(c3, 'T') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (765:42): [True: 108, False: 0]
  |  Branch (765:42): [True: 108, False: 0]
  |  Branch (765:58): [True: 108, False: 0]
  |  Branch (765:74): [True: 108, False: 0]
  ------------------
  766|    108|                                {
  767|    108|                                    return OpCode::SLTUI;
  768|    108|                                }
  769|      0|                                break;
  770|       |
  771|    198|                            case 'N':
  ------------------
  |  Branch (771:29): [True: 198, False: 3.12k]
  ------------------
  772|    198|                            case 'n':
  ------------------
  |  Branch (772:29): [True: 0, False: 3.32k]
  ------------------
  773|    198|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (773:37): [True: 198, False: 0]
  |  Branch (773:37): [True: 198, False: 0]
  |  Branch (773:53): [True: 198, False: 0]
  |  Branch (773:69): [True: 198, False: 0]
  ------------------
  774|    198|                                {
  775|    198|                                    return OpCode::SNEUI;
  776|    198|                                }
  777|      0|                                break;
  778|       |
  779|    102|                            case 'U':
  ------------------
  |  Branch (779:29): [True: 102, False: 3.22k]
  ------------------
  780|    102|                            case 'u':
  ------------------
  |  Branch (780:29): [True: 0, False: 3.32k]
  ------------------
  781|    102|                                if (ice(c3, 'B') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (781:37): [True: 102, False: 0]
  |  Branch (781:37): [True: 102, False: 0]
  |  Branch (781:53): [True: 102, False: 0]
  |  Branch (781:69): [True: 102, False: 0]
  ------------------
  782|    102|                                {
  783|    102|                                    return OpCode::SUBUI;
  784|    102|                                }
  785|      0|                                break;
  786|  3.32k|                        }
  787|       |
  788|      0|                        break;
  789|  9.06k|                }
  790|       |
  791|    834|                break;
  792|  9.06k|            }
  793|       |
  794|       |            // 6 character OpCodes
  795|    942|            case 6: {
  ------------------
  |  Branch (795:13): [True: 942, False: 135k]
  ------------------
  796|    942|                char c1 = token[0];
  797|    942|                char c2 = token[1];
  798|    942|                char c3 = token[2];
  799|    942|                char c4 = token[3];
  800|    942|                char c5 = token[4];
  801|    942|                char c6 = token[5];
  802|       |
  803|    942|                if (ice(c1, 'C') && ice(c2, 'V') && ice(c3, 'T'))
  ------------------
  |  Branch (803:21): [True: 556, False: 386]
  |  Branch (803:21): [True: 556, False: 386]
  |  Branch (803:37): [True: 556, False: 0]
  |  Branch (803:53): [True: 556, False: 0]
  ------------------
  804|    556|                {
  805|    556|                    switch (c4)
  ------------------
  |  Branch (805:29): [True: 0, False: 556]
  ------------------
  806|    556|                    {
  807|    200|                        case 'D':
  ------------------
  |  Branch (807:25): [True: 200, False: 356]
  ------------------
  808|    200|                        case 'd':
  ------------------
  |  Branch (808:25): [True: 0, False: 556]
  ------------------
  809|    200|                            if (c5 == '2')
  ------------------
  |  Branch (809:33): [True: 200, False: 0]
  ------------------
  810|    200|                            {
  811|    200|                                if (ice(c6, 'F'))
  ------------------
  |  Branch (811:37): [True: 80, False: 120]
  ------------------
  812|     80|                                {
  813|     80|                                    return OpCode::CVTD2F;
  814|     80|                                }
  815|    120|                                else if (ice(c6, 'I'))
  ------------------
  |  Branch (815:42): [True: 120, False: 0]
  ------------------
  816|    120|                                {
  817|    120|                                    return OpCode::CVTD2I;
  818|    120|                                }
  819|    200|                            }
  820|      0|                            break;
  821|       |
  822|    177|                        case 'F':
  ------------------
  |  Branch (822:25): [True: 177, False: 379]
  ------------------
  823|    177|                        case 'f':
  ------------------
  |  Branch (823:25): [True: 0, False: 556]
  ------------------
  824|    177|                            if (c5 == '2')
  ------------------
  |  Branch (824:33): [True: 177, False: 0]
  ------------------
  825|    177|                            {
  826|    177|                                if (ice(c6, 'D'))
  ------------------
  |  Branch (826:37): [True: 82, False: 95]
  ------------------
  827|     82|                                {
  828|     82|                                    return OpCode::CVTF2D;
  829|     82|                                }
  830|     95|                                else if (ice(c6, 'I'))
  ------------------
  |  Branch (830:42): [True: 95, False: 0]
  ------------------
  831|     95|                                {
  832|     95|                                    return OpCode::CVTF2I;
  833|     95|                                }
  834|    177|                            }
  835|      0|                            break;
  836|       |
  837|    179|                        case 'I':
  ------------------
  |  Branch (837:25): [True: 179, False: 377]
  ------------------
  838|    179|                        case 'i':
  ------------------
  |  Branch (838:25): [True: 0, False: 556]
  ------------------
  839|    179|                            if (c5 == '2')
  ------------------
  |  Branch (839:33): [True: 179, False: 0]
  ------------------
  840|    179|                            {
  841|    179|                                if (ice(c6, 'D'))
  ------------------
  |  Branch (841:37): [True: 96, False: 83]
  ------------------
  842|     96|                                {
  843|     96|                                    return OpCode::CVTI2D;
  844|     96|                                }
  845|     83|                                else if (ice(c6, 'F'))
  ------------------
  |  Branch (845:42): [True: 83, False: 0]
  ------------------
  846|     83|                                {
  847|     83|                                    return OpCode::CVTI2F;
  848|     83|                                }
  849|    179|                            }
  850|    556|                    }
  851|    556|                }
  852|    386|                else if (ice(c1, 'M') && ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T') &&
  ------------------
  |  Branch (852:26): [True: 169, False: 217]
  |  Branch (852:26): [True: 169, False: 217]
  |  Branch (852:42): [True: 169, False: 0]
  |  Branch (852:58): [True: 169, False: 0]
  |  Branch (852:74): [True: 169, False: 0]
  ------------------
  853|    386|                         ice(c5, 'U') && ice(c6, 'I'))
  ------------------
  |  Branch (853:26): [True: 169, False: 0]
  |  Branch (853:42): [True: 169, False: 0]
  ------------------
  854|    169|                {
  855|    169|                    return OpCode::MULTUI;
  856|    169|                }
  857|    217|                break;
  858|    942|            }
  859|       |
  860|       |            // 7 character OpCodes
  861|  1.62k|            case 7: {
  ------------------
  |  Branch (861:13): [True: 1.62k, False: 134k]
  ------------------
  862|  1.62k|                char c1 = token[0];
  863|  1.62k|                char c2 = token[1];
  864|  1.62k|                char c3 = token[2];
  865|  1.62k|                char c4 = token[3];
  866|  1.62k|                char c5 = token[4];
  867|  1.62k|                char c6 = token[5];
  868|  1.62k|                char c7 = token[6];
  869|       |
  870|  1.62k|                if (ice(c1, 'M') && ice(c2, 'O') && ice(c3, 'V'))
  ------------------
  |  Branch (870:21): [True: 1.49k, False: 132]
  |  Branch (870:21): [True: 1.49k, False: 132]
  |  Branch (870:37): [True: 1.49k, False: 0]
  |  Branch (870:53): [True: 1.49k, False: 0]
  ------------------
  871|  1.49k|                {
  872|  1.49k|                    if (ice(c4, 'I') && c5 == '2' && ice(c6, 'F') && ice(c7, 'P'))
  ------------------
  |  Branch (872:25): [True: 1.24k, False: 250]
  |  Branch (872:25): [True: 1.24k, False: 250]
  |  Branch (872:41): [True: 1.24k, False: 0]
  |  Branch (872:54): [True: 1.24k, False: 0]
  |  Branch (872:70): [True: 1.24k, False: 0]
  ------------------
  873|  1.24k|                    {
  874|  1.24k|                        return OpCode::MOVI2FP;
  875|  1.24k|                    }
  876|    250|                    else if (ice(c4, 'F') && ice(c5, 'P') && c6 == '2' && ice(c7, 'I'))
  ------------------
  |  Branch (876:30): [True: 250, False: 0]
  |  Branch (876:30): [True: 250, False: 0]
  |  Branch (876:46): [True: 250, False: 0]
  |  Branch (876:62): [True: 250, False: 0]
  |  Branch (876:75): [True: 250, False: 0]
  ------------------
  877|    250|                    {
  878|    250|                        return OpCode::MOVFP2I;
  879|    250|                    }
  880|  1.49k|                }
  881|    132|                break;
  882|  1.62k|            }
  883|       |
  884|  8.46k|            default: {
  ------------------
  |  Branch (884:13): [True: 8.46k, False: 127k]
  ------------------
  885|  8.46k|                break;
  886|  1.62k|            }
  887|   136k|        }
  888|       |
  889|       |        // None found
  890|  47.9k|        return OpCode::NONE;
  891|   136k|    }
_ZN3dlx3iceEcc:
   17|   224k|    {
   18|   224k|        constexpr const char diff = 'a' - 'A';
   19|   224k|        return (c == t) || (c == t + diff);
  ------------------
  |  Branch (19:16): [True: 138k, False: 85.9k]
  |  Branch (19:28): [True: 33.7k, False: 52.1k]
  ------------------
   20|   224k|    }

_ZN3dlx10ParseErrorC2Ev:
   20|   144k|    {}
_ZN3dlx41ConstructUnexpectedArgumentTypeParseErrorEmmNS_12ArgumentTypeES0_:
  192|  1.60k|    {
  193|  1.60k|        ParseError err;
  194|       |
  195|  1.60k|        err.m_Type                                 = ParseError::Type::UnexpectedArgumentType;
  196|  1.60k|        err.m_LineNumber                           = line_number;
  197|  1.60k|        err.m_Column                               = column;
  198|  1.60k|        err.unexpected_argument_type.expected_type = expected_type;
  199|  1.60k|        err.unexpected_argument_type.actual_type   = actual_type;
  200|       |
  201|  1.60k|        return err;
  202|  1.60k|    }
_ZN3dlx41ConstructUnexpectedArgumentTypeParseErrorERKNS_5TokenENS_12ArgumentTypeES3_:
  206|  1.60k|    {
  207|  1.60k|        return ConstructUnexpectedArgumentTypeParseError(token.GetLineNumber().unsafe(),
  208|  1.60k|                                                         token.GetColumn().unsafe(), expected_type,
  209|  1.60k|                                                         actual_type);
  210|  1.60k|    }
_ZN3dlx32ConstructInvalidNumberParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  215|     69|    {
  216|     69|        ParseError err;
  217|       |
  218|     69|        err.m_Type              = ParseError::Type::InvalidNumber;
  219|     69|        err.m_LineNumber        = line_number;
  220|     69|        err.m_Column            = column;
  221|     69|        err.invalid_number.text = text;
  222|       |
  223|     69|        return err;
  224|     69|    }
_ZN3dlx32ConstructInvalidNumberParseErrorERKNS_5TokenE:
  227|     69|    {
  228|     69|        return ConstructInvalidNumberParseError(token.GetLineNumber().unsafe(),
  229|     69|                                                token.GetColumn().unsafe(), token.GetText());
  230|     69|    }
_ZN3dlx53ConstructTooFewArgumentsAddressDisplacementParseErrorEmm:
  234|      6|    {
  235|      6|        ParseError err;
  236|       |
  237|      6|        err.m_Type       = ParseError::Type::TooFewArgumentsAddressDisplacement;
  238|      6|        err.m_LineNumber = line_number;
  239|      6|        err.m_Column     = column;
  240|       |
  241|      6|        return err;
  242|      6|    }
_ZN3dlx53ConstructTooFewArgumentsAddressDisplacementParseErrorERKNS_5TokenE:
  246|      6|    {
  247|      6|        return ConstructTooFewArgumentsAddressDisplacementParseError(token.GetLineNumber().unsafe(),
  248|      6|                                                                     token.GetColumn().unsafe());
  249|      6|    }
_ZN3dlx34ConstructUnexpectedTokenParseErrorEmmNS_5Token4TypeES1_:
  254|  40.4k|    {
  255|  40.4k|        ParseError err;
  256|       |
  257|  40.4k|        err.m_Type                         = ParseError::Type::UnexpectedToken;
  258|  40.4k|        err.m_LineNumber                   = line_number;
  259|  40.4k|        err.m_Column                       = column;
  260|  40.4k|        err.unexpected_token.expected_type = expected_type;
  261|  40.4k|        err.unexpected_token.actual_type   = actual_type;
  262|       |
  263|  40.4k|        return err;
  264|  40.4k|    }
_ZN3dlx34ConstructUnexpectedTokenParseErrorERKNS_5TokenENS0_4TypeE:
  268|  40.4k|    {
  269|  40.4k|        return ConstructUnexpectedTokenParseError(token.GetLineNumber().unsafe(),
  270|  40.4k|                                                  token.GetColumn().unsafe(), expected_type,
  271|  40.4k|                                                  token.GetType());
  272|  40.4k|    }
_ZN3dlx36ConstructReservedIdentiferParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  276|  1.42k|    {
  277|  1.42k|        ParseError err;
  278|       |
  279|  1.42k|        err.m_Type                         = ParseError::Type::ReserverdIdentifier;
  280|  1.42k|        err.m_LineNumber                   = line_number;
  281|  1.42k|        err.m_Column                       = column;
  282|  1.42k|        err.reserved_identifier.identifier = identifier;
  283|       |
  284|  1.42k|        return err;
  285|  1.42k|    }
_ZN3dlx36ConstructReservedIdentiferParseErrorERKNS_5TokenE:
  288|    678|    {
  289|    678|        return ConstructReservedIdentiferParseError(token.GetLineNumber().unsafe(),
  290|    678|                                                    token.GetColumn().unsafe(), token.GetText());
  291|    678|    }
_ZN3dlx41ConstructInvalidLabelIdentifierParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  295|  33.6k|    {
  296|  33.6k|        ParseError err;
  297|       |
  298|  33.6k|        err.m_Type                             = ParseError::Type::InvalidLabelIdentifier;
  299|  33.6k|        err.m_LineNumber                       = line_number;
  300|  33.6k|        err.m_Column                           = column;
  301|  33.6k|        err.invalid_label_identifier.identifer = identifier;
  302|       |
  303|  33.6k|        return err;
  304|  33.6k|    }
_ZN3dlx41ConstructInvalidLabelIdentifierParseErrorERKNS_5TokenE:
  308|  33.6k|    {
  309|  33.6k|        return ConstructInvalidLabelIdentifierParseError(
  310|  33.6k|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(), token.GetText());
  311|  33.6k|    }
_ZN3dlx38ConstructLabelAlreadyDefinedParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEEmm:
  316|  1.58k|    {
  317|  1.58k|        ParseError err;
  318|       |
  319|  1.58k|        err.m_Type                           = ParseError::Type::LabelAlreadyDefined;
  320|  1.58k|        err.m_LineNumber                     = line_number;
  321|  1.58k|        err.m_Column                         = column;
  322|  1.58k|        err.label_already_defined.label_name = label_name;
  323|  1.58k|        err.label_already_defined.at_line    = at_line;
  324|  1.58k|        err.label_already_defined.at_column  = at_column;
  325|       |
  326|  1.58k|        return err;
  327|  1.58k|    }
_ZN3dlx38ConstructLabelAlreadyDefinedParseErrorERKNS_5TokenES2_:
  331|  1.58k|    {
  332|  1.58k|        return ConstructLabelAlreadyDefinedParseError(
  333|  1.58k|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(), token.GetText(),
  334|  1.58k|                first_definition.GetLineNumber().unsafe(), first_definition.GetColumn().unsafe());
  335|  1.58k|    }
_ZN3dlx40ConstructOneInstructionPerLineParseErrorEmm:
  339|  50.5k|    {
  340|  50.5k|        ParseError err;
  341|       |
  342|  50.5k|        err.m_Type       = ParseError::Type::OneInstructionPerLine;
  343|  50.5k|        err.m_LineNumber = line_number;
  344|  50.5k|        err.m_Column     = column;
  345|       |
  346|  50.5k|        return err;
  347|  50.5k|    }
_ZN3dlx40ConstructOneInstructionPerLineParseErrorERKNS_5TokenE:
  351|  50.5k|    {
  352|  50.5k|        return ConstructOneInstructionPerLineParseError(token.GetLineNumber().unsafe(),
  353|  50.5k|                                                        token.GetColumn().unsafe());
  354|  50.5k|    }
_ZN3dlx34ConstructTooFewArgumentsParseErrorEmmhh:
  359|  13.4k|    {
  360|  13.4k|        ParseError err;
  361|       |
  362|  13.4k|        err.m_Type                     = ParseError::Type::TooFewArgument;
  363|  13.4k|        err.m_LineNumber               = line_number;
  364|  13.4k|        err.m_Column                   = column;
  365|  13.4k|        err.too_few_arguments.required = required;
  366|  13.4k|        err.too_few_arguments.provided = provided;
  367|       |
  368|  13.4k|        return err;
  369|  13.4k|    }
_ZN3dlx34ConstructTooFewArgumentsParseErrorERKNS_5TokenEhh:
  373|  13.4k|    {
  374|  13.4k|        return ConstructTooFewArgumentsParseError(token.GetLineNumber().unsafe(),
  375|  13.4k|                                                  token.GetColumn().unsafe(), required, provided);
  376|  13.4k|    }
_ZN3dlx29ConstructEmptyLabelParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  380|    995|    {
  381|    995|        ParseError err;
  382|       |
  383|    995|        err.m_Type                 = ParseError::Type::EmptyLabel;
  384|    995|        err.m_LineNumber           = line_number;
  385|    995|        err.m_Column               = column;
  386|    995|        err.empty_label.label_name = label_name;
  387|       |
  388|    995|        return err;
  389|    995|    }
_ZN3dlx29ConstructEmptyLabelParseErrorERKNS_5TokenE:
  392|    995|    {
  393|    995|        return ConstructEmptyLabelParseError(
  394|    995|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(),
  395|    995|                (token.GetText().back() == ':') ?
  ------------------
  |  Branch (395:17): [True: 876, False: 119]
  ------------------
  396|    876|                        token.GetText().substr(0, token.GetText().size() - 1) :
  397|    995|                        token.GetText());
  398|    995|    }
_ZN3dlx31ConstructTooManyCommaParseErrorEmm:
  402|    153|    {
  403|    153|        ParseError err;
  404|       |
  405|    153|        err.m_Type       = ParseError::Type::TooManyComma;
  406|    153|        err.m_LineNumber = line_number;
  407|    153|        err.m_Column     = column;
  408|       |
  409|    153|        return err;
  410|    153|    }
_ZN3dlx31ConstructTooManyCommaParseErrorERKNS_5TokenE:
  413|    153|    {
  414|    153|        return ConstructTooManyCommaParseError(token.GetLineNumber().unsafe(),
  415|    153|                                               token.GetColumn().unsafe());
  416|    153|    }

_ZN3dlx13ParsedProgram13AddParseErrorEONS_10ParseErrorE:
   18|   144k|    {
   19|   144k|        m_ParseErrors.emplace_back(phi::move(error));
   20|   144k|    }

_ZN3dlx6Parser5ParseERNS_11TokenStreamE:
  181|  4.36k|    {
  182|  4.36k|        ParsedProgram program;
  183|       |
  184|  4.36k|        program.m_Tokens = tokens;
  185|       |
  186|  4.36k|        phi::boolean line_has_instruction{false};
  187|  4.36k|        phi::usize   label_count{0u};
  188|       |
  189|   329k|        while (tokens.has_more())
  ------------------
  |  Branch (189:16): [True: 324k, False: 4.36k]
  ------------------
  190|   324k|        {
  191|   324k|            const Token& current_token = tokens.consume();
  192|       |
  193|       |            //DLX_INFO("Parsing '{}'", current_token.DebugInfo());
  194|       |
  195|   324k|            switch (current_token.GetType())
  196|   324k|            {
  197|       |                // Ignore comments
  198|  51.6k|                case Token::Type::Comment:
  ------------------
  |  Branch (198:17): [True: 51.6k, False: 273k]
  ------------------
  199|       |                    //DLX_DEBUG("Ignoring comment");
  200|  51.6k|                    break;
  201|       |
  202|   120k|                case Token::Type::NewLine:
  ------------------
  |  Branch (202:17): [True: 120k, False: 204k]
  ------------------
  203|       |                    //DLX_DEBUG("Ignoring newline");
  204|   120k|                    line_has_instruction = false;
  205|   120k|                    break;
  206|       |
  207|  37.1k|                case Token::Type::LabelIdentifier: {
  ------------------
  |  Branch (207:17): [True: 37.1k, False: 287k]
  ------------------
  208|  37.1k|                    if (line_has_instruction)
  ------------------
  |  Branch (208:25): [True: 1.73k, False: 35.4k]
  ------------------
  209|  1.73k|                    {
  210|  1.73k|                        program.AddParseError(ConstructUnexpectedTokenParseError(
  211|  1.73k|                                current_token, Token::Type::NewLine));
  212|  1.73k|                        break;
  213|  1.73k|                    }
  214|       |
  215|       |                    // Handle jump labels
  216|       |                    // Check if the last character of the identifier is a colon
  217|  35.4k|                    if (current_token.GetText().back() != ':')
  ------------------
  |  Branch (217:25): [True: 30.2k, False: 5.14k]
  ------------------
  218|  30.2k|                    {
  219|  30.2k|                        program.AddParseError(
  220|  30.2k|                                ConstructInvalidLabelIdentifierParseError(current_token));
  221|  30.2k|                        break;
  222|  30.2k|                    }
  223|       |
  224|  5.14k|                    std::string_view label_name = current_token.GetText();
  225|  5.14k|                    label_name.remove_suffix(1);
  226|       |
  227|  5.14k|                    if (IsReservedIdentifier(label_name))
  ------------------
  |  Branch (227:25): [True: 750, False: 4.39k]
  ------------------
  228|    750|                    {
  229|    750|                        program.AddParseError(ConstructReservedIdentiferParseError(
  230|    750|                                current_token.GetLineNumber().unsafe(),
  231|    750|                                current_token.GetColumn().unsafe(), label_name));
  232|    750|                        break;
  233|    750|                    }
  234|       |
  235|  4.39k|                    if (!IsValidIdentifier(label_name))
  ------------------
  |  Branch (235:25): [True: 1.37k, False: 3.02k]
  ------------------
  236|  1.37k|                    {
  237|  1.37k|                        program.AddParseError(
  238|  1.37k|                                ConstructInvalidLabelIdentifierParseError(current_token));
  239|  1.37k|                        break;
  240|  1.37k|                    }
  241|       |
  242|       |                    // Check if label was already defined
  243|  3.02k|                    if (program.m_JumpData.find(label_name) != program.m_JumpData.end())
  ------------------
  |  Branch (243:25): [True: 1.58k, False: 1.44k]
  ------------------
  244|  1.58k|                    {
  245|       |                        // Find first defintions of label
  246|  1.58k|                        const Token* first_label_definition =
  247|  1.58k|                                tokens.find_first_token_if([&](const Token& t) {
  248|  1.58k|                                    if (t.GetType() == Token::Type::LabelIdentifier)
  249|  1.58k|                                    {
  250|  1.58k|                                        std::string_view token_label_name = t.GetText();
  251|  1.58k|                                        token_label_name.remove_suffix(1);
  252|       |
  253|  1.58k|                                        if (token_label_name == label_name)
  254|  1.58k|                                        {
  255|  1.58k|                                            return true;
  256|  1.58k|                                        }
  257|  1.58k|                                    }
  258|       |
  259|  1.58k|                                    return false;
  260|  1.58k|                                });
  261|       |
  262|  1.58k|                        PHI_ASSERT(first_label_definition);
  263|       |
  264|  1.58k|                        program.AddParseError(ConstructLabelAlreadyDefinedParseError(
  265|  1.58k|                                current_token, *first_label_definition));
  266|  1.58k|                        break;
  267|  1.58k|                    }
  268|       |
  269|  1.44k|                    program.m_JumpData[label_name] =
  270|  1.44k|                            static_cast<std::uint32_t>(program.m_Instructions.size());
  271|  1.44k|                    label_count += 1u;
  272|       |
  273|       |                    //DLX_INFO("Added jump label {} -> {}", label_name,
  274|       |                    //             program.m_Instructions.size());
  275|       |
  276|  1.44k|                    break;
  277|  3.02k|                }
  278|       |
  279|  83.7k|                case Token::Type::OpCode: {
  ------------------
  |  Branch (279:17): [True: 83.7k, False: 240k]
  ------------------
  280|  83.7k|                    if (line_has_instruction)
  ------------------
  |  Branch (280:25): [True: 50.5k, False: 33.1k]
  ------------------
  281|  50.5k|                    {
  282|  50.5k|                        program.AddParseError(
  283|  50.5k|                                ConstructOneInstructionPerLineParseError(current_token));
  284|  50.5k|                        break;
  285|  50.5k|                    }
  286|       |
  287|  33.1k|                    label_count = 0u;
  288|       |
  289|       |                    // Handle normal instructions
  290|  33.1k|                    PHI_ASSERT(current_token.HasHint());
  291|  33.1k|                    OpCode opcode = static_cast<OpCode>(current_token.GetHint());
  292|       |
  293|       |                    //DLX_INFO("Instruction opcode: {}", dlx::enum_name(opcode));
  294|       |
  295|  33.1k|                    const InstructionInfo& info = LookUpIntructionInfo(opcode);
  296|       |
  297|       |                    // Make sure we got no problems here
  298|  33.1k|                    PHI_ASSERT(info.GetArgumentType(0_u8) != ArgumentType::Unknown);
  299|  33.1k|                    PHI_ASSERT(info.GetArgumentType(1_u8) != ArgumentType::Unknown);
  300|  33.1k|                    PHI_ASSERT(info.GetArgumentType(2_u8) != ArgumentType::Unknown);
  301|  33.1k|                    PHI_ASSERT(info.GetExecutor());
  302|       |
  303|  33.1k|                    const phi::u8 number_of_argument_required = info.GetNumberOfRequiredArguments();
  304|       |                    //DLX_INFO("Instruction requires {} arguments",
  305|       |                    //             number_of_argument_required.unsafe());
  306|       |
  307|       |                    // Create instruction
  308|  33.1k|                    Instruction  instruction(info, current_token.GetLineNumber());
  309|  33.1k|                    phi::boolean consumed_comma{false};
  310|       |
  311|       |                    // Parse arguments
  312|  54.5k|                    for (phi::u8 argument_num{0_u8}; argument_num < number_of_argument_required;)
  ------------------
  |  Branch (312:54): [True: 46.4k, False: 8.14k]
  ------------------
  313|  46.4k|                    {
  314|       |                        // Get next token
  315|  46.4k|                        if (!tokens.has_more())
  ------------------
  |  Branch (315:29): [True: 172, False: 46.2k]
  ------------------
  316|    172|                        {
  317|    172|                            program.AddParseError(ConstructTooFewArgumentsParseError(
  318|    172|                                    current_token, number_of_argument_required.unsafe(),
  319|    172|                                    argument_num.unsafe()));
  320|    172|                            break;
  321|    172|                        }
  322|       |
  323|  46.2k|                        const Token& token = tokens.consume();
  324|       |
  325|       |                        // Skip commas
  326|  46.2k|                        if (token.GetType() == Token::Type::Comma)
  ------------------
  |  Branch (326:29): [True: 5.83k, False: 40.4k]
  ------------------
  327|  5.83k|                        {
  328|  5.83k|                            if (consumed_comma)
  ------------------
  |  Branch (328:33): [True: 153, False: 5.68k]
  ------------------
  329|    153|                            {
  330|    153|                                program.AddParseError(ConstructTooManyCommaParseError(token));
  331|    153|                            }
  332|       |
  333|  5.83k|                            consumed_comma = true;
  334|       |                            //DLX_DEBUG("Skipping comma");
  335|  5.83k|                            continue;
  336|  5.83k|                        }
  337|       |
  338|  40.4k|                        if (token.GetType() == Token::Type::NewLine)
  ------------------
  |  Branch (338:29): [True: 13.3k, False: 27.1k]
  ------------------
  339|  13.3k|                        {
  340|  13.3k|                            program.AddParseError(ConstructTooFewArgumentsParseError(
  341|  13.3k|                                    token, number_of_argument_required.unsafe(),
  342|  13.3k|                                    argument_num.unsafe()));
  343|  13.3k|                            break;
  344|  13.3k|                        }
  345|       |
  346|  27.1k|                        phi::optional<InstructionArgument> optional_parsed_argument =
  347|  27.1k|                                parse_instruction_argument(
  348|  27.1k|                                        token, info.GetArgumentType(argument_num), tokens, program);
  349|  27.1k|                        if (!optional_parsed_argument.has_value())
  ------------------
  |  Branch (349:29): [True: 11.5k, False: 15.5k]
  ------------------
  350|  11.5k|                        {
  351|       |                            // The parse_instruction_argument function should already have added a parse error with more detail
  352|  11.5k|                            break;
  353|  11.5k|                        }
  354|       |
  355|       |                        // Successfully parsed one argument
  356|  15.5k|                        InstructionArgument parsed_argument = optional_parsed_argument.value();
  357|       |
  358|  15.5k|                        instruction.SetArgument(argument_num, parsed_argument);
  359|  15.5k|                        argument_num++;
  360|  15.5k|                        consumed_comma = false;
  361|       |
  362|       |                        //DLX_INFO("Successfully parsed argument {}", argument_num.unsafe());
  363|  15.5k|                    }
  364|       |
  365|       |                    //DLX_INFO("Successfully parsed instruction '{}'",
  366|       |                    //            instruction.DebugInfo());
  367|  33.1k|                    program.m_Instructions.emplace_back(instruction);
  368|  33.1k|                    line_has_instruction = true;
  369|  33.1k|                    break;
  370|  83.7k|                }
  371|       |
  372|  31.6k|                default:
  ------------------
  |  Branch (372:17): [True: 31.6k, False: 293k]
  ------------------
  373|  31.6k|                    Token::Type expected_token_type = Token::Type::Unknown;
  374|  31.6k|                    if (line_has_instruction)
  ------------------
  |  Branch (374:25): [True: 18.0k, False: 13.5k]
  ------------------
  375|  18.0k|                    {
  376|  18.0k|                        expected_token_type = Token::Type::NewLine;
  377|  18.0k|                    }
  378|       |
  379|  31.6k|                    program.AddParseError(
  380|  31.6k|                            ConstructUnexpectedTokenParseError(current_token, expected_token_type));
  381|  31.6k|                    break;
  382|   324k|            }
  383|   324k|        }
  384|       |
  385|       |        // Check for empty labels
  386|  4.36k|        if (label_count > 0u)
  ------------------
  |  Branch (386:13): [True: 180, False: 4.18k]
  ------------------
  387|    180|        {
  388|  1.77k|            for (auto it = tokens.rbegin(); label_count > 0u; ++it)
  ------------------
  |  Branch (388:45): [True: 1.59k, False: 180]
  ------------------
  389|  1.59k|            {
  390|  1.59k|                PHI_ASSERT(it != tokens.rend(), "Iterator should never reach the end");
  391|       |
  392|  1.59k|                const Token& token = *it;
  393|  1.59k|                if (token.GetType() == Token::Type::LabelIdentifier)
  ------------------
  |  Branch (393:21): [True: 995, False: 603]
  ------------------
  394|    995|                {
  395|    995|                    program.AddParseError(ConstructEmptyLabelParseError(token));
  396|    995|                    --label_count;
  397|    995|                }
  398|  1.59k|            }
  399|    180|        }
  400|       |
  401|  4.36k|        return program;
  402|  4.36k|    }
_ZN3dlx6Parser5ParseENSt3__117basic_string_viewIcNS1_11char_traitsIcEEEE:
  405|  4.36k|    {
  406|  4.36k|        TokenStream tokens = Tokenize(source);
  407|  4.36k|        return Parse(tokens);
  408|  4.36k|    }
Parser.cpp:_ZN3dlxL26parse_instruction_argumentERKNS_5TokenENS_12ArgumentTypeERNS_11TokenStreamERNS_13ParsedProgramE:
   33|  27.1k|    {
   34|       |        // DLX_INFO("Parsing argument with token '{}' and expected type '{}'", token.DebugInfo(),
   35|       |        //              dlx::enum_name(expected_argument_type));
   36|       |
   37|  27.1k|        switch (token.GetType())
   38|  27.1k|        {
   39|  1.23k|            case Token::Type::IntegerLiteral: {
  ------------------
  |  Branch (39:13): [True: 1.23k, False: 25.9k]
  ------------------
   40|  1.23k|                if (!ArgumentTypeIncludes(expected_argument_type,
  ------------------
  |  Branch (40:21): [True: 178, False: 1.05k]
  ------------------
   41|  1.23k|                                          ArgumentType::AddressDisplacement))
   42|    178|                {
   43|    178|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
   44|    178|                            token, expected_argument_type, ArgumentType::AddressDisplacement));
   45|       |
   46|    178|                    return {};
   47|    178|                }
   48|       |
   49|       |                // Get address displacement
   50|  1.05k|                PHI_ASSERT(token.HasHint());
   51|       |
   52|  1.05k|                std::int16_t value = static_cast<std::int16_t>(token.GetHint());
   53|       |
   54|  1.05k|                if (!tokens.has_x_more(3u))
  ------------------
  |  Branch (54:21): [True: 6, False: 1.05k]
  ------------------
   55|      6|                {
   56|      6|                    program.AddParseError(
   57|      6|                            ConstructTooFewArgumentsAddressDisplacementParseError(token));
   58|      6|                    return {};
   59|      6|                }
   60|       |
   61|  1.05k|                auto         it           = tokens.current_position();
   62|  1.05k|                const Token& first_token  = tokens.consume();
   63|  1.05k|                const Token& second_token = tokens.consume();
   64|  1.05k|                const Token& third_token  = tokens.consume();
   65|       |
   66|  1.05k|                if (first_token.GetType() != Token::Type::OpenBracket)
  ------------------
  |  Branch (66:21): [True: 1.05k, False: 0]
  ------------------
   67|  1.05k|                {
   68|  1.05k|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   69|  1.05k|                            first_token, Token::Type::OpenBracket));
   70|  1.05k|                    return {};
   71|  1.05k|                }
   72|       |
   73|       |                // Second token is the register
   74|      0|                if (second_token.GetType() != Token::Type::RegisterInt)
  ------------------
  |  Branch (74:21): [True: 0, False: 0]
  ------------------
   75|      0|                {
   76|      0|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   77|      0|                            second_token, Token::Type::RegisterInt));
   78|      0|                    return {};
   79|      0|                }
   80|       |
   81|      0|                if (third_token.GetType() != Token::Type::ClosingBracket)
  ------------------
  |  Branch (81:21): [True: 0, False: 0]
  ------------------
   82|      0|                {
   83|      0|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   84|      0|                            third_token, Token::Type::ClosingBracket));
   85|      0|                    return {};
   86|      0|                }
   87|       |
   88|       |                // Consume the 3 tokens
   89|      0|                tokens.set_position(it + 3u);
   90|       |
   91|       |                //DLX_INFO("Parsed address displacement with '{}' displacement and Register '{}'",
   92|       |                //             value, dlx::enum_name(reg_id));
   93|       |
   94|      0|                return ConstructInstructionArgumentAddressDisplacement(
   95|      0|                        static_cast<IntRegisterID>(second_token.GetHint()), value);
   96|      0|            }
   97|  9.29k|            case Token::Type::RegisterInt: {
  ------------------
  |  Branch (97:13): [True: 9.29k, False: 17.8k]
  ------------------
   98|  9.29k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::IntRegister))
  ------------------
  |  Branch (98:21): [True: 77, False: 9.21k]
  ------------------
   99|     77|                {
  100|     77|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  101|     77|                            token, expected_argument_type, ArgumentType::IntRegister));
  102|     77|                    return {};
  103|     77|                }
  104|       |
  105|       |                //DLX_INFO("Parsed identifier as int register {}",
  106|       |                //             dlx::enum_name(reg_id));
  107|       |
  108|  9.21k|                return ConstructInstructionArgumentRegisterInt(
  109|  9.21k|                        static_cast<IntRegisterID>(token.GetHint()));
  110|  9.29k|            }
  111|  3.30k|            case Token::Type::RegisterFloat: {
  ------------------
  |  Branch (111:13): [True: 3.30k, False: 23.8k]
  ------------------
  112|  3.30k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::FloatRegister))
  ------------------
  |  Branch (112:21): [True: 406, False: 2.89k]
  ------------------
  113|    406|                {
  114|    406|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  115|    406|                            token, expected_argument_type, ArgumentType::FloatRegister));
  116|    406|                    return {};
  117|    406|                }
  118|       |
  119|       |                //DLX_INFO("Parsed identifier as float register {}",
  120|       |                //             dlx::enum_name(float_reg_id));
  121|       |
  122|  2.89k|                return ConstructInstructionArgumentRegisterFloat(
  123|  2.89k|                        static_cast<FloatRegisterID>(token.GetHint()));
  124|  3.30k|            }
  125|    678|            case Token::Type::RegisterStatus: {
  ------------------
  |  Branch (125:13): [True: 678, False: 26.4k]
  ------------------
  126|    678|                program.AddParseError(ConstructReservedIdentiferParseError(token));
  127|       |
  128|    678|                return {};
  129|  3.30k|            }
  130|  3.31k|            case Token::Type::LabelIdentifier: {
  ------------------
  |  Branch (130:13): [True: 3.31k, False: 23.8k]
  ------------------
  131|       |                // Parse as Label
  132|  3.31k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::Label))
  ------------------
  |  Branch (132:21): [True: 203, False: 3.11k]
  ------------------
  133|    203|                {
  134|    203|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  135|    203|                            token, expected_argument_type, ArgumentType::Label));
  136|    203|                    return {};
  137|    203|                }
  138|       |
  139|  3.11k|                if (IsReservedIdentifier(token.GetText()))
  ------------------
  |  Branch (139:21): [True: 0, False: 3.11k]
  ------------------
  140|      0|                {
  141|      0|                    program.AddParseError(ConstructReservedIdentiferParseError(token));
  142|      0|                    return {};
  143|      0|                }
  144|       |
  145|  3.11k|                if (!IsValidIdentifier(token.GetText()))
  ------------------
  |  Branch (145:21): [True: 2.04k, False: 1.06k]
  ------------------
  146|  2.04k|                {
  147|  2.04k|                    program.AddParseError(ConstructInvalidLabelIdentifierParseError(token));
  148|  2.04k|                    return {};
  149|  2.04k|                }
  150|       |
  151|       |                //DLX_INFO("Parsed Label identifier as '{}'", token.GetText());
  152|       |
  153|  1.06k|                return ConstructInstructionArgumentLabel(token.GetText());
  154|  3.11k|            }
  155|  3.21k|            case Token::Type::ImmediateInteger: {
  ------------------
  |  Branch (155:13): [True: 3.21k, False: 23.9k]
  ------------------
  156|  3.21k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::ImmediateInteger))
  ------------------
  |  Branch (156:21): [True: 744, False: 2.47k]
  ------------------
  157|    744|                {
  158|    744|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  159|    744|                            token, expected_argument_type, ArgumentType::ImmediateInteger));
  160|    744|                    return {};
  161|    744|                }
  162|       |
  163|  2.47k|                if (token.HasHint())
  ------------------
  |  Branch (163:21): [True: 2.40k, False: 69]
  ------------------
  164|  2.40k|                {
  165|  2.40k|                    return ConstructInstructionArgumentImmediateValue(
  166|  2.40k|                            static_cast<std::int16_t>(token.GetHint()));
  167|  2.40k|                }
  168|       |
  169|     69|                program.AddParseError(ConstructInvalidNumberParseError(token));
  170|     69|                return {};
  171|  2.47k|            }
  172|       |
  173|  6.09k|            default:
  ------------------
  |  Branch (173:13): [True: 6.09k, False: 21.0k]
  ------------------
  174|  6.09k|                program.AddParseError(
  175|  6.09k|                        ConstructUnexpectedTokenParseError(token, Token::Type::Unknown));
  176|  6.09k|                return {};
  177|  27.1k|        }
  178|  27.1k|    }
Parser.cpp:_ZZN3dlx6Parser5ParseERNS_11TokenStreamEENK3$_0clERKNS_5TokenE:
  247|  17.8k|                                tokens.find_first_token_if([&](const Token& t) {
  248|  17.8k|                                    if (t.GetType() == Token::Type::LabelIdentifier)
  ------------------
  |  Branch (248:41): [True: 7.32k, False: 10.5k]
  ------------------
  249|  7.32k|                                    {
  250|  7.32k|                                        std::string_view token_label_name = t.GetText();
  251|  7.32k|                                        token_label_name.remove_suffix(1);
  252|       |
  253|  7.32k|                                        if (token_label_name == label_name)
  ------------------
  |  Branch (253:45): [True: 1.58k, False: 5.74k]
  ------------------
  254|  1.58k|                                        {
  255|  1.58k|                                            return true;
  256|  1.58k|                                        }
  257|  7.32k|                                    }
  258|       |
  259|  16.2k|                                    return false;
  260|  17.8k|                                });

_ZN3dlx9ProcessorC2Ev:
   64|      1|    {
   65|       |        // Mark R0 as ready only
   66|      1|        m_IntRegisters[0].SetReadOnly(true);
   67|      1|    }
_ZN3dlx9Processor14GetIntRegisterENS_13IntRegisterIDE:
   70|  2.72M|    {
   71|  2.72M|        PHI_ASSERT(id != IntRegisterID::None);
   72|  2.72M|        phi::size_t id_value = phi::to_underlying(id);
   73|       |
   74|  2.72M|        PHI_ASSERT(id_value < m_IntRegisters.size());
   75|       |
   76|  2.72M|        return m_IntRegisters[id_value];
   77|  2.72M|    }
_ZNK3dlx9Processor14GetIntRegisterENS_13IntRegisterIDE:
   81|  3.93M|    {
   82|  3.93M|        PHI_ASSERT(id != IntRegisterID::None);
   83|  3.93M|        phi::size_t id_value = phi::to_underlying(id);
   84|       |
   85|  3.93M|        PHI_ASSERT(id_value < m_IntRegisters.size());
   86|       |
   87|  3.93M|        return m_IntRegisters[id_value];
   88|  3.93M|    }
_ZNK3dlx9Processor25IntRegisterGetSignedValueENS_13IntRegisterIDE:
   91|  2.45M|    {
   92|  2.45M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
   93|  2.45M|                                             RegisterAccessType::Signed),
   94|  2.45M|                   "Mismatch for instruction access type");
   95|       |
   96|  2.45M|        const phi::size_t id_value = phi::to_underlying(id);
   97|       |
   98|  2.45M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
   99|  2.45M|        const IntRegisterValueType register_value_type = m_IntRegistersValueTypes[id_value];
  100|  2.45M|        if (register_value_type != IntRegisterValueType::NotSet &&
  ------------------
  |  Branch (100:13): [True: 1.68M, False: 763k]
  ------------------
  101|  2.45M|            register_value_type != IntRegisterValueType::Signed)
  ------------------
  |  Branch (101:13): [True: 652k, False: 1.03M]
  ------------------
  102|   652k|        {
  103|   652k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|   652k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  104|   652k|        }
  105|       |
  106|  2.45M|        return GetIntRegister(id).GetSignedValue();
  107|  2.45M|    }
_ZNK3dlx9Processor27IntRegisterGetUnsignedValueENS_13IntRegisterIDE:
  110|  1.48M|    {
  111|  1.48M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  112|  1.48M|                                             RegisterAccessType::Unsigned),
  113|  1.48M|                   "Mismatch for instruction access type");
  114|       |
  115|  1.48M|        const phi::size_t id_value = phi::to_underlying(id);
  116|       |
  117|  1.48M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  118|  1.48M|        const IntRegisterValueType register_value_type = m_IntRegistersValueTypes[id_value];
  119|  1.48M|        if (register_value_type != IntRegisterValueType::NotSet &&
  ------------------
  |  Branch (119:13): [True: 795k, False: 692k]
  ------------------
  120|  1.48M|            register_value_type != IntRegisterValueType::Unsigned)
  ------------------
  |  Branch (120:13): [True: 485k, False: 309k]
  ------------------
  121|   485k|        {
  122|   485k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|   485k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  123|   485k|        }
  124|       |
  125|  1.48M|        return GetIntRegister(id).GetUnsignedValue();
  126|  1.48M|    }
_ZN3dlx9Processor25IntRegisterSetSignedValueENS_13IntRegisterIDEN3phi7integerIiEE:
  129|  1.56M|    {
  130|  1.56M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  131|  1.56M|                                             RegisterAccessType::Signed),
  132|  1.56M|                   "Mismatch for instruction access type");
  133|       |
  134|  1.56M|        IntRegister& reg = GetIntRegister(id);
  135|       |
  136|  1.56M|        if (reg.IsReadOnly())
  ------------------
  |  Branch (136:13): [True: 388k, False: 1.17M]
  ------------------
  137|   388k|        {
  138|   388k|            return;
  139|   388k|        }
  140|       |
  141|  1.17M|        reg.SetSignedValue(value);
  142|       |
  143|  1.17M|        const phi::size_t id_value = phi::to_underlying(id);
  144|       |
  145|  1.17M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  146|  1.17M|        m_IntRegistersValueTypes[id_value] = IntRegisterValueType::Signed;
  147|  1.17M|    }
_ZN3dlx9Processor27IntRegisterSetUnsignedValueENS_13IntRegisterIDEN3phi7integerIjEE:
  150|  1.16M|    {
  151|  1.16M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  152|  1.16M|                                             RegisterAccessType::Unsigned),
  153|  1.16M|                   "Mismatch for instruction access type");
  154|       |
  155|  1.16M|        IntRegister& reg = GetIntRegister(id);
  156|       |
  157|  1.16M|        if (reg.IsReadOnly())
  ------------------
  |  Branch (157:13): [True: 222k, False: 939k]
  ------------------
  158|   222k|        {
  159|   222k|            return;
  160|   222k|        }
  161|       |
  162|   939k|        reg.SetUnsignedValue(value);
  163|       |
  164|   939k|        const phi::size_t id_value = phi::to_underlying(id);
  165|       |
  166|   939k|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  167|   939k|        m_IntRegistersValueTypes[id_value] = IntRegisterValueType::Unsigned;
  168|   939k|    }
_ZN3dlx9Processor16GetFloatRegisterENS_15FloatRegisterIDE:
  171|  1.88M|    {
  172|  1.88M|        PHI_ASSERT(id != FloatRegisterID::None);
  173|  1.88M|        const phi::size_t id_value = phi::to_underlying(id);
  174|       |
  175|  1.88M|        PHI_ASSERT(id_value < m_FloatRegisters.size());
  176|       |
  177|  1.88M|        return m_FloatRegisters[id_value];
  178|  1.88M|    }
_ZNK3dlx9Processor16GetFloatRegisterENS_15FloatRegisterIDE:
  182|   607k|    {
  183|   607k|        PHI_ASSERT(id != FloatRegisterID::None);
  184|   607k|        const phi::size_t id_value = phi::to_underlying(id);
  185|       |
  186|   607k|        PHI_ASSERT(id_value < m_FloatRegisters.size());
  187|       |
  188|   607k|        return m_FloatRegisters[id_value];
  189|   607k|    }
_ZNK3dlx9Processor26FloatRegisterGetFloatValueENS_15FloatRegisterIDE:
  192|   607k|    {
  193|   607k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  194|   607k|                                             RegisterAccessType::Float),
  195|   607k|                   "Mismatch for instruction access type");
  196|       |
  197|   607k|        const phi::size_t id_value = phi::to_underlying(id);
  198|       |
  199|   607k|        PHI_ASSERT(id_value < m_FloatRegistersValueTypes.size());
  200|   607k|        const FloatRegisterValueType register_value_type = m_FloatRegistersValueTypes[id_value];
  201|   607k|        if (register_value_type != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (201:13): [True: 588k, False: 18.7k]
  ------------------
  202|   607k|            register_value_type != FloatRegisterValueType::Float)
  ------------------
  |  Branch (202:13): [True: 214k, False: 374k]
  ------------------
  203|   214k|        {
  204|       |            /*
  205|       |            DLX_WARN("Mismatch for register value type");
  206|       |            */
  207|   214k|        }
  208|       |
  209|   607k|        const FloatRegister& reg = GetFloatRegister(id);
  210|       |
  211|   607k|        return reg.GetValue();
  212|   607k|    }
_ZN3dlx9Processor27FloatRegisterGetDoubleValueENS_15FloatRegisterIDE:
  215|   764k|    {
  216|   764k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  217|   764k|                                             RegisterAccessType::Double),
  218|   764k|                   "Mismatch for instruction access type");
  219|       |
  220|   764k|        if (phi::to_underlying(id) % 2 == 1)
  ------------------
  |  Branch (220:13): [True: 13, False: 764k]
  ------------------
  221|     13|        {
  222|     13|            Raise(Exception::MisalignedRegisterAccess);
  223|     13|            return {0.0};
  224|     13|        }
  225|       |
  226|   764k|        const phi::size_t id_value = phi::to_underlying(id);
  227|       |
  228|   764k|        PHI_ASSERT(id_value + 1u < m_FloatRegistersValueTypes.size());
  229|   764k|        const FloatRegisterValueType register_value_type_low = m_FloatRegistersValueTypes[id_value];
  230|   764k|        if (register_value_type_low != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (230:13): [True: 750k, False: 14.2k]
  ------------------
  231|   764k|            register_value_type_low != FloatRegisterValueType::DoubleLow)
  ------------------
  |  Branch (231:13): [True: 475k, False: 274k]
  ------------------
  232|   475k|        {
  233|   475k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|   475k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  234|   475k|        }
  235|       |
  236|   764k|        const FloatRegisterValueType register_value_type_high =
  237|   764k|                m_FloatRegistersValueTypes[id_value + 1u];
  238|   764k|        if (register_value_type_high != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (238:13): [True: 750k, False: 14.2k]
  ------------------
  239|   764k|            register_value_type_high != FloatRegisterValueType::DoubleHigh)
  ------------------
  |  Branch (239:13): [True: 131, False: 750k]
  ------------------
  240|    131|        {
  241|    131|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|    131|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  242|    131|        }
  243|       |
  244|   764k|        const FloatRegister& first_reg = GetFloatRegister(id);
  245|   764k|        const FloatRegister& second_reg =
  246|   764k|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<std::size_t>(id) + 1));
  247|       |
  248|   764k|        const float first_value  = first_reg.GetValue().unsafe();
  249|   764k|        const float second_value = second_reg.GetValue().unsafe();
  250|       |
  251|       |        // TODO: Don't invoke undefined behavior this way. Instead use union type punning
  252|   764k|        PHI_CLANG_SUPPRESS_WARNING_WITH_PUSH("-Wundefined-reinterpret-cast")
  253|       |
  254|   764k|        const std::uint32_t first_value_bits =
  255|   764k|                *reinterpret_cast<const std::uint32_t*>(&first_value);
  256|   764k|        const std::uint32_t second_value_bits =
  257|   764k|                *reinterpret_cast<const std::uint32_t*>(&second_value);
  258|       |
  259|   764k|        std::uint64_t final_value_bits =
  260|   764k|                static_cast<std::uint64_t>(second_value_bits) << 32u | first_value_bits;
  261|       |
  262|   764k|        return *reinterpret_cast<double*>(&final_value_bits);
  263|       |
  264|   764k|        PHI_CLANG_SUPPRESS_WARNING_POP()
  265|   764k|    }
_ZN3dlx9Processor26FloatRegisterSetFloatValueENS_15FloatRegisterIDEN3phi14floating_pointIfEE:
  268|   183k|    {
  269|   183k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  270|   183k|                                             RegisterAccessType::Float),
  271|   183k|                   "Mismatch for instruction access type");
  272|       |
  273|   183k|        FloatRegister& reg = GetFloatRegister(id);
  274|       |
  275|   183k|        reg.SetValue(value);
  276|       |
  277|   183k|        const phi::size_t id_value = phi::to_underlying(id);
  278|       |
  279|   183k|        PHI_ASSERT(id_value < m_FloatRegistersValueTypes.size());
  280|   183k|        m_FloatRegistersValueTypes[id_value] = FloatRegisterValueType::Float;
  281|   183k|    }
_ZN3dlx9Processor27FloatRegisterSetDoubleValueENS_15FloatRegisterIDEN3phi14floating_pointIdEE:
  284|  84.2k|    {
  285|  84.2k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  286|  84.2k|                                             RegisterAccessType::Double),
  287|  84.2k|                   "Mismatch for instruction access type");
  288|       |
  289|  84.2k|        if (phi::to_underlying(id) % 2 == 1)
  ------------------
  |  Branch (289:13): [True: 2, False: 84.1k]
  ------------------
  290|      2|        {
  291|      2|            Raise(Exception::MisalignedRegisterAccess);
  292|      2|            return;
  293|      2|        }
  294|       |
  295|  84.1k|        const constexpr std::uint64_t first_32_bits  = 0b11111111'11111111'11111111'11111111;
  296|  84.1k|        const constexpr std::uint64_t second_32_bits = first_32_bits << 32u;
  297|       |
  298|  84.1k|        double              value_raw  = value.unsafe();
  299|  84.1k|        const std::uint64_t value_bits = *reinterpret_cast<std::uint64_t*>(&value_raw);
  300|       |
  301|  84.1k|        const std::uint32_t first_bits  = value_bits & first_32_bits;
  302|  84.1k|        const std::uint32_t second_bits = (value_bits & second_32_bits) >> 32u;
  303|       |
  304|  84.1k|        const float first_value  = *reinterpret_cast<const float*>(&first_bits);
  305|  84.1k|        const float second_value = *reinterpret_cast<const float*>(&second_bits);
  306|       |
  307|  84.1k|        FloatRegister& first_reg = GetFloatRegister(id);
  308|  84.1k|        FloatRegister& second_reg =
  309|  84.1k|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<std::size_t>(id) + 1));
  310|       |
  311|  84.1k|        first_reg.SetValue(first_value);
  312|  84.1k|        second_reg.SetValue(second_value);
  313|       |
  314|  84.1k|        const phi::size_t id_value = phi::to_underlying(id);
  315|       |
  316|  84.1k|        PHI_ASSERT(id_value + 1u < m_FloatRegistersValueTypes.size());
  317|  84.1k|        m_FloatRegistersValueTypes[id_value]      = FloatRegisterValueType::DoubleLow;
  318|  84.1k|        m_FloatRegistersValueTypes[id_value + 1u] = FloatRegisterValueType::DoubleHigh;
  319|  84.1k|    }
_ZN3dlx9Processor7GetFPSREv:
  322|   497k|    {
  323|   497k|        return m_FPSR;
  324|   497k|    }
_ZNK3dlx9Processor7GetFPSREv:
  327|   867k|    {
  328|   867k|        return m_FPSR;
  329|   867k|    }
_ZNK3dlx9Processor12GetFPSRValueEv:
  332|   867k|    {
  333|   867k|        const StatusRegister& status_reg = GetFPSR();
  334|       |
  335|   867k|        return status_reg.Get();
  336|   867k|    }
_ZN3dlx9Processor12SetFPSRValueEN3phi7booleanE:
  339|   497k|    {
  340|   497k|        StatusRegister& status_reg = GetFPSR();
  341|       |
  342|   497k|        status_reg.SetStatus(value);
  343|   497k|    }
_ZN3dlx9Processor18ExecuteInstructionERKNS_11InstructionE:
  346|  4.81M|    {
  347|  4.81M|        m_CurrentInstructionAccessType = inst.GetInfo().GetRegisterAccessType();
  348|       |
  349|  4.81M|        inst.Execute(*this);
  350|  4.81M|    }
_ZN3dlx9Processor11LoadProgramERNS_13ParsedProgramE:
  353|  4.36k|    {
  354|  4.36k|        if (!program.m_ParseErrors.empty())
  ------------------
  |  Branch (354:13): [True: 3.38k, False: 977]
  ------------------
  355|  3.38k|        {
  356|  3.38k|            DLX_WARN("Trying to load program with parsing errors");
  ------------------
  |  |    8|  3.38k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  357|  3.38k|            return false;
  358|  3.38k|        }
  359|       |
  360|    977|        m_CurrentProgram = &program;
  361|       |
  362|    977|        m_ProgramCounter               = 0u;
  363|    977|        m_Halted                       = false;
  364|    977|        m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  365|    977|        m_LastRaisedException          = Exception::None;
  366|    977|        m_CurrentStepCount             = 0u;
  367|       |
  368|    977|        return true;
  369|  4.36k|    }
_ZNK3dlx9Processor18GetCurrentProgrammEv:
  373|  1.45M|    {
  374|  1.45M|        return m_CurrentProgram;
  375|  1.45M|    }
_ZN3dlx9Processor11ExecuteStepEv:
  378|  4.81M|    {
  379|       |        // No nothing when no program is loaded
  380|  4.81M|        if (!m_CurrentProgram)
  ------------------
  |  Branch (380:13): [True: 0, False: 4.81M]
  ------------------
  381|      0|        {
  382|      0|            return;
  383|      0|        }
  384|       |
  385|       |        // Halt if there are no instruction to execute
  386|  4.81M|        if (m_CurrentProgram->m_Instructions.empty())
  ------------------
  |  Branch (386:13): [True: 73, False: 4.81M]
  ------------------
  387|     73|        {
  388|     73|            m_Halted                       = true;
  389|     73|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  390|     73|        }
  391|       |
  392|       |        // Do nothing when processor is halted
  393|  4.81M|        if (m_Halted)
  ------------------
  |  Branch (393:13): [True: 73, False: 4.81M]
  ------------------
  394|     73|        {
  395|     73|            return;
  396|     73|        }
  397|       |
  398|       |        // Increase Next program counter (may be later overwritten by branch instructions)
  399|  4.81M|        m_NextProgramCounter = m_ProgramCounter + 1u;
  400|       |
  401|       |        // Get current instruction pointed to by the program counter
  402|  4.81M|        const auto& current_instruction =
  403|  4.81M|                m_CurrentProgram->m_Instructions.at(m_ProgramCounter.unsafe());
  404|       |
  405|       |        // Execute current instruction
  406|  4.81M|        ExecuteInstruction(current_instruction);
  407|       |
  408|       |        // Stop executing if the last instruction halted the processor
  409|  4.81M|        if (m_Halted)
  ------------------
  |  Branch (409:13): [True: 91, False: 4.81M]
  ------------------
  410|     91|        {
  411|     91|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  412|     91|            return;
  413|     91|        }
  414|       |
  415|  4.81M|        m_ProgramCounter = m_NextProgramCounter;
  416|       |
  417|  4.81M|        ++m_CurrentStepCount;
  418|       |
  419|  4.81M|        if ((m_MaxNumberOfSteps != 0u && m_CurrentStepCount >= m_MaxNumberOfSteps) ||
  ------------------
  |  Branch (419:13): [True: 813, False: 4.81M]
  |  Branch (419:14): [True: 4.81M, False: 0]
  |  Branch (419:42): [True: 481, False: 4.81M]
  ------------------
  420|  4.81M|            (m_ProgramCounter >= m_CurrentProgram->m_Instructions.size()))
  ------------------
  |  Branch (420:13): [True: 332, False: 4.81M]
  ------------------
  421|    813|        {
  422|    813|            m_Halted                       = true;
  423|    813|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  424|    813|        }
  425|  4.81M|    }
_ZN3dlx9Processor21ExecuteCurrentProgramEv:
  428|    977|    {
  429|       |        // Do nothing when no program is loaded
  430|    977|        if (!m_CurrentProgram)
  ------------------
  |  Branch (430:13): [True: 0, False: 977]
  ------------------
  431|      0|        {
  432|      0|            return;
  433|      0|        }
  434|       |
  435|    977|        m_ProgramCounter               = 0u;
  436|    977|        m_Halted                       = false;
  437|    977|        m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  438|    977|        m_LastRaisedException          = Exception::None;
  439|    977|        m_CurrentStepCount             = 0u;
  440|       |
  441|  4.81M|        while (!m_Halted)
  ------------------
  |  Branch (441:16): [True: 4.81M, False: 977]
  ------------------
  442|  4.81M|        {
  443|  4.81M|            ExecuteStep();
  444|  4.81M|        }
  445|       |
  446|    977|        PHI_ASSERT(m_CurrentInstructionAccessType == RegisterAccessType::Ignored,
  447|    977|                   "RegisterAccessType was not reset correctly");
  448|    977|    }
_ZN3dlx9Processor14ClearRegistersEv:
  464|  4.36k|    {
  465|  4.36k|        for (auto& reg : m_IntRegisters)
  ------------------
  |  Branch (465:24): [True: 139k, False: 4.36k]
  ------------------
  466|   139k|        {
  467|   139k|            reg.SetSignedValue(0);
  468|   139k|        }
  469|       |
  470|  4.36k|        for (auto& reg : m_FloatRegisters)
  ------------------
  |  Branch (470:24): [True: 139k, False: 4.36k]
  ------------------
  471|   139k|        {
  472|   139k|            reg.SetValue(0.0f);
  473|   139k|        }
  474|       |
  475|  4.36k|        m_FPSR.SetStatus(false);
  476|  4.36k|    }
_ZN3dlx9Processor11ClearMemoryEv:
  479|  4.36k|    {
  480|  4.36k|        m_MemoryBlock.Clear();
  481|  4.36k|    }
_ZN3dlx9Processor5RaiseENS_9ExceptionE:
  488|   156k|    {
  489|   156k|        PHI_ASSERT(exception != Exception::None, "Cannot raise None exception");
  490|       |
  491|   156k|        m_LastRaisedException = exception;
  492|       |
  493|   156k|        switch (exception)
  494|   156k|        {
  495|      6|            case Exception::DivideByZero:
  ------------------
  |  Branch (495:13): [True: 6, False: 156k]
  ------------------
  496|      6|                m_Halted = true;
  497|      6|                DLX_ERROR("Division through zero");
  ------------------
  |  |    9|      6|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  498|      6|                return;
  499|  46.2k|            case Exception::Overflow:
  ------------------
  |  Branch (499:13): [True: 46.2k, False: 110k]
  ------------------
  500|  46.2k|                DLX_WARN("Overflow");
  ------------------
  |  |    8|  46.2k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  501|  46.2k|                return;
  502|  48.7k|            case Exception::Underflow:
  ------------------
  |  Branch (502:13): [True: 48.7k, False: 108k]
  ------------------
  503|  48.7k|                DLX_WARN("Underflow");
  ------------------
  |  |    8|  48.7k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  504|  48.7k|                return;
  505|      1|            case Exception::Trap:
  ------------------
  |  Branch (505:13): [True: 1, False: 156k]
  ------------------
  506|      1|                m_Halted = true;
  507|      1|                DLX_ERROR("Trapped");
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  508|      1|                return;
  509|      8|            case Exception::Halt:
  ------------------
  |  Branch (509:13): [True: 8, False: 156k]
  ------------------
  510|      8|                m_Halted = true;
  511|      8|                return;
  512|     45|            case Exception::UnknownLabel:
  ------------------
  |  Branch (512:13): [True: 45, False: 156k]
  ------------------
  513|     45|                m_Halted = true;
  514|     45|                DLX_ERROR("Unknown label");
  ------------------
  |  |    9|     45|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  515|     45|                return;
  516|  61.8k|            case Exception::BadShift:
  ------------------
  |  Branch (516:13): [True: 61.8k, False: 95.0k]
  ------------------
  517|  61.8k|                DLX_ERROR("Bad shift");
  ------------------
  |  |    9|  61.8k|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  518|  61.8k|                return;
  519|     18|            case Exception::AddressOutOfBounds:
  ------------------
  |  Branch (519:13): [True: 18, False: 156k]
  ------------------
  520|     18|                DLX_ERROR("Address out of bounds");
  ------------------
  |  |    9|     18|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  521|     18|                m_Halted = true;
  522|     18|                return;
  523|     15|            case Exception::MisalignedRegisterAccess:
  ------------------
  |  Branch (523:13): [True: 15, False: 156k]
  ------------------
  524|     15|                DLX_ERROR("Misaligned register access");
  ------------------
  |  |    9|     15|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  525|     15|                m_Halted = true;
  526|     15|                return;
  527|       |
  528|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  529|      0|            default:
  ------------------
  |  Branch (529:13): [True: 0, False: 156k]
  ------------------
  530|      0|                PHI_ASSERT_NOT_REACHED();
  531|   156k|#endif
  532|   156k|        }
  533|       |
  534|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  535|      0|        PHI_ASSERT_NOT_REACHED();
  536|      0|#endif
  537|      0|    }
_ZN3dlx9Processor9GetMemoryEv:
  558|      8|    {
  559|      8|        return m_MemoryBlock;
  560|      8|    }
_ZNK3dlx9Processor21GetNextProgramCounterEv:
  573|   443k|    {
  574|   443k|        return m_NextProgramCounter;
  575|   443k|    }
_ZN3dlx9Processor21SetNextProgramCounterEN3phi7integerIjEE:
  578|  1.45M|    {
  579|  1.45M|        m_NextProgramCounter = new_npc;
  580|  1.45M|    }
Processor.cpp:_ZN3dlxL25RegisterAccessTypeMatchesENS_18RegisterAccessTypeES0_:
   36|  8.30M|    {
   37|  8.30M|        PHI_ASSERT(access == RegisterAccessType::Signed || access == RegisterAccessType::Unsigned ||
   38|  8.30M|                   access == RegisterAccessType::Float || access == RegisterAccessType::Double);
   39|       |
   40|  8.30M|        switch (expected_access)
   41|  8.30M|        {
   42|  1.90M|            case RegisterAccessType::Ignored:
  ------------------
  |  Branch (42:13): [True: 1.90M, False: 6.40M]
  ------------------
   43|  1.90M|                return true;
   44|      0|            case RegisterAccessType::None:
  ------------------
  |  Branch (44:13): [True: 0, False: 8.30M]
  ------------------
   45|      0|                return false;
   46|   111k|            case RegisterAccessType::MixedFloatDouble:
  ------------------
  |  Branch (46:13): [True: 111k, False: 8.19M]
  ------------------
   47|   111k|                return access == RegisterAccessType::Float || access == RegisterAccessType::Double;
  ------------------
  |  Branch (47:24): [True: 55.6k, False: 55.6k]
  |  Branch (47:63): [True: 55.6k, False: 0]
  ------------------
   48|      0|            case RegisterAccessType::MixedSignedUnsigned:
  ------------------
  |  Branch (48:13): [True: 0, False: 8.30M]
  ------------------
   49|      0|                return access == RegisterAccessType::Signed ||
  ------------------
  |  Branch (49:24): [True: 0, False: 0]
  ------------------
   50|      0|                       access == RegisterAccessType::Unsigned;
  ------------------
  |  Branch (50:24): [True: 0, False: 0]
  ------------------
   51|  60.4k|            case RegisterAccessType::MixedFloatSigned:
  ------------------
  |  Branch (51:13): [True: 60.4k, False: 8.24M]
  ------------------
   52|  60.4k|                return access == RegisterAccessType::Float || access == RegisterAccessType::Signed;
  ------------------
  |  Branch (52:24): [True: 30.2k, False: 30.2k]
  |  Branch (52:63): [True: 30.2k, False: 0]
  ------------------
   53|      0|            case RegisterAccessType::MixedDoubleSigned:
  ------------------
  |  Branch (53:13): [True: 0, False: 8.30M]
  ------------------
   54|      0|                return access == RegisterAccessType::Double || access == RegisterAccessType::Signed;
  ------------------
  |  Branch (54:24): [True: 0, False: 0]
  |  Branch (54:64): [True: 0, False: 0]
  ------------------
   55|  6.23M|            default:
  ------------------
  |  Branch (55:13): [True: 6.23M, False: 2.07M]
  ------------------
   56|  6.23M|                return expected_access == access;
   57|  8.30M|        }
   58|  8.30M|    }

_ZN3dlx19StringToIntRegisterENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   13|   158k|    {
   14|   158k|        if (token.length() == 2)
  ------------------
  |  Branch (14:13): [True: 23.1k, False: 135k]
  ------------------
   15|  23.1k|        {
   16|  23.1k|            char first_char = token[0];
   17|  23.1k|            if (first_char == 'R' || first_char == 'r')
  ------------------
  |  Branch (17:17): [True: 10.9k, False: 12.2k]
  |  Branch (17:38): [True: 766, False: 11.4k]
  ------------------
   18|  11.6k|            {
   19|  11.6k|                char second_char = token[1];
   20|  11.6k|                if (second_char >= '0' && second_char <= '9')
  ------------------
  |  Branch (20:21): [True: 11.1k, False: 528]
  |  Branch (20:43): [True: 11.0k, False: 81]
  ------------------
   21|  11.0k|                {
   22|  11.0k|                    return static_cast<IntRegisterID>(second_char - '0');
   23|  11.0k|                }
   24|  11.6k|            }
   25|  23.1k|        }
   26|   135k|        else if (token.length() == 3)
  ------------------
  |  Branch (26:18): [True: 64.3k, False: 71.2k]
  ------------------
   27|  64.3k|        {
   28|  64.3k|            char first_char = token[0];
   29|  64.3k|            if (first_char == 'R' || first_char == 'r')
  ------------------
  |  Branch (29:17): [True: 4.65k, False: 59.6k]
  |  Branch (29:38): [True: 2.15k, False: 57.5k]
  ------------------
   30|  6.81k|            {
   31|  6.81k|                char second_char = token[1];
   32|  6.81k|                char third_char  = token[2];
   33|       |
   34|  6.81k|                switch (second_char)
   35|  6.81k|                {
   36|  3.19k|                    case '1': {
  ------------------
  |  Branch (36:21): [True: 3.19k, False: 3.62k]
  ------------------
   37|  3.19k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (37:29): [True: 2.24k, False: 952]
  |  Branch (37:50): [True: 2.14k, False: 99]
  ------------------
   38|  2.14k|                        {
   39|  2.14k|                            return static_cast<IntRegisterID>(third_char - '0' + 10);
   40|  2.14k|                        }
   41|  1.05k|                        break;
   42|  3.19k|                    }
   43|  2.24k|                    case '2': {
  ------------------
  |  Branch (43:21): [True: 2.24k, False: 4.57k]
  ------------------
   44|  2.24k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (44:29): [True: 1.61k, False: 630]
  |  Branch (44:50): [True: 1.54k, False: 69]
  ------------------
   45|  1.54k|                        {
   46|  1.54k|                            return static_cast<IntRegisterID>(third_char - '0' + 20);
   47|  1.54k|                        }
   48|    699|                        break;
   49|  2.24k|                    }
   50|    788|                    case '3': {
  ------------------
  |  Branch (50:21): [True: 788, False: 6.02k]
  ------------------
   51|    788|                        if (third_char == '0' || third_char == '1')
  ------------------
  |  Branch (51:29): [True: 440, False: 348]
  |  Branch (51:50): [True: 238, False: 110]
  ------------------
   52|    678|                        {
   53|    678|                            return static_cast<IntRegisterID>(third_char - '0' + 30);
   54|    678|                        }
   55|    110|                        break;
   56|    788|                    }
   57|    587|                    default: {
  ------------------
  |  Branch (57:21): [True: 587, False: 6.22k]
  ------------------
   58|    587|                        break;
   59|    788|                    }
   60|  6.81k|                }
   61|  6.81k|            }
   62|  64.3k|        }
   63|       |
   64|   143k|        return IntRegisterID::None;
   65|   158k|    }
_ZN3dlx21StringToFloatRegisterENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   68|   143k|    {
   69|   143k|        if (token.length() == 2)
  ------------------
  |  Branch (69:13): [True: 12.0k, False: 131k]
  ------------------
   70|  12.0k|        {
   71|  12.0k|            char first_char = token[0];
   72|  12.0k|            if (first_char == 'F' || first_char == 'f')
  ------------------
  |  Branch (72:17): [True: 2.22k, False: 9.82k]
  |  Branch (72:38): [True: 606, False: 9.21k]
  ------------------
   73|  2.83k|            {
   74|  2.83k|                char second_char = token[1];
   75|  2.83k|                if (second_char >= '0' && second_char <= '9')
  ------------------
  |  Branch (75:21): [True: 2.31k, False: 515]
  |  Branch (75:43): [True: 2.25k, False: 68]
  ------------------
   76|  2.25k|                {
   77|  2.25k|                    return static_cast<FloatRegisterID>(second_char - '0');
   78|  2.25k|                }
   79|  2.83k|            }
   80|  12.0k|        }
   81|   131k|        else if (token.length() == 3)
  ------------------
  |  Branch (81:18): [True: 59.9k, False: 71.2k]
  ------------------
   82|  59.9k|        {
   83|  59.9k|            char first_char = token[0];
   84|  59.9k|            if (first_char == 'F' || first_char == 'f')
  ------------------
  |  Branch (84:17): [True: 5.06k, False: 54.9k]
  |  Branch (84:38): [True: 1.75k, False: 53.1k]
  ------------------
   85|  6.82k|            {
   86|  6.82k|                char second_char = token[1];
   87|  6.82k|                char third_char  = token[2];
   88|       |
   89|  6.82k|                switch (second_char)
   90|  6.82k|                {
   91|  1.39k|                    case '1': {
  ------------------
  |  Branch (91:21): [True: 1.39k, False: 5.42k]
  ------------------
   92|  1.39k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (92:29): [True: 654, False: 744]
  |  Branch (92:50): [True: 584, False: 70]
  ------------------
   93|    584|                        {
   94|    584|                            return static_cast<FloatRegisterID>(third_char - '0' + 10);
   95|    584|                        }
   96|    814|                        break;
   97|  1.39k|                    }
   98|  4.27k|                    case '2': {
  ------------------
  |  Branch (98:21): [True: 4.27k, False: 2.54k]
  ------------------
   99|  4.27k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (99:29): [True: 4.20k, False: 77]
  |  Branch (99:50): [True: 4.13k, False: 66]
  ------------------
  100|  4.13k|                        {
  101|  4.13k|                            return static_cast<FloatRegisterID>(third_char - '0' + 20);
  102|  4.13k|                        }
  103|    143|                        break;
  104|  4.27k|                    }
  105|    242|                    case '3': {
  ------------------
  |  Branch (105:21): [True: 242, False: 6.57k]
  ------------------
  106|    242|                        if (third_char == '0' || third_char == '1')
  ------------------
  |  Branch (106:29): [True: 104, False: 138]
  |  Branch (106:50): [True: 70, False: 68]
  ------------------
  107|    174|                        {
  108|    174|                            return static_cast<FloatRegisterID>(third_char - '0' + 30);
  109|    174|                        }
  110|     68|                        break;
  111|    242|                    }
  112|    904|                    default: {
  ------------------
  |  Branch (112:21): [True: 904, False: 5.91k]
  ------------------
  113|    904|                        break;
  114|    242|                    }
  115|  6.82k|                }
  116|  6.82k|            }
  117|  59.9k|        }
  118|       |
  119|   136k|        return FloatRegisterID::None;
  120|   143k|    }
_ZN3dlx6IsFPSRENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  123|   160k|    {
  124|   160k|        if (token.length() == 4)
  ------------------
  |  Branch (124:13): [True: 47.9k, False: 112k]
  ------------------
  125|  47.9k|        {
  126|  47.9k|            char c1 = token[0];
  127|  47.9k|            char c2 = token[1];
  128|  47.9k|            char c3 = token[2];
  129|  47.9k|            char c4 = token[3];
  130|       |
  131|  47.9k|            return (c1 == 'F' || c1 == 'f') && (c2 == 'P' || c2 == 'p') &&
  ------------------
  |  Branch (131:21): [True: 3.04k, False: 44.8k]
  |  Branch (131:34): [True: 309, False: 44.5k]
  |  Branch (131:49): [True: 3.09k, False: 255]
  |  Branch (131:62): [True: 147, False: 108]
  ------------------
  132|  47.9k|                   (c3 == 'S' || c3 == 's') && (c4 == 'R' || c4 == 'r');
  ------------------
  |  Branch (132:21): [True: 2.98k, False: 264]
  |  Branch (132:34): [True: 194, False: 70]
  |  Branch (132:49): [True: 2.98k, False: 194]
  |  Branch (132:62): [True: 0, False: 194]
  ------------------
  133|  47.9k|        }
  134|       |
  135|   112k|        return false;
  136|   160k|    }

_ZN3dlx5TokenC2ENS0_4TypeENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEEN3phi7integerImEES9_:
   27|   255k|    {}
_ZN3dlx5TokenC2ENS0_4TypeENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEEN3phi7integerImEES9_j:
   37|   118k|    {}
_ZNK3dlx5Token7GetTypeEv:
   40|   499k|    {
   41|   499k|        return m_Type;
   42|   499k|    }
_ZNK3dlx5Token13GetLineNumberEv:
   50|   178k|    {
   51|   178k|        return m_LineNumber;
   52|   178k|    }
_ZNK3dlx5Token9GetColumnEv:
   55|   145k|    {
   56|   145k|        return m_Column;
   57|   145k|    }
_ZNK3dlx5Token7GetTextEv:
   65|  94.0k|    {
   66|  94.0k|        return m_Text;
   67|  94.0k|    }
_ZNK3dlx5Token7HasHintEv:
   79|  36.7k|    {
   80|  36.7k|        return m_HasHint;
   81|  36.7k|    }
_ZNK3dlx5Token7GetHintEv:
   84|  48.7k|    {
   85|  48.7k|        PHI_ASSERT(m_Type == Type::RegisterInt || m_Type == Type::RegisterFloat ||
   86|  48.7k|                   m_Type == Type::IntegerLiteral || m_Type == Type::OpCode ||
   87|  48.7k|                   m_Type == Type::ImmediateInteger);
   88|  48.7k|        PHI_ASSERT(m_HasHint);
   89|       |
   90|  48.7k|        return m_Hint;
   91|  48.7k|    }

_ZN3dlx11TokenStream8finalizeEv:
   29|  4.36k|    {
   30|       |#if defined(PHI_DEBUG)
   31|       |        PHI_ASSERT(!m_Finialized);
   32|       |#endif
   33|       |
   34|  4.36k|        m_Iterator = m_Tokens.begin();
   35|       |#if defined(PHI_DEBUG)
   36|       |        m_Finialized = true;
   37|       |#endif
   38|  4.36k|    }
_ZNK3dlx11TokenStream10has_x_moreEN3phi7integerImEE:
   50|  1.05k|    {
   51|  1.05k|        auto it = m_Iterator;
   52|  4.21k|        for (; x > 0u; ++it, --x)
  ------------------
  |  Branch (52:16): [True: 3.16k, False: 1.05k]
  ------------------
   53|  3.16k|        {
   54|  3.16k|            if (it == m_Tokens.end())
  ------------------
  |  Branch (54:17): [True: 6, False: 3.16k]
  ------------------
   55|      6|            {
   56|      6|                return false;
   57|      6|            }
   58|  3.16k|        }
   59|       |
   60|  1.05k|        return true;
   61|  1.05k|    }
_ZNK3dlx11TokenStream8has_moreEv:
   64|   375k|    {
   65|   375k|        return m_Iterator != m_Tokens.end();
   66|   375k|    }
_ZNK3dlx11TokenStream11reached_endEv:
   69|   374k|    {
   70|   374k|        return m_Iterator == m_Tokens.end();
   71|   374k|    }
_ZN3dlx11TokenStream7consumeEv:
   84|   374k|    {
   85|   374k|        PHI_ASSERT(!reached_end());
   86|       |#if defined(PHI_DEBUG)
   87|       |        PHI_ASSERT(m_Finialized);
   88|       |#endif
   89|       |
   90|   374k|        return *m_Iterator++;
   91|   374k|    }
_ZN3dlx11TokenStream16current_positionEv:
  163|  1.05k|    {
  164|  1.05k|        return m_Iterator;
  165|  1.05k|    }
_ZNK3dlx11TokenStream6rbeginEv:
  218|    180|    {
  219|       |#if defined(PHI_DEBUG)
  220|       |        //PHI_ASSERT(m_Finialized);
  221|       |#endif
  222|       |
  223|    180|        return m_Tokens.rbegin();
  224|    180|    }
_ZNK3dlx11TokenStream4rendEv:
  227|  1.59k|    {
  228|       |#if defined(PHI_DEBUG)
  229|       |        //PHI_ASSERT(m_Finialized);
  230|       |#endif
  231|       |
  232|  1.59k|        return m_Tokens.rend();
  233|  1.59k|    }

_ZN3dlx8TokenizeENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   62|  4.36k|    {
   63|  4.36k|        TokenStream tokens;
   64|       |
   65|  4.36k|        std::string_view current_token;
   66|       |
   67|  4.36k|        phi::u64 current_line_number{1u};
   68|  4.36k|        phi::u64 current_column{1u};
   69|  4.36k|        phi::u64 token_begin{0u};
   70|       |
   71|  4.36k|        phi::boolean parsing_comment{false};
   72|       |
   73|   965k|        for (phi::usize i{0u}; i < source.length(); ++i)
  ------------------
  |  Branch (73:32): [True: 961k, False: 4.36k]
  ------------------
   74|   961k|        {
   75|   961k|            const char c{source.at(i.unsafe())};
   76|       |
   77|   961k|            if (c == '\n')
  ------------------
  |  Branch (77:17): [True: 136k, False: 824k]
  ------------------
   78|   136k|            {
   79|   136k|                if (current_token.empty())
  ------------------
  |  Branch (79:21): [True: 35.7k, False: 101k]
  ------------------
   80|  35.7k|                {
   81|       |                    // Skip empty lines
   82|  35.7k|                    tokens.emplace_back(Token::Type::NewLine, source.substr(i.unsafe(), 1u),
   83|  35.7k|                                        current_line_number, current_column);
   84|       |
   85|  35.7k|                    parsing_comment = false;
   86|  35.7k|                    current_line_number += 1u;
   87|  35.7k|                    current_column = 1u;
   88|  35.7k|                    continue;
   89|  35.7k|                }
   90|       |
   91|       |                // Otherwise a new line separates tokens
   92|   101k|                tokens.emplace_back(
   93|   101k|                        ParseToken(source.substr(token_begin.unsafe(), current_token.length()),
   94|   101k|                                   current_line_number, current_column - current_token.length()));
   95|       |
   96|   101k|                tokens.emplace_back(Token::Type::NewLine, source.substr(i.unsafe(), 1),
   97|   101k|                                    current_line_number, current_column);
   98|       |
   99|   101k|                current_token   = std::string_view{};
  100|   101k|                parsing_comment = false;
  101|   101k|                current_line_number += 1u;
  102|   101k|                current_column = 0u;
  103|   101k|            }
  104|       |            // Comments begin with an '/' or ';' and after that the entire line is treated as part of the comment
  105|   824k|            else if (c == '/' || c == ';')
  ------------------
  |  Branch (105:22): [True: 1.24k, False: 823k]
  |  Branch (105:34): [True: 53.3k, False: 769k]
  ------------------
  106|  54.5k|            {
  107|  54.5k|                if (current_token.empty())
  ------------------
  |  Branch (107:21): [True: 50.6k, False: 3.90k]
  ------------------
  108|  50.6k|                {
  109|  50.6k|                    token_begin = i;
  110|  50.6k|                }
  111|  3.90k|                else if (!parsing_comment)
  ------------------
  |  Branch (111:26): [True: 2.87k, False: 1.03k]
  ------------------
  112|  2.87k|                {
  113|  2.87k|                    tokens.emplace_back(ParseToken(
  114|  2.87k|                            source.substr(token_begin.unsafe(), current_token.length()),
  115|  2.87k|                            current_line_number, current_column - current_token.length()));
  116|  2.87k|                    token_begin   = i;
  117|  2.87k|                    current_token = std::string_view{};
  118|  2.87k|                }
  119|       |
  120|  54.5k|                parsing_comment = true;
  121|  54.5k|                current_token   = source.substr(token_begin.unsafe(), current_token.length() + 1);
  122|  54.5k|            }
  123|   769k|            else if (parsing_comment)
  ------------------
  |  Branch (123:22): [True: 95.1k, False: 674k]
  ------------------
  124|  95.1k|            {
  125|       |                // simply append the character
  126|  95.1k|                current_token = source.substr(token_begin.unsafe(), current_token.length() + 1);
  127|  95.1k|            }
  128|   674k|            else
  129|   674k|            {
  130|       |                // Not parsing a comment
  131|   674k|                switch (c)
  132|   674k|                {
  133|  86.3k|                    case ' ':
  ------------------
  |  Branch (133:21): [True: 86.3k, False: 588k]
  ------------------
  134|  88.0k|                    case '\t':
  ------------------
  |  Branch (134:21): [True: 1.77k, False: 672k]
  ------------------
  135|  89.8k|                    case '\v':
  ------------------
  |  Branch (135:21): [True: 1.79k, False: 672k]
  ------------------
  136|  89.8k|                        if (current_token.empty())
  ------------------
  |  Branch (136:29): [True: 826, False: 89.0k]
  ------------------
  137|    826|                        {
  138|    826|                            current_column += 1u;
  139|       |                            // We haven't found any usable character for the current token so just skip the whitespace.
  140|    826|                            continue;
  141|    826|                        }
  142|       |
  143|       |                        // Otherwise a whitespace separates tokens
  144|  89.0k|                        tokens.emplace_back(ParseToken(
  145|  89.0k|                                source.substr(token_begin.unsafe(), current_token.length()),
  146|  89.0k|                                current_line_number, current_column - current_token.length()));
  147|  89.0k|                        current_token = std::string_view{};
  148|  89.0k|                        break;
  149|  7.51k|                    case ':':
  ------------------
  |  Branch (149:21): [True: 7.51k, False: 667k]
  ------------------
  150|       |                        // Need to parse label names together with their colon
  151|  7.51k|                        if (!current_token.empty())
  ------------------
  |  Branch (151:29): [True: 6.03k, False: 1.48k]
  ------------------
  152|  6.03k|                        {
  153|  6.03k|                            current_token =
  154|  6.03k|                                    source.substr(token_begin.unsafe(), current_token.length() + 1);
  155|  6.03k|                            tokens.emplace_back(ParseToken(
  156|  6.03k|                                    source.substr(token_begin.unsafe(), current_token.length()),
  157|  6.03k|                                    current_line_number,
  158|  6.03k|                                    current_column + 1u - current_token.length()));
  159|       |
  160|  6.03k|                            current_token = std::string_view{};
  161|  6.03k|                        }
  162|  1.48k|                        else
  163|  1.48k|                        {
  164|       |                            // Orphan colon
  165|  1.48k|                            token_begin = i;
  166|       |
  167|  1.48k|                            tokens.emplace_back(Token::Type::Colon,
  168|  1.48k|                                                source.substr(token_begin.unsafe(), 1),
  169|  1.48k|                                                current_line_number, current_column);
  170|  1.48k|                        }
  171|  7.51k|                        break;
  172|  15.3k|                    case ',':
  ------------------
  |  Branch (172:21): [True: 15.3k, False: 659k]
  ------------------
  173|  17.5k|                    case '(':
  ------------------
  |  Branch (173:21): [True: 2.29k, False: 672k]
  ------------------
  174|  18.7k|                    case ')':
  ------------------
  |  Branch (174:21): [True: 1.13k, False: 673k]
  ------------------
  175|  18.7k|                        if (!current_token.empty())
  ------------------
  |  Branch (175:29): [True: 15.9k, False: 2.80k]
  ------------------
  176|  15.9k|                        {
  177|  15.9k|                            tokens.emplace_back(ParseToken(
  178|  15.9k|                                    source.substr(token_begin.unsafe(), current_token.length()),
  179|  15.9k|                                    current_line_number, current_column - current_token.length()));
  180|       |
  181|  15.9k|                            current_token = std::string_view{};
  182|  15.9k|                        }
  183|       |
  184|  18.7k|                        Token::Type type;
  185|  18.7k|                        switch (c)
  186|  18.7k|                        {
  187|  15.3k|                            case ',':
  ------------------
  |  Branch (187:29): [True: 15.3k, False: 3.43k]
  ------------------
  188|  15.3k|                                type = Token::Type::Comma;
  189|  15.3k|                                break;
  190|  2.29k|                            case '(':
  ------------------
  |  Branch (190:29): [True: 2.29k, False: 16.4k]
  ------------------
  191|  2.29k|                                type = Token::Type::OpenBracket;
  192|  2.29k|                                break;
  193|  1.13k|                            case ')':
  ------------------
  |  Branch (193:29): [True: 1.13k, False: 17.5k]
  ------------------
  194|  1.13k|                                type = Token::Type::ClosingBracket;
  195|  1.13k|                                break;
  196|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  197|      0|                            default:
  ------------------
  |  Branch (197:29): [True: 0, False: 18.7k]
  ------------------
  198|      0|                                PHI_ASSERT_NOT_REACHED();
  199|      0|                                break;
  200|  18.7k|#endif
  201|  18.7k|                        }
  202|       |
  203|  18.7k|                        token_begin = i;
  204|       |
  205|  18.7k|                        tokens.emplace_back(type, source.substr(token_begin.unsafe(), 1),
  206|  18.7k|                                            current_line_number, current_column);
  207|  18.7k|                        break;
  208|       |
  209|   558k|                    default:
  ------------------
  |  Branch (209:21): [True: 558k, False: 116k]
  ------------------
  210|   558k|                        if (current_token.empty())
  ------------------
  |  Branch (210:29): [True: 163k, False: 394k]
  ------------------
  211|   163k|                        {
  212|   163k|                            token_begin = i;
  213|   163k|                        }
  214|       |
  215|       |                        // simply append the character
  216|   558k|                        current_token =
  217|   558k|                                source.substr(token_begin.unsafe(), current_token.length() + 1);
  218|   674k|                }
  219|   674k|            }
  220|       |
  221|   924k|            current_column += 1u;
  222|   924k|        }
  223|       |
  224|       |        // Checked the entire string. Parse whats left if anything
  225|  4.36k|        if (!current_token.empty())
  ------------------
  |  Branch (225:13): [True: 2.03k, False: 2.32k]
  ------------------
  226|  2.03k|        {
  227|  2.03k|            tokens.emplace_back(
  228|  2.03k|                    ParseToken(source.substr(token_begin.unsafe(), current_token.length()),
  229|  2.03k|                               current_line_number, current_column - current_token.length()));
  230|  2.03k|        }
  231|       |
  232|       |        // Finialize token stream
  233|  4.36k|        tokens.finalize();
  234|       |
  235|  4.36k|        return tokens;
  236|  4.36k|    }
Tokenize.cpp:_ZN3dlxL10ParseTokenENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEEN3phi7integerImEES7_:
   10|   217k|    {
   11|   217k|        if (token.at(0) == '#' && token.size() > 1)
  ------------------
  |  Branch (11:13): [True: 4.64k, False: 212k]
  |  Branch (11:35): [True: 4.56k, False: 81]
  ------------------
   12|  4.56k|        {
   13|  4.56k|            auto number = ParseNumber(token.substr(1u));
   14|       |
   15|  4.56k|            if (number)
  ------------------
  |  Branch (15:17): [True: 2.79k, False: 1.76k]
  ------------------
   16|  2.79k|            {
   17|  2.79k|                return {Token::Type::ImmediateInteger, token, line_number, column,
   18|  2.79k|                        static_cast<std::uint32_t>(number.value().unsafe())};
   19|  2.79k|            }
   20|       |
   21|  1.76k|            return {Token::Type::ImmediateInteger, token, line_number, column};
   22|  4.56k|        }
   23|       |
   24|   212k|        if (token.at(0) == '/' || token.at(0) == ';')
  ------------------
  |  Branch (24:13): [True: 271, False: 212k]
  |  Branch (24:35): [True: 53.2k, False: 158k]
  ------------------
   25|  53.5k|        {
   26|  53.5k|            return {Token::Type::Comment, token, line_number, column};
   27|  53.5k|        }
   28|       |
   29|   158k|        if (phi::optional<phi::i16> number = ParseNumber(token); number.has_value())
  ------------------
  |  Branch (29:66): [True: 5.48k, False: 153k]
  ------------------
   30|  5.48k|        {
   31|  5.48k|            return {Token::Type::IntegerLiteral, token, line_number, column,
   32|  5.48k|                    static_cast<std::uint32_t>(number->unsafe())};
   33|  5.48k|        }
   34|       |
   35|   153k|        if (IsFPSR(token))
  ------------------
  |  Branch (35:13): [True: 2.98k, False: 150k]
  ------------------
   36|  2.98k|        {
   37|  2.98k|            return {Token::Type::RegisterStatus, token, line_number, column};
   38|  2.98k|        }
   39|       |
   40|   150k|        if (IntRegisterID id = StringToIntRegister(token); id != IntRegisterID::None)
  ------------------
  |  Branch (40:60): [True: 15.2k, False: 135k]
  ------------------
   41|  15.2k|        {
   42|  15.2k|            return {Token::Type::RegisterInt, token, line_number, column,
   43|  15.2k|                    static_cast<std::uint32_t>(id)};
   44|  15.2k|        }
   45|       |
   46|   135k|        if (FloatRegisterID id = StringToFloatRegister(token); id != FloatRegisterID::None)
  ------------------
  |  Branch (46:64): [True: 7.07k, False: 128k]
  ------------------
   47|  7.07k|        {
   48|  7.07k|            return {Token::Type::RegisterFloat, token, line_number, column,
   49|  7.07k|                    static_cast<std::uint32_t>(id)};
   50|  7.07k|        }
   51|       |
   52|   128k|        if (OpCode opcode = StringToOpCode(token); opcode != OpCode::NONE)
  ------------------
  |  Branch (52:52): [True: 87.5k, False: 40.4k]
  ------------------
   53|  87.5k|        {
   54|  87.5k|            return {Token::Type::OpCode, token, line_number, column,
   55|  87.5k|                    static_cast<std::uint32_t>(opcode)};
   56|  87.5k|        }
   57|       |
   58|  40.4k|        return {Token::Type::LabelIdentifier, token, line_number, column};
   59|   128k|    }

_ZN4fuzz23ParseAsStrucutedDLXCodeEPKhm:
   52|  4.36k|    {
   53|       |        // Constants
   54|  4.36k|        constexpr std::uint8_t number_of_opcodes =
   55|  4.36k|                static_cast<std::uint8_t>(dlx::OpCode::NUMBER_OF_ELEMENTS);
   56|  4.36k|        constexpr std::uint8_t number_of_int_registers   = 32;
   57|  4.36k|        constexpr std::uint8_t number_of_float_registers = 32;
   58|       |
   59|  4.36k|        std::string ret;
   60|       |
   61|   211k|        for (std::size_t index{0}; index < size;)
  ------------------
  |  Branch (61:36): [True: 207k, False: 4.35k]
  ------------------
   62|   207k|        {
   63|   207k|            std::uint8_t current_value = data[index++];
   64|       |
   65|   207k|            switch (current_value)
   66|   207k|            {
   67|       |                // OpCode
   68|  75.3k|                case 0: {
  ------------------
  |  Branch (68:17): [True: 75.3k, False: 131k]
  ------------------
   69|       |                    // Has one more value
   70|  75.3k|                    if (index < size)
  ------------------
  |  Branch (70:25): [True: 75.3k, False: 57]
  ------------------
   71|  75.3k|                    {
   72|  75.3k|                        std::uint8_t opcode_value = data[index++] % number_of_opcodes;
   73|       |
   74|  75.3k|                        ret += dlx::enum_name(static_cast<dlx::OpCode>(opcode_value));
   75|       |
   76|  75.3k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (76:29): [True: 1, False: 75.3k]
  ------------------
   77|      1|                        {
   78|      1|                            return detail::ErrorString;
   79|      1|                        }
   80|  75.3k|                    }
   81|  75.3k|                    break;
   82|  75.3k|                }
   83|       |
   84|       |                // Int Register
   85|  75.3k|                case 1: {
  ------------------
  |  Branch (85:17): [True: 15.5k, False: 191k]
  ------------------
   86|       |                    // Has one more value
   87|  15.5k|                    if (index < size)
  ------------------
  |  Branch (87:25): [True: 15.5k, False: 18]
  ------------------
   88|  15.5k|                    {
   89|  15.5k|                        std::uint8_t opcode_value = data[index++] % number_of_int_registers;
   90|       |
   91|  15.5k|                        ret += dlx::enum_name(static_cast<dlx::IntRegisterID>(opcode_value));
   92|  15.5k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (92:29): [True: 1, False: 15.5k]
  ------------------
   93|      1|                        {
   94|      1|                            return detail::ErrorString;
   95|      1|                        }
   96|  15.5k|                    }
   97|  15.5k|                    break;
   98|  15.5k|                }
   99|       |
  100|       |                // Float register
  101|  15.5k|                case 2: {
  ------------------
  |  Branch (101:17): [True: 7.56k, False: 199k]
  ------------------
  102|       |                    // Has one more value
  103|  7.56k|                    if (index < size)
  ------------------
  |  Branch (103:25): [True: 7.56k, False: 2]
  ------------------
  104|  7.56k|                    {
  105|  7.56k|                        std::uint8_t opcode_value = data[index++] % number_of_float_registers;
  106|       |
  107|  7.56k|                        ret += dlx::enum_name(static_cast<dlx::FloatRegisterID>(opcode_value));
  108|  7.56k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (108:29): [True: 1, False: 7.56k]
  ------------------
  109|      1|                        {
  110|      1|                            return detail::ErrorString;
  111|      1|                        }
  112|  7.56k|                    }
  113|  7.56k|                    break;
  114|  7.56k|                }
  115|       |
  116|       |                // Floating point status register
  117|  7.56k|                case 3: {
  ------------------
  |  Branch (117:17): [True: 3.04k, False: 204k]
  ------------------
  118|  3.04k|                    ret += "FPSR";
  119|  3.04k|                    if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (119:25): [True: 2, False: 3.03k]
  ------------------
  120|      2|                    {
  121|      2|                        return detail::ErrorString;
  122|      2|                    }
  123|       |
  124|  3.03k|                    break;
  125|  3.04k|                }
  126|       |
  127|       |                // Immediate integer
  128|  7.04k|                case 4: {
  ------------------
  |  Branch (128:17): [True: 7.04k, False: 200k]
  ------------------
  129|  7.04k|                    ret += "#";
  130|  7.04k|                    [[fallthrough]];
  131|  7.04k|                }
  132|       |
  133|       |                // Integer literal
  134|  14.4k|                case 5: {
  ------------------
  |  Branch (134:17): [True: 7.43k, False: 199k]
  ------------------
  135|  14.4k|                    std::size_t size_of_int = std::min(2ul, size - index);
  136|       |
  137|  14.4k|                    if (size_of_int > 0)
  ------------------
  |  Branch (137:25): [True: 14.4k, False: 37]
  ------------------
  138|  14.4k|                    {
  139|  14.4k|                        std::int16_t value = 0;
  140|       |
  141|  43.2k|                        for (; size_of_int > 0; --size_of_int)
  ------------------
  |  Branch (141:32): [True: 28.7k, False: 14.4k]
  ------------------
  142|  28.7k|                        {
  143|  28.7k|                            value <<= 8;
  144|  28.7k|                            value &= data[index++];
  145|  28.7k|                        }
  146|       |
  147|  14.4k|                        ret += std::to_string(value);
  148|  14.4k|                    }
  149|  14.4k|                    break;
  150|  7.04k|                }
  151|       |
  152|       |                // Label
  153|  4.86k|                case 6: {
  ------------------
  |  Branch (153:17): [True: 4.86k, False: 202k]
  ------------------
  154|  4.86k|                    std::size_t label_length = std::min(5ul, size - index);
  155|       |
  156|  4.86k|                    if (label_length > 0)
  ------------------
  |  Branch (156:25): [True: 4.86k, False: 2]
  ------------------
  157|  4.86k|                    {
  158|  4.86k|                        std::string label_name = "lbl_";
  159|       |
  160|  28.9k|                        for (; label_length > 0; --label_length)
  ------------------
  |  Branch (160:32): [True: 24.0k, False: 4.86k]
  ------------------
  161|  24.0k|                        {
  162|  24.0k|                            char c = detail::SanitizeForIdentifier(data[index++]);
  163|       |
  164|  24.0k|                            label_name += c;
  165|  24.0k|                        }
  166|       |
  167|       |                        // Add 1 in 10 chance to add a colon
  168|  4.86k|                        if (index < size && data[index++] % 10 == 0)
  ------------------
  |  Branch (168:29): [True: 4.47k, False: 388]
  |  Branch (168:45): [True: 3.72k, False: 748]
  ------------------
  169|  3.72k|                        {
  170|  3.72k|                            label_name += ':';
  171|  3.72k|                            ret += label_name;
  172|  3.72k|                        }
  173|  1.13k|                        else
  174|  1.13k|                        {
  175|  1.13k|                            ret += label_name;
  176|  1.13k|                            if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (176:33): [True: 1, False: 1.13k]
  ------------------
  177|      1|                            {
  178|      1|                                return detail::ErrorString;
  179|      1|                            }
  180|  1.13k|                        }
  181|  4.86k|                    }
  182|  4.86k|                    break;
  183|  4.86k|                }
  184|       |
  185|       |                // Newline
  186|  33.1k|                case 7: {
  ------------------
  |  Branch (186:17): [True: 33.1k, False: 174k]
  ------------------
  187|  33.1k|                    ret += '\n';
  188|  33.1k|                    break;
  189|  4.86k|                }
  190|       |
  191|       |                // Comment
  192|  53.3k|                case 8: {
  ------------------
  |  Branch (192:17): [True: 53.3k, False: 154k]
  ------------------
  193|  53.3k|                    std::size_t comment_length = std::min(5ul, size - index);
  194|       |
  195|  53.3k|                    if (comment_length > 0)
  ------------------
  |  Branch (195:25): [True: 53.3k, False: 21]
  ------------------
  196|  53.3k|                    {
  197|  53.3k|                        std::string comment = "; ";
  198|       |
  199|   318k|                        for (; comment_length > 0; --comment_length)
  ------------------
  |  Branch (199:32): [True: 265k, False: 53.3k]
  ------------------
  200|   265k|                        {
  201|   265k|                            comment += static_cast<char>(data[index++]);
  202|   265k|                        }
  203|       |
  204|  53.3k|                        ret += comment + '\n';
  205|  53.3k|                    }
  206|  53.3k|                    break;
  207|  4.86k|                }
  208|       |
  209|       |                // Ignore
  210|      4|                default:
  ------------------
  |  Branch (210:17): [True: 4, False: 207k]
  ------------------
  211|      4|                    return detail::ErrorString;
  212|   207k|            }
  213|   207k|        }
  214|       |
  215|  4.35k|        return ret;
  216|  4.36k|    }
_ZN4fuzz6detail17AddSeperatorTokenERNSt3__112basic_stringIcNS1_11char_traitsIcEENS1_9allocatorIcEEEEPKhmRm:
   19|   102k|        {
   20|   102k|            if (index < size)
  ------------------
  |  Branch (20:17): [True: 100k, False: 1.85k]
  ------------------
   21|   100k|            {
   22|   100k|                std::uint8_t val = data[index++];
   23|   100k|                if (val == 0)
  ------------------
  |  Branch (23:21): [True: 86.2k, False: 14.4k]
  ------------------
   24|  86.2k|                {
   25|  86.2k|                    text += ' ';
   26|  86.2k|                }
   27|  14.4k|                else if (val == 1)
  ------------------
  |  Branch (27:26): [True: 14.4k, False: 6]
  ------------------
   28|  14.4k|                {
   29|  14.4k|                    text += ',';
   30|  14.4k|                }
   31|      6|                else
   32|      6|                {
   33|      6|                    return false;
   34|      6|                }
   35|   100k|            }
   36|       |
   37|   102k|            return true;
   38|   102k|        }
_ZN4fuzz6detail21SanitizeForIdentifierEh:
   41|  24.0k|        {
   42|  24.0k|            if (!phi::is_alpha_numeric(static_cast<char>(c)))
  ------------------
  |  Branch (42:17): [True: 18.0k, False: 6.00k]
  ------------------
   43|  18.0k|            {
   44|  18.0k|                return '_';
   45|  18.0k|            }
   46|       |
   47|  6.00k|            return c;
   48|  24.0k|        }

LLVMFuzzerTestOneInput:
   12|  4.36k|{
   13|  4.36k|    static dlx::Processor processor;
   14|       |
   15|  4.36k|    std::string source = fuzz::ParseAsStrucutedDLXCode(data, size);
   16|       |
   17|       |    // Parse it
   18|  4.36k|    dlx::ParsedProgram program = dlx::Parser::Parse(source);
   19|       |
   20|       |    // Clear registers and memory
   21|  4.36k|    processor.ClearRegisters();
   22|  4.36k|    processor.ClearMemory();
   23|       |
   24|       |    // Execute
   25|  4.36k|    if (processor.LoadProgram(program))
  ------------------
  |  Branch (25:9): [True: 977, False: 3.38k]
  ------------------
   26|    977|    {
   27|    977|        processor.ExecuteCurrentProgram();
   28|    977|    }
   29|       |
   30|  4.36k|    return 0;
   31|  4.36k|}

