SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -1
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc6vlx130t
SET_PREFERENCE projectname coregen
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily virtex6
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package ff1156
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry VHDL
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE removerpms false
SET_SIM_PARAMETER c_x0y34_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y29_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y15_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y20_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y9_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y1_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y25_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y11_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y10_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y5_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y33_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y28_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y33_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y28_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_q8_clk1_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x0y7_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y14_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y2_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y26_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y9_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y16_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y21_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y34_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y29_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_protocol_maxlinerate_1 3.2
SET_SIM_PARAMETER c_protocol_maxlinerate_2 3.125
SET_SIM_PARAMETER c_protocol_maxlinerate_3 3.125
SET_SIM_PARAMETER c_x1y15_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y20_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y10_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y7_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y28_protocol_enum 0
SET_SIM_PARAMETER c_x0y33_protocol_enum 0
SET_SIM_PARAMETER c_q13_clk0_mgtrefclk_enabled false
SET_SIM_PARAMETER c_check_refclk_sources true
SET_SIM_PARAMETER c_x0y7_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y11_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y23_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y18_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y12_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y6_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y4_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y27_protocol_enum 0
SET_SIM_PARAMETER c_x0y8_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y5_protocol_enum 0
SET_SIM_PARAMETER c_x0y11_gtx_enabled FALSE
SET_SIM_PARAMETER c_refclk_source_gt_x0y10 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y11 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y12 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y13 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y14 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y15 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y20 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y16 MGTREFCLK0_115
SET_SIM_PARAMETER c_refclk_source_gt_x0y21 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y22 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y17 MGTREFCLK0_115
SET_SIM_PARAMETER c_refclk_source_gt_x0y23 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y18 MGTREFCLK0_115
SET_SIM_PARAMETER c_x1y6_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_refclk_source_gt_x0y19 MGTREFCLK0_115
SET_SIM_PARAMETER c_refclk_source_gt_x0y24 None
SET_SIM_PARAMETER c_sysclk_io_pin_loc UNASSIGNED
SET_SIM_PARAMETER c_refclk_source_gt_x0y25 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y30 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y26 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y31 None
SET_SIM_PARAMETER c_x0y12_protocol_enum 0
SET_SIM_PARAMETER c_x0y12_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_refclk_source_gt_x0y27 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y32 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y28 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y33 None
SET_SIM_PARAMETER c_x0y31_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y26_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y35_gtx_enabled FALSE
SET_SIM_PARAMETER c_q1_clk0_mgtrefclk_enabled false
SET_SIM_PARAMETER c_refclk_source_gt_x0y29 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y34 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y35 None
SET_SIM_PARAMETER c_x1y2_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y13_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_xdevice xc6vlx130t
SET_SIM_PARAMETER c_x1y11_protocol_enum 0
SET_SIM_PARAMETER c_x0y2_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y20_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y15_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y7_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_component_name chipscope_ibert
SET_SIM_PARAMETER c_x0y17_protocol Custom_1
SET_SIM_PARAMETER c_x0y9_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y16_gtx_tx_line_rate 3.2
SET_SIM_PARAMETER c_x0y21_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y25_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y30_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y16_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y21_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y29_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y34_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y2_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y21_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y16_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y3_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y13_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y13_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y7_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y8_protocol_enum 0
SET_SIM_PARAMETER c_x0y14_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y34_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y29_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y13_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y18_gtx_rx_datapath_width 16
SET_SIM_PARAMETER c_x0y23_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y26_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y4_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y10_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y5_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y14_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y35_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y13_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_q6_clk0_mgtrefclk_enabled false
SET_SIM_PARAMETER c_q11_clk1_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x1y11_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y2_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y8_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y24_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y19_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y13_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y20_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y15_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y8_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y27_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y34_protocol_enum 0
SET_SIM_PARAMETER c_x0y29_protocol_enum 0
SET_SIM_PARAMETER c_x1y17_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y22_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y27_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y32_gtx_enabled FALSE
SET_SIM_PARAMETER c_refclk_source_gt_x1y10 None
SET_SIM_PARAMETER c_refclk_source_gt_x1y11 None
SET_SIM_PARAMETER c_refclk_source_gt_x1y12 None
SET_SIM_PARAMETER c_x0y14_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_refclk_source_gt_x1y13 None
SET_SIM_PARAMETER c_x0y17_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y22_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_refclk_source_gt_x1y14 None
SET_SIM_PARAMETER c_x1y27_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y6_protocol_enum 0
SET_SIM_PARAMETER c_refclk_source_gt_x1y20 None
SET_SIM_PARAMETER c_refclk_source_gt_x1y15 None
SET_SIM_PARAMETER c_refclk_source_gt_x1y21 None
SET_SIM_PARAMETER c_refclk_source_gt_x1y16 None
SET_SIM_PARAMETER c_refclk_source_gt_x1y22 None
SET_SIM_PARAMETER c_refclk_source_gt_x1y17 None
SET_SIM_PARAMETER c_x1y23_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y18_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_refclk_source_gt_x1y23 None
SET_SIM_PARAMETER c_refclk_source_gt_x1y18 None
SET_SIM_PARAMETER c_x1y12_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_refclk_source_gt_x1y19 None
SET_SIM_PARAMETER c_x1y12_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y5_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y20_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y15_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y34_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y29_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y13_protocol_enum 0
SET_SIM_PARAMETER c_x1y10_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y5_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y11_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y24_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y19_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y14_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y5_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y1_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_gt_naming_style MGTm_n
SET_SIM_PARAMETER c_x1y12_protocol_enum 0
SET_SIM_PARAMETER c_x1y3_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y8_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y14_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y19_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y24_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y23_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y18_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y22_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y17_gtx_tx_line_rate 3.2
SET_SIM_PARAMETER c_x0y35_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y24_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y19_gtx_tx_reference_clock 160.00
SET_SIM_PARAMETER c_q4_clk1_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x0y9_protocol_enum 0
SET_SIM_PARAMETER c_x1y4_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y0_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_sysclk_io_pin_std LVCMOS25
SET_SIM_PARAMETER c_x0y8_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y14_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y15_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y20_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y30_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y25_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y8_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y14_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y27_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y3_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y15_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y20_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y19_gtx_enabled TRUE
SET_SIM_PARAMETER c_x0y24_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y17_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y22_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y11_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y5_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_select_quad QUAD_116
SET_SIM_PARAMETER c_x0y4_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y12_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y7_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y35_protocol_enum 0
SET_SIM_PARAMETER c_x0y9_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y25_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y30_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y16_gtx_rx_line_rate 3.2
SET_SIM_PARAMETER c_x0y21_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y19_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y24_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y2_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y7_protocol_enum 0
SET_SIM_PARAMETER c_x1y12_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y1_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y29_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y34_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_q9_clk1_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x1y3_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_sysclock_source_int X0Y19
SET_SIM_PARAMETER c_x0y14_protocol_enum 0
SET_SIM_PARAMETER c_x1y13_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y35_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y6_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y20_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y15_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y8_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_q14_clk0_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x1y13_protocol_enum 0
SET_SIM_PARAMETER c_x0y16_gtx_use_rxrecclk_is_dif TRUE
SET_SIM_PARAMETER c_x0y21_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y33_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y28_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y5_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y11_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y17_gtx_rx_datapath_width 16
SET_SIM_PARAMETER c_x0y22_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y9_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y4_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y4_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_mmcm_divclk_div 4
SET_SIM_PARAMETER c_x1y25_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y10_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y7_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y16_gtx_enabled TRUE
SET_SIM_PARAMETER c_x0y21_gtx_enabled FALSE
SET_SIM_PARAMETER c_q2_clk0_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x0y18_gtx_tx_line_rate 3.2
SET_SIM_PARAMETER c_x0y23_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y1_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y16_protocol Custom_1
SET_SIM_PARAMETER c_x1y23_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y18_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_target_design_platform User_Defined
SET_SIM_PARAMETER c_x1y12_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y7_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y8_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y4_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y25_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y5_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y1_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y25_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y9_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y20_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y15_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y16_gtx_use_rxrecclk TRUE
SET_SIM_PARAMETER c_x0y21_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y22_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y17_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y26_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y10_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y14_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y7_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y28_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y33_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y10_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y4_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y13_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y11_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y2_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y26_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y8_protocol_enum 0
SET_SIM_PARAMETER c_x1y20_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y15_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y4_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y17_gtx_rx_line_rate 3.2
SET_SIM_PARAMETER c_x0y22_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_q7_clk0_mgtrefclk_enabled false
SET_SIM_PARAMETER c_q12_clk1_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x1y7_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y15_protocol_enum 0
SET_SIM_PARAMETER c_x0y20_protocol_enum 0
SET_SIM_PARAMETER c_x0y13_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y18_gtx_use_rx_refclk Q3-Refclk0
SET_SIM_PARAMETER c_x1y23_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y18_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y0_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y29_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y34_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y14_protocol_enum 0
SET_SIM_PARAMETER c_x1y14_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y13_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y7_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y18_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y23_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y16_gtx_use_rx_refclk Q3-Refclk0
SET_SIM_PARAMETER c_x0y15_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y20_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y17_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y22_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_q0_clk1_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x1y19_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y24_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y1_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y8_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_sysclk_frequency 100
SET_SIM_PARAMETER c_x0y21_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y16_gtx_rx_reference_clock 160.00
SET_SIM_PARAMETER c_x1y17_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y22_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y5_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y16_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y21_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y27_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y25_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y4_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y10_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_generate_bit_stream true
SET_SIM_PARAMETER c_x1y4_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y0_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y19_gtx_tx_line_rate 3.2
SET_SIM_PARAMETER c_x0y24_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y19_gtx_tx_datapath_width 16
SET_SIM_PARAMETER c_x0y24_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_mmcm_clkout_div 10.000
SET_SIM_PARAMETER c_add_rx_recclk_probes false
SET_SIM_PARAMETER c_x0y0_protocol_enum 0
SET_SIM_PARAMETER c_x1y11_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y6_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y2_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y0_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y19_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y24_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y31_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y26_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y22_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y17_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y21_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y16_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y30_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y25_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_q5_clk1_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x1y14_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y9_protocol_enum 0
SET_SIM_PARAMETER c_x0y0_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y26_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y31_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y14_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y4_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_refclk_source_gt_x0y0 None
SET_SIM_PARAMETER c_q10_clk0_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x1y14_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y10_gtx_enabled FALSE
SET_SIM_PARAMETER c_refclk_source_gt_x0y1 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y2 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y3 None
SET_SIM_PARAMETER c_x0y27_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y32_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_refclk_source_gt_x0y4 None
SET_SIM_PARAMETER c_x0y5_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_refclk_source_gt_x0y5 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y6 None
SET_SIM_PARAMETER c_x0y21_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y16_gtx_rx_datapath_width 16
SET_SIM_PARAMETER c_refclk_source_gt_x0y7 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y8 None
SET_SIM_PARAMETER c_refclk_source_gt_x0y9 None
SET_SIM_PARAMETER c_x0y21_protocol_enum 0
SET_SIM_PARAMETER c_x0y16_protocol_enum 0
SET_SIM_PARAMETER c_x0y18_gtx_rx_line_rate 3.2
SET_SIM_PARAMETER c_x0y23_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y29_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y34_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y5_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y3_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_disable_sysclk_buf false
SET_SIM_PARAMETER c_refclk_source_gt_x1y0 None
SET_SIM_PARAMETER c_x1y20_protocol_enum 0
SET_SIM_PARAMETER c_x1y15_protocol_enum 0
SET_SIM_PARAMETER c_refclk_source_gt_x1y1 None
SET_SIM_PARAMETER c_refclk_source_gt_x1y2 None
SET_SIM_PARAMETER c_refclk_source_gt_x1y3 None
SET_SIM_PARAMETER c_x1y14_gtx_enabled FALSE
SET_SIM_PARAMETER c_refclk_source_gt_x1y4 None
SET_SIM_PARAMETER c_refclk_source_gt_x1y5 None
SET_SIM_PARAMETER c_refclk_source_gt_x1y6 None
SET_SIM_PARAMETER c_x0y35_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_refclk_source_gt_x1y7 None
SET_SIM_PARAMETER c_x0y1_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_refclk_source_gt_x1y8 None
SET_SIM_PARAMETER c_refclk_source_gt_x1y9 None
SET_SIM_PARAMETER c_x1y3_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y0_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y30_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y25_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y15_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y20_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y17_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y22_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y11_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y6_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y35_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y0_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y8_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y1_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y4_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y23_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y18_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y25_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y9_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_protocol_count 1
SET_SIM_PARAMETER c_x1y6_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y11_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y27_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y32_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y10_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y3_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y30_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y25_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y2_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y9_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y3_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y1_protocol_enum 0
SET_SIM_PARAMETER c_mmcm_mult 25.000
SET_SIM_PARAMETER c_x1y11_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y8_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y26_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y31_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_q3_clk0_mgtrefclk_enabled true
SET_SIM_PARAMETER c_x1y7_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y3_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y12_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y6_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y10_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y1_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y26_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y31_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y17_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y22_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y23_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y18_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y17_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y22_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y9_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y11_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y9_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y1_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y17_protocol_enum 0
SET_SIM_PARAMETER c_x0y22_protocol_enum 0
SET_SIM_PARAMETER c_x1y15_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y20_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y11_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y9_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y15_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y20_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y15_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y20_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y16_protocol_enum 0
SET_SIM_PARAMETER c_x1y21_protocol_enum 0
SET_SIM_PARAMETER c_x0y24_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y19_gtx_rx_line_rate 3.2
SET_SIM_PARAMETER c_x1y9_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y20_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y15_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y3_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y12_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y16_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y21_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y9_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y27_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y32_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_q8_clk0_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x0y2_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_q13_clk1_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x0y2_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y16_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y21_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y23_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y18_gtx_tx_datapath_width 16
SET_SIM_PARAMETER c_x1y9_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y10_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y16_gtx_tx_reference_clock 160.00
SET_SIM_PARAMETER c_x0y21_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_q1_clk1_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x1y7_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y23_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y18_gtx_enabled TRUE
SET_SIM_PARAMETER c_x1y25_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y13_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_protocol_gt_count_1 4
SET_SIM_PARAMETER c_x0y2_protocol_enum 0
SET_SIM_PARAMETER c_protocol_gt_count_2 0
SET_SIM_PARAMETER c_protocol_gt_count_3 0
SET_SIM_PARAMETER c_x0y17_gtx_rx_reference_clock 160.00
SET_SIM_PARAMETER c_x0y22_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y6_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y12_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y26_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y31_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y26_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y31_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y0_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y26_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y6_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y15_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y20_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y9_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y28_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y33_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y27_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y2_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y3_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y1_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y8_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y4_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y11_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y34_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y29_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y18_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y23_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y19_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y24_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y9_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y18_protocol_enum 0
SET_SIM_PARAMETER c_x0y23_protocol_enum 0
SET_SIM_PARAMETER c_x1y21_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y16_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y10_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y5_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y26_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y2_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y31_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y26_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_q6_clk1_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x1y17_protocol_enum 0
SET_SIM_PARAMETER c_x1y22_protocol_enum 0
SET_SIM_PARAMETER c_x1y0_protocol_enum 0
SET_SIM_PARAMETER c_x1y0_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y0_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y21_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y16_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y24_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y19_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y27_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y32_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y30_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y25_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y5_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_q11_clk0_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x0y29_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y34_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y26_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y31_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y2_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y4_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y3_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y15_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y20_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y3_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y6_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y10_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y8_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y2_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y17_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y22_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y3_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y4_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y11_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y5_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y27_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y19_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y24_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y35_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y21_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y16_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y3_protocol_enum 0
SET_SIM_PARAMETER c_x1y0_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y1_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y5_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y8_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y18_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y23_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y6_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y9_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y35_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y19_protocol Custom_1
SET_SIM_PARAMETER c_x0y32_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y27_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y5_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y11_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y14_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y8_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y2_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y9_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y5_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y24_protocol_enum 0
SET_SIM_PARAMETER c_x0y19_protocol_enum 0
SET_SIM_PARAMETER c_x0y8_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y12_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y0_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y24_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y19_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y12_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y25_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y30_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y9_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_q4_clk0_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x1y23_protocol_enum 0
SET_SIM_PARAMETER c_x1y18_protocol_enum 0
SET_SIM_PARAMETER c_x1y1_protocol_enum 0
SET_SIM_PARAMETER c_x0y17_gtx_tx_datapath_width 16
SET_SIM_PARAMETER c_x0y22_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y12_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y27_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y2_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y3_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y10_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y27_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y32_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y17_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y22_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y0_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y26_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y31_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y16_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y21_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y12_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y12_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y20_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y15_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y6_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y16_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y21_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y4_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y6_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y11_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y25_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y30_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y3_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y8_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y13_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y14_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_enable_diff_term false
SET_SIM_PARAMETER c_x1y23_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y18_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y17_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y22_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_q9_clk0_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x0y1_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_q14_clk1_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x0y4_protocol_enum 0
SET_SIM_PARAMETER c_x0y33_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y28_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_protocol_datawidth_1 16
SET_SIM_PARAMETER c_protocol_datawidth_2 20
SET_SIM_PARAMETER c_x1y3_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_protocol_datawidth_3 20
SET_SIM_PARAMETER c_x1y1_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y15_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y20_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y9_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y4_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y17_gtx_tx_reference_clock 160.00
SET_SIM_PARAMETER c_x0y22_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y19_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y24_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_q2_clk1_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x0y7_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y33_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y28_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y26_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y23_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y18_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y25_protocol_enum 0
SET_SIM_PARAMETER c_x0y30_protocol_enum 0
SET_SIM_PARAMETER c_x0y28_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y33_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y18_gtx_rx_reference_clock 160.00
SET_SIM_PARAMETER c_x0y23_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y12_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y1_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y27_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y6_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y24_protocol_enum 0
SET_SIM_PARAMETER c_x1y19_protocol_enum 0
SET_SIM_PARAMETER c_x0y25_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y30_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y13_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y2_protocol_enum 0
SET_SIM_PARAMETER c_x1y1_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y13_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y26_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y31_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y3_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y25_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y7_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y1_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y2_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_xspeedgrade -1
SET_SIM_PARAMETER c_x1y4_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y0_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_sysclk_mode_external false
SET_SIM_PARAMETER c_x0y4_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y0_gtx_enabled FALSE
SET_SIM_PARAMETER c_select_mode gb
SET_SIM_PARAMETER c_x0y11_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y10_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y10_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y4_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y10_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y26_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y0_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y18_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y23_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y20_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y15_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y27_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y32_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y27_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y32_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_q7_clk1_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x0y8_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y1_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y19_gtx_use_rx_refclk Q3-Refclk0
SET_SIM_PARAMETER c_x0y21_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y16_rxrecclk_pin_io_std LVDS_25
SET_SIM_PARAMETER c_x0y33_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y28_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y5_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y6_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y12_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_q12_clk0_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x0y5_protocol_enum 0
SET_SIM_PARAMETER c_x1y24_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y19_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y13_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y7_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y17_gtx_use_rx_refclk Q3-Refclk0
SET_SIM_PARAMETER c_x1y1_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_protocol_1 Custom_1
SET_SIM_PARAMETER c_protocol_2 Custom_2
SET_SIM_PARAMETER c_x0y7_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_protocol_3 Custom_3
SET_SIM_PARAMETER c_x1y5_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y7_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y0_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y25_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y30_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y11_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y2_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y5_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y21_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y16_gtx_tx_datapath_width 16
SET_SIM_PARAMETER c_x1y10_gtx_enabled FALSE
SET_SIM_PARAMETER c_q0_clk0_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x1y26_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y8_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y31_protocol_enum 0
SET_SIM_PARAMETER c_x0y9_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y26_protocol_enum 0
SET_SIM_PARAMETER c_rxrecclk_gtx_location X0Y16
SET_SIM_PARAMETER c_x1y6_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y34_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y29_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y0_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y25_protocol_enum 0
SET_SIM_PARAMETER c_x0y18_protocol Custom_1
SET_SIM_PARAMETER c_x1y3_protocol_enum 0
SET_SIM_PARAMETER c_x1y11_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y7_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y14_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y7_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y13_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y10_protocol_enum 0
SET_SIM_PARAMETER c_x1y12_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_board_config_settings User_Defined
SET_SIM_PARAMETER c_x0y27_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y32_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y26_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y6_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y24_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y19_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y7_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y13_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y1_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y12_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y0_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y13_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y5_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y11_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y12_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_q5_clk0_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x1y19_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_q10_clk1_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x1y24_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y32_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y27_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y28_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y33_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y14_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y3_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y22_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y17_gtx_enabled TRUE
SET_SIM_PARAMETER c_x1y27_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y6_protocol_enum 0
SET_SIM_PARAMETER c_x0y6_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y13_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x0y13_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y5_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y22_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y17_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y25_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y22_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y17_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y26_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y7_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y35_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y14_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y24_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y19_gtx_rx_datapath_width 16
SET_SIM_PARAMETER c_x1y4_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y13_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y10_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y0_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y10_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y18_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y23_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y6_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y8_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y3_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y0_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_protocol_rxrefclk_frequency_1 160.00
SET_SIM_PARAMETER c_x0y27_protocol_enum 0
SET_SIM_PARAMETER c_x0y32_protocol_enum 0
SET_SIM_PARAMETER c_protocol_rxrefclk_frequency_2 156.25
SET_SIM_PARAMETER c_protocol_rxrefclk_frequency_3 156.25
SET_SIM_PARAMETER c_use_sysclock_dif_input false
SET_SIM_PARAMETER c_x1y26_protocol_enum 0
SET_SIM_PARAMETER c_x1y3_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x1y4_protocol_enum 0
SET_SIM_PARAMETER c_x1y25_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y14_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y9_gtx_tx_datapath_width 40
SET_SIM_PARAMETER c_x0y35_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y1_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y10_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_sysclk_frequency_int 160.00
SET_SIM_PARAMETER c_x0y11_protocol_enum 0
SET_SIM_PARAMETER c_x0y23_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y19_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y24_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x0y18_gtx_tx_reference_clock 160.00
SET_SIM_PARAMETER c_q3_clk1_mgtrefclk_enabled false
SET_SIM_PARAMETER c_x0y8_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y27_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y15_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y20_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x1y8_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x1y10_protocol_enum 0
SET_SIM_PARAMETER c_x0y33_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y28_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y27_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y14_gtx_enabled FALSE
SET_SIM_PARAMETER c_gt_correct true
SET_SIM_PARAMETER c_x0y24_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y19_gtx_rx_reference_clock 160.00
SET_SIM_PARAMETER c_x1y14_gtx_use_rxrecclk_is_dif FALSE
SET_SIM_PARAMETER c_x0y2_gtx_tx_reference_clock 156.25
SET_SIM_PARAMETER c_x0y35_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y2_gtx_rx_line_rate 3.125
SET_SIM_PARAMETER c_x1y6_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x0y12_rxrecclk_pin_location UNASSIGNED
SET_SIM_PARAMETER c_x1y0_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x0y6_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y2_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y13_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x1y12_gtx_tx_line_rate 3.125
SET_SIM_PARAMETER c_x0y6_gtx_rx_datapath_width 40
SET_SIM_PARAMETER c_x1y1_rxrecclk_pin_io_std LVCMOS25
SET_SIM_PARAMETER c_x1y25_gtx_use_rxrecclk FALSE
SET_SIM_PARAMETER c_x0y3_gtx_rx_reference_clock 156.25
SET_SIM_PARAMETER c_x1y18_gtx_enabled FALSE
SET_SIM_PARAMETER c_x1y23_gtx_enabled FALSE
SET_SIM_PARAMETER c_x0y7_protocol_enum 0
SET_PARAMETER component_name chipscope_ibert
SET_PARAMETER refclk_source_gt_3 MGTREFCLK0_115
SET_PARAMETER sysclk_mode_external false
SET_PARAMETER protocol_datawidth_1 16
SET_PARAMETER protocol_datawidth_2 20
SET_PARAMETER protocol_datawidth_3 20
SET_PARAMETER check_refclk_sources_gt true
SET_PARAMETER sysclock_source_int MGT3_116
SET_PARAMETER gt_naming_style MGTm_n
SET_PARAMETER protocol_count 1
SET_PARAMETER protocol_1 Name_Protocol
SET_PARAMETER protocol_2 Name_Protocol
SET_PARAMETER protocol_3 Name_Protocol
SET_PARAMETER protocol_gt_0 Custom_1_/_3.2_Gbps
SET_PARAMETER protocol_gt_1 Custom_1_/_3.2_Gbps
SET_PARAMETER protocol_gt_2 Custom_1_/_3.2_Gbps
SET_PARAMETER protocol_gt_3 Custom_1_/_3.2_Gbps
SET_PARAMETER protocol_rxrefclk_frequency_1 160.00
SET_PARAMETER rxrecclk_pin_location UNASSIGNED
SET_PARAMETER protocol_rxrefclk_frequency_2 156.25
SET_PARAMETER protocol_rxrefclk_frequency_3 156.25
SET_PARAMETER rxrecclk_gtx_location MGT0_116
SET_PARAMETER select_mode gb
SET_PARAMETER protocol_maxlinerate_1 3.2
SET_PARAMETER protocol_maxlinerate_2 3.125
SET_PARAMETER protocol_maxlinerate_3 3.125
SET_PARAMETER sysclk_frequency 100
SET_PARAMETER add_rxrecclk_probes false
SET_PARAMETER rxrecclk_is_dif true
SET_PARAMETER protocol_quad_0 None
SET_PARAMETER protocol_quad_1 None
SET_PARAMETER check_refclk_sources true
SET_PARAMETER refclk_source_quad_0 None
SET_PARAMETER protocol_quad_2 None
SET_PARAMETER refclk_source_quad_1 None
SET_PARAMETER protocol_quad_3 None
SET_PARAMETER refclk_source_quad_2 None
SET_PARAMETER protocol_quad_4 None
SET_PARAMETER refclk_source_quad_3 None
SET_PARAMETER protocol_quad_5 None
SET_PARAMETER refclk_source_quad_4 None
SET_PARAMETER protocol_quad_6 None
SET_PARAMETER refclk_source_quad_5 None
SET_PARAMETER protocol_quad_7 None
SET_PARAMETER refclk_source_quad_6 None
SET_PARAMETER protocol_quad_8 None
SET_PARAMETER refclk_source_quad_7 None
SET_PARAMETER protocol_quad_9 None
SET_PARAMETER refclk_source_quad_8 None
SET_PARAMETER refclk_source_quad_9 None
SET_PARAMETER sysclk_frequency_int 160.00
SET_PARAMETER rxrecclk_pin_std LVDS_25
SET_PARAMETER enable_diff_term false
SET_PARAMETER board_config_settings User_Defined
SET_PARAMETER disable_sysclk_buf false
SET_PARAMETER sysclk_io_pin_loc UNASSIGNED
SET_PARAMETER select_quad QUAD_116
SET_PARAMETER protocol_custom_1 Custom_1
SET_PARAMETER protocol_custom_2 Custom_2
SET_PARAMETER sysclk_io_pin_std LVCMOS25
SET_PARAMETER protocol_custom_3 Custom_3
SET_PARAMETER protocol_quad_10 None
SET_PARAMETER protocol_quad_11 None
SET_PARAMETER protocol_quad_12 None
SET_PARAMETER protocol_quad_13 None
SET_PARAMETER protocol_quad_14 None
SET_PARAMETER protocol_quad_15 None
SET_PARAMETER refclk_source_quad_10 None
SET_PARAMETER refclk_source_quad_11 None
SET_PARAMETER refclk_source_quad_12 None
SET_PARAMETER refclk_source_quad_13 None
SET_PARAMETER refclk_source_quad_14 None
SET_PARAMETER refclk_source_quad_15 None
SET_PARAMETER gt_correct true
SET_PARAMETER generate_bit_stream true
SET_PARAMETER protocol_gt_count_1 4
SET_PARAMETER protocol_gt_count_2 0
SET_PARAMETER protocol_gt_count_3 0
SET_PARAMETER target_design_platform User_Defined
SET_PARAMETER refclk_source_gt_0 MGTREFCLK0_115
SET_PARAMETER refclk_source_gt_1 MGTREFCLK0_115
SET_PARAMETER refclk_source_gt_2 MGTREFCLK0_115
SET_CORE_CLASS PSF
SET_CORE_PATH C:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ibert_virtex6_gtx_v2_06_a\
SET_CORE_GUIPATH C:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ibert_virtex6_gtx_v2_06_a\tooldata\coregen\gui\chipscope_ibert_virtex6_gtx.tcl
SET_CORE_NAME IBERT Virtex6 GTX (ChipScope Pro - IBERT)
SET_CORE_VERSION 2.06.a
SET_CORE_VLNV xilinx.com:ip:chipscope_ibert_virtex6_gtx:2.06.a
SET_CORE_DATASHEET C:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ibert_virtex6_gtx_v2_06_a\doc\chipscope_ibert_virtex6_gtx.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ibert_virtex6_gtx_v2_06_a\doc\chipscope_ibert_virtex6_gtx.pdf><Data Sheet>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ibert_virtex6_gtx_v2_06_a\doc\html\change_log.html><Version Information>
