# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_8.srcs/sources_1/new/lab_8.vhd" \
"../../../../project_8.srcs/sim_1/new/lab_8_TB.vhd" \

# Do not sort compile order
nosort
