;redcode
;assert 1
	SPL -9, @-12
	CMP -207, <-120
	MOV -1, <-20
	MOV -507, <-20
	MOV -7, <-20
	ADD -1, <-22
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SLT #270, <1
	SUB -7, <-120
	SUB <-10, 1
	SUB 100, <610
	SUB @0, @2
	SUB #20, -0
	JMP @270, @1
	JMP 100, 200
	SUB 100, <610
	JMP 100, 200
	SUB @-127, 100
	JMP @270, @1
	CMP 12, @10
	SLT 0, @130
	SLT 20, @12
	SUB 100, <610
	SLT @260, @50
	ADD 210, 60
	SPL -0, <778
	SLT 20, @12
	CMP <300, 90
	SUB <-10, 1
	SUB #72, @200
	CMP @-127, 100
	ADD #270, <1
	ADD #270, <1
	SLT 20, @12
	SUB <-19, 601
	SPL 0, <708
	ADD -1, <-22
	SLT 20, @12
	CMP -7, <-127
	CMP -7, <-127
	SPL -9, @-12
	CMP -207, <-120
	ADD #270, <1
	CMP -207, <-120
	ADD -1, <-22
	CMP -207, <-120
	CMP -207, <-120
