# Hardcaml Documentation

Welcome to [Hardcaml](https://github.com/janestreet/hardcaml)!

# Getting Started

Introducing the [key modules](https://ocaml.janestreet.com/ocaml-core/latest/doc/hardcaml/Hardcaml/index.html)
and concepts in Hardcaml.

* [Introduction](introduction.mdx)
* [Installing](installing_with_opam.mdx) the open source package
* [Combinational logic](combinational_logic.mdx)
* [Sequential logic](sequential_logic.mdx)
* [Naming](naming.mdx)
* [Always API](always.mdx)
* [Instantiation](instantiation.mdx)
* [Circuits](circuits.mdx)
* [Generating RTL](rtl_generation.mdx)
* [Simulation](simulation.mdx)
* [Waveforms](waveforms.mdx)

See the [serial multiplier](serial_multiplier_example.mdx) for an example of using
many of these features.

# Using Hardcaml

Some more advanced concepts useful for designing and testing larger,
more complex hardware designs.

* [Hardcaml interfaces](hardcaml_interfaces.mdx)
* [Module hierarchies](module_hierarchy.mdx)
* [Simulating with interfaces](simulating_with_interfaces.mdx)
* [Writing state machines](state_machine_always_api.mdx)
* [Interactive waveforms](waveterm_interactive_viewer.mdx)
<!--
* [Step testbenches](step_testbench.mdx)
-->

# Examples

* [Simple counter](counter_example.mdx)
* [Serial multiplier](serial_multiplier_example.mdx)
* [Calculating Fibonacci numbers](fibonacci_example.mdx)

# Libraries

* [Accelerated Simulation Backends](accelerating_simulations.mdx)
<!--
* [Verification tools](verification.mdx)
* [Converting from Verilog](hardcaml_of_verilog.mdx)
* [Xilinx library integration](hardcaml_xilinx)
-->
