<img width="450" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/fae6fe05-a314-4c64-9143-c84573a10ebc">

--------------------------------------------------------------------------------------------------------------------------------

<img width="450" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/a42e5da1-1f29-4edd-9c67-6f6c9432a246">

## I. S∆† L∆Ø·ª¢C V·ªÄ CH∆Ø∆†NG TR√åNH CC
### A, Qu√° tr√¨nh bi√™n d·ªãch m·ªôt ch∆∞∆°ng tr√¨nh C/C++
> https://tapit.vn/qua-trinh-bien-dich-mot-chuong-trinh-cc/?fbclid=IwAR30Vb0QtPRumEMEmWeFqYsndk2tRrhgGLDh16K8cHTBoPU1J-A_XpFGl9o

#### 1. ƒê·ªäNH NGHƒ®A
- L√† qu√° tr√¨nh chuy·ªÉn ƒë·ªïi t·ª´ ng√¥n ng·ªØ b·∫≠c cao (C/C++, Pascal, Java, C#‚Ä¶) sang ng√¥n ng·ªØ ng√¥n ng·ªØ m√°y-> m√°y t√≠nh c√≥ th·ªÉ hi·ªÉu v√† th·ª±c thi.
Ng√¥n ng·ªØ C l√† m·ªôt ng√¥n ng·ªØ d·∫°ng bi√™n d·ªãch. Ch∆∞∆°ng tr√¨nh ƒë∆∞·ª£c vi·∫øt b·∫±ng C mu·ªën ch·∫°y ƒë∆∞·ª£c tr√™n m√°y t√≠nh ph·∫£i tr·∫£i qua m·ªôt qu√° tr√¨nh bi√™n d·ªãch ƒë·ªÉ chuy·ªÉn ƒë·ªïi t·ª´ d·∫°ng m√£ ngu·ªìn sang ch∆∞∆°ng tr√¨nh d·∫°ng m√£ th·ª±c thi. Qu√° tr√¨nh ƒë∆∞·ª£c chia ra l√†m 4 giai ƒëo·∫°n ch√≠nh:

	+ Giai ƒëo√†n ti·ªÅn x·ª≠ l√Ω (Pre-processor)
	+ Giai ƒëo·∫°n d·ªãch NNBC sang Asembly (Compiler)
	+ Giai ƒëo·∫°n d·ªãch asembly sang ng√¥n ng·ªØ m√°y (Asember)
	+ Giai ƒëo·∫°n li√™n k·∫øt (Linker)

![image](https://github.com/minchangggg/Stm32/assets/125820144/bc85d275-e61e-4deb-a55a-7ab20df96215)

#### 2. HO·∫†T ƒê·ªòNG

**a. Giai ƒëo·∫°n ti·ªÅn x·ª≠ l√Ω ‚Äì Preprocessor**

	+ Nh·∫≠n m√£ ngu·ªìn
	+ X√≥a b·ªè t·∫•t c·∫£ ch√∫ th√≠ch, comments c·ªßa ch∆∞∆°ng tr√¨nh
	+ Ch·ªâ th·ªã ti·ªÅn x·ª≠ l√Ω (b·∫Øt ƒë·∫ßu b·∫±ng #) c≈©ng ƒë∆∞·ª£c x·ª≠ l√Ω
	+ V√≠ d·ª•: ch·ªâ th·ªã #include cho ph√©p gh√©p th√™m m√£ ch∆∞∆°ng tr√¨nh c·ªßa m·ªôt t·ªáp ti√™u ƒë·ªÉ v√†o m√£ ngu·ªìn c·∫ßn d·ªãch. C√°c h·∫±ng s·ªë ƒë∆∞·ª£c ƒë·ªãnh nghƒ©a b·∫±ng #define s·∫Ω ƒë∆∞·ª£c thay th·∫ø b·∫±ng gi√° tr·ªã c·ª• th·ªÉ t·∫°i m·ªói n∆°i s·ª≠ d·ª•ng trong ch∆∞∆°ng tr√¨nh.

**b. C·ªông ƒëo·∫°n d·ªãch Ng√¥n Ng·ªØ B·∫≠c Cao sang Assembly**

	+ Ph√¢n t√≠ch c√∫ ph√°p (syntax) c·ªßa m√£ ngu·ªìn NNBC
	+ Chuy·ªÉn ch√∫ng sang d·∫°ng m√£ Assembly l√† m·ªôt ng√¥n ng·ªØ b·∫≠c th·∫•p (h·ª£p ng·ªØ) g·∫ßn v·ªõi t·∫≠p l·ªánh c·ªßa b·ªô vi x·ª≠ l√Ω.

**c. C√¥ng ƒëo·∫°n d·ªãch Assembly**

	+ Dich ch∆∞∆°ng tr√¨nh => Sang m√£ m√°y 0 v√† 1
	+ M·ªôt t·ªáp m√£ m√°y (.obj) sinh ra trong h·ªá th·ªëng sau ƒë√≥.

**d. Giai ƒëo·∫°n Linker**

+ Trong giai ƒëo·∫°n n√†y m√£ m√°y c·ªßa m·ªôt ch∆∞∆°ng tr√¨nh d·ªãch t·ª´ nhi·ªÅu ngu·ªìn (file .c ho·∫∑c file th∆∞ vi·ªán .lib) ƒë∆∞·ª£c li√™n k·∫øt l·∫°i v·ªõi nhau ƒë·ªÉ t·∫°o th√†nh ch∆∞∆°ng tr√¨nh ƒë√≠ch duy nh·∫•t
+ M√£ m√°y c·ªßa c√°c h√†m th∆∞ vi·ªán g·ªçi trong ch∆∞∆°ng tr√¨nh c≈©ng ƒë∆∞·ª£c ƒë∆∞a v√†o ch∆∞∆°ng tr√¨nh cu·ªëi trong giai ƒëo·∫°n n√†y. -> Ch√≠nh v√¨ v·∫≠y m√† c√°c l·ªói li√™n quan ƒë·∫øn vi·ªác g·ªçi h√†m hay s·ª≠ d·ª•ng bi·∫øn t·ªïng th·ªÉ m√† kh√¥ng t·ªìn t·∫°i s·∫Ω b·ªã ph√°t hi·ªán. K·ªÉ c·∫£ l·ªói vi·∫øt ch∆∞∆°ng tr√¨nh ch√≠nh kh√¥ng c√≥ h√†m main() c≈©ng ƒë∆∞·ª£c ph√°t hi·ªán trong li√™n k·∫øt.
+ K·∫øt th√∫c qu√° tr√¨nh t·∫•t c·∫£ c√°c ƒë·ªëi t∆∞·ª£ng ƒë∆∞·ª£c li√™n k·∫øt l·∫°i v·ªõi nhau th√†nh m·ªôt ch∆∞∆°ng tr√¨nh c√≥ th·ªÉ th·ª±c thi ƒë∆∞·ª£c (executable hay .exe) th·ªëng nh·∫•t.

### B. C√°c th∆∞ vi·ªán c·∫ßn h·ªçc trong C**

### C Library - <time.h>
*The time.h header defines: four variable types + two macro + various functions -> for manipulating date and time.*

#### 1. Library Variables
|  No |       Variable     |                                    Description                                     | 
| :---| :------------------|------------------------------------------------------------------------------------| 
|  1  |   **size_t**       |  *This is the unsigned integral type and is the **result of the sizeof keyword***  | 
|  2  |   **clock_t**      |  *This is a type suitable for storing the **processor time***                      | 
|  3  |   **time_t is**    |  *This is a type suitable for storing the **calendar time***                       | 
|  4  |   **struct tm**    |  *This is a **structure** used to hold the **time and date***                      | 

The **struct tm** has the following definition

                              struct tm {
                                 int tm_sec;       // seconds,  range 0 to 59
                                 int tm_min;       // minutes, range 0 to 59
                                 int tm_hour;      // hours, range 0 to 23     
                                 int tm_mday;      // day of the month, range 1 to 31  
                                 int tm_mon;       // month, range 0 to 11            
                                 int tm_year;      // The number of years since 1900  
                                 int tm_wday;      // day of the week, range 0 to 6    
                                 int tm_yday;      // day in the year, range 0 to 365  
                                 int tm_isdst;     // daylight saving time             
                              };
              
#### 2. Library Macros
|  No |          Macro        |                             Description                                         | 
| :---| :---------------------|---------------------------------------------------------------------------------| 
|  1  |   **NULL**            |  *This macro is the value of a **null pointer constant***                       | 
|  2  |   **CLOCKS_PER_SEC**  |  *This macro represents the **number of processor clocks per second***          | 

#### 3. Library Functions 
|  No |      Function      |                                   Description                                                       | 
| :---| :------------------|-----------------------------------------------------------------------------------------------------| 
|  1  | ```char *asctime(const struct tm *timeptr)```  |  *Returns a pointer to a string which represents the day and time of the structure timeptr*  | 
|  2  | ```clock_t clock(void)```  |  *Returns the processor clock time used since the beginning of an implementation defined era (normally the beginning of the program)*  |
|  3  | ```char *ctime(const time_t *timer)```  |  *Returns a string representing the localtime based on the argument timer*| 
|  4  | ```double difftime(time_t time1, time_t time2)```  |  *Returns the difference of seconds between time1 and time2 (time1-time2)*  |
|  5  | ```struct tm *gmtime(const time_t *timer)```  |  *The value of timer is broken up into the structure tm and expressed in Coordinated Universal Time (UTC) also known as Greenwich Mean Time (GMT)*  | 
|  6  | ```struct tm *localtime(const time_t *timer)```  |  *The value of timer is broken up into the structure tm and expressed in the local time zone*  |
|  7  | ```time_t mktime(struct tm *timeptr)```  |  *Converts the structure pointed to by timeptr into a time_t value according to the local time zone*  | 
|  8  | ```size_t strftime(char *str, size_t maxsize, const char *format, const struct tm *timeptr)```  |  *Formats the time represented in the structure timeptr according to the formatting rules defined in format and stored into str*  |
|  9  | ```time_t time(time_t *timer)``` |  *Calculates the current calender time and encodes it into time_t format*  | 

## II. C·∫§U TR√öC C·ª¶A M·ªòT CH∆Ø∆†NG TR√åNH C CHO VI ƒêI·ªÄU KHI·ªÇN 
<img width="700" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/9a676761-63a9-4fa3-9066-bd4ddaaba427">

<img width="580" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/18b5990f-0c9f-4a68-b69c-a62e4189deb4">

### Qu√° tr√¨nh th·ª±c hi·ªán ng·∫Øt c·ªßa vi ƒëi·ªÅu khi·ªÉn ‚Äì MCU Interrupt processing
> https://tapit.vn/qua-trinh-thuc-hien-ngat-cua-vi-dieu-khien-mcu-interrupt-processing/?fbclid=IwAR2PXlKLeeP945BvFNK_58rtfPEntMePA2Nz42NHYgTHVPACBNR3fAmJtDA

+ B√¨nh th∆∞·ªùng, vi ƒëi·ªÅu khi·ªÉn s·∫Ω th·ª±c thi c√°c l·ªánh do ng∆∞·ªùi d√πng vi·∫øt m·ªôt c√°ch tu·∫ßn t·ª± t·ª´ tr√™n xu·ªëng. 
+ Tuy nhi√™n, n√≥ c≈©ng ƒë∆∞·ª£c thi·∫øt k·∫ø ƒë·ªÉ s·∫µn s√†ng x·ª≠ l√Ω c√°c t√¨nh hu·ªëng, s·ª± ki·ªán do t√°c ƒë·ªông t·ª´ b√™n ngo√†i c·ªßa con ng∆∞·ªùi, c√°c c·∫£m bi·∫øn, ho·∫∑c t·ª´ c√°c ngo·∫°i vi b√™n trong nh∆∞ Timer, UART, ADC‚Ä¶vv‚Ä¶ m√† ch√∫ng ta kh√¥ng bi·∫øt, kh√¥ng d·ª± ƒëo√°n tr∆∞·ªõc ƒë∆∞·ª£c khi n√†o t√¨nh hu·ªëng, s·ª± ki·ªán ƒë√≥ s·∫Ω x·∫£y ra. 
+ M·ªôt c√°ch t·ªïng qu√°t, khi x·∫£y ra Interrupt, vi ƒëi·ªÅu khi·ªÉn s·∫Ω th·ª±c hi·ªán qua c√°c b∆∞·ªõc sau: 
	1. Th·ª±c hi·ªán xong c√¢u l·ªánh ƒëang th·ª±c hi·ªán (c√¢u l·ªánh ·ªü m√£ m√°y sau qu√° tr√¨nh compiler, asembler t·ª´ ng√¥n ng·ªØ b·∫≠t cao do ng∆∞·ªùi d√πng vi·∫øt. ƒê·ªÉ th·ª±c hi·ªán 1 c√¢u l·ªánh ·ªü m√£ m√°y, vi ƒëi·ªÅu khi·ªÉn th∆∞·ªùng th·ª±c hi·ªán c√°c b∆∞·ªõc sau: l·∫•y l·ªánh t·ª´ b·ªô nh·ªõ; gi·∫£i m√£ l·ªánh; th·ª±c thi l·ªánh). 
	2. L∆∞u ng·ªØ c·∫£nh g·ªìm l∆∞u ƒë·ªãa ch·ªâ c√¢u l·ªánh ti·∫øp theo s·∫Ω th·ª±c hi·ªán (gi√° tr·ªã thanh ghi Program Counter), l∆∞u tr·∫°ng th√°i nƒÉng l∆∞·ª£ng ƒëang ho·∫°t ƒë·ªông (trong thanh ghi Status) v√†o v√πng nh·ªõ Stack, g·ªçi l√† qu√° tr√¨nh Stacking.(V√πng nh·ªõ Stack l√† v√πng nh·ªõ First In Last Out.)
	3. X√≥a bit cho ph√©p ng·∫Øt to√†n c·ª•c trong thanh ghi Status, ƒë∆∞a vi ƒëi·ªÅu khi·ªÉn v·ªÅ ch·∫ø ƒë·ªô ho·∫°t ƒë·ªông b√¨nh th∆∞·ªùng (active mode) n·∫øu n√≥ ƒëang ·ªü ch·∫ø ƒë·ªô ti·∫øt ki·ªám nƒÉng l∆∞·ª£ng. Bit cho ph√©p ng·∫Øt c≈©ng c√≥ th·ªÉ ƒë∆∞·ª£c b·∫≠t l√™n l·∫°i ƒë·ªÉ cho ph√©p ng·∫Øt ch·ªìng ng·∫Øt (Nested Interrupt)
	4. Vi ƒëi·ªÅu khi·ªÉn th·ª±c thi ch∆∞∆°ng tr√¨nh ph·ª•c v·ª• ng·∫Øt (ISR) b·∫±ng c√°ch n·∫°p ƒë·ªãa ch·ªâ c√¢u l·ªánh ƒë·∫ßu ti√™n c·ªßa ch∆∞∆°ng tr√¨nh ph·ª•c v·ª• ng·∫Øt v√†o thanh ghi PC. (ƒê·ªãa ch·ªâ n√†y c≈©ng l√† ƒë·ªãa ch·ªâ c·ªßa vecter ng·∫Øt trong interrupt vector table)
	5. Khi th·ª±c hi·ªán xong ch∆∞∆°ng tr√¨nh ph·ª•c v·ª• ng·∫Øt, vi ƒëi·ªÅu khi·ªÉn s·∫Ω th·ª±c hi·ªán qu√° tr√¨nh unstacking: n·∫°p l·∫°i gi√° tr·ªã thanh ghi PC ƒë√£ l∆∞u, b·∫≠t l·∫°i bit cho ph√©p ng·∫Øt to√†n c·ª•c, quay v·ªÅ tr·∫°ng th√°i nƒÉng l∆∞·ª£ng ban ƒë·∫ßu.

+ M·ªôt s·ªë ng·∫Øt ph·ªï bi·∫øn tr√™n vi ƒëi·ªÅu khi·ªÉn ph·ªï bi·∫øn m√† ch√∫ng ta th∆∞·ªùng s·ª≠ d·ª•ng: 
	‚Äì Ng·∫Øt ngo√†i: S·ª± ki·ªán l√† khi s·ª± thay ƒë·ªïi s∆∞·ªùn t√≠n hi·ªáu (edge) s∆∞·ªùn l√™n, s∆∞·ªùn xu·ªëng, ho·∫∑c c·∫£ 2. 
	
	‚Äì Ng·∫Øt UART: Th∆∞·ªùng s·ª≠ d·ª•ng ng·∫Øt nh·∫≠n, s·ª± ki·ªán l√† khi buffer nh·∫≠n ƒë·ªß 1 byte d·ªØ li·ªáu
	
	‚Äì Ng·∫Øt ADC: Th∆∞·ªùng s·ª≠ d·ª•ng khi ho√†n th√†nh vi·ªác chuy·ªÉn ƒë·ªïi ADC
	
	‚Äì Ng·∫Øt Timer: Th∆∞·ªùng s·ª≠ d·ª•ng khi tr√†n thanh ghi ƒë·∫øm, ho·∫∑c khi gi√° tr·ªã ƒë·∫øm b·∫±ng v·ªõi thanh ghi so s√°nh

> Xem th√™m: T·ªïng h·ª£p c√°c b√†i h∆∞·ªõng d·∫´n L·∫≠p tr√¨nh vi ƒëi·ªÅu khi·ªÉn STM32 
> https://tapit.vn/tong-hop-cac-bai-huong-dan-lap-trinh-vi-dieu-khien-stm32/

## III. T·ªî CH·ª®C B·ªò NH·ªö C·ª¶A VI ƒêI·ªÄU KHI·ªÇN, CH∆Ø∆†NG TR√åNH V√Ä D·ªÆ LI·ªÜU TRONG B·ªò NH·ªö 
### T·ªï ch·ª©c b·ªô nh·ªõ

+ B·ªô nh·ªõ ch∆∞∆°ng tr√¨nh - FLASH (ROM)
+ B·ªô nh·ªõ d·ªØ li·ªáu - SRAM
+ C√°c ngo·∫°i vi - Register

<img width="467" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/acc0f60b-38e8-45d5-badc-9a3b5f6620b6">

<img width="179" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/4e67c60b-b7b8-4a35-ac71-2fcee694ceaf">

## IV. C√ÅC PH√âP TO√ÅN TRONG C
### 1. √âp ki·ªÉu

### 2. Ph√©p tƒÉng gi·∫£m gi√° tr·ªã

`a. ++ l√† to√°n t·ª≠ tƒÉng`

++i t∆∞∆°ng ƒë∆∞∆°ng v·ªõi i = i + 1

`b. -- l√† to√°n t·ª≠ gi·∫£m`

--i t∆∞∆°ng ƒë∆∞∆°ng v·ªõi i = i - 1

+ C√≥ 2 c√°ch vi·∫øt ++i v√† i++ nh∆∞ng √Ω nghƒ©a c·ªßa ch√∫ng kh√°c nhau:
+ ++i th√¨ i ƒë∆∞·ª£c tƒÉng tr∆∞·ªõc sau ƒë√≥ s·∫Ω l·∫•y k·∫øt qu·∫£ ƒë·ªÉ th·ª±c hi·ªán bi·ªÉu th·ª©c
+ i++ th√¨ i ƒë∆∞·ª£c ƒë∆∞a v√†o th·ª±c hi·ªán bi·ªÉu th·ª©c tr∆∞·ªõc sau ƒë√≥ m·ªõi tƒÉng i l√™n.
  
+ Xem v√≠ d·ª• sau:

		TƒÉng tr∆∞·ªõc:
		x = 10; y = ++x;// x = 11 v√† y = 11.
		N·∫øu d√πng to√°n t·ª≠ tƒÉng ++ tr∆∞·ªõc bi·∫øn x th√¨ bi·∫øn x s·∫Ω tƒÉng l√™n 1 tr∆∞·ªõc r·ªìi m·ªõi g√°n gi√° tr·ªã cho bi·∫øn y.

  		TƒÉng sau:
		Xem v√≠ d·ª• sau: x = 10; y = x++;// y = 10 v√† x = 11.
		N·∫øu d√πng to√°n t·ª≠ tƒÉng ++ sau bi·∫øn x th√¨ gi√° tr·ªã c·ªßa bi·∫øn x s·∫Ω ƒë∆∞·ª£c g√°n cho bi·∫øn y, r·ªìi sau ƒë√≥ bi·∫øn x m·ªõi tƒÉng l√™n 1.

### 3. Ph√©p to√°n s·ªë h·ªçc

### 4.  Ph√©p to√°n quan h·ªá

<img width="230" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/1cbfd42a-4b43-4f16-bcb0-cb8aeab336d9">

`Note 1: ƒê·ª´ng qu√™n d·∫•u "=" trong ph√©p so s√°nh B·∫±ng nh√©, n·∫øu kh√¥ng n√≥ s·∫Ω tr·ªü th√†nh ph√©p g√°n. ƒê√¢y l√† m·ªôt l·ªói sai r·∫•t c∆° b·∫£n.`

<img width="750" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/83dd4693-ef94-4b34-a602-0915dcbedab9">

`Note 2: Kh√¥ng bao gi·ªù so s√°nh hai gi√° tr·ªã d·∫•u ch·∫•m ƒë·ªông b·∫±ng nhau hay kh√¥ng. H·∫ßu nh∆∞ lu√¥n lu√¥n c√≥ s·ª± kh√°c bi·ªát nh·ªè gi·ªØa hai s·ªë ch·∫•m ƒë·ªông. C√°ch ph·ªï bi·∫øn ƒë·ªÉ so s√°nh 2 s·ªë ch·∫•m ƒë·ªông l√† t√≠nh kho·∫£ng c√°ch gi·ªØa 2 s·ªë ƒë√≥, n·∫øu kho·∫£ng c√°ch ƒë√≥ l√† r·∫•t nh·ªè th√¨ ta cho l√† b·∫±ng nhau. Gi√° tr·ªã d√πng ƒë·ªÉ so s√°nh v·ªõi kho·∫£ng c√°ch ƒë√≥ th∆∞·ªùng ƒë∆∞·ª£c g·ªçi l√† epsilon.`

<img width="450" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/ed37a163-3ee3-48a6-a3b1-97c79465e08a">

### 5.  Ph√©p g√°n

### 6.  Ph√©p to√°n ƒëi·ªÅn ki·ªán

### 7.  Ph√©p to√°n logic

<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/eff30b5e-02dc-4156-9a70-80dda4810576">

VD1: Gi·∫£ s·ª≠ bi·∫øn A gi·ªØ gi√° tr·ªã 1 v√† bi·∫øn B gi·ªØ gi√° tr·ªã 0, th√¨ khi ƒë√≥:

		(A && B) l√† false.
		(A || B) l√† true.
		!(A && B) l√† true.
VD2:

<img width="550" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/9125fdc2-78b1-47df-85fd-4e3425e81a87">

### 8. Ph√©p to√°n Bitwise

> https://viblo.asia/p/toan-tu-bitwise-naQZR9qGKvx
> https://openplanning.net/12281/cac-toan-tu-bitwise
> https://byjus.com/gate/bitwise-operators-in-c/

<img width="700" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/a7f26a16-ef26-4f01-8c6e-ee4ca44da596">

#### a. Bitwise AND operator & 

<img width="300" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/52bbce36-cae4-44d5-b864-d6c64254cd6e">

+ Khi m·ªôt bitwise AND ƒë∆∞·ª£c th·ª±c hi·ªán tr√™n m·ªôt c·∫∑p bit, n√≥ tr·∫£ v·ªÅ 1 n·∫øu c·∫£ 2 bit l√† 1, ng∆∞·ª£c l·∫°i tr·∫£ v·ªÅ 0.
+ H√£y xem x√©t bi·ªÉu th·ª©c 0b0101 & 0b0110. S·∫Øp x·∫øp t·ª´ng bit l√™n v√† √°p d·ª•ng thao t√°c AND cho t·ª´ng c·ªôt bit:

		0 1 0 1 AND
		0 1 1 0
		--------
		0 1 0 0

<img width="450" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/2a6b1b49-2fea-4141-84c0-971f993bf4da">

<img width="530" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/9b842310-35c5-4c70-8f54-4a56ce11b3d5">

#### b. Bitwise OR operator |

<img width="300" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/8a8646c4-8238-4164-bc47-72d0836a5649">

+ Khi m·ªôt bitwise OR ƒë∆∞·ª£c th·ª±c hi·ªán tr√™n m·ªôt c·∫∑p bit, n√≥ tr·∫£ v·ªÅ 1 n·∫øu m·ªôt trong c√°c bit l√† 1, ng∆∞·ª£c l·∫°i tr·∫£ v·ªÅ 0.

		0 1 0 1 OR
		0 1 1 0
		-----------
		0 1 1 1

<img width="455" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/05135ab0-dc5e-4be7-bbef-b1f609a3a910">

<img width="550" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/fef4f79d-1b04-40d8-a0c3-8fed15ab23ac">

#### c. Bitwise XOR (exclusive OR) operator ^

<img width="300" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/edb7c512-c685-4396-a4f1-e57b5e4eb342">

+ Khi m·ªôt bitwise XOR ƒë∆∞·ª£c th·ª±c hi·ªán tr√™n m·ªôt c·∫∑p bit, n√≥ tr·∫£ v·ªÅ 1 n·∫øu c√°c bit kh√°c nhau, ng∆∞·ª£c l·∫°i (c·∫£ 2 ƒë·ªÅu ƒë√∫ng ho·∫∑c kh√¥ng ƒë√∫ng) tr·∫£ v·ªÅ 0.
+ H√£y xem x√©t bi·ªÉu th·ª©c 0b0110 ^ 0b0011:
  
		0 1 1 0 XOR
		0 0 1 1
		-------
		0 1 0 1

+ Ta c≈©ng c√≥ th·ªÉ ƒë√°nh gi√° ki·ªÉu c·ªôt bi·ªÉu th·ª©c XOR gh√©p, ch·∫≥ng h·∫°n nh∆∞ 0b0001 ^ 0b0011 ^ 0b0111. N·∫øu c√≥ s·ªë ch·∫µn bit 1 trong m·ªôt c·ªôt, k·∫øt qu·∫£ l√† 0. N·∫øu c√≥ m·ªôt s·ªë l·∫ª bit 1 trong m·ªôt c·ªôt, k·∫øt qu·∫£ l√† 1:

		0 0 0 1 XOR
		0 0 1 1 XOR
		0 1 1 1
		--------
		0 1 0 1

		hay d·ªÖ hi·ªÉu h∆°n l√†: (0 0 0 1 XOR 0 0 1 1) XOR 0 1 1 1 = 0 0 1 0 ^ 0 1 1 1 = 0 1 0 1
		
#### d. Bitwise NOT operator ~

<img width="300" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/d8a580e8-c843-4b76-a649-1f92f4436e6b">

+ Khi m·ªôt Bitwise NOT ƒë∆∞·ª£c s·ª≠ d·ª•ng n√≥ s·∫Ω ƒë·∫£o ng∆∞·ª£c t·∫•t c·∫£ c√°c bit. 1 th√†nh 0, v√† 0 th√†nh 1
+ L∆∞u √Ω r·∫±ng k·∫øt qu·∫£ c·ªßa NOT ph·ª• thu·ªôc v√†o k√≠ch th∆∞·ªõc lo·∫°i d·ªØ li·ªáu c·ªßa b·∫°n:
  
		+ L·∫≠t 4 bits: ~0100 = 1011
		+ l·∫≠t 8 bits: ~0000 0100 = ~0100u = 1111 1011
  
<img width="500" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/ccda5143-6449-442b-8fc1-5a6374c1f1d2">

#### e. To√°n t·ª≠ d·ªãch bit tr√°i (<<) v√† to√°n t·ª≠ d·ªãch bit ph·∫£i (>>)

+ Trong ph√©p d·ªãch tr√°i, to√°n h·∫°ng b√™n tr√°i l√† bi·ªÉu th·ª©c ƒë·ªÉ d·ªãch chuy·ªÉn c√°c bit, c√≤n to√°n h·∫°ng b√™n ph·∫£i l√† con s·ªë bit c·∫ßn d·ªãch chuy·ªÉn. v√¨ v·∫≠y, khi ch√∫ng ta vi·∫øt x<<1, nghƒ©a l√† ch√∫ng ta d·ªãch chuy·ªÉn x sang tr√°i 1 bit. c√°c bit m·ªõi ƒë∆∞·ª£c d·ªãch chuy·ªÉn b√™n ph·∫£i s·∫Ω l√† 0.
+ VD:
  
	0011 << 1 == 0110
	0011 << 2 == 1100
	0011 << 3 == 1000
  
	1100 >> 1 l√† 0110
	1100 >> 2 l√† 0011
	1100 >> 3 l√† 0001

![image](https://github.com/minchangggg/Stm32/assets/125820144/c2ab7160-6a45-45b9-becf-417f44f9ab7d)

#### f. Ph√©p g√°n to√°n t·ª≠ bitwise
<img width="650" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/993470f6-5de5-4fe3-8e97-b23024d39c64">

VD:

<img width="300" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/469aaf64-078f-473b-8ba2-b9085803b6ff">

## V. K·ªπ thu·∫≠t m·∫∑t n·∫° bit - Bit Mask
> https://www.laptrinhdientu.com/2021/08/bitwise-operator.html
### 1. Gi·ªõi thi·ªáu
+ Bitwise l√† to√°n t·ª≠ x·ª≠ l√Ω v·ªõi c√°c bit trong m·ªôt s·ªë, n√≥ l√† m·ªôt to√°n t·ª≠ r·∫•t quan tr·ªçng trong C, ƒë·∫∑c bi·ªát l√† C nh√∫ng. C√°c to√°n t·ª≠ bitwise cho ph√©p x·ª≠ l√Ω v·ªõi t·ª´ng bit ri√™ng l·∫ª tr√™n m·ªôt s·ªë nguy√™n, m·ªôt thanh ghi. 

    ‚û§ Ng∆∞·ªùi d√πng c√≥ th·ªÉ set, clear, toggle, read a bit, ... m√† kh√¥ng l√†m ·∫£nh h∆∞·ªüng ƒë·∫øn c√°c th√†nh ph·∫ßn kh√°c c·ªßa thanh ghi b·∫±ng to√°n t·ª≠ bitwise. 

    ‚û§ V√≠ d·ª• vi ƒëi·ªÅu khi·ªÉn 8051 cho ph√©p t√°c ƒë·ªông t·ªõi t·ª´ng bit c·ªßa thanh ghi port, mu·ªën t√°c ƒë·ªông ƒë·∫øn ch√¢n P1.0 th√¨ ta d√πng bit P1_0.

    M·ªôt s·ªë d√≤ng vi ƒëi·ªÅu khi·ªÉn, ho·∫∑c IDE kh√°c l·∫°i kh√¥ng cho ph√©p ƒëi·ªÅu n√†y (ch√∫ng ta ch·ªâ c√≥ th·ªÉ t√°c ƒë·ªông ƒë·∫øn c·∫£ thanh ghi).

    ‚û§ Tr∆∞·ªùng h·ª£p kh√°c l√† mu·ªën t√°c ƒë·ªông l√™n nhi·ªÅu bit trong thanh ghi (kho·∫£ng 3 4 bit ch·∫≥ng h·∫°n), m√† ch·ªâ d√πng 1 l·ªánh üòÉ

+ ƒê√¢y, **x·ª≠ l√Ω v·ªõi c·∫£ byte th√¨ ƒë∆°n gi·∫£n** r·ªìi:

		Mu·ªën ƒë·∫£o c·∫£ byte: P2 = ~P2; (trong khi mu·ªën ƒë·∫£o bit th√¨ ta s·ª≠ d·ª•ng P2_1 = !P2_1;
		Mu·ªën thay ƒë·ªïi gi√° tr·ªã c·∫£ byte: P2 = 0x5A; // P2 = 0b0101.1010
  
+ X·ª≠ l√Ω v·ªõi **bit (1 ho·∫∑c 1 v√†i bit) xem ch·ª´ng kh√≥ khƒÉn h∆°n**:

üßêüßê N·∫øu MCU ch·ªâ cho ph√©p t√°c ƒë·ªông ƒë·∫øn byte, ta n√™n s·ª≠ d·ª•ng k·ªπ thu·∫≠t m·∫∑t n·∫°: "Mask" - ƒê√≥ l√† c√°ch s·ª≠ d·ª•ng c√°c ph√©p AND (&), OR (|), EXOR (^) c√°c thanh ghi v·ªõi c√°c s·ªë ƒë·∫∑c bi·ªát ƒë·ªÉ ch·ªâ t√°c ƒë·ªông t·ªõi c√°c bit c·∫ßn thi·∫øt.`

### 2. ·ª®ng d·ª•ng

<img width="300" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/e2520455-45e5-4e11-ad75-09b67b44011a">

#### a. SET BITS 
`Set 1 (1 v√†i) bit l√™n m·ª©c 1 => d√πng OR`

+ V√≠ d·ª•: set ch√¢n P1.4 l√™n m·ª©c 1

	C√°ch th√¥ng th∆∞·ªùng: P1_4 = 1;
	
	C√°ch s·ª≠ d·ª•ng ph√©p OR: P1 |= 0x10;
	
	C√°ch s·ª≠ d·ª•ng Bit - Mask: P1 |= (1 << 4);

<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/03de2689-fa61-4306-9037-6a246cdca656">

#### b. CLEAR BITS
`Clear 1 (1 v√†i) bit = 0 => d√πng AND + NOT`

+ V√≠ d·ª•: Clear ch√¢n P1.4 v·ªÅ m·ª©c 0

	C√°ch th√¥ng th∆∞·ªùng: P1_4 = 0;

	C√°ch s·ª≠ d·ª•ng ph√©p AND: P1 &= ~0x10;

	C√°ch s·ª≠ d·ª•ng Bit - Mask: P1 &= ~(1 << 4);

	Clear 2 bit (ho·∫∑c nhi·ªÅu h∆°n) - Clear P1.4 v√† P1.5: P1 &= ~(0x03 << 4);

<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/a8713f3e-9fdd-4d77-9127-a40c2a29d1e4">

#### c. TOGGLE BITS
`ƒê·∫£o logic 1 (1 v√†i) bit => d√πng EXOR`

+ V√≠ d·ª•: ƒê·∫£o logic ch√¢n P1.4

	C√°ch th√¥ng th∆∞·ªùng: if (P1_4 == 0) P1_4 = 1;
			   else P1_4 = 0;
	
	C√°ch s·ª≠ d·ª•ng ph√©p EXOR: P1 ^= 0x10;
	
	C√°ch s·ª≠ d·ª•ng Bit - Mask: P1 ^= (1 << 4);

<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/b3e1dad0-e7f2-40b4-8fee-688a63666deb">

#### d. CHECKING BITS
`Ki·ªÉm tra gi√° tr·ªã 1 bit => d√πng AND`

+ V√≠ d·ª•: Ki·ªÉm tra n√∫t b·∫•m t·∫°i ch√¢n P1.4

        C√°ch th√¥ng th∆∞·ªùng: if (P1_4 == 0) ho·∫∑c if (!P1_4)

        C√°ch s·ª≠ d·ª•ng ph√©p AND: if ((P1 & 0x10) == 0) ho·∫∑c if (!(P1 & 0x10))

        C√°ch s·ª≠ d·ª•ng Bit - Mask: if ((P1 & (1 << 4)) == 0) ho·∫∑c if (!(P1 & (1 << 4)))

<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/b5214141-e849-44ba-bcdf-26a88e30ec2c">

#### Nh·∫≠n x√©t
Nh·∫≠n x√©t 3 tr∆∞·ªùng h·ª£p tr√™n:

+ C√°ch 1 (C√°ch th√¥ng th∆∞·ªùng): **kh√¥ng √°p d·ª•ng cho MCU, ch·ªâ cho ph√©p t√°c ƒë·ªông theo byte, tr∆∞·ªùng h·ª£p ƒë·∫£o bit ph·∫£i d√πng if** -> d√†i d√≤ng.
+ C√°ch 2: **ph·∫£i nh·ªõ m√£ hexa t∆∞∆°ng ·ª©ng v·ªõi t·ª´ng bit mu·ªën t√°c ƒë·ªông**, **kh√≥ thay ƒë·ªïi ch∆∞∆°ng tr√¨nh khi mu·ªën thay ƒë·ªïi bit kh√°c**. **Tr∆∞·ªùng h·ª£p ƒë·ªçc n√∫t nh·∫•n c√≤n g√¢y thay ƒë·ªïi c√°c bit kh√°c.**
+ C√°ch 3, bitmask -> Oke nh·∫•t üòÅüòÅüòÅ
#### K·∫øt lu·∫≠n 

<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/dae45f23-07f4-4f07-a599-b9d088677b9d">

--------------------------------------------------------------------------------------------------------------------------------

<img width="650" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/9e23c9de-7c47-4198-ba04-a8b30ed0a9e9">

## I, M·ªôt s·ªë kh√°i ni·ªám c∆° b·∫£n v√† C·∫•u tr√∫c c·ªßa 1 vi ƒëi·ªÅu khi·ªÉn

**1. M·ªôt s·ªë kh√°i ni·ªám c∆° b·∫£n**

- User manual board: T·ªïng quan v√† h∆∞·ªõng d·∫´n s·ª≠ d·ª•ng board m·∫°ch th·ª±c h√†nh, c√°c th√†nh ph·∫ßn tr√™n board m·∫°ch. (F103 BluePill: website)
- Schematic: S∆° ƒë·ªì nguy√™n l√Ω m·∫°ch c·ªßa board m·∫°ch th·ª±c h√†nh, linh ki·ªán n√†o, ch√¢n n√†o n·ªëi v·ªõi ch√¢n n√†o. 
- Datasheet: T·ªïng quan v·ªÅ thi·∫øt b·ªã v√† th√¥ng su·∫•t k·ªπ thu·∫≠t.
- Reference manual: H∆∞·ªõng d·∫´n s·ª≠ d·ª•ng thi·∫øt b·ªã, c√°c t√≠nh nƒÉng, b∆∞·ªõc th·ª±c hi·ªán v√† thanh ghi => Hi·ªÉu ch·ª©c nƒÉng.
- T√†i li·ªáu HAL Description: Hi·ªÉu th∆∞ vi·ªán, hi·ªÉu c√°ch d√πng.
- Application note: Ghi ch√∫, h∆∞·ªõng d·∫´n s·ª≠ d·ª•ng m·ªôt t√≠nh nƒÉng ngo·∫°i vi n√†o ƒë·∫•y.
  
- √ù nghƒ©a c·ªßa vi x·ª≠ l√Ω 8 bits, 16 bits, 32 bits
  + ƒê·ªô r·ªông thanh ghi c·ªßa vi x·ª≠: Th·ª±c hi·ªán 1 s·ªë ch·ª©c nƒÉng nh·∫•t ƒë·ªãnh, ch·ª©a ho·∫∑c t√≠nh to√°n c√°c d·ªØ li·ªáu. VD: MCU 8 bits th√¨ thanh ghi 8 bit, MCU 16 bits th√¨ thanh ghi 16 bits....
  + ƒê·ªô r·ªông ƒë∆∞·ªùng bus d·ªØ li·ªáu ( kh·∫£ nƒÉng v·∫≠n chuy·ªÉn c·ªßa n√≥, bao nhi√™u bits trong 1 l·∫ßn v·∫≠n chuy·ªÉn d·ªØ ). VD: c√≥ 1 bi·∫øn d·ªØ li·ªáu 32 bits (d·ªØ li·ªáu ƒëc l∆∞u trong b·ªô nh·ªõ) -> ƒë·ªÉ t√≠nh to√°n nh·ªØng d·ªØ li·ªáu n√†y th√¨ ch√≠nh Vi X·ª≠ L√Ω l√† n∆°i t√≠nh to√°n -> C·∫ßn chuy·ªÉn d·ªØ li·ªáu 32 bits t·ª´ b·ªô nh·ªõ l√™n Vi X·ª≠ L√Ω => ƒë·ªëi v·ªõi MCU 32 bits, ch·ªâ c·∫ßn load 1 l∆∞·ª£t; ƒë·ªëi v·ªõi MCU 8 bits c·∫ßn l·∫•y 4 l∆∞·ª£t. => S·ªë bits c√†ng l·ªõn th√¨ kh·∫£ nƒÉng l√†m vi·ªác c√†ng nhanh c√†ng t·ªëi ∆∞u (l·∫•y d·ªØ li·ªáu v√† t√≠nh to√°n nhanh h∆°n). 

**2. C·∫•u tr√∫c c·ªßa vi ƒëi·ªÅu khi·ªÉn**

          + Vi x·ª≠ l√Ω - CPU
          + B·ªô nh·ªõ 
          + Ngo·∫°i vi 
          + H·ªá th·ªëng bus 

> https://www.keil.com/dd/docs/datashts/atmel/at89c51_ds.pdf
> https://ww1.microchip.com/downloads/en/devicedoc/41291d.pdf
> https://www.ti.com/lit/ds/symlink/msp430g2553.pdf
> https://www.st.com/resource/en/datasheet/stm32f103c8.pdf

<img width="800" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/ae9b56c5-d8be-490b-8f74-87465986bfbe">
<img width="800" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/35a032e7-b732-46dc-b936-d6bf8743bcdb">
<img width="800" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/737d574d-a87e-41a1-96fd-f3d0b7447af4">

### II, PH·∫¶N C·ª®NG TH·ª∞C H√ÄNH

<img width="700" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/83ad9192-6abb-446d-ab46-129fde9f087e">

> 	https://stm32-base.org/boards/STM32F103C8T6-Blue-Pill.html

**1. Gi·ªõi thi·ªáu vi ƒëi·ªÅu khi·ªÉn STM32F103C8T6**

- STM32F103C8T6 l√† vi ƒëi·ªÅu khi·ªÉn **32bit**, thu·ªôc h·ªç F1 c·ªßa d√≤ng chip STM32 h√£ng ST.

- L√µi **ARM COTEX M3**.

- T·ªëc ƒë·ªô t·ªëi ƒëa **72Mhz**. 

- B·ªô nh·ªõ :

	**64** kbytes b·ªô nh·ªõ **Flash** 

	**20** kbytes b·ªô nh·ªõ **SRAM**      

- Clock, reset v√† qu·∫£n l√Ω ngu·ªìn

	ƒêi·ªán √°p ho·∫°t ƒë·ªông t·ª´ 2.0 ‚Üí 3.6V.

	S·ª≠ d·ª•ng th·∫°ch anh ngo√†i t·ª´ 4Mhz ‚Üí 20Mhz.     

	Th·∫°ch anh n·ªôi d√πng dao ƒë·ªông RC ·ªü mode 8Mhz ho·∫∑c 40Khz.	 

- Ch·∫ø ƒë·ªô ƒëi·ªán √°p th·∫•p:        

	C√≥ c√°c mode: ng·ªß, ng·ª´ng ho·∫°t ƒë·ªông ho·∫∑c ho·∫°t ƒë·ªông ·ªü ch·∫ø ƒë·ªô ch·ªù.
	
	C·∫•p ngu·ªìn ·ªü ch√¢n Vbat b·∫±ng pin ngo√†i ƒë·ªÉ d√πng b·ªô RTC v√† s·ª≠ d·ª•ng d·ªØ li·ªáu ƒë∆∞·ª£c l∆∞u tr·ªØ khi m·∫•t ngu·ªìn c·∫•p ch√≠nh. 

- 2 b·ªô ADC 12 bit v·ªõi 9 k√™nh cho m·ªói b·ªô        

	Kho·∫£ng gi√° tr·ªã chuy·ªÉn ƒë·ªïi t·ª´ 0 ‚Äì 3.6 V
	
	C√≥ ch·∫ø ƒë·ªô l·∫•y m·∫´u 1 k√™nh ho·∫∑c nhi·ªÅu k√™nh.    

- DMA:         

	7 k√™nh DMA
	
	C√≥ h·ªó tr·ª£ DMA cho ADC, UART, I2C, SPI.

- 7 b·ªô Timer:

	3 Timer 16 bit h·ªó tr·ª£ c√°c mode Input Capture/ Output Compare/ PWM.
	
	1 Timer 16 bit h·ªó tr·ª£ ƒë·ªÉ ƒëi·ªÅu khi·ªÉn ƒë·ªông c∆° v·ªõi c√°c mode b·∫£o v·ªá ng·∫Øt Input, dead-time.
	
	2 Watchdog Timer ƒë·ªÉ b·∫£o v·ªá v√† ki·ªÉm tra l·ªói.
	
	1 Systick Timer 24 bit ƒë·∫øm xu·ªëng cho h√†m Delay,‚Ä¶.

- C√≥ h·ªó tr·ª£ 9 k√™nh giao ti·∫øp:

	2 b·ªô I2C.

     3 b·ªô USART

	2 SPI
	
	1 CAN
	
	USB 2.0 full-speed interface

 - Ki·ªÉm tra l·ªói CRC v√† 96-bit ID.

**2. Gi·ªõi thi·ªáu kit BluePill s·ª≠ d·ª•ng STM32F103C8T6**

Kit ph√°t tri·ªÉn STM32F103C8T6 Blue Pill ARM Cortex-M3 l√† lo·∫°i ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ nghi√™n c·ª©u v·ªÅ ARM nhi·ªÅu nh·∫•t hi·ªán nay. 

![image](https://github.com/minchangggg/Stm32/assets/125820144/da5c1792-a962-4398-af54-928af0681355)

**Th√¥ng s·ªë k·ªπ thu·∫≠t**
+ Vi ƒëi·ªÅu khi·ªÉn: STM32F103C8T6.
+ ƒêi·ªán √°p c·∫•p 5VDC qua c·ªïng Micro USB s·∫Ω ƒë∆∞·ª£c chuy·ªÉn ƒë·ªïi th√†nh 3.3VDC qua IC ngu·ªìn v√† c·∫•p cho Vi ƒëi·ªÅu khi·ªÉn ch√≠nh.
+ T√≠ch h·ª£p s·∫µn th·∫°ch anh 8Mhz.
+ T√≠ch h·ª£p s·∫µn th·∫°nh anh 32Khz cho c√°c ·ª©ng d·ª•ng RTC.
+ Ra ch√¢n ƒë·∫ßy ƒë·ªß t·∫•t c·∫£ c√°c GPIO v√† giao ti·∫øp: CAN, I2C, SPI, UART, USB,...
+ T√≠ch h·ª£p Led tr·∫°ng th√°i ngu·ªìn, Led PC13, N√∫t Reset.
+ K√≠ch th∆∞·ªõc: 53.34 x 15.24mm.

### III, L√ÄM QUEN M·ªòT S·ªê THAO T√ÅC IDE
<img width="500" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/827f61cb-0350-47c7-bace-fb6ad4b3fa56">

**C√°c b∆∞·ªõc t·∫°o ra m·ªôt project**

	+ B∆∞·ªõc 1: Ch·ªçn Workspace (th∆∞ m·ª•c)
	+ B∆∞·ªõc 2: Ch·ªçn vi ƒëi·ªÅu khi·ªÉn
	+ B∆∞·ªõc 3: C·∫•u h√¨nh -> Sinh m√£ code
	+ B∆∞·ªõc 4: Vi·∫øt m√£ code, bi√™n d·ªãch
	+ B∆∞·ªõc 5: N·∫°p ch∆∞∆°ng tr√¨nh/ debug

--------------------------------------------------------------------------------------------------------------------------------

<img width="350" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/283fa967-2ecc-48a5-99fc-f5a714e8b285">

## I, T√åM HI·ªÇU CHUNG CH·ª®C NƒÇNG C·ª¶A C√ÅC CH√ÇN STM32F103C8T6
![B·∫£n sao c·ªßa Blue-Pink Cute Class Schedule (4)](https://github.com/minchangggg/Stm32/assets/125820144/ec67b5bb-7804-4734-b973-d52d16a4908e)

### 1, C√°c ch√¢n kh√¥ng ph·∫£i GPIO
#### a, Nh·ªØng ngu·ªìn cung c·∫•p cho m·∫°ch g·ªìm 
> Note: Nh·ªØng ch√¢n VDD (nh∆∞ VCC) v√† VSS (nh∆∞ GND) l√† nh·ªØng ch√¢n d√πng ƒë·ªÉ c·∫•p ngu·ªìn

+ 3 c·∫∑p ch√¢n ngu·ªìn (VDD1, VSS1), (VDD2, VSS2), (VDD3, VSS3) l√† 3 c·∫∑p ch√¢n c·∫•p ngu·ªìn cho ph·∫ßn m·∫°ch c√≥ t√≠nh nƒÉng digital.
+ 1 c·∫∑p ch√¢n ngu·ªìn (VDDA, VSSA) l√† c·∫∑p ch√¢n c·∫•p ngu·ªìn cho ph·∫ßn m·∫°ch c√≥ t√≠nh nƒÉng analog, ƒë∆∞·ª£c thi·∫øt k·∫ø r·ªùi. V·ªõi m·∫°ch ngu·ªìn t·∫°o ra ƒëi·ªán √°p ph·∫£i l√† 1 m·∫°ch ngu·ªìn c√≥ ch·∫•t l∆∞·ª£ng cao (c√≥ ƒë·ªô g·ª£n Vr r·∫•t nh·ªè) ƒë·ªÉ ph·∫ßn analog ho·∫°t ƒë·ªông ch√≠nh.
> Th√¥ng th∆∞·ªùng ch√∫ng ta kh√¥ng quan t√¢m nhi·ªÅu ƒë·∫øn t√≠nh nƒÉng analog, ch·ªâ l√†m vi·ªác v·ªõi digital => Ng∆∞·ªùi ta n·ªëi chung VDDA v·ªõi VDD v√† VSSA v·ªõi VSS.
>
>  Khi m√† layout m·∫°ch, ch√∫ √Ω s∆° ƒë·ªì nguy√™n l√Ω ph·∫£i c·∫•p ngu·ªìn h·∫øt t·∫•t c·∫£ 3 c·∫∑p ch√¢n ngu·ªìn digital (VDD1, VSS1), (VDD2, VSS2), (VDD3, VSS3) v√† c·∫∑p ch√¢n 			ngu·ªìn analog (VDDA, VSSA).
+ 1 Ch√¢n ngu·ªìn VBAT (Volt battery) d√†nh ri√™ng cho Real-time clock ho·∫°t ƒë·ªông (ƒë·∫øm gi·ªù, ph√∫t, gi√¢y)
  
#### b, Ch√¢n NRST
+ l√† ch√¢n Reset (RST)
+ NRST l√† T√≠ch c·ª±c m·ª©c 0 (t√≠ch c·ª±c th·∫•p).
+ Khi ch√¢n Reset t√≠ch c·ª±c th·∫•p, nghƒ©a l√† n√≥ s·∫Ω th·ª±c hi·ªán ch·ª©c nƒÉng Reset khi c·∫•p m·ª©c logic 0.
> Note: T√¨m hi·ªÉu v·ªÅ POR (power on reset)

#### c, Ch√¢n BOOT
+ l√† ch√¢n ch·ªçn v√πng nh·ªõ kh·ªüi ƒë·ªông, ch·∫°y c√°c ch∆∞∆°ng tr√¨nh kh√°c nhau trong vi ƒëi·ªÅu khi·ªÉn (n√™n ƒë·ªÉ m·∫∑c ƒë·ªãnh, kh√¥ng t√°c ƒë·ªông ƒë·∫øn n√≥)

### 2, C√°c ch√¢n GPIO
- GPIO (GENERAL PURPOSE INPUT OUPUT) pin l√† c√°c ch√¢n Input/ Ouput c·ªßa vi ƒëi·ªÅu khi·ªÉn c√≥ th·ªÉ ƒë∆∞·ª£c s·ª≠ d·ª•ng v·ªõi nhi·ªÅu m·ª•c ƒë√≠ch kh√°c nhau -> Gi√∫p vi ƒëi·ªÅu khi·ªÉn c√≥ th·ªÉ giao ti·∫øp v·ªõi th·∫ø gi·ªõi b√™n ngo√†i.
- M·ªói GPIO port c√≥:
  + 32-bit configuration registers (Thanh ghi c·∫•u h√¨nh): GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR
  + 32-bit data registers (Thanh ghi ch·ª©a d·ªØ li·ªáu ): GPIOx_IDR, GPIOx_ODR
  + 32-bit set/reset register (Thanh ghi ƒëi·ªÅu khi·ªÉn): GPIOx_BSRR 
  + 32-bit locking register:GPIOx_LCKR 
  + 32-bit alternate function selection registers (Thanh ghi c√†i ƒë·∫∑t c√°c ch·ª©c nƒÉng kh√°c d√πng ƒë·ªÉ thay th·∫ø): GPIOx_AFRH and GPIOx_AFRL

=> C√°c nh√≥m thanh ghi c·ªßa m·ªôt ngo·∫°i vi g·ªìm:

	+ Thanh ghi c·∫•u h√¨nh (VXL t√°c ƒë·ªông ƒë·∫øn c√°c thanh ghi c·∫•u h√¨nh c·ªßa c√°c ngo·∫°i vi -> c√†i ƒë·∫∑t ƒë·ªÉ n√≥ th·ª±c hi·ªán ch·ª©c nƒÉng ch√∫ng ta mong mu·ªën)
	+ Thanh ghi d·ªØ li·ªáu (Sau khi c·∫•u h√¨nh, th√¨ ch√∫ng ta s·ª≠ d·ª•ng n√≥ -> t√°c ƒë·ªông v√†o d·ªØ li·ªáu c·ªßa n√≥) 
	+ Thanh ghi tr·∫°ng th√°i (Tr·∫°ng th√°i c·ªßa n√≥ nh∆∞ th·∫ø n√†o, c√≥ s·∫µn s√†ng l√†m vi·ªác hay kh√¥ng)
=> `B·∫£n ch·∫•t c·ªßa l·∫≠p tr√¨nh c√°c ngo·∫°i vi c·ªßa vi ƒëi·ªÅu khi·ªÉn` l√† `l√†m vi·ªác v·ªõi c√°c thanh ghi`:

	+ ƒê·ªçc thanh ghi (r)
	+ Ghi thanh ghi (w)
 
## II, Output 
### 1, S∆° ƒë·ªì nguy√™n l√Ω
![B·∫£n sao c·ªßa Blue-Pink Cute Class Schedule (5)](https://github.com/minchangggg/Stm32/assets/125820144/b60a78f2-01f1-4c66-ab08-3ac52e267a0a)

### 2, C·∫•u h√¨nh thanh ghi d·ªØ li·ªáu c·ªßa c√°c Port

<img width="650" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/6aa28a55-c481-4085-83ab-a26225dbd6ad">

### 3, Ph√¢n t√≠ch c√°ch ho·∫°t ƒë·ªông h√†m HAL_GPIO_WritePin()

<img width="950" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/8a722b81-6da8-49d2-a417-72c06f088c46">

--------------------------------------------------------------------------------------------------------------------------------

<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/816a62e2-cbc3-4178-ae2a-320140f0a67e">

### 4, T√≠nh t·ªëi ∆∞u c·ªßa thanh ghi BSRR c·ªßa vi x·ª≠ l√Ω 32 bit 
#### Mu·ªën ƒëi·ªÅu ch·ªânh tr·∫°ng th√°i c·ªßa 1 ch√¢n b·∫•t k√¨ (VD PC13) t s·∫Ω c√≥ 2 c√°ch: t√°c ƒë·ªông l√™n ODR v√† t√°c ƒë·ªông l√™n BSRR
#### C√°ch 1: T√°c ƒë·ªông tr·ª±c ti·∫øp l√™n ODR (thanh ghi d·ªØ li·ªáu) m√† kh√¥ng th√¥ng qua BSRR
VD: ODR ban ƒë·∫ßu = 0x0000 -> mu·ªën ODR 13 b·∫±ng 1 th√¨ l√†m c√°ch n√†o?

C√°ch gi·∫£i: T s·∫Ω d√πng pp set bit (trong bitmask ƒë√£ h·ªçc ƒë·ªÉ th·ª±c hi·ªán): ODR = ODR | 0x 0010 0000 0000 0000

	Th·ª±c ch·∫•t ƒë·ªÉ s·ª≠ d·ª•ng ph∆∞∆°ng ph√°p n√†y, m√†y ph·∫£i th·ª±c hi·ªán tu·∫ßn t·ª± 3 b∆∞·ªõc sau:
	+ B∆∞·ªõc 1: READ -> vi x·ª≠ l√Ω ph·∫£i ƒë·ªçc c√°c gi√° tr·ªã c·ªßa ODR l√™n vi x·ª≠ l√Ω (l∆∞u tr√™n thanh ghi c·ªßa vi x·ª≠ l√Ω)
	+ B∆∞·ªõc 2: MODIFY -> vi x·ª≠ l√Ω th·ª±c hi·ªán to√°n t·ª≠ bit OR c·ªßa thanh ghi ch·ª©a gi√° tr·ªã ODR v√† 0x 0010 0000 0000 0000
	+ B∆∞·ªõc 3: WRITE -> vi x·ª≠ l√Ω ghi l·∫°i gi√° tr·ªã ƒë√£ ƒë∆∞·ª£c hi·ªáu ch·ªânh v·ªÅ l·∫°i thanh ghi ODR

L∆∞u √Ω: 

+ Vi x·ª≠ l√Ω th∆∞·ªùng ph·∫£i x·ª≠ l√Ω nhi·ªÅu vi·ªác, c√≥ th·ªÉ x·∫£y ra 1 lu·ªìng ng·∫Øt interrupt -> l√†m gi√°n ƒëo·∫°n 3 b∆∞·ªõc tr√™n v√† l√†m thay ƒë·ªïi gi√° tr·ªã ODR -> x·∫£y ra l·ªói kh√¥ng mong mu·ªën
+ T gi·∫£ s·ª≠ sau khi th·ª±c hi·ªán B1, c√≥ 1 lu·ªìng ng·∫Øt ƒëc g·ªüi ƒë·∫øn, gi√° tr·ªã ODR l√∫c n√†y th·ª±c ch·∫•t ƒë√£ tr·ªü th√†nh ob 1111 1111 1111 1111, tuy nhi√™n l√∫c n√†y gi√° tr·ªã ƒë∆∞·ª£c l∆∞u tr·ªØ tr√™n vi x·ª≠ l√Ω v·∫´n l√† 0x 0000 0000 0000 0000.
+ Sau khi ng·∫Øt, vi x·ª≠ l√Ω ti·∫øp t·ª•c l√†m vi·ªác v·ªõi b∆∞·ªõc 2, r·ªìi ƒë·∫øn b∆∞·ªõc 3. Tuy nhi√™n l√∫c n√†y gi√° tr·ªã ƒë√£ x·∫£y ra sai s√≥t (n√≥ l√†m vi·ªác vs b·∫£n sao ODR tr∆∞·ªõc ƒë√≥ m√† ko l√†m vi·ªác v·ªõi gi√° tr·ªã m·ªõi nh·∫•t -> h·ªá th·ªëng ghi ng∆∞·ª£c l·∫°i k·∫øt qu·∫£ l√†m vi·ªác v·ªõi b·∫£n sao c≈© ƒë√≥ -> ch∆∞∆°ng tr√¨nh ch·∫°y sai)

#### C√°ch 2: T√°c ƒë·ªông gi√°n ti·∫øp l√™n thanh ghi ODR th√¥ng qua thanh qua thanh ghi BSRR
VD:

![image](https://github.com/minchangggg/Stm32/assets/125820144/441cb9c1-1ed2-4a0f-9ec1-e09c312dec83)

+ ·ªû ƒë√¢y t ch·ªâ ƒë∆°n gi·∫£n th·ª±c hi·ªán ph√©p g√°n -> ch·ªâ c·∫ßn 1 b∆∞·ªõc g√°n l√† xong, kh√¥ng b·ªã m·∫Øc sai l·∫ßm nh∆∞ TH tr√™n 
  
## I, Input
### 1, M·ª©c ƒëi·ªán √°p ng√µ v√†o

+ M·ª©c logic 0 c·ªßa 1 ch√¢n Input l√† t·ª´ -0.3V ƒë·∫øn 1.164V
+ M·ª©c logic 1 c·ªßa 1 ch√¢n Input l√† t·ª´ 1.833V ƒë·∫øn 4V

### 2, S∆° ƒë·ªì nguy√™n l√Ω

![B·∫£n sao c·ªßa Blue-Pink Cute Class Schedule (6)](https://github.com/minchangggg/Stm32/assets/125820144/58abc013-0e26-454c-a12c-e2398f612f30)

### 3, Ph√¢n t√≠ch c√°c ch·∫ø ƒë·ªô Input
#### a, Input floating
![image](https://github.com/minchangggg/Stm32/assets/125820144/b7a8c900-a564-4d7a-8a57-725af9e9b923)

> 1 ch√¢n Input ·ªü ch·∫ø ƒë·ªô Floating n·∫øu **ng√µ v√†o h·ªü m·∫°ch** ho·∫∑c **tr·ªü kh√°ng cao** => ƒëi·ªán √°p kh√¥ng x√°c ƒë·ªãnh => gi√° tr·ªã logic c·ªßa bit t∆∞∆°ng ·ª©ng tr√™n thanh ghi ODR thay ƒë·ªïi ng·∫´u nhi√™n, kh√¥ng x√°c ƒë·ªãnh, b·ªã tr√¥i n·ªïi.

**Khi n√†o n√™n n√™n s·ª≠ d·ª•ng Input floating?**

+ Khi **m·∫°ch b√™n ngo√†i n·ªëi v·ªõi ch√¢n vi ƒëi·ªÅu khi·ªÉn lu√¥n x√°c ƒë·ªãnh v·ªõi 2 m·ª©c logic c·∫£ 0 v√† 1** (vd nh∆∞ c·∫£m bi·∫øn ƒë·ªçc d·ªØ li·ªáu)
+ Kh√¥ng thu·ªôc TH h·ªü m·∫°ch ho·∫∑c tr·ªü kh√°ng cao.
+ Kh√¥ng s·ª≠ d·ª•ng 2 ƒëi·ªán tr·ªü b√™n trong, gi√° tr·ªã Input ph·ª• thu·ªôc ho√†n to√†n v√†o m·∫°ch b√™n ngo√†i, m·∫°ch b√™n ngo√†i b·∫±ng 1 th√¨ gi√° tr·ªã input b·∫±ng 1, m·∫°ch b√™n ngo√†i b·∫±ng 0 th√¨ gi√° tr·ªã input b·∫±ng 0.
  
![image](https://github.com/minchangggg/Stm32/assets/125820144/91730a57-94f8-41ba-b96b-15629f2070a8)

+ VD1: (Nh·∫•n n√∫t th√¨ xu·ªëng VSS -> m·ª©c 0) v√† (Kh√¥ng nh·∫•n th√¨ c√≥ tr·ªü k√©o l√™n, l√™n ngu·ªìn -> m·ª©c 1)
  
![image](https://github.com/minchangggg/Stm32/assets/125820144/3765d798-9819-4b03-b6a8-0c58bd7e5105)
  
+ VD2: (Nh·∫•n n√∫t th√¨ l√™n ngu·ªìn -> m·ª©c 1) v√† (Kh√¥ng nh·∫•n n√∫t, tr·ªü k√©o xu·ªëng -> m·ª©c 0)

![image](https://github.com/minchangggg/Stm32/assets/125820144/fe278d7f-4a9d-4f9b-a897-8e3e0995e824)

#### b, Input pull-up
![image](https://github.com/minchangggg/Stm32/assets/125820144/5c92976c-d47f-40a4-adfa-1241a92393c4)

> L√† ch·∫ø ƒë·ªô s·ª≠ d·ª•ng ƒëi·ªán tr·ªü n·ªôi k√©o l√™n (INTERNAL PULL UP RESISTOR)
> ƒêi·ªán tr·ªü k√©o l√™n gi√∫p ch√¢n Input c√≥ gi√° tr·ªã logic b·∫±ng 1 khi ch√¢n I/O h·ªü m·∫°ch ho·∫∑c c√≥ tr·ªü kh√°ng l·ªõn

**Khi n√†o n√™n n√™n s·ª≠ d·ª•ng Input pull-up?**

+ Khi m·∫°ch b√™n ngo√†i ho·∫°t ƒë·ªông th√¨ t·∫°o ra gi√° tr·ªã logic m·ª©c 0, c√≤n l·∫°i th√¨ kh√¥ng x√°c ƒë·ªãnh
+ C·∫ßn ƒëi·ªán tr·ªü pull-up h·ªó tr·ª£ t·∫°o ra logic m·ª©c 1
+ VD:
  
![image](https://github.com/minchangggg/Stm32/assets/125820144/791daa1c-be53-41b5-8e90-9bf4f433c756)

#### c, Input pull-down
![image](https://github.com/minchangggg/Stm32/assets/125820144/614d086b-cd45-4244-a483-fd07ea8eb5d1)

> L√† ch·∫ø ƒë·ªô s·ª≠ d·ª•ng ƒëi·ªán tr·ªü n·ªôi k√©o xu·ªëng (INTERNAL PULL DOWN RESISTOR)
> ƒêi·ªán tr·ªü k√©o l√™n gi√∫p ch√¢n Input c√≥ gi√° tr·ªã logic b·∫±ng 0 khi ch√¢n I/O h·ªü m·∫°ch ho·∫∑c c√≥ tr·ªü kh√°ng l·ªõn

**Khi n√†o n√™n n√™n s·ª≠ d·ª•ng Input pull-down?**

+ Khi m·∫°ch b√™n ngo√†i ho·∫°t ƒë·ªông th√¨ t·∫°o ra gi√° tr·ªã logic m·ª©c 1, c√≤n l·∫°i th√¨ kh√¥ng x√°c ƒë·ªãnh
+ C·∫ßn ƒëi·ªán tr·ªü pull-up h·ªó tr·ª£ t·∫°o ra logic m·ª©c 0
+ VD:
  
![image](https://github.com/minchangggg/Stm32/assets/125820144/a54d6bff-3ecd-473b-b52c-57a9be1a5526)

--------------------------------------------------------------------------------------------------------------------------------

<img width="450" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/1048789d-b0f8-4d24-8631-0d09395df7e3">

## I. V·∫•n ƒë·ªÅ 1
### 1. B√†i to√°n ƒë·∫∑t ra
- C·∫•u h√¨nh v√† vi·∫øt ch∆∞∆°ng tr√¨nh th·ª±c hi·ªán: Ban ƒë·∫ßu LED s√°ng, khi "nh·∫•n th·∫£" n√∫t, LED ƒë·∫£o tr·∫°ng th√°i. Ta th·ª±c hi·ªán nh∆∞ sau:

<img width="450" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/bd7116f9-17da-4c72-93cf-f396cb01bae">

Nh·∫≠n x√©t: gi√° tr·ªã c·ªßa LEDSTATUS kh√¥ng ·ªïn ƒë·ªãnh -> c√≥ v·∫•n ƒë·ªÅ ·ªü ph·∫ßn m·ªÅm/ ph·∫ßn c·ª©ng 

### 2. Gi·∫£i th√≠ch v·∫•n ƒë·ªÅ
+ V·ªõi n√∫t nh·∫•n l√Ω t∆∞·ªüng, nh·∫•n n√∫t l·∫≠p t·ª©c v·ªÅ 0, th·∫£ ra l·∫≠p t·ª©c v·ªÅ l·∫°i 1.
+ Tuy nhi√™n trong th·ª±c t·∫ø s·∫Ω kh√¥ng nh∆∞ v·∫≠y, mu·ªën ·ªü m·ª©c logic 0 v·ªÅ m·ª©c logic 1, t s·∫Ω m·∫•t 1 kho·∫£ng th·ªùi gian T-Low (kho·∫£ng th·ªùi gian n√∫t nh·∫•n gi·ªØ m·ª©c logic 0) v·ªõi T-low b√© nh·∫•t ·ªü ƒë∆°n v·ªã mili gi√¢y.
  
![image](https://github.com/minchangggg/Stm32/assets/125820144/bce405dd-85b2-4b0f-adbc-ad2e5c91423c)

+ T·ªëc ƒë·ªô vi x·ª≠ l√Ω l√† 8MHz hay 1s s·∫Ω th·ª±c hi·ªán ƒë∆∞·ª£c 8 tri·ªáu l·ªánh (·ªü d·∫°ng m√£ m√°y). Gi·∫£ s·ª≠ 3 c√¢u l·ªánh C trong v√≤ng l·∫∑p ph√≠a tr√™n t∆∞∆°ng ƒë∆∞∆°ng 8 c√¢u l·ªánh m√£ m√°y -> Trong 1s v√≤ng l·∫∑p ƒë∆∞·ª£c th·ª±c hi·ªán 1 tri·ªáu l·∫ßn -> Trong 1ms v√≤ng l·∫∑p ƒë∆∞·ª£c th·ª±c hi·ªán 1 ng√†n l·∫ßn.
+ V·∫≠y b·∫£n th√¢n GPIO ƒë√£ ƒë·∫£o h√†ng ngh√¨n l·∫ßn trong 1s (v√¨ c·ª© ktra ƒëi·ªÅu ki·ªán, c·ª© m·ª©c logic n√∫t nh·∫•n b·∫±ng 0 th√¨ ƒë·∫£o led) -> n·∫øu may m·∫Øn, th√¨ s·ªë l·∫ßn ƒë·∫£o l√† s·ªë l·∫ª -> ƒë√∫ng y√™u c·∫ßu b√†i to√°n.

### 3. C√°ch gi·∫£i quy·∫øt v·∫•n ƒë·ªÅ

![image](https://github.com/minchangggg/Stm32/assets/125820144/c5e33e14-12a5-4eaf-8031-ed0fe8e2e951)

## II. V·∫•n ƒë·ªÅ 2 v√† ph∆∞∆°ng ph√°p Polling
### 1. B√†i to√°n ƒë·∫∑t ra
- C·∫•u h√¨nh v√† vi·∫øt ch∆∞∆°ng tr√¨nh th·ª±c hi·ªán: Ban ƒë·∫ßu LED s√°ng, khi "nh·∫•n th·∫£" n√∫t, LED ƒë·∫£o mode: T·ª´ 1->2, t·ª´ 2->1.
- Trong ƒë√≥:
  
	mode1: LED nh·∫•p nh√°y 500ms

	mode2: LED nh·∫•p nh√°y 1000ms

### 2. Ho·∫°t ƒë·ªông c·ªßa c∆° ch·∫ø Polling
<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/2d6a9de1-c36e-4216-87e2-6c916e53eec9">

### 3. L∆∞u ƒë·ªì thu·∫≠t to√°n ph∆∞∆°ng ph√°p Polling
<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/c15c579a-5cf9-497c-8081-d6531999cb1f">

--------------------------------------------------------------------------------------------------------------------------------

<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/eda3912d-28fb-42ac-a412-7a1b2ba58c9f">

### Ki·∫øn tr√∫c c∆° b·∫£n c·ªßa Vi ƒëi·ªÅu khi·ªÉn
<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/7370bc6c-e0a4-4253-9663-6ff45b38a659">

## I, Exception
- L√† m·ªôt ƒëi·ªÅu ki·ªán l√†m thay ƒë·ªïi th·ª© t·ª± th·ª±c hi·ªán b√¨nh th∆∞·ªùng c·ªßa m·ªôt ch∆∞∆°ng tr√¨nh.
- G·ªìm 2 lo·∫°i:
  
    + System Exceptions (h·∫ßu nh∆∞ l√† l·ªói, kh√¥ng mong mu·ªën, ƒë·∫øn t·ª´ b√™n trong vi x·ª≠ l√Ω)
    + Interrupts (l√† t√≠nh nƒÉng, ch·ª©c nƒÉng mong mu·ªën, t·ª´ b√™n ngo√†i c√°c ngo·∫°i vi vi ƒëi·ªÅu khi·ªÉn g·ª≠i ƒë·∫øn vi x·ª≠ l√Ω)
      
## II, Interrupt
### 1. T·ªïng quan v·ªÅ Interrupt

<img width="454" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/75ab877c-5deb-43c3-8934-134487fa1d0f">

	+ C√°c t√≠n hi·ªáu Interrupt ƒë∆∞·ª£c t·∫°o ra b·ªüi c√°c ngo·∫°i vi c·ªßa vi ƒëi·ªÅu khi·ªÉn (INPUT, ADC, TIMER, UART..) v√† ƒë∆∞·ª£c g·ª≠i ƒë·∫øn vi x·ª≠ l√Ω. C√°c t√≠n hi·ªáu n√†y ƒë∆∞·ª£c g·ªçi l√† Interrupt Request (IRQ).
	+ Vi x·ª≠ l√Ω t·∫°m ng∆∞ng th·ª±c thi ch∆∞∆°ng tr√¨nh b√¨nh th∆∞·ªùng ƒë·ªÉ th·ª±c thi m·ªôt ƒëo·∫°n ch∆∞∆°ng tr√¨nh ƒë·∫∑c bi·ªát l√† Interrupt Service Routine (ISR) ‚Äì Interrupt Handler - Callback function (STM32).

- **C√°c t√≠n hi·ªáu y√™u c·∫ßu Interrupt (IRQ) ƒë∆∞·ª£c g·ª≠i v√†o kh·ªëi NVIC c·ªßa vi x·ª≠ l√Ω**
  
a. C∆° ch·∫ø ho·∫°t ƒë·ªông c·ªßa c∆° ch·∫ø Interrupt

<img width="407" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/d53cd2bc-ddf4-4cee-8d45-dd9d48fc473d">

b. L∆∞u ƒë·ªì thu·∫≠t to√°n Interrupt

<img width="379" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/530f410c-b0b0-424e-ab9e-85ce5cdcf3b8">

c. NVIC (Nested Vector Interrupt Controller) ‚Äì B·ªô x·ª≠ l√Ω ng·∫Øt l·ªìng nhau

> https://www.laptrinhdientu.com/2021/09/Core8.html

	+ L√† m·ªôt ngo·∫°i vi c·ªßa l√µi vi x·ª≠ l√Ω ARM-Cortex M
	+ C·∫•u h√¨nh enable/disable c√°c ng·∫Øt
	+ C·∫•u h√¨nh ƒë·ªô ∆∞u ti√™n (priority) c√°c ng·∫Øt

### 2. Ph√¢n t√≠ch v·ªÅ qu√° tr√¨nh stacking v√† unstacking khi v√†o v√† tho√°t ng·∫Øt

![B·∫£n sao c·ªßa Blue-Pink Cute Class Schedule (7)](https://github.com/minchangggg/Stm32/assets/125820144/13c6847b-301d-4b08-8964-60bb0292b32c)

+ C√°c thanh ghi t·ª´ R0 ƒë·∫øn R12 (13 thanh ghi) l√† nh·ªØng thanh ghi ƒë∆∞·ª£c s·ª≠ d·ª•ng v·ªõi nhi·ªÅu m·ª•c ƒë√≠ch chung nh∆∞ l∆∞u tr·ªØ d·ªØ li·ªáu c·ªßa c√°c ph√©p t√≠nh to√°n, l∆∞u tr·ªØ ƒë·ªãa ch·ªâ‚Ä¶ T·∫•t c·∫£ nh·ªØng thanh ghi n√†y ƒë·ªÅu c√≥ ƒë·ªô r·ªông 32bit.
+ Thanh ghi R13 ƒë∆∞·ª£c g·ªçi l√† StackPointer (SP). Thanh ghi n√†y ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ theo d√µi b·ªô nh·ªõ stack. V√† b√™n c·∫°nh thanh ghi R13, c√≥ 2 th√™m 2 thanh ghi n·ªØa ƒë∆∞·ª£c ch·ªâ ra tr√™n h√¨nh l√† PSP (Processor Stack Pointer) v√† MSP (Main Stack pointer), nh·ªØng thanh ghi n√†y ƒë∆∞·ª£c g·ªçi l√† Banked version of SP.
+ Thanh ghi R14 ƒë∆∞·ª£c g·ªçi l√† Link Register (LR). N√≥ l∆∞u th√¥ng tin c·ªßa subroutines, function call v√† exceptions.
+ Thanh ghi R15 l√† thanh ghi Program Counter(PC). Thanh ghi n√†y ch·ª©a ƒë·ªãa ch·ªâ c√¢u l·ªánh s·∫Ω ƒë∆∞·ª£c th·ª±c thi. Khi reset, vi x·ª≠ l√Ω s·∫Ω n·∫°p thanh ghi PC v·ªõi gi√° tr·ªã reset l√† 0x00000004.
+ Ngo√†i c√°c thanh ghi ƒë∆∞·ª£c s·ª≠ d·ª•ng v·ªõi nhi·ªÅu m·ª•c ƒë√≠ch chung (R0-R12), SP, LR, PC th√¨ vi x·ª≠ l√Ω ARM Cortex-M4 c√≤n c√≥ 5 thanh ghi ƒë·∫∑c bi·ªát. Trong ƒë√≥, thanh ghi Program status (PSR) bao g·ªìm c√°c thanh ghi cung c·∫•p th√¥ng tin tr·∫°ng th√°i c·ªßa ch∆∞∆°ng tr√¨nh Application v·ªõi c√°c c·ªù N,Z,C,V,Q, ch∆∞∆°ng tr√¨nh Interrupt v√† c√°c thanh ghi li√™n quan ƒë·∫øn stack c·ªßa vi x·ª≠ l√Ω. Nh·ªØng thanh ghi c√≤n l·∫°i, c√°c b·∫°n t√¨m ƒë·ªçc trong t√†i li·ªáu ƒë√£ ƒë∆∞·ª£c ƒë·ªÅ c·∫≠p ƒë·∫øn ·ªü ph·∫ßn tr√™n.

### 3. Ph√¢n t√≠ch v·ªÅ c√°c tr∆∞·ªùng h·ª£p ƒë·ªô ∆∞u ti√™n v√† tr·∫°ng th√°i c·ªßa c√°c ng·∫Øt.
> https://tapit.vn/cau-hinh-uu-tien-ngat-vi-dieu-khien-stm32-tren-cubemx/
 
 <img width="" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/cb915b9a-0e6b-45ad-b358-bbe1cbd53a79">

 <img width="500" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/a4190936-289a-44d9-97c1-085d83b3bf43">

- Trong th·ª±c t·∫ø, c√≥ nh·ªØng tr∆∞·ªùng h·ª£p sau: 

	- Ch·ªâ 1 ng·∫Øt y√™u c·∫ßu => ch·∫Øc ch·∫Øn ƒëc ph·ª•c v·ª•. 
	- 1 ng·∫Øt ƒëang th·ª±c thi th√¨ xu·∫•t hi·ªán 1 y√™u c·∫ßu ng·∫Øt kh√°c (Ng·∫Øt EXTI ƒëang ƒë∆∞·ª£c th·ª±c thi th√¨ c√≥ y√™u c·∫ßu ng·∫Øt t·ª´ System Timer).
  
		+ Y√™u c·∫ßu ng·∫Øt m·ªõi c√≥ ƒë·ªô ∆∞u ti√™n th·∫•p h∆°n ng·∫Øt ƒëang th·ª±c thi => Ph·∫£i ch·ªù (·ªü tr·∫°ng th√°i Pending) 
		+ Y√™u c·∫ßu ng·∫Øt m·ªõi c√≥ ƒë·ªô ∆∞u ti√™n b·∫±ng ng·∫Øt ƒëang th·ª±c thi => Ph·∫£i ch·ªù (·ªü tr·∫°ng th√°i Pending)
		+ Y√™u c·∫ßu ng·∫Øt m·ªõi c√≥ ƒë·ªô ∆∞u ti√™n cao h∆°n ng·∫Øt ƒëang th·ª±c thi => Chi·∫øm d·ª•ng ng·∫Øt (th·ª±c thi ng·∫Øt m·ªõi,tr·∫°ng th√°i active, ng·∫Øt c≈© s·∫Ω ·ªü tr·∫°ng th√°i inactive )
> C√°c tr·∫°ng th√°i:
> 
> pending: Ch∆∞a ƒë∆∞·ª£c ch·∫•p nh·∫≠n x·ª≠ l√Ω, ƒëang ch·ªù
> 
> active: ƒêang ƒë∆∞·ª£c ph·ª•c v·ª•, ISR ƒëang ƒë∆∞·ª£c th·ª±c thi
> 
> inactive: ƒê√£ ƒë∆∞·ª£c ch·∫•p nh·∫≠n x·ª≠ l√Ω r·ªìi, ƒë√£ th·ª±c thi r·ªìi nh∆∞ng b·ªã gi√†nh quy·ªÅn b·ªüi 1 ng·∫Øt kh√°c c√≥ ƒë·ªô ∆∞u ti√™n cao h∆°n. 

![image](https://github.com/minchangggg/Stm32/assets/125820144/5a031478-7c14-4647-ab06-6e983d114584)

- Tr√™n MCU STM32F103C8T6 c√≥ hai lo·∫°i ∆∞u ti√™n ng·∫Øt kh√°c nhau ƒë√≥ l√† Preemption Priorities v√† Sub Priorities:

		+ M·∫∑c ƒë·ªãnh th√¨ ng·∫Øt n√†o c√≥ Preemtion Priority cao h∆°n th√¨ s·∫Ω ƒë∆∞·ª£c th·ª±c hi·ªán tr∆∞·ªõc.
		+ Khi n√†o 2 ng·∫Øt c√≥ c√πng m·ªôt m·ª©c Preemption Priority th√¨ ng·∫Øt n√†o c√≥ Sub Priority cao h∆°n th√¨ ng·∫Øt ƒë√≥ ƒë∆∞·ª£c th·ª±c hi·ªán tr∆∞·ªõc.
		+ C√≤n tr∆∞·ªùng h·ª£p 2 ng·∫Øt c√≥ c√πng m·ª©c Preemption v√† Sub Priority lu√¥n th√¨ ng·∫Øt n√†o ƒë·∫øn tr∆∞·ªõc ƒë∆∞·ª£c th·ª±c hi·ªán tr∆∞·ªõc

## II, External Interrupt
+ C·∫•u h√¨nh ch√¢n EXTI
+ C·∫•u h√¨nh s∆∞·ªùn k√≠ch ho·∫°t ng·∫Øt
+ C·∫•u h√¨nh tr·ªü k√©o n·∫øu c·∫ßn
+ C·∫•u h√¨nh cho ph√©p ng·∫Øt t·∫°i NVIC
+ H√†m ph·ª•c v·ª• ng·∫Øt callback
+ Debug ƒë·∫∑t breakpoint ƒë·ªÉ ki·ªÉm tra ƒë√£ v√†o ƒë∆∞·ª£c h√†m x·ª≠ l√Ω ng·∫Øt.

![image](https://github.com/minchangggg/Stm32/assets/125820144/deed445c-0f8b-40ee-a668-7be31b788bd6)

> void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin):
>
> Khi c√≥ s·ª± ki·ªán ng·∫Øt n√∫t nh·∫•n EXTI th√¨ h√†m n√†y s·∫Ω ƒë∆∞·ª£c g·ªçi. H√†m HAL_GPIO_EXTI_Callback ƒë∆∞·ª£c t·∫°o s·∫µn khi s·ª≠ d·ª•ng EXTI. GPIO_Pin ƒë·ªëi s·ªë ch√≠nh l√† bi·∫øn ƒë·ªÉ ki·ªÉm tra xem ch√¢n n√†o ƒëang ƒë∆∞·ª£c ng·∫Øt.
--------------------------------------------------------------------------------------------------------------------------------

![image](https://github.com/minchangggg/Stm32/assets/125820144/8b19da2d-0974-4e4f-95ab-86522b101a41)

> https://tapit.vn/hieu-va-lap-trinh-ngat-ngoai-stm32f411/

EXTI (External Interupts) t·∫°m d·ªãch l√† ng·∫Øt ngo√†i hay ng·∫Øt s·ª± ki·ªán b√™n ngo√†i. Ng·∫Øt EXTI ƒë∆∞·ª£c k√≠ch ho·∫°t khi c√≥ s·ª± ki·ªán t·ª´ b√™n ngo√†i t√°c ƒë·ªông v√†o ch√¢n EXTI ƒë√≥, t√πy theo s·ª± ki·ªán ƒë√≥ c√≥ ph√π h·ª£p v·ªõi ƒëi·ªÅu ki·ªán ng·∫Øt kh√¥ng th√¨ ng·∫Øt ngo√†i m·ªõi s·∫£y ra.

## I, C√°c ch·ª©c nƒÉng ch√≠nh c·ªßa kh·ªëi External Interrupt
![image](https://github.com/minchangggg/Stm32/assets/125820144/850adfec-310e-47ff-940f-a6c62141bead)

+ Kh·ªëi External Interrupt bao g·ªìm 23 b·ªô ph√°t hi·ªán s∆∞·ªùn ƒë·ªÉ t·∫°o ra y√™u c·∫ßu ng·∫Øt, ng∆∞·ªùi s·ª≠ d·ª•ng c√≥ th·ªÉ c·∫•u h√¨nh l·ª±a ch·ªçn s∆∞·ªùn ng·∫Øt (s∆∞·ªùn l√™n, s∆∞·ªùn xu·ªëng ho·∫∑c c·∫£ 2) ƒë·ªÉ k√≠ch ho·∫°t ng·∫Øt.
+ M·ªói line ng·∫Øt ƒë·ªÅu c√≥ th·ªÉ c·∫•u h√¨nh cho ph√©p t·∫°o y√™u c·∫ßu ng·∫Øt ho·∫∑c kh√¥ng m·ªôt c√°ch ƒë·ªôc l·∫≠p. Khi c√≥ y√™u c·∫ßu ng·∫Øt th√¨ ng∆∞·ªùi s·ª≠ d·ª•ng c√≥ th·ªÉ gi√°m s√°t ƒë∆∞·ª£c tr·∫°ng th√°i c·ªßa line ng·∫Øt.

## II> Hi·ªÉu v·ªÅ Line Interrupt
> M·∫°ch mux (m·∫°ch ch·ªçn k√™nh) l√† g√¨ ?

+ Vi ƒëi·ªÅu khi·ªÉn STM32F411VET6 tr√™n board STM32F411DISCOVERY c√≥ 81 ch√¢n GPIO ƒë∆∞·ª£c chia th√†nh 16 line ng·∫Øt ngo√†i theo s∆° ƒë·ªì b√™n d∆∞·ªõi.
+ M·ªói line ng·∫Øt l√† t·∫≠p h·ª£p c√°c ch√¢n c√≥ c√πng th·ª© t·ª± tr√™n c√°c Port kh√°c nhau.
+ V√≠ d·ª• line 0 (EXTI0) l√† t·∫≠p h·ª£p c√°c ch√¢n PA0, PB0, PC0, PD0, PE0 v√† PH0.
  
## III> ƒê·∫∑t v·∫•n ƒë·ªÅ
### 1. B√†i to√°n
Vi·∫øt ch∆∞∆°ng tr√¨nh ƒë·∫£o led d√πng ng·∫Øt ngo√†i
### 2. B√†i gi·∫£i
![image](https://github.com/minchangggg/Stm32/assets/125820144/9bb25c38-1107-4613-bb4e-173237cc3d23)

### 3. T·∫°i sao kh√¥ng d√πng h√†m HAL_Delay m√† l·∫°i d√πng `for(int i = 0; i < 100000; i++);`
#### a. T·∫°i sao s·ª≠ d·ª•ng HAL_Delay ·ªü ch∆∞∆°ng tr√¨nh ph·ª•c v·ª• ng·∫Øt th√¨ vi ƒëi·ªÅu khi·ªÉn b·ªã treo?
> https://tapit.vn/tim-hieu-system-timer-ngat-systick-va-su-dung-hal_delay-trong-trinh-phuc-vu-ngat-vdk-stm32/

![image](https://github.com/minchangggg/Stm32/assets/125820144/b4101ba3-faf5-4900-9840-6cd48b349a6a)

‚Äì ƒê·ªÉ tr·∫£ l·ªùi cho c√¢u h·ªèi tr√™n, ch√∫ng ta c√πng ph√¢n t√≠ch h√¨nh ·∫£nh minh h·ªça lu·ªìng th·ª±c thi c·ªßa vi ƒëi·ªÅu khi·ªÉn ·ªü tr√™n. Gi·∫£ s·ª≠ vi x·ª≠ l√Ω s·∫Ω x·ª≠ l√Ω 2 t√≠n hi·ªáu y√™u c·∫ßu ng·∫Øt: m·ªôt ƒë·∫øn t·ª´ system timer v√† m·ªôt ƒë·∫øn t·ª´ ngo·∫°i vi b·∫•t k·ª≥, 2 t√≠n hi·ªáu n√†y c√≥ c√πng ƒë·ªô ∆∞u ti√™n ho·∫∑c ƒë·ªô ∆∞u ti√™n c·ªßa t√≠n hi·ªáu y√™u c·∫ßu ng·∫Øt Systick (ƒë·∫øn t·ª´ h√†m HAL_Delay) nh·ªè h∆°n ƒë·ªô ∆∞u ti√™n c·ªßa t√≠n hi·ªáu y√™u c·∫ßu ng·∫Øt (ƒë·∫øn t·ª´ h√†m HAL_GPIO_EXTI_Callback) c√≤n l·∫°i. 
‚Äì C·ª© m·ªói 1 mili gi√¢y th√¨ vi x·ª≠ l√Ω s·∫Ω th·ª±c hi·ªán h√†m SysTick_Handler m·ªôt l·∫ßn v√† gi√° tr·ªã uwTick s·∫Ω ƒë∆∞·ª£c tƒÉng th√™m m·ªôt ƒë∆°n v·ªã. Gi·∫£ s·ª≠ c√≥ m·ªôt t√≠n hi·ªáu y√™u c·∫ßu ng·∫Øt ƒë·∫øn t·ª´ m·ªôt ngo·∫°i vi b√™n ngo√†i v√† ch∆∞∆°ng tr√¨nh ph·ª•c v·ª• ng·∫Øt c·ªßa ngo·∫°i vi n√†y (Peripheral_Handler) c√≥ g·ªçi h√†m HAL_Delay, l√∫c n√†y vi x·ª≠ l√Ω th·ª±c hi·ªán c√°c c√¢u l·ªánh trong Peripheral_Handler cho ƒë·∫øn khi g·∫∑p c√¢u l·ªánh HAL_Delay(x); //delay x mili giay. V√¨ t√≠n hi·ªáu y√™u c·∫ßu ng·∫Øt c·ªßa ngo·∫°i vi n√†y ƒëang ƒë∆∞·ª£c x·ª≠ l√Ω n√™n t√≠n hi·ªáu y√™u c·∫ßu ng·∫Øt Systick ƒë·∫øn sau s·∫Ω ƒë∆∞·ª£c ƒë∆∞a v√†o tr·∫°ng th√°i ch·ªù (pending), h√†m SysTick_Handler ch∆∞a ƒë∆∞·ª£c th·ª±c hi·ªán d·∫´n ƒë·∫øn gi√° tr·ªã uwTick kh√¥ng ƒë·ªïi, vi x·ª≠ l√Ω s·∫Ω th·ª±c hi·ªán l·∫∑p v√¥ t·∫≠n trong c√¢u l·ªánh while c·ªßa h√†m HAL_Delay, ƒëi·ªÅu n√†y d·∫´n ƒë·∫øn ch∆∞∆°ng tr√¨nh b·ªã treo t·∫°i v√≤ng l·∫∑p while n√†y. 
‚Äì Xem v√≠ d·ª• d∆∞·ªõi ƒë√¢y ƒë·ªÉ hi·ªÉu v√¨ sao vi x·ª≠ l√Ω th·ª±c hi·ªán l·∫∑p v√¥ t·∫≠n trong c√¢u l·ªánh while:

![image](https://github.com/minchangggg/Stm32/assets/125820144/3661ce60-16de-427c-a373-924374598d3e)

	+ ƒê·∫ßu ti√™n, bi·∫øn tickstart ch·ª©a gi√° tr·ªã uwTick hi·ªán t·∫°i ƒë∆∞·ª£c tr·∫£ v·ªÅ t·ª´ h√†m HAL_GetTick.
	+ V√¨ SysTick_Handler ch∆∞a ƒë∆∞·ª£c th·ª±c hi·ªán d·∫´n ƒë·∫øn gi√° tr·ªã uwTick kh√¥ng ƒë·ªïi, gi√° tr·ªã tr·∫£ v·ªÅ c·ªßa HAL_GetTick trong ƒëi·ªÅu ki·ªán while b·∫±ng gi√° tr·ªã c·ªßa tickstart ban ƒë·∫ßu, d·∫´n ƒë·∫øn k·∫øt qu·∫£ c·ªßa HAL_GetTick() ‚Äì tickstart lu√¥n b√© h∆°n wait, d·∫´n ƒë·∫øn vi ƒëi·ªÅu khi·ªÉn th·ª±c hi·ªán l·∫∑p v√¥ h·∫°n trong v√≤ng l·∫∑p while n√†y.

#### b. V·∫≠y l√†m th·∫ø n√†o ƒë·ªÉ c√≥ th·ªÉ s·ª≠ d·ª•ng HAL_Delay trong c√°c ch∆∞∆°ng tr√¨nh ph·ª•c ng·∫Øt?
C√°c b·∫°n ph·∫£i th·ª±c hi·ªán ƒëi·ªÅu ch·ªânh ƒë·ªô ∆∞u ti√™n c·ªßa ng·∫Øt SysTick cao h∆°n so v·ªõi c√°c ng·∫Øt ngo·∫°i vi ƒë√≥. V√≠ d·ª•:

![image](https://github.com/minchangggg/Stm32/assets/125820144/1f7781e4-7a83-41bb-a9e1-953f22ec614c)

L∆∞u √Ω: C√°c b·∫°n n√™n xem x√©t s·ª≠ d·ª•ng h√†m HAL_Delay trong c√°c ch∆∞∆°ng tr√¨nh ph·ª•c v·ª• ng·∫Øt v√†o c√°c tr∆∞·ªùng h·ª£p c·∫ßn thi·∫øt v√¨ c√°c ch∆∞∆°ng tr√¨nh ph·ª•c v·ª• ng·∫Øt n√™n ƒë∆∞·ª£c x·ª≠ l√Ω t·ª©c th·ªùi v√† c√†ng ng·∫Øn g·ªçn c√†ng t·ªët, tr√°nh ·∫£nh h∆∞·ªüng ƒë·∫øn c√°c ng·∫Øt ƒë·∫øn sau, kh√¥ng ƒë√°p ·ª©ng ƒë∆∞·ª£c t√≠nh realtime c·ªßa h·ªá th·ªëng d·∫´n ƒë·∫øn b·ªè l·ª° s·ª± ki·ªán ho·∫∑c m·∫•t d·ªØ li·ªáu. 

### 4. T·∫°i sao c·∫ßn ph·∫£i d√πng `EXTI->PR |= GPIO_PIN_0;` ƒë·ªÉ x√≥a pending ng·∫Øt
**ƒê·ªÉ tr√°nh t√¨nh tr·∫°ng nh·∫£y v√†o h√†m ng·∫Øt nhi·ªÅu l·∫ßn khi nh·∫•n n√∫t.**

![image](https://github.com/minchangggg/Stm32/assets/125820144/821ae480-11e7-4c26-a973-26f5e1a25aa0)

+ Trong th·ª±c t·∫ø, ta s·∫Ω g·∫∑p tr∆∞·ªùng h·ª£p rung ph√≠m, t s·∫Ω g·∫∑p nhi·ªÅu h∆°n 1 s∆∞·ªùn xu·ªëng
+ ·ªû l·∫ßn nh·∫•n n√∫t ƒë·∫ßu ti√™n, sinh ra y√™u c·∫ßu ng·∫Øt v√† bit pending l√∫c n√†y = 1 -> vi x·ª≠ l√Ω th·ª±c hi·ªán x·ª≠ l√Ω y√™u c·∫ßu ng·∫Øt, th·ª±c hi·ªán c√°c h√†m c·ªßa th∆∞ vi·ªán, trong ƒë√≥ c√≥ vi·ªác x√≥a c·ªù ng·∫Øt hay bit pending = 0.
+ Tuy nhi√™n trong qu√° tr√¨nh th·ª±c hi·ªán vi·ªác delay, v·∫´n ti·∫øp t·ª•c c√≥ s∆∞·ªùn xu·ªëng, m·∫°ch v·∫´n ph√°t hi·ªán s∆∞·ªùn -> ƒë∆∞a bit pending l√™n l·∫°i = 1, t·∫°o ra th√™m y√™u c·∫ßu ng·∫Øt ·ªü s∆∞·ªùn s·ªë 2 n√†y v·ªõi ƒë·ªô ∆∞u ti√™n ngang b·∫±ng v·ªõi y√™u c·∫ßu ng·∫Øt ·ªü s∆∞·ªùn th·ª© nh·∫•t -> ng·∫Øt ·ªü s∆∞·ªùn th·ª© 2 s·∫Ω ph·∫£i ch·ªù, ƒë·ª£i ƒë·∫øn h·∫øt delay ·ªü s∆∞·ªùn th·ª© nh·∫•t.
