{E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register_TB.v} {1 {vlog -work work -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register_TB.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module shift_register_24_tb
-- Compiling module shift_register_80_tb

Top level modules:
	shift_register_24_tb
	shift_register_80_tb

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Mux2to1.v} {1 {vlog -work work -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Mux2to1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2to1

Top level modules:
	mux2to1

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF.v} {1 {vlog -work work -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dff

Top level modules:
	dff

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register.v} {1 {vlog -work work -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module shift_register_24
-- Compiling module shift_register_80

Top level modules:
	shift_register_24
	shift_register_80

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch.v} {1 {vlog -work CA3 -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module gated_d_latch

Top level modules:
	gated_d_latch

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB1.v} {1 {vlog -work work -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module lfsr_tb1

Top level modules:
	lfsr_tb1

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB2.v} {1 {vlog -work work -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB2.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module lfsr_tb2

Top level modules:
	lfsr_tb2

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB1.v} {1 {vlog -work work -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module grain_tb1

Top level modules:
	grain_tb1

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB1.v} {1 {vlog -work work -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module nfsr_tb1

Top level modules:
	nfsr_tb1

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR.v} {1 {vlog -work work -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module lfsr

Top level modules:
	lfsr

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB2.v} {1 {vlog -work work -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR_TB2.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module nfsr_tb2

Top level modules:
	nfsr_tb2

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB2.v} {1 {vlog -work work -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain_TB2.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module grain_tb2

Top level modules:
	grain_tb2

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch_TB.v} {1 {vlog -work work -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch_TB.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module gated_d_latch_tb

Top level modules:
	gated_d_latch_tb

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR.v} {1 {vlog -work work -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/NFSR.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module nfsr

Top level modules:
	nfsr

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain.v} {1 {vlog -work work -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Grain.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module grain

Top level modules:
	grain

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF_TB.v} {1 {vlog -work work -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF_TB.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dff_tb

Top level modules:
	dff_tb

} {} {}}
