circuit Ex2 :
  module Ex2 :
    input clock : Clock
    input reset : UInt<1>
    input io_in_A : UInt<32>
    input io_in_B : UInt<32>
    input io_alu_Op : UInt<4>
    output io_out : UInt<32>
    output io_sum : UInt<32>

    node _sum_T = bits(io_alu_Op, 0, 0) @[Ex2.scala 42:42]
    node _sum_T_1 = sub(UInt<1>("h0"), io_in_B) @[Ex2.scala 42:48]
    node _sum_T_2 = tail(_sum_T_1, 1) @[Ex2.scala 42:48]
    node _sum_T_3 = mux(_sum_T, _sum_T_2, io_in_B) @[Ex2.scala 42:28]
    node _sum_T_4 = add(io_in_A, _sum_T_3) @[Ex2.scala 42:23]
    node sum = tail(_sum_T_4, 1) @[Ex2.scala 42:23]
    node _cmp_T = bits(io_in_A, 31, 31) @[Ex2.scala 43:28]
    node _cmp_T_1 = bits(io_in_B, 31, 31) @[Ex2.scala 43:53]
    node _cmp_T_2 = eq(_cmp_T, _cmp_T_1) @[Ex2.scala 43:39]
    node _cmp_T_3 = bits(sum, 31, 31) @[Ex2.scala 43:70]
    node _cmp_T_4 = bits(io_alu_Op, 1, 1) @[Ex2.scala 44:22]
    node _cmp_T_5 = bits(io_in_B, 31, 31) @[Ex2.scala 44:38]
    node _cmp_T_6 = bits(io_in_A, 31, 31) @[Ex2.scala 44:61]
    node _cmp_T_7 = mux(_cmp_T_4, _cmp_T_5, _cmp_T_6) @[Ex2.scala 44:8]
    node cmp = mux(_cmp_T_2, _cmp_T_3, _cmp_T_7) @[Ex2.scala 43:16]
    node shamt = bits(io_in_B, 4, 0) @[Ex2.scala 45:25]
    node _shin_T = bits(io_alu_Op, 3, 3) @[Ex2.scala 46:31]
    node _shin_T_1 = shl(UInt<16>("hffff"), 16) @[Bitwise.scala 102:47]
    node _shin_T_2 = xor(UInt<32>("hffffffff"), _shin_T_1) @[Bitwise.scala 102:21]
    node _shin_T_3 = shr(io_in_A, 16) @[Bitwise.scala 103:21]
    node _shin_T_4 = and(_shin_T_3, _shin_T_2) @[Bitwise.scala 103:31]
    node _shin_T_5 = bits(io_in_A, 15, 0) @[Bitwise.scala 103:46]
    node _shin_T_6 = shl(_shin_T_5, 16) @[Bitwise.scala 103:65]
    node _shin_T_7 = not(_shin_T_2) @[Bitwise.scala 103:77]
    node _shin_T_8 = and(_shin_T_6, _shin_T_7) @[Bitwise.scala 103:75]
    node _shin_T_9 = or(_shin_T_4, _shin_T_8) @[Bitwise.scala 103:39]
    node _shin_T_10 = bits(_shin_T_2, 23, 0) @[Bitwise.scala 102:28]
    node _shin_T_11 = shl(_shin_T_10, 8) @[Bitwise.scala 102:47]
    node _shin_T_12 = xor(_shin_T_2, _shin_T_11) @[Bitwise.scala 102:21]
    node _shin_T_13 = shr(_shin_T_9, 8) @[Bitwise.scala 103:21]
    node _shin_T_14 = and(_shin_T_13, _shin_T_12) @[Bitwise.scala 103:31]
    node _shin_T_15 = bits(_shin_T_9, 23, 0) @[Bitwise.scala 103:46]
    node _shin_T_16 = shl(_shin_T_15, 8) @[Bitwise.scala 103:65]
    node _shin_T_17 = not(_shin_T_12) @[Bitwise.scala 103:77]
    node _shin_T_18 = and(_shin_T_16, _shin_T_17) @[Bitwise.scala 103:75]
    node _shin_T_19 = or(_shin_T_14, _shin_T_18) @[Bitwise.scala 103:39]
    node _shin_T_20 = bits(_shin_T_12, 27, 0) @[Bitwise.scala 102:28]
    node _shin_T_21 = shl(_shin_T_20, 4) @[Bitwise.scala 102:47]
    node _shin_T_22 = xor(_shin_T_12, _shin_T_21) @[Bitwise.scala 102:21]
    node _shin_T_23 = shr(_shin_T_19, 4) @[Bitwise.scala 103:21]
    node _shin_T_24 = and(_shin_T_23, _shin_T_22) @[Bitwise.scala 103:31]
    node _shin_T_25 = bits(_shin_T_19, 27, 0) @[Bitwise.scala 103:46]
    node _shin_T_26 = shl(_shin_T_25, 4) @[Bitwise.scala 103:65]
    node _shin_T_27 = not(_shin_T_22) @[Bitwise.scala 103:77]
    node _shin_T_28 = and(_shin_T_26, _shin_T_27) @[Bitwise.scala 103:75]
    node _shin_T_29 = or(_shin_T_24, _shin_T_28) @[Bitwise.scala 103:39]
    node _shin_T_30 = bits(_shin_T_22, 29, 0) @[Bitwise.scala 102:28]
    node _shin_T_31 = shl(_shin_T_30, 2) @[Bitwise.scala 102:47]
    node _shin_T_32 = xor(_shin_T_22, _shin_T_31) @[Bitwise.scala 102:21]
    node _shin_T_33 = shr(_shin_T_29, 2) @[Bitwise.scala 103:21]
    node _shin_T_34 = and(_shin_T_33, _shin_T_32) @[Bitwise.scala 103:31]
    node _shin_T_35 = bits(_shin_T_29, 29, 0) @[Bitwise.scala 103:46]
    node _shin_T_36 = shl(_shin_T_35, 2) @[Bitwise.scala 103:65]
    node _shin_T_37 = not(_shin_T_32) @[Bitwise.scala 103:77]
    node _shin_T_38 = and(_shin_T_36, _shin_T_37) @[Bitwise.scala 103:75]
    node _shin_T_39 = or(_shin_T_34, _shin_T_38) @[Bitwise.scala 103:39]
    node _shin_T_40 = bits(_shin_T_32, 30, 0) @[Bitwise.scala 102:28]
    node _shin_T_41 = shl(_shin_T_40, 1) @[Bitwise.scala 102:47]
    node _shin_T_42 = xor(_shin_T_32, _shin_T_41) @[Bitwise.scala 102:21]
    node _shin_T_43 = shr(_shin_T_39, 1) @[Bitwise.scala 103:21]
    node _shin_T_44 = and(_shin_T_43, _shin_T_42) @[Bitwise.scala 103:31]
    node _shin_T_45 = bits(_shin_T_39, 30, 0) @[Bitwise.scala 103:46]
    node _shin_T_46 = shl(_shin_T_45, 1) @[Bitwise.scala 103:65]
    node _shin_T_47 = not(_shin_T_42) @[Bitwise.scala 103:77]
    node _shin_T_48 = and(_shin_T_46, _shin_T_47) @[Bitwise.scala 103:75]
    node _shin_T_49 = or(_shin_T_44, _shin_T_48) @[Bitwise.scala 103:39]
    node shin = mux(_shin_T, io_in_A, _shin_T_49) @[Ex2.scala 46:17]
    node _shiftr_T = bits(io_alu_Op, 0, 0) @[Ex2.scala 47:36]
    node _shiftr_T_1 = bits(shin, 31, 31) @[Ex2.scala 47:48]
    node shiftr_hi = and(_shiftr_T, _shiftr_T_1) @[Ex2.scala 47:40]
    node _shiftr_T_2 = cat(shiftr_hi, shin) @[Cat.scala 30:58]
    node _shiftr_T_3 = asSInt(_shiftr_T_2) @[Ex2.scala 47:68]
    node _shiftr_T_4 = dshr(_shiftr_T_3, shamt) @[Ex2.scala 47:75]
    node shiftr = bits(_shiftr_T_4, 31, 0) @[Ex2.scala 47:86]
    node _shiftl_T = shl(UInt<16>("hffff"), 16) @[Bitwise.scala 102:47]
    node _shiftl_T_1 = xor(UInt<32>("hffffffff"), _shiftl_T) @[Bitwise.scala 102:21]
    node _shiftl_T_2 = shr(shiftr, 16) @[Bitwise.scala 103:21]
    node _shiftl_T_3 = and(_shiftl_T_2, _shiftl_T_1) @[Bitwise.scala 103:31]
    node _shiftl_T_4 = bits(shiftr, 15, 0) @[Bitwise.scala 103:46]
    node _shiftl_T_5 = shl(_shiftl_T_4, 16) @[Bitwise.scala 103:65]
    node _shiftl_T_6 = not(_shiftl_T_1) @[Bitwise.scala 103:77]
    node _shiftl_T_7 = and(_shiftl_T_5, _shiftl_T_6) @[Bitwise.scala 103:75]
    node _shiftl_T_8 = or(_shiftl_T_3, _shiftl_T_7) @[Bitwise.scala 103:39]
    node _shiftl_T_9 = bits(_shiftl_T_1, 23, 0) @[Bitwise.scala 102:28]
    node _shiftl_T_10 = shl(_shiftl_T_9, 8) @[Bitwise.scala 102:47]
    node _shiftl_T_11 = xor(_shiftl_T_1, _shiftl_T_10) @[Bitwise.scala 102:21]
    node _shiftl_T_12 = shr(_shiftl_T_8, 8) @[Bitwise.scala 103:21]
    node _shiftl_T_13 = and(_shiftl_T_12, _shiftl_T_11) @[Bitwise.scala 103:31]
    node _shiftl_T_14 = bits(_shiftl_T_8, 23, 0) @[Bitwise.scala 103:46]
    node _shiftl_T_15 = shl(_shiftl_T_14, 8) @[Bitwise.scala 103:65]
    node _shiftl_T_16 = not(_shiftl_T_11) @[Bitwise.scala 103:77]
    node _shiftl_T_17 = and(_shiftl_T_15, _shiftl_T_16) @[Bitwise.scala 103:75]
    node _shiftl_T_18 = or(_shiftl_T_13, _shiftl_T_17) @[Bitwise.scala 103:39]
    node _shiftl_T_19 = bits(_shiftl_T_11, 27, 0) @[Bitwise.scala 102:28]
    node _shiftl_T_20 = shl(_shiftl_T_19, 4) @[Bitwise.scala 102:47]
    node _shiftl_T_21 = xor(_shiftl_T_11, _shiftl_T_20) @[Bitwise.scala 102:21]
    node _shiftl_T_22 = shr(_shiftl_T_18, 4) @[Bitwise.scala 103:21]
    node _shiftl_T_23 = and(_shiftl_T_22, _shiftl_T_21) @[Bitwise.scala 103:31]
    node _shiftl_T_24 = bits(_shiftl_T_18, 27, 0) @[Bitwise.scala 103:46]
    node _shiftl_T_25 = shl(_shiftl_T_24, 4) @[Bitwise.scala 103:65]
    node _shiftl_T_26 = not(_shiftl_T_21) @[Bitwise.scala 103:77]
    node _shiftl_T_27 = and(_shiftl_T_25, _shiftl_T_26) @[Bitwise.scala 103:75]
    node _shiftl_T_28 = or(_shiftl_T_23, _shiftl_T_27) @[Bitwise.scala 103:39]
    node _shiftl_T_29 = bits(_shiftl_T_21, 29, 0) @[Bitwise.scala 102:28]
    node _shiftl_T_30 = shl(_shiftl_T_29, 2) @[Bitwise.scala 102:47]
    node _shiftl_T_31 = xor(_shiftl_T_21, _shiftl_T_30) @[Bitwise.scala 102:21]
    node _shiftl_T_32 = shr(_shiftl_T_28, 2) @[Bitwise.scala 103:21]
    node _shiftl_T_33 = and(_shiftl_T_32, _shiftl_T_31) @[Bitwise.scala 103:31]
    node _shiftl_T_34 = bits(_shiftl_T_28, 29, 0) @[Bitwise.scala 103:46]
    node _shiftl_T_35 = shl(_shiftl_T_34, 2) @[Bitwise.scala 103:65]
    node _shiftl_T_36 = not(_shiftl_T_31) @[Bitwise.scala 103:77]
    node _shiftl_T_37 = and(_shiftl_T_35, _shiftl_T_36) @[Bitwise.scala 103:75]
    node _shiftl_T_38 = or(_shiftl_T_33, _shiftl_T_37) @[Bitwise.scala 103:39]
    node _shiftl_T_39 = bits(_shiftl_T_31, 30, 0) @[Bitwise.scala 102:28]
    node _shiftl_T_40 = shl(_shiftl_T_39, 1) @[Bitwise.scala 102:47]
    node _shiftl_T_41 = xor(_shiftl_T_31, _shiftl_T_40) @[Bitwise.scala 102:21]
    node _shiftl_T_42 = shr(_shiftl_T_38, 1) @[Bitwise.scala 103:21]
    node _shiftl_T_43 = and(_shiftl_T_42, _shiftl_T_41) @[Bitwise.scala 103:31]
    node _shiftl_T_44 = bits(_shiftl_T_38, 30, 0) @[Bitwise.scala 103:46]
    node _shiftl_T_45 = shl(_shiftl_T_44, 1) @[Bitwise.scala 103:65]
    node _shiftl_T_46 = not(_shiftl_T_41) @[Bitwise.scala 103:77]
    node _shiftl_T_47 = and(_shiftl_T_45, _shiftl_T_46) @[Bitwise.scala 103:75]
    node shiftl = or(_shiftl_T_43, _shiftl_T_47) @[Bitwise.scala 103:39]
    node _T = eq(UInt<4>("h0"), io_alu_Op) @[Conditional.scala 37:30]
    node _T_1 = eq(UInt<4>("h1"), io_alu_Op) @[Conditional.scala 37:30]
    node _T_2 = eq(UInt<4>("h5"), io_alu_Op) @[Conditional.scala 37:30]
    node _T_3 = eq(UInt<4>("h7"), io_alu_Op) @[Conditional.scala 37:30]
    node _T_4 = eq(UInt<4>("h9"), io_alu_Op) @[Conditional.scala 37:30]
    node _T_5 = eq(UInt<4>("h8"), io_alu_Op) @[Conditional.scala 37:30]
    node _T_6 = eq(UInt<4>("h6"), io_alu_Op) @[Conditional.scala 37:30]
    node _T_7 = eq(UInt<4>("h2"), io_alu_Op) @[Conditional.scala 37:30]
    node _io_out_T = and(io_in_A, io_in_B) @[Ex2.scala 76:27]
    node _T_8 = eq(UInt<4>("h3"), io_alu_Op) @[Conditional.scala 37:30]
    node _io_out_T_1 = or(io_in_A, io_in_B) @[Ex2.scala 79:27]
    node _T_9 = eq(UInt<4>("h4"), io_alu_Op) @[Conditional.scala 37:30]
    node _io_out_T_2 = xor(io_in_A, io_in_B) @[Ex2.scala 82:27]
    node _T_10 = eq(UInt<4>("ha"), io_alu_Op) @[Conditional.scala 37:30]
    node _T_11 = eq(UInt<4>("hb"), io_alu_Op) @[Conditional.scala 37:30]
    node _GEN_0 = mux(_T_11, io_in_B, UInt<1>("h0")) @[Conditional.scala 39:67 Ex2.scala 88:13 Ex2.scala 51:10]
    node _GEN_1 = mux(_T_10, io_in_A, _GEN_0) @[Conditional.scala 39:67 Ex2.scala 85:13]
    node _GEN_2 = mux(_T_9, _io_out_T_2, _GEN_1) @[Conditional.scala 39:67 Ex2.scala 82:13]
    node _GEN_3 = mux(_T_8, _io_out_T_1, _GEN_2) @[Conditional.scala 39:67 Ex2.scala 79:13]
    node _GEN_4 = mux(_T_7, _io_out_T, _GEN_3) @[Conditional.scala 39:67 Ex2.scala 76:13]
    node _GEN_5 = mux(_T_6, shiftl, _GEN_4) @[Conditional.scala 39:67 Ex2.scala 73:13]
    node _GEN_6 = mux(_T_5, shiftr, _GEN_5) @[Conditional.scala 39:67 Ex2.scala 70:13]
    node _GEN_7 = mux(_T_4, shiftr, _GEN_6) @[Conditional.scala 39:67 Ex2.scala 67:13]
    node _GEN_8 = mux(_T_3, cmp, _GEN_7) @[Conditional.scala 39:67 Ex2.scala 64:13]
    node _GEN_9 = mux(_T_2, cmp, _GEN_8) @[Conditional.scala 39:67 Ex2.scala 61:13]
    node _GEN_10 = mux(_T_1, sum, _GEN_9) @[Conditional.scala 39:67 Ex2.scala 58:13]
    node _GEN_11 = mux(_T, sum, _GEN_10) @[Conditional.scala 40:58 Ex2.scala 55:13]
    io_out <= _GEN_11
    io_sum <= sum @[Ex2.scala 94:12]
