#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 25 21:22:03 2023
# Process ID: 16696
# Current directory: D:/BaiduSyncdisk/Repos/verilog-design/1/project/decoder_38
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4388 D:\BaiduSyncdisk\Repos\verilog-design\1\project\decoder_38\decoder_38.xpr
# Log file: D:/BaiduSyncdisk/Repos/verilog-design/1/project/decoder_38/vivado.log
# Journal file: D:/BaiduSyncdisk/Repos/verilog-design/1/project/decoder_38\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BaiduSyncdisk/Repos/verilog-design/1/project/decoder_38/decoder_38.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/BaiduSyncdisk/Repos/verilog-design/1/wave/decoder_38.wcfg
source tb_decoder_38.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/BaiduSyncdisk/Repos/verilog-design/1/project/decoder_38/decoder_38.runs/impl_1/decoder_38.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/BaiduSyncdisk/Repos/verilog-design/1/project/decoder_38/decoder_38.runs/impl_1/decoder_38.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
close_sim
file copy -force D:/BaiduSyncdisk/Repos/verilog-design/1/project/decoder_38/decoder_38.runs/impl_1/decoder_38.bit D:/BaiduSyncdisk/Repos/verilog-design/1/bitstream/decoder_38.bit
close_project
open_project D:/BaiduSyncdisk/Repos/verilog-design/1/project/decoder_38/decoder_38.xpr
update_compile_order -fileset sources_1
close_project
open_project D:/BaiduSyncdisk/Repos/verilog-design/1/project/seven_segment_decoder/seven_segment_decoder.xpr
close_project
open_project D:/BaiduSyncdisk/Repos/verilog-design/1/project/priority_encoder_83/priority_encoder_83.xpr
close_project
open_project D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/mmin.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/seven_segment_decoder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/adder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/comparator.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/mmax.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/multifunction.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/select.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/mmin.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/seven_segment_decoder.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/adder.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/comparator.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/mmax.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/multifunction.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/select.v}
file delete -force D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/mmin.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/seven_segment_decoder.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/adder.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/comparator.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/mmax.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/multifunction.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/select.v
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/mmin.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/seven_segment_decoder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/comparator.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/adder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/select.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/mmax.v] -no_script -reset -force -quiet
remove_files  {D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/mmin.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/seven_segment_decoder.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/comparator.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/adder.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/select.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/mmax.v}
file delete -force D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/mmin.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/seven_segment_decoder.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/comparator.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/adder.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/select.v D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/mmax.v
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/tb_multifunction.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/tb_multifunction.v
file delete -force D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sim_1/imports/src/tb_multifunction.v
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/multifunction.v] -no_script -reset -force -quiet
remove_files  D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/multifunction.v
file delete -force D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/multifunction.v
import_files -norecurse {D:/BaiduSyncdisk/Repos/verilog-design/2/src/comparator.v D:/BaiduSyncdisk/Repos/verilog-design/2/src/mmin.v D:/BaiduSyncdisk/Repos/verilog-design/2/src/seven_segment_decoder.v D:/BaiduSyncdisk/Repos/verilog-design/2/src/multifunction.v D:/BaiduSyncdisk/Repos/verilog-design/2/src/mmax.v D:/BaiduSyncdisk/Repos/verilog-design/2/src/select.v D:/BaiduSyncdisk/Repos/verilog-design/2/src/adder.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/BaiduSyncdisk/Repos/verilog-design/2/src/tb_multifunction.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {D:/BaiduSyncdisk/Repos/verilog-design/2/src/comparator.v D:/BaiduSyncdisk/Repos/verilog-design/2/src/mmin.v D:/BaiduSyncdisk/Repos/verilog-design/2/src/seven_segment_decoder.v D:/BaiduSyncdisk/Repos/verilog-design/2/src/multifunction.v D:/BaiduSyncdisk/Repos/verilog-design/2/src/mmax.v D:/BaiduSyncdisk/Repos/verilog-design/2/src/select.v D:/BaiduSyncdisk/Repos/verilog-design/2/src/adder.v}
update_compile_order -fileset sim_1
launch_simulation
open_wave_config D:/BaiduSyncdisk/Repos/verilog-design/2/wave/multifunction.wcfg
source tb_multifunction.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.runs/impl_1/multifunction.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.runs/impl_1/multifunction.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
close_sim
file copy -force D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.runs/impl_1/multifunction.bit D:/BaiduSyncdisk/Repos/verilog-design/2/bitstream/multifunction.bit
close_project
open_project D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/BaiduSyncdisk/Repos/verilog-design/3/wave/scan.wcfg
source tb_scan_top.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.runs/impl_1/scan_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.runs/impl_1/scan_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
file copy -force D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.runs/impl_1/scan_top.bit D:/BaiduSyncdisk/Repos/verilog-design/3/bitstream/263.bit
close_hw
close_sim
launch_simulation
open_wave_config D:/BaiduSyncdisk/Repos/verilog-design/3/wave/scan.wcfg
source tb_scan_top.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
close_project
open_project D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/BaiduSyncdisk/Repos/verilog-design/3/wave/scan.wcfg
source tb_scan_top.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
reset_run synth_1
close_project
open_project D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sources_1/imports/src/scan_display.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sources_1/imports/src/seven_segment_decoder.v] -no_script -reset -force -quiet
remove_files  {D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sources_1/imports/src/scan_display.v D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sources_1/imports/src/seven_segment_decoder.v}
file delete -force D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sources_1/imports/src/scan_display.v D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sources_1/imports/src/seven_segment_decoder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sim_1/imports/src/tb_scan_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sim_1/imports/src/scan_display.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sim_1/imports/src/seven_segment_decoder.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sim_1/imports/src/tb_scan_top.v D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sim_1/imports/src/scan_display.v D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sim_1/imports/src/seven_segment_decoder.v}
file delete -force D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sim_1/imports/src/tb_scan_top.v D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sim_1/imports/src/scan_display.v D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sim_1/imports/src/seven_segment_decoder.v
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sources_1/imports/src/scan_top.v] -no_script -reset -force -quiet
remove_files  D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sources_1/imports/src/scan_top.v
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sim_1/imports/src/scan_top.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/sim_1/imports/src/scan_top.v
import_files -norecurse {D:/BaiduSyncdisk/Repos/verilog-design/3/src/scan_top.v D:/BaiduSyncdisk/Repos/verilog-design/3/src/seven_segment_decoder.v D:/BaiduSyncdisk/Repos/verilog-design/3/src/scan_display.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {D:/BaiduSyncdisk/Repos/verilog-design/3/src/scan_top.v D:/BaiduSyncdisk/Repos/verilog-design/3/src/seven_segment_decoder.v D:/BaiduSyncdisk/Repos/verilog-design/3/src/tb_scan_top.v D:/BaiduSyncdisk/Repos/verilog-design/3/src/scan_display.v}
update_compile_order -fileset sim_1
reset_run synth_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/constrs_1/new/scan.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/constrs_1/new/scan.xdc
file mkdir D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/constrs_1
file mkdir D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/constrs_1/new
close [ open D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/constrs_1/new/scan.xdc w ]
add_files -fileset constrs_1 D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.srcs/constrs_1/new/scan.xdc
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.runs/impl_1/scan_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.runs/impl_1/scan_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
file copy -force D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.runs/impl_1/scan_top.bit D:/BaiduSyncdisk/Repos/verilog-design/3/bitstream/226.bit
close_hw
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.runs/impl_1/scan_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.runs/impl_1/scan_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
file copy -force D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.runs/impl_1/scan_top.bit D:/BaiduSyncdisk/Repos/verilog-design/3/bitstream/26.bit
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.runs/impl_1/scan_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.runs/impl_1/scan_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
file copy -force D:/BaiduSyncdisk/Repos/verilog-design/3/project/scan/scan.runs/impl_1/scan_top.bit D:/BaiduSyncdisk/Repos/verilog-design/3/bitstream/216.bit
close_hw
launch_simulation
open_wave_config D:/BaiduSyncdisk/Repos/verilog-design/3/wave/scan.wcfg
source tb_scan_top.tcl
close_sim
close_project
