Release 13.2 - xst O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: asip_syn.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "asip_syn.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "asip_syn"
Output Format                      : NGC
Target Device                      : xc6vlx240t-3-ff784

---- Source Options
Top Module Name                    : asip_syn
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/sim/ise_project/ipcore_dir/MUL_DSP.v\" into library work
Parsing module <MUL_DSP>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/ALU_Multiplier/ALU_Multiplier.v\" into library work
Parsing module <ALU_Multiplier>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/ALU_InvGenerator/Inv_Reg1.v\" into library work
Parsing module <Inv_Reg1>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/ALU_InvGenerator/Inv_Reg0.v\" into library work
Parsing module <Inv_Reg0>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/ALU_InvGenerator/Inv_Mux.v\" into library work
Parsing module <Inv_Mux>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/ALU_InvGenerator/Inv_Exp.v\" into library work
Parsing module <Inv_Exp>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/ALU_InvGenerator/Inv_Ctrl.v\" into library work
Parsing module <Inv_Ctrl>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/sprf_wrapper.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/define.v" included at line 16.
Parsing module <sprf_wrapper>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/prng_wrapper.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/define.v" included at line 16.
Parsing module <prng_wrapper>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/imem_wrapper.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/define.v" included at line 16.
Parsing module <imem_wrapper>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/gprf_wrapper.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/define.v" included at line 19.
Parsing module <gprf_wrapper>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/dmem_wrapper.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/define.v" included at line 16.
Parsing module <dmem_wrapper>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/alu_wrapper.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/define.v" included at line 16.
Parsing module <alu_wrapper>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/prng/MUL_32bit.v\" into library work
Parsing module <MUL_32bit>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/decoder/src_decoder.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/define.v" included at line 17.
Parsing module <src_decoder>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/decoder/opr_decoder.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/define.v" included at line 13.
Parsing module <opr_decoder>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/decoder/ins_slicer.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/define.v" included at line 24.
Parsing module <ins_slicer>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/decoder/dst_decoder.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/define.v" included at line 19.
Parsing module <dst_decoder>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/SPLIT/split.v\" into library work
Parsing module <SPLIT>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/MAC_ARRAY/mac_array.v\" into library work
Parsing module <MAC_ARRAY>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/GOPF_MUL/gopf_mul.v\" into library work
Parsing module <GOPF_MUL>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/GOPF_EVAL/gopf_eval.v\" into library work
Parsing module <GOPF_EVAL>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/GOPF_DIV/gopf_div.v\" into library work
Parsing module <GOPF_DIV>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/DEG/deg.v\" into library work
Parsing module <DEG>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/ALU_InvGenerator/ALU_InvGenerator.v\" into library work
Parsing module <ALU_InvGenerator>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/wrapper_top.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/define.v" included at line 21.
Parsing module <wrapper_top>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/sprf/sprf.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/define.v" included at line 15.
Parsing module <sprf>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/prng/prng_lcg.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/define.v" included at line 20.
Parsing module <prng_lcg>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/pc_if/pc_if.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/define.v" included at line 22.
Parsing module <pc_if>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/gprf/gprf.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/define.v" included at line 20.
Parsing module <gprf>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/decoder/ins_decoder.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/define.v" included at line 13.
Parsing module <ins_decoder>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/alu.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/define.v" included at line 23.
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/../include/timescale.v" included at line 24.
Parsing module <ALU>.
Analyzing Verilog file \"/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/asip_syn.v\" into library work
Parsing verilog file "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/./include/define.v" included at line 17.
Parsing module <asip_syn>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <asip_syn>.

Elaborating module <wrapper_top>.

Elaborating module <imem_wrapper>.
WARNING:HDLCompiler:91 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/imem_wrapper.v" Line 121: Signal <ipt_decopr_to_wrp_delay> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/imem_wrapper.v" Line 122: Signal <decdst_to_wrp_jmp_addr_sel_reg> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/imem_wrapper.v" Line 124: Signal <ipt_alu_to_wrp_jmp_addr_sel> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/imem_wrapper.v" Line 164: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <dmem_wrapper>.
WARNING:HDLCompiler:413 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/dmem_wrapper.v" Line 142: Result of 17-bit expression is truncated to fit in 12-bit target.

Elaborating module <gprf_wrapper>.
WARNING:HDLCompiler:1127 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/wrapper_top.v" Line 347: Assignment to gprfwrp_to_dram_addr ignored, since the identifier is never used

Elaborating module <alu_wrapper>.
WARNING:HDLCompiler:413 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/alu_wrapper.v" Line 235: Result of 146-bit expression is truncated to fit in 145-bit target.
WARNING:HDLCompiler:413 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/alu_wrapper.v" Line 236: Result of 268-bit expression is truncated to fit in 144-bit target.

Elaborating module <prng_wrapper>.
WARNING:HDLCompiler:413 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/prng_wrapper.v" Line 95: Result of 144-bit expression is truncated to fit in 25-bit target.

Elaborating module <sprf_wrapper>.

Elaborating module <pc_if>.
WARNING:HDLCompiler:413 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/pc_if/pc_if.v" Line 92: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/pc_if/pc_if.v" Line 111: Result of 19-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/pc_if/pc_if.v" Line 117: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <ins_decoder>.

Elaborating module <ins_slicer>.

Elaborating module <opr_decoder>.
WARNING:HDLCompiler:91 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/decoder/opr_decoder.v" Line 60: Signal <opr_typ_sel> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/decoder/opr_decoder.v" Line 65: Signal <alu_typ_sel> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/decoder/opr_decoder.v" Line 75: Signal <src_dst_delay> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <src_decoder>.

Elaborating module <dst_decoder>.
WARNING:HDLCompiler:91 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/decoder/dst_decoder.v" Line 128: Signal <jmp_addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <gprf>.

Elaborating module <ALU>.

Elaborating module <GOPF_MUL>.
WARNING:HDLCompiler:91 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/GOPF_MUL/gopf_mul.v" Line 126: Signal <mul_done> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/GOPF_MUL/gopf_mul.v" Line 128: Signal <overflow> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/GOPF_MUL/gopf_mul.v" Line 260: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/GOPF_MUL/gopf_mul.v" Line 167: Assignment to finish ignored, since the identifier is never used

Elaborating module <GOPF_DIV>.
WARNING:HDLCompiler:1127 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/GOPF_DIV/gopf_div.v" Line 189: Assignment to remainder_done ignored, since the identifier is never used

Elaborating module <MAC_ARRAY>.

Elaborating module <ALU_Multiplier>.

Elaborating module <ALU_InvGenerator>.

Elaborating module <Inv_Reg0>.

Elaborating module <Inv_Reg1>.

Elaborating module <Inv_Mux>.

Elaborating module <Inv_Exp>.

Elaborating module <Inv_Ctrl>.

Elaborating module <SPLIT>.
WARNING:HDLCompiler:91 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/SPLIT/split.v" Line 80: Signal <finish> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <DEG>.

Elaborating module <GOPF_EVAL>.
WARNING:HDLCompiler:1127 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/alu.v" Line 563: Assignment to eval_done ignored, since the identifier is never used

Elaborating module <prng_lcg>.
WARNING:HDLCompiler:413 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/prng/prng_lcg.v" Line 132: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <MUL_32bit>.

Elaborating module <MUL_DSP>.
WARNING:HDLCompiler:1127 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/prng/prng_lcg.v" Line 149: Assignment to result_high ignored, since the identifier is never used

Elaborating module <sprf>.
WARNING:HDLCompiler:1127 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/asip_syn.v" Line 660: Assignment to sprf_r0_r_dat ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/asip_syn.v" Line 661: Assignment to sprf_r1_r_dat ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <asip_syn>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/asip_syn.v".
INFO:Xst:3210 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/asip_syn.v" line 646: Output port <sprf_r_dat0> of the instance <sprf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/asip_syn.v" line 646: Output port <sprf_r_dat1> of the instance <sprf> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <asip_syn> synthesized.

Synthesizing Unit <wrapper_top>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/wrapper_top.v".
INFO:Xst:3210 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/wrapper_top.v" line 245: Output port <opt_wrp_to_dram_addr> of the instance <gprf_wrapper> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <wrapper_top> synthesized.

Synthesizing Unit <imem_wrapper>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/imem_wrapper.v".
WARNING:Xst:647 - Input <t_rw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <pcif_to_wrp_addr_reg>.
    Found 43-bit register for signal <iram_to_wrp_dat_reg>.
    Found 19-bit register for signal <decdst_to_wrp_jmp_addr_reg>.
    Found 8-bit register for signal <timer_cnt>.
    Found 1-bit register for signal <decdst_to_wrp_jmp_addr_sel_reg>.
    Found 1-bit register for signal <pcif_to_wrp_en_b_reg>.
    Found 8-bit subtractor for signal <timer_cnt[7]_GND_3_o_sub_14_OUT> created at line 157.
    Found 8-bit comparator equal for signal <timer_cnt[7]_ipt_decopr_to_wrp_delay[7]_equal_10_o> created at line 121
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <imem_wrapper> synthesized.

Synthesizing Unit <dmem_wrapper>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/dmem_wrapper.v".
WARNING:Xst:647 - Input <ipt_decsrc_to_wrp_addr<16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ipt_decdst_to_wrp_addr<16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <t_rw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ipt_decsrc_to_wrp_en_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ipt_decdst_to_wrp_en_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit register for signal <sprfwrp_to_wrp_addr_reg>.
    Found 1-bit register for signal <decdst_to_wrp_rw_tmp2>.
    Found 1-bit register for signal <decdst_to_wrp_rw_tmp3>.
    Found 1-bit register for signal <decdst_to_wrp_rw_tmp1>.
    Found 5-bit register for signal <dmemwrp_to_dram_cs_reg>.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dmem_wrapper> synthesized.

Synthesizing Unit <gprf_wrapper>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/gprf_wrapper.v".
WARNING:Xst:647 - Input <t_rw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ipt_decsrc_to_wrp_rmod_t_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <decsrc_to_wrp_en_b_tmp2>.
    Found 1-bit register for signal <decsrc_to_wrp_en_b_tmp3>.
    Found 1-bit register for signal <decsrc_to_wrp_en_b_tmp4>.
    Found 1-bit register for signal <decsrc_to_wrp_en_b_reg>.
    Found 1-bit register for signal <decsrc_to_wrp_en_b_tmp1>.
    Found 144-bit register for signal <gprf_to_wrp_dat1_reg>.
    Found 144-bit register for signal <gprf_to_wrp_dat2_reg>.
    Found 144-bit register for signal <dram_to_wrp_dat_reg>.
    Found 16-bit register for signal <decsrc_to_wrp_imm_tmp>.
    Found 16-bit register for signal <decsrc_to_wrp_imm_reg>.
    Found 8-bit register for signal <timer_cnt>.
    Found 1-bit register for signal <decdst_to_wrp_indir_addr_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_indir_addr_sel_reg>.
    Found 1-bit register for signal <decsrc_to_wrp_imm_en_tmp>.
    Found 1-bit register for signal <decsrc_to_wrp_imm_en_reg>.
    Found 1-bit register for signal <decsrc_to_wrp_r0_r_sel_tmp>.
    Found 1-bit register for signal <decsrc_to_wrp_r1_r_sel_tmp>.
    Found 1-bit register for signal <decsrc_to_wrp_r2_r_sel_tmp>.
    Found 1-bit register for signal <decsrc_to_wrp_r3_r_sel_tmp>.
    Found 1-bit register for signal <decsrc_to_wrp_r4_r_sel_tmp>.
    Found 1-bit register for signal <decsrc_to_wrp_r5_r_sel_tmp>.
    Found 1-bit register for signal <decsrc_to_wrp_r6_r_sel_tmp>.
    Found 1-bit register for signal <decsrc_to_wrp_r7_r_sel_tmp>.
    Found 1-bit register for signal <decsrc_to_wrp_r0_t_sel_tmp>.
    Found 1-bit register for signal <decsrc_to_wrp_r1_t_sel_tmp>.
    Found 1-bit register for signal <decsrc_to_wrp_r2_t_sel_tmp>.
    Found 1-bit register for signal <decsrc_to_wrp_r3_t_sel_tmp>.
    Found 1-bit register for signal <decsrc_to_wrp_r4_t_sel_tmp>.
    Found 1-bit register for signal <decsrc_to_wrp_r5_t_sel_tmp>.
    Found 1-bit register for signal <decsrc_to_wrp_r6_t_sel_tmp>.
    Found 1-bit register for signal <decsrc_to_wrp_r7_t_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_r0_r_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_r1_r_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_r2_r_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_r3_r_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_r4_r_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_r5_r_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_r6_r_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_r7_r_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_r0_t_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_r1_t_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_r2_t_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_r3_t_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_r4_t_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_r5_t_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_r6_t_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_r7_t_sel_tmp>.
    Found 1-bit register for signal <decdst_to_wrp_rmod_t_sel_tmp>.
    Found 1-bit register for signal <halt>.
    Found 8-bit subtractor for signal <timer_cnt[7]_GND_6_o_sub_16_OUT> created at line 674.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 515 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
Unit <gprf_wrapper> synthesized.

Synthesizing Unit <alu_wrapper>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/alu_wrapper.v".
WARNING:Xst:647 - Input <ipt_decopr_to_wrp_delay<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <alu_typ_sel_tmp2>.
    Found 4-bit register for signal <alu_typ_sel_tmp1>.
    Found 145-bit register for signal <gprf_bus1_r_dat>.
    Found 145-bit register for signal <gprf_mod_r_dat>.
    Found 144-bit register for signal <gprf_bus2_r_dat>.
    Found 144-bit register for signal <gprf_t_dat>.
    Found 144-bit register for signal <gprf_t_dat2>.
    Found 144-bit register for signal <sprf_r_dat>.
    Found 1-bit register for signal <alu_o_sel_tmp1>.
    Found 1-bit register for signal <alu_o_sel_tmp2>.
    Found 1-bit register for signal <alu_t_sel_tmp1>.
    Found 1-bit register for signal <alu_t_sel_tmp2>.
    Found 1-bit register for signal <div_mod_sel_tmp1>.
    Found 1-bit register for signal <div_mod_sel_tmp2>.
    Found 1-bit register for signal <alu_done_tmp1>.
    Found 1-bit register for signal <alu_done_tmp2>.
    Summary:
	inferred 882 D-type flip-flop(s).
Unit <alu_wrapper> synthesized.

Synthesizing Unit <prng_wrapper>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/prng_wrapper.v".
WARNING:Xst:647 - Input <ipt_decopr_to_wrp_delay<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <prng_t_dat_tmp1>.
    Found 144-bit register for signal <gprf_t_dat>.
    Found 2-bit register for signal <prng_typ_sel_tmp1>.
    Found 1-bit register for signal <prng_t_sel_tmp1>.
    Found 26-bit adder for signal <n0034[25:0]> created at line 90.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 163 D-type flip-flop(s).
Unit <prng_wrapper> synthesized.

Synthesizing Unit <sprf_wrapper>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/wrapper/sprf_wrapper.v".
    Set property "MAX_FANOUT = 50" for signal <sprf_r0_typ_sel_tmp1>.
    Set property "MAX_FANOUT = 50" for signal <sprf_r1_typ_sel_tmp1>.
WARNING:Xst:647 - Input <ipt_decopr_to_wrp_delay<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ipt_sprf_to_wrp_dat<143:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <sprf_r1_typ_sel_tmp1>.
    Found 2-bit register for signal <sprf_r0_typ_sel_tmp2>.
    Found 2-bit register for signal <sprf_r1_typ_sel_tmp2>.
    Found 2-bit register for signal <sprf_r0_typ_sel_tmp1>.
    Found 144-bit register for signal <sprf_t_dat>.
    Found 17-bit register for signal <dram_addr_tmp>.
    Found 1-bit register for signal <sprf0_r_sel_tmp1>.
    Found 1-bit register for signal <sprf1_r_sel_tmp1>.
    Found 1-bit register for signal <decsrc_to_wrp_indir_addr_sel_reg>.
    Found 1-bit register for signal <decdst_to_wrp_indir_addr_sel_reg>.
    Summary:
	inferred 173 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <sprf_wrapper> synthesized.

Synthesizing Unit <pc_if>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/pc_if/pc_if.v".
    Found 43-bit register for signal <mv_ins_reg>.
    Found 10-bit register for signal <mv_PC>.
    Found 1-bit register for signal <lock_rq_tmp1>.
    Found 10-bit adder for signal <mv_PC[9]_GND_11_o_add_5_OUT> created at line 117.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <pc_if> synthesized.

Synthesizing Unit <ins_decoder>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/decoder/ins_decoder.v".
    Summary:
	inferred  40 Multiplexer(s).
Unit <ins_decoder> synthesized.

Synthesizing Unit <ins_slicer>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/decoder/ins_slicer.v".
    Summary:
	no macro.
Unit <ins_slicer> synthesized.

Synthesizing Unit <opr_decoder>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/decoder/opr_decoder.v".
WARNING:Xst:647 - Input <dst_code<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <opr_typ_sel<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <opr_typ_sel<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <opr_typ_sel<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <opr_typ_sel<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_typ_sel<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_typ_sel<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_typ_sel<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_typ_sel<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <src_dst_delay<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <src_dst_delay<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <src_dst_delay<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <src_dst_delay<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <src_dst_delay<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <src_dst_delay<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <src_dst_delay<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <src_dst_delay<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <opr_typ_sel<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  17 Latch(s).
	inferred   5 Multiplexer(s).
Unit <opr_decoder> synthesized.

Synthesizing Unit <src_decoder>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/decoder/src_decoder.v".
    Summary:
	inferred  28 Multiplexer(s).
Unit <src_decoder> synthesized.

Synthesizing Unit <dst_decoder>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/decoder/dst_decoder.v".
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jmp_addr<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  19 Latch(s).
	inferred  58 Multiplexer(s).
Unit <dst_decoder> synthesized.

Synthesizing Unit <gprf>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/gprf/gprf.v".
    Found 145-bit register for signal <rmod>.
    Found 1-bit register for signal <r<0><142>>.
    Found 1-bit register for signal <r<0><141>>.
    Found 1-bit register for signal <r<0><140>>.
    Found 1-bit register for signal <r<0><139>>.
    Found 1-bit register for signal <r<0><138>>.
    Found 1-bit register for signal <r<0><137>>.
    Found 1-bit register for signal <r<0><136>>.
    Found 1-bit register for signal <r<0><135>>.
    Found 1-bit register for signal <r<0><134>>.
    Found 1-bit register for signal <r<0><133>>.
    Found 1-bit register for signal <r<0><132>>.
    Found 1-bit register for signal <r<0><131>>.
    Found 1-bit register for signal <r<0><130>>.
    Found 1-bit register for signal <r<0><129>>.
    Found 1-bit register for signal <r<0><128>>.
    Found 1-bit register for signal <r<0><127>>.
    Found 1-bit register for signal <r<0><126>>.
    Found 1-bit register for signal <r<0><125>>.
    Found 1-bit register for signal <r<0><124>>.
    Found 1-bit register for signal <r<0><123>>.
    Found 1-bit register for signal <r<0><122>>.
    Found 1-bit register for signal <r<0><121>>.
    Found 1-bit register for signal <r<0><120>>.
    Found 1-bit register for signal <r<0><119>>.
    Found 1-bit register for signal <r<0><118>>.
    Found 1-bit register for signal <r<0><117>>.
    Found 1-bit register for signal <r<0><116>>.
    Found 1-bit register for signal <r<0><115>>.
    Found 1-bit register for signal <r<0><114>>.
    Found 1-bit register for signal <r<0><113>>.
    Found 1-bit register for signal <r<0><112>>.
    Found 1-bit register for signal <r<0><111>>.
    Found 1-bit register for signal <r<0><110>>.
    Found 1-bit register for signal <r<0><109>>.
    Found 1-bit register for signal <r<0><108>>.
    Found 1-bit register for signal <r<0><107>>.
    Found 1-bit register for signal <r<0><106>>.
    Found 1-bit register for signal <r<0><105>>.
    Found 1-bit register for signal <r<0><104>>.
    Found 1-bit register for signal <r<0><103>>.
    Found 1-bit register for signal <r<0><102>>.
    Found 1-bit register for signal <r<0><101>>.
    Found 1-bit register for signal <r<0><100>>.
    Found 1-bit register for signal <r<0><99>>.
    Found 1-bit register for signal <r<0><98>>.
    Found 1-bit register for signal <r<0><97>>.
    Found 1-bit register for signal <r<0><96>>.
    Found 1-bit register for signal <r<0><95>>.
    Found 1-bit register for signal <r<0><94>>.
    Found 1-bit register for signal <r<0><93>>.
    Found 1-bit register for signal <r<0><92>>.
    Found 1-bit register for signal <r<0><91>>.
    Found 1-bit register for signal <r<0><90>>.
    Found 1-bit register for signal <r<0><89>>.
    Found 1-bit register for signal <r<0><88>>.
    Found 1-bit register for signal <r<0><87>>.
    Found 1-bit register for signal <r<0><86>>.
    Found 1-bit register for signal <r<0><85>>.
    Found 1-bit register for signal <r<0><84>>.
    Found 1-bit register for signal <r<0><83>>.
    Found 1-bit register for signal <r<0><82>>.
    Found 1-bit register for signal <r<0><81>>.
    Found 1-bit register for signal <r<0><80>>.
    Found 1-bit register for signal <r<0><79>>.
    Found 1-bit register for signal <r<0><78>>.
    Found 1-bit register for signal <r<0><77>>.
    Found 1-bit register for signal <r<0><76>>.
    Found 1-bit register for signal <r<0><75>>.
    Found 1-bit register for signal <r<0><74>>.
    Found 1-bit register for signal <r<0><73>>.
    Found 1-bit register for signal <r<0><72>>.
    Found 1-bit register for signal <r<0><71>>.
    Found 1-bit register for signal <r<0><70>>.
    Found 1-bit register for signal <r<0><69>>.
    Found 1-bit register for signal <r<0><68>>.
    Found 1-bit register for signal <r<0><67>>.
    Found 1-bit register for signal <r<0><66>>.
    Found 1-bit register for signal <r<0><65>>.
    Found 1-bit register for signal <r<0><64>>.
    Found 1-bit register for signal <r<0><63>>.
    Found 1-bit register for signal <r<0><62>>.
    Found 1-bit register for signal <r<0><61>>.
    Found 1-bit register for signal <r<0><60>>.
    Found 1-bit register for signal <r<0><59>>.
    Found 1-bit register for signal <r<0><58>>.
    Found 1-bit register for signal <r<0><57>>.
    Found 1-bit register for signal <r<0><56>>.
    Found 1-bit register for signal <r<0><55>>.
    Found 1-bit register for signal <r<0><54>>.
    Found 1-bit register for signal <r<0><53>>.
    Found 1-bit register for signal <r<0><52>>.
    Found 1-bit register for signal <r<0><51>>.
    Found 1-bit register for signal <r<0><50>>.
    Found 1-bit register for signal <r<0><49>>.
    Found 1-bit register for signal <r<0><48>>.
    Found 1-bit register for signal <r<0><47>>.
    Found 1-bit register for signal <r<0><46>>.
    Found 1-bit register for signal <r<0><45>>.
    Found 1-bit register for signal <r<0><44>>.
    Found 1-bit register for signal <r<0><43>>.
    Found 1-bit register for signal <r<0><42>>.
    Found 1-bit register for signal <r<0><41>>.
    Found 1-bit register for signal <r<0><40>>.
    Found 1-bit register for signal <r<0><39>>.
    Found 1-bit register for signal <r<0><38>>.
    Found 1-bit register for signal <r<0><37>>.
    Found 1-bit register for signal <r<0><36>>.
    Found 1-bit register for signal <r<0><35>>.
    Found 1-bit register for signal <r<0><34>>.
    Found 1-bit register for signal <r<0><33>>.
    Found 1-bit register for signal <r<0><32>>.
    Found 1-bit register for signal <r<0><31>>.
    Found 1-bit register for signal <r<0><30>>.
    Found 1-bit register for signal <r<0><29>>.
    Found 1-bit register for signal <r<0><28>>.
    Found 1-bit register for signal <r<0><27>>.
    Found 1-bit register for signal <r<0><26>>.
    Found 1-bit register for signal <r<0><25>>.
    Found 1-bit register for signal <r<0><24>>.
    Found 1-bit register for signal <r<0><23>>.
    Found 1-bit register for signal <r<0><22>>.
    Found 1-bit register for signal <r<0><21>>.
    Found 1-bit register for signal <r<0><20>>.
    Found 1-bit register for signal <r<0><19>>.
    Found 1-bit register for signal <r<0><18>>.
    Found 1-bit register for signal <r<0><17>>.
    Found 1-bit register for signal <r<0><16>>.
    Found 1-bit register for signal <r<0><15>>.
    Found 1-bit register for signal <r<0><14>>.
    Found 1-bit register for signal <r<0><13>>.
    Found 1-bit register for signal <r<0><12>>.
    Found 1-bit register for signal <r<0><11>>.
    Found 1-bit register for signal <r<0><10>>.
    Found 1-bit register for signal <r<0><9>>.
    Found 1-bit register for signal <r<0><8>>.
    Found 1-bit register for signal <r<0><7>>.
    Found 1-bit register for signal <r<0><6>>.
    Found 1-bit register for signal <r<0><5>>.
    Found 1-bit register for signal <r<0><4>>.
    Found 1-bit register for signal <r<0><3>>.
    Found 1-bit register for signal <r<0><2>>.
    Found 1-bit register for signal <r<0><1>>.
    Found 1-bit register for signal <r<0><0>>.
    Found 1-bit register for signal <r<1><143>>.
    Found 1-bit register for signal <r<1><142>>.
    Found 1-bit register for signal <r<1><141>>.
    Found 1-bit register for signal <r<1><140>>.
    Found 1-bit register for signal <r<1><139>>.
    Found 1-bit register for signal <r<1><138>>.
    Found 1-bit register for signal <r<1><137>>.
    Found 1-bit register for signal <r<1><136>>.
    Found 1-bit register for signal <r<1><135>>.
    Found 1-bit register for signal <r<1><134>>.
    Found 1-bit register for signal <r<1><133>>.
    Found 1-bit register for signal <r<1><132>>.
    Found 1-bit register for signal <r<1><131>>.
    Found 1-bit register for signal <r<1><130>>.
    Found 1-bit register for signal <r<1><129>>.
    Found 1-bit register for signal <r<1><128>>.
    Found 1-bit register for signal <r<1><127>>.
    Found 1-bit register for signal <r<1><126>>.
    Found 1-bit register for signal <r<1><125>>.
    Found 1-bit register for signal <r<1><124>>.
    Found 1-bit register for signal <r<1><123>>.
    Found 1-bit register for signal <r<1><122>>.
    Found 1-bit register for signal <r<1><121>>.
    Found 1-bit register for signal <r<1><120>>.
    Found 1-bit register for signal <r<1><119>>.
    Found 1-bit register for signal <r<1><118>>.
    Found 1-bit register for signal <r<1><117>>.
    Found 1-bit register for signal <r<1><116>>.
    Found 1-bit register for signal <r<1><115>>.
    Found 1-bit register for signal <r<1><114>>.
    Found 1-bit register for signal <r<1><113>>.
    Found 1-bit register for signal <r<1><112>>.
    Found 1-bit register for signal <r<1><111>>.
    Found 1-bit register for signal <r<1><110>>.
    Found 1-bit register for signal <r<1><109>>.
    Found 1-bit register for signal <r<1><108>>.
    Found 1-bit register for signal <r<1><107>>.
    Found 1-bit register for signal <r<1><106>>.
    Found 1-bit register for signal <r<1><105>>.
    Found 1-bit register for signal <r<1><104>>.
    Found 1-bit register for signal <r<1><103>>.
    Found 1-bit register for signal <r<1><102>>.
    Found 1-bit register for signal <r<1><101>>.
    Found 1-bit register for signal <r<1><100>>.
    Found 1-bit register for signal <r<1><99>>.
    Found 1-bit register for signal <r<1><98>>.
    Found 1-bit register for signal <r<1><97>>.
    Found 1-bit register for signal <r<1><96>>.
    Found 1-bit register for signal <r<1><95>>.
    Found 1-bit register for signal <r<1><94>>.
    Found 1-bit register for signal <r<1><93>>.
    Found 1-bit register for signal <r<1><92>>.
    Found 1-bit register for signal <r<1><91>>.
    Found 1-bit register for signal <r<1><90>>.
    Found 1-bit register for signal <r<1><89>>.
    Found 1-bit register for signal <r<1><88>>.
    Found 1-bit register for signal <r<1><87>>.
    Found 1-bit register for signal <r<1><86>>.
    Found 1-bit register for signal <r<1><85>>.
    Found 1-bit register for signal <r<1><84>>.
    Found 1-bit register for signal <r<1><83>>.
    Found 1-bit register for signal <r<1><82>>.
    Found 1-bit register for signal <r<1><81>>.
    Found 1-bit register for signal <r<1><80>>.
    Found 1-bit register for signal <r<1><79>>.
    Found 1-bit register for signal <r<1><78>>.
    Found 1-bit register for signal <r<1><77>>.
    Found 1-bit register for signal <r<1><76>>.
    Found 1-bit register for signal <r<1><75>>.
    Found 1-bit register for signal <r<1><74>>.
    Found 1-bit register for signal <r<1><73>>.
    Found 1-bit register for signal <r<1><72>>.
    Found 1-bit register for signal <r<1><71>>.
    Found 1-bit register for signal <r<1><70>>.
    Found 1-bit register for signal <r<1><69>>.
    Found 1-bit register for signal <r<1><68>>.
    Found 1-bit register for signal <r<1><67>>.
    Found 1-bit register for signal <r<1><66>>.
    Found 1-bit register for signal <r<1><65>>.
    Found 1-bit register for signal <r<1><64>>.
    Found 1-bit register for signal <r<1><63>>.
    Found 1-bit register for signal <r<1><62>>.
    Found 1-bit register for signal <r<1><61>>.
    Found 1-bit register for signal <r<1><60>>.
    Found 1-bit register for signal <r<1><59>>.
    Found 1-bit register for signal <r<1><58>>.
    Found 1-bit register for signal <r<1><57>>.
    Found 1-bit register for signal <r<1><56>>.
    Found 1-bit register for signal <r<1><55>>.
    Found 1-bit register for signal <r<1><54>>.
    Found 1-bit register for signal <r<1><53>>.
    Found 1-bit register for signal <r<1><52>>.
    Found 1-bit register for signal <r<1><51>>.
    Found 1-bit register for signal <r<1><50>>.
    Found 1-bit register for signal <r<1><49>>.
    Found 1-bit register for signal <r<1><48>>.
    Found 1-bit register for signal <r<1><47>>.
    Found 1-bit register for signal <r<1><46>>.
    Found 1-bit register for signal <r<1><45>>.
    Found 1-bit register for signal <r<1><44>>.
    Found 1-bit register for signal <r<1><43>>.
    Found 1-bit register for signal <r<1><42>>.
    Found 1-bit register for signal <r<1><41>>.
    Found 1-bit register for signal <r<1><40>>.
    Found 1-bit register for signal <r<1><39>>.
    Found 1-bit register for signal <r<1><38>>.
    Found 1-bit register for signal <r<1><37>>.
    Found 1-bit register for signal <r<1><36>>.
    Found 1-bit register for signal <r<1><35>>.
    Found 1-bit register for signal <r<1><34>>.
    Found 1-bit register for signal <r<1><33>>.
    Found 1-bit register for signal <r<1><32>>.
    Found 1-bit register for signal <r<1><31>>.
    Found 1-bit register for signal <r<1><30>>.
    Found 1-bit register for signal <r<1><29>>.
    Found 1-bit register for signal <r<1><28>>.
    Found 1-bit register for signal <r<1><27>>.
    Found 1-bit register for signal <r<1><26>>.
    Found 1-bit register for signal <r<1><25>>.
    Found 1-bit register for signal <r<1><24>>.
    Found 1-bit register for signal <r<1><23>>.
    Found 1-bit register for signal <r<1><22>>.
    Found 1-bit register for signal <r<1><21>>.
    Found 1-bit register for signal <r<1><20>>.
    Found 1-bit register for signal <r<1><19>>.
    Found 1-bit register for signal <r<1><18>>.
    Found 1-bit register for signal <r<1><17>>.
    Found 1-bit register for signal <r<1><16>>.
    Found 1-bit register for signal <r<1><15>>.
    Found 1-bit register for signal <r<1><14>>.
    Found 1-bit register for signal <r<1><13>>.
    Found 1-bit register for signal <r<1><12>>.
    Found 1-bit register for signal <r<1><11>>.
    Found 1-bit register for signal <r<1><10>>.
    Found 1-bit register for signal <r<1><9>>.
    Found 1-bit register for signal <r<1><8>>.
    Found 1-bit register for signal <r<1><7>>.
    Found 1-bit register for signal <r<1><6>>.
    Found 1-bit register for signal <r<1><5>>.
    Found 1-bit register for signal <r<1><4>>.
    Found 1-bit register for signal <r<1><3>>.
    Found 1-bit register for signal <r<1><2>>.
    Found 1-bit register for signal <r<1><1>>.
    Found 1-bit register for signal <r<1><0>>.
    Found 1-bit register for signal <r<2><143>>.
    Found 1-bit register for signal <r<2><142>>.
    Found 1-bit register for signal <r<2><141>>.
    Found 1-bit register for signal <r<2><140>>.
    Found 1-bit register for signal <r<2><139>>.
    Found 1-bit register for signal <r<2><138>>.
    Found 1-bit register for signal <r<2><137>>.
    Found 1-bit register for signal <r<2><136>>.
    Found 1-bit register for signal <r<2><135>>.
    Found 1-bit register for signal <r<2><134>>.
    Found 1-bit register for signal <r<2><133>>.
    Found 1-bit register for signal <r<2><132>>.
    Found 1-bit register for signal <r<2><131>>.
    Found 1-bit register for signal <r<2><130>>.
    Found 1-bit register for signal <r<2><129>>.
    Found 1-bit register for signal <r<2><128>>.
    Found 1-bit register for signal <r<2><127>>.
    Found 1-bit register for signal <r<2><126>>.
    Found 1-bit register for signal <r<2><125>>.
    Found 1-bit register for signal <r<2><124>>.
    Found 1-bit register for signal <r<2><123>>.
    Found 1-bit register for signal <r<2><122>>.
    Found 1-bit register for signal <r<2><121>>.
    Found 1-bit register for signal <r<2><120>>.
    Found 1-bit register for signal <r<2><119>>.
    Found 1-bit register for signal <r<2><118>>.
    Found 1-bit register for signal <r<2><117>>.
    Found 1-bit register for signal <r<2><116>>.
    Found 1-bit register for signal <r<2><115>>.
    Found 1-bit register for signal <r<2><114>>.
    Found 1-bit register for signal <r<2><113>>.
    Found 1-bit register for signal <r<2><112>>.
    Found 1-bit register for signal <r<2><111>>.
    Found 1-bit register for signal <r<2><110>>.
    Found 1-bit register for signal <r<2><109>>.
    Found 1-bit register for signal <r<2><108>>.
    Found 1-bit register for signal <r<2><107>>.
    Found 1-bit register for signal <r<2><106>>.
    Found 1-bit register for signal <r<2><105>>.
    Found 1-bit register for signal <r<2><104>>.
    Found 1-bit register for signal <r<2><103>>.
    Found 1-bit register for signal <r<2><102>>.
    Found 1-bit register for signal <r<2><101>>.
    Found 1-bit register for signal <r<2><100>>.
    Found 1-bit register for signal <r<2><99>>.
    Found 1-bit register for signal <r<2><98>>.
    Found 1-bit register for signal <r<2><97>>.
    Found 1-bit register for signal <r<2><96>>.
    Found 1-bit register for signal <r<2><95>>.
    Found 1-bit register for signal <r<2><94>>.
    Found 1-bit register for signal <r<2><93>>.
    Found 1-bit register for signal <r<2><92>>.
    Found 1-bit register for signal <r<2><91>>.
    Found 1-bit register for signal <r<2><90>>.
    Found 1-bit register for signal <r<2><89>>.
    Found 1-bit register for signal <r<2><88>>.
    Found 1-bit register for signal <r<2><87>>.
    Found 1-bit register for signal <r<2><86>>.
    Found 1-bit register for signal <r<2><85>>.
    Found 1-bit register for signal <r<2><84>>.
    Found 1-bit register for signal <r<2><83>>.
    Found 1-bit register for signal <r<2><82>>.
    Found 1-bit register for signal <r<2><81>>.
    Found 1-bit register for signal <r<2><80>>.
    Found 1-bit register for signal <r<2><79>>.
    Found 1-bit register for signal <r<2><78>>.
    Found 1-bit register for signal <r<2><77>>.
    Found 1-bit register for signal <r<2><76>>.
    Found 1-bit register for signal <r<2><75>>.
    Found 1-bit register for signal <r<2><74>>.
    Found 1-bit register for signal <r<2><73>>.
    Found 1-bit register for signal <r<2><72>>.
    Found 1-bit register for signal <r<2><71>>.
    Found 1-bit register for signal <r<2><70>>.
    Found 1-bit register for signal <r<2><69>>.
    Found 1-bit register for signal <r<2><68>>.
    Found 1-bit register for signal <r<2><67>>.
    Found 1-bit register for signal <r<2><66>>.
    Found 1-bit register for signal <r<2><65>>.
    Found 1-bit register for signal <r<2><64>>.
    Found 1-bit register for signal <r<2><63>>.
    Found 1-bit register for signal <r<2><62>>.
    Found 1-bit register for signal <r<2><61>>.
    Found 1-bit register for signal <r<2><60>>.
    Found 1-bit register for signal <r<2><59>>.
    Found 1-bit register for signal <r<2><58>>.
    Found 1-bit register for signal <r<2><57>>.
    Found 1-bit register for signal <r<2><56>>.
    Found 1-bit register for signal <r<2><55>>.
    Found 1-bit register for signal <r<2><54>>.
    Found 1-bit register for signal <r<2><53>>.
    Found 1-bit register for signal <r<2><52>>.
    Found 1-bit register for signal <r<2><51>>.
    Found 1-bit register for signal <r<2><50>>.
    Found 1-bit register for signal <r<2><49>>.
    Found 1-bit register for signal <r<2><48>>.
    Found 1-bit register for signal <r<2><47>>.
    Found 1-bit register for signal <r<2><46>>.
    Found 1-bit register for signal <r<2><45>>.
    Found 1-bit register for signal <r<2><44>>.
    Found 1-bit register for signal <r<2><43>>.
    Found 1-bit register for signal <r<2><42>>.
    Found 1-bit register for signal <r<2><41>>.
    Found 1-bit register for signal <r<2><40>>.
    Found 1-bit register for signal <r<2><39>>.
    Found 1-bit register for signal <r<2><38>>.
    Found 1-bit register for signal <r<2><37>>.
    Found 1-bit register for signal <r<2><36>>.
    Found 1-bit register for signal <r<2><35>>.
    Found 1-bit register for signal <r<2><34>>.
    Found 1-bit register for signal <r<2><33>>.
    Found 1-bit register for signal <r<2><32>>.
    Found 1-bit register for signal <r<2><31>>.
    Found 1-bit register for signal <r<2><30>>.
    Found 1-bit register for signal <r<2><29>>.
    Found 1-bit register for signal <r<2><28>>.
    Found 1-bit register for signal <r<2><27>>.
    Found 1-bit register for signal <r<2><26>>.
    Found 1-bit register for signal <r<2><25>>.
    Found 1-bit register for signal <r<2><24>>.
    Found 1-bit register for signal <r<2><23>>.
    Found 1-bit register for signal <r<2><22>>.
    Found 1-bit register for signal <r<2><21>>.
    Found 1-bit register for signal <r<2><20>>.
    Found 1-bit register for signal <r<2><19>>.
    Found 1-bit register for signal <r<2><18>>.
    Found 1-bit register for signal <r<2><17>>.
    Found 1-bit register for signal <r<2><16>>.
    Found 1-bit register for signal <r<2><15>>.
    Found 1-bit register for signal <r<2><14>>.
    Found 1-bit register for signal <r<2><13>>.
    Found 1-bit register for signal <r<2><12>>.
    Found 1-bit register for signal <r<2><11>>.
    Found 1-bit register for signal <r<2><10>>.
    Found 1-bit register for signal <r<2><9>>.
    Found 1-bit register for signal <r<2><8>>.
    Found 1-bit register for signal <r<2><7>>.
    Found 1-bit register for signal <r<2><6>>.
    Found 1-bit register for signal <r<2><5>>.
    Found 1-bit register for signal <r<2><4>>.
    Found 1-bit register for signal <r<2><3>>.
    Found 1-bit register for signal <r<2><2>>.
    Found 1-bit register for signal <r<2><1>>.
    Found 1-bit register for signal <r<2><0>>.
    Found 1-bit register for signal <r<3><143>>.
    Found 1-bit register for signal <r<3><142>>.
    Found 1-bit register for signal <r<3><141>>.
    Found 1-bit register for signal <r<3><140>>.
    Found 1-bit register for signal <r<3><139>>.
    Found 1-bit register for signal <r<3><138>>.
    Found 1-bit register for signal <r<3><137>>.
    Found 1-bit register for signal <r<3><136>>.
    Found 1-bit register for signal <r<3><135>>.
    Found 1-bit register for signal <r<3><134>>.
    Found 1-bit register for signal <r<3><133>>.
    Found 1-bit register for signal <r<3><132>>.
    Found 1-bit register for signal <r<3><131>>.
    Found 1-bit register for signal <r<3><130>>.
    Found 1-bit register for signal <r<3><129>>.
    Found 1-bit register for signal <r<3><128>>.
    Found 1-bit register for signal <r<3><127>>.
    Found 1-bit register for signal <r<3><126>>.
    Found 1-bit register for signal <r<3><125>>.
    Found 1-bit register for signal <r<3><124>>.
    Found 1-bit register for signal <r<3><123>>.
    Found 1-bit register for signal <r<3><122>>.
    Found 1-bit register for signal <r<3><121>>.
    Found 1-bit register for signal <r<3><120>>.
    Found 1-bit register for signal <r<3><119>>.
    Found 1-bit register for signal <r<3><118>>.
    Found 1-bit register for signal <r<3><117>>.
    Found 1-bit register for signal <r<3><116>>.
    Found 1-bit register for signal <r<3><115>>.
    Found 1-bit register for signal <r<3><114>>.
    Found 1-bit register for signal <r<3><113>>.
    Found 1-bit register for signal <r<3><112>>.
    Found 1-bit register for signal <r<3><111>>.
    Found 1-bit register for signal <r<3><110>>.
    Found 1-bit register for signal <r<3><109>>.
    Found 1-bit register for signal <r<3><108>>.
    Found 1-bit register for signal <r<3><107>>.
    Found 1-bit register for signal <r<3><106>>.
    Found 1-bit register for signal <r<3><105>>.
    Found 1-bit register for signal <r<3><104>>.
    Found 1-bit register for signal <r<3><103>>.
    Found 1-bit register for signal <r<3><102>>.
    Found 1-bit register for signal <r<3><101>>.
    Found 1-bit register for signal <r<3><100>>.
    Found 1-bit register for signal <r<3><99>>.
    Found 1-bit register for signal <r<3><98>>.
    Found 1-bit register for signal <r<3><97>>.
    Found 1-bit register for signal <r<3><96>>.
    Found 1-bit register for signal <r<3><95>>.
    Found 1-bit register for signal <r<3><94>>.
    Found 1-bit register for signal <r<3><93>>.
    Found 1-bit register for signal <r<3><92>>.
    Found 1-bit register for signal <r<3><91>>.
    Found 1-bit register for signal <r<3><90>>.
    Found 1-bit register for signal <r<3><89>>.
    Found 1-bit register for signal <r<3><88>>.
    Found 1-bit register for signal <r<3><87>>.
    Found 1-bit register for signal <r<3><86>>.
    Found 1-bit register for signal <r<3><85>>.
    Found 1-bit register for signal <r<3><84>>.
    Found 1-bit register for signal <r<3><83>>.
    Found 1-bit register for signal <r<3><82>>.
    Found 1-bit register for signal <r<3><81>>.
    Found 1-bit register for signal <r<3><80>>.
    Found 1-bit register for signal <r<3><79>>.
    Found 1-bit register for signal <r<3><78>>.
    Found 1-bit register for signal <r<3><77>>.
    Found 1-bit register for signal <r<3><76>>.
    Found 1-bit register for signal <r<3><75>>.
    Found 1-bit register for signal <r<3><74>>.
    Found 1-bit register for signal <r<3><73>>.
    Found 1-bit register for signal <r<3><72>>.
    Found 1-bit register for signal <r<3><71>>.
    Found 1-bit register for signal <r<3><70>>.
    Found 1-bit register for signal <r<3><69>>.
    Found 1-bit register for signal <r<3><68>>.
    Found 1-bit register for signal <r<3><67>>.
    Found 1-bit register for signal <r<3><66>>.
    Found 1-bit register for signal <r<3><65>>.
    Found 1-bit register for signal <r<3><64>>.
    Found 1-bit register for signal <r<3><63>>.
    Found 1-bit register for signal <r<3><62>>.
    Found 1-bit register for signal <r<3><61>>.
    Found 1-bit register for signal <r<3><60>>.
    Found 1-bit register for signal <r<3><59>>.
    Found 1-bit register for signal <r<3><58>>.
    Found 1-bit register for signal <r<3><57>>.
    Found 1-bit register for signal <r<3><56>>.
    Found 1-bit register for signal <r<3><55>>.
    Found 1-bit register for signal <r<3><54>>.
    Found 1-bit register for signal <r<3><53>>.
    Found 1-bit register for signal <r<3><52>>.
    Found 1-bit register for signal <r<3><51>>.
    Found 1-bit register for signal <r<3><50>>.
    Found 1-bit register for signal <r<3><49>>.
    Found 1-bit register for signal <r<3><48>>.
    Found 1-bit register for signal <r<3><47>>.
    Found 1-bit register for signal <r<3><46>>.
    Found 1-bit register for signal <r<3><45>>.
    Found 1-bit register for signal <r<3><44>>.
    Found 1-bit register for signal <r<3><43>>.
    Found 1-bit register for signal <r<3><42>>.
    Found 1-bit register for signal <r<3><41>>.
    Found 1-bit register for signal <r<3><40>>.
    Found 1-bit register for signal <r<3><39>>.
    Found 1-bit register for signal <r<3><38>>.
    Found 1-bit register for signal <r<3><37>>.
    Found 1-bit register for signal <r<3><36>>.
    Found 1-bit register for signal <r<3><35>>.
    Found 1-bit register for signal <r<3><34>>.
    Found 1-bit register for signal <r<3><33>>.
    Found 1-bit register for signal <r<3><32>>.
    Found 1-bit register for signal <r<3><31>>.
    Found 1-bit register for signal <r<3><30>>.
    Found 1-bit register for signal <r<3><29>>.
    Found 1-bit register for signal <r<3><28>>.
    Found 1-bit register for signal <r<3><27>>.
    Found 1-bit register for signal <r<3><26>>.
    Found 1-bit register for signal <r<3><25>>.
    Found 1-bit register for signal <r<3><24>>.
    Found 1-bit register for signal <r<3><23>>.
    Found 1-bit register for signal <r<3><22>>.
    Found 1-bit register for signal <r<3><21>>.
    Found 1-bit register for signal <r<3><20>>.
    Found 1-bit register for signal <r<3><19>>.
    Found 1-bit register for signal <r<3><18>>.
    Found 1-bit register for signal <r<3><17>>.
    Found 1-bit register for signal <r<3><16>>.
    Found 1-bit register for signal <r<3><15>>.
    Found 1-bit register for signal <r<3><14>>.
    Found 1-bit register for signal <r<3><13>>.
    Found 1-bit register for signal <r<3><12>>.
    Found 1-bit register for signal <r<3><11>>.
    Found 1-bit register for signal <r<3><10>>.
    Found 1-bit register for signal <r<3><9>>.
    Found 1-bit register for signal <r<3><8>>.
    Found 1-bit register for signal <r<3><7>>.
    Found 1-bit register for signal <r<3><6>>.
    Found 1-bit register for signal <r<3><5>>.
    Found 1-bit register for signal <r<3><4>>.
    Found 1-bit register for signal <r<3><3>>.
    Found 1-bit register for signal <r<3><2>>.
    Found 1-bit register for signal <r<3><1>>.
    Found 1-bit register for signal <r<3><0>>.
    Found 1-bit register for signal <r<4><143>>.
    Found 1-bit register for signal <r<4><142>>.
    Found 1-bit register for signal <r<4><141>>.
    Found 1-bit register for signal <r<4><140>>.
    Found 1-bit register for signal <r<4><139>>.
    Found 1-bit register for signal <r<4><138>>.
    Found 1-bit register for signal <r<4><137>>.
    Found 1-bit register for signal <r<4><136>>.
    Found 1-bit register for signal <r<4><135>>.
    Found 1-bit register for signal <r<4><134>>.
    Found 1-bit register for signal <r<4><133>>.
    Found 1-bit register for signal <r<4><132>>.
    Found 1-bit register for signal <r<4><131>>.
    Found 1-bit register for signal <r<4><130>>.
    Found 1-bit register for signal <r<4><129>>.
    Found 1-bit register for signal <r<4><128>>.
    Found 1-bit register for signal <r<4><127>>.
    Found 1-bit register for signal <r<4><126>>.
    Found 1-bit register for signal <r<4><125>>.
    Found 1-bit register for signal <r<4><124>>.
    Found 1-bit register for signal <r<4><123>>.
    Found 1-bit register for signal <r<4><122>>.
    Found 1-bit register for signal <r<4><121>>.
    Found 1-bit register for signal <r<4><120>>.
    Found 1-bit register for signal <r<4><119>>.
    Found 1-bit register for signal <r<4><118>>.
    Found 1-bit register for signal <r<4><117>>.
    Found 1-bit register for signal <r<4><116>>.
    Found 1-bit register for signal <r<4><115>>.
    Found 1-bit register for signal <r<4><114>>.
    Found 1-bit register for signal <r<4><113>>.
    Found 1-bit register for signal <r<4><112>>.
    Found 1-bit register for signal <r<4><111>>.
    Found 1-bit register for signal <r<4><110>>.
    Found 1-bit register for signal <r<4><109>>.
    Found 1-bit register for signal <r<4><108>>.
    Found 1-bit register for signal <r<4><107>>.
    Found 1-bit register for signal <r<4><106>>.
    Found 1-bit register for signal <r<4><105>>.
    Found 1-bit register for signal <r<4><104>>.
    Found 1-bit register for signal <r<4><103>>.
    Found 1-bit register for signal <r<4><102>>.
    Found 1-bit register for signal <r<4><101>>.
    Found 1-bit register for signal <r<4><100>>.
    Found 1-bit register for signal <r<4><99>>.
    Found 1-bit register for signal <r<4><98>>.
    Found 1-bit register for signal <r<4><97>>.
    Found 1-bit register for signal <r<4><96>>.
    Found 1-bit register for signal <r<4><95>>.
    Found 1-bit register for signal <r<4><94>>.
    Found 1-bit register for signal <r<4><93>>.
    Found 1-bit register for signal <r<4><92>>.
    Found 1-bit register for signal <r<4><91>>.
    Found 1-bit register for signal <r<4><90>>.
    Found 1-bit register for signal <r<4><89>>.
    Found 1-bit register for signal <r<4><88>>.
    Found 1-bit register for signal <r<4><87>>.
    Found 1-bit register for signal <r<4><86>>.
    Found 1-bit register for signal <r<4><85>>.
    Found 1-bit register for signal <r<4><84>>.
    Found 1-bit register for signal <r<4><83>>.
    Found 1-bit register for signal <r<4><82>>.
    Found 1-bit register for signal <r<4><81>>.
    Found 1-bit register for signal <r<4><80>>.
    Found 1-bit register for signal <r<4><79>>.
    Found 1-bit register for signal <r<4><78>>.
    Found 1-bit register for signal <r<4><77>>.
    Found 1-bit register for signal <r<4><76>>.
    Found 1-bit register for signal <r<4><75>>.
    Found 1-bit register for signal <r<4><74>>.
    Found 1-bit register for signal <r<4><73>>.
    Found 1-bit register for signal <r<4><72>>.
    Found 1-bit register for signal <r<4><71>>.
    Found 1-bit register for signal <r<4><70>>.
    Found 1-bit register for signal <r<4><69>>.
    Found 1-bit register for signal <r<4><68>>.
    Found 1-bit register for signal <r<4><67>>.
    Found 1-bit register for signal <r<4><66>>.
    Found 1-bit register for signal <r<4><65>>.
    Found 1-bit register for signal <r<4><64>>.
    Found 1-bit register for signal <r<4><63>>.
    Found 1-bit register for signal <r<4><62>>.
    Found 1-bit register for signal <r<4><61>>.
    Found 1-bit register for signal <r<4><60>>.
    Found 1-bit register for signal <r<4><59>>.
    Found 1-bit register for signal <r<4><58>>.
    Found 1-bit register for signal <r<4><57>>.
    Found 1-bit register for signal <r<4><56>>.
    Found 1-bit register for signal <r<4><55>>.
    Found 1-bit register for signal <r<4><54>>.
    Found 1-bit register for signal <r<4><53>>.
    Found 1-bit register for signal <r<4><52>>.
    Found 1-bit register for signal <r<4><51>>.
    Found 1-bit register for signal <r<4><50>>.
    Found 1-bit register for signal <r<4><49>>.
    Found 1-bit register for signal <r<4><48>>.
    Found 1-bit register for signal <r<4><47>>.
    Found 1-bit register for signal <r<4><46>>.
    Found 1-bit register for signal <r<4><45>>.
    Found 1-bit register for signal <r<4><44>>.
    Found 1-bit register for signal <r<4><43>>.
    Found 1-bit register for signal <r<4><42>>.
    Found 1-bit register for signal <r<4><41>>.
    Found 1-bit register for signal <r<4><40>>.
    Found 1-bit register for signal <r<4><39>>.
    Found 1-bit register for signal <r<4><38>>.
    Found 1-bit register for signal <r<4><37>>.
    Found 1-bit register for signal <r<4><36>>.
    Found 1-bit register for signal <r<4><35>>.
    Found 1-bit register for signal <r<4><34>>.
    Found 1-bit register for signal <r<4><33>>.
    Found 1-bit register for signal <r<4><32>>.
    Found 1-bit register for signal <r<4><31>>.
    Found 1-bit register for signal <r<4><30>>.
    Found 1-bit register for signal <r<4><29>>.
    Found 1-bit register for signal <r<4><28>>.
    Found 1-bit register for signal <r<4><27>>.
    Found 1-bit register for signal <r<4><26>>.
    Found 1-bit register for signal <r<4><25>>.
    Found 1-bit register for signal <r<4><24>>.
    Found 1-bit register for signal <r<4><23>>.
    Found 1-bit register for signal <r<4><22>>.
    Found 1-bit register for signal <r<4><21>>.
    Found 1-bit register for signal <r<4><20>>.
    Found 1-bit register for signal <r<4><19>>.
    Found 1-bit register for signal <r<4><18>>.
    Found 1-bit register for signal <r<4><17>>.
    Found 1-bit register for signal <r<4><16>>.
    Found 1-bit register for signal <r<4><15>>.
    Found 1-bit register for signal <r<4><14>>.
    Found 1-bit register for signal <r<4><13>>.
    Found 1-bit register for signal <r<4><12>>.
    Found 1-bit register for signal <r<4><11>>.
    Found 1-bit register for signal <r<4><10>>.
    Found 1-bit register for signal <r<4><9>>.
    Found 1-bit register for signal <r<4><8>>.
    Found 1-bit register for signal <r<4><7>>.
    Found 1-bit register for signal <r<4><6>>.
    Found 1-bit register for signal <r<4><5>>.
    Found 1-bit register for signal <r<4><4>>.
    Found 1-bit register for signal <r<4><3>>.
    Found 1-bit register for signal <r<4><2>>.
    Found 1-bit register for signal <r<4><1>>.
    Found 1-bit register for signal <r<4><0>>.
    Found 1-bit register for signal <r<5><143>>.
    Found 1-bit register for signal <r<5><142>>.
    Found 1-bit register for signal <r<5><141>>.
    Found 1-bit register for signal <r<5><140>>.
    Found 1-bit register for signal <r<5><139>>.
    Found 1-bit register for signal <r<5><138>>.
    Found 1-bit register for signal <r<5><137>>.
    Found 1-bit register for signal <r<5><136>>.
    Found 1-bit register for signal <r<5><135>>.
    Found 1-bit register for signal <r<5><134>>.
    Found 1-bit register for signal <r<5><133>>.
    Found 1-bit register for signal <r<5><132>>.
    Found 1-bit register for signal <r<5><131>>.
    Found 1-bit register for signal <r<5><130>>.
    Found 1-bit register for signal <r<5><129>>.
    Found 1-bit register for signal <r<5><128>>.
    Found 1-bit register for signal <r<5><127>>.
    Found 1-bit register for signal <r<5><126>>.
    Found 1-bit register for signal <r<5><125>>.
    Found 1-bit register for signal <r<5><124>>.
    Found 1-bit register for signal <r<5><123>>.
    Found 1-bit register for signal <r<5><122>>.
    Found 1-bit register for signal <r<5><121>>.
    Found 1-bit register for signal <r<5><120>>.
    Found 1-bit register for signal <r<5><119>>.
    Found 1-bit register for signal <r<5><118>>.
    Found 1-bit register for signal <r<5><117>>.
    Found 1-bit register for signal <r<5><116>>.
    Found 1-bit register for signal <r<5><115>>.
    Found 1-bit register for signal <r<5><114>>.
    Found 1-bit register for signal <r<5><113>>.
    Found 1-bit register for signal <r<5><112>>.
    Found 1-bit register for signal <r<5><111>>.
    Found 1-bit register for signal <r<5><110>>.
    Found 1-bit register for signal <r<5><109>>.
    Found 1-bit register for signal <r<5><108>>.
    Found 1-bit register for signal <r<5><107>>.
    Found 1-bit register for signal <r<5><106>>.
    Found 1-bit register for signal <r<5><105>>.
    Found 1-bit register for signal <r<5><104>>.
    Found 1-bit register for signal <r<5><103>>.
    Found 1-bit register for signal <r<5><102>>.
    Found 1-bit register for signal <r<5><101>>.
    Found 1-bit register for signal <r<5><100>>.
    Found 1-bit register for signal <r<5><99>>.
    Found 1-bit register for signal <r<5><98>>.
    Found 1-bit register for signal <r<5><97>>.
    Found 1-bit register for signal <r<5><96>>.
    Found 1-bit register for signal <r<5><95>>.
    Found 1-bit register for signal <r<5><94>>.
    Found 1-bit register for signal <r<5><93>>.
    Found 1-bit register for signal <r<5><92>>.
    Found 1-bit register for signal <r<5><91>>.
    Found 1-bit register for signal <r<5><90>>.
    Found 1-bit register for signal <r<5><89>>.
    Found 1-bit register for signal <r<5><88>>.
    Found 1-bit register for signal <r<5><87>>.
    Found 1-bit register for signal <r<5><86>>.
    Found 1-bit register for signal <r<5><85>>.
    Found 1-bit register for signal <r<5><84>>.
    Found 1-bit register for signal <r<5><83>>.
    Found 1-bit register for signal <r<5><82>>.
    Found 1-bit register for signal <r<5><81>>.
    Found 1-bit register for signal <r<5><80>>.
    Found 1-bit register for signal <r<5><79>>.
    Found 1-bit register for signal <r<5><78>>.
    Found 1-bit register for signal <r<5><77>>.
    Found 1-bit register for signal <r<5><76>>.
    Found 1-bit register for signal <r<5><75>>.
    Found 1-bit register for signal <r<5><74>>.
    Found 1-bit register for signal <r<5><73>>.
    Found 1-bit register for signal <r<5><72>>.
    Found 1-bit register for signal <r<5><71>>.
    Found 1-bit register for signal <r<5><70>>.
    Found 1-bit register for signal <r<5><69>>.
    Found 1-bit register for signal <r<5><68>>.
    Found 1-bit register for signal <r<5><67>>.
    Found 1-bit register for signal <r<5><66>>.
    Found 1-bit register for signal <r<5><65>>.
    Found 1-bit register for signal <r<5><64>>.
    Found 1-bit register for signal <r<5><63>>.
    Found 1-bit register for signal <r<5><62>>.
    Found 1-bit register for signal <r<5><61>>.
    Found 1-bit register for signal <r<5><60>>.
    Found 1-bit register for signal <r<5><59>>.
    Found 1-bit register for signal <r<5><58>>.
    Found 1-bit register for signal <r<5><57>>.
    Found 1-bit register for signal <r<5><56>>.
    Found 1-bit register for signal <r<5><55>>.
    Found 1-bit register for signal <r<5><54>>.
    Found 1-bit register for signal <r<5><53>>.
    Found 1-bit register for signal <r<5><52>>.
    Found 1-bit register for signal <r<5><51>>.
    Found 1-bit register for signal <r<5><50>>.
    Found 1-bit register for signal <r<5><49>>.
    Found 1-bit register for signal <r<5><48>>.
    Found 1-bit register for signal <r<5><47>>.
    Found 1-bit register for signal <r<5><46>>.
    Found 1-bit register for signal <r<5><45>>.
    Found 1-bit register for signal <r<5><44>>.
    Found 1-bit register for signal <r<5><43>>.
    Found 1-bit register for signal <r<5><42>>.
    Found 1-bit register for signal <r<5><41>>.
    Found 1-bit register for signal <r<5><40>>.
    Found 1-bit register for signal <r<5><39>>.
    Found 1-bit register for signal <r<5><38>>.
    Found 1-bit register for signal <r<5><37>>.
    Found 1-bit register for signal <r<5><36>>.
    Found 1-bit register for signal <r<5><35>>.
    Found 1-bit register for signal <r<5><34>>.
    Found 1-bit register for signal <r<5><33>>.
    Found 1-bit register for signal <r<5><32>>.
    Found 1-bit register for signal <r<5><31>>.
    Found 1-bit register for signal <r<5><30>>.
    Found 1-bit register for signal <r<5><29>>.
    Found 1-bit register for signal <r<5><28>>.
    Found 1-bit register for signal <r<5><27>>.
    Found 1-bit register for signal <r<5><26>>.
    Found 1-bit register for signal <r<5><25>>.
    Found 1-bit register for signal <r<5><24>>.
    Found 1-bit register for signal <r<5><23>>.
    Found 1-bit register for signal <r<5><22>>.
    Found 1-bit register for signal <r<5><21>>.
    Found 1-bit register for signal <r<5><20>>.
    Found 1-bit register for signal <r<5><19>>.
    Found 1-bit register for signal <r<5><18>>.
    Found 1-bit register for signal <r<5><17>>.
    Found 1-bit register for signal <r<5><16>>.
    Found 1-bit register for signal <r<5><15>>.
    Found 1-bit register for signal <r<5><14>>.
    Found 1-bit register for signal <r<5><13>>.
    Found 1-bit register for signal <r<5><12>>.
    Found 1-bit register for signal <r<5><11>>.
    Found 1-bit register for signal <r<5><10>>.
    Found 1-bit register for signal <r<5><9>>.
    Found 1-bit register for signal <r<5><8>>.
    Found 1-bit register for signal <r<5><7>>.
    Found 1-bit register for signal <r<5><6>>.
    Found 1-bit register for signal <r<5><5>>.
    Found 1-bit register for signal <r<5><4>>.
    Found 1-bit register for signal <r<5><3>>.
    Found 1-bit register for signal <r<5><2>>.
    Found 1-bit register for signal <r<5><1>>.
    Found 1-bit register for signal <r<5><0>>.
    Found 1-bit register for signal <r<6><143>>.
    Found 1-bit register for signal <r<6><142>>.
    Found 1-bit register for signal <r<6><141>>.
    Found 1-bit register for signal <r<6><140>>.
    Found 1-bit register for signal <r<6><139>>.
    Found 1-bit register for signal <r<6><138>>.
    Found 1-bit register for signal <r<6><137>>.
    Found 1-bit register for signal <r<6><136>>.
    Found 1-bit register for signal <r<6><135>>.
    Found 1-bit register for signal <r<6><134>>.
    Found 1-bit register for signal <r<6><133>>.
    Found 1-bit register for signal <r<6><132>>.
    Found 1-bit register for signal <r<6><131>>.
    Found 1-bit register for signal <r<6><130>>.
    Found 1-bit register for signal <r<6><129>>.
    Found 1-bit register for signal <r<6><128>>.
    Found 1-bit register for signal <r<6><127>>.
    Found 1-bit register for signal <r<6><126>>.
    Found 1-bit register for signal <r<6><125>>.
    Found 1-bit register for signal <r<6><124>>.
    Found 1-bit register for signal <r<6><123>>.
    Found 1-bit register for signal <r<6><122>>.
    Found 1-bit register for signal <r<6><121>>.
    Found 1-bit register for signal <r<6><120>>.
    Found 1-bit register for signal <r<6><119>>.
    Found 1-bit register for signal <r<6><118>>.
    Found 1-bit register for signal <r<6><117>>.
    Found 1-bit register for signal <r<6><116>>.
    Found 1-bit register for signal <r<6><115>>.
    Found 1-bit register for signal <r<6><114>>.
    Found 1-bit register for signal <r<6><113>>.
    Found 1-bit register for signal <r<6><112>>.
    Found 1-bit register for signal <r<6><111>>.
    Found 1-bit register for signal <r<6><110>>.
    Found 1-bit register for signal <r<6><109>>.
    Found 1-bit register for signal <r<6><108>>.
    Found 1-bit register for signal <r<6><107>>.
    Found 1-bit register for signal <r<6><106>>.
    Found 1-bit register for signal <r<6><105>>.
    Found 1-bit register for signal <r<6><104>>.
    Found 1-bit register for signal <r<6><103>>.
    Found 1-bit register for signal <r<6><102>>.
    Found 1-bit register for signal <r<6><101>>.
    Found 1-bit register for signal <r<6><100>>.
    Found 1-bit register for signal <r<6><99>>.
    Found 1-bit register for signal <r<6><98>>.
    Found 1-bit register for signal <r<6><97>>.
    Found 1-bit register for signal <r<6><96>>.
    Found 1-bit register for signal <r<6><95>>.
    Found 1-bit register for signal <r<6><94>>.
    Found 1-bit register for signal <r<6><93>>.
    Found 1-bit register for signal <r<6><92>>.
    Found 1-bit register for signal <r<6><91>>.
    Found 1-bit register for signal <r<6><90>>.
    Found 1-bit register for signal <r<6><89>>.
    Found 1-bit register for signal <r<6><88>>.
    Found 1-bit register for signal <r<6><87>>.
    Found 1-bit register for signal <r<6><86>>.
    Found 1-bit register for signal <r<6><85>>.
    Found 1-bit register for signal <r<6><84>>.
    Found 1-bit register for signal <r<6><83>>.
    Found 1-bit register for signal <r<6><82>>.
    Found 1-bit register for signal <r<6><81>>.
    Found 1-bit register for signal <r<6><80>>.
    Found 1-bit register for signal <r<6><79>>.
    Found 1-bit register for signal <r<6><78>>.
    Found 1-bit register for signal <r<6><77>>.
    Found 1-bit register for signal <r<6><76>>.
    Found 1-bit register for signal <r<6><75>>.
    Found 1-bit register for signal <r<6><74>>.
    Found 1-bit register for signal <r<6><73>>.
    Found 1-bit register for signal <r<6><72>>.
    Found 1-bit register for signal <r<6><71>>.
    Found 1-bit register for signal <r<6><70>>.
    Found 1-bit register for signal <r<6><69>>.
    Found 1-bit register for signal <r<6><68>>.
    Found 1-bit register for signal <r<6><67>>.
    Found 1-bit register for signal <r<6><66>>.
    Found 1-bit register for signal <r<6><65>>.
    Found 1-bit register for signal <r<6><64>>.
    Found 1-bit register for signal <r<6><63>>.
    Found 1-bit register for signal <r<6><62>>.
    Found 1-bit register for signal <r<6><61>>.
    Found 1-bit register for signal <r<6><60>>.
    Found 1-bit register for signal <r<6><59>>.
    Found 1-bit register for signal <r<6><58>>.
    Found 1-bit register for signal <r<6><57>>.
    Found 1-bit register for signal <r<6><56>>.
    Found 1-bit register for signal <r<6><55>>.
    Found 1-bit register for signal <r<6><54>>.
    Found 1-bit register for signal <r<6><53>>.
    Found 1-bit register for signal <r<6><52>>.
    Found 1-bit register for signal <r<6><51>>.
    Found 1-bit register for signal <r<6><50>>.
    Found 1-bit register for signal <r<6><49>>.
    Found 1-bit register for signal <r<6><48>>.
    Found 1-bit register for signal <r<6><47>>.
    Found 1-bit register for signal <r<6><46>>.
    Found 1-bit register for signal <r<6><45>>.
    Found 1-bit register for signal <r<6><44>>.
    Found 1-bit register for signal <r<6><43>>.
    Found 1-bit register for signal <r<6><42>>.
    Found 1-bit register for signal <r<6><41>>.
    Found 1-bit register for signal <r<6><40>>.
    Found 1-bit register for signal <r<6><39>>.
    Found 1-bit register for signal <r<6><38>>.
    Found 1-bit register for signal <r<6><37>>.
    Found 1-bit register for signal <r<6><36>>.
    Found 1-bit register for signal <r<6><35>>.
    Found 1-bit register for signal <r<6><34>>.
    Found 1-bit register for signal <r<6><33>>.
    Found 1-bit register for signal <r<6><32>>.
    Found 1-bit register for signal <r<6><31>>.
    Found 1-bit register for signal <r<6><30>>.
    Found 1-bit register for signal <r<6><29>>.
    Found 1-bit register for signal <r<6><28>>.
    Found 1-bit register for signal <r<6><27>>.
    Found 1-bit register for signal <r<6><26>>.
    Found 1-bit register for signal <r<6><25>>.
    Found 1-bit register for signal <r<6><24>>.
    Found 1-bit register for signal <r<6><23>>.
    Found 1-bit register for signal <r<6><22>>.
    Found 1-bit register for signal <r<6><21>>.
    Found 1-bit register for signal <r<6><20>>.
    Found 1-bit register for signal <r<6><19>>.
    Found 1-bit register for signal <r<6><18>>.
    Found 1-bit register for signal <r<6><17>>.
    Found 1-bit register for signal <r<6><16>>.
    Found 1-bit register for signal <r<6><15>>.
    Found 1-bit register for signal <r<6><14>>.
    Found 1-bit register for signal <r<6><13>>.
    Found 1-bit register for signal <r<6><12>>.
    Found 1-bit register for signal <r<6><11>>.
    Found 1-bit register for signal <r<6><10>>.
    Found 1-bit register for signal <r<6><9>>.
    Found 1-bit register for signal <r<6><8>>.
    Found 1-bit register for signal <r<6><7>>.
    Found 1-bit register for signal <r<6><6>>.
    Found 1-bit register for signal <r<6><5>>.
    Found 1-bit register for signal <r<6><4>>.
    Found 1-bit register for signal <r<6><3>>.
    Found 1-bit register for signal <r<6><2>>.
    Found 1-bit register for signal <r<6><1>>.
    Found 1-bit register for signal <r<6><0>>.
    Found 1-bit register for signal <r<7><143>>.
    Found 1-bit register for signal <r<7><142>>.
    Found 1-bit register for signal <r<7><141>>.
    Found 1-bit register for signal <r<7><140>>.
    Found 1-bit register for signal <r<7><139>>.
    Found 1-bit register for signal <r<7><138>>.
    Found 1-bit register for signal <r<7><137>>.
    Found 1-bit register for signal <r<7><136>>.
    Found 1-bit register for signal <r<7><135>>.
    Found 1-bit register for signal <r<7><134>>.
    Found 1-bit register for signal <r<7><133>>.
    Found 1-bit register for signal <r<7><132>>.
    Found 1-bit register for signal <r<7><131>>.
    Found 1-bit register for signal <r<7><130>>.
    Found 1-bit register for signal <r<7><129>>.
    Found 1-bit register for signal <r<7><128>>.
    Found 1-bit register for signal <r<7><127>>.
    Found 1-bit register for signal <r<7><126>>.
    Found 1-bit register for signal <r<7><125>>.
    Found 1-bit register for signal <r<7><124>>.
    Found 1-bit register for signal <r<7><123>>.
    Found 1-bit register for signal <r<7><122>>.
    Found 1-bit register for signal <r<7><121>>.
    Found 1-bit register for signal <r<7><120>>.
    Found 1-bit register for signal <r<7><119>>.
    Found 1-bit register for signal <r<7><118>>.
    Found 1-bit register for signal <r<7><117>>.
    Found 1-bit register for signal <r<7><116>>.
    Found 1-bit register for signal <r<7><115>>.
    Found 1-bit register for signal <r<7><114>>.
    Found 1-bit register for signal <r<7><113>>.
    Found 1-bit register for signal <r<7><112>>.
    Found 1-bit register for signal <r<7><111>>.
    Found 1-bit register for signal <r<7><110>>.
    Found 1-bit register for signal <r<7><109>>.
    Found 1-bit register for signal <r<7><108>>.
    Found 1-bit register for signal <r<7><107>>.
    Found 1-bit register for signal <r<7><106>>.
    Found 1-bit register for signal <r<7><105>>.
    Found 1-bit register for signal <r<7><104>>.
    Found 1-bit register for signal <r<7><103>>.
    Found 1-bit register for signal <r<7><102>>.
    Found 1-bit register for signal <r<7><101>>.
    Found 1-bit register for signal <r<7><100>>.
    Found 1-bit register for signal <r<7><99>>.
    Found 1-bit register for signal <r<7><98>>.
    Found 1-bit register for signal <r<7><97>>.
    Found 1-bit register for signal <r<7><96>>.
    Found 1-bit register for signal <r<7><95>>.
    Found 1-bit register for signal <r<7><94>>.
    Found 1-bit register for signal <r<7><93>>.
    Found 1-bit register for signal <r<7><92>>.
    Found 1-bit register for signal <r<7><91>>.
    Found 1-bit register for signal <r<7><90>>.
    Found 1-bit register for signal <r<7><89>>.
    Found 1-bit register for signal <r<7><88>>.
    Found 1-bit register for signal <r<7><87>>.
    Found 1-bit register for signal <r<7><86>>.
    Found 1-bit register for signal <r<7><85>>.
    Found 1-bit register for signal <r<7><84>>.
    Found 1-bit register for signal <r<7><83>>.
    Found 1-bit register for signal <r<7><82>>.
    Found 1-bit register for signal <r<7><81>>.
    Found 1-bit register for signal <r<7><80>>.
    Found 1-bit register for signal <r<7><79>>.
    Found 1-bit register for signal <r<7><78>>.
    Found 1-bit register for signal <r<7><77>>.
    Found 1-bit register for signal <r<7><76>>.
    Found 1-bit register for signal <r<7><75>>.
    Found 1-bit register for signal <r<7><74>>.
    Found 1-bit register for signal <r<7><73>>.
    Found 1-bit register for signal <r<7><72>>.
    Found 1-bit register for signal <r<7><71>>.
    Found 1-bit register for signal <r<7><70>>.
    Found 1-bit register for signal <r<7><69>>.
    Found 1-bit register for signal <r<7><68>>.
    Found 1-bit register for signal <r<7><67>>.
    Found 1-bit register for signal <r<7><66>>.
    Found 1-bit register for signal <r<7><65>>.
    Found 1-bit register for signal <r<7><64>>.
    Found 1-bit register for signal <r<7><63>>.
    Found 1-bit register for signal <r<7><62>>.
    Found 1-bit register for signal <r<7><61>>.
    Found 1-bit register for signal <r<7><60>>.
    Found 1-bit register for signal <r<7><59>>.
    Found 1-bit register for signal <r<7><58>>.
    Found 1-bit register for signal <r<7><57>>.
    Found 1-bit register for signal <r<7><56>>.
    Found 1-bit register for signal <r<7><55>>.
    Found 1-bit register for signal <r<7><54>>.
    Found 1-bit register for signal <r<7><53>>.
    Found 1-bit register for signal <r<7><52>>.
    Found 1-bit register for signal <r<7><51>>.
    Found 1-bit register for signal <r<7><50>>.
    Found 1-bit register for signal <r<7><49>>.
    Found 1-bit register for signal <r<7><48>>.
    Found 1-bit register for signal <r<7><47>>.
    Found 1-bit register for signal <r<7><46>>.
    Found 1-bit register for signal <r<7><45>>.
    Found 1-bit register for signal <r<7><44>>.
    Found 1-bit register for signal <r<7><43>>.
    Found 1-bit register for signal <r<7><42>>.
    Found 1-bit register for signal <r<7><41>>.
    Found 1-bit register for signal <r<7><40>>.
    Found 1-bit register for signal <r<7><39>>.
    Found 1-bit register for signal <r<7><38>>.
    Found 1-bit register for signal <r<7><37>>.
    Found 1-bit register for signal <r<7><36>>.
    Found 1-bit register for signal <r<7><35>>.
    Found 1-bit register for signal <r<7><34>>.
    Found 1-bit register for signal <r<7><33>>.
    Found 1-bit register for signal <r<7><32>>.
    Found 1-bit register for signal <r<7><31>>.
    Found 1-bit register for signal <r<7><30>>.
    Found 1-bit register for signal <r<7><29>>.
    Found 1-bit register for signal <r<7><28>>.
    Found 1-bit register for signal <r<7><27>>.
    Found 1-bit register for signal <r<7><26>>.
    Found 1-bit register for signal <r<7><25>>.
    Found 1-bit register for signal <r<7><24>>.
    Found 1-bit register for signal <r<7><23>>.
    Found 1-bit register for signal <r<7><22>>.
    Found 1-bit register for signal <r<7><21>>.
    Found 1-bit register for signal <r<7><20>>.
    Found 1-bit register for signal <r<7><19>>.
    Found 1-bit register for signal <r<7><18>>.
    Found 1-bit register for signal <r<7><17>>.
    Found 1-bit register for signal <r<7><16>>.
    Found 1-bit register for signal <r<7><15>>.
    Found 1-bit register for signal <r<7><14>>.
    Found 1-bit register for signal <r<7><13>>.
    Found 1-bit register for signal <r<7><12>>.
    Found 1-bit register for signal <r<7><11>>.
    Found 1-bit register for signal <r<7><10>>.
    Found 1-bit register for signal <r<7><9>>.
    Found 1-bit register for signal <r<7><8>>.
    Found 1-bit register for signal <r<7><7>>.
    Found 1-bit register for signal <r<7><6>>.
    Found 1-bit register for signal <r<7><5>>.
    Found 1-bit register for signal <r<7><4>>.
    Found 1-bit register for signal <r<7><3>>.
    Found 1-bit register for signal <r<7><2>>.
    Found 1-bit register for signal <r<7><1>>.
    Found 1-bit register for signal <r<7><0>>.
    Found 1-bit register for signal <r<0><143>>.
    Summary:
	inferred 1297 D-type flip-flop(s).
Unit <gprf> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/alu.v".
        m = 16
INFO:Xst:3210 - "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/alu.v" line 553: Output port <eval_done> of the instance <gopf_eval> is unconnected or connected to loadless signal.
    Found 145-bit register for signal <alu_o_reg>.
    Found 145-bit register for signal <alu_mod_reg>.
    Found 144-bit register for signal <alu_t_reg>.
    Found 144-bit register for signal <alu_reg_dat>.
    Found 4-bit register for signal <trg_typ_reg>.
    Found 1-bit register for signal <en_inv_reg>.
    Found 1-bit register for signal <en_mul_reg>.
    Found 1-bit register for signal <en_split_reg>.
    Found 1-bit register for signal <en_deg_reg>.
    Found 1-bit register for signal <en_rshift_tmp1>.
    Found 1-bit register for signal <en_rshift_tmp2>.
    Found 1-bit register for signal <rshift_done>.
    Found 1-bit register for signal <en_eval_reg>.
    Found 1-bit register for signal <inv_enable_reg>.
    Found 1-bit register for signal <alu_o_sel_reg>.
    Found 144-bit register for signal <alu_reg_dat2>.
    Found 16-bit comparator greater for signal <non_zero_sel> created at line 161
    Summary:
	inferred 736 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  59 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <GOPF_MUL>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/GOPF_MUL/gopf_mul.v".
        m = 144
        DATA_PRE = 0
        DATA_DEGREE = 1
        DATA_SHIFT = 2
        DATA_MAC = 3
    Found 144-bit register for signal <mul_o_reg>.
    Found 144-bit register for signal <mul_t_reg>.
    Found 144-bit register for signal <mod_reg>.
    Found 144-bit register for signal <mul_r_reg>.
    Found 144-bit register for signal <mul_o_in_reg>.
    Found 144-bit register for signal <mul_add_in_reg>.
    Found 16-bit register for signal <mul_o_tmp_reg>.
    Found 16-bit register for signal <mul_t_in_reg>.
    Found 4-bit register for signal <counter>.
    Found 2-bit register for signal <mul_cnt>.
    Found 3-bit register for signal <CurrentState>.
    Found 4-bit register for signal <multiplier_degree>.
    Found 1-bit register for signal <overflow>.
    Found 1-bit register for signal <mul_done>.
    Found 1-bit register for signal <degree_done>.
    Found finite state machine <FSM_0> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_b (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <multiplier_degree[3]_GND_55_o_sub_21_OUT> created at line 225.
    Found 4-bit adder for signal <counter[3]_GND_55_o_add_27_OUT> created at line 230.
    Found 2-bit adder for signal <mul_cnt[1]_GND_55_o_add_30_OUT> created at line 260.
    Found 4-bit comparator equal for signal <counter[3]_multiplier_degree[3]_equal_30_o> created at line 246
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 909 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GOPF_MUL> synthesized.

Synthesizing Unit <GOPF_DIV>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/GOPF_DIV/gopf_div.v".
        m = 144
        DATA_PRE = 0
        DATA_DEGREE = 1
        DATA_LDCOEFF = 2
        DATA_SHIFT = 3
        DATA_MAC = 4
    Found 1-bit register for signal <first_time>.
    Found 145-bit register for signal <dividend_reg>.
    Found 144-bit register for signal <divisor_reg>.
    Found 144-bit register for signal <divisor_tmp_reg>.
    Found 144-bit register for signal <quotient_reg>.
    Found 16-bit register for signal <inv_in_reg>.
    Found 16-bit register for signal <inv_r_reg>.
    Found 4-bit register for signal <dividend_cnt>.
    Found 4-bit register for signal <divisor_cnt>.
    Found 5-bit register for signal <counter>.
    Found 3-bit register for signal <CurrentState>.
    Found 1-bit register for signal <dividend_tmp_reg<0>>.
    Found 1-bit register for signal <dividend_tmp_reg<1>>.
    Found 1-bit register for signal <dividend_tmp_reg<2>>.
    Found 1-bit register for signal <dividend_tmp_reg<3>>.
    Found 1-bit register for signal <dividend_tmp_reg<4>>.
    Found 1-bit register for signal <dividend_tmp_reg<5>>.
    Found 1-bit register for signal <dividend_tmp_reg<6>>.
    Found 1-bit register for signal <dividend_tmp_reg<7>>.
    Found 1-bit register for signal <dividend_tmp_reg<8>>.
    Found 1-bit register for signal <dividend_tmp_reg<9>>.
    Found 1-bit register for signal <dividend_tmp_reg<10>>.
    Found 1-bit register for signal <dividend_tmp_reg<11>>.
    Found 1-bit register for signal <dividend_tmp_reg<12>>.
    Found 1-bit register for signal <dividend_tmp_reg<13>>.
    Found 1-bit register for signal <dividend_tmp_reg<14>>.
    Found 1-bit register for signal <dividend_tmp_reg<15>>.
    Found 1-bit register for signal <dividend_tmp_reg<16>>.
    Found 1-bit register for signal <dividend_tmp_reg<17>>.
    Found 1-bit register for signal <dividend_tmp_reg<18>>.
    Found 1-bit register for signal <dividend_tmp_reg<19>>.
    Found 1-bit register for signal <dividend_tmp_reg<20>>.
    Found 1-bit register for signal <dividend_tmp_reg<21>>.
    Found 1-bit register for signal <dividend_tmp_reg<22>>.
    Found 1-bit register for signal <dividend_tmp_reg<23>>.
    Found 1-bit register for signal <dividend_tmp_reg<24>>.
    Found 1-bit register for signal <dividend_tmp_reg<25>>.
    Found 1-bit register for signal <dividend_tmp_reg<26>>.
    Found 1-bit register for signal <dividend_tmp_reg<27>>.
    Found 1-bit register for signal <dividend_tmp_reg<28>>.
    Found 1-bit register for signal <dividend_tmp_reg<29>>.
    Found 1-bit register for signal <dividend_tmp_reg<30>>.
    Found 1-bit register for signal <dividend_tmp_reg<31>>.
    Found 1-bit register for signal <dividend_tmp_reg<32>>.
    Found 1-bit register for signal <dividend_tmp_reg<33>>.
    Found 1-bit register for signal <dividend_tmp_reg<34>>.
    Found 1-bit register for signal <dividend_tmp_reg<35>>.
    Found 1-bit register for signal <dividend_tmp_reg<36>>.
    Found 1-bit register for signal <dividend_tmp_reg<37>>.
    Found 1-bit register for signal <dividend_tmp_reg<38>>.
    Found 1-bit register for signal <dividend_tmp_reg<39>>.
    Found 1-bit register for signal <dividend_tmp_reg<40>>.
    Found 1-bit register for signal <dividend_tmp_reg<41>>.
    Found 1-bit register for signal <dividend_tmp_reg<42>>.
    Found 1-bit register for signal <dividend_tmp_reg<43>>.
    Found 1-bit register for signal <dividend_tmp_reg<44>>.
    Found 1-bit register for signal <dividend_tmp_reg<45>>.
    Found 1-bit register for signal <dividend_tmp_reg<46>>.
    Found 1-bit register for signal <dividend_tmp_reg<47>>.
    Found 1-bit register for signal <dividend_tmp_reg<48>>.
    Found 1-bit register for signal <dividend_tmp_reg<49>>.
    Found 1-bit register for signal <dividend_tmp_reg<50>>.
    Found 1-bit register for signal <dividend_tmp_reg<51>>.
    Found 1-bit register for signal <dividend_tmp_reg<52>>.
    Found 1-bit register for signal <dividend_tmp_reg<53>>.
    Found 1-bit register for signal <dividend_tmp_reg<54>>.
    Found 1-bit register for signal <dividend_tmp_reg<55>>.
    Found 1-bit register for signal <dividend_tmp_reg<56>>.
    Found 1-bit register for signal <dividend_tmp_reg<57>>.
    Found 1-bit register for signal <dividend_tmp_reg<58>>.
    Found 1-bit register for signal <dividend_tmp_reg<59>>.
    Found 1-bit register for signal <dividend_tmp_reg<60>>.
    Found 1-bit register for signal <dividend_tmp_reg<61>>.
    Found 1-bit register for signal <dividend_tmp_reg<62>>.
    Found 1-bit register for signal <dividend_tmp_reg<63>>.
    Found 1-bit register for signal <dividend_tmp_reg<64>>.
    Found 1-bit register for signal <dividend_tmp_reg<65>>.
    Found 1-bit register for signal <dividend_tmp_reg<66>>.
    Found 1-bit register for signal <dividend_tmp_reg<67>>.
    Found 1-bit register for signal <dividend_tmp_reg<68>>.
    Found 1-bit register for signal <dividend_tmp_reg<69>>.
    Found 1-bit register for signal <dividend_tmp_reg<70>>.
    Found 1-bit register for signal <dividend_tmp_reg<71>>.
    Found 1-bit register for signal <dividend_tmp_reg<72>>.
    Found 1-bit register for signal <dividend_tmp_reg<73>>.
    Found 1-bit register for signal <dividend_tmp_reg<74>>.
    Found 1-bit register for signal <dividend_tmp_reg<75>>.
    Found 1-bit register for signal <dividend_tmp_reg<76>>.
    Found 1-bit register for signal <dividend_tmp_reg<77>>.
    Found 1-bit register for signal <dividend_tmp_reg<78>>.
    Found 1-bit register for signal <dividend_tmp_reg<79>>.
    Found 1-bit register for signal <dividend_tmp_reg<80>>.
    Found 1-bit register for signal <dividend_tmp_reg<81>>.
    Found 1-bit register for signal <dividend_tmp_reg<82>>.
    Found 1-bit register for signal <dividend_tmp_reg<83>>.
    Found 1-bit register for signal <dividend_tmp_reg<84>>.
    Found 1-bit register for signal <dividend_tmp_reg<85>>.
    Found 1-bit register for signal <dividend_tmp_reg<86>>.
    Found 1-bit register for signal <dividend_tmp_reg<87>>.
    Found 1-bit register for signal <dividend_tmp_reg<88>>.
    Found 1-bit register for signal <dividend_tmp_reg<89>>.
    Found 1-bit register for signal <dividend_tmp_reg<90>>.
    Found 1-bit register for signal <dividend_tmp_reg<91>>.
    Found 1-bit register for signal <dividend_tmp_reg<92>>.
    Found 1-bit register for signal <dividend_tmp_reg<93>>.
    Found 1-bit register for signal <dividend_tmp_reg<94>>.
    Found 1-bit register for signal <dividend_tmp_reg<95>>.
    Found 1-bit register for signal <dividend_tmp_reg<96>>.
    Found 1-bit register for signal <dividend_tmp_reg<97>>.
    Found 1-bit register for signal <dividend_tmp_reg<98>>.
    Found 1-bit register for signal <dividend_tmp_reg<99>>.
    Found 1-bit register for signal <dividend_tmp_reg<100>>.
    Found 1-bit register for signal <dividend_tmp_reg<101>>.
    Found 1-bit register for signal <dividend_tmp_reg<102>>.
    Found 1-bit register for signal <dividend_tmp_reg<103>>.
    Found 1-bit register for signal <dividend_tmp_reg<104>>.
    Found 1-bit register for signal <dividend_tmp_reg<105>>.
    Found 1-bit register for signal <dividend_tmp_reg<106>>.
    Found 1-bit register for signal <dividend_tmp_reg<107>>.
    Found 1-bit register for signal <dividend_tmp_reg<108>>.
    Found 1-bit register for signal <dividend_tmp_reg<109>>.
    Found 1-bit register for signal <dividend_tmp_reg<110>>.
    Found 1-bit register for signal <dividend_tmp_reg<111>>.
    Found 1-bit register for signal <dividend_tmp_reg<112>>.
    Found 1-bit register for signal <dividend_tmp_reg<113>>.
    Found 1-bit register for signal <dividend_tmp_reg<114>>.
    Found 1-bit register for signal <dividend_tmp_reg<115>>.
    Found 1-bit register for signal <dividend_tmp_reg<116>>.
    Found 1-bit register for signal <dividend_tmp_reg<117>>.
    Found 1-bit register for signal <dividend_tmp_reg<118>>.
    Found 1-bit register for signal <dividend_tmp_reg<119>>.
    Found 1-bit register for signal <dividend_tmp_reg<120>>.
    Found 1-bit register for signal <dividend_tmp_reg<121>>.
    Found 1-bit register for signal <dividend_tmp_reg<122>>.
    Found 1-bit register for signal <dividend_tmp_reg<123>>.
    Found 1-bit register for signal <dividend_tmp_reg<124>>.
    Found 1-bit register for signal <dividend_tmp_reg<125>>.
    Found 1-bit register for signal <dividend_tmp_reg<126>>.
    Found 1-bit register for signal <dividend_tmp_reg<127>>.
    Found 1-bit register for signal <dividend_tmp_reg<128>>.
    Found 1-bit register for signal <dividend_tmp_reg<129>>.
    Found 1-bit register for signal <dividend_tmp_reg<130>>.
    Found 1-bit register for signal <dividend_tmp_reg<131>>.
    Found 1-bit register for signal <dividend_tmp_reg<132>>.
    Found 1-bit register for signal <dividend_tmp_reg<133>>.
    Found 1-bit register for signal <dividend_tmp_reg<134>>.
    Found 1-bit register for signal <dividend_tmp_reg<135>>.
    Found 1-bit register for signal <dividend_tmp_reg<136>>.
    Found 1-bit register for signal <dividend_tmp_reg<137>>.
    Found 1-bit register for signal <dividend_tmp_reg<138>>.
    Found 1-bit register for signal <dividend_tmp_reg<139>>.
    Found 1-bit register for signal <dividend_tmp_reg<140>>.
    Found 1-bit register for signal <dividend_tmp_reg<141>>.
    Found 1-bit register for signal <dividend_tmp_reg<142>>.
    Found 1-bit register for signal <dividend_tmp_reg<143>>.
    Found 1-bit register for signal <dividend_tmp_reg<144>>.
    Found 1-bit register for signal <inv_en_reg>.
    Found 1-bit register for signal <inv_trg_reg>.
    Found 1-bit register for signal <div_done>.
    Found 1-bit register for signal <dividend_degree_done>.
    Found 1-bit register for signal <divisor_degree_done>.
    Found 1-bit register for signal <dividend_degree_high>.
    Found 1-bit register for signal <dividend_degree_mid>.
    Found 1-bit register for signal <dividend_degree_low>.
    Found 1-bit register for signal <divisor_degree_high>.
    Found 1-bit register for signal <divisor_degree_mid>.
    Found 1-bit register for signal <divisor_degree_low>.
    Found 1-bit register for signal <ldcoeff_done>.
    Found 144-bit register for signal <mul_o_in_reg>.
    Found 16-bit register for signal <mul_t_in_reg>.
    Found 144-bit register for signal <mul_add_in_reg>.
    Found 144-bit register for signal <inv_tmp_reg>.
    Found finite state machine <FSM_1> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_b (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_57_o_GND_57_o_sub_225_OUT> created at line 447.
    Found 5-bit adder for signal <counter[4]_GND_57_o_add_263_OUT> created at line 567.
    Found 144-bit 8-to-1 multiplexer for signal <_n1611> created at line 467.
    Found 144-bit 8-to-1 multiplexer for signal <_n1630> created at line 467.
    Found 4-bit comparator greater for signal <dividend_cnt[3]_divisor_cnt[3]_LessThan_208_o> created at line 404
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 1228 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 867 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GOPF_DIV> synthesized.

Synthesizing Unit <MAC_ARRAY>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/MAC_ARRAY/mac_array.v".
        m = 16
    Summary:
	no macro.
Unit <MAC_ARRAY> synthesized.

Synthesizing Unit <ALU_Multiplier>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/ALU_Multiplier/ALU_Multiplier.v".
        m = 16
        k2 = 5
        k1 = 3
        k0 = 2
    Found 16-bit register for signal <C_inv_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <ALU_Multiplier> synthesized.

Synthesizing Unit <ALU_InvGenerator>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/ALU_InvGenerator/ALU_InvGenerator.v".
        m = 16
    Found 16-bit register for signal <operandA_out>.
    Found 16-bit register for signal <operandB_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ALU_InvGenerator> synthesized.

Synthesizing Unit <Inv_Reg0>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/ALU_InvGenerator/Inv_Reg0.v".
        m = 16
    Found 16-bit register for signal <reg_out1>.
    Found 16-bit register for signal <reg_out0>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Inv_Reg0> synthesized.

Synthesizing Unit <Inv_Reg1>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/ALU_InvGenerator/Inv_Reg1.v".
        m = 16
    Found 16-bit register for signal <reg_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Inv_Reg1> synthesized.

Synthesizing Unit <Inv_Mux>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/ALU_InvGenerator/Inv_Mux.v".
        m = 16
    Summary:
	inferred   1 Multiplexer(s).
Unit <Inv_Mux> synthesized.

Synthesizing Unit <Inv_Exp>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/ALU_InvGenerator/Inv_Exp.v".
        m = 16
    Summary:
	inferred   1 Multiplexer(s).
Unit <Inv_Exp> synthesized.

Synthesizing Unit <Inv_Ctrl>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/ALU_InvGenerator/Inv_Ctrl.v".
    Found 5-bit register for signal <counter>.
    Found 1-bit register for signal <temp_o>.
    Found 5-bit adder for signal <counter[4]_GND_66_o_add_4_OUT> created at line 32.
    Found 5-bit comparator greater for signal <n0003> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Inv_Ctrl> synthesized.

Synthesizing Unit <SPLIT>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/SPLIT/split.v".
        m = 144
        DATA_PRE = 0
        DATA_SHIFT = 1
        DATA_SQRT = 2
    Found 144-bit register for signal <poly_in_reg>.
    Found 144-bit register for signal <first_fragment_reg>.
    Found 144-bit register for signal <second_fragment_reg>.
    Found 4-bit register for signal <cnt>.
    Found 3-bit register for signal <CurrentState>.
    Found 1-bit register for signal <split_done>.
    Found 1-bit register for signal <finish>.
    Found finite state machine <FSM_2> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_b (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <cnt[3]_GND_67_o_add_8_OUT> created at line 140.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 438 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SPLIT> synthesized.

Synthesizing Unit <DEG>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/DEG/deg.v".
        m = 144
        DATA_PRE = 0
        DATA_SHIFT = 1
    Found 144-bit register for signal <poly_in_reg>.
    Found 4-bit register for signal <poly_deg_out>.
    Found 3-bit register for signal <CurrentState>.
    Found 1-bit register for signal <deg_done>.
    Found finite state machine <FSM_3> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_b (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <poly_deg_out[3]_GND_68_o_sub_12_OUT> created at line 113.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 149 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DEG> synthesized.

Synthesizing Unit <GOPF_EVAL>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/alu1/GOPF_EVAL/gopf_eval.v".
        m = 144
        DATA_PRE = 0
        DATA_SHIFT = 1
        DATA_MAC = 2
WARNING:Xst:647 - Input <gopf<144:144>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 144-bit register for signal <gopf_reg>.
    Found 144-bit register for signal <gf2e_element_reg>.
    Found 144-bit register for signal <mul_o_in_reg>.
    Found 144-bit register for signal <mul_t_in_reg>.
    Found 3-bit register for signal <CurrentState>.
    Found 1-bit register for signal <finish>.
    Found 1-bit register for signal <eval_done>.
    Found 144-bit register for signal <mul_add_in_reg>.
    Found finite state machine <FSM_4> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_b (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 722 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <GOPF_EVAL> synthesized.

Synthesizing Unit <prng_lcg>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/prng/prng_lcg.v".
        ST_PRE = 0
        SEED_UPDATE = 1
        RNG_GEN = 2
    Found 25-bit register for signal <prng_t_reg>.
    Found 25-bit register for signal <prng_r_dat>.
    Found 2-bit register for signal <CurrentState>.
    Found 2-bit register for signal <prng_typ_reg>.
    Found 3-bit register for signal <cnt>.
    Found 32-bit register for signal <prng_seed_reg>.
    Found finite state machine <FSM_5> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_b (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <cnt[2]_GND_70_o_add_11_OUT> created at line 132.
    Found 32-bit adder for signal <lcg_arith> created at line 140.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  87 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <prng_lcg> synthesized.

Synthesizing Unit <MUL_32bit>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/prng/MUL_32bit.v".
        n = 32
    Found 16-bit register for signal <BHBLAdd>.
    Found 32-bit register for signal <z0_reg0>.
    Found 32-bit register for signal <z0_reg1>.
    Found 32-bit register for signal <z1_reg1>.
    Found 32-bit register for signal <z2_reg0>.
    Found 32-bit register for signal <z2_reg1>.
    Found 64-bit register for signal <result>.
    Found 16-bit register for signal <AHALAdd>.
    Found 32-bit subtractor for signal <z1_tmp[31]_z0_reg0[31]_sub_1_OUT> created at line 68.
    Found 32-bit subtractor for signal <z1> created at line 68.
    Found 16-bit adder for signal <multiplicand[31]_multiplicand[15]_add_3_OUT> created at line 73.
    Found 33-bit adder for signal <n0045[32:0]> created at line 108.
    Found 48-bit adder for signal <GND_71_o_z2_reg1[31]_add_20_OUT> created at line 108.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 256 D-type flip-flop(s).
Unit <MUL_32bit> synthesized.

Synthesizing Unit <sprf>.
    Related source file is "/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/sprf/sprf.v".
    Found 1-bit register for signal <r<0><142>>.
    Found 1-bit register for signal <r<0><141>>.
    Found 1-bit register for signal <r<0><140>>.
    Found 1-bit register for signal <r<0><139>>.
    Found 1-bit register for signal <r<0><138>>.
    Found 1-bit register for signal <r<0><137>>.
    Found 1-bit register for signal <r<0><136>>.
    Found 1-bit register for signal <r<0><135>>.
    Found 1-bit register for signal <r<0><134>>.
    Found 1-bit register for signal <r<0><133>>.
    Found 1-bit register for signal <r<0><132>>.
    Found 1-bit register for signal <r<0><131>>.
    Found 1-bit register for signal <r<0><130>>.
    Found 1-bit register for signal <r<0><129>>.
    Found 1-bit register for signal <r<0><128>>.
    Found 1-bit register for signal <r<0><127>>.
    Found 1-bit register for signal <r<0><126>>.
    Found 1-bit register for signal <r<0><125>>.
    Found 1-bit register for signal <r<0><124>>.
    Found 1-bit register for signal <r<0><123>>.
    Found 1-bit register for signal <r<0><122>>.
    Found 1-bit register for signal <r<0><121>>.
    Found 1-bit register for signal <r<0><120>>.
    Found 1-bit register for signal <r<0><119>>.
    Found 1-bit register for signal <r<0><118>>.
    Found 1-bit register for signal <r<0><117>>.
    Found 1-bit register for signal <r<0><116>>.
    Found 1-bit register for signal <r<0><115>>.
    Found 1-bit register for signal <r<0><114>>.
    Found 1-bit register for signal <r<0><113>>.
    Found 1-bit register for signal <r<0><112>>.
    Found 1-bit register for signal <r<0><111>>.
    Found 1-bit register for signal <r<0><110>>.
    Found 1-bit register for signal <r<0><109>>.
    Found 1-bit register for signal <r<0><108>>.
    Found 1-bit register for signal <r<0><107>>.
    Found 1-bit register for signal <r<0><106>>.
    Found 1-bit register for signal <r<0><105>>.
    Found 1-bit register for signal <r<0><104>>.
    Found 1-bit register for signal <r<0><103>>.
    Found 1-bit register for signal <r<0><102>>.
    Found 1-bit register for signal <r<0><101>>.
    Found 1-bit register for signal <r<0><100>>.
    Found 1-bit register for signal <r<0><99>>.
    Found 1-bit register for signal <r<0><98>>.
    Found 1-bit register for signal <r<0><97>>.
    Found 1-bit register for signal <r<0><96>>.
    Found 1-bit register for signal <r<0><95>>.
    Found 1-bit register for signal <r<0><94>>.
    Found 1-bit register for signal <r<0><93>>.
    Found 1-bit register for signal <r<0><92>>.
    Found 1-bit register for signal <r<0><91>>.
    Found 1-bit register for signal <r<0><90>>.
    Found 1-bit register for signal <r<0><89>>.
    Found 1-bit register for signal <r<0><88>>.
    Found 1-bit register for signal <r<0><87>>.
    Found 1-bit register for signal <r<0><86>>.
    Found 1-bit register for signal <r<0><85>>.
    Found 1-bit register for signal <r<0><84>>.
    Found 1-bit register for signal <r<0><83>>.
    Found 1-bit register for signal <r<0><82>>.
    Found 1-bit register for signal <r<0><81>>.
    Found 1-bit register for signal <r<0><80>>.
    Found 1-bit register for signal <r<0><79>>.
    Found 1-bit register for signal <r<0><78>>.
    Found 1-bit register for signal <r<0><77>>.
    Found 1-bit register for signal <r<0><76>>.
    Found 1-bit register for signal <r<0><75>>.
    Found 1-bit register for signal <r<0><74>>.
    Found 1-bit register for signal <r<0><73>>.
    Found 1-bit register for signal <r<0><72>>.
    Found 1-bit register for signal <r<0><71>>.
    Found 1-bit register for signal <r<0><70>>.
    Found 1-bit register for signal <r<0><69>>.
    Found 1-bit register for signal <r<0><68>>.
    Found 1-bit register for signal <r<0><67>>.
    Found 1-bit register for signal <r<0><66>>.
    Found 1-bit register for signal <r<0><65>>.
    Found 1-bit register for signal <r<0><64>>.
    Found 1-bit register for signal <r<0><63>>.
    Found 1-bit register for signal <r<0><62>>.
    Found 1-bit register for signal <r<0><61>>.
    Found 1-bit register for signal <r<0><60>>.
    Found 1-bit register for signal <r<0><59>>.
    Found 1-bit register for signal <r<0><58>>.
    Found 1-bit register for signal <r<0><57>>.
    Found 1-bit register for signal <r<0><56>>.
    Found 1-bit register for signal <r<0><55>>.
    Found 1-bit register for signal <r<0><54>>.
    Found 1-bit register for signal <r<0><53>>.
    Found 1-bit register for signal <r<0><52>>.
    Found 1-bit register for signal <r<0><51>>.
    Found 1-bit register for signal <r<0><50>>.
    Found 1-bit register for signal <r<0><49>>.
    Found 1-bit register for signal <r<0><48>>.
    Found 1-bit register for signal <r<0><47>>.
    Found 1-bit register for signal <r<0><46>>.
    Found 1-bit register for signal <r<0><45>>.
    Found 1-bit register for signal <r<0><44>>.
    Found 1-bit register for signal <r<0><43>>.
    Found 1-bit register for signal <r<0><42>>.
    Found 1-bit register for signal <r<0><41>>.
    Found 1-bit register for signal <r<0><40>>.
    Found 1-bit register for signal <r<0><39>>.
    Found 1-bit register for signal <r<0><38>>.
    Found 1-bit register for signal <r<0><37>>.
    Found 1-bit register for signal <r<0><36>>.
    Found 1-bit register for signal <r<0><35>>.
    Found 1-bit register for signal <r<0><34>>.
    Found 1-bit register for signal <r<0><33>>.
    Found 1-bit register for signal <r<0><32>>.
    Found 1-bit register for signal <r<0><31>>.
    Found 1-bit register for signal <r<0><30>>.
    Found 1-bit register for signal <r<0><29>>.
    Found 1-bit register for signal <r<0><28>>.
    Found 1-bit register for signal <r<0><27>>.
    Found 1-bit register for signal <r<0><26>>.
    Found 1-bit register for signal <r<0><25>>.
    Found 1-bit register for signal <r<0><24>>.
    Found 1-bit register for signal <r<0><23>>.
    Found 1-bit register for signal <r<0><22>>.
    Found 1-bit register for signal <r<0><21>>.
    Found 1-bit register for signal <r<0><20>>.
    Found 1-bit register for signal <r<0><19>>.
    Found 1-bit register for signal <r<0><18>>.
    Found 1-bit register for signal <r<0><17>>.
    Found 1-bit register for signal <r<0><16>>.
    Found 1-bit register for signal <r<0><15>>.
    Found 1-bit register for signal <r<0><14>>.
    Found 1-bit register for signal <r<0><13>>.
    Found 1-bit register for signal <r<0><12>>.
    Found 1-bit register for signal <r<0><11>>.
    Found 1-bit register for signal <r<0><10>>.
    Found 1-bit register for signal <r<0><9>>.
    Found 1-bit register for signal <r<0><8>>.
    Found 1-bit register for signal <r<0><7>>.
    Found 1-bit register for signal <r<0><6>>.
    Found 1-bit register for signal <r<0><5>>.
    Found 1-bit register for signal <r<0><4>>.
    Found 1-bit register for signal <r<0><3>>.
    Found 1-bit register for signal <r<0><2>>.
    Found 1-bit register for signal <r<0><1>>.
    Found 1-bit register for signal <r<0><0>>.
    Found 1-bit register for signal <r<1><143>>.
    Found 1-bit register for signal <r<1><142>>.
    Found 1-bit register for signal <r<1><141>>.
    Found 1-bit register for signal <r<1><140>>.
    Found 1-bit register for signal <r<1><139>>.
    Found 1-bit register for signal <r<1><138>>.
    Found 1-bit register for signal <r<1><137>>.
    Found 1-bit register for signal <r<1><136>>.
    Found 1-bit register for signal <r<1><135>>.
    Found 1-bit register for signal <r<1><134>>.
    Found 1-bit register for signal <r<1><133>>.
    Found 1-bit register for signal <r<1><132>>.
    Found 1-bit register for signal <r<1><131>>.
    Found 1-bit register for signal <r<1><130>>.
    Found 1-bit register for signal <r<1><129>>.
    Found 1-bit register for signal <r<1><128>>.
    Found 1-bit register for signal <r<1><127>>.
    Found 1-bit register for signal <r<1><126>>.
    Found 1-bit register for signal <r<1><125>>.
    Found 1-bit register for signal <r<1><124>>.
    Found 1-bit register for signal <r<1><123>>.
    Found 1-bit register for signal <r<1><122>>.
    Found 1-bit register for signal <r<1><121>>.
    Found 1-bit register for signal <r<1><120>>.
    Found 1-bit register for signal <r<1><119>>.
    Found 1-bit register for signal <r<1><118>>.
    Found 1-bit register for signal <r<1><117>>.
    Found 1-bit register for signal <r<1><116>>.
    Found 1-bit register for signal <r<1><115>>.
    Found 1-bit register for signal <r<1><114>>.
    Found 1-bit register for signal <r<1><113>>.
    Found 1-bit register for signal <r<1><112>>.
    Found 1-bit register for signal <r<1><111>>.
    Found 1-bit register for signal <r<1><110>>.
    Found 1-bit register for signal <r<1><109>>.
    Found 1-bit register for signal <r<1><108>>.
    Found 1-bit register for signal <r<1><107>>.
    Found 1-bit register for signal <r<1><106>>.
    Found 1-bit register for signal <r<1><105>>.
    Found 1-bit register for signal <r<1><104>>.
    Found 1-bit register for signal <r<1><103>>.
    Found 1-bit register for signal <r<1><102>>.
    Found 1-bit register for signal <r<1><101>>.
    Found 1-bit register for signal <r<1><100>>.
    Found 1-bit register for signal <r<1><99>>.
    Found 1-bit register for signal <r<1><98>>.
    Found 1-bit register for signal <r<1><97>>.
    Found 1-bit register for signal <r<1><96>>.
    Found 1-bit register for signal <r<1><95>>.
    Found 1-bit register for signal <r<1><94>>.
    Found 1-bit register for signal <r<1><93>>.
    Found 1-bit register for signal <r<1><92>>.
    Found 1-bit register for signal <r<1><91>>.
    Found 1-bit register for signal <r<1><90>>.
    Found 1-bit register for signal <r<1><89>>.
    Found 1-bit register for signal <r<1><88>>.
    Found 1-bit register for signal <r<1><87>>.
    Found 1-bit register for signal <r<1><86>>.
    Found 1-bit register for signal <r<1><85>>.
    Found 1-bit register for signal <r<1><84>>.
    Found 1-bit register for signal <r<1><83>>.
    Found 1-bit register for signal <r<1><82>>.
    Found 1-bit register for signal <r<1><81>>.
    Found 1-bit register for signal <r<1><80>>.
    Found 1-bit register for signal <r<1><79>>.
    Found 1-bit register for signal <r<1><78>>.
    Found 1-bit register for signal <r<1><77>>.
    Found 1-bit register for signal <r<1><76>>.
    Found 1-bit register for signal <r<1><75>>.
    Found 1-bit register for signal <r<1><74>>.
    Found 1-bit register for signal <r<1><73>>.
    Found 1-bit register for signal <r<1><72>>.
    Found 1-bit register for signal <r<1><71>>.
    Found 1-bit register for signal <r<1><70>>.
    Found 1-bit register for signal <r<1><69>>.
    Found 1-bit register for signal <r<1><68>>.
    Found 1-bit register for signal <r<1><67>>.
    Found 1-bit register for signal <r<1><66>>.
    Found 1-bit register for signal <r<1><65>>.
    Found 1-bit register for signal <r<1><64>>.
    Found 1-bit register for signal <r<1><63>>.
    Found 1-bit register for signal <r<1><62>>.
    Found 1-bit register for signal <r<1><61>>.
    Found 1-bit register for signal <r<1><60>>.
    Found 1-bit register for signal <r<1><59>>.
    Found 1-bit register for signal <r<1><58>>.
    Found 1-bit register for signal <r<1><57>>.
    Found 1-bit register for signal <r<1><56>>.
    Found 1-bit register for signal <r<1><55>>.
    Found 1-bit register for signal <r<1><54>>.
    Found 1-bit register for signal <r<1><53>>.
    Found 1-bit register for signal <r<1><52>>.
    Found 1-bit register for signal <r<1><51>>.
    Found 1-bit register for signal <r<1><50>>.
    Found 1-bit register for signal <r<1><49>>.
    Found 1-bit register for signal <r<1><48>>.
    Found 1-bit register for signal <r<1><47>>.
    Found 1-bit register for signal <r<1><46>>.
    Found 1-bit register for signal <r<1><45>>.
    Found 1-bit register for signal <r<1><44>>.
    Found 1-bit register for signal <r<1><43>>.
    Found 1-bit register for signal <r<1><42>>.
    Found 1-bit register for signal <r<1><41>>.
    Found 1-bit register for signal <r<1><40>>.
    Found 1-bit register for signal <r<1><39>>.
    Found 1-bit register for signal <r<1><38>>.
    Found 1-bit register for signal <r<1><37>>.
    Found 1-bit register for signal <r<1><36>>.
    Found 1-bit register for signal <r<1><35>>.
    Found 1-bit register for signal <r<1><34>>.
    Found 1-bit register for signal <r<1><33>>.
    Found 1-bit register for signal <r<1><32>>.
    Found 1-bit register for signal <r<1><31>>.
    Found 1-bit register for signal <r<1><30>>.
    Found 1-bit register for signal <r<1><29>>.
    Found 1-bit register for signal <r<1><28>>.
    Found 1-bit register for signal <r<1><27>>.
    Found 1-bit register for signal <r<1><26>>.
    Found 1-bit register for signal <r<1><25>>.
    Found 1-bit register for signal <r<1><24>>.
    Found 1-bit register for signal <r<1><23>>.
    Found 1-bit register for signal <r<1><22>>.
    Found 1-bit register for signal <r<1><21>>.
    Found 1-bit register for signal <r<1><20>>.
    Found 1-bit register for signal <r<1><19>>.
    Found 1-bit register for signal <r<1><18>>.
    Found 1-bit register for signal <r<1><17>>.
    Found 1-bit register for signal <r<1><16>>.
    Found 1-bit register for signal <r<1><15>>.
    Found 1-bit register for signal <r<1><14>>.
    Found 1-bit register for signal <r<1><13>>.
    Found 1-bit register for signal <r<1><12>>.
    Found 1-bit register for signal <r<1><11>>.
    Found 1-bit register for signal <r<1><10>>.
    Found 1-bit register for signal <r<1><9>>.
    Found 1-bit register for signal <r<1><8>>.
    Found 1-bit register for signal <r<1><7>>.
    Found 1-bit register for signal <r<1><6>>.
    Found 1-bit register for signal <r<1><5>>.
    Found 1-bit register for signal <r<1><4>>.
    Found 1-bit register for signal <r<1><3>>.
    Found 1-bit register for signal <r<1><2>>.
    Found 1-bit register for signal <r<1><1>>.
    Found 1-bit register for signal <r<1><0>>.
    Found 1-bit register for signal <r<0><143>>.
    Found 144-bit subtractor for signal <r[0][143]_GND_73_o_sub_2_OUT> created at line 48.
    Found 144-bit subtractor for signal <r[1][143]_GND_73_o_sub_148_OUT> created at line 60.
    Found 144-bit adder for signal <r[0][143]_GND_73_o_add_0_OUT> created at line 47.
    Found 144-bit adder for signal <r[1][143]_GND_73_o_add_146_OUT> created at line 59.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 288 D-type flip-flop(s).
	inferred 576 Multiplexer(s).
Unit <sprf> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 1
 144-bit adder                                         : 2
 144-bit subtractor                                    : 2
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 2
 33-bit adder                                          : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
 48-bit adder                                          : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 1
 8-bit subtractor                                      : 2
# Registers                                            : 1780
 1-bit register                                        : 1679
 10-bit register                                       : 2
 144-bit register                                      : 33
 145-bit register                                      : 6
 16-bit register                                       : 24
 17-bit register                                       : 2
 19-bit register                                       : 1
 2-bit register                                        : 7
 25-bit register                                       : 2
 3-bit register                                        : 1
 32-bit register                                       : 6
 4-bit register                                        : 9
 43-bit register                                       : 2
 5-bit register                                        : 3
 64-bit register                                       : 1
 8-bit register                                        : 2
# Latches                                              : 36
 1-bit latch                                           : 36
# Comparators                                          : 5
 16-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 1685
 1-bit 2-to-1 multiplexer                              : 1565
 10-bit 2-to-1 multiplexer                             : 1
 144-bit 8-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 70
 17-bit 2-to-1 multiplexer                             : 3
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 20
 43-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 11
 8-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 6
# Xors                                                 : 518
 1-bit xor2                                            : 472
 1-bit xor3                                            : 17
 1-bit xor4                                            : 13
 1-bit xor5                                            : 1
 1-bit xor6                                            : 3
 144-bit xor2                                          : 3
 16-bit xor17                                          : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/MUL_DSP.ngc>.
Loading core <MUL_DSP> for timing and area information for instance <my_MUL_IPCore0>.
Loading core <MUL_DSP> for timing and area information for instance <my_MUL_IPCore1>.
Loading core <MUL_DSP> for timing and area information for instance <my_MUL_IPCore2>.
INFO:Xst:2261 - The FF/Latch <first_fragment_reg_143> in Unit <split> is equivalent to the following 63 FFs/Latches, which will be removed : <first_fragment_reg_142> <first_fragment_reg_141> <first_fragment_reg_140> <first_fragment_reg_139> <first_fragment_reg_138> <first_fragment_reg_137> <first_fragment_reg_136> <first_fragment_reg_135> <first_fragment_reg_134> <first_fragment_reg_133> <first_fragment_reg_132> <first_fragment_reg_131> <first_fragment_reg_130> <first_fragment_reg_129> <first_fragment_reg_128> <first_fragment_reg_127> <first_fragment_reg_126> <first_fragment_reg_125> <first_fragment_reg_124> <first_fragment_reg_123> <first_fragment_reg_122> <first_fragment_reg_121> <first_fragment_reg_120> <first_fragment_reg_119> <first_fragment_reg_118> <first_fragment_reg_117> <first_fragment_reg_116> <first_fragment_reg_115> <first_fragment_reg_114> <first_fragment_reg_113> <first_fragment_reg_112> <first_fragment_reg_111> <first_fragment_reg_110> <first_fragment_reg_109> <first_fragment_reg_108>
   <first_fragment_reg_107> <first_fragment_reg_106> <first_fragment_reg_105> <first_fragment_reg_104> <first_fragment_reg_103> <first_fragment_reg_102> <first_fragment_reg_101> <first_fragment_reg_100> <first_fragment_reg_99> <first_fragment_reg_98> <first_fragment_reg_97> <first_fragment_reg_96> <first_fragment_reg_95> <first_fragment_reg_94> <first_fragment_reg_93> <first_fragment_reg_92> <first_fragment_reg_91> <first_fragment_reg_90> <first_fragment_reg_89> <first_fragment_reg_88> <first_fragment_reg_87> <first_fragment_reg_86> <first_fragment_reg_85> <first_fragment_reg_84> <first_fragment_reg_83> <first_fragment_reg_82> <first_fragment_reg_81> <first_fragment_reg_80> 
INFO:Xst:2261 - The FF/Latch <second_fragment_reg_143> in Unit <split> is equivalent to the following 79 FFs/Latches, which will be removed : <second_fragment_reg_142> <second_fragment_reg_141> <second_fragment_reg_140> <second_fragment_reg_139> <second_fragment_reg_138> <second_fragment_reg_137> <second_fragment_reg_136> <second_fragment_reg_135> <second_fragment_reg_134> <second_fragment_reg_133> <second_fragment_reg_132> <second_fragment_reg_131> <second_fragment_reg_130> <second_fragment_reg_129> <second_fragment_reg_128> <second_fragment_reg_127> <second_fragment_reg_126> <second_fragment_reg_125> <second_fragment_reg_124> <second_fragment_reg_123> <second_fragment_reg_122> <second_fragment_reg_121> <second_fragment_reg_120> <second_fragment_reg_119> <second_fragment_reg_118> <second_fragment_reg_117> <second_fragment_reg_116> <second_fragment_reg_115> <second_fragment_reg_114> <second_fragment_reg_113> <second_fragment_reg_112> <second_fragment_reg_111> <second_fragment_reg_110>
   <second_fragment_reg_109> <second_fragment_reg_108> <second_fragment_reg_107> <second_fragment_reg_106> <second_fragment_reg_105> <second_fragment_reg_104> <second_fragment_reg_103> <second_fragment_reg_102> <second_fragment_reg_101> <second_fragment_reg_100> <second_fragment_reg_99> <second_fragment_reg_98> <second_fragment_reg_97> <second_fragment_reg_96> <second_fragment_reg_95> <second_fragment_reg_94> <second_fragment_reg_93> <second_fragment_reg_92> <second_fragment_reg_91> <second_fragment_reg_90> <second_fragment_reg_89> <second_fragment_reg_88> <second_fragment_reg_87> <second_fragment_reg_86> <second_fragment_reg_85> <second_fragment_reg_84> <second_fragment_reg_83> <second_fragment_reg_82> <second_fragment_reg_81> <second_fragment_reg_80> <second_fragment_reg_79> <second_fragment_reg_78> <second_fragment_reg_77> <second_fragment_reg_76> <second_fragment_reg_75> <second_fragment_reg_74> <second_fragment_reg_73> <second_fragment_reg_72> <second_fragment_reg_71> <second_fragment_reg_70>
   <second_fragment_reg_69> <second_fragment_reg_68> <second_fragment_reg_67> <second_fragment_reg_66> <second_fragment_reg_65> <second_fragment_reg_64> 
INFO:Xst:2261 - The FF/Latch <BHBLAdd_0> in Unit <multiplier> is equivalent to the following 5 FFs/Latches, which will be removed : <BHBLAdd_1> <BHBLAdd_4> <BHBLAdd_5> <BHBLAdd_12> <BHBLAdd_15> 
INFO:Xst:2261 - The FF/Latch <BHBLAdd_2> in Unit <multiplier> is equivalent to the following 9 FFs/Latches, which will be removed : <BHBLAdd_3> <BHBLAdd_6> <BHBLAdd_7> <BHBLAdd_8> <BHBLAdd_9> <BHBLAdd_10> <BHBLAdd_11> <BHBLAdd_13> <BHBLAdd_14> 
INFO:Xst:2261 - The FF/Latch <prng_r_dat_15> in Unit <prng> is equivalent to the following 9 FFs/Latches, which will be removed : <prng_r_dat_16> <prng_r_dat_17> <prng_r_dat_18> <prng_r_dat_19> <prng_r_dat_20> <prng_r_dat_21> <prng_r_dat_22> <prng_r_dat_23> <prng_r_dat_24> 
INFO:Xst:2261 - The FF/Latch <src_dst_delay_7> in Unit <opr_decoder> is equivalent to the following 3 FFs/Latches, which will be removed : <src_dst_delay_6> <src_dst_delay_5> <src_dst_delay_3> 
WARNING:Xst:1710 - FF/Latch <pcif_to_wrp_en_b_reg> (without init value) has a constant value of 0 in block <imem_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <first_fragment_reg_143> (without init value) has a constant value of 0 in block <split>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <second_fragment_reg_143> (without init value) has a constant value of 0 in block <split>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BHBLAdd_0> (without init value) has a constant value of 1 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BHBLAdd_2> (without init value) has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prng_t_reg_16> (without init value) has a constant value of 0 in block <prng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prng_t_reg_17> (without init value) has a constant value of 0 in block <prng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prng_t_reg_18> (without init value) has a constant value of 0 in block <prng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prng_t_reg_19> (without init value) has a constant value of 0 in block <prng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prng_t_reg_20> (without init value) has a constant value of 0 in block <prng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prng_t_reg_21> (without init value) has a constant value of 0 in block <prng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prng_t_reg_22> (without init value) has a constant value of 0 in block <prng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prng_t_reg_23> (without init value) has a constant value of 0 in block <prng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prng_t_reg_24> (without init value) has a constant value of 0 in block <prng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prng_r_dat_15> (without init value) has a constant value of 0 in block <prng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sprfwrp_to_wrp_addr_reg_12> of sequential type is unconnected in block <dmem_wrapper>.
WARNING:Xst:2677 - Node <sprfwrp_to_wrp_addr_reg_13> of sequential type is unconnected in block <dmem_wrapper>.
WARNING:Xst:2677 - Node <sprfwrp_to_wrp_addr_reg_14> of sequential type is unconnected in block <dmem_wrapper>.
WARNING:Xst:2677 - Node <sprfwrp_to_wrp_addr_reg_15> of sequential type is unconnected in block <dmem_wrapper>.
WARNING:Xst:2677 - Node <sprfwrp_to_wrp_addr_reg_16> of sequential type is unconnected in block <dmem_wrapper>.
WARNING:Xst:2677 - Node <gprf_bus1_r_dat_144> of sequential type is unconnected in block <alu_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_25> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_26> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_27> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_28> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_29> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_30> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_31> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_32> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_33> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_34> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_35> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_36> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_37> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_38> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_39> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_40> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_41> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_42> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_43> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_44> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_45> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_46> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_47> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_48> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_49> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_50> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_51> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_52> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_53> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_54> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_55> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_56> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_57> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_58> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_59> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_60> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_61> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_62> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_63> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_64> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_65> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_66> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_67> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_68> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_69> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_70> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_71> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_72> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_73> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_74> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_75> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_76> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_77> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_78> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_79> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_80> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_81> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_82> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_83> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_84> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_85> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_86> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_87> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_88> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_89> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_90> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_91> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_92> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_93> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_94> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_95> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_96> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_97> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_98> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_99> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_100> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_101> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_102> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_103> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_104> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_105> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_106> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_107> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_108> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_109> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_110> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_111> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_112> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_113> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_114> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_115> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_116> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_117> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_118> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_119> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_120> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_121> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_122> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_123> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_124> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_125> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_126> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_127> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_128> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_129> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_130> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_131> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_132> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_133> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_134> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_135> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_136> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_137> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_138> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_139> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_140> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_141> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_142> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_143> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <dividend_reg_144> of sequential type is unconnected in block <gopf_div>.
WARNING:Xst:2677 - Node <gopf_reg_143> of sequential type is unconnected in block <gopf_eval>.
WARNING:Xst:2677 - Node <gopf_reg_142> of sequential type is unconnected in block <gopf_eval>.
WARNING:Xst:2677 - Node <gopf_reg_141> of sequential type is unconnected in block <gopf_eval>.
WARNING:Xst:2677 - Node <gopf_reg_140> of sequential type is unconnected in block <gopf_eval>.
WARNING:Xst:2677 - Node <gopf_reg_139> of sequential type is unconnected in block <gopf_eval>.
WARNING:Xst:2677 - Node <gopf_reg_138> of sequential type is unconnected in block <gopf_eval>.
WARNING:Xst:2677 - Node <gopf_reg_137> of sequential type is unconnected in block <gopf_eval>.
WARNING:Xst:2677 - Node <gopf_reg_136> of sequential type is unconnected in block <gopf_eval>.
WARNING:Xst:2677 - Node <gopf_reg_135> of sequential type is unconnected in block <gopf_eval>.
WARNING:Xst:2677 - Node <gopf_reg_134> of sequential type is unconnected in block <gopf_eval>.
WARNING:Xst:2677 - Node <gopf_reg_133> of sequential type is unconnected in block <gopf_eval>.
WARNING:Xst:2677 - Node <gopf_reg_132> of sequential type is unconnected in block <gopf_eval>.
WARNING:Xst:2677 - Node <gopf_reg_131> of sequential type is unconnected in block <gopf_eval>.
WARNING:Xst:2677 - Node <gopf_reg_130> of sequential type is unconnected in block <gopf_eval>.
WARNING:Xst:2677 - Node <gopf_reg_129> of sequential type is unconnected in block <gopf_eval>.
WARNING:Xst:2677 - Node <gopf_reg_128> of sequential type is unconnected in block <gopf_eval>.
WARNING:Xst:2677 - Node <alu_mod_reg_144> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <result_32> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_33> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_34> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_35> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_36> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_37> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_38> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_39> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_40> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_41> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_42> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_43> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_44> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_45> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_46> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_47> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_48> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_49> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_50> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_51> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_52> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_53> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_54> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_55> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_56> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_57> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_58> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_59> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_60> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_61> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_62> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <result_63> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2404 -  FFs/Latches <sprfwrp_to_wrp_addr_reg<16:12>> (without init value) have a constant value of 0 in block <dmem_wrapper>.
WARNING:Xst:2404 -  FFs/Latches <gprf_bus1_r_dat<144:144>> (without init value) have a constant value of 0 in block <alu_wrapper>.
WARNING:Xst:2404 -  FFs/Latches <gprf_t_dat<143:26>> (without init value) have a constant value of 0 in block <prng_wrapper>.
WARNING:Xst:2404 -  FFs/Latches <prng_r_dat<24:15>> (without init value) have a constant value of 0 in block <prng_lcg>.

Synthesizing (advanced) Unit <GOPF_MUL>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <GOPF_MUL> synthesized (advanced).

Synthesizing (advanced) Unit <SPLIT>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <SPLIT> synthesized (advanced).

Synthesizing (advanced) Unit <pc_if>.
The following registers are absorbed into counter <mv_PC>: 1 register on signal <mv_PC>.
Unit <pc_if> synthesized (advanced).

Synthesizing (advanced) Unit <prng_lcg>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <prng_lcg> synthesized (advanced).
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_17> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_18> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_19> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_20> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_21> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_22> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_23> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_24> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_25> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_26> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_27> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_28> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_29> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_30> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_31> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_32> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_33> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_34> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_35> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_36> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_37> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_38> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_39> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_40> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_41> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_42> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_43> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_44> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_45> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_46> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_47> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_48> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_49> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_50> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_51> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_52> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_53> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_54> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_55> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_56> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_57> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_58> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_59> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_60> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_61> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_62> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_63> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_64> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_65> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_66> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_67> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_68> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_69> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_70> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_71> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_72> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_73> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_74> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_75> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_76> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_77> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_78> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_79> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_80> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_81> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_82> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_83> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_84> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_85> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_86> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_87> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_88> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_89> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_90> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_91> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_92> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_93> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_94> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_95> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_96> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_97> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_98> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_99> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_100> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_101> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_102> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_103> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_104> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_105> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_106> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_107> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_108> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_109> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_110> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_111> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_112> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_113> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_114> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_115> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_116> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_117> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_118> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_119> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_120> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_121> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_122> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_123> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_124> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_125> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_126> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_127> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_128> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_129> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_130> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_131> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_132> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_133> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_134> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_135> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_136> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_137> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_138> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_139> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_140> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_141> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_142> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_to_wrp_dat2_reg_143> of sequential type is unconnected in block <gprf_wrapper>.
WARNING:Xst:2677 - Node <gprf_t_dat_25> of sequential type is unconnected in block <prng_wrapper>.
WARNING:Xst:2677 - Node <alu_mod_reg_144> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <dividend_reg_144> of sequential type is unconnected in block <GOPF_DIV>.
WARNING:Xst:2677 - Node <gopf_reg_143> of sequential type is unconnected in block <GOPF_EVAL>.
WARNING:Xst:2677 - Node <gopf_reg_142> of sequential type is unconnected in block <GOPF_EVAL>.
WARNING:Xst:2677 - Node <gopf_reg_141> of sequential type is unconnected in block <GOPF_EVAL>.
WARNING:Xst:2677 - Node <gopf_reg_140> of sequential type is unconnected in block <GOPF_EVAL>.
WARNING:Xst:2677 - Node <gopf_reg_139> of sequential type is unconnected in block <GOPF_EVAL>.
WARNING:Xst:2677 - Node <gopf_reg_138> of sequential type is unconnected in block <GOPF_EVAL>.
WARNING:Xst:2677 - Node <gopf_reg_137> of sequential type is unconnected in block <GOPF_EVAL>.
WARNING:Xst:2677 - Node <gopf_reg_136> of sequential type is unconnected in block <GOPF_EVAL>.
WARNING:Xst:2677 - Node <gopf_reg_135> of sequential type is unconnected in block <GOPF_EVAL>.
WARNING:Xst:2677 - Node <gopf_reg_134> of sequential type is unconnected in block <GOPF_EVAL>.
WARNING:Xst:2677 - Node <gopf_reg_133> of sequential type is unconnected in block <GOPF_EVAL>.
WARNING:Xst:2677 - Node <gopf_reg_132> of sequential type is unconnected in block <GOPF_EVAL>.
WARNING:Xst:2677 - Node <gopf_reg_131> of sequential type is unconnected in block <GOPF_EVAL>.
WARNING:Xst:2677 - Node <gopf_reg_130> of sequential type is unconnected in block <GOPF_EVAL>.
WARNING:Xst:2677 - Node <gopf_reg_129> of sequential type is unconnected in block <GOPF_EVAL>.
WARNING:Xst:2677 - Node <gopf_reg_128> of sequential type is unconnected in block <GOPF_EVAL>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 19
 144-bit adder                                         : 2
 144-bit subtractor                                    : 2
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 26-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 2
 33-bit adder                                          : 1
 4-bit subtractor                                      : 2
 48-bit adder                                          : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 1
 8-bit subtractor                                      : 2
# Counters                                             : 4
 10-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 7933
 Flip-Flops                                            : 7933
# Comparators                                          : 5
 16-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 1709
 1-bit 2-to-1 multiplexer                              : 1595
 144-bit 8-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 68
 17-bit 2-to-1 multiplexer                             : 3
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 18
 43-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 11
 8-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 6
# Xors                                                 : 518
 1-bit xor2                                            : 472
 1-bit xor3                                            : 17
 1-bit xor4                                            : 13
 1-bit xor5                                            : 1
 1-bit xor6                                            : 3
 144-bit xor2                                          : 3
 16-bit xor17                                          : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <second_fragment_reg_117> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_116> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_115> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_114> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_113> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_112> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_111> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_110> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_109> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_108> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_107> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_106> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_105> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_104> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_103> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_102> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_101> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_100> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_135> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_134> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_133> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_132> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_131> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_130> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_129> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_128> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_127> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_126> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_125> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_124> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_123> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_122> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_121> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_120> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_119> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_118> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_81> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_80> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_79> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_78> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_77> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_76> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_75> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_74> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_73> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_72> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_71> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_70> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_69> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_68> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_67> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_66> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_65> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_64> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_99> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_98> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_97> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_96> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_95> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_94> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_93> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_92> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_91> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_90> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_89> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_88> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_87> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_86> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_85> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_84> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_83> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_82> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_125> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_124> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_123> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_122> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_121> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_120> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_119> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_118> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_117> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_116> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_115> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_114> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_113> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_112> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_111> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_110> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_109> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_108> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_143> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_142> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_141> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_140> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_139> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_138> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_137> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_136> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_135> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_134> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_133> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_132> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_131> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_130> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_129> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_128> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_127> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_126> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_89> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_88> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_87> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_86> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_85> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_84> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_83> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_82> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_81> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_80> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_143> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_142> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_141> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_140> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_139> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_138> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_137> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <second_fragment_reg_136> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_107> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_106> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_105> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_104> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_103> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_102> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_101> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_100> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_99> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_98> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_97> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_96> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_95> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_94> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_93> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_92> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_91> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_fragment_reg_90> (without init value) has a constant value of 0 in block <SPLIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BHBLAdd_0> (without init value) has a constant value of 1 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_1> (without init value) has a constant value of 1 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_2> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_3> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_4> (without init value) has a constant value of 1 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_5> (without init value) has a constant value of 1 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_6> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_7> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_8> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_9> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_10> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_11> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_12> (without init value) has a constant value of 1 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_13> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_14> (without init value) has a constant value of 0 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BHBLAdd_15> (without init value) has a constant value of 1 in block <MUL_32bit>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mul_add_in_reg_132> in Unit <GOPF_EVAL> is equivalent to the following 8 FFs/Latches, which will be removed : <mul_add_in_reg_116> <mul_add_in_reg_100> <mul_add_in_reg_84> <mul_add_in_reg_68> <mul_add_in_reg_52> <mul_add_in_reg_36> <mul_add_in_reg_20> <mul_add_in_reg_4> 
INFO:Xst:2261 - The FF/Latch <mul_add_in_reg_133> in Unit <GOPF_EVAL> is equivalent to the following 8 FFs/Latches, which will be removed : <mul_add_in_reg_117> <mul_add_in_reg_101> <mul_add_in_reg_85> <mul_add_in_reg_69> <mul_add_in_reg_53> <mul_add_in_reg_37> <mul_add_in_reg_21> <mul_add_in_reg_5> 
INFO:Xst:2261 - The FF/Latch <mul_add_in_reg_134> in Unit <GOPF_EVAL> is equivalent to the following 8 FFs/Latches, which will be removed : <mul_add_in_reg_118> <mul_add_in_reg_102> <mul_add_in_reg_86> <mul_add_in_reg_70> <mul_add_in_reg_54> <mul_add_in_reg_38> <mul_add_in_reg_22> <mul_add_in_reg_6> 
INFO:Xst:2261 - The FF/Latch <mul_add_in_reg_135> in Unit <GOPF_EVAL> is equivalent to the following 8 FFs/Latches, which will be removed : <mul_add_in_reg_119> <mul_add_in_reg_103> <mul_add_in_reg_87> <mul_add_in_reg_71> <mul_add_in_reg_55> <mul_add_in_reg_39> <mul_add_in_reg_23> <mul_add_in_reg_7> 
INFO:Xst:2261 - The FF/Latch <mul_add_in_reg_136> in Unit <GOPF_EVAL> is equivalent to the following 8 FFs/Latches, which will be removed : <mul_add_in_reg_120> <mul_add_in_reg_104> <mul_add_in_reg_88> <mul_add_in_reg_72> <mul_add_in_reg_56> <mul_add_in_reg_40> <mul_add_in_reg_24> <mul_add_in_reg_8> 
INFO:Xst:2261 - The FF/Latch <mul_add_in_reg_142> in Unit <GOPF_EVAL> is equivalent to the following 8 FFs/Latches, which will be removed : <mul_add_in_reg_126> <mul_add_in_reg_110> <mul_add_in_reg_94> <mul_add_in_reg_78> <mul_add_in_reg_62> <mul_add_in_reg_46> <mul_add_in_reg_30> <mul_add_in_reg_14> 
INFO:Xst:2261 - The FF/Latch <mul_add_in_reg_137> in Unit <GOPF_EVAL> is equivalent to the following 8 FFs/Latches, which will be removed : <mul_add_in_reg_121> <mul_add_in_reg_105> <mul_add_in_reg_89> <mul_add_in_reg_73> <mul_add_in_reg_57> <mul_add_in_reg_41> <mul_add_in_reg_25> <mul_add_in_reg_9> 
INFO:Xst:2261 - The FF/Latch <mul_add_in_reg_143> in Unit <GOPF_EVAL> is equivalent to the following 8 FFs/Latches, which will be removed : <mul_add_in_reg_127> <mul_add_in_reg_111> <mul_add_in_reg_95> <mul_add_in_reg_79> <mul_add_in_reg_63> <mul_add_in_reg_47> <mul_add_in_reg_31> <mul_add_in_reg_15> 
INFO:Xst:2261 - The FF/Latch <mul_add_in_reg_138> in Unit <GOPF_EVAL> is equivalent to the following 8 FFs/Latches, which will be removed : <mul_add_in_reg_122> <mul_add_in_reg_106> <mul_add_in_reg_90> <mul_add_in_reg_74> <mul_add_in_reg_58> <mul_add_in_reg_42> <mul_add_in_reg_26> <mul_add_in_reg_10> 
INFO:Xst:2261 - The FF/Latch <mul_add_in_reg_139> in Unit <GOPF_EVAL> is equivalent to the following 8 FFs/Latches, which will be removed : <mul_add_in_reg_123> <mul_add_in_reg_107> <mul_add_in_reg_91> <mul_add_in_reg_75> <mul_add_in_reg_59> <mul_add_in_reg_43> <mul_add_in_reg_27> <mul_add_in_reg_11> 
INFO:Xst:2261 - The FF/Latch <mul_add_in_reg_140> in Unit <GOPF_EVAL> is equivalent to the following 8 FFs/Latches, which will be removed : <mul_add_in_reg_124> <mul_add_in_reg_108> <mul_add_in_reg_92> <mul_add_in_reg_76> <mul_add_in_reg_60> <mul_add_in_reg_44> <mul_add_in_reg_28> <mul_add_in_reg_12> 
INFO:Xst:2261 - The FF/Latch <mul_add_in_reg_129> in Unit <GOPF_EVAL> is equivalent to the following 8 FFs/Latches, which will be removed : <mul_add_in_reg_113> <mul_add_in_reg_97> <mul_add_in_reg_81> <mul_add_in_reg_65> <mul_add_in_reg_49> <mul_add_in_reg_33> <mul_add_in_reg_17> <mul_add_in_reg_1> 
INFO:Xst:2261 - The FF/Latch <mul_add_in_reg_141> in Unit <GOPF_EVAL> is equivalent to the following 8 FFs/Latches, which will be removed : <mul_add_in_reg_125> <mul_add_in_reg_109> <mul_add_in_reg_93> <mul_add_in_reg_77> <mul_add_in_reg_61> <mul_add_in_reg_45> <mul_add_in_reg_29> <mul_add_in_reg_13> 
INFO:Xst:2261 - The FF/Latch <mul_add_in_reg_130> in Unit <GOPF_EVAL> is equivalent to the following 8 FFs/Latches, which will be removed : <mul_add_in_reg_114> <mul_add_in_reg_98> <mul_add_in_reg_82> <mul_add_in_reg_66> <mul_add_in_reg_50> <mul_add_in_reg_34> <mul_add_in_reg_18> <mul_add_in_reg_2> 
INFO:Xst:2261 - The FF/Latch <mul_add_in_reg_131> in Unit <GOPF_EVAL> is equivalent to the following 8 FFs/Latches, which will be removed : <mul_add_in_reg_115> <mul_add_in_reg_99> <mul_add_in_reg_83> <mul_add_in_reg_67> <mul_add_in_reg_51> <mul_add_in_reg_35> <mul_add_in_reg_19> <mul_add_in_reg_3> 
INFO:Xst:2261 - The FF/Latch <mul_add_in_reg_128> in Unit <GOPF_EVAL> is equivalent to the following 8 FFs/Latches, which will be removed : <mul_add_in_reg_112> <mul_add_in_reg_96> <mul_add_in_reg_80> <mul_add_in_reg_64> <mul_add_in_reg_48> <mul_add_in_reg_32> <mul_add_in_reg_16> <mul_add_in_reg_0> 
INFO:Xst:2261 - The FF/Latch <src_dst_delay_7> in Unit <opr_decoder> is equivalent to the following 3 FFs/Latches, which will be removed : <src_dst_delay_6> <src_dst_delay_5> <src_dst_delay_3> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <alu/gopf_mul/FSM_0> on signal <CurrentState[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 011   | 11
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <alu/gopf_div/FSM_1> on signal <CurrentState[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <alu/split/FSM_2> on signal <CurrentState[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 010   | 01
 001   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <alu/deg/FSM_3> on signal <CurrentState[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 0
 001   | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <alu/gopf_eval/FSM_4> on signal <CurrentState[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 010   | 01
 001   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <prng/FSM_5> on signal <CurrentState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
-------------------
INFO:Xst:2261 - The FF/Latch <dividend_degree_done> in Unit <GOPF_DIV> is equivalent to the following FF/Latch, which will be removed : <divisor_degree_done> 
INFO:Xst:2261 - The FF/Latch <my_Inv_Reg0/reg_out0_6> in Unit <ALU_InvGenerator> is equivalent to the following FF/Latch, which will be removed : <my_Inv_Reg1/reg_out_6> 
INFO:Xst:2261 - The FF/Latch <my_Inv_Reg0/reg_out0_7> in Unit <ALU_InvGenerator> is equivalent to the following FF/Latch, which will be removed : <my_Inv_Reg1/reg_out_7> 
INFO:Xst:2261 - The FF/Latch <my_Inv_Reg0/reg_out0_8> in Unit <ALU_InvGenerator> is equivalent to the following FF/Latch, which will be removed : <my_Inv_Reg1/reg_out_8> 
INFO:Xst:2261 - The FF/Latch <my_Inv_Reg0/reg_out0_9> in Unit <ALU_InvGenerator> is equivalent to the following FF/Latch, which will be removed : <my_Inv_Reg1/reg_out_9> 
INFO:Xst:2261 - The FF/Latch <my_Inv_Reg0/reg_out0_10> in Unit <ALU_InvGenerator> is equivalent to the following FF/Latch, which will be removed : <my_Inv_Reg1/reg_out_10> 
INFO:Xst:2261 - The FF/Latch <my_Inv_Reg0/reg_out0_11> in Unit <ALU_InvGenerator> is equivalent to the following FF/Latch, which will be removed : <my_Inv_Reg1/reg_out_11> 
INFO:Xst:2261 - The FF/Latch <my_Inv_Reg0/reg_out0_12> in Unit <ALU_InvGenerator> is equivalent to the following FF/Latch, which will be removed : <my_Inv_Reg1/reg_out_12> 
INFO:Xst:2261 - The FF/Latch <my_Inv_Reg0/reg_out0_13> in Unit <ALU_InvGenerator> is equivalent to the following FF/Latch, which will be removed : <my_Inv_Reg1/reg_out_13> 
INFO:Xst:2261 - The FF/Latch <my_Inv_Reg0/reg_out0_14> in Unit <ALU_InvGenerator> is equivalent to the following FF/Latch, which will be removed : <my_Inv_Reg1/reg_out_14> 
INFO:Xst:2261 - The FF/Latch <my_Inv_Reg0/reg_out0_15> in Unit <ALU_InvGenerator> is equivalent to the following FF/Latch, which will be removed : <my_Inv_Reg1/reg_out_15> 
INFO:Xst:2261 - The FF/Latch <my_Inv_Reg0/reg_out0_0> in Unit <ALU_InvGenerator> is equivalent to the following FF/Latch, which will be removed : <my_Inv_Reg1/reg_out_0> 
INFO:Xst:2261 - The FF/Latch <my_Inv_Reg0/reg_out0_1> in Unit <ALU_InvGenerator> is equivalent to the following FF/Latch, which will be removed : <my_Inv_Reg1/reg_out_1> 
INFO:Xst:2261 - The FF/Latch <my_Inv_Reg0/reg_out0_2> in Unit <ALU_InvGenerator> is equivalent to the following FF/Latch, which will be removed : <my_Inv_Reg1/reg_out_2> 
INFO:Xst:2261 - The FF/Latch <my_Inv_Reg0/reg_out0_3> in Unit <ALU_InvGenerator> is equivalent to the following FF/Latch, which will be removed : <my_Inv_Reg1/reg_out_3> 
INFO:Xst:2261 - The FF/Latch <my_Inv_Reg0/reg_out0_4> in Unit <ALU_InvGenerator> is equivalent to the following FF/Latch, which will be removed : <my_Inv_Reg1/reg_out_4> 
INFO:Xst:2261 - The FF/Latch <my_Inv_Reg0/reg_out0_5> in Unit <ALU_InvGenerator> is equivalent to the following FF/Latch, which will be removed : <my_Inv_Reg1/reg_out_5> 
WARNING:Xst:2016 - Found a loop when searching source clock on port 'opr_code[4]_src_typ[2]_Select_71_o:opr_code[4]_src_typ[2]_Select_71_o'
Last warning will be issued only once.

Optimizing unit <asip_syn> ...

Optimizing unit <MAC_ARRAY> ...

Optimizing unit <MUL_32bit> ...

Optimizing unit <wrapper_top> ...

Optimizing unit <imem_wrapper> ...

Optimizing unit <dmem_wrapper> ...

Optimizing unit <gprf_wrapper> ...

Optimizing unit <alu_wrapper> ...

Optimizing unit <prng_wrapper> ...

Optimizing unit <sprf_wrapper> ...

Optimizing unit <pc_if> ...

Optimizing unit <gprf> ...

Optimizing unit <ALU> ...

Optimizing unit <GOPF_MUL> ...

Optimizing unit <GOPF_DIV> ...

Optimizing unit <ALU_Multiplier> ...

Optimizing unit <ALU_InvGenerator> ...

Optimizing unit <Inv_Ctrl> ...

Optimizing unit <Inv_Exp> ...

Optimizing unit <SPLIT> ...

Optimizing unit <DEG> ...

Optimizing unit <GOPF_EVAL> ...

Optimizing unit <prng_lcg> ...

Optimizing unit <sprf> ...

Optimizing unit <ins_decoder> ...

Optimizing unit <opr_decoder> ...

Optimizing unit <src_decoder> ...

Optimizing unit <dst_decoder> ...
WARNING:Xst:1710 - FF/Latch <prng/prng_t_reg_16> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prng/prng_t_reg_17> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prng/prng_t_reg_18> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prng/prng_t_reg_19> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prng/prng_t_reg_20> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prng/prng_t_reg_21> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prng/prng_t_reg_22> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prng/prng_t_reg_23> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <prng/prng_t_reg_24> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wrapper_top/prng_wrapper/gprf_t_dat_16> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wrapper_top/prng_wrapper/gprf_t_dat_17> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wrapper_top/prng_wrapper/gprf_t_dat_18> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wrapper_top/prng_wrapper/gprf_t_dat_19> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wrapper_top/prng_wrapper/gprf_t_dat_20> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wrapper_top/prng_wrapper/gprf_t_dat_21> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wrapper_top/prng_wrapper/gprf_t_dat_22> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wrapper_top/prng_wrapper/gprf_t_dat_23> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wrapper_top/prng_wrapper/gprf_t_dat_24> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wrapper_top/imem_wrapper/pcif_to_wrp_en_b_reg> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wrapper_top/imem_wrapper/decdst_to_wrp_jmp_addr_reg_18> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/imem_wrapper/decdst_to_wrp_jmp_addr_reg_17> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/imem_wrapper/decdst_to_wrp_jmp_addr_reg_16> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/imem_wrapper/decdst_to_wrp_jmp_addr_reg_15> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/imem_wrapper/decdst_to_wrp_jmp_addr_reg_14> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/imem_wrapper/decdst_to_wrp_jmp_addr_reg_13> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/imem_wrapper/decdst_to_wrp_jmp_addr_reg_12> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/imem_wrapper/decdst_to_wrp_jmp_addr_reg_11> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/imem_wrapper/decdst_to_wrp_jmp_addr_reg_10> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/decdst_to_wrp_indir_addr_sel_reg> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/decdst_to_wrp_indir_addr_sel_tmp> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/gprf_to_wrp_dat2_reg_16> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/gprf_to_wrp_dat2_reg_15> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/gprf_to_wrp_dat2_reg_14> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/gprf_to_wrp_dat2_reg_13> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/gprf_to_wrp_dat2_reg_12> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/gprf_to_wrp_dat2_reg_11> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/gprf_to_wrp_dat2_reg_10> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/gprf_to_wrp_dat2_reg_9> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/gprf_to_wrp_dat2_reg_8> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/gprf_to_wrp_dat2_reg_7> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/gprf_to_wrp_dat2_reg_6> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/gprf_to_wrp_dat2_reg_5> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/gprf_to_wrp_dat2_reg_4> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/gprf_to_wrp_dat2_reg_3> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/gprf_to_wrp_dat2_reg_2> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/gprf_to_wrp_dat2_reg_1> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <wrapper_top/gprf_wrapper/gprf_to_wrp_dat2_reg_0> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <alu/gopf_eval/eval_done> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_63> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_62> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_61> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_60> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_59> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_58> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_57> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_56> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_55> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_54> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_53> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_52> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_51> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_50> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_49> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_48> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_47> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_46> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_45> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_44> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_43> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_42> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_41> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_40> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_39> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_38> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_37> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_36> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_35> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_34> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_33> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/result_32> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/z2_reg1_31> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/z2_reg1_30> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/z2_reg1_29> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/z2_reg1_28> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/z2_reg1_27> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/z2_reg1_26> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/z2_reg1_25> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/z2_reg1_24> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/z2_reg1_23> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/z2_reg1_22> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/z2_reg1_21> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/z2_reg1_20> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/z2_reg1_19> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/z2_reg1_18> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/z2_reg1_17> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <prng/multiplier/z2_reg1_16> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <ins_decoder/dst_decoder/jmp_addr_18> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <ins_decoder/dst_decoder/jmp_addr_16> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <ins_decoder/dst_decoder/jmp_addr_17> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <ins_decoder/dst_decoder/jmp_addr_10> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <ins_decoder/dst_decoder/jmp_addr_11> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <ins_decoder/dst_decoder/jmp_addr_13> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <ins_decoder/dst_decoder/jmp_addr_12> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <ins_decoder/dst_decoder/jmp_addr_14> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:2677 - Node <ins_decoder/dst_decoder/jmp_addr_15> of sequential type is unconnected in block <asip_syn>.
WARNING:Xst:1710 - FF/Latch <alu/gopf_div/quotient_reg_127> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/quotient_reg_126> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/quotient_reg_125> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/quotient_reg_124> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/quotient_reg_123> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/quotient_reg_122> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/quotient_reg_121> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/quotient_reg_120> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/quotient_reg_119> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/quotient_reg_118> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/quotient_reg_117> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/quotient_reg_116> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/quotient_reg_115> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/quotient_reg_114> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/quotient_reg_113> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/quotient_reg_112> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/inv_tmp_reg_127> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/inv_tmp_reg_126> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/inv_tmp_reg_125> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/inv_tmp_reg_124> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/inv_tmp_reg_123> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/inv_tmp_reg_122> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/inv_tmp_reg_121> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/inv_tmp_reg_120> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/inv_tmp_reg_119> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/inv_tmp_reg_118> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/inv_tmp_reg_117> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/inv_tmp_reg_116> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/inv_tmp_reg_115> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/inv_tmp_reg_114> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/inv_tmp_reg_113> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu/gopf_div/inv_tmp_reg_112> (without init value) has a constant value of 0 in block <asip_syn>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_126> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_126> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_131> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_131> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_127> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_127> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_132> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_132> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_128> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_128> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_133> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_133> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_129> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_129> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_134> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_134> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/alu_wrapper/alu_t_sel_tmp1> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/alu_wrapper/alu_o_sel_tmp1> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_140> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_140> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_135> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_135> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/alu_wrapper/alu_t_sel_tmp2> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/alu_wrapper/alu_o_sel_tmp2> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_141> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_141> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_136> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_136> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_137> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_137> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_142> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_142> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_138> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_138> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_143> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_143> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_139> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_139> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/prng_wrapper/prng_typ_sel_tmp1_1> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/prng_wrapper/prng_t_sel_tmp1> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_10> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_10> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_11> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_11> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_12> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_12> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_13> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_13> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_14> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_14> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_15> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_15> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_20> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_20> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_16> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_16> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_21> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_21> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_17> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_17> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_22> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_22> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_18> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_18> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_23> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_23> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_19> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_19> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_24> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_24> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_25> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_25> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_30> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_30> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_26> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_26> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_31> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_31> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_27> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_27> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_32> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_32> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_28> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_28> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_33> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_33> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_29> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_29> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_34> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_34> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_35> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_35> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_40> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_40> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_36> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_36> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_41> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_41> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_37> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_37> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_42> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_42> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_38> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_38> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_43> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_43> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_39> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_39> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_44> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_44> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_45> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_45> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_50> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_50> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_46> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_46> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_51> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_51> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_47> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_47> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_52> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_52> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_48> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_48> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_53> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_53> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_49> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_49> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_54> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_54> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_55> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_55> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_60> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_60> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_56> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_56> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_61> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_61> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_57> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_57> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_62> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_62> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_58> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_58> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_63> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_63> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_59> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_59> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_64> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_64> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_65> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_65> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_70> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_70> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_66> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_66> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_71> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_71> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_67> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_67> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_72> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_72> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_68> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_68> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_73> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_73> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_69> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_69> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_74> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_74> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_75> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_75> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_80> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_80> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_76> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_76> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_81> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_81> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_77> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_77> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_82> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_82> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_78> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_78> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_83> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_83> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_79> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_79> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_84> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_84> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_85> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_85> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_90> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_90> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_86> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_86> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_91> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_91> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_87> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_87> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_92> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_92> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_88> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_88> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_93> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_93> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_89> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_89> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_94> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_94> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_95> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_95> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_96> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_96> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_97> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_97> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_98> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_98> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_99> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_99> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_0> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_0> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_1> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_1> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_2> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_2> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_3> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_3> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_4> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_4> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_5> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_5> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_6> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_6> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_7> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_7> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_8> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_8> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_9> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_9> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_100> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_100> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_101> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_101> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_102> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_102> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_103> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_103> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_104> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_104> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_105> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_105> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_110> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_110> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_106> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_106> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_111> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_111> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_107> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_107> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_112> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_112> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_108> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_108> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_113> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_113> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_109> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_109> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_114> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_114> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_115> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_115> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_120> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_120> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_116> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_116> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_121> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_121> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_117> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_117> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_122> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_122> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_118> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_118> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_123> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_123> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_119> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_119> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_124> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_124> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_125> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_125> 
INFO:Xst:2261 - The FF/Latch <alu/gopf_eval/mul_o_in_reg_130> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <alu/gopf_eval/gf2e_element_reg_130> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_10> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_10> <wrapper_top/sprf_wrapper/sprf_t_dat_10> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_11> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_11> <wrapper_top/sprf_wrapper/sprf_t_dat_11> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_12> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_12> <wrapper_top/sprf_wrapper/sprf_t_dat_12> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_13> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_13> <wrapper_top/sprf_wrapper/sprf_t_dat_13> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_14> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_14> <wrapper_top/sprf_wrapper/sprf_t_dat_14> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_20> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_20> <wrapper_top/sprf_wrapper/sprf_t_dat_20> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_15> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_15> <wrapper_top/sprf_wrapper/sprf_t_dat_15> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_21> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_21> <wrapper_top/sprf_wrapper/sprf_t_dat_21> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_16> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_16> <wrapper_top/sprf_wrapper/sprf_t_dat_16> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_22> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_22> <wrapper_top/sprf_wrapper/sprf_t_dat_22> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_17> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_17> <wrapper_top/sprf_wrapper/sprf_t_dat_17> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_23> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_23> <wrapper_top/sprf_wrapper/sprf_t_dat_23> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_18> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_18> <wrapper_top/sprf_wrapper/sprf_t_dat_18> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_24> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_24> <wrapper_top/sprf_wrapper/sprf_t_dat_24> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_19> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_19> <wrapper_top/sprf_wrapper/sprf_t_dat_19> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_30> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_30> <wrapper_top/sprf_wrapper/sprf_t_dat_30> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_25> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_25> <wrapper_top/sprf_wrapper/sprf_t_dat_25> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_31> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_31> <wrapper_top/sprf_wrapper/sprf_t_dat_31> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_26> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_26> <wrapper_top/sprf_wrapper/sprf_t_dat_26> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_32> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_32> <wrapper_top/sprf_wrapper/sprf_t_dat_32> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_27> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_27> <wrapper_top/sprf_wrapper/sprf_t_dat_27> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_33> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_33> <wrapper_top/sprf_wrapper/sprf_t_dat_33> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_28> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_28> <wrapper_top/sprf_wrapper/sprf_t_dat_28> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_34> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_34> <wrapper_top/sprf_wrapper/sprf_t_dat_34> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_29> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_29> <wrapper_top/sprf_wrapper/sprf_t_dat_29> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_40> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_40> <wrapper_top/sprf_wrapper/sprf_t_dat_40> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_35> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_35> <wrapper_top/sprf_wrapper/sprf_t_dat_35> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_41> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_41> <wrapper_top/sprf_wrapper/sprf_t_dat_41> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_36> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_36> <wrapper_top/sprf_wrapper/sprf_t_dat_36> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_42> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_42> <wrapper_top/sprf_wrapper/sprf_t_dat_42> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_37> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_37> <wrapper_top/sprf_wrapper/sprf_t_dat_37> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_43> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_43> <wrapper_top/sprf_wrapper/sprf_t_dat_43> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_38> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_38> <wrapper_top/sprf_wrapper/sprf_t_dat_38> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_44> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_44> <wrapper_top/sprf_wrapper/sprf_t_dat_44> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_39> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_39> <wrapper_top/sprf_wrapper/sprf_t_dat_39> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_50> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_50> <wrapper_top/sprf_wrapper/sprf_t_dat_50> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_45> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_45> <wrapper_top/sprf_wrapper/sprf_t_dat_45> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_51> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_51> <wrapper_top/sprf_wrapper/sprf_t_dat_51> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_46> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_46> <wrapper_top/sprf_wrapper/sprf_t_dat_46> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_52> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_52> <wrapper_top/sprf_wrapper/sprf_t_dat_52> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_47> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_47> <wrapper_top/sprf_wrapper/sprf_t_dat_47> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_53> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_53> <wrapper_top/sprf_wrapper/sprf_t_dat_53> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_48> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_48> <wrapper_top/sprf_wrapper/sprf_t_dat_48> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_54> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_54> <wrapper_top/sprf_wrapper/sprf_t_dat_54> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_49> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_49> <wrapper_top/sprf_wrapper/sprf_t_dat_49> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_60> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_60> <wrapper_top/sprf_wrapper/sprf_t_dat_60> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_55> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_55> <wrapper_top/sprf_wrapper/sprf_t_dat_55> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_61> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_61> <wrapper_top/sprf_wrapper/sprf_t_dat_61> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_56> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_56> <wrapper_top/sprf_wrapper/sprf_t_dat_56> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_62> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_62> <wrapper_top/sprf_wrapper/sprf_t_dat_62> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_57> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_57> <wrapper_top/sprf_wrapper/sprf_t_dat_57> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_63> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_63> <wrapper_top/sprf_wrapper/sprf_t_dat_63> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_58> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_58> <wrapper_top/sprf_wrapper/sprf_t_dat_58> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_64> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_64> <wrapper_top/sprf_wrapper/sprf_t_dat_64> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_59> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_59> <wrapper_top/sprf_wrapper/sprf_t_dat_59> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_70> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_70> <wrapper_top/sprf_wrapper/sprf_t_dat_70> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_65> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_65> <wrapper_top/sprf_wrapper/sprf_t_dat_65> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_71> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_71> <wrapper_top/sprf_wrapper/sprf_t_dat_71> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_66> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_66> <wrapper_top/sprf_wrapper/sprf_t_dat_66> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_72> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_72> <wrapper_top/sprf_wrapper/sprf_t_dat_72> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_67> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_67> <wrapper_top/sprf_wrapper/sprf_t_dat_67> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_73> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_73> <wrapper_top/sprf_wrapper/sprf_t_dat_73> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_68> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_68> <wrapper_top/sprf_wrapper/sprf_t_dat_68> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_74> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_74> <wrapper_top/sprf_wrapper/sprf_t_dat_74> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_69> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_69> <wrapper_top/sprf_wrapper/sprf_t_dat_69> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_80> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_80> <wrapper_top/sprf_wrapper/sprf_t_dat_80> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_75> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_75> <wrapper_top/sprf_wrapper/sprf_t_dat_75> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_81> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_81> <wrapper_top/sprf_wrapper/sprf_t_dat_81> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_76> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_76> <wrapper_top/sprf_wrapper/sprf_t_dat_76> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_82> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_82> <wrapper_top/sprf_wrapper/sprf_t_dat_82> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_77> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_77> <wrapper_top/sprf_wrapper/sprf_t_dat_77> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_83> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_83> <wrapper_top/sprf_wrapper/sprf_t_dat_83> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_78> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_78> <wrapper_top/sprf_wrapper/sprf_t_dat_78> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_84> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_84> <wrapper_top/sprf_wrapper/sprf_t_dat_84> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_79> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_79> <wrapper_top/sprf_wrapper/sprf_t_dat_79> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_90> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_90> <wrapper_top/sprf_wrapper/sprf_t_dat_90> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_85> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_85> <wrapper_top/sprf_wrapper/sprf_t_dat_85> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_91> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_91> <wrapper_top/sprf_wrapper/sprf_t_dat_91> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_86> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_86> <wrapper_top/sprf_wrapper/sprf_t_dat_86> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_92> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_92> <wrapper_top/sprf_wrapper/sprf_t_dat_92> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_87> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_87> <wrapper_top/sprf_wrapper/sprf_t_dat_87> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_93> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_93> <wrapper_top/sprf_wrapper/sprf_t_dat_93> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_88> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_88> <wrapper_top/sprf_wrapper/sprf_t_dat_88> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_94> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_94> <wrapper_top/sprf_wrapper/sprf_t_dat_94> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_89> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_89> <wrapper_top/sprf_wrapper/sprf_t_dat_89> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_95> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_95> <wrapper_top/sprf_wrapper/sprf_t_dat_95> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_96> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_96> <wrapper_top/sprf_wrapper/sprf_t_dat_96> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_97> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_97> <wrapper_top/sprf_wrapper/sprf_t_dat_97> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_98> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_98> <wrapper_top/sprf_wrapper/sprf_t_dat_98> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_99> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_99> <wrapper_top/sprf_wrapper/sprf_t_dat_99> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_100> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_100> <wrapper_top/sprf_wrapper/sprf_t_dat_100> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_101> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_101> <wrapper_top/sprf_wrapper/sprf_t_dat_101> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_102> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_102> <wrapper_top/sprf_wrapper/sprf_t_dat_102> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_103> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_103> <wrapper_top/sprf_wrapper/sprf_t_dat_103> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_104> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_104> <wrapper_top/sprf_wrapper/sprf_t_dat_104> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_110> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_110> <wrapper_top/sprf_wrapper/sprf_t_dat_110> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_105> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_105> <wrapper_top/sprf_wrapper/sprf_t_dat_105> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_111> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_111> <wrapper_top/sprf_wrapper/sprf_t_dat_111> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_106> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_106> <wrapper_top/sprf_wrapper/sprf_t_dat_106> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_112> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_112> <wrapper_top/sprf_wrapper/sprf_t_dat_112> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_107> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_107> <wrapper_top/sprf_wrapper/sprf_t_dat_107> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_113> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_113> <wrapper_top/sprf_wrapper/sprf_t_dat_113> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_108> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_108> <wrapper_top/sprf_wrapper/sprf_t_dat_108> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_114> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_114> <wrapper_top/sprf_wrapper/sprf_t_dat_114> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_109> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_109> <wrapper_top/sprf_wrapper/sprf_t_dat_109> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_120> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_120> <wrapper_top/sprf_wrapper/sprf_t_dat_120> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_115> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_115> <wrapper_top/sprf_wrapper/sprf_t_dat_115> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_121> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_121> <wrapper_top/sprf_wrapper/sprf_t_dat_121> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_116> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_116> <wrapper_top/sprf_wrapper/sprf_t_dat_116> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_122> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_122> <wrapper_top/sprf_wrapper/sprf_t_dat_122> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_117> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_117> <wrapper_top/sprf_wrapper/sprf_t_dat_117> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_123> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_123> <wrapper_top/sprf_wrapper/sprf_t_dat_123> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_118> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_118> <wrapper_top/sprf_wrapper/sprf_t_dat_118> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_124> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_124> <wrapper_top/sprf_wrapper/sprf_t_dat_124> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_119> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_119> <wrapper_top/sprf_wrapper/sprf_t_dat_119> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_130> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_130> <wrapper_top/sprf_wrapper/sprf_t_dat_130> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_125> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_125> <wrapper_top/sprf_wrapper/sprf_t_dat_125> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_131> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_131> <wrapper_top/sprf_wrapper/sprf_t_dat_131> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_126> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_126> <wrapper_top/sprf_wrapper/sprf_t_dat_126> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_132> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_132> <wrapper_top/sprf_wrapper/sprf_t_dat_132> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_127> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_127> <wrapper_top/sprf_wrapper/sprf_t_dat_127> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_133> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_133> <wrapper_top/sprf_wrapper/sprf_t_dat_133> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_128> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_128> <wrapper_top/sprf_wrapper/sprf_t_dat_128> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_134> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_134> <wrapper_top/sprf_wrapper/sprf_t_dat_134> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_129> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_129> <wrapper_top/sprf_wrapper/sprf_t_dat_129> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_140> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_140> <wrapper_top/sprf_wrapper/sprf_t_dat_140> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_135> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_135> <wrapper_top/sprf_wrapper/sprf_t_dat_135> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_141> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_141> <wrapper_top/sprf_wrapper/sprf_t_dat_141> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_136> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_136> <wrapper_top/sprf_wrapper/sprf_t_dat_136> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_142> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_142> <wrapper_top/sprf_wrapper/sprf_t_dat_142> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_137> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_137> <wrapper_top/sprf_wrapper/sprf_t_dat_137> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_143> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_143> <wrapper_top/sprf_wrapper/sprf_t_dat_143> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_138> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_138> <wrapper_top/sprf_wrapper/sprf_t_dat_138> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_139> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_139> <wrapper_top/sprf_wrapper/sprf_t_dat_139> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/decsrc_to_wrp_imm_tmp_0> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/prng_wrapper/prng_t_dat_tmp1_0> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/decsrc_to_wrp_imm_tmp_1> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/prng_wrapper/prng_t_dat_tmp1_1> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/decsrc_to_wrp_imm_tmp_2> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/prng_wrapper/prng_t_dat_tmp1_2> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/decsrc_to_wrp_imm_tmp_3> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/prng_wrapper/prng_t_dat_tmp1_3> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/decsrc_to_wrp_imm_tmp_4> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/prng_wrapper/prng_t_dat_tmp1_4> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/decsrc_to_wrp_imm_tmp_5> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/prng_wrapper/prng_t_dat_tmp1_5> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/decsrc_to_wrp_imm_tmp_6> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/prng_wrapper/prng_t_dat_tmp1_6> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/decsrc_to_wrp_imm_tmp_7> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/prng_wrapper/prng_t_dat_tmp1_7> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/decsrc_to_wrp_imm_tmp_8> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/prng_wrapper/prng_t_dat_tmp1_8> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/decsrc_to_wrp_imm_tmp_9> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/prng_wrapper/prng_t_dat_tmp1_9> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_0> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_0> <wrapper_top/sprf_wrapper/sprf_t_dat_0> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_1> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_1> <wrapper_top/sprf_wrapper/sprf_t_dat_1> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_2> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_2> <wrapper_top/sprf_wrapper/sprf_t_dat_2> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_3> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_3> <wrapper_top/sprf_wrapper/sprf_t_dat_3> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_4> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_4> <wrapper_top/sprf_wrapper/sprf_t_dat_4> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_5> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_5> <wrapper_top/sprf_wrapper/sprf_t_dat_5> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_6> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_6> <wrapper_top/sprf_wrapper/sprf_t_dat_6> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_7> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_7> <wrapper_top/sprf_wrapper/sprf_t_dat_7> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_8> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_8> <wrapper_top/sprf_wrapper/sprf_t_dat_8> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/gprf_to_wrp_dat1_reg_9> in Unit <asip_syn> is equivalent to the following 2 FFs/Latches, which will be removed : <wrapper_top/alu_wrapper/gprf_bus1_r_dat_9> <wrapper_top/sprf_wrapper/sprf_t_dat_9> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/decsrc_to_wrp_imm_tmp_10> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/prng_wrapper/prng_t_dat_tmp1_10> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/decsrc_to_wrp_imm_tmp_11> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/prng_wrapper/prng_t_dat_tmp1_11> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/decsrc_to_wrp_imm_tmp_12> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/prng_wrapper/prng_t_dat_tmp1_12> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/decsrc_to_wrp_imm_tmp_13> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/prng_wrapper/prng_t_dat_tmp1_13> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/decsrc_to_wrp_imm_tmp_14> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/prng_wrapper/prng_t_dat_tmp1_14> 
INFO:Xst:2261 - The FF/Latch <wrapper_top/gprf_wrapper/decsrc_to_wrp_imm_tmp_15> in Unit <asip_syn> is equivalent to the following FF/Latch, which will be removed : <wrapper_top/prng_wrapper/prng_t_dat_tmp1_15> 
Found area constraint ratio of 100 (+ 5) on block asip_syn, actual ratio is 9.
FlipFlop wrapper_top/alu_wrapper/alu_typ_sel_tmp2_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <asip_syn> :
	Found 4-bit shift register for signal <wrapper_top/gprf_wrapper/decsrc_to_wrp_en_b_reg>.
	Found 2-bit shift register for signal <prng/multiplier/result_15>.
	Found 2-bit shift register for signal <prng/multiplier/result_14>.
	Found 2-bit shift register for signal <prng/multiplier/result_13>.
	Found 2-bit shift register for signal <prng/multiplier/result_12>.
	Found 2-bit shift register for signal <prng/multiplier/result_11>.
	Found 2-bit shift register for signal <prng/multiplier/result_10>.
	Found 2-bit shift register for signal <prng/multiplier/result_9>.
	Found 2-bit shift register for signal <prng/multiplier/result_8>.
	Found 2-bit shift register for signal <prng/multiplier/result_7>.
	Found 2-bit shift register for signal <prng/multiplier/result_6>.
	Found 2-bit shift register for signal <prng/multiplier/result_5>.
	Found 2-bit shift register for signal <prng/multiplier/result_4>.
	Found 2-bit shift register for signal <prng/multiplier/result_3>.
	Found 2-bit shift register for signal <prng/multiplier/result_2>.
	Found 2-bit shift register for signal <prng/multiplier/result_1>.
	Found 2-bit shift register for signal <prng/multiplier/result_0>.
Unit <asip_syn> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7047
 Flip-Flops                                            : 7047
# Shift Registers                                      : 17
 2-bit shift register                                  : 16
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : asip_syn.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 11042
#      GND                         : 4
#      INV                         : 309
#      LUT1                        : 319
#      LUT2                        : 614
#      LUT3                        : 1347
#      LUT4                        : 849
#      LUT5                        : 2577
#      LUT6                        : 3589
#      MUXCY                       : 723
#      MUXF7                       : 9
#      VCC                         : 4
#      XORCY                       : 698
# FlipFlops/Latches                : 7092
#      FD                          : 338
#      FDC                         : 393
#      FDCE                        : 5707
#      FDE                         : 486
#      FDP                         : 1
#      FDPE                        : 10
#      FDRE                        : 133
#      LD                          : 24
# Shift Registers                  : 17
#      SRLC16E                     : 17
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 363
#      IBUF                        : 189
#      OBUF                        : 174
# DSPs                             : 3
#      DSP48E1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff784-3 


Slice Logic Utilization: 
 Number of Slice Registers:            7092  out of  301440     2%  
 Number of Slice LUTs:                 9621  out of  150720     6%  
    Number used as Logic:              9604  out of  150720     6%  
    Number used as Memory:               17  out of  58400     0%  
       Number used as SRL:               17

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  12006
   Number with an unused Flip Flop:    4914  out of  12006    40%  
   Number with an unused LUT:          2385  out of  12006    19%  
   Number of fully used LUT-FF pairs:  4707  out of  12006    39%  
   Number of unique control sets:        60

IO Utilization: 
 Number of IOs:                         364
 Number of bonded IOBs:                 364  out of    400    91%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of DSP48E1s:                      3  out of    768     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
Clock Signal                                                                                                         | Clock buffer(FF name)                           | Load  |
---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
clk                                                                                                                  | BUFGP                                           | 7088  |
ins_decoder/opr_decoder/src_dst_delay_sel1(ins_decoder/opr_decoder/src_dst_delay_sel2:O)                             | NONE(*)(ins_decoder/opr_decoder/alu_typ_sel_0)  | 4     |
dec_delay_src_dst_sel(ins_decoder/opr_decoder/src_dst_delay_sel4:O)                                                  | NONE(*)(ins_decoder/opr_decoder/src_dst_delay_0)| 10    |
ins_decoder/dst_decoder/opr_code[4]_opr_code[4]_AND_95_o(ins_decoder/dst_decoder/opr_code[4]_opr_code[4]_AND_95_o1:O)| NONE(*)(ins_decoder/dst_decoder/jmp_addr_0)     | 10    |
---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.578ns (Maximum Frequency: 279.454MHz)
   Minimum input arrival time before clock: 2.535ns
   Maximum output required time after clock: 1.414ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.578ns (frequency: 279.454MHz)
  Total number of paths / destination ports: 266703 / 12239
-------------------------------------------------------------------------
Delay:               3.578ns (Levels of Logic = 146)
  Source:            sprf/r_1_0 (FF)
  Destination:       sprf/r_1_143 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sprf/r_1_0 to sprf/r_1_143
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.280   0.289  sprf/r_1_0 (sprf/r_1_0)
     INV:I->O              1   0.070   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_lut<0>_INV_0 (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_lut<0>)
     MUXCY:S->O            1   0.219   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<0> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<1> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<2> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<3> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<4> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<5> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<6> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<7> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<8> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<9> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<10> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<11> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<12> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<13> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<14> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<15> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<16> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<17> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<18> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<19> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<20> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<21> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<22> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<23> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<24> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<25> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<26> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<27> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<28> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<29> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<29>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<30> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<30>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<31> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<31>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<32> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<32>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<33> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<33>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<34> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<34>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<35> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<35>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<36> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<36>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<37> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<37>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<38> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<38>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<39> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<39>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<40> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<40>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<41> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<41>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<42> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<42>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<43> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<43>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<44> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<44>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<45> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<45>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<46> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<46>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<47> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<47>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<48> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<48>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<49> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<49>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<50> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<50>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<51> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<51>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<52> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<52>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<53> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<53>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<54> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<54>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<55> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<55>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<56> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<56>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<57> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<57>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<58> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<58>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<59> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<59>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<60> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<60>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<61> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<61>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<62> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<62>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<63> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<63>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<64> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<64>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<65> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<65>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<66> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<66>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<67> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<67>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<68> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<68>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<69> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<69>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<70> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<70>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<71> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<71>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<72> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<72>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<73> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<73>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<74> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<74>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<75> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<75>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<76> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<76>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<77> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<77>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<78> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<78>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<79> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<79>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<80> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<80>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<81> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<81>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<82> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<82>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<83> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<83>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<84> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<84>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<85> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<85>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<86> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<86>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<87> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<87>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<88> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<88>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<89> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<89>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<90> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<90>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<91> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<91>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<92> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<92>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<93> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<93>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<94> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<94>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<95> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<95>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<96> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<96>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<97> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<97>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<98> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<98>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<99> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<99>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<100> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<100>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<101> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<101>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<102> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<102>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<103> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<103>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<104> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<104>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<105> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<105>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<106> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<106>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<107> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<107>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<108> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<108>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<109> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<109>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<110> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<110>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<111> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<111>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<112> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<112>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<113> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<113>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<114> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<114>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<115> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<115>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<116> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<116>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<117> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<117>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<118> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<118>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<119> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<119>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<120> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<120>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<121> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<121>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<122> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<122>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<123> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<123>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<124> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<124>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<125> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<125>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<126> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<126>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<127> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<127>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<128> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<128>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<129> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<129>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<130> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<130>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<131> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<131>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<132> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<132>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<133> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<133>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<134> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<134>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<135> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<135>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<136> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<136>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<137> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<137>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<138> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<138>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<139> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<139>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<140> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<140>)
     MUXCY:CI->O           1   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<141> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<141>)
     MUXCY:CI->O           0   0.015   0.000  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<142> (sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_cy<142>)
     XORCY:CI->O           1   0.180   0.357  sprf/Madd_r[1][143]_GND_73_o_add_146_OUT_xor<143> (sprf/r[1][143]_GND_73_o_add_146_OUT<143>)
     LUT5:I3->O            1   0.053   0.000  sprf/Mmux_r1_typ_sel[1]_r[1][143]_Mux_148_o11 (sprf/r1_typ_sel[1]_r[1][143]_Mux_148_o)
     FDCE:D                   -0.012          sprf/r_1_143
    ----------------------------------------
    Total                      3.578ns (2.932ns logic, 0.646ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2655 / 2178
-------------------------------------------------------------------------
Offset:              2.535ns (Levels of Logic = 5)
  Source:            ins_mem_dat<17> (PAD)
  Destination:       pc_if/mv_PC_9 (FF)
  Destination Clock: clk rising

  Data Path: ins_mem_dat<17> to pc_if/mv_PC_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.003   0.599  ins_mem_dat_17_IBUF (ins_mem_dat_17_IBUF)
     LUT6:I0->O            1   0.053   0.594  wrapper_top/imem_wrapper/Mmux_n005713 (wrapper_top/imem_wrapper/Mmux_n005712)
     LUT6:I0->O            1   0.053   0.357  wrapper_top/imem_wrapper/Mmux_n0057111_SW0 (N730)
     LUT6:I4->O            2   0.053   0.300  wrapper_top/imem_wrapper/Mmux_n0057111 (lock_rq)
     LUT5:I4->O           10   0.053   0.321  pc_if/_n0042_inv1 (pc_if/_n0042_inv)
     FDCE:CE                   0.149          pc_if/mv_PC_0
    ----------------------------------------
    Total                      2.535ns (0.364ns logic, 2.171ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 174 / 172
-------------------------------------------------------------------------
Offset:              1.322ns (Levels of Logic = 3)
  Source:            wrapper_top/dmem_wrapper/decdst_to_wrp_rw_tmp3 (FF)
  Destination:       dat_mem1_rw (PAD)
  Source Clock:      clk rising

  Data Path: wrapper_top/dmem_wrapper/decdst_to_wrp_rw_tmp3 to dat_mem1_rw
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.280   0.357  wrapper_top/dmem_wrapper/decdst_to_wrp_rw_tmp3 (wrapper_top/dmem_wrapper/decdst_to_wrp_rw_tmp3)
     LUT3:I1->O            1   0.053   0.296  wrapper_top/dmem_wrapper/Mmux_decdst_to_wrp_rw_reg1_SW0 (N268)
     LUT6:I5->O            1   0.053   0.279  wrapper_top/dmem_wrapper/Mmux_decdst_to_wrp_rw_reg1 (dat_mem1_rw_OBUF)
     OBUF:I->O                 0.003          dat_mem1_rw_OBUF (dat_mem1_rw)
    ----------------------------------------
    Total                      1.322ns (0.389ns logic, 0.933ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dec_delay_src_dst_sel'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              1.414ns (Levels of Logic = 3)
  Source:            ins_decoder/opr_decoder/src_dst_delay_0 (LATCH)
  Destination:       dat_mem1_rw (PAD)
  Source Clock:      dec_delay_src_dst_sel falling

  Data Path: ins_decoder/opr_decoder/src_dst_delay_0 to dat_mem1_rw
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.282   0.447  ins_decoder/opr_decoder/src_dst_delay_0 (ins_decoder/opr_decoder/src_dst_delay_0)
     LUT3:I0->O            1   0.053   0.296  wrapper_top/dmem_wrapper/Mmux_decdst_to_wrp_rw_reg1_SW0 (N268)
     LUT6:I5->O            1   0.053   0.279  wrapper_top/dmem_wrapper/Mmux_decdst_to_wrp_rw_reg1 (dat_mem1_rw_OBUF)
     OBUF:I->O                 0.003          dat_mem1_rw_OBUF (dat_mem1_rw)
    ----------------------------------------
    Total                      1.414ns (0.391ns logic, 1.023ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
--------------------------------------------------------+---------+---------+---------+---------+
                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------+---------+---------+---------+---------+
clk                                                     |    3.578|         |         |         |
dec_delay_src_dst_sel                                   |         |    3.253|         |         |
ins_decoder/dst_decoder/opr_code[4]_opr_code[4]_AND_95_o|         |    0.561|         |         |
ins_decoder/opr_decoder/src_dst_delay_sel1              |         |    0.561|         |         |
--------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dec_delay_src_dst_sel
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.435|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ins_decoder/dst_decoder/opr_code[4]_opr_code[4]_AND_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.647|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ins_decoder/opr_decoder/src_dst_delay_sel1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.032|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 38.00 secs
Total CPU time to Xst completion: 36.71 secs
 
--> 


Total memory usage is 209736 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  714 (   0 filtered)
Number of infos    :  352 (   0 filtered)

