library verilog;
use verilog.vl_types.all;
entity instrdec is
    port(
        op              : in     work.lab04_02_sv_unit.opcodetype;
        ImmSrc          : out    vl_logic_vector(1 downto 0)
    );
end instrdec;
