// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign( in, out );

// Design a module that performs a simple addition
module add( input a, input b, output out );
// assign the output to the sum of a and b
add( a, b, out );

// Design a module that performs a simple subtraction
module sub( input a, input b, output out );
// assign the output to the difference of a and b
sub( a, b, out );

// Design a module that performs a simple multiplication
module mul( input a, input b, output out );
// assign the output to the product of a and b
mul( a, b, out );

// Design a module that performs a simple division
module div( input a, input b, output out );
// assign the output to the quotient of a and b
div( a, b, out );

// Design a module that performsendmodule
