{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592622015722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592622015728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 19 20:00:15 2020 " "Processing started: Fri Jun 19 20:00:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592622015728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592622015728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592622015728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592622016029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592622016030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab2_top-Circuit " "Found design unit 1: LogicalStep_Lab2_top-Circuit" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "C:/Users/Justin/Documents/University/Waterloo 1B/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592622022378 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab2_top " "Found entity 1: LogicalStep_Lab2_top" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "C:/Users/Justin/Documents/University/Waterloo 1B/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592622022378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592622022378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_mux-mux_logic " "Found design unit 1: hex_mux-mux_logic" {  } { { "hex_mux.vhd" "" { Text "C:/Users/Justin/Documents/University/Waterloo 1B/ECE 124/Lab2/hex_mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592622022379 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_mux " "Found entity 1: hex_mux" {  } { { "hex_mux.vhd" "" { Text "C:/Users/Justin/Documents/University/Waterloo 1B/ECE 124/Lab2/hex_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592622022379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592622022379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_proc-Circuit " "Found design unit 1: logic_proc-Circuit" {  } { { "logic_proc.vhd" "" { Text "C:/Users/Justin/Documents/University/Waterloo 1B/ECE 124/Lab2/logic_proc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592622022380 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_proc " "Found entity 1: logic_proc" {  } { { "logic_proc.vhd" "" { Text "C:/Users/Justin/Documents/University/Waterloo 1B/ECE 124/Lab2/logic_proc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592622022380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592622022380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_2_to_1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_2_to_1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_2_to_1_mux-two_to_one_mux_logic " "Found design unit 1: hex_2_to_1_mux-two_to_one_mux_logic" {  } { { "hex_2_to_1_mux.vhd" "" { Text "C:/Users/Justin/Documents/University/Waterloo 1B/ECE 124/Lab2/hex_2_to_1_mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592622022380 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_2_to_1_mux " "Found entity 1: hex_2_to_1_mux" {  } { { "hex_2_to_1_mux.vhd" "" { Text "C:/Users/Justin/Documents/University/Waterloo 1B/ECE 124/Lab2/hex_2_to_1_mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592622022380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592622022380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_logic " "Found design unit 1: ALU-ALU_logic" {  } { { "ALU.vhd" "" { Text "C:/Users/Justin/Documents/University/Waterloo 1B/ECE 124/Lab2/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592622022383 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Justin/Documents/University/Waterloo 1B/ECE 124/Lab2/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592622022383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592622022383 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "carry_out ALU.vhd(36) " "VHDL error at ALU.vhd(36): object \"carry_out\" is used but not declared" {  } { { "ALU.vhd" "" { Text "C:/Users/Justin/Documents/University/Waterloo 1B/ECE 124/Lab2/ALU.vhd" 36 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1592622022383 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592622022519 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 19 20:00:22 2020 " "Processing ended: Fri Jun 19 20:00:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592622022519 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592622022519 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592622022519 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592622022519 ""}
