// Seed: 3884234207
module module_0 #(
    parameter id_7 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  output id_8;
  output _id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_9;
  logic id_10 = 1 & 1;
  assign id_9 = id_8;
  type_15(
      id_3 << 1, 1 !== 1, id_1
  );
  logic id_11 = id_4[id_7] | id_2 | 1;
  logic id_12;
  logic id_13;
  always @(1) id_2 <= 1;
  timeprecision 1ps;
endmodule
