#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 23 22:24:17 2023
# Process ID: 11196
# Current directory: D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1
# Command line: vivado.exe -log FIFO_wrapped_VIO_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIFO_wrapped_VIO_wrapper.tcl
# Log file: D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1/FIFO_wrapped_VIO_wrapper.vds
# Journal file: D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FIFO_wrapped_VIO_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 373.680 ; gain = 81.551
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 409.930 ; gain = 36.250
Command: synth_design -top FIFO_wrapped_VIO_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 827.387 ; gain = 178.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIFO_wrapped_VIO_wrapper' [D:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/FIFO_wrapped_VIO/hdl/FIFO_wrapped_VIO_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/FIFO_wrapped_VIO/hdl/FIFO_wrapped_VIO_wrapper.v:18]
INFO: [Synth 8-6157] synthesizing module 'FIFO_wrapped_VIO' [D:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/FIFO_wrapped_VIO/synth/FIFO_wrapped_VIO.v:13]
INFO: [Synth 8-6157] synthesizing module 'FIFO_wrapped_VIO_FIFO_wrapper_0_0' [D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1/.Xil/Vivado-11196-DESKTOP-L24A0GV/realtime/FIFO_wrapped_VIO_FIFO_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_wrapped_VIO_FIFO_wrapper_0_0' (1#1) [D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1/.Xil/Vivado-11196-DESKTOP-L24A0GV/realtime/FIFO_wrapped_VIO_FIFO_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FIFO_wrapped_VIO_vio_0_0' [D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1/.Xil/Vivado-11196-DESKTOP-L24A0GV/realtime/FIFO_wrapped_VIO_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_wrapped_VIO_vio_0_0' (2#1) [D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1/.Xil/Vivado-11196-DESKTOP-L24A0GV/realtime/FIFO_wrapped_VIO_vio_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [D:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/FIFO_wrapped_VIO/synth/FIFO_wrapped_VIO.v:32]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'FIFO_wrapper_0'. This will prevent further optimization [D:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/FIFO_wrapped_VIO/synth/FIFO_wrapped_VIO.v:25]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_wrapped_VIO' (3#1) [D:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/FIFO_wrapped_VIO/synth/FIFO_wrapped_VIO.v:13]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_wrapped_VIO_wrapper' (4#1) [D:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/FIFO_wrapped_VIO/hdl/FIFO_wrapped_VIO_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 890.273 ; gain = 241.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 890.273 ; gain = 241.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 890.273 ; gain = 241.762
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/FIFO_wrapped_VIO/ip/FIFO_wrapped_VIO_FIFO_wrapper_0_0/FIFO_wrapped_VIO_FIFO_wrapper_0_0/FIFO_wrapped_VIO_FIFO_wrapper_0_0_in_context.xdc] for cell 'FIFO_wrapped_VIO_i/FIFO_wrapper_0'
Finished Parsing XDC File [d:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/FIFO_wrapped_VIO/ip/FIFO_wrapped_VIO_FIFO_wrapper_0_0/FIFO_wrapped_VIO_FIFO_wrapper_0_0/FIFO_wrapped_VIO_FIFO_wrapper_0_0_in_context.xdc] for cell 'FIFO_wrapped_VIO_i/FIFO_wrapper_0'
Parsing XDC File [d:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/FIFO_wrapped_VIO/ip/FIFO_wrapped_VIO_vio_0_0/FIFO_wrapped_VIO_vio_0_0/FIFO_wrapped_VIO_vio_0_0_in_context.xdc] for cell 'FIFO_wrapped_VIO_i/vio_0'
Finished Parsing XDC File [d:/Games/Verilog/11_sem/FIFO_Arty7/block_designs/FIFO_wrapped_VIO/ip/FIFO_wrapped_VIO_vio_0_0/FIFO_wrapped_VIO_vio_0_0/FIFO_wrapped_VIO_vio_0_0_in_context.xdc] for cell 'FIFO_wrapped_VIO_i/vio_0'
Parsing XDC File [D:/Games/Verilog/11_sem/FIFO_Arty7/src/myConstraints.xdc]
Finished Parsing XDC File [D:/Games/Verilog/11_sem/FIFO_Arty7/src/myConstraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Games/Verilog/11_sem/FIFO_Arty7/src/myConstraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FIFO_wrapped_VIO_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FIFO_wrapped_VIO_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 928.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 928.098 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 928.098 ; gain = 279.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 928.098 ; gain = 279.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for FIFO_wrapped_VIO_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FIFO_wrapped_VIO_i/FIFO_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FIFO_wrapped_VIO_i/vio_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 928.098 ; gain = 279.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 928.098 ; gain = 279.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 928.098 ; gain = 279.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 970.883 ; gain = 322.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 970.883 ; gain = 322.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 980.582 ; gain = 332.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 996.395 ; gain = 347.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 996.395 ; gain = 347.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 996.395 ; gain = 347.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 996.395 ; gain = 347.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 996.395 ; gain = 347.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 996.395 ; gain = 347.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |FIFO_wrapped_VIO_FIFO_wrapper_0_0 |         1|
|2     |FIFO_wrapped_VIO_vio_0_0          |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |FIFO_wrapped_VIO_FIFO_wrapper_0_0 |     1|
|2     |FIFO_wrapped_VIO_vio_0_0          |     1|
|3     |IBUF                              |     1|
+------+----------------------------------+------+

Report Instance Areas: 
+------+---------------------+-----------------+------+
|      |Instance             |Module           |Cells |
+------+---------------------+-----------------+------+
|1     |top                  |                 |    68|
|2     |  FIFO_wrapped_VIO_i |FIFO_wrapped_VIO |    67|
+------+---------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 996.395 ; gain = 347.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 996.395 ; gain = 310.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 996.395 ; gain = 347.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 1012.461 ; gain = 602.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.461 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1/FIFO_wrapped_VIO_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIFO_wrapped_VIO_wrapper_utilization_synth.rpt -pb FIFO_wrapped_VIO_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 23 22:25:49 2023...
