Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Feb 17 21:57:02 2025
| Host         : adnepukan-deepin running 64-bit Deepin 20.9
| Command      : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
| Design       : system_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| CLB LUTs                   |  80045 |     0 |          0 |    117120 | 68.34 |
|   LUT as Logic             |  73773 |     0 |          0 |    117120 | 62.99 |
|   LUT as Memory            |   6272 |     0 |          0 |     57600 | 10.89 |
|     LUT as Distributed RAM |   6048 |     0 |            |           |       |
|     LUT as Shift Register  |    224 |     0 |            |           |       |
| CLB Registers              | 104314 |     0 |          0 |    234240 | 44.53 |
|   Register as Flip Flop    | 104314 |     0 |          0 |    234240 | 44.53 |
|   Register as Latch        |      0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |    508 |     0 |          0 |     14640 |  3.47 |
| F7 Muxes                   |   3043 |     0 |          0 |     58560 |  5.20 |
| F8 Muxes                   |   1095 |     0 |          0 |     29280 |  3.74 |
| F9 Muxes                   |      0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+--------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 0      |          Yes |           - |          Set |
| 1698   |          Yes |           - |        Reset |
| 310    |          Yes |         Set |            - |
| 102306 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+------------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+-------+------------+-----------+-------+
| CLB                                        |  14537 |     0 |          0 |     14640 | 99.30 |
|   CLBL                                     |   7368 |     0 |            |           |       |
|   CLBM                                     |   7169 |     0 |            |           |       |
| LUT as Logic                               |  73773 |     0 |          0 |    117120 | 62.99 |
|   using O5 output only                     |    494 |       |            |           |       |
|   using O6 output only                     |  51663 |       |            |           |       |
|   using O5 and O6                          |  21616 |       |            |           |       |
| LUT as Memory                              |   6272 |     0 |          0 |     57600 | 10.89 |
|   LUT as Distributed RAM                   |   6048 |     0 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |   2930 |       |            |           |       |
|     using O5 and O6                        |   3118 |       |            |           |       |
|   LUT as Shift Register                    |    224 |     0 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |     88 |       |            |           |       |
|     using O5 and O6                        |    136 |       |            |           |       |
| CLB Registers                              | 104314 |     0 |          0 |    234240 | 44.53 |
|   Register driven from within the CLB      |  36561 |       |            |           |       |
|   Register driven from outside the CLB     |  67753 |       |            |           |       |
|     LUT in front of the register is unused |  25898 |       |            |           |       |
|     LUT in front of the register is used   |  41855 |       |            |           |       |
| Unique Control Sets                        |    912 |       |          0 |     29280 |  3.11 |
+--------------------------------------------+--------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+--------+
|     Site Type     | Used | Fixed | Prohibited | Available |  Util% |
+-------------------+------+-------+------------+-----------+--------+
| Block RAM Tile    | 81.5 |     0 |          0 |       144 |  56.60 |
|   RAMB36/FIFO*    |   81 |     0 |          0 |       144 |  56.25 |
|     RAMB36E2 only |   81 |       |            |           |        |
|   RAMB18          |    1 |     0 |          0 |       288 |   0.35 |
|     RAMB18E2 only |    1 |       |            |           |        |
| URAM              |   64 |     0 |          0 |        64 | 100.00 |
+-------------------+------+-------+------------+-----------+--------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  992 |     0 |          0 |      1248 | 79.49 |
|   DSP48E2 only |  992 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       189 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        58 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        58 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        35 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        35 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |   17 |     0 |          0 |       112 | 15.18 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |        96 |  0.00 |
| BUFG_PS    |    1 |     0 |          0 |        96 |  1.04 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    0 |     0 |          0 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+--------+---------------------+
| Ref Name |  Used  | Functional Category |
+----------+--------+---------------------+
| FDRE     | 102306 |            Register |
| LUT6     |  33414 |                 CLB |
| LUT5     |  17699 |                 CLB |
| LUT3     |  16085 |                 CLB |
| LUT4     |  15628 |                 CLB |
| LUT2     |  12120 |                 CLB |
| RAMD32   |   5454 |                 CLB |
| MUXF7    |   3043 |                 CLB |
| RAMD64E  |   2930 |                 CLB |
| FDCE     |   1698 |            Register |
| MUXF8    |   1095 |                 CLB |
| DSP48E2  |    992 |          Arithmetic |
| RAMS32   |    782 |                 CLB |
| CARRY8   |    508 |                 CLB |
| LUT1     |    443 |                 CLB |
| SRL16E   |    360 |                 CLB |
| FDSE     |    310 |            Register |
| RAMB36E2 |     81 |            BLOCKRAM |
| URAM288  |     64 |            BLOCKRAM |
| BUFGCE   |     17 |               Clock |
| RAMB18E2 |      1 |            BLOCKRAM |
| PS8      |      1 |            Advanced |
| BUFG_PS  |      1 |               Clock |
+----------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------+------+
|          Ref Name          | Used |
+----------------------------+------+
| system_zynq_ultra_ps_e_0_0 |    1 |
| system_rst_ps8_0_99M_0     |    1 |
| system_config_register_0_0 |    1 |
| system_axi_smc_1_0         |    1 |
| system_axi_smc_0           |    1 |
| system_axi_cdma_0_0        |    1 |
| system_axi_bram_ctrl_0_0   |    1 |
| system_Top_0_0             |    1 |
| blk_mem_gen_temp           |    1 |
| blk_mem_gen_psup           |    1 |
| blk_mem_gen_lnx            |    1 |
| blk_mem_gen_asup           |    1 |
+----------------------------+------+


