#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 13 16:16:58 2022
# Process ID: 28076
# Current directory: C:/Users/hao/Desktop/code/verilog/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25716 C:\Users\hao\Desktop\code\verilog\cpu\cpu.xpr
# Log file: C:/Users/hao/Desktop/code/verilog/cpu/vivado.log
# Journal file: C:/Users/hao/Desktop/code/verilog/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hao/Desktop/code/verilog/cpu/cpu.xpr
update_compile_order -fileset sources_1
reset_run cpuclk_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
generate_target Simulation [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source cpuclk_sim.tcl
run 10 us
run 10 us
run 0.1 ms
run 0.1 ms
run 1 ms
set_property -dict [list CONFIG.coefficient_file {c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/inst_ram.coe}] [get_ips IROM]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/IROM.xci]
catch { config_ip_cache -export [get_ips -all IROM] }
catch { [ delete_ip_run [get_ips -all IROM] ] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/IROM.xci]
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/IROM.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source cpuclk_sim.tcl
run 100 us
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {137.681} CONFIG.CLKOUT1_PHASE_ERROR {105.461}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source cpuclk_sim.tcl
run 100 us
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6} CONFIG.CLKOUT1_JITTER {127.220}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source cpuclk_sim.tcl
run 100 us
relaunch_sim
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5} CONFIG.CLKOUT1_JITTER {114.829} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source cpuclk_sim.tcl
run 100 us
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {137.681} CONFIG.CLKOUT1_PHASE_ERROR {105.461}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
catch { [ delete_ip_run [get_ips -all cpuclk] ] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
