#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005A6E48 .scope module, "BancoPruebas" "BancoPruebas" 2 5;
 .timescale -9 -12;
v005FF120_0 .net "Clock", 0 0, v005FEA40_0; 1 drivers
v005FF178_0 .net "Reset", 0 0, v005FE9E8_0; 1 drivers
v005FFA00_0 .var "dataA", 31 0;
v005FFA58_0 .var "dataB", 31 0;
v005FFAB0_0 .net "oA_Sel", 0 0, v005FEE08_0; 1 drivers
v005FFB08_0 .net "oAdd_Sel", 0 0, v005FEE60_0; 1 drivers
v005FFB60_0 .net "oB_Sel", 0 0, v005FEEB8_0; 1 drivers
v005FFBB8_0 .net "oProduct_Sel", 0 0, v005FEF10_0; 1 drivers
v005FFC10_0 .net "oShift", 0 0, v005FEF68_0; 1 drivers
v005FFC68_0 .net "product", 63 0, v005AF348_0; 1 drivers
v005FFCC0_0 .net "wAck", 0 0, v005FE990_0; 1 drivers
v005FFD18_0 .net "wValidData", 0 0, v005FE938_0; 1 drivers
v005FFD70_0 .net "wiLSB", 0 0, L_00600138; 1 drivers
S_005C3740 .scope module, "control1" "control_Machine" 2 12, 3 14, S_005A6E48;
 .timescale -9 -12;
v005FEBF8_0 .alias "Clock", 0 0, v005FF120_0;
v005FEC50_0 .alias "Reset", 0 0, v005FF178_0;
v005FECA8_0 .var "firstBit", 0 0;
v005FED00_0 .alias "iAck", 0 0, v005FFCC0_0;
v005FED58_0 .alias "iLSB", 0 0, v005FFD70_0;
v005FEDB0_0 .alias "iValid_Data", 0 0, v005FFD18_0;
v005FEE08_0 .var "oA_Sel", 0 0;
v005FEE60_0 .var "oAdd_Sel", 0 0;
v005FEEB8_0 .var "oB_Sel", 0 0;
v005FEF10_0 .var "oProduct_Sel", 0 0;
v005FEF68_0 .var "oShift", 0 0;
v005FEFC0_0 .var "rCountReset", 0 0;
v005FF018_0 .var "rCounter", 5 0;
v005FF070_0 .var "rCurrentState", 1 0;
v005FF0C8_0 .var "rNextState", 1 0;
E_005C71F0/0 .event edge, v005FF070_0, v005FE938_0, v005FE888_0, v005FF018_0;
E_005C71F0/1 .event edge, v005FE990_0;
E_005C71F0 .event/or E_005C71F0/0, E_005C71F0/1;
S_005C3498 .scope module, "p1" "probador" 2 13, 4 1, S_005A6E48;
 .timescale -9 -12;
v005FEA98_0 .alias "acknowledge", 0 0, v005FFCC0_0;
v005FEAF0_0 .alias "clk", 0 0, v005FF120_0;
v005FEB48_0 .alias "rst", 0 0, v005FF178_0;
v005FEBA0_0 .alias "validdata", 0 0, v005FFD18_0;
S_005C36B8 .scope module, "r1" "reloj" 4 4, 4 10, S_005C3498;
 .timescale -9 -12;
v005FEA40_0 .var "clk", 0 0;
S_005C3630 .scope module, "rs" "reset" 4 5, 4 26, S_005C3498;
 .timescale -9 -12;
v005FE9E8_0 .var "rst", 0 0;
S_005C35A8 .scope module, "a1" "ack" 4 6, 4 37, S_005C3498;
 .timescale -9 -12;
v005FE990_0 .var "acknowledge", 0 0;
S_005C3520 .scope module, "d1" "valid" 4 7, 4 51, S_005C3498;
 .timescale -9 -12;
v005FE938_0 .var "validdata", 0 0;
S_005A6CB0 .scope module, "data1" "DataPath" 2 15, 5 1, S_005A6E48;
 .timescale -9 -12;
v005AF088_0 .net "A_64_Bits", 63 0, L_006003A0; 1 drivers
v005AF0E0_0 .net "Add_Out", 63 0, v005AE6E8_0; 1 drivers
v005AF138_0 .alias "Clock", 0 0, v005FF120_0;
v005AF190_0 .net "Data_A", 31 0, v005FFA00_0; 1 drivers
v005AF1E8_0 .net "Data_B", 31 0, v005FFA58_0; 1 drivers
v005AF240_0 .net "Mux_A_Out", 63 0, v005AECC0_0; 1 drivers
v005AF298_0 .net "Mux_B_Out", 31 0, v005AEFD8_0; 1 drivers
v005AF2F0_0 .net "Mux_Prod_Out", 63 0, v005AE9A8_0; 1 drivers
v005AF348_0 .var "Prod", 63 0;
v005FE200_0 .net "Product", 63 0, v005AE848_0; 1 drivers
v005FE258_0 .net "Reg_A_Out", 63 0, v005AEB60_0; 1 drivers
v005FE2B0_0 .net "Reg_B_Out", 31 0, v005AEE78_0; 1 drivers
v005FE308_0 .alias "Reset", 0 0, v005FF178_0;
v005FE360_0 .alias "Shift_Enable", 0 0, v005FFC10_0;
v005FE3B8_0 .net "Shifted_A", 63 0, L_00600348; 1 drivers
v005FE410_0 .net "Shifted_B", 31 0, L_006001E8; 1 drivers
v005FE468_0 .net "Sum_Prod", 63 0, v005AE588_0; 1 drivers
v005FE4C0_0 .net *"_s10", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v005FE518_0 .net *"_s12", 95 0, L_00600240; 1 drivers
v005FE570_0 .net *"_s14", 95 0, L_006002F0; 1 drivers
v005FE5C8_0 .net *"_s16", 94 0, L_00600298; 1 drivers
v005FE620_0 .net *"_s18", 0 0, C4<0>; 1 drivers
v005FE678_0 .net *"_s22", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v005FE6D0_0 .net *"_s4", 30 0, L_00600190; 1 drivers
v005FE728_0 .net *"_s6", 0 0, C4<0>; 1 drivers
v005FE780_0 .alias "a_sel", 0 0, v005FFAB0_0;
v005FE7D8_0 .alias "add_sel", 0 0, v005FFB08_0;
v005FE830_0 .alias "b_sel", 0 0, v005FFB60_0;
v005FE888_0 .alias "oB_LSB", 0 0, v005FFD70_0;
v005FE8E0_0 .alias "prod_sel", 0 0, v005FFBB8_0;
E_005A71E0 .event edge, v005AE530_0;
L_00600138 .part v005AEE78_0, 0, 1;
L_00600190 .part v005AEE78_0, 1, 31;
L_006001E8 .concat [ 31 1 0 0], L_00600190, C4<0>;
L_00600240 .concat [ 64 32 0 0], v005AEB60_0, C4<00000000000000000000000000000000>;
L_00600298 .part L_00600240, 0, 95;
L_006002F0 .concat [ 1 95 0 0], C4<0>, L_00600298;
L_00600348 .part L_006002F0, 0, 64;
L_006003A0 .concat [ 32 32 0 0], v005FFA00_0, C4<00000000000000000000000000000000>;
S_005C3410 .scope module, "Mux_B" "MUX" 5 25, 5 127, S_005A6CB0;
 .timescale -9 -12;
P_005C7074 .param/l "SIZE" 5 127, +C4<0100000>;
v005AEF28_0 .alias "Data_A", 31 0, v005FE410_0;
v005AEF80_0 .alias "Data_B", 31 0, v005AF1E8_0;
v005AEFD8_0 .var "Out", 31 0;
v005AF030_0 .alias "Select", 0 0, v005FFB60_0;
E_005C7110 .event edge, v005AF030_0, v005AEF28_0, v005AEF80_0;
S_005C3388 .scope module, "Reg_B" "FFD" 5 33, 5 147, S_005A6CB0;
 .timescale -9 -12;
P_005C70F4 .param/l "SIZE" 5 147, +C4<0100000>;
v005AED70_0 .alias "Clock", 0 0, v005FF120_0;
v005AEDC8_0 .alias "D", 31 0, v005AF298_0;
v005AEE20_0 .net "Enable", 0 0, C4<1>; 1 drivers
v005AEE78_0 .var "Q", 31 0;
v005AEED0_0 .alias "Reset", 0 0, v005FF178_0;
S_005C3300 .scope module, "Mux_A" "MUX" 5 57, 5 127, S_005A6CB0;
 .timescale -9 -12;
P_005C7094 .param/l "SIZE" 5 127, +C4<01000000>;
v005AEC10_0 .alias "Data_A", 63 0, v005FE3B8_0;
v005AEC68_0 .alias "Data_B", 63 0, v005AF088_0;
v005AECC0_0 .var "Out", 63 0;
v005AED18_0 .alias "Select", 0 0, v005FFAB0_0;
E_005C70B0 .event edge, v005AED18_0, v005AEC10_0, v005AEC68_0;
S_005C3278 .scope module, "Reg_A" "FFD" 5 65, 5 147, S_005A6CB0;
 .timescale -9 -12;
P_005C6FF4 .param/l "SIZE" 5 147, +C4<01000000>;
v005AEA58_0 .alias "Clock", 0 0, v005FF120_0;
v005AEAB0_0 .alias "D", 63 0, v005AF240_0;
v005AEB08_0 .net "Enable", 0 0, C4<1>; 1 drivers
v005AEB60_0 .var "Q", 63 0;
v005AEBB8_0 .alias "Reset", 0 0, v005FF178_0;
S_005A6ED0 .scope module, "Mux_Prod1" "MUX" 5 87, 5 127, S_005A6CB0;
 .timescale -9 -12;
P_005C6F74 .param/l "SIZE" 5 127, +C4<01000000>;
v005AE8F8_0 .alias "Data_A", 63 0, v005FE468_0;
v005AE950_0 .net "Data_B", 63 0, C4<0000000000000000000000000000000000000000000000000000000000000000>; 1 drivers
v005AE9A8_0 .var "Out", 63 0;
v005AEA00_0 .alias "Select", 0 0, v005FFBB8_0;
E_005C6F90 .event edge, v005AEA00_0, v005AE588_0, v005AE950_0;
S_005A63A8 .scope module, "Reg_Prod" "FFD" 5 99, 5 147, S_005A6CB0;
 .timescale -9 -12;
P_005C6F34 .param/l "SIZE" 5 147, +C4<01000000>;
v005AE740_0 .alias "Clock", 0 0, v005FF120_0;
v005AE798_0 .alias "D", 63 0, v005AF2F0_0;
v005AE7F0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v005AE848_0 .var "Q", 63 0;
v005AE8A0_0 .alias "Reset", 0 0, v005FF178_0;
E_005C6F50 .event posedge, v005AE740_0;
S_005A6430 .scope module, "Adder_Prod" "ADDER" 5 108, 5 233, S_005A6CB0;
 .timescale -9 -12;
v005AE638_0 .alias "Data_A", 63 0, v005FE258_0;
v005AE690_0 .alias "Data_B", 63 0, v005FE200_0;
v005AE6E8_0 .var "Result", 63 0;
E_005C6ED0 .event edge, v005AE530_0, v005AE638_0;
S_005A6A90 .scope module, "Mux_Prod0" "MUX" 5 116, 5 127, S_005A6CB0;
 .timescale -9 -12;
P_005C6E94 .param/l "SIZE" 5 127, +C4<01000000>;
v005AE4D8_0 .alias "Data_A", 63 0, v005AF0E0_0;
v005AE530_0 .alias "Data_B", 63 0, v005FE200_0;
v005AE588_0 .var "Out", 63 0;
v005AE5E0_0 .alias "Select", 0 0, v005FFB08_0;
E_005C6EB0 .event edge, v005AE5E0_0, v005AE4D8_0, v005AE530_0;
S_005A6DC0 .scope module, "Shift_Register_Left" "Shift_Register_Left" 5 202;
 .timescale -9 -12;
v005FFDC8_0 .net "Clock", 0 0, C4<z>; 0 drivers
v005FFE20_0 .net "Data", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v005FFE78_0 .net "Enable", 0 0, C4<z>; 0 drivers
v005FFED0_0 .var "Shifted_Data", 31 0;
v005FFF28_0 .var "newClock", 0 0;
E_005C7230 .event posedge, v005FFF28_0;
S_005A6D38 .scope module, "Shift_Register_Right" "Shift_Register_Right" 5 172;
 .timescale -9 -12;
v005FFF80_0 .net "Clock", 0 0, C4<z>; 0 drivers
v005FFFD8_0 .net "Data", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v00600030_0 .net "Enable", 0 0, C4<z>; 0 drivers
v00600088_0 .var "Shifted_Data", 31 0;
v006000E0_0 .var "newClock", 0 0;
E_005C7170 .event posedge, v006000E0_0;
    .scope S_005C3740;
T_0 ;
    %wait E_005C6F50;
    %load/v 8, v005FEC50_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v005FF070_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v005FEFC0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FECA8_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v005FF0C8_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v005FF070_0, 0, 8;
    %load/v 8, v005FEFC0_0, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v005FF018_0, 0, 0;
    %jmp T_0.3;
T_0.2 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v005FF018_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v005FF018_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_005C3740;
T_1 ;
    %wait E_005C71F0;
    %load/v 8, v005FF070_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_1.2, 6;
    %set/v v005FF0C8_0, 0, 2;
    %jmp T_1.4;
T_1.0 ;
    %set/v v005FEFC0_0, 1, 1;
    %set/v v005FEF68_0, 0, 1;
    %set/v v005FEE08_0, 0, 1;
    %set/v v005FEEB8_0, 0, 1;
    %set/v v005FEF10_0, 0, 1;
    %set/v v005FEE60_0, 0, 1;
    %load/v 8, v005FEDB0_0, 1;
    %jmp/0xz  T_1.5, 8;
    %movi 8, 1, 2;
    %set/v v005FF0C8_0, 8, 2;
    %set/v v005FEFC0_0, 0, 1;
    %set/v v005FECA8_0, 1, 1;
    %jmp T_1.6;
T_1.5 ;
    %set/v v005FF0C8_0, 0, 2;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %set/v v005FEE08_0, 1, 1;
    %set/v v005FEEB8_0, 1, 1;
    %set/v v005FEF10_0, 1, 1;
    %load/v 8, v005FED58_0, 1;
    %jmp/0xz  T_1.7, 8;
    %set/v v005FEF68_0, 1, 1;
    %set/v v005FEE60_0, 1, 1;
    %jmp T_1.8;
T_1.7 ;
    %set/v v005FEF68_0, 1, 1;
    %set/v v005FEE60_0, 0, 1;
T_1.8 ;
    %load/v 8, v005FF018_0, 6;
   %cmpi/u 8, 32, 6;
    %jmp/0xz  T_1.9, 5;
    %movi 8, 1, 2;
    %set/v v005FF0C8_0, 8, 2;
    %jmp T_1.10;
T_1.9 ;
    %movi 8, 2, 2;
    %set/v v005FF0C8_0, 8, 2;
    %set/v v005FEFC0_0, 1, 1;
T_1.10 ;
    %jmp T_1.4;
T_1.2 ;
    %set/v v005FF018_0, 0, 6;
    %set/v v005FEF68_0, 0, 1;
    %set/v v005FEE60_0, 0, 1;
    %load/v 8, v005FED00_0, 1;
    %jmp/0xz  T_1.11, 8;
    %set/v v005FF0C8_0, 0, 2;
    %jmp T_1.12;
T_1.11 ;
    %movi 8, 2, 2;
    %set/v v005FF0C8_0, 8, 2;
T_1.12 ;
    %jmp T_1.4;
T_1.4 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_005C36B8;
T_2 ;
    %set/v v005FEA40_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_005C36B8;
T_3 ;
    %delay 250000, 0;
    %set/v v005FEA40_0, 1, 1;
    %delay 250000, 0;
    %set/v v005FEA40_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_005C3630;
T_4 ;
    %set/v v005FE9E8_0, 0, 1;
    %delay 2000, 0;
    %load/v 8, v005FE9E8_0, 1;
    %inv 8, 1;
    %set/v v005FE9E8_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v005FE9E8_0, 1;
    %inv 8, 1;
    %set/v v005FE9E8_0, 8, 1;
    %end;
    .thread T_4;
    .scope S_005C35A8;
T_5 ;
    %set/v v005FE990_0, 0, 1;
    %delay 25000000, 0;
    %load/v 8, v005FE990_0, 1;
    %inv 8, 1;
    %set/v v005FE990_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v005FE990_0, 1;
    %inv 8, 1;
    %set/v v005FE990_0, 8, 1;
    %delay 27500000, 0;
    %load/v 8, v005FE990_0, 1;
    %inv 8, 1;
    %set/v v005FE990_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v005FE990_0, 1;
    %inv 8, 1;
    %set/v v005FE990_0, 8, 1;
    %end;
    .thread T_5;
    .scope S_005C3520;
T_6 ;
    %set/v v005FE938_0, 0, 1;
    %delay 2500000, 0;
    %load/v 8, v005FE938_0, 1;
    %inv 8, 1;
    %set/v v005FE938_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v005FE938_0, 1;
    %inv 8, 1;
    %set/v v005FE938_0, 8, 1;
    %delay 26000000, 0;
    %load/v 8, v005FE938_0, 1;
    %inv 8, 1;
    %set/v v005FE938_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v005FE938_0, 1;
    %inv 8, 1;
    %set/v v005FE938_0, 8, 1;
    %delay 32000000, 0;
    %load/v 8, v005FE938_0, 1;
    %inv 8, 1;
    %set/v v005FE938_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v005FE938_0, 1;
    %inv 8, 1;
    %set/v v005FE938_0, 8, 1;
    %end;
    .thread T_6;
    .scope S_005C3410;
T_7 ;
    %wait E_005C7110;
    %load/v 8, v005AF030_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_7.0, 4;
    %load/v 8, v005AEF28_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v005AEFD8_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005AF030_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/v 8, v005AEF80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v005AEFD8_0, 0, 8;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_005C3388;
T_8 ;
    %wait E_005C6F50;
    %load/v 8, v005AEED0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v005AEE78_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v005AEE20_0, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v005AEDC8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v005AEE78_0, 0, 8;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_005C3300;
T_9 ;
    %wait E_005C70B0;
    %load/v 8, v005AED18_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_9.0, 4;
    %load/v 8, v005AEC10_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v005AECC0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v005AED18_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/v 8, v005AEC68_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v005AECC0_0, 0, 8;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_005C3278;
T_10 ;
    %wait E_005C6F50;
    %load/v 8, v005AEBB8_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 64, 0;
    %assign/v0 v005AEB60_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v005AEB08_0, 1;
    %jmp/0xz  T_10.2, 8;
    %load/v 8, v005AEAB0_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v005AEB60_0, 0, 8;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_005A6ED0;
T_11 ;
    %wait E_005C6F90;
    %load/v 8, v005AEA00_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_11.0, 4;
    %load/v 8, v005AE8F8_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v005AE9A8_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v005AEA00_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %load/v 8, v005AE950_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v005AE9A8_0, 0, 8;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_005A63A8;
T_12 ;
    %wait E_005C6F50;
    %load/v 8, v005AE8A0_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 64, 0;
    %assign/v0 v005AE848_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v005AE7F0_0, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v005AE798_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v005AE848_0, 0, 8;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_005A6430;
T_13 ;
    %wait E_005C6ED0;
    %load/v 8, v005AE690_0, 64;
    %load/v 72, v005AE638_0, 64;
    %add 8, 72, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v005AE6E8_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_005A6A90;
T_14 ;
    %wait E_005C6EB0;
    %load/v 8, v005AE5E0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_14.0, 4;
    %load/v 8, v005AE4D8_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v005AE588_0, 0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v005AE5E0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/v 8, v005AE530_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v005AE588_0, 0, 8;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_005A6CB0;
T_15 ;
    %wait E_005A71E0;
    %load/v 8, v005FE200_0, 64;
    %set/v v005AF348_0, 8, 64;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_005A6E48;
T_16 ;
    %set/v v005FFA00_0, 1, 32;
    %end;
    .thread T_16;
    .scope S_005A6E48;
T_17 ;
    %set/v v005FFA58_0, 1, 32;
    %end;
    .thread T_17;
    .scope S_005A6E48;
T_18 ;
    %vpi_call 2 22 "$dumpfile", "signals.vcd";
    %vpi_call 2 23 "$dumpvars";
    %delay 27000000, 0;
    %set/v v005FFA00_0, 0, 32;
    %set/v v005FFA58_0, 1, 32;
    %delay 27000000, 0;
    %movi 8, 10000, 32;
    %set/v v005FFA00_0, 8, 32;
    %movi 8, 4500, 32;
    %set/v v005FFA58_0, 8, 32;
    %delay 70000000, 0;
    %vpi_call 2 29 "$display", "Test finished";
    %vpi_call 2 30 "$finish";
    %end;
    .thread T_18;
    .scope S_005A6DC0;
T_19 ;
    %set/v v005FFF28_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_005A6DC0;
T_20 ;
    %delay 125000, 0;
    %set/v v005FFF28_0, 1, 1;
    %delay 125000, 0;
    %set/v v005FFF28_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_005A6DC0;
T_21 ;
    %wait E_005C7230;
    %load/v 8, v005FFE78_0, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v005FFE20_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v005FFED0_0, 8, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v005FFE20_0, 32;
    %set/v v005FFED0_0, 8, 32;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_005A6D38;
T_22 ;
    %set/v v006000E0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_005A6D38;
T_23 ;
    %delay 125000, 0;
    %set/v v006000E0_0, 1, 1;
    %delay 125000, 0;
    %set/v v006000E0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_005A6D38;
T_24 ;
    %wait E_005C7170;
    %load/v 8, v00600030_0, 1;
    %jmp/0xz  T_24.0, 8;
    %load/v 8, v005FFFD8_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 32;
    %set/v v00600088_0, 8, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v005FFFD8_0, 32;
    %set/v v00600088_0, 8, 32;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./controlMachine.v";
    "./generator.v";
    "./DataPath.v";
