--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/pkg/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o top.twr
-v 30 -l 30 top_routed.ncd top.pcf

Design file:              top_routed.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12329 paths analyzed, 482 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.255ns.
--------------------------------------------------------------------------------
Slack:                  19.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_6 (FF)
  Requirement:          31.000ns
  Data Path Delay:      11.239ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA15   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.D3       net (fanout=40)       2.495   bamse1/din[15]
    SLICE_X9Y49.D        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW2
    SLICE_X5Y46.C1       net (fanout=1)        1.042   bamse1/pblaze/N78
    SLICE_X5Y46.C        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001231
    SLICE_X4Y45.C3       net (fanout=5)        1.182   bamse1/pblaze/stack/n0012[2]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X2Y45.C4       net (fanout=5)        0.601   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X2Y45.CLK      Tas                   0.349   bamse1/addr[6]
                                                       bamse1/pblaze/Mmux_n012771
                                                       bamse1/pblaze/program_counter_6
    -------------------------------------------------  ---------------------------
    Total                                     11.239ns (3.801ns logic, 7.438ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  19.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_8 (FF)
  Requirement:          31.000ns
  Data Path Delay:      11.187ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA15   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.D3       net (fanout=40)       2.495   bamse1/din[15]
    SLICE_X9Y49.D        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW2
    SLICE_X5Y46.C1       net (fanout=1)        1.042   bamse1/pblaze/N78
    SLICE_X5Y46.C        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001231
    SLICE_X4Y45.C3       net (fanout=5)        1.182   bamse1/pblaze/stack/n0012[2]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X0Y45.C1       net (fanout=5)        0.559   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X0Y45.CLK      Tas                   0.339   bamse1/addr[9]
                                                       bamse1/pblaze/Mmux_n012791
                                                       bamse1/pblaze/program_counter_8
    -------------------------------------------------  ---------------------------
    Total                                     11.187ns (3.791ns logic, 7.396ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  19.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_5 (FF)
  Requirement:          31.000ns
  Data Path Delay:      11.101ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA15   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.D3       net (fanout=40)       2.495   bamse1/din[15]
    SLICE_X9Y49.D        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW2
    SLICE_X5Y46.C1       net (fanout=1)        1.042   bamse1/pblaze/N78
    SLICE_X5Y46.C        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001231
    SLICE_X4Y45.C3       net (fanout=5)        1.182   bamse1/pblaze/stack/n0012[2]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X2Y45.B5       net (fanout=5)        0.463   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X2Y45.CLK      Tas                   0.349   bamse1/addr[6]
                                                       bamse1/pblaze/Mmux_n012761
                                                       bamse1/pblaze/program_counter_5
    -------------------------------------------------  ---------------------------
    Total                                     11.101ns (3.801ns logic, 7.300ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  19.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_9 (FF)
  Requirement:          31.000ns
  Data Path Delay:      11.008ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA15   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.D3       net (fanout=40)       2.495   bamse1/din[15]
    SLICE_X9Y49.D        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW2
    SLICE_X5Y46.C1       net (fanout=1)        1.042   bamse1/pblaze/N78
    SLICE_X5Y46.C        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001231
    SLICE_X4Y45.C3       net (fanout=5)        1.182   bamse1/pblaze/stack/n0012[2]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X0Y45.D3       net (fanout=5)        0.380   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X0Y45.CLK      Tas                   0.339   bamse1/addr[9]
                                                       bamse1/pblaze/Mmux_n0127101
                                                       bamse1/pblaze/program_counter_9
    -------------------------------------------------  ---------------------------
    Total                                     11.008ns (3.791ns logic, 7.217ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  20.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_6 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.904ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOPA1   Trcko_DOPA            2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.D4       net (fanout=49)       2.160   bamse1/din[17]
    SLICE_X9Y49.D        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW2
    SLICE_X5Y46.C1       net (fanout=1)        1.042   bamse1/pblaze/N78
    SLICE_X5Y46.C        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001231
    SLICE_X4Y45.C3       net (fanout=5)        1.182   bamse1/pblaze/stack/n0012[2]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X2Y45.C4       net (fanout=5)        0.601   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X2Y45.CLK      Tas                   0.349   bamse1/addr[6]
                                                       bamse1/pblaze/Mmux_n012771
                                                       bamse1/pblaze/program_counter_6
    -------------------------------------------------  ---------------------------
    Total                                     10.904ns (3.801ns logic, 7.103ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  20.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_8 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.852ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOPA1   Trcko_DOPA            2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.D4       net (fanout=49)       2.160   bamse1/din[17]
    SLICE_X9Y49.D        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW2
    SLICE_X5Y46.C1       net (fanout=1)        1.042   bamse1/pblaze/N78
    SLICE_X5Y46.C        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001231
    SLICE_X4Y45.C3       net (fanout=5)        1.182   bamse1/pblaze/stack/n0012[2]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X0Y45.C1       net (fanout=5)        0.559   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X0Y45.CLK      Tas                   0.339   bamse1/addr[9]
                                                       bamse1/pblaze/Mmux_n012791
                                                       bamse1/pblaze/program_counter_8
    -------------------------------------------------  ---------------------------
    Total                                     10.852ns (3.791ns logic, 7.061ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  20.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_7 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.790ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA15   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.D3       net (fanout=40)       2.495   bamse1/din[15]
    SLICE_X9Y49.D        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW2
    SLICE_X5Y46.C1       net (fanout=1)        1.042   bamse1/pblaze/N78
    SLICE_X5Y46.C        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001231
    SLICE_X4Y45.C3       net (fanout=5)        1.182   bamse1/pblaze/stack/n0012[2]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X0Y45.B6       net (fanout=5)        0.162   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X0Y45.CLK      Tas                   0.339   bamse1/addr[9]
                                                       bamse1/pblaze/Mmux_n012781
                                                       bamse1/pblaze/program_counter_7
    -------------------------------------------------  ---------------------------
    Total                                     10.790ns (3.791ns logic, 6.999ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  20.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_5 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.766ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOPA1   Trcko_DOPA            2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.D4       net (fanout=49)       2.160   bamse1/din[17]
    SLICE_X9Y49.D        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW2
    SLICE_X5Y46.C1       net (fanout=1)        1.042   bamse1/pblaze/N78
    SLICE_X5Y46.C        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001231
    SLICE_X4Y45.C3       net (fanout=5)        1.182   bamse1/pblaze/stack/n0012[2]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X2Y45.B5       net (fanout=5)        0.463   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X2Y45.CLK      Tas                   0.349   bamse1/addr[6]
                                                       bamse1/pblaze/Mmux_n012761
                                                       bamse1/pblaze/program_counter_5
    -------------------------------------------------  ---------------------------
    Total                                     10.766ns (3.801ns logic, 6.965ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  20.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_6 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.738ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA15   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.C3       net (fanout=40)       2.462   bamse1/din[15]
    SLICE_X9Y49.C        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW3
    SLICE_X5Y46.B4       net (fanout=1)        0.874   bamse1/pblaze/N80
    SLICE_X5Y46.B        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001221
    SLICE_X4Y45.A2       net (fanout=5)        1.128   bamse1/pblaze/stack/n0012[1]
    SLICE_X4Y45.AMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMA
    SLICE_X2Y46.A2       net (fanout=1)        1.137   bamse1/pblaze/stack_data_out[0]
    SLICE_X2Y46.A        Tilo                  0.235   bamse1/pblaze/Madd_n0164[10:0]_lut[2]
                                                       bamse1/pblaze/Mmux_n012611
    SLICE_X0Y45.A2       net (fanout=6)        0.754   bamse1/pblaze/Madd_n0164[10:0]_cy[0]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X2Y45.C4       net (fanout=5)        0.601   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X2Y45.CLK      Tas                   0.349   bamse1/addr[6]
                                                       bamse1/pblaze/Mmux_n012771
                                                       bamse1/pblaze/program_counter_6
    -------------------------------------------------  ---------------------------
    Total                                     10.738ns (3.782ns logic, 6.956ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  20.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_6 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.723ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA12   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X6Y45.C3       net (fanout=33)       2.305   bamse1/din[12]
    SLICE_X6Y45.C        Tilo                  0.235   bamse1/pblaze/ptr_4
                                                       bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o1
    SLICE_X5Y46.C3       net (fanout=8)        0.740   bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o
    SLICE_X5Y46.C        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001231
    SLICE_X4Y45.C3       net (fanout=5)        1.182   bamse1/pblaze/stack/n0012[2]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X2Y45.C4       net (fanout=5)        0.601   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X2Y45.CLK      Tas                   0.349   bamse1/addr[6]
                                                       bamse1/pblaze/Mmux_n012771
                                                       bamse1/pblaze/program_counter_6
    -------------------------------------------------  ---------------------------
    Total                                     10.723ns (3.777ns logic, 6.946ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  20.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_8 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.686ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA15   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.C3       net (fanout=40)       2.462   bamse1/din[15]
    SLICE_X9Y49.C        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW3
    SLICE_X5Y46.B4       net (fanout=1)        0.874   bamse1/pblaze/N80
    SLICE_X5Y46.B        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001221
    SLICE_X4Y45.A2       net (fanout=5)        1.128   bamse1/pblaze/stack/n0012[1]
    SLICE_X4Y45.AMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMA
    SLICE_X2Y46.A2       net (fanout=1)        1.137   bamse1/pblaze/stack_data_out[0]
    SLICE_X2Y46.A        Tilo                  0.235   bamse1/pblaze/Madd_n0164[10:0]_lut[2]
                                                       bamse1/pblaze/Mmux_n012611
    SLICE_X0Y45.A2       net (fanout=6)        0.754   bamse1/pblaze/Madd_n0164[10:0]_cy[0]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X0Y45.C1       net (fanout=5)        0.559   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X0Y45.CLK      Tas                   0.339   bamse1/addr[9]
                                                       bamse1/pblaze/Mmux_n012791
                                                       bamse1/pblaze/program_counter_8
    -------------------------------------------------  ---------------------------
    Total                                     10.686ns (3.772ns logic, 6.914ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  20.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_6 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.682ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA12   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X6Y45.C3       net (fanout=33)       2.305   bamse1/din[12]
    SLICE_X6Y45.C        Tilo                  0.235   bamse1/pblaze/ptr_4
                                                       bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o1
    SLICE_X5Y46.D5       net (fanout=8)        0.859   bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o
    SLICE_X5Y46.D        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001241
    SLICE_X4Y45.A4       net (fanout=5)        1.268   bamse1/pblaze/stack/n0012[3]
    SLICE_X4Y45.AMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMA
    SLICE_X2Y46.A2       net (fanout=1)        1.137   bamse1/pblaze/stack_data_out[0]
    SLICE_X2Y46.A        Tilo                  0.235   bamse1/pblaze/Madd_n0164[10:0]_lut[2]
                                                       bamse1/pblaze/Mmux_n012611
    SLICE_X0Y45.A2       net (fanout=6)        0.754   bamse1/pblaze/Madd_n0164[10:0]_cy[0]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X2Y45.C4       net (fanout=5)        0.601   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X2Y45.CLK      Tas                   0.349   bamse1/addr[6]
                                                       bamse1/pblaze/Mmux_n012771
                                                       bamse1/pblaze/program_counter_6
    -------------------------------------------------  ---------------------------
    Total                                     10.682ns (3.758ns logic, 6.924ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  20.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_9 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.673ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOPA1   Trcko_DOPA            2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.D4       net (fanout=49)       2.160   bamse1/din[17]
    SLICE_X9Y49.D        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW2
    SLICE_X5Y46.C1       net (fanout=1)        1.042   bamse1/pblaze/N78
    SLICE_X5Y46.C        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001231
    SLICE_X4Y45.C3       net (fanout=5)        1.182   bamse1/pblaze/stack/n0012[2]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X0Y45.D3       net (fanout=5)        0.380   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X0Y45.CLK      Tas                   0.339   bamse1/addr[9]
                                                       bamse1/pblaze/Mmux_n0127101
                                                       bamse1/pblaze/program_counter_9
    -------------------------------------------------  ---------------------------
    Total                                     10.673ns (3.791ns logic, 6.882ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  20.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_8 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.671ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA12   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X6Y45.C3       net (fanout=33)       2.305   bamse1/din[12]
    SLICE_X6Y45.C        Tilo                  0.235   bamse1/pblaze/ptr_4
                                                       bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o1
    SLICE_X5Y46.C3       net (fanout=8)        0.740   bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o
    SLICE_X5Y46.C        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001231
    SLICE_X4Y45.C3       net (fanout=5)        1.182   bamse1/pblaze/stack/n0012[2]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X0Y45.C1       net (fanout=5)        0.559   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X0Y45.CLK      Tas                   0.339   bamse1/addr[9]
                                                       bamse1/pblaze/Mmux_n012791
                                                       bamse1/pblaze/program_counter_8
    -------------------------------------------------  ---------------------------
    Total                                     10.671ns (3.767ns logic, 6.904ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  20.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_8 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.630ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA12   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X6Y45.C3       net (fanout=33)       2.305   bamse1/din[12]
    SLICE_X6Y45.C        Tilo                  0.235   bamse1/pblaze/ptr_4
                                                       bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o1
    SLICE_X5Y46.D5       net (fanout=8)        0.859   bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o
    SLICE_X5Y46.D        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001241
    SLICE_X4Y45.A4       net (fanout=5)        1.268   bamse1/pblaze/stack/n0012[3]
    SLICE_X4Y45.AMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMA
    SLICE_X2Y46.A2       net (fanout=1)        1.137   bamse1/pblaze/stack_data_out[0]
    SLICE_X2Y46.A        Tilo                  0.235   bamse1/pblaze/Madd_n0164[10:0]_lut[2]
                                                       bamse1/pblaze/Mmux_n012611
    SLICE_X0Y45.A2       net (fanout=6)        0.754   bamse1/pblaze/Madd_n0164[10:0]_cy[0]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X0Y45.C1       net (fanout=5)        0.559   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X0Y45.CLK      Tas                   0.339   bamse1/addr[9]
                                                       bamse1/pblaze/Mmux_n012791
                                                       bamse1/pblaze/program_counter_8
    -------------------------------------------------  ---------------------------
    Total                                     10.630ns (3.748ns logic, 6.882ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  20.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_5 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.600ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA15   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.C3       net (fanout=40)       2.462   bamse1/din[15]
    SLICE_X9Y49.C        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW3
    SLICE_X5Y46.B4       net (fanout=1)        0.874   bamse1/pblaze/N80
    SLICE_X5Y46.B        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001221
    SLICE_X4Y45.A2       net (fanout=5)        1.128   bamse1/pblaze/stack/n0012[1]
    SLICE_X4Y45.AMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMA
    SLICE_X2Y46.A2       net (fanout=1)        1.137   bamse1/pblaze/stack_data_out[0]
    SLICE_X2Y46.A        Tilo                  0.235   bamse1/pblaze/Madd_n0164[10:0]_lut[2]
                                                       bamse1/pblaze/Mmux_n012611
    SLICE_X0Y45.A2       net (fanout=6)        0.754   bamse1/pblaze/Madd_n0164[10:0]_cy[0]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X2Y45.B5       net (fanout=5)        0.463   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X2Y45.CLK      Tas                   0.349   bamse1/addr[6]
                                                       bamse1/pblaze/Mmux_n012761
                                                       bamse1/pblaze/program_counter_5
    -------------------------------------------------  ---------------------------
    Total                                     10.600ns (3.782ns logic, 6.818ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  20.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_6 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.599ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA12   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X6Y45.C3       net (fanout=33)       2.305   bamse1/din[12]
    SLICE_X6Y45.C        Tilo                  0.235   bamse1/pblaze/ptr_4
                                                       bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o1
    SLICE_X5Y46.D5       net (fanout=8)        0.859   bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o
    SLICE_X5Y46.D        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001241
    SLICE_X4Y45.C4       net (fanout=5)        0.939   bamse1/pblaze/stack/n0012[3]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X2Y45.C4       net (fanout=5)        0.601   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X2Y45.CLK      Tas                   0.349   bamse1/addr[6]
                                                       bamse1/pblaze/Mmux_n012771
                                                       bamse1/pblaze/program_counter_6
    -------------------------------------------------  ---------------------------
    Total                                     10.599ns (3.777ns logic, 6.822ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  20.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_6 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.586ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA12   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X6Y45.C3       net (fanout=33)       2.305   bamse1/din[12]
    SLICE_X6Y45.C        Tilo                  0.235   bamse1/pblaze/ptr_4
                                                       bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o1
    SLICE_X5Y46.B1       net (fanout=8)        0.903   bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o
    SLICE_X5Y46.B        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001221
    SLICE_X4Y45.A2       net (fanout=5)        1.128   bamse1/pblaze/stack/n0012[1]
    SLICE_X4Y45.AMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMA
    SLICE_X2Y46.A2       net (fanout=1)        1.137   bamse1/pblaze/stack_data_out[0]
    SLICE_X2Y46.A        Tilo                  0.235   bamse1/pblaze/Madd_n0164[10:0]_lut[2]
                                                       bamse1/pblaze/Mmux_n012611
    SLICE_X0Y45.A2       net (fanout=6)        0.754   bamse1/pblaze/Madd_n0164[10:0]_cy[0]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X2Y45.C4       net (fanout=5)        0.601   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X2Y45.CLK      Tas                   0.349   bamse1/addr[6]
                                                       bamse1/pblaze/Mmux_n012771
                                                       bamse1/pblaze/program_counter_6
    -------------------------------------------------  ---------------------------
    Total                                     10.586ns (3.758ns logic, 6.828ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  20.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_5 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.585ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA12   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X6Y45.C3       net (fanout=33)       2.305   bamse1/din[12]
    SLICE_X6Y45.C        Tilo                  0.235   bamse1/pblaze/ptr_4
                                                       bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o1
    SLICE_X5Y46.C3       net (fanout=8)        0.740   bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o
    SLICE_X5Y46.C        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001231
    SLICE_X4Y45.C3       net (fanout=5)        1.182   bamse1/pblaze/stack/n0012[2]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X2Y45.B5       net (fanout=5)        0.463   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X2Y45.CLK      Tas                   0.349   bamse1/addr[6]
                                                       bamse1/pblaze/Mmux_n012761
                                                       bamse1/pblaze/program_counter_5
    -------------------------------------------------  ---------------------------
    Total                                     10.585ns (3.777ns logic, 6.808ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  20.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_6 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.570ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA15   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.C3       net (fanout=40)       2.462   bamse1/din[15]
    SLICE_X9Y49.C        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW3
    SLICE_X5Y46.B4       net (fanout=1)        0.874   bamse1/pblaze/N80
    SLICE_X5Y46.B        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001221
    SLICE_X4Y45.C2       net (fanout=5)        0.714   bamse1/pblaze/stack/n0012[1]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X2Y45.C4       net (fanout=5)        0.601   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X2Y45.CLK      Tas                   0.349   bamse1/addr[6]
                                                       bamse1/pblaze/Mmux_n012771
                                                       bamse1/pblaze/program_counter_6
    -------------------------------------------------  ---------------------------
    Total                                     10.570ns (3.801ns logic, 6.769ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  20.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_8 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.547ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA12   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X6Y45.C3       net (fanout=33)       2.305   bamse1/din[12]
    SLICE_X6Y45.C        Tilo                  0.235   bamse1/pblaze/ptr_4
                                                       bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o1
    SLICE_X5Y46.D5       net (fanout=8)        0.859   bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o
    SLICE_X5Y46.D        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001241
    SLICE_X4Y45.C4       net (fanout=5)        0.939   bamse1/pblaze/stack/n0012[3]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X0Y45.C1       net (fanout=5)        0.559   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X0Y45.CLK      Tas                   0.339   bamse1/addr[9]
                                                       bamse1/pblaze/Mmux_n012791
                                                       bamse1/pblaze/program_counter_8
    -------------------------------------------------  ---------------------------
    Total                                     10.547ns (3.767ns logic, 6.780ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  20.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_5 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.544ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA12   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X6Y45.C3       net (fanout=33)       2.305   bamse1/din[12]
    SLICE_X6Y45.C        Tilo                  0.235   bamse1/pblaze/ptr_4
                                                       bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o1
    SLICE_X5Y46.D5       net (fanout=8)        0.859   bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o
    SLICE_X5Y46.D        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001241
    SLICE_X4Y45.A4       net (fanout=5)        1.268   bamse1/pblaze/stack/n0012[3]
    SLICE_X4Y45.AMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMA
    SLICE_X2Y46.A2       net (fanout=1)        1.137   bamse1/pblaze/stack_data_out[0]
    SLICE_X2Y46.A        Tilo                  0.235   bamse1/pblaze/Madd_n0164[10:0]_lut[2]
                                                       bamse1/pblaze/Mmux_n012611
    SLICE_X0Y45.A2       net (fanout=6)        0.754   bamse1/pblaze/Madd_n0164[10:0]_cy[0]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X2Y45.B5       net (fanout=5)        0.463   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X2Y45.CLK      Tas                   0.349   bamse1/addr[6]
                                                       bamse1/pblaze/Mmux_n012761
                                                       bamse1/pblaze/program_counter_5
    -------------------------------------------------  ---------------------------
    Total                                     10.544ns (3.758ns logic, 6.786ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  20.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_6 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.536ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA14   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.D6       net (fanout=35)       1.792   bamse1/din[14]
    SLICE_X9Y49.D        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW2
    SLICE_X5Y46.C1       net (fanout=1)        1.042   bamse1/pblaze/N78
    SLICE_X5Y46.C        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001231
    SLICE_X4Y45.C3       net (fanout=5)        1.182   bamse1/pblaze/stack/n0012[2]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X2Y45.C4       net (fanout=5)        0.601   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X2Y45.CLK      Tas                   0.349   bamse1/addr[6]
                                                       bamse1/pblaze/Mmux_n012771
                                                       bamse1/pblaze/program_counter_6
    -------------------------------------------------  ---------------------------
    Total                                     10.536ns (3.801ns logic, 6.735ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  20.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_8 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.534ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA12   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X6Y45.C3       net (fanout=33)       2.305   bamse1/din[12]
    SLICE_X6Y45.C        Tilo                  0.235   bamse1/pblaze/ptr_4
                                                       bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o1
    SLICE_X5Y46.B1       net (fanout=8)        0.903   bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o
    SLICE_X5Y46.B        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001221
    SLICE_X4Y45.A2       net (fanout=5)        1.128   bamse1/pblaze/stack/n0012[1]
    SLICE_X4Y45.AMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMA
    SLICE_X2Y46.A2       net (fanout=1)        1.137   bamse1/pblaze/stack_data_out[0]
    SLICE_X2Y46.A        Tilo                  0.235   bamse1/pblaze/Madd_n0164[10:0]_lut[2]
                                                       bamse1/pblaze/Mmux_n012611
    SLICE_X0Y45.A2       net (fanout=6)        0.754   bamse1/pblaze/Madd_n0164[10:0]_cy[0]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X0Y45.C1       net (fanout=5)        0.559   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X0Y45.CLK      Tas                   0.339   bamse1/addr[9]
                                                       bamse1/pblaze/Mmux_n012791
                                                       bamse1/pblaze/program_counter_8
    -------------------------------------------------  ---------------------------
    Total                                     10.534ns (3.748ns logic, 6.786ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  20.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_6 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.524ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA10   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X6Y45.C4       net (fanout=5)        2.106   bamse1/din[10]
    SLICE_X6Y45.C        Tilo                  0.235   bamse1/pblaze/ptr_4
                                                       bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o1
    SLICE_X5Y46.C3       net (fanout=8)        0.740   bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o
    SLICE_X5Y46.C        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001231
    SLICE_X4Y45.C3       net (fanout=5)        1.182   bamse1/pblaze/stack/n0012[2]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X2Y45.C4       net (fanout=5)        0.601   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X2Y45.CLK      Tas                   0.349   bamse1/addr[6]
                                                       bamse1/pblaze/Mmux_n012771
                                                       bamse1/pblaze/program_counter_6
    -------------------------------------------------  ---------------------------
    Total                                     10.524ns (3.777ns logic, 6.747ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  20.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_8 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.518ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA15   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.C3       net (fanout=40)       2.462   bamse1/din[15]
    SLICE_X9Y49.C        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW3
    SLICE_X5Y46.B4       net (fanout=1)        0.874   bamse1/pblaze/N80
    SLICE_X5Y46.B        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001221
    SLICE_X4Y45.C2       net (fanout=5)        0.714   bamse1/pblaze/stack/n0012[1]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X0Y45.C1       net (fanout=5)        0.559   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X0Y45.CLK      Tas                   0.339   bamse1/addr[9]
                                                       bamse1/pblaze/Mmux_n012791
                                                       bamse1/pblaze/program_counter_8
    -------------------------------------------------  ---------------------------
    Total                                     10.518ns (3.791ns logic, 6.727ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  20.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_9 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.507ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA15   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.C3       net (fanout=40)       2.462   bamse1/din[15]
    SLICE_X9Y49.C        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW3
    SLICE_X5Y46.B4       net (fanout=1)        0.874   bamse1/pblaze/N80
    SLICE_X5Y46.B        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001221
    SLICE_X4Y45.A2       net (fanout=5)        1.128   bamse1/pblaze/stack/n0012[1]
    SLICE_X4Y45.AMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMA
    SLICE_X2Y46.A2       net (fanout=1)        1.137   bamse1/pblaze/stack_data_out[0]
    SLICE_X2Y46.A        Tilo                  0.235   bamse1/pblaze/Madd_n0164[10:0]_lut[2]
                                                       bamse1/pblaze/Mmux_n012611
    SLICE_X0Y45.A2       net (fanout=6)        0.754   bamse1/pblaze/Madd_n0164[10:0]_cy[0]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X0Y45.D3       net (fanout=5)        0.380   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X0Y45.CLK      Tas                   0.339   bamse1/addr[9]
                                                       bamse1/pblaze/Mmux_n0127101
                                                       bamse1/pblaze/program_counter_9
    -------------------------------------------------  ---------------------------
    Total                                     10.507ns (3.772ns logic, 6.735ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  20.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_9 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.492ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA12   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X6Y45.C3       net (fanout=33)       2.305   bamse1/din[12]
    SLICE_X6Y45.C        Tilo                  0.235   bamse1/pblaze/ptr_4
                                                       bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o1
    SLICE_X5Y46.C3       net (fanout=8)        0.740   bamse1/pblaze/idu_conditional_idu_condition_flags[1]_OR_98_o
    SLICE_X5Y46.C        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001231
    SLICE_X4Y45.C3       net (fanout=5)        1.182   bamse1/pblaze/stack/n0012[2]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X0Y45.D3       net (fanout=5)        0.380   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X0Y45.CLK      Tas                   0.339   bamse1/addr[9]
                                                       bamse1/pblaze/Mmux_n0127101
                                                       bamse1/pblaze/program_counter_9
    -------------------------------------------------  ---------------------------
    Total                                     10.492ns (3.767ns logic, 6.725ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  20.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_6 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.488ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA15   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.D3       net (fanout=40)       2.495   bamse1/din[15]
    SLICE_X9Y49.D        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW2
    SLICE_X5Y46.C1       net (fanout=1)        1.042   bamse1/pblaze/N78
    SLICE_X5Y46.C        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001231
    SLICE_X4Y45.B3       net (fanout=5)        1.186   bamse1/pblaze/stack/n0012[2]
    SLICE_X4Y45.BMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMB
    SLICE_X2Y46.D3       net (fanout=1)        0.782   bamse1/pblaze/stack_data_out[2]
    SLICE_X2Y46.D        Tilo                  0.235   bamse1/pblaze/Madd_n0164[10:0]_lut[2]
                                                       bamse1/pblaze/Mmux_n012631
    SLICE_X0Y45.A3       net (fanout=4)        0.600   bamse1/pblaze/Madd_n0164[10:0]_lut[2]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X2Y45.C4       net (fanout=5)        0.601   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X2Y45.CLK      Tas                   0.349   bamse1/addr[6]
                                                       bamse1/pblaze/Mmux_n012771
                                                       bamse1/pblaze/program_counter_6
    -------------------------------------------------  ---------------------------
    Total                                     10.488ns (3.782ns logic, 6.706ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  20.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_8 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.484ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.643 - 0.624)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA14   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X9Y49.D6       net (fanout=35)       1.792   bamse1/din[14]
    SLICE_X9Y49.D        Tilo                  0.259   bamse1/pblaze/interrupt_latch
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW2
    SLICE_X5Y46.C1       net (fanout=1)        1.042   bamse1/pblaze/N78
    SLICE_X5Y46.C        Tilo                  0.259   bamse1/pblaze/ptr_3
                                                       bamse1/pblaze/stack/Mmux_n001231
    SLICE_X4Y45.C3       net (fanout=5)        1.182   bamse1/pblaze/stack/n0012[2]
    SLICE_X4Y45.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X4Y44.A1       net (fanout=1)        0.774   bamse1/pblaze/stack_data_out[4]
    SLICE_X4Y44.A        Tilo                  0.254   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X0Y45.A1       net (fanout=2)        1.344   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X0Y45.A        Tilo                  0.254   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X0Y45.C1       net (fanout=5)        0.559   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X0Y45.CLK      Tas                   0.339   bamse1/addr[9]
                                                       bamse1/pblaze/Mmux_n012791
                                                       bamse1/pblaze/program_counter_8
    -------------------------------------------------  ---------------------------
    Total                                     10.484ns (3.791ns logic, 6.693ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.430ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: bamse1/mem/RAMB16BWER_inst/CLKA
  Logical resource: bamse1/mem/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 27.430ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: bamse1/mem/RAMB16BWER_inst/CLKB
  Logical resource: bamse1/mem/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 28.334ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[5]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr1_RAMA/CLK
  Location pin: SLICE_X4Y45.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[5]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr1_RAMA_D1/CLK
  Location pin: SLICE_X4Y45.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[5]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr1_RAMB/CLK
  Location pin: SLICE_X4Y45.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[5]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr1_RAMB_D1/CLK
  Location pin: SLICE_X4Y45.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[5]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr1_RAMC/CLK
  Location pin: SLICE_X4Y45.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[5]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr1_RAMC_D1/CLK
  Location pin: SLICE_X4Y45.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[5]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr1_RAMD/CLK
  Location pin: SLICE_X4Y45.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[5]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr1_RAMD_D1/CLK
  Location pin: SLICE_X4Y45.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[9]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr21/DP/CLK
  Location pin: SLICE_X4Y46.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[9]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr22/DP/CLK
  Location pin: SLICE_X4Y46.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[9]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr23/DP/CLK
  Location pin: SLICE_X4Y46.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[9]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr24/DP/CLK
  Location pin: SLICE_X4Y46.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[9]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr21/SP/CLK
  Location pin: SLICE_X4Y46.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[9]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr22/SP/CLK
  Location pin: SLICE_X4Y46.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[9]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr23/SP/CLK
  Location pin: SLICE_X4Y46.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[9]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr24/SP/CLK
  Location pin: SLICE_X4Y46.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[6]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr5/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[6]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr8/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[6]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr6/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[6]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr7/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[1]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr1/CLK
  Location pin: SLICE_X12Y47.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[1]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr3/CLK
  Location pin: SLICE_X12Y47.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[1]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr4/CLK
  Location pin: SLICE_X12Y47.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[1]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr2/CLK
  Location pin: SLICE_X12Y47.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr6/DP/CLK
  Location pin: SLICE_X16Y44.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr7/DP/CLK
  Location pin: SLICE_X16Y44.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr8/DP/CLK
  Location pin: SLICE_X16Y44.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.255|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12329 paths, 0 nets, and 1036 connections

Design statistics:
   Minimum period:  11.255ns{1}   (Maximum frequency:  88.849MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 23 22:32:20 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



