Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 100000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/shubhayu/ChampSim/traces/403.gcc-48B.champsimtrace.xz
CPU 0 GSHARE branch predictor
CPU 0 L1I next line prefetcher
CPU 0 L1D next line prefetcher
Initialize DRRIP state
Assign rand_sets[0]: 454  LLC: 2048
rand_sets[0]: 454
Assign rand_sets[1]: 1662  LLC: 2048
rand_sets[1]: 1662
Assign rand_sets[2]: 1921  LLC: 2048
rand_sets[2]: 1921
Assign rand_sets[3]: 1131  LLC: 2048
rand_sets[3]: 1131
Assign rand_sets[4]: 331  LLC: 2048
rand_sets[4]: 331
Assign rand_sets[5]: 1531  LLC: 2048
rand_sets[5]: 1531
Assign rand_sets[6]: 482  LLC: 2048
rand_sets[6]: 482
Assign rand_sets[7]: 1275  LLC: 2048
rand_sets[7]: 1275
Assign rand_sets[8]: 1876  LLC: 2048
rand_sets[8]: 1876
Assign rand_sets[9]: 2038  LLC: 2048
rand_sets[9]: 2038
Assign rand_sets[10]: 701  LLC: 2048
rand_sets[10]: 701
Assign rand_sets[11]: 479  LLC: 2048
rand_sets[11]: 479
Assign rand_sets[12]: 892  LLC: 2048
rand_sets[12]: 892
Assign rand_sets[13]: 1820  LLC: 2048
rand_sets[13]: 1820
Assign rand_sets[14]: 1505  LLC: 2048
rand_sets[14]: 1505
Assign rand_sets[15]: 1159  LLC: 2048
rand_sets[15]: 1159
Assign rand_sets[16]: 513  LLC: 2048
rand_sets[16]: 513
Assign rand_sets[17]: 703  LLC: 2048
rand_sets[17]: 703
Assign rand_sets[18]: 561  LLC: 2048
rand_sets[18]: 561
Assign rand_sets[19]: 990  LLC: 2048
rand_sets[19]: 990
Assign rand_sets[20]: 342  LLC: 2048
rand_sets[20]: 342
Assign rand_sets[21]: 882  LLC: 2048
rand_sets[21]: 882
Assign rand_sets[22]: 15  LLC: 2048
rand_sets[22]: 15
Assign rand_sets[23]: 71  LLC: 2048
rand_sets[23]: 71
Assign rand_sets[24]: 1127  LLC: 2048
rand_sets[24]: 1127
Assign rand_sets[25]: 1382  LLC: 2048
rand_sets[25]: 1382
Assign rand_sets[26]: 647  LLC: 2048
rand_sets[26]: 647
Assign rand_sets[27]: 857  LLC: 2048
rand_sets[27]: 857
Assign rand_sets[28]: 1450  LLC: 2048
rand_sets[28]: 1450
Assign rand_sets[29]: 1160  LLC: 2048
rand_sets[29]: 1160
Assign rand_sets[30]: 1852  LLC: 2048
rand_sets[30]: 1852
Assign rand_sets[31]: 1881  LLC: 2048
rand_sets[31]: 1881
Assign rand_sets[32]: 1770  LLC: 2048
rand_sets[32]: 1770
Assign rand_sets[33]: 1622  LLC: 2048
rand_sets[33]: 1622
Assign rand_sets[34]: 275  LLC: 2048
rand_sets[34]: 275
Assign rand_sets[35]: 635  LLC: 2048
rand_sets[35]: 635
Assign rand_sets[36]: 466  LLC: 2048
rand_sets[36]: 466
Assign rand_sets[37]: 1413  LLC: 2048
rand_sets[37]: 1413
Assign rand_sets[38]: 417  LLC: 2048
rand_sets[38]: 417
Assign rand_sets[39]: 472  LLC: 2048
rand_sets[39]: 472
Assign rand_sets[40]: 1340  LLC: 2048
rand_sets[40]: 1340
Assign rand_sets[41]: 852  LLC: 2048
rand_sets[41]: 852
Assign rand_sets[42]: 1365  LLC: 2048
rand_sets[42]: 1365
Assign rand_sets[43]: 47  LLC: 2048
rand_sets[43]: 47
Assign rand_sets[44]: 823  LLC: 2048
rand_sets[44]: 823
Assign rand_sets[45]: 686  LLC: 2048
rand_sets[45]: 686
Assign rand_sets[46]: 1637  LLC: 2048
rand_sets[46]: 1637
Assign rand_sets[47]: 1115  LLC: 2048
rand_sets[47]: 1115
Assign rand_sets[48]: 986  LLC: 2048
rand_sets[48]: 986
Assign rand_sets[49]: 258  LLC: 2048
rand_sets[49]: 258
Assign rand_sets[50]: 633  LLC: 2048
rand_sets[50]: 633
Assign rand_sets[51]: 920  LLC: 2048
rand_sets[51]: 920
Assign rand_sets[52]: 204  LLC: 2048
rand_sets[52]: 204
Assign rand_sets[53]: 227  LLC: 2048
rand_sets[53]: 227
Assign rand_sets[54]: 1818  LLC: 2048
rand_sets[54]: 1818
Assign rand_sets[55]: 886  LLC: 2048
rand_sets[55]: 886
Assign rand_sets[56]: 1422  LLC: 2048
rand_sets[56]: 1422
Assign rand_sets[57]: 607  LLC: 2048
rand_sets[57]: 607
Assign rand_sets[58]: 217  LLC: 2048
rand_sets[58]: 217
Assign rand_sets[59]: 1945  LLC: 2048
rand_sets[59]: 1945
Assign rand_sets[60]: 143  LLC: 2048
rand_sets[60]: 143
Assign rand_sets[61]: 1311  LLC: 2048
rand_sets[61]: 1311
Assign rand_sets[62]: 319  LLC: 2048
rand_sets[62]: 319
Assign rand_sets[63]: 1846  LLC: 2048
rand_sets[63]: 1846
LLC Next Line Prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 4167889 heartbeat IPC: 2.3993 cumulative IPC: 2.3993 (Simulation time: 0 hr 0 min 19 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 8337875 heartbeat IPC: 2.39809 cumulative IPC: 2.39869 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 12505743 heartbeat IPC: 2.39931 cumulative IPC: 2.3989 (Simulation time: 0 hr 0 min 58 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 16673478 heartbeat IPC: 2.39938 cumulative IPC: 2.39902 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 20846236 heartbeat IPC: 2.3965 cumulative IPC: 2.39851 (Simulation time: 0 hr 1 min 37 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 25029642 heartbeat IPC: 2.3904 cumulative IPC: 2.39716 (Simulation time: 0 hr 1 min 57 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 29192634 heartbeat IPC: 2.40212 cumulative IPC: 2.39787 (Simulation time: 0 hr 2 min 16 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 33355861 heartbeat IPC: 2.40198 cumulative IPC: 2.39838 (Simulation time: 0 hr 2 min 36 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 37523600 heartbeat IPC: 2.39938 cumulative IPC: 2.39849 (Simulation time: 0 hr 2 min 55 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 41697341 heartbeat IPC: 2.39593 cumulative IPC: 2.39823 (Simulation time: 0 hr 3 min 15 sec) 

Warmup complete CPU 0 instructions: 100000001 cycles: 41697341 (Simulation time: 0 hr 3 min 15 sec) 

Heartbeat CPU 0 instructions: 110000000 cycles: 48885359 heartbeat IPC: 1.3912 cumulative IPC: 1.3912 (Simulation time: 0 hr 3 min 36 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 56137262 heartbeat IPC: 1.37895 cumulative IPC: 1.38505 (Simulation time: 0 hr 3 min 57 sec) 
Heartbeat CPU 0 instructions: 130000003 cycles: 63363610 heartbeat IPC: 1.38383 cumulative IPC: 1.38464 (Simulation time: 0 hr 4 min 19 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 70594918 heartbeat IPC: 1.38288 cumulative IPC: 1.3842 (Simulation time: 0 hr 4 min 41 sec) 
Heartbeat CPU 0 instructions: 150000000 cycles: 77809478 heartbeat IPC: 1.38609 cumulative IPC: 1.38458 (Simulation time: 0 hr 5 min 3 sec) 
Heartbeat CPU 0 instructions: 160000001 cycles: 85026675 heartbeat IPC: 1.38558 cumulative IPC: 1.38474 (Simulation time: 0 hr 5 min 24 sec) 
Heartbeat CPU 0 instructions: 170000002 cycles: 92234492 heartbeat IPC: 1.38738 cumulative IPC: 1.38512 (Simulation time: 0 hr 5 min 46 sec) 
Heartbeat CPU 0 instructions: 180000000 cycles: 99446231 heartbeat IPC: 1.38663 cumulative IPC: 1.38531 (Simulation time: 0 hr 6 min 8 sec) 
Heartbeat CPU 0 instructions: 190000000 cycles: 106638094 heartbeat IPC: 1.39046 cumulative IPC: 1.38588 (Simulation time: 0 hr 6 min 30 sec) 
Heartbeat CPU 0 instructions: 200000002 cycles: 113865330 heartbeat IPC: 1.38366 cumulative IPC: 1.38566 (Simulation time: 0 hr 6 min 52 sec) 
Finished CPU 0 instructions: 100000001 cycles: 72167989 cumulative IPC: 1.38566 (Simulation time: 0 hr 6 min 52 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.38566 instructions: 100000001 cycles: 72167989
L1D TOTAL     ACCESS:   50235887  HIT:   49296732  MISS:     939155
L1D LOAD      ACCESS:   16356959  HIT:   15882918  MISS:     474041
L1D RFO       ACCESS:   17675166  HIT:   17671465  MISS:       3701
L1D PREFETCH  ACCESS:   16203762  HIT:   15742349  MISS:     461413
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   16395874  ISSUED:   16351200  USEFUL:     179176  USELESS:     282237
L1D AVERAGE MISS LATENCY: 19.551 cycles
L1I TOTAL     ACCESS:   26357188  HIT:   26357188  MISS:          0
L1I LOAD      ACCESS:   26357188  HIT:   26357188  MISS:          0
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I AVERAGE MISS LATENCY: -nan cycles
L2C TOTAL     ACCESS:    1435079  HIT:    1401007  MISS:      34072
L2C LOAD      ACCESS:     445052  HIT:     427786  MISS:      17266
L2C RFO       ACCESS:       3699  HIT:        699  MISS:       3000
L2C PREFETCH  ACCESS:     969506  HIT:     955702  MISS:      13804
L2C WRITEBACK ACCESS:      16822  HIT:      16820  MISS:          2
L2C PREFETCH  REQUESTED:     716497  ISSUED:     716497  USEFUL:       1701  USELESS:      12074
L2C AVERAGE MISS LATENCY: 138.208 cycles
LLC TOTAL     ACCESS:     290025  HIT:     242867  MISS:      47158
LLC LOAD      ACCESS:      17266  HIT:       5893  MISS:      11373
LLC RFO       ACCESS:       3000  HIT:        128  MISS:       2872
LLC PREFETCH  ACCESS:     262237  HIT:     230104  MISS:      32133
LLC WRITEBACK ACCESS:       7522  HIT:       6742  MISS:        780
LLC PREFETCH  REQUESTED:     149451  ISSUED:     148412  USEFUL:       5839  USELESS:      26921
LLC AVERAGE MISS LATENCY: 165.031 cycles
Major fault: 0 Minor fault: 2907
CPU 0 L1I next line prefetcher final stats
CPU 0 L1D next line prefetcher final stats
LLC Next Line Prefetcher Final Stats: none

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      11118  ROW_BUFFER_MISS:      35260
 DBUS_CONGESTED:      14625
 WQ ROW_BUFFER_HIT:       1327  ROW_BUFFER_MISS:       6122  FULL:          0

 AVG_CONGESTED_CYCLE: 4

CPU 0 Branch Prediction Accuracy: 99.717% MPKI: 0.63024 Average ROB Occupancy at Mispredict: 82.5821

Branch types
NOT_BRANCH: 77728258 77.7283%
BRANCH_DIRECT_JUMP: 3021554 3.02155%
BRANCH_INDIRECT: 1481028 1.48103%
BRANCH_CONDITIONAL: 14722987 14.723%
BRANCH_DIRECT_CALL: 1514790 1.51479%
BRANCH_INDIRECT_CALL: 8297 0.008297%
BRANCH_RETURN: 1523087 1.52309%
BRANCH_OTHER: 0 0%

