<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab4dpath.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab4dpath.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab4dpath.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab4dpath.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab4dpath.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab4dpath.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab4dpath.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab4dpath.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab4dpath.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab4dpath.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab4dpath.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab4dpath.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab4dpath.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab4dpath.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab4dpath.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab4dpath.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab4dpath.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab4dpath.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab4dpath.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab4dpath_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab4dpath_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab4dpath_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab4dpath_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab4dpath_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab4dpath_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab4dpath_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab4dpath_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab4dpath_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab4dpath_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab4dpath_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab4dpath_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab4dpath_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab4dpath_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab4dpath_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab4dpath_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab4dpath_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab4dpath_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_lab4dpath_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_lab4dpath_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_lab4dpath_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1410812805" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1410812805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410814566" xil_pn:in_ck="6709910440895582789" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1410814566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="lab4dpath.v"/>
      <outfile xil_pn:name="tb_lab4dpath.v"/>
    </transform>
    <transform xil_pn:end_ts="1410812805" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="467188996165040384" xil_pn:start_ts="1410812805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410812805" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="616613708992717122" xil_pn:start_ts="1410812805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410814445" xil_pn:in_ck="-1381442206176490094" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1606927761144317161" xil_pn:start_ts="1410814444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/mult12x12.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mult12x12.v"/>
      <outfile xil_pn:name="ipcore_dir/mult12x12l2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mult12x12l2.v"/>
      <outfile xil_pn:name="ipcore_dir/mult12x12l3.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mult12x12l3.v"/>
    </transform>
    <transform xil_pn:end_ts="1410814566" xil_pn:in_ck="-3683029770096536261" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1410814566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/mult12x12.v"/>
      <outfile xil_pn:name="ipcore_dir/mult12x12l2.v"/>
      <outfile xil_pn:name="ipcore_dir/mult12x12l3.v"/>
      <outfile xil_pn:name="lab4dpath.v"/>
      <outfile xil_pn:name="tb_lab4dpath.v"/>
    </transform>
    <transform xil_pn:end_ts="1410814569" xil_pn:in_ck="-3683029770096536261" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3818125501841045215" xil_pn:start_ts="1410814566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_lab4dpath_beh.prj"/>
      <outfile xil_pn:name="tb_lab4dpath_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1410814569" xil_pn:in_ck="-3036027020360505125" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5318809884827074199" xil_pn:start_ts="1410814569">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_lab4dpath_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1410673457" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1410673457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410800225" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2972394486647097299" xil_pn:start_ts="1410800225">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410814578" xil_pn:in_ck="-1381442206176490094" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1606927761144317161" xil_pn:start_ts="1410814578">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/mult12x12l2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mult12x12l2.v"/>
      <outfile xil_pn:name="ipcore_dir/mult12x12l3.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mult12x12l3.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410800225" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8885040819701139285" xil_pn:start_ts="1410800225">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410673457" xil_pn:in_ck="7002521973231403990" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1410673457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410800225" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7179037815262230881" xil_pn:start_ts="1410800225">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411761307" xil_pn:in_ck="-7548031597648967442" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4815973284235308310" xil_pn:start_ts="1411761283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab4dpath.lso"/>
      <outfile xil_pn:name="lab4dpath.ngc"/>
      <outfile xil_pn:name="lab4dpath.ngr"/>
      <outfile xil_pn:name="lab4dpath.prj"/>
      <outfile xil_pn:name="lab4dpath.stx"/>
      <outfile xil_pn:name="lab4dpath.syr"/>
      <outfile xil_pn:name="lab4dpath.xst"/>
      <outfile xil_pn:name="lab4dpath_beh.prj"/>
      <outfile xil_pn:name="lab4dpath_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1410800233" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119198863124755754" xil_pn:start_ts="1410800233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411764388" xil_pn:in_ck="1723832268079969142" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4585234376163882630" xil_pn:start_ts="1411764372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab4dpath.bld"/>
      <outfile xil_pn:name="lab4dpath.ngd"/>
      <outfile xil_pn:name="lab4dpath_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1411764399" xil_pn:in_ck="719864891467826715" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1411764388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab4dpath.pcf"/>
      <outfile xil_pn:name="lab4dpath_map.map"/>
      <outfile xil_pn:name="lab4dpath_map.mrp"/>
      <outfile xil_pn:name="lab4dpath_map.ncd"/>
      <outfile xil_pn:name="lab4dpath_map.ngm"/>
      <outfile xil_pn:name="lab4dpath_map.xrpt"/>
      <outfile xil_pn:name="lab4dpath_summary.xml"/>
      <outfile xil_pn:name="lab4dpath_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1411764416" xil_pn:in_ck="6022969298979875508" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1411764399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab4dpath.ncd"/>
      <outfile xil_pn:name="lab4dpath.pad"/>
      <outfile xil_pn:name="lab4dpath.par"/>
      <outfile xil_pn:name="lab4dpath.ptwx"/>
      <outfile xil_pn:name="lab4dpath.unroutes"/>
      <outfile xil_pn:name="lab4dpath.xpi"/>
      <outfile xil_pn:name="lab4dpath_pad.csv"/>
      <outfile xil_pn:name="lab4dpath_pad.txt"/>
      <outfile xil_pn:name="lab4dpath_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1411764422" xil_pn:in_ck="719864891467826583" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1411764416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab4dpath.twr"/>
      <outfile xil_pn:name="lab4dpath.twx"/>
    </transform>
  </transforms>

</generated_project>
