#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 16 02:48:53 2022
# Process ID: 10916
# Current directory: C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2516
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1010.707 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_7' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/pipeline_7.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_7' (2#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/pipeline_7.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (3#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (4#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/counter_4.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (5#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/counter_4.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_5' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/pn_gen_5.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_5' (6#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/pn_gen_5.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_6' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/beta_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu16_8' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/alu16_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_14' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/adder_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_14' (7#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/adder_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_15' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_15' (8#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/boolean_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_16' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/shift_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shift_16' (9#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/shift_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_17' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/compare_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_17' (10#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/compare_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_18' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/multiplier_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_18' (11#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/multiplier_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu16_8' (12#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/alu16_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'look_up_table_9' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/look_up_table_9.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/look_up_table_9.v:16]
INFO: [Synth 8-6155] done synthesizing module 'look_up_table_9' (13#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/look_up_table_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'fsm_auto_10' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/fsm_auto_10.v:7]
	Parameter IDLE_1_states bound to: 6'b000000 
	Parameter START_states bound to: 6'b000001 
	Parameter START_COUNTDOWN_states bound to: 6'b000010 
	Parameter SET_MAIN_TIMER_60_states bound to: 6'b000011 
	Parameter DECREASE_GAMETIMER_states bound to: 6'b000100 
	Parameter MINITIMER_SET_5_states bound to: 6'b000101 
	Parameter MINITIMER_SET_2_states bound to: 6'b000110 
	Parameter DECREASE_MINITIMER_states bound to: 6'b000111 
	Parameter INCREMENT_P1_SCORE_states bound to: 6'b001000 
	Parameter INCREMENT_P2_SCORE_states bound to: 6'b001001 
	Parameter GEN_LED_SEQUENCEP11_states bound to: 6'b001010 
	Parameter GEN_LED_SEQUENCEP12_states bound to: 6'b001011 
	Parameter GEN_LED_SEQUENCEP13_states bound to: 6'b001100 
	Parameter GEN_LED_SEQUENCEP14_states bound to: 6'b001101 
	Parameter IDLE_2_states bound to: 6'b001110 
	Parameter SHR_P1_B1_states bound to: 6'b001111 
	Parameter SHR_P1_B2_states bound to: 6'b010000 
	Parameter SHR_P1_B3_states bound to: 6'b010001 
	Parameter SHR_P1_B4_states bound to: 6'b010010 
	Parameter SHR_P2_B1_states bound to: 6'b010011 
	Parameter SHR_P2_B2_states bound to: 6'b010100 
	Parameter SHR_P2_B3_states bound to: 6'b010101 
	Parameter SHR_P2_B4_states bound to: 6'b010110 
	Parameter INVALID_states bound to: 6'b010111 
	Parameter SET_P1_B1_0_states bound to: 6'b011000 
	Parameter SET_P1_B2_0_states bound to: 6'b011001 
	Parameter SET_P1_B3_0_states bound to: 6'b011010 
	Parameter SET_P1_B4_0_states bound to: 6'b011011 
	Parameter SET_P2_B1_0_states bound to: 6'b011100 
	Parameter SET_P2_B2_0_states bound to: 6'b011101 
	Parameter SET_P2_B3_0_states bound to: 6'b011110 
	Parameter SET_P2_B4_0_states bound to: 6'b011111 
	Parameter CHECK_WIN_P1_states bound to: 6'b100000 
	Parameter LOSE_P1_states bound to: 6'b100001 
	Parameter CHECK_WIN_P2_states bound to: 6'b100010 
	Parameter LOSE_P2_states bound to: 6'b100011 
INFO: [Synth 8-6157] synthesizing module 'variable_counter_12' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_23' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/edge_detector_23.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_23' (14#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/edge_detector_23.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_24' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/counter_24.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10101 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 22'b0111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_24' (15#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/counter_24.v:14]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:100]
WARNING: [Synth 8-151] case item 4'b1001 is unreachable [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:103]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:106]
WARNING: [Synth 8-151] case item 4'b1011 is unreachable [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:109]
WARNING: [Synth 8-151] case item 4'b1100 is unreachable [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:112]
WARNING: [Synth 8-151] case item 4'b1101 is unreachable [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:115]
WARNING: [Synth 8-151] case item 4'b1110 is unreachable [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:118]
WARNING: [Synth 8-151] case item 4'b1111 is unreachable [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:121]
INFO: [Synth 8-6155] done synthesizing module 'variable_counter_12' (16#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/variable_counter_12.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_19' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/multi_seven_seg_19.v:12]
	Parameter DIGITS bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'counter_25' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/counter_25.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b001 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 19'b0011111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_25' (17#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/counter_25.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_22' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/seven_seg_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_22' (18#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/seven_seg_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_26' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decoder_26.v:11]
	Parameter WIDTH bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'decoder_26' (19#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decoder_26.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_19' (20#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/multi_seven_seg_19.v:12]
INFO: [Synth 8-6157] synthesizing module 'multi_dec_ctr_20' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/multi_dec_ctr_20.v:11]
	Parameter DIGITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_27' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decimal_counter_27.v:11]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_27' (21#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decimal_counter_27.v:11]
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_28' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decimal_counter_28.v:11]
	Parameter INIT bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_28' (22#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decimal_counter_28.v:11]
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_29' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decimal_counter_29.v:11]
	Parameter INIT bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_29' (23#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decimal_counter_29.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_dec_ctr_20' (24#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/multi_dec_ctr_20.v:11]
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_5_21' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decimal_counter_5_21.v:11]
	Parameter INIT bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_5_21' (25#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/decimal_counter_5_21.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/fsm_auto_10.v:174]
INFO: [Synth 8-6155] done synthesizing module 'fsm_auto_10' (26#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/fsm_auto_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'reg_files_11' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/reg_files_11.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/reg_files_11.v:56]
INFO: [Synth 8-6155] done synthesizing module 'reg_files_11' (27#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/reg_files_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_13' [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/counter_13.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11001 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 26'b01111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_13' (28#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/counter_13.v:14]
INFO: [Synth 8-226] default block is never used [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/beta_6.v:187]
INFO: [Synth 8-226] default block is never used [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/beta_6.v:205]
INFO: [Synth 8-6155] done synthesizing module 'beta_6' (29#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/beta_6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (30#1) [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1010.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1010.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1010.707 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1010.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Program Files/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [D:/Program Files/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1043.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1043.234 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1043.234 ; gain = 32.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1043.234 ; gain = 32.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1043.234 ; gain = 32.527
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_states_q_reg' in module 'fsm_auto_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           IDLE_1_states |                             0000 |                           000000
            START_states |                             0001 |                           000001
GEN_LED_SEQUENCEP11_states |                             0010 |                           001010
GEN_LED_SEQUENCEP12_states |                             0011 |                           001011
GEN_LED_SEQUENCEP13_states |                             0100 |                           001100
GEN_LED_SEQUENCEP14_states |                             0101 |                           001101
           IDLE_2_states |                             0110 |                           001110
        SHR_P1_B4_states |                             0111 |                           010010
        SHR_P1_B3_states |                             1000 |                           010001
        SHR_P1_B2_states |                             1001 |                           010000
        SHR_P1_B1_states |                             1010 |                           001111
     CHECK_WIN_P1_states |                             1011 |                           100000
INCREMENT_P1_SCORE_states |                             1100 |                           001000
          INVALID_states |                             1101 |                           010111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_states_q_reg' using encoding 'sequential' in module 'fsm_auto_10'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1043.234 ; gain = 32.527
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'start_button' (button_conditioner_2) to 'p1_button4'
INFO: [Synth 8-223] decloning instance 'edge_start_button' (edge_detector_3) to 'edge_p1_button4'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 6     
	   4 Input     32 Bit         XORs := 3     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   5 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 5     
	   3 Input   16 Bit        Muxes := 1     
	  14 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 2     
	  14 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	  14 Input    6 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	  14 Input    4 Bit        Muxes := 2     
	  24 Input    4 Bit        Muxes := 1     
	  14 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	  14 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 4     
	  14 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul/out0, operation Mode is: A*B.
DSP Report: operator mul/out0 is absorbed into DSP mul/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1043.234 ; gain = 32.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier_18 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1043.234 ; gain = 32.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1076.242 ; gain = 65.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1086.336 ; gain = 75.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1086.336 ; gain = 75.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1086.336 ; gain = 75.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1086.336 ; gain = 75.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1086.336 ; gain = 75.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1086.336 ; gain = 75.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1086.336 ; gain = 75.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    35|
|3     |LUT1   |    18|
|4     |LUT2   |    26|
|5     |LUT3   |    26|
|6     |LUT4   |    93|
|7     |LUT5   |    98|
|8     |LUT6   |    76|
|9     |MUXF7  |    16|
|10    |FDRE   |   302|
|11    |FDSE   |    67|
|12    |IBUF   |     7|
|13    |OBUF   |    53|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1086.336 ; gain = 75.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 1086.336 ; gain = 43.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1086.336 ; gain = 75.629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1089.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1089.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 1089.176 ; gain = 78.469
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cheng Xin/Documents/Cloned/stateintegration/work/vivado/stateintegration/stateintegration.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 02:50:07 2022...
