// Seed: 2911172135
module module_0 (
    input tri1 id_0
);
  always begin : LABEL_0
    if (1) begin : LABEL_1
      `define pp_2 0
    end
  end
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    output tri0  id_2,
    input  wand  id_3,
    input  tri0  id_4,
    input  wire  id_5,
    input  wor   id_6,
    output wor   id_7,
    input  wor   id_8,
    input  wand  id_9,
    input  uwire id_10,
    input  wire  id_11,
    input  tri   id_12,
    input  wor   id_13,
    output tri1  id_14
    , id_16
);
  wire id_17;
  module_0 modCall_1 (id_6);
endmodule
