ARM GAS  /tmp/ccwY7Yv7.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB132:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** 
  27:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccwY7Yv7.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** 
  32:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32l4xx_hal_msp.c **** 
  37:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32l4xx_hal_msp.c **** 
  42:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32l4xx_hal_msp.c **** 
  47:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l4xx_hal_msp.c **** 
  52:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32l4xx_hal_msp.c **** 
  57:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32l4xx_hal_msp.c **** 
  59:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32l4xx_hal_msp.c **** /**
  61:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32l4xx_hal_msp.c ****   */
  63:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32l4xx_hal_msp.c **** 
  67:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32l4xx_hal_msp.c **** 
  69:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 69 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 69 3 view .LVU2
  40              		.loc 1 69 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 1A6E     		ldr	r2, [r3, #96]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 1A66     		str	r2, [r3, #96]
  45              		.loc 1 69 3 view .LVU4
  46 000c 1A6E     		ldr	r2, [r3, #96]
ARM GAS  /tmp/ccwY7Yv7.s 			page 3


  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 69 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 70 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 70 3 view .LVU8
  56              		.loc 1 70 3 view .LVU9
  57 0016 9A6D     		ldr	r2, [r3, #88]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c 9A65     		str	r2, [r3, #88]
  60              		.loc 1 70 3 view .LVU10
  61 001e 9B6D     		ldr	r3, [r3, #88]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 70 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32l4xx_hal_msp.c **** 
  72:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32l4xx_hal_msp.c **** 
  76:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32l4xx_hal_msp.c **** }
  68              		.loc 1 77 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE132:
  81              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_TIM_Base_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu fpv4-sp-d16
  89              	HAL_TIM_Base_MspInit:
  90              	.LVL0:
  91              	.LFB133:
  78:Core/Src/stm32l4xx_hal_msp.c **** 
  79:Core/Src/stm32l4xx_hal_msp.c **** /**
  80:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  81:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  83:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccwY7Yv7.s 			page 4


  84:Core/Src/stm32l4xx_hal_msp.c **** */
  85:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  86:Core/Src/stm32l4xx_hal_msp.c **** {
  92              		.loc 1 86 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 8
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		@ link register save eliminated.
  87:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
  97              		.loc 1 87 3 view .LVU15
  98              		.loc 1 87 15 is_stmt 0 view .LVU16
  99 0000 0368     		ldr	r3, [r0]
 100              		.loc 1 87 5 view .LVU17
 101 0002 B3F1804F 		cmp	r3, #1073741824
 102 0006 00D0     		beq	.L11
 103 0008 7047     		bx	lr
 104              	.L11:
  86:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 105              		.loc 1 86 1 view .LVU18
 106 000a 82B0     		sub	sp, sp, #8
 107              	.LCFI2:
 108              		.cfi_def_cfa_offset 8
  88:Core/Src/stm32l4xx_hal_msp.c ****   {
  89:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  90:Core/Src/stm32l4xx_hal_msp.c **** 
  91:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  92:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
  93:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 109              		.loc 1 93 5 is_stmt 1 view .LVU19
 110              	.LBB4:
 111              		.loc 1 93 5 view .LVU20
 112              		.loc 1 93 5 view .LVU21
 113 000c 03F50433 		add	r3, r3, #135168
 114 0010 9A6D     		ldr	r2, [r3, #88]
 115 0012 42F00102 		orr	r2, r2, #1
 116 0016 9A65     		str	r2, [r3, #88]
 117              		.loc 1 93 5 view .LVU22
 118 0018 9B6D     		ldr	r3, [r3, #88]
 119 001a 03F00103 		and	r3, r3, #1
 120 001e 0193     		str	r3, [sp, #4]
 121              		.loc 1 93 5 view .LVU23
 122 0020 019B     		ldr	r3, [sp, #4]
 123              	.LBE4:
 124              		.loc 1 93 5 view .LVU24
  94:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  95:Core/Src/stm32l4xx_hal_msp.c **** 
  96:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
  97:Core/Src/stm32l4xx_hal_msp.c ****   }
  98:Core/Src/stm32l4xx_hal_msp.c **** 
  99:Core/Src/stm32l4xx_hal_msp.c **** }
 125              		.loc 1 99 1 is_stmt 0 view .LVU25
 126 0022 02B0     		add	sp, sp, #8
 127              	.LCFI3:
 128              		.cfi_def_cfa_offset 0
 129              		@ sp needed
 130 0024 7047     		bx	lr
 131              		.cfi_endproc
ARM GAS  /tmp/ccwY7Yv7.s 			page 5


 132              	.LFE133:
 134              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 135              		.align	1
 136              		.global	HAL_TIM_Base_MspDeInit
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 140              		.fpu fpv4-sp-d16
 142              	HAL_TIM_Base_MspDeInit:
 143              	.LVL1:
 144              	.LFB134:
 100:Core/Src/stm32l4xx_hal_msp.c **** 
 101:Core/Src/stm32l4xx_hal_msp.c **** /**
 102:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 103:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 104:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 105:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 106:Core/Src/stm32l4xx_hal_msp.c **** */
 107:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 108:Core/Src/stm32l4xx_hal_msp.c **** {
 145              		.loc 1 108 1 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		@ link register save eliminated.
 109:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 150              		.loc 1 109 3 view .LVU27
 151              		.loc 1 109 15 is_stmt 0 view .LVU28
 152 0000 0368     		ldr	r3, [r0]
 153              		.loc 1 109 5 view .LVU29
 154 0002 B3F1804F 		cmp	r3, #1073741824
 155 0006 00D0     		beq	.L14
 156              	.L12:
 110:Core/Src/stm32l4xx_hal_msp.c ****   {
 111:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 112:Core/Src/stm32l4xx_hal_msp.c **** 
 113:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 114:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 115:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 116:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 117:Core/Src/stm32l4xx_hal_msp.c **** 
 118:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 119:Core/Src/stm32l4xx_hal_msp.c ****   }
 120:Core/Src/stm32l4xx_hal_msp.c **** 
 121:Core/Src/stm32l4xx_hal_msp.c **** }
 157              		.loc 1 121 1 view .LVU30
 158 0008 7047     		bx	lr
 159              	.L14:
 115:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 160              		.loc 1 115 5 is_stmt 1 view .LVU31
 161 000a 034A     		ldr	r2, .L15
 162 000c 936D     		ldr	r3, [r2, #88]
 163 000e 23F00103 		bic	r3, r3, #1
 164 0012 9365     		str	r3, [r2, #88]
 165              		.loc 1 121 1 is_stmt 0 view .LVU32
 166 0014 F8E7     		b	.L12
 167              	.L16:
ARM GAS  /tmp/ccwY7Yv7.s 			page 6


 168 0016 00BF     		.align	2
 169              	.L15:
 170 0018 00100240 		.word	1073876992
 171              		.cfi_endproc
 172              	.LFE134:
 174              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 175              		.align	1
 176              		.global	HAL_UART_MspInit
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 180              		.fpu fpv4-sp-d16
 182              	HAL_UART_MspInit:
 183              	.LVL2:
 184              	.LFB135:
 122:Core/Src/stm32l4xx_hal_msp.c **** 
 123:Core/Src/stm32l4xx_hal_msp.c **** /**
 124:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 125:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 126:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 127:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 128:Core/Src/stm32l4xx_hal_msp.c **** */
 129:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 130:Core/Src/stm32l4xx_hal_msp.c **** {
 185              		.loc 1 130 1 is_stmt 1 view -0
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 168
 188              		@ frame_needed = 0, uses_anonymous_args = 0
 189              		.loc 1 130 1 is_stmt 0 view .LVU34
 190 0000 10B5     		push	{r4, lr}
 191              	.LCFI4:
 192              		.cfi_def_cfa_offset 8
 193              		.cfi_offset 4, -8
 194              		.cfi_offset 14, -4
 195 0002 AAB0     		sub	sp, sp, #168
 196              	.LCFI5:
 197              		.cfi_def_cfa_offset 176
 198 0004 0446     		mov	r4, r0
 131:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 199              		.loc 1 131 3 is_stmt 1 view .LVU35
 200              		.loc 1 131 20 is_stmt 0 view .LVU36
 201 0006 0021     		movs	r1, #0
 202 0008 2591     		str	r1, [sp, #148]
 203 000a 2691     		str	r1, [sp, #152]
 204 000c 2791     		str	r1, [sp, #156]
 205 000e 2891     		str	r1, [sp, #160]
 206 0010 2991     		str	r1, [sp, #164]
 132:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 207              		.loc 1 132 3 is_stmt 1 view .LVU37
 208              		.loc 1 132 28 is_stmt 0 view .LVU38
 209 0012 8822     		movs	r2, #136
 210 0014 03A8     		add	r0, sp, #12
 211              	.LVL3:
 212              		.loc 1 132 28 view .LVU39
 213 0016 FFF7FEFF 		bl	memset
 214              	.LVL4:
 133:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
ARM GAS  /tmp/ccwY7Yv7.s 			page 7


 215              		.loc 1 133 3 is_stmt 1 view .LVU40
 216              		.loc 1 133 11 is_stmt 0 view .LVU41
 217 001a 2268     		ldr	r2, [r4]
 218              		.loc 1 133 5 view .LVU42
 219 001c 184B     		ldr	r3, .L23
 220 001e 9A42     		cmp	r2, r3
 221 0020 01D0     		beq	.L21
 222              	.L17:
 134:Core/Src/stm32l4xx_hal_msp.c ****   {
 135:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 136:Core/Src/stm32l4xx_hal_msp.c **** 
 137:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 138:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 139:Core/Src/stm32l4xx_hal_msp.c ****   */
 140:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 141:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 142:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 143:Core/Src/stm32l4xx_hal_msp.c ****     {
 144:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 145:Core/Src/stm32l4xx_hal_msp.c ****     }
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 148:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 149:Core/Src/stm32l4xx_hal_msp.c **** 
 150:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 151:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 152:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 153:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 154:Core/Src/stm32l4xx_hal_msp.c ****     */
 155:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 156:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 157:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 158:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 159:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 160:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 161:Core/Src/stm32l4xx_hal_msp.c **** 
 162:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 163:Core/Src/stm32l4xx_hal_msp.c **** 
 164:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 165:Core/Src/stm32l4xx_hal_msp.c ****   }
 166:Core/Src/stm32l4xx_hal_msp.c **** 
 167:Core/Src/stm32l4xx_hal_msp.c **** }
 223              		.loc 1 167 1 view .LVU43
 224 0022 2AB0     		add	sp, sp, #168
 225              	.LCFI6:
 226              		.cfi_remember_state
 227              		.cfi_def_cfa_offset 8
 228              		@ sp needed
 229 0024 10BD     		pop	{r4, pc}
 230              	.LVL5:
 231              	.L21:
 232              	.LCFI7:
 233              		.cfi_restore_state
 140:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 234              		.loc 1 140 5 is_stmt 1 view .LVU44
 140:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 235              		.loc 1 140 40 is_stmt 0 view .LVU45
ARM GAS  /tmp/ccwY7Yv7.s 			page 8


 236 0026 0223     		movs	r3, #2
 237 0028 0393     		str	r3, [sp, #12]
 141:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 238              		.loc 1 141 5 is_stmt 1 view .LVU46
 142:Core/Src/stm32l4xx_hal_msp.c ****     {
 239              		.loc 1 142 5 view .LVU47
 142:Core/Src/stm32l4xx_hal_msp.c ****     {
 240              		.loc 1 142 9 is_stmt 0 view .LVU48
 241 002a 03A8     		add	r0, sp, #12
 242 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 243              	.LVL6:
 142:Core/Src/stm32l4xx_hal_msp.c ****     {
 244              		.loc 1 142 8 view .LVU49
 245 0030 10BB     		cbnz	r0, .L22
 246              	.L19:
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 247              		.loc 1 148 5 is_stmt 1 view .LVU50
 248              	.LBB5:
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 249              		.loc 1 148 5 view .LVU51
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 250              		.loc 1 148 5 view .LVU52
 251 0032 144B     		ldr	r3, .L23+4
 252 0034 9A6D     		ldr	r2, [r3, #88]
 253 0036 42F40032 		orr	r2, r2, #131072
 254 003a 9A65     		str	r2, [r3, #88]
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 255              		.loc 1 148 5 view .LVU53
 256 003c 9A6D     		ldr	r2, [r3, #88]
 257 003e 02F40032 		and	r2, r2, #131072
 258 0042 0192     		str	r2, [sp, #4]
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 259              		.loc 1 148 5 view .LVU54
 260 0044 019A     		ldr	r2, [sp, #4]
 261              	.LBE5:
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 262              		.loc 1 148 5 view .LVU55
 150:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 263              		.loc 1 150 5 view .LVU56
 264              	.LBB6:
 150:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 265              		.loc 1 150 5 view .LVU57
 150:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 266              		.loc 1 150 5 view .LVU58
 267 0046 DA6C     		ldr	r2, [r3, #76]
 268 0048 42F00102 		orr	r2, r2, #1
 269 004c DA64     		str	r2, [r3, #76]
 150:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 270              		.loc 1 150 5 view .LVU59
 271 004e DB6C     		ldr	r3, [r3, #76]
 272 0050 03F00103 		and	r3, r3, #1
 273 0054 0293     		str	r3, [sp, #8]
 150:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 274              		.loc 1 150 5 view .LVU60
 275 0056 029B     		ldr	r3, [sp, #8]
 276              	.LBE6:
 150:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  /tmp/ccwY7Yv7.s 			page 9


 277              		.loc 1 150 5 view .LVU61
 155:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 278              		.loc 1 155 5 view .LVU62
 155:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 279              		.loc 1 155 25 is_stmt 0 view .LVU63
 280 0058 0C23     		movs	r3, #12
 281 005a 2593     		str	r3, [sp, #148]
 156:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 282              		.loc 1 156 5 is_stmt 1 view .LVU64
 156:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 283              		.loc 1 156 26 is_stmt 0 view .LVU65
 284 005c 0223     		movs	r3, #2
 285 005e 2693     		str	r3, [sp, #152]
 157:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 286              		.loc 1 157 5 is_stmt 1 view .LVU66
 157:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 287              		.loc 1 157 26 is_stmt 0 view .LVU67
 288 0060 0023     		movs	r3, #0
 289 0062 2793     		str	r3, [sp, #156]
 158:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 290              		.loc 1 158 5 is_stmt 1 view .LVU68
 158:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 291              		.loc 1 158 27 is_stmt 0 view .LVU69
 292 0064 0323     		movs	r3, #3
 293 0066 2893     		str	r3, [sp, #160]
 159:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 294              		.loc 1 159 5 is_stmt 1 view .LVU70
 159:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 295              		.loc 1 159 31 is_stmt 0 view .LVU71
 296 0068 0723     		movs	r3, #7
 297 006a 2993     		str	r3, [sp, #164]
 160:Core/Src/stm32l4xx_hal_msp.c **** 
 298              		.loc 1 160 5 is_stmt 1 view .LVU72
 299 006c 25A9     		add	r1, sp, #148
 300 006e 4FF09040 		mov	r0, #1207959552
 301 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 302              	.LVL7:
 303              		.loc 1 167 1 is_stmt 0 view .LVU73
 304 0076 D4E7     		b	.L17
 305              	.L22:
 144:Core/Src/stm32l4xx_hal_msp.c ****     }
 306              		.loc 1 144 7 is_stmt 1 view .LVU74
 307 0078 FFF7FEFF 		bl	Error_Handler
 308              	.LVL8:
 309 007c D9E7     		b	.L19
 310              	.L24:
 311 007e 00BF     		.align	2
 312              	.L23:
 313 0080 00440040 		.word	1073759232
 314 0084 00100240 		.word	1073876992
 315              		.cfi_endproc
 316              	.LFE135:
 318              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 319              		.align	1
 320              		.global	HAL_UART_MspDeInit
 321              		.syntax unified
 322              		.thumb
ARM GAS  /tmp/ccwY7Yv7.s 			page 10


 323              		.thumb_func
 324              		.fpu fpv4-sp-d16
 326              	HAL_UART_MspDeInit:
 327              	.LVL9:
 328              	.LFB136:
 168:Core/Src/stm32l4xx_hal_msp.c **** 
 169:Core/Src/stm32l4xx_hal_msp.c **** /**
 170:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 171:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 172:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 173:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 174:Core/Src/stm32l4xx_hal_msp.c **** */
 175:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 176:Core/Src/stm32l4xx_hal_msp.c **** {
 329              		.loc 1 176 1 view -0
 330              		.cfi_startproc
 331              		@ args = 0, pretend = 0, frame = 0
 332              		@ frame_needed = 0, uses_anonymous_args = 0
 333              		.loc 1 176 1 is_stmt 0 view .LVU76
 334 0000 08B5     		push	{r3, lr}
 335              	.LCFI8:
 336              		.cfi_def_cfa_offset 8
 337              		.cfi_offset 3, -8
 338              		.cfi_offset 14, -4
 177:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 339              		.loc 1 177 3 is_stmt 1 view .LVU77
 340              		.loc 1 177 11 is_stmt 0 view .LVU78
 341 0002 0268     		ldr	r2, [r0]
 342              		.loc 1 177 5 view .LVU79
 343 0004 074B     		ldr	r3, .L29
 344 0006 9A42     		cmp	r2, r3
 345 0008 00D0     		beq	.L28
 346              	.LVL10:
 347              	.L25:
 178:Core/Src/stm32l4xx_hal_msp.c ****   {
 179:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 180:Core/Src/stm32l4xx_hal_msp.c **** 
 181:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 182:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 183:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 184:Core/Src/stm32l4xx_hal_msp.c **** 
 185:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 186:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 187:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 188:Core/Src/stm32l4xx_hal_msp.c ****     */
 189:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 190:Core/Src/stm32l4xx_hal_msp.c **** 
 191:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 192:Core/Src/stm32l4xx_hal_msp.c **** 
 193:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 194:Core/Src/stm32l4xx_hal_msp.c ****   }
 195:Core/Src/stm32l4xx_hal_msp.c **** 
 196:Core/Src/stm32l4xx_hal_msp.c **** }
 348              		.loc 1 196 1 view .LVU80
 349 000a 08BD     		pop	{r3, pc}
 350              	.LVL11:
 351              	.L28:
ARM GAS  /tmp/ccwY7Yv7.s 			page 11


 183:Core/Src/stm32l4xx_hal_msp.c **** 
 352              		.loc 1 183 5 is_stmt 1 view .LVU81
 353 000c 064A     		ldr	r2, .L29+4
 354 000e 936D     		ldr	r3, [r2, #88]
 355 0010 23F40033 		bic	r3, r3, #131072
 356 0014 9365     		str	r3, [r2, #88]
 189:Core/Src/stm32l4xx_hal_msp.c **** 
 357              		.loc 1 189 5 view .LVU82
 358 0016 0C21     		movs	r1, #12
 359 0018 4FF09040 		mov	r0, #1207959552
 360              	.LVL12:
 189:Core/Src/stm32l4xx_hal_msp.c **** 
 361              		.loc 1 189 5 is_stmt 0 view .LVU83
 362 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 363              	.LVL13:
 364              		.loc 1 196 1 view .LVU84
 365 0020 F3E7     		b	.L25
 366              	.L30:
 367 0022 00BF     		.align	2
 368              	.L29:
 369 0024 00440040 		.word	1073759232
 370 0028 00100240 		.word	1073876992
 371              		.cfi_endproc
 372              	.LFE136:
 374              		.text
 375              	.Letext0:
 376              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 377              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 378              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 379              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 380              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 381              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 382              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 383              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 384              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 385              		.file 11 "Core/Inc/main.h"
 386              		.file 12 "<built-in>"
ARM GAS  /tmp/ccwY7Yv7.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/ccwY7Yv7.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccwY7Yv7.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccwY7Yv7.s:77     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccwY7Yv7.s:82     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccwY7Yv7.s:89     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccwY7Yv7.s:135    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccwY7Yv7.s:142    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccwY7Yv7.s:170    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
     /tmp/ccwY7Yv7.s:175    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccwY7Yv7.s:182    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccwY7Yv7.s:313    .text.HAL_UART_MspInit:0000000000000080 $d
     /tmp/ccwY7Yv7.s:319    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccwY7Yv7.s:326    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccwY7Yv7.s:369    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
