library verilog;
use verilog.vl_types.all;
entity Branch_Ctrl is
    port(
        Branch_i        : in     vl_logic_vector(2 downto 0);
        Zero_i          : in     vl_logic;
        Sign_i          : in     vl_logic;
        enable_o        : out    vl_logic
    );
end Branch_Ctrl;
