digraph "0_qemu_4b53c2c72cb5541cf394033b528a6fe2a86c0ac1@array" {
"1000257" [label="(Call,qemu_get_be16s(f, &vdev->vq[i].last_avail_idx))"];
"1000255" [label="(Call,qemu_get_be64(f))"];
"1000245" [label="(Call,qemu_get_be32(f))"];
"1000228" [label="(Call,qemu_get_be32(f))"];
"1000392" [label="(Call,k->load_queue(qbus->parent, i, f))"];
"1000128" [label="(Call,k->load_config(qbus->parent, f))"];
"1000103" [label="(MethodParameterIn,QEMUFile *f)"];
"1000212" [label="(Call,i < num)"];
"1000209" [label="(Call,i = 0)"];
"1000215" [label="(Call,i++)"];
"1000198" [label="(Call,num > VIRTIO_PCI_QUEUE_MAX)"];
"1000193" [label="(Call,num = qemu_get_be32(f))"];
"1000195" [label="(Call,qemu_get_be32(f))"];
"1000185" [label="(Call,qemu_get_buffer(f, vdev->config, vdev->config_len))"];
"1000183" [label="(Call,qemu_get_be32(f))"];
"1000165" [label="(Call,qemu_get_be32s(f, &features))"];
"1000149" [label="(Call,qemu_get_be16s(f, &vdev->queue_sel))"];
"1000143" [label="(Call,qemu_get_8s(f, &vdev->isr))"];
"1000137" [label="(Call,qemu_get_8s(f, &vdev->status))"];
"1000179" [label="(Call,vdev->config_len = qemu_get_be32(f))"];
"1000156" [label="(Call,vdev->queue_sel >= VIRTIO_PCI_QUEUE_MAX)"];
"1000257" [label="(Call,qemu_get_be16s(f, &vdev->vq[i].last_avail_idx))"];
"1000218" [label="(Call,vdev->vq[i].vring.num = qemu_get_be32(f))"];
"1000320" [label="(Call,nheads > vdev->vq[i].vring.num)"];
"1000332" [label="(Call,error_report(\"VQ %d size 0x%x Guest index 0x%x \"\n                             \"inconsistent with Host index 0x%x: delta 0x%x\",\n                             i, vdev->vq[i].vring.num,\n                             vring_avail_idx(&vdev->vq[i]),\n                             vdev->vq[i].last_avail_idx, nheads))"];
"1000235" [label="(Call,vdev->vq[i].vring.align = qemu_get_be32(f))"];
"1000247" [label="(Call,vdev->vq[i].pa = qemu_get_be64(f))"];
"1000372" [label="(Call,error_report(\"VQ %d address 0x0 \"\n                         \"inconsistent with Host index 0x%x\",\n                         i, vdev->vq[i].last_avail_idx))"];
"1000390" [label="(Call,ret = k->load_queue(qbus->parent, i, f))"];
"1000400" [label="(Return,return ret;)"];
"1000375" [label="(Call,vdev->vq[i].last_avail_idx)"];
"1000396" [label="(Identifier,i)"];
"1000259" [label="(Call,&vdev->vq[i].last_avail_idx)"];
"1000209" [label="(Call,i = 0)"];
"1000216" [label="(Identifier,i)"];
"1000155" [label="(ControlStructure,if (vdev->queue_sel >= VIRTIO_PCI_QUEUE_MAX))"];
"1000235" [label="(Call,vdev->vq[i].vring.align = qemu_get_be32(f))"];
"1000371" [label="(Block,)"];
"1000234" [label="(Block,)"];
"1000138" [label="(Identifier,f)"];
"1000403" [label="(Identifier,vdev)"];
"1000401" [label="(Identifier,ret)"];
"1000331" [label="(Block,)"];
"1000358" [label="(Identifier,nheads)"];
"1000213" [label="(Identifier,i)"];
"1000196" [label="(Identifier,f)"];
"1000211" [label="(Literal,0)"];
"1000199" [label="(Identifier,num)"];
"1000393" [label="(Call,qbus->parent)"];
"1000321" [label="(Identifier,nheads)"];
"1000197" [label="(ControlStructure,if (num > VIRTIO_PCI_QUEUE_MAX))"];
"1000232" [label="(Identifier,k)"];
"1000389" [label="(Block,)"];
"1000104" [label="(Block,)"];
"1000143" [label="(Call,qemu_get_8s(f, &vdev->isr))"];
"1000193" [label="(Call,num = qemu_get_be32(f))"];
"1000322" [label="(Call,vdev->vq[i].vring.num)"];
"1000333" [label="(Literal,\"VQ %d size 0x%x Guest index 0x%x \"\n                             \"inconsistent with Host index 0x%x: delta 0x%x\")"];
"1000158" [label="(Identifier,vdev)"];
"1000236" [label="(Call,vdev->vq[i].vring.align)"];
"1000218" [label="(Call,vdev->vq[i].vring.num = qemu_get_be32(f))"];
"1000255" [label="(Call,qemu_get_be64(f))"];
"1000151" [label="(Call,&vdev->queue_sel)"];
"1000344" [label="(Call,vring_avail_idx(&vdev->vq[i]))"];
"1000247" [label="(Call,vdev->vq[i].pa = qemu_get_be64(f))"];
"1000208" [label="(ControlStructure,for (i = 0; i < num; i++))"];
"1000179" [label="(Call,vdev->config_len = qemu_get_be32(f))"];
"1000190" [label="(Call,vdev->config_len)"];
"1000160" [label="(Identifier,VIRTIO_PCI_QUEUE_MAX)"];
"1000398" [label="(ControlStructure,if (ret))"];
"1000334" [label="(Identifier,i)"];
"1000397" [label="(Identifier,f)"];
"1000198" [label="(Call,num > VIRTIO_PCI_QUEUE_MAX)"];
"1000167" [label="(Call,&features)"];
"1000203" [label="(Literal,\"Invalid number of PCI queues: 0x%x\")"];
"1000373" [label="(Literal,\"VQ %d address 0x0 \"\n                         \"inconsistent with Host index 0x%x\")"];
"1000407" [label="(MethodReturn,int)"];
"1000180" [label="(Call,vdev->config_len)"];
"1000304" [label="(Call,vring_avail_idx(&vdev->vq[i]) - vdev->vq[i].last_avail_idx)"];
"1000212" [label="(Call,i < num)"];
"1000184" [label="(Identifier,f)"];
"1000335" [label="(Call,vdev->vq[i].vring.num)"];
"1000399" [label="(Identifier,ret)"];
"1000187" [label="(Call,vdev->config)"];
"1000257" [label="(Call,qemu_get_be16s(f, &vdev->vq[i].last_avail_idx))"];
"1000215" [label="(Call,i++)"];
"1000229" [label="(Identifier,f)"];
"1000251" [label="(Identifier,vdev)"];
"1000332" [label="(Call,error_report(\"VQ %d size 0x%x Guest index 0x%x \"\n                             \"inconsistent with Host index 0x%x: delta 0x%x\",\n                             i, vdev->vq[i].vring.num,\n                             vring_avail_idx(&vdev->vq[i]),\n                             vdev->vq[i].last_avail_idx, nheads))"];
"1000103" [label="(MethodParameterIn,QEMUFile *f)"];
"1000223" [label="(Identifier,vdev)"];
"1000132" [label="(Identifier,f)"];
"1000390" [label="(Call,ret = k->load_queue(qbus->parent, i, f))"];
"1000128" [label="(Call,k->load_config(qbus->parent, f))"];
"1000150" [label="(Identifier,f)"];
"1000214" [label="(Identifier,num)"];
"1000392" [label="(Call,k->load_queue(qbus->parent, i, f))"];
"1000256" [label="(Identifier,f)"];
"1000374" [label="(Identifier,i)"];
"1000195" [label="(Call,qemu_get_be32(f))"];
"1000258" [label="(Identifier,f)"];
"1000351" [label="(Call,vdev->vq[i].last_avail_idx)"];
"1000320" [label="(Call,nheads > vdev->vq[i].vring.num)"];
"1000219" [label="(Call,vdev->vq[i].vring.num)"];
"1000271" [label="(Identifier,vdev)"];
"1000165" [label="(Call,qemu_get_be32s(f, &features))"];
"1000361" [label="(Literal,1)"];
"1000246" [label="(Identifier,f)"];
"1000156" [label="(Call,vdev->queue_sel >= VIRTIO_PCI_QUEUE_MAX)"];
"1000372" [label="(Call,error_report(\"VQ %d address 0x0 \"\n                         \"inconsistent with Host index 0x%x\",\n                         i, vdev->vq[i].last_avail_idx))"];
"1000245" [label="(Call,qemu_get_be32(f))"];
"1000302" [label="(Call,nheads = vring_avail_idx(&vdev->vq[i]) - vdev->vq[i].last_avail_idx)"];
"1000248" [label="(Call,vdev->vq[i].pa)"];
"1000166" [label="(Identifier,f)"];
"1000172" [label="(Identifier,vdev)"];
"1000217" [label="(Block,)"];
"1000202" [label="(Call,error_report(\"Invalid number of PCI queues: 0x%x\", num))"];
"1000185" [label="(Call,qemu_get_buffer(f, vdev->config, vdev->config_len))"];
"1000194" [label="(Identifier,num)"];
"1000400" [label="(Return,return ret;)"];
"1000228" [label="(Call,qemu_get_be32(f))"];
"1000139" [label="(Call,&vdev->status)"];
"1000384" [label="(Literal,1)"];
"1000186" [label="(Identifier,f)"];
"1000144" [label="(Identifier,f)"];
"1000387" [label="(Identifier,k)"];
"1000129" [label="(Call,qbus->parent)"];
"1000137" [label="(Call,qemu_get_8s(f, &vdev->status))"];
"1000319" [label="(ControlStructure,if (nheads > vdev->vq[i].vring.num))"];
"1000210" [label="(Identifier,i)"];
"1000391" [label="(Identifier,ret)"];
"1000157" [label="(Call,vdev->queue_sel)"];
"1000126" [label="(Call,ret = k->load_config(qbus->parent, f))"];
"1000149" [label="(Call,qemu_get_be16s(f, &vdev->queue_sel))"];
"1000164" [label="(Literal,1)"];
"1000200" [label="(Identifier,VIRTIO_PCI_QUEUE_MAX)"];
"1000183" [label="(Call,qemu_get_be32(f))"];
"1000145" [label="(Call,&vdev->isr)"];
"1000257" -> "1000217"  [label="AST: "];
"1000257" -> "1000259"  [label="CFG: "];
"1000258" -> "1000257"  [label="AST: "];
"1000259" -> "1000257"  [label="AST: "];
"1000271" -> "1000257"  [label="CFG: "];
"1000257" -> "1000407"  [label="DDG: "];
"1000257" -> "1000407"  [label="DDG: "];
"1000257" -> "1000407"  [label="DDG: "];
"1000257" -> "1000228"  [label="DDG: "];
"1000255" -> "1000257"  [label="DDG: "];
"1000103" -> "1000257"  [label="DDG: "];
"1000257" -> "1000392"  [label="DDG: "];
"1000255" -> "1000247"  [label="AST: "];
"1000255" -> "1000256"  [label="CFG: "];
"1000256" -> "1000255"  [label="AST: "];
"1000247" -> "1000255"  [label="CFG: "];
"1000255" -> "1000247"  [label="DDG: "];
"1000245" -> "1000255"  [label="DDG: "];
"1000228" -> "1000255"  [label="DDG: "];
"1000103" -> "1000255"  [label="DDG: "];
"1000245" -> "1000235"  [label="AST: "];
"1000245" -> "1000246"  [label="CFG: "];
"1000246" -> "1000245"  [label="AST: "];
"1000235" -> "1000245"  [label="CFG: "];
"1000245" -> "1000235"  [label="DDG: "];
"1000228" -> "1000245"  [label="DDG: "];
"1000103" -> "1000245"  [label="DDG: "];
"1000228" -> "1000218"  [label="AST: "];
"1000228" -> "1000229"  [label="CFG: "];
"1000229" -> "1000228"  [label="AST: "];
"1000218" -> "1000228"  [label="CFG: "];
"1000228" -> "1000218"  [label="DDG: "];
"1000392" -> "1000228"  [label="DDG: "];
"1000195" -> "1000228"  [label="DDG: "];
"1000103" -> "1000228"  [label="DDG: "];
"1000392" -> "1000390"  [label="AST: "];
"1000392" -> "1000397"  [label="CFG: "];
"1000393" -> "1000392"  [label="AST: "];
"1000396" -> "1000392"  [label="AST: "];
"1000397" -> "1000392"  [label="AST: "];
"1000390" -> "1000392"  [label="CFG: "];
"1000392" -> "1000407"  [label="DDG: "];
"1000392" -> "1000407"  [label="DDG: "];
"1000392" -> "1000407"  [label="DDG: "];
"1000392" -> "1000215"  [label="DDG: "];
"1000392" -> "1000390"  [label="DDG: "];
"1000392" -> "1000390"  [label="DDG: "];
"1000392" -> "1000390"  [label="DDG: "];
"1000128" -> "1000392"  [label="DDG: "];
"1000212" -> "1000392"  [label="DDG: "];
"1000103" -> "1000392"  [label="DDG: "];
"1000128" -> "1000126"  [label="AST: "];
"1000128" -> "1000132"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000132" -> "1000128"  [label="AST: "];
"1000126" -> "1000128"  [label="CFG: "];
"1000128" -> "1000407"  [label="DDG: "];
"1000128" -> "1000407"  [label="DDG: "];
"1000128" -> "1000126"  [label="DDG: "];
"1000128" -> "1000126"  [label="DDG: "];
"1000103" -> "1000128"  [label="DDG: "];
"1000128" -> "1000137"  [label="DDG: "];
"1000103" -> "1000101"  [label="AST: "];
"1000103" -> "1000407"  [label="DDG: "];
"1000103" -> "1000137"  [label="DDG: "];
"1000103" -> "1000143"  [label="DDG: "];
"1000103" -> "1000149"  [label="DDG: "];
"1000103" -> "1000165"  [label="DDG: "];
"1000103" -> "1000183"  [label="DDG: "];
"1000103" -> "1000185"  [label="DDG: "];
"1000103" -> "1000195"  [label="DDG: "];
"1000212" -> "1000208"  [label="AST: "];
"1000212" -> "1000214"  [label="CFG: "];
"1000213" -> "1000212"  [label="AST: "];
"1000214" -> "1000212"  [label="AST: "];
"1000223" -> "1000212"  [label="CFG: "];
"1000403" -> "1000212"  [label="CFG: "];
"1000212" -> "1000407"  [label="DDG: "];
"1000212" -> "1000407"  [label="DDG: "];
"1000212" -> "1000407"  [label="DDG: "];
"1000209" -> "1000212"  [label="DDG: "];
"1000215" -> "1000212"  [label="DDG: "];
"1000198" -> "1000212"  [label="DDG: "];
"1000212" -> "1000215"  [label="DDG: "];
"1000212" -> "1000332"  [label="DDG: "];
"1000212" -> "1000372"  [label="DDG: "];
"1000209" -> "1000208"  [label="AST: "];
"1000209" -> "1000211"  [label="CFG: "];
"1000210" -> "1000209"  [label="AST: "];
"1000211" -> "1000209"  [label="AST: "];
"1000213" -> "1000209"  [label="CFG: "];
"1000215" -> "1000208"  [label="AST: "];
"1000215" -> "1000216"  [label="CFG: "];
"1000216" -> "1000215"  [label="AST: "];
"1000213" -> "1000215"  [label="CFG: "];
"1000198" -> "1000197"  [label="AST: "];
"1000198" -> "1000200"  [label="CFG: "];
"1000199" -> "1000198"  [label="AST: "];
"1000200" -> "1000198"  [label="AST: "];
"1000203" -> "1000198"  [label="CFG: "];
"1000210" -> "1000198"  [label="CFG: "];
"1000198" -> "1000407"  [label="DDG: "];
"1000198" -> "1000407"  [label="DDG: "];
"1000193" -> "1000198"  [label="DDG: "];
"1000156" -> "1000198"  [label="DDG: "];
"1000198" -> "1000202"  [label="DDG: "];
"1000193" -> "1000104"  [label="AST: "];
"1000193" -> "1000195"  [label="CFG: "];
"1000194" -> "1000193"  [label="AST: "];
"1000195" -> "1000193"  [label="AST: "];
"1000199" -> "1000193"  [label="CFG: "];
"1000193" -> "1000407"  [label="DDG: "];
"1000195" -> "1000193"  [label="DDG: "];
"1000195" -> "1000196"  [label="CFG: "];
"1000196" -> "1000195"  [label="AST: "];
"1000195" -> "1000407"  [label="DDG: "];
"1000185" -> "1000195"  [label="DDG: "];
"1000185" -> "1000104"  [label="AST: "];
"1000185" -> "1000190"  [label="CFG: "];
"1000186" -> "1000185"  [label="AST: "];
"1000187" -> "1000185"  [label="AST: "];
"1000190" -> "1000185"  [label="AST: "];
"1000194" -> "1000185"  [label="CFG: "];
"1000185" -> "1000407"  [label="DDG: "];
"1000185" -> "1000407"  [label="DDG: "];
"1000185" -> "1000407"  [label="DDG: "];
"1000183" -> "1000185"  [label="DDG: "];
"1000179" -> "1000185"  [label="DDG: "];
"1000183" -> "1000179"  [label="AST: "];
"1000183" -> "1000184"  [label="CFG: "];
"1000184" -> "1000183"  [label="AST: "];
"1000179" -> "1000183"  [label="CFG: "];
"1000183" -> "1000179"  [label="DDG: "];
"1000165" -> "1000183"  [label="DDG: "];
"1000165" -> "1000104"  [label="AST: "];
"1000165" -> "1000167"  [label="CFG: "];
"1000166" -> "1000165"  [label="AST: "];
"1000167" -> "1000165"  [label="AST: "];
"1000172" -> "1000165"  [label="CFG: "];
"1000165" -> "1000407"  [label="DDG: "];
"1000165" -> "1000407"  [label="DDG: "];
"1000165" -> "1000407"  [label="DDG: "];
"1000149" -> "1000165"  [label="DDG: "];
"1000149" -> "1000104"  [label="AST: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000151" -> "1000149"  [label="AST: "];
"1000158" -> "1000149"  [label="CFG: "];
"1000149" -> "1000407"  [label="DDG: "];
"1000149" -> "1000407"  [label="DDG: "];
"1000149" -> "1000407"  [label="DDG: "];
"1000143" -> "1000149"  [label="DDG: "];
"1000149" -> "1000156"  [label="DDG: "];
"1000143" -> "1000104"  [label="AST: "];
"1000143" -> "1000145"  [label="CFG: "];
"1000144" -> "1000143"  [label="AST: "];
"1000145" -> "1000143"  [label="AST: "];
"1000150" -> "1000143"  [label="CFG: "];
"1000143" -> "1000407"  [label="DDG: "];
"1000143" -> "1000407"  [label="DDG: "];
"1000137" -> "1000143"  [label="DDG: "];
"1000137" -> "1000104"  [label="AST: "];
"1000137" -> "1000139"  [label="CFG: "];
"1000138" -> "1000137"  [label="AST: "];
"1000139" -> "1000137"  [label="AST: "];
"1000144" -> "1000137"  [label="CFG: "];
"1000137" -> "1000407"  [label="DDG: "];
"1000137" -> "1000407"  [label="DDG: "];
"1000179" -> "1000104"  [label="AST: "];
"1000180" -> "1000179"  [label="AST: "];
"1000186" -> "1000179"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000156" -> "1000160"  [label="CFG: "];
"1000157" -> "1000156"  [label="AST: "];
"1000160" -> "1000156"  [label="AST: "];
"1000164" -> "1000156"  [label="CFG: "];
"1000166" -> "1000156"  [label="CFG: "];
"1000156" -> "1000407"  [label="DDG: "];
"1000156" -> "1000407"  [label="DDG: "];
"1000156" -> "1000407"  [label="DDG: "];
"1000218" -> "1000217"  [label="AST: "];
"1000219" -> "1000218"  [label="AST: "];
"1000232" -> "1000218"  [label="CFG: "];
"1000218" -> "1000407"  [label="DDG: "];
"1000218" -> "1000407"  [label="DDG: "];
"1000218" -> "1000320"  [label="DDG: "];
"1000320" -> "1000319"  [label="AST: "];
"1000320" -> "1000322"  [label="CFG: "];
"1000321" -> "1000320"  [label="AST: "];
"1000322" -> "1000320"  [label="AST: "];
"1000333" -> "1000320"  [label="CFG: "];
"1000387" -> "1000320"  [label="CFG: "];
"1000320" -> "1000407"  [label="DDG: "];
"1000320" -> "1000407"  [label="DDG: "];
"1000320" -> "1000407"  [label="DDG: "];
"1000302" -> "1000320"  [label="DDG: "];
"1000320" -> "1000332"  [label="DDG: "];
"1000320" -> "1000332"  [label="DDG: "];
"1000332" -> "1000331"  [label="AST: "];
"1000332" -> "1000358"  [label="CFG: "];
"1000333" -> "1000332"  [label="AST: "];
"1000334" -> "1000332"  [label="AST: "];
"1000335" -> "1000332"  [label="AST: "];
"1000344" -> "1000332"  [label="AST: "];
"1000351" -> "1000332"  [label="AST: "];
"1000358" -> "1000332"  [label="AST: "];
"1000361" -> "1000332"  [label="CFG: "];
"1000332" -> "1000407"  [label="DDG: "];
"1000332" -> "1000407"  [label="DDG: "];
"1000332" -> "1000407"  [label="DDG: "];
"1000332" -> "1000407"  [label="DDG: "];
"1000332" -> "1000407"  [label="DDG: "];
"1000332" -> "1000407"  [label="DDG: "];
"1000344" -> "1000332"  [label="DDG: "];
"1000304" -> "1000332"  [label="DDG: "];
"1000235" -> "1000234"  [label="AST: "];
"1000236" -> "1000235"  [label="AST: "];
"1000251" -> "1000235"  [label="CFG: "];
"1000235" -> "1000407"  [label="DDG: "];
"1000235" -> "1000407"  [label="DDG: "];
"1000247" -> "1000217"  [label="AST: "];
"1000248" -> "1000247"  [label="AST: "];
"1000258" -> "1000247"  [label="CFG: "];
"1000247" -> "1000407"  [label="DDG: "];
"1000247" -> "1000407"  [label="DDG: "];
"1000372" -> "1000371"  [label="AST: "];
"1000372" -> "1000375"  [label="CFG: "];
"1000373" -> "1000372"  [label="AST: "];
"1000374" -> "1000372"  [label="AST: "];
"1000375" -> "1000372"  [label="AST: "];
"1000384" -> "1000372"  [label="CFG: "];
"1000372" -> "1000407"  [label="DDG: "];
"1000372" -> "1000407"  [label="DDG: "];
"1000372" -> "1000407"  [label="DDG: "];
"1000304" -> "1000372"  [label="DDG: "];
"1000390" -> "1000389"  [label="AST: "];
"1000391" -> "1000390"  [label="AST: "];
"1000399" -> "1000390"  [label="CFG: "];
"1000390" -> "1000407"  [label="DDG: "];
"1000390" -> "1000407"  [label="DDG: "];
"1000390" -> "1000400"  [label="DDG: "];
"1000400" -> "1000398"  [label="AST: "];
"1000400" -> "1000401"  [label="CFG: "];
"1000401" -> "1000400"  [label="AST: "];
"1000407" -> "1000400"  [label="CFG: "];
"1000400" -> "1000407"  [label="DDG: "];
"1000401" -> "1000400"  [label="DDG: "];
}
