
tim.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f64  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080030ec  080030ec  000040ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003124  08003124  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003124  08003124  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003124  08003124  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003124  08003124  00004124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003128  08003128  00004128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800312c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  2000000c  08003138  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000100  08003138  00005100  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d32c  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cb2  00000000  00000000  00012368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd0  00000000  00000000  00014020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000093f  00000000  00000000  00014bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b1c3  00000000  00000000  0001552f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000efd1  00000000  00000000  000306f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2125  00000000  00000000  0003f6c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e17e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030ec  00000000  00000000  000e182c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000e4918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080030d4 	.word	0x080030d4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080030d4 	.word	0x080030d4

080001c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b08a      	sub	sp, #40	@ 0x28
 80001cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001ce:	f107 0314 	add.w	r3, r7, #20
 80001d2:	2200      	movs	r2, #0
 80001d4:	601a      	str	r2, [r3, #0]
 80001d6:	605a      	str	r2, [r3, #4]
 80001d8:	609a      	str	r2, [r3, #8]
 80001da:	60da      	str	r2, [r3, #12]
 80001dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001de:	4b24      	ldr	r3, [pc, #144]	@ (8000270 <MX_GPIO_Init+0xa8>)
 80001e0:	695b      	ldr	r3, [r3, #20]
 80001e2:	4a23      	ldr	r2, [pc, #140]	@ (8000270 <MX_GPIO_Init+0xa8>)
 80001e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80001e8:	6153      	str	r3, [r2, #20]
 80001ea:	4b21      	ldr	r3, [pc, #132]	@ (8000270 <MX_GPIO_Init+0xa8>)
 80001ec:	695b      	ldr	r3, [r3, #20]
 80001ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80001f2:	613b      	str	r3, [r7, #16]
 80001f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80001f6:	4b1e      	ldr	r3, [pc, #120]	@ (8000270 <MX_GPIO_Init+0xa8>)
 80001f8:	695b      	ldr	r3, [r3, #20]
 80001fa:	4a1d      	ldr	r2, [pc, #116]	@ (8000270 <MX_GPIO_Init+0xa8>)
 80001fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000200:	6153      	str	r3, [r2, #20]
 8000202:	4b1b      	ldr	r3, [pc, #108]	@ (8000270 <MX_GPIO_Init+0xa8>)
 8000204:	695b      	ldr	r3, [r3, #20]
 8000206:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800020a:	60fb      	str	r3, [r7, #12]
 800020c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800020e:	4b18      	ldr	r3, [pc, #96]	@ (8000270 <MX_GPIO_Init+0xa8>)
 8000210:	695b      	ldr	r3, [r3, #20]
 8000212:	4a17      	ldr	r2, [pc, #92]	@ (8000270 <MX_GPIO_Init+0xa8>)
 8000214:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000218:	6153      	str	r3, [r2, #20]
 800021a:	4b15      	ldr	r3, [pc, #84]	@ (8000270 <MX_GPIO_Init+0xa8>)
 800021c:	695b      	ldr	r3, [r3, #20]
 800021e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000222:	60bb      	str	r3, [r7, #8]
 8000224:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000226:	4b12      	ldr	r3, [pc, #72]	@ (8000270 <MX_GPIO_Init+0xa8>)
 8000228:	695b      	ldr	r3, [r3, #20]
 800022a:	4a11      	ldr	r2, [pc, #68]	@ (8000270 <MX_GPIO_Init+0xa8>)
 800022c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000230:	6153      	str	r3, [r2, #20]
 8000232:	4b0f      	ldr	r3, [pc, #60]	@ (8000270 <MX_GPIO_Init+0xa8>)
 8000234:	695b      	ldr	r3, [r3, #20]
 8000236:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800023a:	607b      	str	r3, [r7, #4]
 800023c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800023e:	2200      	movs	r2, #0
 8000240:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000244:	480b      	ldr	r0, [pc, #44]	@ (8000274 <MX_GPIO_Init+0xac>)
 8000246:	f000 fcef 	bl	8000c28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800024a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800024e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000250:	2301      	movs	r3, #1
 8000252:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000254:	2300      	movs	r3, #0
 8000256:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000258:	2300      	movs	r3, #0
 800025a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800025c:	f107 0314 	add.w	r3, r7, #20
 8000260:	4619      	mov	r1, r3
 8000262:	4804      	ldr	r0, [pc, #16]	@ (8000274 <MX_GPIO_Init+0xac>)
 8000264:	f000 fb6e 	bl	8000944 <HAL_GPIO_Init>

}
 8000268:	bf00      	nop
 800026a:	3728      	adds	r7, #40	@ 0x28
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}
 8000270:	40021000 	.word	0x40021000
 8000274:	48000400 	.word	0x48000400

08000278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800027c:	f000 f9ea 	bl	8000654 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000280:	f000 f80e 	bl	80002a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000284:	f7ff ffa0 	bl	80001c8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000288:	f000 f8d6 	bl	8000438 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800028c:	f000 f946 	bl	800051c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
   HAL_TIM_Base_Start_IT(&htim2);
 8000290:	4802      	ldr	r0, [pc, #8]	@ (800029c <main+0x24>)
 8000292:	f001 ff73 	bl	800217c <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000296:	bf00      	nop
 8000298:	e7fd      	b.n	8000296 <main+0x1e>
 800029a:	bf00      	nop
 800029c:	20000028 	.word	0x20000028

080002a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b090      	sub	sp, #64	@ 0x40
 80002a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002a6:	f107 0318 	add.w	r3, r7, #24
 80002aa:	2228      	movs	r2, #40	@ 0x28
 80002ac:	2100      	movs	r1, #0
 80002ae:	4618      	mov	r0, r3
 80002b0:	f002 fee3 	bl	800307a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b4:	1d3b      	adds	r3, r7, #4
 80002b6:	2200      	movs	r2, #0
 80002b8:	601a      	str	r2, [r3, #0]
 80002ba:	605a      	str	r2, [r3, #4]
 80002bc:	609a      	str	r2, [r3, #8]
 80002be:	60da      	str	r2, [r3, #12]
 80002c0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002c2:	2301      	movs	r3, #1
 80002c4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002c6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002ca:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002cc:	2300      	movs	r3, #0
 80002ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002d0:	2301      	movs	r3, #1
 80002d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002d4:	2302      	movs	r3, #2
 80002d6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002de:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002e4:	f107 0318 	add.w	r3, r7, #24
 80002e8:	4618      	mov	r0, r3
 80002ea:	f000 fccf 	bl	8000c8c <HAL_RCC_OscConfig>
 80002ee:	4603      	mov	r3, r0
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d001      	beq.n	80002f8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002f4:	f000 f82a 	bl	800034c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002f8:	230f      	movs	r3, #15
 80002fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002fc:	2302      	movs	r3, #2
 80002fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000300:	2300      	movs	r3, #0
 8000302:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000304:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000308:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800030a:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 800030e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000310:	1d3b      	adds	r3, r7, #4
 8000312:	2102      	movs	r1, #2
 8000314:	4618      	mov	r0, r3
 8000316:	f001 fcc7 	bl	8001ca8 <HAL_RCC_ClockConfig>
 800031a:	4603      	mov	r3, r0
 800031c:	2b00      	cmp	r3, #0
 800031e:	d001      	beq.n	8000324 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000320:	f000 f814 	bl	800034c <Error_Handler>
  }
}
 8000324:	bf00      	nop
 8000326:	3740      	adds	r7, #64	@ 0x40
 8000328:	46bd      	mov	sp, r7
 800032a:	bd80      	pop	{r7, pc}

0800032c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]

	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8000334:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000338:	4803      	ldr	r0, [pc, #12]	@ (8000348 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 800033a:	f000 fc8d 	bl	8000c58 <HAL_GPIO_TogglePin>

}
 800033e:	bf00      	nop
 8000340:	3708      	adds	r7, #8
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}
 8000346:	bf00      	nop
 8000348:	48000400 	.word	0x48000400

0800034c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000350:	b672      	cpsid	i
}
 8000352:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000354:	bf00      	nop
 8000356:	e7fd      	b.n	8000354 <Error_Handler+0x8>

08000358 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b082      	sub	sp, #8
 800035c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800035e:	4b0f      	ldr	r3, [pc, #60]	@ (800039c <HAL_MspInit+0x44>)
 8000360:	699b      	ldr	r3, [r3, #24]
 8000362:	4a0e      	ldr	r2, [pc, #56]	@ (800039c <HAL_MspInit+0x44>)
 8000364:	f043 0301 	orr.w	r3, r3, #1
 8000368:	6193      	str	r3, [r2, #24]
 800036a:	4b0c      	ldr	r3, [pc, #48]	@ (800039c <HAL_MspInit+0x44>)
 800036c:	699b      	ldr	r3, [r3, #24]
 800036e:	f003 0301 	and.w	r3, r3, #1
 8000372:	607b      	str	r3, [r7, #4]
 8000374:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000376:	4b09      	ldr	r3, [pc, #36]	@ (800039c <HAL_MspInit+0x44>)
 8000378:	69db      	ldr	r3, [r3, #28]
 800037a:	4a08      	ldr	r2, [pc, #32]	@ (800039c <HAL_MspInit+0x44>)
 800037c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000380:	61d3      	str	r3, [r2, #28]
 8000382:	4b06      	ldr	r3, [pc, #24]	@ (800039c <HAL_MspInit+0x44>)
 8000384:	69db      	ldr	r3, [r3, #28]
 8000386:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800038a:	603b      	str	r3, [r7, #0]
 800038c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800038e:	2007      	movs	r0, #7
 8000390:	f000 fa96 	bl	80008c0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000394:	bf00      	nop
 8000396:	3708      	adds	r7, #8
 8000398:	46bd      	mov	sp, r7
 800039a:	bd80      	pop	{r7, pc}
 800039c:	40021000 	.word	0x40021000

080003a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003a0:	b480      	push	{r7}
 80003a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003a4:	bf00      	nop
 80003a6:	e7fd      	b.n	80003a4 <NMI_Handler+0x4>

080003a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003a8:	b480      	push	{r7}
 80003aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ac:	bf00      	nop
 80003ae:	e7fd      	b.n	80003ac <HardFault_Handler+0x4>

080003b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003b4:	bf00      	nop
 80003b6:	e7fd      	b.n	80003b4 <MemManage_Handler+0x4>

080003b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003b8:	b480      	push	{r7}
 80003ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003bc:	bf00      	nop
 80003be:	e7fd      	b.n	80003bc <BusFault_Handler+0x4>

080003c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003c4:	bf00      	nop
 80003c6:	e7fd      	b.n	80003c4 <UsageFault_Handler+0x4>

080003c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003cc:	bf00      	nop
 80003ce:	46bd      	mov	sp, r7
 80003d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d4:	4770      	bx	lr

080003d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003d6:	b480      	push	{r7}
 80003d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003da:	bf00      	nop
 80003dc:	46bd      	mov	sp, r7
 80003de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e2:	4770      	bx	lr

080003e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003e8:	bf00      	nop
 80003ea:	46bd      	mov	sp, r7
 80003ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f0:	4770      	bx	lr

080003f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003f2:	b580      	push	{r7, lr}
 80003f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003f6:	f000 f973 	bl	80006e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003fa:	bf00      	nop
 80003fc:	bd80      	pop	{r7, pc}
	...

08000400 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000404:	4802      	ldr	r0, [pc, #8]	@ (8000410 <TIM2_IRQHandler+0x10>)
 8000406:	f001 ff0d 	bl	8002224 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800040a:	bf00      	nop
 800040c:	bd80      	pop	{r7, pc}
 800040e:	bf00      	nop
 8000410:	20000028 	.word	0x20000028

08000414 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000418:	4b06      	ldr	r3, [pc, #24]	@ (8000434 <SystemInit+0x20>)
 800041a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800041e:	4a05      	ldr	r2, [pc, #20]	@ (8000434 <SystemInit+0x20>)
 8000420:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000424:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000428:	bf00      	nop
 800042a:	46bd      	mov	sp, r7
 800042c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000430:	4770      	bx	lr
 8000432:	bf00      	nop
 8000434:	e000ed00 	.word	0xe000ed00

08000438 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b088      	sub	sp, #32
 800043c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800043e:	f107 0310 	add.w	r3, r7, #16
 8000442:	2200      	movs	r2, #0
 8000444:	601a      	str	r2, [r3, #0]
 8000446:	605a      	str	r2, [r3, #4]
 8000448:	609a      	str	r2, [r3, #8]
 800044a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800044c:	1d3b      	adds	r3, r7, #4
 800044e:	2200      	movs	r2, #0
 8000450:	601a      	str	r2, [r3, #0]
 8000452:	605a      	str	r2, [r3, #4]
 8000454:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000456:	4b1e      	ldr	r3, [pc, #120]	@ (80004d0 <MX_TIM2_Init+0x98>)
 8000458:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800045c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 800045e:	4b1c      	ldr	r3, [pc, #112]	@ (80004d0 <MX_TIM2_Init+0x98>)
 8000460:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000464:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000466:	4b1a      	ldr	r3, [pc, #104]	@ (80004d0 <MX_TIM2_Init+0x98>)
 8000468:	2200      	movs	r2, #0
 800046a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800046c:	4b18      	ldr	r3, [pc, #96]	@ (80004d0 <MX_TIM2_Init+0x98>)
 800046e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000472:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000474:	4b16      	ldr	r3, [pc, #88]	@ (80004d0 <MX_TIM2_Init+0x98>)
 8000476:	2200      	movs	r2, #0
 8000478:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800047a:	4b15      	ldr	r3, [pc, #84]	@ (80004d0 <MX_TIM2_Init+0x98>)
 800047c:	2200      	movs	r2, #0
 800047e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000480:	4813      	ldr	r0, [pc, #76]	@ (80004d0 <MX_TIM2_Init+0x98>)
 8000482:	f001 fe23 	bl	80020cc <HAL_TIM_Base_Init>
 8000486:	4603      	mov	r3, r0
 8000488:	2b00      	cmp	r3, #0
 800048a:	d001      	beq.n	8000490 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 800048c:	f7ff ff5e 	bl	800034c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000490:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000494:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000496:	f107 0310 	add.w	r3, r7, #16
 800049a:	4619      	mov	r1, r3
 800049c:	480c      	ldr	r0, [pc, #48]	@ (80004d0 <MX_TIM2_Init+0x98>)
 800049e:	f001 ffc3 	bl	8002428 <HAL_TIM_ConfigClockSource>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d001      	beq.n	80004ac <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80004a8:	f7ff ff50 	bl	800034c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004ac:	2300      	movs	r3, #0
 80004ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004b0:	2300      	movs	r3, #0
 80004b2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80004b4:	1d3b      	adds	r3, r7, #4
 80004b6:	4619      	mov	r1, r3
 80004b8:	4805      	ldr	r0, [pc, #20]	@ (80004d0 <MX_TIM2_Init+0x98>)
 80004ba:	f002 f9bb 	bl	8002834 <HAL_TIMEx_MasterConfigSynchronization>
 80004be:	4603      	mov	r3, r0
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d001      	beq.n	80004c8 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80004c4:	f7ff ff42 	bl	800034c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80004c8:	bf00      	nop
 80004ca:	3720      	adds	r7, #32
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	20000028 	.word	0x20000028

080004d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b084      	sub	sp, #16
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80004e4:	d113      	bne.n	800050e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80004e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000518 <HAL_TIM_Base_MspInit+0x44>)
 80004e8:	69db      	ldr	r3, [r3, #28]
 80004ea:	4a0b      	ldr	r2, [pc, #44]	@ (8000518 <HAL_TIM_Base_MspInit+0x44>)
 80004ec:	f043 0301 	orr.w	r3, r3, #1
 80004f0:	61d3      	str	r3, [r2, #28]
 80004f2:	4b09      	ldr	r3, [pc, #36]	@ (8000518 <HAL_TIM_Base_MspInit+0x44>)
 80004f4:	69db      	ldr	r3, [r3, #28]
 80004f6:	f003 0301 	and.w	r3, r3, #1
 80004fa:	60fb      	str	r3, [r7, #12]
 80004fc:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80004fe:	2200      	movs	r2, #0
 8000500:	2100      	movs	r1, #0
 8000502:	201c      	movs	r0, #28
 8000504:	f000 f9e7 	bl	80008d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000508:	201c      	movs	r0, #28
 800050a:	f000 fa00 	bl	800090e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800050e:	bf00      	nop
 8000510:	3710      	adds	r7, #16
 8000512:	46bd      	mov	sp, r7
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	40021000 	.word	0x40021000

0800051c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000520:	4b14      	ldr	r3, [pc, #80]	@ (8000574 <MX_USART2_UART_Init+0x58>)
 8000522:	4a15      	ldr	r2, [pc, #84]	@ (8000578 <MX_USART2_UART_Init+0x5c>)
 8000524:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000526:	4b13      	ldr	r3, [pc, #76]	@ (8000574 <MX_USART2_UART_Init+0x58>)
 8000528:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 800052c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800052e:	4b11      	ldr	r3, [pc, #68]	@ (8000574 <MX_USART2_UART_Init+0x58>)
 8000530:	2200      	movs	r2, #0
 8000532:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000534:	4b0f      	ldr	r3, [pc, #60]	@ (8000574 <MX_USART2_UART_Init+0x58>)
 8000536:	2200      	movs	r2, #0
 8000538:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800053a:	4b0e      	ldr	r3, [pc, #56]	@ (8000574 <MX_USART2_UART_Init+0x58>)
 800053c:	2200      	movs	r2, #0
 800053e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000540:	4b0c      	ldr	r3, [pc, #48]	@ (8000574 <MX_USART2_UART_Init+0x58>)
 8000542:	220c      	movs	r2, #12
 8000544:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000546:	4b0b      	ldr	r3, [pc, #44]	@ (8000574 <MX_USART2_UART_Init+0x58>)
 8000548:	2200      	movs	r2, #0
 800054a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800054c:	4b09      	ldr	r3, [pc, #36]	@ (8000574 <MX_USART2_UART_Init+0x58>)
 800054e:	2200      	movs	r2, #0
 8000550:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000552:	4b08      	ldr	r3, [pc, #32]	@ (8000574 <MX_USART2_UART_Init+0x58>)
 8000554:	2200      	movs	r2, #0
 8000556:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000558:	4b06      	ldr	r3, [pc, #24]	@ (8000574 <MX_USART2_UART_Init+0x58>)
 800055a:	2200      	movs	r2, #0
 800055c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800055e:	4805      	ldr	r0, [pc, #20]	@ (8000574 <MX_USART2_UART_Init+0x58>)
 8000560:	f002 f9ec 	bl	800293c <HAL_UART_Init>
 8000564:	4603      	mov	r3, r0
 8000566:	2b00      	cmp	r3, #0
 8000568:	d001      	beq.n	800056e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800056a:	f7ff feef 	bl	800034c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800056e:	bf00      	nop
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	20000074 	.word	0x20000074
 8000578:	40004400 	.word	0x40004400

0800057c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b08a      	sub	sp, #40	@ 0x28
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000584:	f107 0314 	add.w	r3, r7, #20
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]
 8000592:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a17      	ldr	r2, [pc, #92]	@ (80005f8 <HAL_UART_MspInit+0x7c>)
 800059a:	4293      	cmp	r3, r2
 800059c:	d128      	bne.n	80005f0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800059e:	4b17      	ldr	r3, [pc, #92]	@ (80005fc <HAL_UART_MspInit+0x80>)
 80005a0:	69db      	ldr	r3, [r3, #28]
 80005a2:	4a16      	ldr	r2, [pc, #88]	@ (80005fc <HAL_UART_MspInit+0x80>)
 80005a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005a8:	61d3      	str	r3, [r2, #28]
 80005aa:	4b14      	ldr	r3, [pc, #80]	@ (80005fc <HAL_UART_MspInit+0x80>)
 80005ac:	69db      	ldr	r3, [r3, #28]
 80005ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005b2:	613b      	str	r3, [r7, #16]
 80005b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b6:	4b11      	ldr	r3, [pc, #68]	@ (80005fc <HAL_UART_MspInit+0x80>)
 80005b8:	695b      	ldr	r3, [r3, #20]
 80005ba:	4a10      	ldr	r2, [pc, #64]	@ (80005fc <HAL_UART_MspInit+0x80>)
 80005bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005c0:	6153      	str	r3, [r2, #20]
 80005c2:	4b0e      	ldr	r3, [pc, #56]	@ (80005fc <HAL_UART_MspInit+0x80>)
 80005c4:	695b      	ldr	r3, [r3, #20]
 80005c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005ca:	60fb      	str	r3, [r7, #12]
 80005cc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80005ce:	230c      	movs	r3, #12
 80005d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005d2:	2302      	movs	r3, #2
 80005d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d6:	2300      	movs	r3, #0
 80005d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005da:	2300      	movs	r3, #0
 80005dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80005de:	2307      	movs	r3, #7
 80005e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005e2:	f107 0314 	add.w	r3, r7, #20
 80005e6:	4619      	mov	r1, r3
 80005e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005ec:	f000 f9aa 	bl	8000944 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80005f0:	bf00      	nop
 80005f2:	3728      	adds	r7, #40	@ 0x28
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40004400 	.word	0x40004400
 80005fc:	40021000 	.word	0x40021000

08000600 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000600:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000638 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000604:	f7ff ff06 	bl	8000414 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000608:	480c      	ldr	r0, [pc, #48]	@ (800063c <LoopForever+0x6>)
  ldr r1, =_edata
 800060a:	490d      	ldr	r1, [pc, #52]	@ (8000640 <LoopForever+0xa>)
  ldr r2, =_sidata
 800060c:	4a0d      	ldr	r2, [pc, #52]	@ (8000644 <LoopForever+0xe>)
  movs r3, #0
 800060e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000610:	e002      	b.n	8000618 <LoopCopyDataInit>

08000612 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000612:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000614:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000616:	3304      	adds	r3, #4

08000618 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000618:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800061a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800061c:	d3f9      	bcc.n	8000612 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800061e:	4a0a      	ldr	r2, [pc, #40]	@ (8000648 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000620:	4c0a      	ldr	r4, [pc, #40]	@ (800064c <LoopForever+0x16>)
  movs r3, #0
 8000622:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000624:	e001      	b.n	800062a <LoopFillZerobss>

08000626 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000626:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000628:	3204      	adds	r2, #4

0800062a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800062a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800062c:	d3fb      	bcc.n	8000626 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800062e:	f002 fd2d 	bl	800308c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000632:	f7ff fe21 	bl	8000278 <main>

08000636 <LoopForever>:

LoopForever:
    b LoopForever
 8000636:	e7fe      	b.n	8000636 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000638:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800063c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000640:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000644:	0800312c 	.word	0x0800312c
  ldr r2, =_sbss
 8000648:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800064c:	20000100 	.word	0x20000100

08000650 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000650:	e7fe      	b.n	8000650 <ADC1_IRQHandler>
	...

08000654 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000658:	4b08      	ldr	r3, [pc, #32]	@ (800067c <HAL_Init+0x28>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a07      	ldr	r2, [pc, #28]	@ (800067c <HAL_Init+0x28>)
 800065e:	f043 0310 	orr.w	r3, r3, #16
 8000662:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000664:	2003      	movs	r0, #3
 8000666:	f000 f92b 	bl	80008c0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800066a:	2000      	movs	r0, #0
 800066c:	f000 f808 	bl	8000680 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000670:	f7ff fe72 	bl	8000358 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000674:	2300      	movs	r3, #0
}
 8000676:	4618      	mov	r0, r3
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	40022000 	.word	0x40022000

08000680 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000688:	4b12      	ldr	r3, [pc, #72]	@ (80006d4 <HAL_InitTick+0x54>)
 800068a:	681a      	ldr	r2, [r3, #0]
 800068c:	4b12      	ldr	r3, [pc, #72]	@ (80006d8 <HAL_InitTick+0x58>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	4619      	mov	r1, r3
 8000692:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000696:	fbb3 f3f1 	udiv	r3, r3, r1
 800069a:	fbb2 f3f3 	udiv	r3, r2, r3
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 f943 	bl	800092a <HAL_SYSTICK_Config>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006aa:	2301      	movs	r3, #1
 80006ac:	e00e      	b.n	80006cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	2b0f      	cmp	r3, #15
 80006b2:	d80a      	bhi.n	80006ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006b4:	2200      	movs	r2, #0
 80006b6:	6879      	ldr	r1, [r7, #4]
 80006b8:	f04f 30ff 	mov.w	r0, #4294967295
 80006bc:	f000 f90b 	bl	80008d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006c0:	4a06      	ldr	r2, [pc, #24]	@ (80006dc <HAL_InitTick+0x5c>)
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80006c6:	2300      	movs	r3, #0
 80006c8:	e000      	b.n	80006cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006ca:	2301      	movs	r3, #1
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	3708      	adds	r7, #8
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	20000000 	.word	0x20000000
 80006d8:	20000008 	.word	0x20000008
 80006dc:	20000004 	.word	0x20000004

080006e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006e4:	4b06      	ldr	r3, [pc, #24]	@ (8000700 <HAL_IncTick+0x20>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	461a      	mov	r2, r3
 80006ea:	4b06      	ldr	r3, [pc, #24]	@ (8000704 <HAL_IncTick+0x24>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4413      	add	r3, r2
 80006f0:	4a04      	ldr	r2, [pc, #16]	@ (8000704 <HAL_IncTick+0x24>)
 80006f2:	6013      	str	r3, [r2, #0]
}
 80006f4:	bf00      	nop
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	20000008 	.word	0x20000008
 8000704:	200000fc 	.word	0x200000fc

08000708 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  return uwTick;  
 800070c:	4b03      	ldr	r3, [pc, #12]	@ (800071c <HAL_GetTick+0x14>)
 800070e:	681b      	ldr	r3, [r3, #0]
}
 8000710:	4618      	mov	r0, r3
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	200000fc 	.word	0x200000fc

08000720 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000720:	b480      	push	{r7}
 8000722:	b085      	sub	sp, #20
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	f003 0307 	and.w	r3, r3, #7
 800072e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000730:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <__NVIC_SetPriorityGrouping+0x44>)
 8000732:	68db      	ldr	r3, [r3, #12]
 8000734:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000736:	68ba      	ldr	r2, [r7, #8]
 8000738:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800073c:	4013      	ands	r3, r2
 800073e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000748:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800074c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000750:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000752:	4a04      	ldr	r2, [pc, #16]	@ (8000764 <__NVIC_SetPriorityGrouping+0x44>)
 8000754:	68bb      	ldr	r3, [r7, #8]
 8000756:	60d3      	str	r3, [r2, #12]
}
 8000758:	bf00      	nop
 800075a:	3714      	adds	r7, #20
 800075c:	46bd      	mov	sp, r7
 800075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000762:	4770      	bx	lr
 8000764:	e000ed00 	.word	0xe000ed00

08000768 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800076c:	4b04      	ldr	r3, [pc, #16]	@ (8000780 <__NVIC_GetPriorityGrouping+0x18>)
 800076e:	68db      	ldr	r3, [r3, #12]
 8000770:	0a1b      	lsrs	r3, r3, #8
 8000772:	f003 0307 	and.w	r3, r3, #7
}
 8000776:	4618      	mov	r0, r3
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr
 8000780:	e000ed00 	.word	0xe000ed00

08000784 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	4603      	mov	r3, r0
 800078c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800078e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000792:	2b00      	cmp	r3, #0
 8000794:	db0b      	blt.n	80007ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000796:	79fb      	ldrb	r3, [r7, #7]
 8000798:	f003 021f 	and.w	r2, r3, #31
 800079c:	4907      	ldr	r1, [pc, #28]	@ (80007bc <__NVIC_EnableIRQ+0x38>)
 800079e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a2:	095b      	lsrs	r3, r3, #5
 80007a4:	2001      	movs	r0, #1
 80007a6:	fa00 f202 	lsl.w	r2, r0, r2
 80007aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80007ae:	bf00      	nop
 80007b0:	370c      	adds	r7, #12
 80007b2:	46bd      	mov	sp, r7
 80007b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop
 80007bc:	e000e100 	.word	0xe000e100

080007c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	6039      	str	r1, [r7, #0]
 80007ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	db0a      	blt.n	80007ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	b2da      	uxtb	r2, r3
 80007d8:	490c      	ldr	r1, [pc, #48]	@ (800080c <__NVIC_SetPriority+0x4c>)
 80007da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007de:	0112      	lsls	r2, r2, #4
 80007e0:	b2d2      	uxtb	r2, r2
 80007e2:	440b      	add	r3, r1
 80007e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007e8:	e00a      	b.n	8000800 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	b2da      	uxtb	r2, r3
 80007ee:	4908      	ldr	r1, [pc, #32]	@ (8000810 <__NVIC_SetPriority+0x50>)
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	f003 030f 	and.w	r3, r3, #15
 80007f6:	3b04      	subs	r3, #4
 80007f8:	0112      	lsls	r2, r2, #4
 80007fa:	b2d2      	uxtb	r2, r2
 80007fc:	440b      	add	r3, r1
 80007fe:	761a      	strb	r2, [r3, #24]
}
 8000800:	bf00      	nop
 8000802:	370c      	adds	r7, #12
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr
 800080c:	e000e100 	.word	0xe000e100
 8000810:	e000ed00 	.word	0xe000ed00

08000814 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000814:	b480      	push	{r7}
 8000816:	b089      	sub	sp, #36	@ 0x24
 8000818:	af00      	add	r7, sp, #0
 800081a:	60f8      	str	r0, [r7, #12]
 800081c:	60b9      	str	r1, [r7, #8]
 800081e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	f003 0307 	and.w	r3, r3, #7
 8000826:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000828:	69fb      	ldr	r3, [r7, #28]
 800082a:	f1c3 0307 	rsb	r3, r3, #7
 800082e:	2b04      	cmp	r3, #4
 8000830:	bf28      	it	cs
 8000832:	2304      	movcs	r3, #4
 8000834:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000836:	69fb      	ldr	r3, [r7, #28]
 8000838:	3304      	adds	r3, #4
 800083a:	2b06      	cmp	r3, #6
 800083c:	d902      	bls.n	8000844 <NVIC_EncodePriority+0x30>
 800083e:	69fb      	ldr	r3, [r7, #28]
 8000840:	3b03      	subs	r3, #3
 8000842:	e000      	b.n	8000846 <NVIC_EncodePriority+0x32>
 8000844:	2300      	movs	r3, #0
 8000846:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000848:	f04f 32ff 	mov.w	r2, #4294967295
 800084c:	69bb      	ldr	r3, [r7, #24]
 800084e:	fa02 f303 	lsl.w	r3, r2, r3
 8000852:	43da      	mvns	r2, r3
 8000854:	68bb      	ldr	r3, [r7, #8]
 8000856:	401a      	ands	r2, r3
 8000858:	697b      	ldr	r3, [r7, #20]
 800085a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800085c:	f04f 31ff 	mov.w	r1, #4294967295
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	fa01 f303 	lsl.w	r3, r1, r3
 8000866:	43d9      	mvns	r1, r3
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800086c:	4313      	orrs	r3, r2
         );
}
 800086e:	4618      	mov	r0, r3
 8000870:	3724      	adds	r7, #36	@ 0x24
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr
	...

0800087c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	3b01      	subs	r3, #1
 8000888:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800088c:	d301      	bcc.n	8000892 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800088e:	2301      	movs	r3, #1
 8000890:	e00f      	b.n	80008b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000892:	4a0a      	ldr	r2, [pc, #40]	@ (80008bc <SysTick_Config+0x40>)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	3b01      	subs	r3, #1
 8000898:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800089a:	210f      	movs	r1, #15
 800089c:	f04f 30ff 	mov.w	r0, #4294967295
 80008a0:	f7ff ff8e 	bl	80007c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008a4:	4b05      	ldr	r3, [pc, #20]	@ (80008bc <SysTick_Config+0x40>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008aa:	4b04      	ldr	r3, [pc, #16]	@ (80008bc <SysTick_Config+0x40>)
 80008ac:	2207      	movs	r2, #7
 80008ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008b0:	2300      	movs	r3, #0
}
 80008b2:	4618      	mov	r0, r3
 80008b4:	3708      	adds	r7, #8
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	e000e010 	.word	0xe000e010

080008c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008c8:	6878      	ldr	r0, [r7, #4]
 80008ca:	f7ff ff29 	bl	8000720 <__NVIC_SetPriorityGrouping>
}
 80008ce:	bf00      	nop
 80008d0:	3708      	adds	r7, #8
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}

080008d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008d6:	b580      	push	{r7, lr}
 80008d8:	b086      	sub	sp, #24
 80008da:	af00      	add	r7, sp, #0
 80008dc:	4603      	mov	r3, r0
 80008de:	60b9      	str	r1, [r7, #8]
 80008e0:	607a      	str	r2, [r7, #4]
 80008e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008e4:	2300      	movs	r3, #0
 80008e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008e8:	f7ff ff3e 	bl	8000768 <__NVIC_GetPriorityGrouping>
 80008ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008ee:	687a      	ldr	r2, [r7, #4]
 80008f0:	68b9      	ldr	r1, [r7, #8]
 80008f2:	6978      	ldr	r0, [r7, #20]
 80008f4:	f7ff ff8e 	bl	8000814 <NVIC_EncodePriority>
 80008f8:	4602      	mov	r2, r0
 80008fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008fe:	4611      	mov	r1, r2
 8000900:	4618      	mov	r0, r3
 8000902:	f7ff ff5d 	bl	80007c0 <__NVIC_SetPriority>
}
 8000906:	bf00      	nop
 8000908:	3718      	adds	r7, #24
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800090e:	b580      	push	{r7, lr}
 8000910:	b082      	sub	sp, #8
 8000912:	af00      	add	r7, sp, #0
 8000914:	4603      	mov	r3, r0
 8000916:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000918:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800091c:	4618      	mov	r0, r3
 800091e:	f7ff ff31 	bl	8000784 <__NVIC_EnableIRQ>
}
 8000922:	bf00      	nop
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}

0800092a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800092a:	b580      	push	{r7, lr}
 800092c:	b082      	sub	sp, #8
 800092e:	af00      	add	r7, sp, #0
 8000930:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000932:	6878      	ldr	r0, [r7, #4]
 8000934:	f7ff ffa2 	bl	800087c <SysTick_Config>
 8000938:	4603      	mov	r3, r0
}
 800093a:	4618      	mov	r0, r3
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
	...

08000944 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000944:	b480      	push	{r7}
 8000946:	b087      	sub	sp, #28
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800094e:	2300      	movs	r3, #0
 8000950:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000952:	e14e      	b.n	8000bf2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	681a      	ldr	r2, [r3, #0]
 8000958:	2101      	movs	r1, #1
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	fa01 f303 	lsl.w	r3, r1, r3
 8000960:	4013      	ands	r3, r2
 8000962:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	2b00      	cmp	r3, #0
 8000968:	f000 8140 	beq.w	8000bec <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	f003 0303 	and.w	r3, r3, #3
 8000974:	2b01      	cmp	r3, #1
 8000976:	d005      	beq.n	8000984 <HAL_GPIO_Init+0x40>
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	f003 0303 	and.w	r3, r3, #3
 8000980:	2b02      	cmp	r3, #2
 8000982:	d130      	bne.n	80009e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	689b      	ldr	r3, [r3, #8]
 8000988:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	005b      	lsls	r3, r3, #1
 800098e:	2203      	movs	r2, #3
 8000990:	fa02 f303 	lsl.w	r3, r2, r3
 8000994:	43db      	mvns	r3, r3
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	4013      	ands	r3, r2
 800099a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	68da      	ldr	r2, [r3, #12]
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	005b      	lsls	r3, r3, #1
 80009a4:	fa02 f303 	lsl.w	r3, r2, r3
 80009a8:	693a      	ldr	r2, [r7, #16]
 80009aa:	4313      	orrs	r3, r2
 80009ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	693a      	ldr	r2, [r7, #16]
 80009b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	685b      	ldr	r3, [r3, #4]
 80009b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009ba:	2201      	movs	r2, #1
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	fa02 f303 	lsl.w	r3, r2, r3
 80009c2:	43db      	mvns	r3, r3
 80009c4:	693a      	ldr	r2, [r7, #16]
 80009c6:	4013      	ands	r3, r2
 80009c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	091b      	lsrs	r3, r3, #4
 80009d0:	f003 0201 	and.w	r2, r3, #1
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	fa02 f303 	lsl.w	r3, r2, r3
 80009da:	693a      	ldr	r2, [r7, #16]
 80009dc:	4313      	orrs	r3, r2
 80009de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	693a      	ldr	r2, [r7, #16]
 80009e4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	685b      	ldr	r3, [r3, #4]
 80009ea:	f003 0303 	and.w	r3, r3, #3
 80009ee:	2b03      	cmp	r3, #3
 80009f0:	d017      	beq.n	8000a22 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	68db      	ldr	r3, [r3, #12]
 80009f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	005b      	lsls	r3, r3, #1
 80009fc:	2203      	movs	r2, #3
 80009fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000a02:	43db      	mvns	r3, r3
 8000a04:	693a      	ldr	r2, [r7, #16]
 8000a06:	4013      	ands	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	689a      	ldr	r2, [r3, #8]
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	fa02 f303 	lsl.w	r3, r2, r3
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	693a      	ldr	r2, [r7, #16]
 8000a20:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	685b      	ldr	r3, [r3, #4]
 8000a26:	f003 0303 	and.w	r3, r3, #3
 8000a2a:	2b02      	cmp	r3, #2
 8000a2c:	d123      	bne.n	8000a76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	08da      	lsrs	r2, r3, #3
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	3208      	adds	r2, #8
 8000a36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	f003 0307 	and.w	r3, r3, #7
 8000a42:	009b      	lsls	r3, r3, #2
 8000a44:	220f      	movs	r2, #15
 8000a46:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4a:	43db      	mvns	r3, r3
 8000a4c:	693a      	ldr	r2, [r7, #16]
 8000a4e:	4013      	ands	r3, r2
 8000a50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	691a      	ldr	r2, [r3, #16]
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	f003 0307 	and.w	r3, r3, #7
 8000a5c:	009b      	lsls	r3, r3, #2
 8000a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a62:	693a      	ldr	r2, [r7, #16]
 8000a64:	4313      	orrs	r3, r2
 8000a66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	08da      	lsrs	r2, r3, #3
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	3208      	adds	r2, #8
 8000a70:	6939      	ldr	r1, [r7, #16]
 8000a72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	005b      	lsls	r3, r3, #1
 8000a80:	2203      	movs	r2, #3
 8000a82:	fa02 f303 	lsl.w	r3, r2, r3
 8000a86:	43db      	mvns	r3, r3
 8000a88:	693a      	ldr	r2, [r7, #16]
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	f003 0203 	and.w	r2, r3, #3
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a9e:	693a      	ldr	r2, [r7, #16]
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	693a      	ldr	r2, [r7, #16]
 8000aa8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	f000 809a 	beq.w	8000bec <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab8:	4b55      	ldr	r3, [pc, #340]	@ (8000c10 <HAL_GPIO_Init+0x2cc>)
 8000aba:	699b      	ldr	r3, [r3, #24]
 8000abc:	4a54      	ldr	r2, [pc, #336]	@ (8000c10 <HAL_GPIO_Init+0x2cc>)
 8000abe:	f043 0301 	orr.w	r3, r3, #1
 8000ac2:	6193      	str	r3, [r2, #24]
 8000ac4:	4b52      	ldr	r3, [pc, #328]	@ (8000c10 <HAL_GPIO_Init+0x2cc>)
 8000ac6:	699b      	ldr	r3, [r3, #24]
 8000ac8:	f003 0301 	and.w	r3, r3, #1
 8000acc:	60bb      	str	r3, [r7, #8]
 8000ace:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ad0:	4a50      	ldr	r2, [pc, #320]	@ (8000c14 <HAL_GPIO_Init+0x2d0>)
 8000ad2:	697b      	ldr	r3, [r7, #20]
 8000ad4:	089b      	lsrs	r3, r3, #2
 8000ad6:	3302      	adds	r3, #2
 8000ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000adc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000ade:	697b      	ldr	r3, [r7, #20]
 8000ae0:	f003 0303 	and.w	r3, r3, #3
 8000ae4:	009b      	lsls	r3, r3, #2
 8000ae6:	220f      	movs	r2, #15
 8000ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8000aec:	43db      	mvns	r3, r3
 8000aee:	693a      	ldr	r2, [r7, #16]
 8000af0:	4013      	ands	r3, r2
 8000af2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000afa:	d013      	beq.n	8000b24 <HAL_GPIO_Init+0x1e0>
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	4a46      	ldr	r2, [pc, #280]	@ (8000c18 <HAL_GPIO_Init+0x2d4>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d00d      	beq.n	8000b20 <HAL_GPIO_Init+0x1dc>
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	4a45      	ldr	r2, [pc, #276]	@ (8000c1c <HAL_GPIO_Init+0x2d8>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d007      	beq.n	8000b1c <HAL_GPIO_Init+0x1d8>
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	4a44      	ldr	r2, [pc, #272]	@ (8000c20 <HAL_GPIO_Init+0x2dc>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d101      	bne.n	8000b18 <HAL_GPIO_Init+0x1d4>
 8000b14:	2303      	movs	r3, #3
 8000b16:	e006      	b.n	8000b26 <HAL_GPIO_Init+0x1e2>
 8000b18:	2305      	movs	r3, #5
 8000b1a:	e004      	b.n	8000b26 <HAL_GPIO_Init+0x1e2>
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	e002      	b.n	8000b26 <HAL_GPIO_Init+0x1e2>
 8000b20:	2301      	movs	r3, #1
 8000b22:	e000      	b.n	8000b26 <HAL_GPIO_Init+0x1e2>
 8000b24:	2300      	movs	r3, #0
 8000b26:	697a      	ldr	r2, [r7, #20]
 8000b28:	f002 0203 	and.w	r2, r2, #3
 8000b2c:	0092      	lsls	r2, r2, #2
 8000b2e:	4093      	lsls	r3, r2
 8000b30:	693a      	ldr	r2, [r7, #16]
 8000b32:	4313      	orrs	r3, r2
 8000b34:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b36:	4937      	ldr	r1, [pc, #220]	@ (8000c14 <HAL_GPIO_Init+0x2d0>)
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	089b      	lsrs	r3, r3, #2
 8000b3c:	3302      	adds	r3, #2
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b44:	4b37      	ldr	r3, [pc, #220]	@ (8000c24 <HAL_GPIO_Init+0x2e0>)
 8000b46:	689b      	ldr	r3, [r3, #8]
 8000b48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	43db      	mvns	r3, r3
 8000b4e:	693a      	ldr	r2, [r7, #16]
 8000b50:	4013      	ands	r3, r2
 8000b52:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	685b      	ldr	r3, [r3, #4]
 8000b58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d003      	beq.n	8000b68 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000b60:	693a      	ldr	r2, [r7, #16]
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	4313      	orrs	r3, r2
 8000b66:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b68:	4a2e      	ldr	r2, [pc, #184]	@ (8000c24 <HAL_GPIO_Init+0x2e0>)
 8000b6a:	693b      	ldr	r3, [r7, #16]
 8000b6c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b6e:	4b2d      	ldr	r3, [pc, #180]	@ (8000c24 <HAL_GPIO_Init+0x2e0>)
 8000b70:	68db      	ldr	r3, [r3, #12]
 8000b72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	43db      	mvns	r3, r3
 8000b78:	693a      	ldr	r2, [r7, #16]
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	685b      	ldr	r3, [r3, #4]
 8000b82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d003      	beq.n	8000b92 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000b8a:	693a      	ldr	r2, [r7, #16]
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b92:	4a24      	ldr	r2, [pc, #144]	@ (8000c24 <HAL_GPIO_Init+0x2e0>)
 8000b94:	693b      	ldr	r3, [r7, #16]
 8000b96:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000b98:	4b22      	ldr	r3, [pc, #136]	@ (8000c24 <HAL_GPIO_Init+0x2e0>)
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	43db      	mvns	r3, r3
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d003      	beq.n	8000bbc <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000bb4:	693a      	ldr	r2, [r7, #16]
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	4313      	orrs	r3, r2
 8000bba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000bbc:	4a19      	ldr	r2, [pc, #100]	@ (8000c24 <HAL_GPIO_Init+0x2e0>)
 8000bbe:	693b      	ldr	r3, [r7, #16]
 8000bc0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000bc2:	4b18      	ldr	r3, [pc, #96]	@ (8000c24 <HAL_GPIO_Init+0x2e0>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	43db      	mvns	r3, r3
 8000bcc:	693a      	ldr	r2, [r7, #16]
 8000bce:	4013      	ands	r3, r2
 8000bd0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d003      	beq.n	8000be6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000bde:	693a      	ldr	r2, [r7, #16]
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	4313      	orrs	r3, r2
 8000be4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000be6:	4a0f      	ldr	r2, [pc, #60]	@ (8000c24 <HAL_GPIO_Init+0x2e0>)
 8000be8:	693b      	ldr	r3, [r7, #16]
 8000bea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	f47f aea9 	bne.w	8000954 <HAL_GPIO_Init+0x10>
  }
}
 8000c02:	bf00      	nop
 8000c04:	bf00      	nop
 8000c06:	371c      	adds	r7, #28
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr
 8000c10:	40021000 	.word	0x40021000
 8000c14:	40010000 	.word	0x40010000
 8000c18:	48000400 	.word	0x48000400
 8000c1c:	48000800 	.word	0x48000800
 8000c20:	48000c00 	.word	0x48000c00
 8000c24:	40010400 	.word	0x40010400

08000c28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	460b      	mov	r3, r1
 8000c32:	807b      	strh	r3, [r7, #2]
 8000c34:	4613      	mov	r3, r2
 8000c36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c38:	787b      	ldrb	r3, [r7, #1]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d003      	beq.n	8000c46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c3e:	887a      	ldrh	r2, [r7, #2]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c44:	e002      	b.n	8000c4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c46:	887a      	ldrh	r2, [r7, #2]
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000c4c:	bf00      	nop
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr

08000c58 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b085      	sub	sp, #20
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	460b      	mov	r3, r1
 8000c62:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	695b      	ldr	r3, [r3, #20]
 8000c68:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000c6a:	887a      	ldrh	r2, [r7, #2]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	4013      	ands	r3, r2
 8000c70:	041a      	lsls	r2, r3, #16
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	43d9      	mvns	r1, r3
 8000c76:	887b      	ldrh	r3, [r7, #2]
 8000c78:	400b      	ands	r3, r1
 8000c7a:	431a      	orrs	r2, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	619a      	str	r2, [r3, #24]
}
 8000c80:	bf00      	nop
 8000c82:	3714      	adds	r7, #20
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c98:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c9c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000ca2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d102      	bne.n	8000cb2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000cac:	2301      	movs	r3, #1
 8000cae:	f000 bff4 	b.w	8001c9a <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000cb6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f003 0301 	and.w	r3, r3, #1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f000 816d 	beq.w	8000fa2 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000cc8:	4bb4      	ldr	r3, [pc, #720]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	f003 030c 	and.w	r3, r3, #12
 8000cd0:	2b04      	cmp	r3, #4
 8000cd2:	d00c      	beq.n	8000cee <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000cd4:	4bb1      	ldr	r3, [pc, #708]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	f003 030c 	and.w	r3, r3, #12
 8000cdc:	2b08      	cmp	r3, #8
 8000cde:	d157      	bne.n	8000d90 <HAL_RCC_OscConfig+0x104>
 8000ce0:	4bae      	ldr	r3, [pc, #696]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ce8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000cec:	d150      	bne.n	8000d90 <HAL_RCC_OscConfig+0x104>
 8000cee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000cf2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cf6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000cfa:	fa93 f3a3 	rbit	r3, r3
 8000cfe:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000d02:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d06:	fab3 f383 	clz	r3, r3
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d0e:	d802      	bhi.n	8000d16 <HAL_RCC_OscConfig+0x8a>
 8000d10:	4ba2      	ldr	r3, [pc, #648]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	e015      	b.n	8000d42 <HAL_RCC_OscConfig+0xb6>
 8000d16:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d1a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d1e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8000d22:	fa93 f3a3 	rbit	r3, r3
 8000d26:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000d2a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d2e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000d32:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000d36:	fa93 f3a3 	rbit	r3, r3
 8000d3a:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8000d3e:	4b97      	ldr	r3, [pc, #604]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d42:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d46:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8000d4a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000d4e:	fa92 f2a2 	rbit	r2, r2
 8000d52:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8000d56:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000d5a:	fab2 f282 	clz	r2, r2
 8000d5e:	b2d2      	uxtb	r2, r2
 8000d60:	f042 0220 	orr.w	r2, r2, #32
 8000d64:	b2d2      	uxtb	r2, r2
 8000d66:	f002 021f 	and.w	r2, r2, #31
 8000d6a:	2101      	movs	r1, #1
 8000d6c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d70:	4013      	ands	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f000 8114 	beq.w	8000fa0 <HAL_RCC_OscConfig+0x314>
 8000d78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000d7c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	f040 810b 	bne.w	8000fa0 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	f000 bf85 	b.w	8001c9a <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000d94:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000da0:	d106      	bne.n	8000db0 <HAL_RCC_OscConfig+0x124>
 8000da2:	4b7e      	ldr	r3, [pc, #504]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4a7d      	ldr	r2, [pc, #500]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000da8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dac:	6013      	str	r3, [r2, #0]
 8000dae:	e036      	b.n	8000e1e <HAL_RCC_OscConfig+0x192>
 8000db0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000db4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d10c      	bne.n	8000dda <HAL_RCC_OscConfig+0x14e>
 8000dc0:	4b76      	ldr	r3, [pc, #472]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a75      	ldr	r2, [pc, #468]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000dc6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000dca:	6013      	str	r3, [r2, #0]
 8000dcc:	4b73      	ldr	r3, [pc, #460]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a72      	ldr	r2, [pc, #456]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000dd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000dd6:	6013      	str	r3, [r2, #0]
 8000dd8:	e021      	b.n	8000e1e <HAL_RCC_OscConfig+0x192>
 8000dda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000dde:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000dea:	d10c      	bne.n	8000e06 <HAL_RCC_OscConfig+0x17a>
 8000dec:	4b6b      	ldr	r3, [pc, #428]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a6a      	ldr	r2, [pc, #424]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000df2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000df6:	6013      	str	r3, [r2, #0]
 8000df8:	4b68      	ldr	r3, [pc, #416]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a67      	ldr	r2, [pc, #412]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000dfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e02:	6013      	str	r3, [r2, #0]
 8000e04:	e00b      	b.n	8000e1e <HAL_RCC_OscConfig+0x192>
 8000e06:	4b65      	ldr	r3, [pc, #404]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a64      	ldr	r2, [pc, #400]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000e0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e10:	6013      	str	r3, [r2, #0]
 8000e12:	4b62      	ldr	r3, [pc, #392]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4a61      	ldr	r2, [pc, #388]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000e18:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e1c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e1e:	4b5f      	ldr	r3, [pc, #380]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e22:	f023 020f 	bic.w	r2, r3, #15
 8000e26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	495a      	ldr	r1, [pc, #360]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000e34:	4313      	orrs	r3, r2
 8000e36:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e3c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d054      	beq.n	8000ef2 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e48:	f7ff fc5e 	bl	8000708 <HAL_GetTick>
 8000e4c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e50:	e00a      	b.n	8000e68 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e52:	f7ff fc59 	bl	8000708 <HAL_GetTick>
 8000e56:	4602      	mov	r2, r0
 8000e58:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000e5c:	1ad3      	subs	r3, r2, r3
 8000e5e:	2b64      	cmp	r3, #100	@ 0x64
 8000e60:	d902      	bls.n	8000e68 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8000e62:	2303      	movs	r3, #3
 8000e64:	f000 bf19 	b.w	8001c9a <HAL_RCC_OscConfig+0x100e>
 8000e68:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e6c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e70:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8000e74:	fa93 f3a3 	rbit	r3, r3
 8000e78:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8000e7c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e80:	fab3 f383 	clz	r3, r3
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e88:	d802      	bhi.n	8000e90 <HAL_RCC_OscConfig+0x204>
 8000e8a:	4b44      	ldr	r3, [pc, #272]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	e015      	b.n	8000ebc <HAL_RCC_OscConfig+0x230>
 8000e90:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e94:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e98:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8000e9c:	fa93 f3a3 	rbit	r3, r3
 8000ea0:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8000ea4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000ea8:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000eac:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8000eb0:	fa93 f3a3 	rbit	r3, r3
 8000eb4:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8000eb8:	4b38      	ldr	r3, [pc, #224]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ebc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000ec0:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8000ec4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000ec8:	fa92 f2a2 	rbit	r2, r2
 8000ecc:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8000ed0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8000ed4:	fab2 f282 	clz	r2, r2
 8000ed8:	b2d2      	uxtb	r2, r2
 8000eda:	f042 0220 	orr.w	r2, r2, #32
 8000ede:	b2d2      	uxtb	r2, r2
 8000ee0:	f002 021f 	and.w	r2, r2, #31
 8000ee4:	2101      	movs	r1, #1
 8000ee6:	fa01 f202 	lsl.w	r2, r1, r2
 8000eea:	4013      	ands	r3, r2
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d0b0      	beq.n	8000e52 <HAL_RCC_OscConfig+0x1c6>
 8000ef0:	e057      	b.n	8000fa2 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ef2:	f7ff fc09 	bl	8000708 <HAL_GetTick>
 8000ef6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000efa:	e00a      	b.n	8000f12 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000efc:	f7ff fc04 	bl	8000708 <HAL_GetTick>
 8000f00:	4602      	mov	r2, r0
 8000f02:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	2b64      	cmp	r3, #100	@ 0x64
 8000f0a:	d902      	bls.n	8000f12 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8000f0c:	2303      	movs	r3, #3
 8000f0e:	f000 bec4 	b.w	8001c9a <HAL_RCC_OscConfig+0x100e>
 8000f12:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f16:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f1a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8000f1e:	fa93 f3a3 	rbit	r3, r3
 8000f22:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8000f26:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f2a:	fab3 f383 	clz	r3, r3
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f32:	d802      	bhi.n	8000f3a <HAL_RCC_OscConfig+0x2ae>
 8000f34:	4b19      	ldr	r3, [pc, #100]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	e015      	b.n	8000f66 <HAL_RCC_OscConfig+0x2da>
 8000f3a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f3e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f42:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8000f46:	fa93 f3a3 	rbit	r3, r3
 8000f4a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000f4e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f52:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8000f56:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8000f5a:	fa93 f3a3 	rbit	r3, r3
 8000f5e:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8000f62:	4b0e      	ldr	r3, [pc, #56]	@ (8000f9c <HAL_RCC_OscConfig+0x310>)
 8000f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f66:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f6a:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8000f6e:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8000f72:	fa92 f2a2 	rbit	r2, r2
 8000f76:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8000f7a:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8000f7e:	fab2 f282 	clz	r2, r2
 8000f82:	b2d2      	uxtb	r2, r2
 8000f84:	f042 0220 	orr.w	r2, r2, #32
 8000f88:	b2d2      	uxtb	r2, r2
 8000f8a:	f002 021f 	and.w	r2, r2, #31
 8000f8e:	2101      	movs	r1, #1
 8000f90:	fa01 f202 	lsl.w	r2, r1, r2
 8000f94:	4013      	ands	r3, r2
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d1b0      	bne.n	8000efc <HAL_RCC_OscConfig+0x270>
 8000f9a:	e002      	b.n	8000fa2 <HAL_RCC_OscConfig+0x316>
 8000f9c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fa2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000fa6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f003 0302 	and.w	r3, r3, #2
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	f000 816c 	beq.w	8001290 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000fb8:	4bcc      	ldr	r3, [pc, #816]	@ (80012ec <HAL_RCC_OscConfig+0x660>)
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	f003 030c 	and.w	r3, r3, #12
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d00b      	beq.n	8000fdc <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000fc4:	4bc9      	ldr	r3, [pc, #804]	@ (80012ec <HAL_RCC_OscConfig+0x660>)
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	f003 030c 	and.w	r3, r3, #12
 8000fcc:	2b08      	cmp	r3, #8
 8000fce:	d16d      	bne.n	80010ac <HAL_RCC_OscConfig+0x420>
 8000fd0:	4bc6      	ldr	r3, [pc, #792]	@ (80012ec <HAL_RCC_OscConfig+0x660>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d167      	bne.n	80010ac <HAL_RCC_OscConfig+0x420>
 8000fdc:	2302      	movs	r3, #2
 8000fde:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fe2:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8000fe6:	fa93 f3a3 	rbit	r3, r3
 8000fea:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8000fee:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ff2:	fab3 f383 	clz	r3, r3
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	2b3f      	cmp	r3, #63	@ 0x3f
 8000ffa:	d802      	bhi.n	8001002 <HAL_RCC_OscConfig+0x376>
 8000ffc:	4bbb      	ldr	r3, [pc, #748]	@ (80012ec <HAL_RCC_OscConfig+0x660>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	e013      	b.n	800102a <HAL_RCC_OscConfig+0x39e>
 8001002:	2302      	movs	r3, #2
 8001004:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001008:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800100c:	fa93 f3a3 	rbit	r3, r3
 8001010:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001014:	2302      	movs	r3, #2
 8001016:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800101a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800101e:	fa93 f3a3 	rbit	r3, r3
 8001022:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001026:	4bb1      	ldr	r3, [pc, #708]	@ (80012ec <HAL_RCC_OscConfig+0x660>)
 8001028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800102a:	2202      	movs	r2, #2
 800102c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8001030:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001034:	fa92 f2a2 	rbit	r2, r2
 8001038:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 800103c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001040:	fab2 f282 	clz	r2, r2
 8001044:	b2d2      	uxtb	r2, r2
 8001046:	f042 0220 	orr.w	r2, r2, #32
 800104a:	b2d2      	uxtb	r2, r2
 800104c:	f002 021f 	and.w	r2, r2, #31
 8001050:	2101      	movs	r1, #1
 8001052:	fa01 f202 	lsl.w	r2, r1, r2
 8001056:	4013      	ands	r3, r2
 8001058:	2b00      	cmp	r3, #0
 800105a:	d00a      	beq.n	8001072 <HAL_RCC_OscConfig+0x3e6>
 800105c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001060:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	691b      	ldr	r3, [r3, #16]
 8001068:	2b01      	cmp	r3, #1
 800106a:	d002      	beq.n	8001072 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 800106c:	2301      	movs	r3, #1
 800106e:	f000 be14 	b.w	8001c9a <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001072:	4b9e      	ldr	r3, [pc, #632]	@ (80012ec <HAL_RCC_OscConfig+0x660>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800107a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800107e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	695b      	ldr	r3, [r3, #20]
 8001086:	21f8      	movs	r1, #248	@ 0xf8
 8001088:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800108c:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001090:	fa91 f1a1 	rbit	r1, r1
 8001094:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001098:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 800109c:	fab1 f181 	clz	r1, r1
 80010a0:	b2c9      	uxtb	r1, r1
 80010a2:	408b      	lsls	r3, r1
 80010a4:	4991      	ldr	r1, [pc, #580]	@ (80012ec <HAL_RCC_OscConfig+0x660>)
 80010a6:	4313      	orrs	r3, r2
 80010a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010aa:	e0f1      	b.n	8001290 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010b0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	691b      	ldr	r3, [r3, #16]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	f000 8083 	beq.w	80011c4 <HAL_RCC_OscConfig+0x538>
 80010be:	2301      	movs	r3, #1
 80010c0:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010c4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80010c8:	fa93 f3a3 	rbit	r3, r3
 80010cc:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80010d0:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010d4:	fab3 f383 	clz	r3, r3
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80010de:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80010e2:	009b      	lsls	r3, r3, #2
 80010e4:	461a      	mov	r2, r3
 80010e6:	2301      	movs	r3, #1
 80010e8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ea:	f7ff fb0d 	bl	8000708 <HAL_GetTick>
 80010ee:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010f2:	e00a      	b.n	800110a <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010f4:	f7ff fb08 	bl	8000708 <HAL_GetTick>
 80010f8:	4602      	mov	r2, r0
 80010fa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	2b02      	cmp	r3, #2
 8001102:	d902      	bls.n	800110a <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8001104:	2303      	movs	r3, #3
 8001106:	f000 bdc8 	b.w	8001c9a <HAL_RCC_OscConfig+0x100e>
 800110a:	2302      	movs	r3, #2
 800110c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001110:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001114:	fa93 f3a3 	rbit	r3, r3
 8001118:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 800111c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001120:	fab3 f383 	clz	r3, r3
 8001124:	b2db      	uxtb	r3, r3
 8001126:	2b3f      	cmp	r3, #63	@ 0x3f
 8001128:	d802      	bhi.n	8001130 <HAL_RCC_OscConfig+0x4a4>
 800112a:	4b70      	ldr	r3, [pc, #448]	@ (80012ec <HAL_RCC_OscConfig+0x660>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	e013      	b.n	8001158 <HAL_RCC_OscConfig+0x4cc>
 8001130:	2302      	movs	r3, #2
 8001132:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001136:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800113a:	fa93 f3a3 	rbit	r3, r3
 800113e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001142:	2302      	movs	r3, #2
 8001144:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001148:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800114c:	fa93 f3a3 	rbit	r3, r3
 8001150:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001154:	4b65      	ldr	r3, [pc, #404]	@ (80012ec <HAL_RCC_OscConfig+0x660>)
 8001156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001158:	2202      	movs	r2, #2
 800115a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800115e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001162:	fa92 f2a2 	rbit	r2, r2
 8001166:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 800116a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800116e:	fab2 f282 	clz	r2, r2
 8001172:	b2d2      	uxtb	r2, r2
 8001174:	f042 0220 	orr.w	r2, r2, #32
 8001178:	b2d2      	uxtb	r2, r2
 800117a:	f002 021f 	and.w	r2, r2, #31
 800117e:	2101      	movs	r1, #1
 8001180:	fa01 f202 	lsl.w	r2, r1, r2
 8001184:	4013      	ands	r3, r2
 8001186:	2b00      	cmp	r3, #0
 8001188:	d0b4      	beq.n	80010f4 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800118a:	4b58      	ldr	r3, [pc, #352]	@ (80012ec <HAL_RCC_OscConfig+0x660>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001192:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001196:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	695b      	ldr	r3, [r3, #20]
 800119e:	21f8      	movs	r1, #248	@ 0xf8
 80011a0:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011a4:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80011a8:	fa91 f1a1 	rbit	r1, r1
 80011ac:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 80011b0:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 80011b4:	fab1 f181 	clz	r1, r1
 80011b8:	b2c9      	uxtb	r1, r1
 80011ba:	408b      	lsls	r3, r1
 80011bc:	494b      	ldr	r1, [pc, #300]	@ (80012ec <HAL_RCC_OscConfig+0x660>)
 80011be:	4313      	orrs	r3, r2
 80011c0:	600b      	str	r3, [r1, #0]
 80011c2:	e065      	b.n	8001290 <HAL_RCC_OscConfig+0x604>
 80011c4:	2301      	movs	r3, #1
 80011c6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ca:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80011ce:	fa93 f3a3 	rbit	r3, r3
 80011d2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 80011d6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011da:	fab3 f383 	clz	r3, r3
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80011e4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	461a      	mov	r2, r3
 80011ec:	2300      	movs	r3, #0
 80011ee:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f0:	f7ff fa8a 	bl	8000708 <HAL_GetTick>
 80011f4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011f8:	e00a      	b.n	8001210 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011fa:	f7ff fa85 	bl	8000708 <HAL_GetTick>
 80011fe:	4602      	mov	r2, r0
 8001200:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	2b02      	cmp	r3, #2
 8001208:	d902      	bls.n	8001210 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 800120a:	2303      	movs	r3, #3
 800120c:	f000 bd45 	b.w	8001c9a <HAL_RCC_OscConfig+0x100e>
 8001210:	2302      	movs	r3, #2
 8001212:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001216:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800121a:	fa93 f3a3 	rbit	r3, r3
 800121e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8001222:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001226:	fab3 f383 	clz	r3, r3
 800122a:	b2db      	uxtb	r3, r3
 800122c:	2b3f      	cmp	r3, #63	@ 0x3f
 800122e:	d802      	bhi.n	8001236 <HAL_RCC_OscConfig+0x5aa>
 8001230:	4b2e      	ldr	r3, [pc, #184]	@ (80012ec <HAL_RCC_OscConfig+0x660>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	e013      	b.n	800125e <HAL_RCC_OscConfig+0x5d2>
 8001236:	2302      	movs	r3, #2
 8001238:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800123c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001240:	fa93 f3a3 	rbit	r3, r3
 8001244:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001248:	2302      	movs	r3, #2
 800124a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800124e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001252:	fa93 f3a3 	rbit	r3, r3
 8001256:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800125a:	4b24      	ldr	r3, [pc, #144]	@ (80012ec <HAL_RCC_OscConfig+0x660>)
 800125c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800125e:	2202      	movs	r2, #2
 8001260:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8001264:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001268:	fa92 f2a2 	rbit	r2, r2
 800126c:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8001270:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001274:	fab2 f282 	clz	r2, r2
 8001278:	b2d2      	uxtb	r2, r2
 800127a:	f042 0220 	orr.w	r2, r2, #32
 800127e:	b2d2      	uxtb	r2, r2
 8001280:	f002 021f 	and.w	r2, r2, #31
 8001284:	2101      	movs	r1, #1
 8001286:	fa01 f202 	lsl.w	r2, r1, r2
 800128a:	4013      	ands	r3, r2
 800128c:	2b00      	cmp	r3, #0
 800128e:	d1b4      	bne.n	80011fa <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001290:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001294:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f003 0308 	and.w	r3, r3, #8
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	f000 8115 	beq.w	80014d0 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012aa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	699b      	ldr	r3, [r3, #24]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d07e      	beq.n	80013b4 <HAL_RCC_OscConfig+0x728>
 80012b6:	2301      	movs	r3, #1
 80012b8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012bc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80012c0:	fa93 f3a3 	rbit	r3, r3
 80012c4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80012c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012cc:	fab3 f383 	clz	r3, r3
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	461a      	mov	r2, r3
 80012d4:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <HAL_RCC_OscConfig+0x664>)
 80012d6:	4413      	add	r3, r2
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	461a      	mov	r2, r3
 80012dc:	2301      	movs	r3, #1
 80012de:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012e0:	f7ff fa12 	bl	8000708 <HAL_GetTick>
 80012e4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012e8:	e00f      	b.n	800130a <HAL_RCC_OscConfig+0x67e>
 80012ea:	bf00      	nop
 80012ec:	40021000 	.word	0x40021000
 80012f0:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012f4:	f7ff fa08 	bl	8000708 <HAL_GetTick>
 80012f8:	4602      	mov	r2, r0
 80012fa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80012fe:	1ad3      	subs	r3, r2, r3
 8001300:	2b02      	cmp	r3, #2
 8001302:	d902      	bls.n	800130a <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8001304:	2303      	movs	r3, #3
 8001306:	f000 bcc8 	b.w	8001c9a <HAL_RCC_OscConfig+0x100e>
 800130a:	2302      	movs	r3, #2
 800130c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001310:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001314:	fa93 f3a3 	rbit	r3, r3
 8001318:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800131c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001320:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001324:	2202      	movs	r2, #2
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800132c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	fa93 f2a3 	rbit	r2, r3
 8001336:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800133a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001344:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001348:	2202      	movs	r2, #2
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001350:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	fa93 f2a3 	rbit	r2, r3
 800135a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800135e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001362:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001364:	4bb0      	ldr	r3, [pc, #704]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 8001366:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001368:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800136c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001370:	2102      	movs	r1, #2
 8001372:	6019      	str	r1, [r3, #0]
 8001374:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001378:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	fa93 f1a3 	rbit	r1, r3
 8001382:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001386:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800138a:	6019      	str	r1, [r3, #0]
  return result;
 800138c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001390:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	fab3 f383 	clz	r3, r3
 800139a:	b2db      	uxtb	r3, r3
 800139c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	f003 031f 	and.w	r3, r3, #31
 80013a6:	2101      	movs	r1, #1
 80013a8:	fa01 f303 	lsl.w	r3, r1, r3
 80013ac:	4013      	ands	r3, r2
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d0a0      	beq.n	80012f4 <HAL_RCC_OscConfig+0x668>
 80013b2:	e08d      	b.n	80014d0 <HAL_RCC_OscConfig+0x844>
 80013b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013b8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80013bc:	2201      	movs	r2, #1
 80013be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013c4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	fa93 f2a3 	rbit	r2, r3
 80013ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013d2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80013d6:	601a      	str	r2, [r3, #0]
  return result;
 80013d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013dc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80013e0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013e2:	fab3 f383 	clz	r3, r3
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	461a      	mov	r2, r3
 80013ea:	4b90      	ldr	r3, [pc, #576]	@ (800162c <HAL_RCC_OscConfig+0x9a0>)
 80013ec:	4413      	add	r3, r2
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	461a      	mov	r2, r3
 80013f2:	2300      	movs	r3, #0
 80013f4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013f6:	f7ff f987 	bl	8000708 <HAL_GetTick>
 80013fa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013fe:	e00a      	b.n	8001416 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001400:	f7ff f982 	bl	8000708 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d902      	bls.n	8001416 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	f000 bc42 	b.w	8001c9a <HAL_RCC_OscConfig+0x100e>
 8001416:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800141a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800141e:	2202      	movs	r2, #2
 8001420:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001422:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001426:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	fa93 f2a3 	rbit	r2, r3
 8001430:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001434:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800143e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001442:	2202      	movs	r2, #2
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800144a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	fa93 f2a3 	rbit	r2, r3
 8001454:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001458:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001462:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001466:	2202      	movs	r2, #2
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800146e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	fa93 f2a3 	rbit	r2, r3
 8001478:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800147c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001480:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001482:	4b69      	ldr	r3, [pc, #420]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 8001484:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001486:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800148a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800148e:	2102      	movs	r1, #2
 8001490:	6019      	str	r1, [r3, #0]
 8001492:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001496:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	fa93 f1a3 	rbit	r1, r3
 80014a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014a4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80014a8:	6019      	str	r1, [r3, #0]
  return result;
 80014aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014ae:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	fab3 f383 	clz	r3, r3
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	f003 031f 	and.w	r3, r3, #31
 80014c4:	2101      	movs	r1, #1
 80014c6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ca:	4013      	ands	r3, r2
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d197      	bne.n	8001400 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014d4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0304 	and.w	r3, r3, #4
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	f000 819e 	beq.w	8001822 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014e6:	2300      	movs	r3, #0
 80014e8:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014ec:	4b4e      	ldr	r3, [pc, #312]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 80014ee:	69db      	ldr	r3, [r3, #28]
 80014f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d116      	bne.n	8001526 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014f8:	4b4b      	ldr	r3, [pc, #300]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 80014fa:	69db      	ldr	r3, [r3, #28]
 80014fc:	4a4a      	ldr	r2, [pc, #296]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 80014fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001502:	61d3      	str	r3, [r2, #28]
 8001504:	4b48      	ldr	r3, [pc, #288]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 8001506:	69db      	ldr	r3, [r3, #28]
 8001508:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800150c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001510:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800151a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800151e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001520:	2301      	movs	r3, #1
 8001522:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001526:	4b42      	ldr	r3, [pc, #264]	@ (8001630 <HAL_RCC_OscConfig+0x9a4>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800152e:	2b00      	cmp	r3, #0
 8001530:	d11a      	bne.n	8001568 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001532:	4b3f      	ldr	r3, [pc, #252]	@ (8001630 <HAL_RCC_OscConfig+0x9a4>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a3e      	ldr	r2, [pc, #248]	@ (8001630 <HAL_RCC_OscConfig+0x9a4>)
 8001538:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800153c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800153e:	f7ff f8e3 	bl	8000708 <HAL_GetTick>
 8001542:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001546:	e009      	b.n	800155c <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001548:	f7ff f8de 	bl	8000708 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	2b64      	cmp	r3, #100	@ 0x64
 8001556:	d901      	bls.n	800155c <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8001558:	2303      	movs	r3, #3
 800155a:	e39e      	b.n	8001c9a <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800155c:	4b34      	ldr	r3, [pc, #208]	@ (8001630 <HAL_RCC_OscConfig+0x9a4>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001564:	2b00      	cmp	r3, #0
 8001566:	d0ef      	beq.n	8001548 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001568:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800156c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d106      	bne.n	8001586 <HAL_RCC_OscConfig+0x8fa>
 8001578:	4b2b      	ldr	r3, [pc, #172]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 800157a:	6a1b      	ldr	r3, [r3, #32]
 800157c:	4a2a      	ldr	r2, [pc, #168]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	6213      	str	r3, [r2, #32]
 8001584:	e035      	b.n	80015f2 <HAL_RCC_OscConfig+0x966>
 8001586:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800158a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	68db      	ldr	r3, [r3, #12]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d10c      	bne.n	80015b0 <HAL_RCC_OscConfig+0x924>
 8001596:	4b24      	ldr	r3, [pc, #144]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 8001598:	6a1b      	ldr	r3, [r3, #32]
 800159a:	4a23      	ldr	r2, [pc, #140]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 800159c:	f023 0301 	bic.w	r3, r3, #1
 80015a0:	6213      	str	r3, [r2, #32]
 80015a2:	4b21      	ldr	r3, [pc, #132]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 80015a4:	6a1b      	ldr	r3, [r3, #32]
 80015a6:	4a20      	ldr	r2, [pc, #128]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 80015a8:	f023 0304 	bic.w	r3, r3, #4
 80015ac:	6213      	str	r3, [r2, #32]
 80015ae:	e020      	b.n	80015f2 <HAL_RCC_OscConfig+0x966>
 80015b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015b4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	2b05      	cmp	r3, #5
 80015be:	d10c      	bne.n	80015da <HAL_RCC_OscConfig+0x94e>
 80015c0:	4b19      	ldr	r3, [pc, #100]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 80015c2:	6a1b      	ldr	r3, [r3, #32]
 80015c4:	4a18      	ldr	r2, [pc, #96]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 80015c6:	f043 0304 	orr.w	r3, r3, #4
 80015ca:	6213      	str	r3, [r2, #32]
 80015cc:	4b16      	ldr	r3, [pc, #88]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 80015ce:	6a1b      	ldr	r3, [r3, #32]
 80015d0:	4a15      	ldr	r2, [pc, #84]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 80015d2:	f043 0301 	orr.w	r3, r3, #1
 80015d6:	6213      	str	r3, [r2, #32]
 80015d8:	e00b      	b.n	80015f2 <HAL_RCC_OscConfig+0x966>
 80015da:	4b13      	ldr	r3, [pc, #76]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 80015dc:	6a1b      	ldr	r3, [r3, #32]
 80015de:	4a12      	ldr	r2, [pc, #72]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 80015e0:	f023 0301 	bic.w	r3, r3, #1
 80015e4:	6213      	str	r3, [r2, #32]
 80015e6:	4b10      	ldr	r3, [pc, #64]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 80015e8:	6a1b      	ldr	r3, [r3, #32]
 80015ea:	4a0f      	ldr	r2, [pc, #60]	@ (8001628 <HAL_RCC_OscConfig+0x99c>)
 80015ec:	f023 0304 	bic.w	r3, r3, #4
 80015f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	68db      	ldr	r3, [r3, #12]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	f000 8087 	beq.w	8001712 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001604:	f7ff f880 	bl	8000708 <HAL_GetTick>
 8001608:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800160c:	e012      	b.n	8001634 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800160e:	f7ff f87b 	bl	8000708 <HAL_GetTick>
 8001612:	4602      	mov	r2, r0
 8001614:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800161e:	4293      	cmp	r3, r2
 8001620:	d908      	bls.n	8001634 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8001622:	2303      	movs	r3, #3
 8001624:	e339      	b.n	8001c9a <HAL_RCC_OscConfig+0x100e>
 8001626:	bf00      	nop
 8001628:	40021000 	.word	0x40021000
 800162c:	10908120 	.word	0x10908120
 8001630:	40007000 	.word	0x40007000
 8001634:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001638:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800163c:	2202      	movs	r2, #2
 800163e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001640:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001644:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	fa93 f2a3 	rbit	r2, r3
 800164e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001652:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800165c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001660:	2202      	movs	r2, #2
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001668:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	fa93 f2a3 	rbit	r2, r3
 8001672:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001676:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800167a:	601a      	str	r2, [r3, #0]
  return result;
 800167c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001680:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001684:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001686:	fab3 f383 	clz	r3, r3
 800168a:	b2db      	uxtb	r3, r3
 800168c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001690:	b2db      	uxtb	r3, r3
 8001692:	2b00      	cmp	r3, #0
 8001694:	d102      	bne.n	800169c <HAL_RCC_OscConfig+0xa10>
 8001696:	4b98      	ldr	r3, [pc, #608]	@ (80018f8 <HAL_RCC_OscConfig+0xc6c>)
 8001698:	6a1b      	ldr	r3, [r3, #32]
 800169a:	e013      	b.n	80016c4 <HAL_RCC_OscConfig+0xa38>
 800169c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016a0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80016a4:	2202      	movs	r2, #2
 80016a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016ac:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	fa93 f2a3 	rbit	r2, r3
 80016b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016ba:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80016be:	601a      	str	r2, [r3, #0]
 80016c0:	4b8d      	ldr	r3, [pc, #564]	@ (80018f8 <HAL_RCC_OscConfig+0xc6c>)
 80016c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016c4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80016c8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80016cc:	2102      	movs	r1, #2
 80016ce:	6011      	str	r1, [r2, #0]
 80016d0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80016d4:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80016d8:	6812      	ldr	r2, [r2, #0]
 80016da:	fa92 f1a2 	rbit	r1, r2
 80016de:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80016e2:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80016e6:	6011      	str	r1, [r2, #0]
  return result;
 80016e8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80016ec:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80016f0:	6812      	ldr	r2, [r2, #0]
 80016f2:	fab2 f282 	clz	r2, r2
 80016f6:	b2d2      	uxtb	r2, r2
 80016f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80016fc:	b2d2      	uxtb	r2, r2
 80016fe:	f002 021f 	and.w	r2, r2, #31
 8001702:	2101      	movs	r1, #1
 8001704:	fa01 f202 	lsl.w	r2, r1, r2
 8001708:	4013      	ands	r3, r2
 800170a:	2b00      	cmp	r3, #0
 800170c:	f43f af7f 	beq.w	800160e <HAL_RCC_OscConfig+0x982>
 8001710:	e07d      	b.n	800180e <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001712:	f7fe fff9 	bl	8000708 <HAL_GetTick>
 8001716:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800171a:	e00b      	b.n	8001734 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800171c:	f7fe fff4 	bl	8000708 <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	f241 3288 	movw	r2, #5000	@ 0x1388
 800172c:	4293      	cmp	r3, r2
 800172e:	d901      	bls.n	8001734 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8001730:	2303      	movs	r3, #3
 8001732:	e2b2      	b.n	8001c9a <HAL_RCC_OscConfig+0x100e>
 8001734:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001738:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800173c:	2202      	movs	r2, #2
 800173e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001740:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001744:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	fa93 f2a3 	rbit	r2, r3
 800174e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001752:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800175c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001760:	2202      	movs	r2, #2
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001768:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	fa93 f2a3 	rbit	r2, r3
 8001772:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001776:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800177a:	601a      	str	r2, [r3, #0]
  return result;
 800177c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001780:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001784:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001786:	fab3 f383 	clz	r3, r3
 800178a:	b2db      	uxtb	r3, r3
 800178c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001790:	b2db      	uxtb	r3, r3
 8001792:	2b00      	cmp	r3, #0
 8001794:	d102      	bne.n	800179c <HAL_RCC_OscConfig+0xb10>
 8001796:	4b58      	ldr	r3, [pc, #352]	@ (80018f8 <HAL_RCC_OscConfig+0xc6c>)
 8001798:	6a1b      	ldr	r3, [r3, #32]
 800179a:	e013      	b.n	80017c4 <HAL_RCC_OscConfig+0xb38>
 800179c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017a0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80017a4:	2202      	movs	r2, #2
 80017a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ac:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	fa93 f2a3 	rbit	r2, r3
 80017b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ba:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	4b4d      	ldr	r3, [pc, #308]	@ (80018f8 <HAL_RCC_OscConfig+0xc6c>)
 80017c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017c4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80017c8:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80017cc:	2102      	movs	r1, #2
 80017ce:	6011      	str	r1, [r2, #0]
 80017d0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80017d4:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80017d8:	6812      	ldr	r2, [r2, #0]
 80017da:	fa92 f1a2 	rbit	r1, r2
 80017de:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80017e2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80017e6:	6011      	str	r1, [r2, #0]
  return result;
 80017e8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80017ec:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80017f0:	6812      	ldr	r2, [r2, #0]
 80017f2:	fab2 f282 	clz	r2, r2
 80017f6:	b2d2      	uxtb	r2, r2
 80017f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80017fc:	b2d2      	uxtb	r2, r2
 80017fe:	f002 021f 	and.w	r2, r2, #31
 8001802:	2101      	movs	r1, #1
 8001804:	fa01 f202 	lsl.w	r2, r1, r2
 8001808:	4013      	ands	r3, r2
 800180a:	2b00      	cmp	r3, #0
 800180c:	d186      	bne.n	800171c <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800180e:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8001812:	2b01      	cmp	r3, #1
 8001814:	d105      	bne.n	8001822 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001816:	4b38      	ldr	r3, [pc, #224]	@ (80018f8 <HAL_RCC_OscConfig+0xc6c>)
 8001818:	69db      	ldr	r3, [r3, #28]
 800181a:	4a37      	ldr	r2, [pc, #220]	@ (80018f8 <HAL_RCC_OscConfig+0xc6c>)
 800181c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001820:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001822:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001826:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	69db      	ldr	r3, [r3, #28]
 800182e:	2b00      	cmp	r3, #0
 8001830:	f000 8232 	beq.w	8001c98 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001834:	4b30      	ldr	r3, [pc, #192]	@ (80018f8 <HAL_RCC_OscConfig+0xc6c>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f003 030c 	and.w	r3, r3, #12
 800183c:	2b08      	cmp	r3, #8
 800183e:	f000 8201 	beq.w	8001c44 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001842:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001846:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	69db      	ldr	r3, [r3, #28]
 800184e:	2b02      	cmp	r3, #2
 8001850:	f040 8157 	bne.w	8001b02 <HAL_RCC_OscConfig+0xe76>
 8001854:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001858:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800185c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001860:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001862:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001866:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	fa93 f2a3 	rbit	r2, r3
 8001870:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001874:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001878:	601a      	str	r2, [r3, #0]
  return result;
 800187a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800187e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001882:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001884:	fab3 f383 	clz	r3, r3
 8001888:	b2db      	uxtb	r3, r3
 800188a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800188e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	461a      	mov	r2, r3
 8001896:	2300      	movs	r3, #0
 8001898:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800189a:	f7fe ff35 	bl	8000708 <HAL_GetTick>
 800189e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018a2:	e009      	b.n	80018b8 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018a4:	f7fe ff30 	bl	8000708 <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	2b02      	cmp	r3, #2
 80018b2:	d901      	bls.n	80018b8 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 80018b4:	2303      	movs	r3, #3
 80018b6:	e1f0      	b.n	8001c9a <HAL_RCC_OscConfig+0x100e>
 80018b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018bc:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80018c0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80018c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ca:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	fa93 f2a3 	rbit	r2, r3
 80018d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018d8:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80018dc:	601a      	str	r2, [r3, #0]
  return result;
 80018de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018e2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80018e6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018e8:	fab3 f383 	clz	r3, r3
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	2b3f      	cmp	r3, #63	@ 0x3f
 80018f0:	d804      	bhi.n	80018fc <HAL_RCC_OscConfig+0xc70>
 80018f2:	4b01      	ldr	r3, [pc, #4]	@ (80018f8 <HAL_RCC_OscConfig+0xc6c>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	e029      	b.n	800194c <HAL_RCC_OscConfig+0xcc0>
 80018f8:	40021000 	.word	0x40021000
 80018fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001900:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001904:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001908:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800190e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	fa93 f2a3 	rbit	r2, r3
 8001918:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800191c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001926:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800192a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001934:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	fa93 f2a3 	rbit	r2, r3
 800193e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001942:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001946:	601a      	str	r2, [r3, #0]
 8001948:	4bc3      	ldr	r3, [pc, #780]	@ (8001c58 <HAL_RCC_OscConfig+0xfcc>)
 800194a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800194c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001950:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001954:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001958:	6011      	str	r1, [r2, #0]
 800195a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800195e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001962:	6812      	ldr	r2, [r2, #0]
 8001964:	fa92 f1a2 	rbit	r1, r2
 8001968:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800196c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001970:	6011      	str	r1, [r2, #0]
  return result;
 8001972:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001976:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800197a:	6812      	ldr	r2, [r2, #0]
 800197c:	fab2 f282 	clz	r2, r2
 8001980:	b2d2      	uxtb	r2, r2
 8001982:	f042 0220 	orr.w	r2, r2, #32
 8001986:	b2d2      	uxtb	r2, r2
 8001988:	f002 021f 	and.w	r2, r2, #31
 800198c:	2101      	movs	r1, #1
 800198e:	fa01 f202 	lsl.w	r2, r1, r2
 8001992:	4013      	ands	r3, r2
 8001994:	2b00      	cmp	r3, #0
 8001996:	d185      	bne.n	80018a4 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001998:	4baf      	ldr	r3, [pc, #700]	@ (8001c58 <HAL_RCC_OscConfig+0xfcc>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80019a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019a4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80019ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019b0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	6a1b      	ldr	r3, [r3, #32]
 80019b8:	430b      	orrs	r3, r1
 80019ba:	49a7      	ldr	r1, [pc, #668]	@ (8001c58 <HAL_RCC_OscConfig+0xfcc>)
 80019bc:	4313      	orrs	r3, r2
 80019be:	604b      	str	r3, [r1, #4]
 80019c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019c4:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80019c8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80019cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019d2:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	fa93 f2a3 	rbit	r2, r3
 80019dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019e0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80019e4:	601a      	str	r2, [r3, #0]
  return result;
 80019e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019ea:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80019ee:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019f0:	fab3 f383 	clz	r3, r3
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80019fa:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	461a      	mov	r2, r3
 8001a02:	2301      	movs	r3, #1
 8001a04:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a06:	f7fe fe7f 	bl	8000708 <HAL_GetTick>
 8001a0a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a0e:	e009      	b.n	8001a24 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a10:	f7fe fe7a 	bl	8000708 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	2b02      	cmp	r3, #2
 8001a1e:	d901      	bls.n	8001a24 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8001a20:	2303      	movs	r3, #3
 8001a22:	e13a      	b.n	8001c9a <HAL_RCC_OscConfig+0x100e>
 8001a24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a28:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001a2c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a36:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	fa93 f2a3 	rbit	r2, r3
 8001a40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a44:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001a48:	601a      	str	r2, [r3, #0]
  return result;
 8001a4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a4e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001a52:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a54:	fab3 f383 	clz	r3, r3
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a5c:	d802      	bhi.n	8001a64 <HAL_RCC_OscConfig+0xdd8>
 8001a5e:	4b7e      	ldr	r3, [pc, #504]	@ (8001c58 <HAL_RCC_OscConfig+0xfcc>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	e027      	b.n	8001ab4 <HAL_RCC_OscConfig+0xe28>
 8001a64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a68:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001a6c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a76:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	fa93 f2a3 	rbit	r2, r3
 8001a80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a84:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a8e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001a92:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a9c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	fa93 f2a3 	rbit	r2, r3
 8001aa6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aaa:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001aae:	601a      	str	r2, [r3, #0]
 8001ab0:	4b69      	ldr	r3, [pc, #420]	@ (8001c58 <HAL_RCC_OscConfig+0xfcc>)
 8001ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ab4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ab8:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001abc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001ac0:	6011      	str	r1, [r2, #0]
 8001ac2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ac6:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001aca:	6812      	ldr	r2, [r2, #0]
 8001acc:	fa92 f1a2 	rbit	r1, r2
 8001ad0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ad4:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001ad8:	6011      	str	r1, [r2, #0]
  return result;
 8001ada:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ade:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001ae2:	6812      	ldr	r2, [r2, #0]
 8001ae4:	fab2 f282 	clz	r2, r2
 8001ae8:	b2d2      	uxtb	r2, r2
 8001aea:	f042 0220 	orr.w	r2, r2, #32
 8001aee:	b2d2      	uxtb	r2, r2
 8001af0:	f002 021f 	and.w	r2, r2, #31
 8001af4:	2101      	movs	r1, #1
 8001af6:	fa01 f202 	lsl.w	r2, r1, r2
 8001afa:	4013      	ands	r3, r2
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d087      	beq.n	8001a10 <HAL_RCC_OscConfig+0xd84>
 8001b00:	e0ca      	b.n	8001c98 <HAL_RCC_OscConfig+0x100c>
 8001b02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b06:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001b0a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001b0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b14:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	fa93 f2a3 	rbit	r2, r3
 8001b1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b22:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001b26:	601a      	str	r2, [r3, #0]
  return result;
 8001b28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b2c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001b30:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b32:	fab3 f383 	clz	r3, r3
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001b3c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001b40:	009b      	lsls	r3, r3, #2
 8001b42:	461a      	mov	r2, r3
 8001b44:	2300      	movs	r3, #0
 8001b46:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b48:	f7fe fdde 	bl	8000708 <HAL_GetTick>
 8001b4c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b50:	e009      	b.n	8001b66 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b52:	f7fe fdd9 	bl	8000708 <HAL_GetTick>
 8001b56:	4602      	mov	r2, r0
 8001b58:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e099      	b.n	8001c9a <HAL_RCC_OscConfig+0x100e>
 8001b66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b6a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001b6e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b78:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	fa93 f2a3 	rbit	r2, r3
 8001b82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b86:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001b8a:	601a      	str	r2, [r3, #0]
  return result;
 8001b8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b90:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001b94:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b96:	fab3 f383 	clz	r3, r3
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b9e:	d802      	bhi.n	8001ba6 <HAL_RCC_OscConfig+0xf1a>
 8001ba0:	4b2d      	ldr	r3, [pc, #180]	@ (8001c58 <HAL_RCC_OscConfig+0xfcc>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	e027      	b.n	8001bf6 <HAL_RCC_OscConfig+0xf6a>
 8001ba6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001baa:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001bae:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001bb2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bb8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	fa93 f2a3 	rbit	r2, r3
 8001bc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bc6:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bd0:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001bd4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001bd8:	601a      	str	r2, [r3, #0]
 8001bda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bde:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	fa93 f2a3 	rbit	r2, r3
 8001be8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bec:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	4b19      	ldr	r3, [pc, #100]	@ (8001c58 <HAL_RCC_OscConfig+0xfcc>)
 8001bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bf6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001bfa:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001bfe:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001c02:	6011      	str	r1, [r2, #0]
 8001c04:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c08:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001c0c:	6812      	ldr	r2, [r2, #0]
 8001c0e:	fa92 f1a2 	rbit	r1, r2
 8001c12:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c16:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001c1a:	6011      	str	r1, [r2, #0]
  return result;
 8001c1c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c20:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001c24:	6812      	ldr	r2, [r2, #0]
 8001c26:	fab2 f282 	clz	r2, r2
 8001c2a:	b2d2      	uxtb	r2, r2
 8001c2c:	f042 0220 	orr.w	r2, r2, #32
 8001c30:	b2d2      	uxtb	r2, r2
 8001c32:	f002 021f 	and.w	r2, r2, #31
 8001c36:	2101      	movs	r1, #1
 8001c38:	fa01 f202 	lsl.w	r2, r1, r2
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d187      	bne.n	8001b52 <HAL_RCC_OscConfig+0xec6>
 8001c42:	e029      	b.n	8001c98 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c48:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	69db      	ldr	r3, [r3, #28]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d103      	bne.n	8001c5c <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e020      	b.n	8001c9a <HAL_RCC_OscConfig+0x100e>
 8001c58:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ca4 <HAL_RCC_OscConfig+0x1018>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001c64:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001c68:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001c6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c70:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	6a1b      	ldr	r3, [r3, #32]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d10b      	bne.n	8001c94 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001c7c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001c80:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001c84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c88:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d001      	beq.n	8001c98 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e000      	b.n	8001c9a <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40021000 	.word	0x40021000

08001ca8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b09e      	sub	sp, #120	@ 0x78
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d101      	bne.n	8001cc0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e154      	b.n	8001f6a <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001cc0:	4b89      	ldr	r3, [pc, #548]	@ (8001ee8 <HAL_RCC_ClockConfig+0x240>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f003 0307 	and.w	r3, r3, #7
 8001cc8:	683a      	ldr	r2, [r7, #0]
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d910      	bls.n	8001cf0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cce:	4b86      	ldr	r3, [pc, #536]	@ (8001ee8 <HAL_RCC_ClockConfig+0x240>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f023 0207 	bic.w	r2, r3, #7
 8001cd6:	4984      	ldr	r1, [pc, #528]	@ (8001ee8 <HAL_RCC_ClockConfig+0x240>)
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cde:	4b82      	ldr	r3, [pc, #520]	@ (8001ee8 <HAL_RCC_ClockConfig+0x240>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0307 	and.w	r3, r3, #7
 8001ce6:	683a      	ldr	r2, [r7, #0]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d001      	beq.n	8001cf0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001cec:	2301      	movs	r3, #1
 8001cee:	e13c      	b.n	8001f6a <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0302 	and.w	r3, r3, #2
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d008      	beq.n	8001d0e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cfc:	4b7b      	ldr	r3, [pc, #492]	@ (8001eec <HAL_RCC_ClockConfig+0x244>)
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	4978      	ldr	r1, [pc, #480]	@ (8001eec <HAL_RCC_ClockConfig+0x244>)
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	f000 80cd 	beq.w	8001eb6 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d137      	bne.n	8001d94 <HAL_RCC_ClockConfig+0xec>
 8001d24:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d28:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001d2c:	fa93 f3a3 	rbit	r3, r3
 8001d30:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001d32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d34:	fab3 f383 	clz	r3, r3
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d3c:	d802      	bhi.n	8001d44 <HAL_RCC_ClockConfig+0x9c>
 8001d3e:	4b6b      	ldr	r3, [pc, #428]	@ (8001eec <HAL_RCC_ClockConfig+0x244>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	e00f      	b.n	8001d64 <HAL_RCC_ClockConfig+0xbc>
 8001d44:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d48:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d4a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001d4c:	fa93 f3a3 	rbit	r3, r3
 8001d50:	667b      	str	r3, [r7, #100]	@ 0x64
 8001d52:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d56:	663b      	str	r3, [r7, #96]	@ 0x60
 8001d58:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d5a:	fa93 f3a3 	rbit	r3, r3
 8001d5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001d60:	4b62      	ldr	r3, [pc, #392]	@ (8001eec <HAL_RCC_ClockConfig+0x244>)
 8001d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d64:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d68:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001d6a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001d6c:	fa92 f2a2 	rbit	r2, r2
 8001d70:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001d72:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001d74:	fab2 f282 	clz	r2, r2
 8001d78:	b2d2      	uxtb	r2, r2
 8001d7a:	f042 0220 	orr.w	r2, r2, #32
 8001d7e:	b2d2      	uxtb	r2, r2
 8001d80:	f002 021f 	and.w	r2, r2, #31
 8001d84:	2101      	movs	r1, #1
 8001d86:	fa01 f202 	lsl.w	r2, r1, r2
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d171      	bne.n	8001e74 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e0ea      	b.n	8001f6a <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d137      	bne.n	8001e0c <HAL_RCC_ClockConfig+0x164>
 8001d9c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001da0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001da4:	fa93 f3a3 	rbit	r3, r3
 8001da8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001daa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dac:	fab3 f383 	clz	r3, r3
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001db4:	d802      	bhi.n	8001dbc <HAL_RCC_ClockConfig+0x114>
 8001db6:	4b4d      	ldr	r3, [pc, #308]	@ (8001eec <HAL_RCC_ClockConfig+0x244>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	e00f      	b.n	8001ddc <HAL_RCC_ClockConfig+0x134>
 8001dbc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001dc0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dc4:	fa93 f3a3 	rbit	r3, r3
 8001dc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8001dca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001dce:	643b      	str	r3, [r7, #64]	@ 0x40
 8001dd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001dd2:	fa93 f3a3 	rbit	r3, r3
 8001dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001dd8:	4b44      	ldr	r3, [pc, #272]	@ (8001eec <HAL_RCC_ClockConfig+0x244>)
 8001dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ddc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001de0:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001de2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001de4:	fa92 f2a2 	rbit	r2, r2
 8001de8:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001dea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001dec:	fab2 f282 	clz	r2, r2
 8001df0:	b2d2      	uxtb	r2, r2
 8001df2:	f042 0220 	orr.w	r2, r2, #32
 8001df6:	b2d2      	uxtb	r2, r2
 8001df8:	f002 021f 	and.w	r2, r2, #31
 8001dfc:	2101      	movs	r1, #1
 8001dfe:	fa01 f202 	lsl.w	r2, r1, r2
 8001e02:	4013      	ands	r3, r2
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d135      	bne.n	8001e74 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e0ae      	b.n	8001f6a <HAL_RCC_ClockConfig+0x2c2>
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e12:	fa93 f3a3 	rbit	r3, r3
 8001e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e1a:	fab3 f383 	clz	r3, r3
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e22:	d802      	bhi.n	8001e2a <HAL_RCC_ClockConfig+0x182>
 8001e24:	4b31      	ldr	r3, [pc, #196]	@ (8001eec <HAL_RCC_ClockConfig+0x244>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	e00d      	b.n	8001e46 <HAL_RCC_ClockConfig+0x19e>
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e30:	fa93 f3a3 	rbit	r3, r3
 8001e34:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e36:	2302      	movs	r3, #2
 8001e38:	623b      	str	r3, [r7, #32]
 8001e3a:	6a3b      	ldr	r3, [r7, #32]
 8001e3c:	fa93 f3a3 	rbit	r3, r3
 8001e40:	61fb      	str	r3, [r7, #28]
 8001e42:	4b2a      	ldr	r3, [pc, #168]	@ (8001eec <HAL_RCC_ClockConfig+0x244>)
 8001e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e46:	2202      	movs	r2, #2
 8001e48:	61ba      	str	r2, [r7, #24]
 8001e4a:	69ba      	ldr	r2, [r7, #24]
 8001e4c:	fa92 f2a2 	rbit	r2, r2
 8001e50:	617a      	str	r2, [r7, #20]
  return result;
 8001e52:	697a      	ldr	r2, [r7, #20]
 8001e54:	fab2 f282 	clz	r2, r2
 8001e58:	b2d2      	uxtb	r2, r2
 8001e5a:	f042 0220 	orr.w	r2, r2, #32
 8001e5e:	b2d2      	uxtb	r2, r2
 8001e60:	f002 021f 	and.w	r2, r2, #31
 8001e64:	2101      	movs	r1, #1
 8001e66:	fa01 f202 	lsl.w	r2, r1, r2
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d101      	bne.n	8001e74 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e07a      	b.n	8001f6a <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e74:	4b1d      	ldr	r3, [pc, #116]	@ (8001eec <HAL_RCC_ClockConfig+0x244>)
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f023 0203 	bic.w	r2, r3, #3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	491a      	ldr	r1, [pc, #104]	@ (8001eec <HAL_RCC_ClockConfig+0x244>)
 8001e82:	4313      	orrs	r3, r2
 8001e84:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e86:	f7fe fc3f 	bl	8000708 <HAL_GetTick>
 8001e8a:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e8c:	e00a      	b.n	8001ea4 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e8e:	f7fe fc3b 	bl	8000708 <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d901      	bls.n	8001ea4 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	e062      	b.n	8001f6a <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ea4:	4b11      	ldr	r3, [pc, #68]	@ (8001eec <HAL_RCC_ClockConfig+0x244>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f003 020c 	and.w	r2, r3, #12
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d1eb      	bne.n	8001e8e <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee8 <HAL_RCC_ClockConfig+0x240>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 0307 	and.w	r3, r3, #7
 8001ebe:	683a      	ldr	r2, [r7, #0]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d215      	bcs.n	8001ef0 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ec4:	4b08      	ldr	r3, [pc, #32]	@ (8001ee8 <HAL_RCC_ClockConfig+0x240>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f023 0207 	bic.w	r2, r3, #7
 8001ecc:	4906      	ldr	r1, [pc, #24]	@ (8001ee8 <HAL_RCC_ClockConfig+0x240>)
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ed4:	4b04      	ldr	r3, [pc, #16]	@ (8001ee8 <HAL_RCC_ClockConfig+0x240>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 0307 	and.w	r3, r3, #7
 8001edc:	683a      	ldr	r2, [r7, #0]
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	d006      	beq.n	8001ef0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e041      	b.n	8001f6a <HAL_RCC_ClockConfig+0x2c2>
 8001ee6:	bf00      	nop
 8001ee8:	40022000 	.word	0x40022000
 8001eec:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 0304 	and.w	r3, r3, #4
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d008      	beq.n	8001f0e <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001efc:	4b1d      	ldr	r3, [pc, #116]	@ (8001f74 <HAL_RCC_ClockConfig+0x2cc>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	491a      	ldr	r1, [pc, #104]	@ (8001f74 <HAL_RCC_ClockConfig+0x2cc>)
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0308 	and.w	r3, r3, #8
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d009      	beq.n	8001f2e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f1a:	4b16      	ldr	r3, [pc, #88]	@ (8001f74 <HAL_RCC_ClockConfig+0x2cc>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	691b      	ldr	r3, [r3, #16]
 8001f26:	00db      	lsls	r3, r3, #3
 8001f28:	4912      	ldr	r1, [pc, #72]	@ (8001f74 <HAL_RCC_ClockConfig+0x2cc>)
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001f2e:	f000 f829 	bl	8001f84 <HAL_RCC_GetSysClockFreq>
 8001f32:	4601      	mov	r1, r0
 8001f34:	4b0f      	ldr	r3, [pc, #60]	@ (8001f74 <HAL_RCC_ClockConfig+0x2cc>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f3c:	22f0      	movs	r2, #240	@ 0xf0
 8001f3e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f40:	693a      	ldr	r2, [r7, #16]
 8001f42:	fa92 f2a2 	rbit	r2, r2
 8001f46:	60fa      	str	r2, [r7, #12]
  return result;
 8001f48:	68fa      	ldr	r2, [r7, #12]
 8001f4a:	fab2 f282 	clz	r2, r2
 8001f4e:	b2d2      	uxtb	r2, r2
 8001f50:	40d3      	lsrs	r3, r2
 8001f52:	4a09      	ldr	r2, [pc, #36]	@ (8001f78 <HAL_RCC_ClockConfig+0x2d0>)
 8001f54:	5cd3      	ldrb	r3, [r2, r3]
 8001f56:	fa21 f303 	lsr.w	r3, r1, r3
 8001f5a:	4a08      	ldr	r2, [pc, #32]	@ (8001f7c <HAL_RCC_ClockConfig+0x2d4>)
 8001f5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001f5e:	4b08      	ldr	r3, [pc, #32]	@ (8001f80 <HAL_RCC_ClockConfig+0x2d8>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7fe fb8c 	bl	8000680 <HAL_InitTick>
  
  return HAL_OK;
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3778      	adds	r7, #120	@ 0x78
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	40021000 	.word	0x40021000
 8001f78:	080030ec 	.word	0x080030ec
 8001f7c:	20000000 	.word	0x20000000
 8001f80:	20000004 	.word	0x20000004

08001f84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b087      	sub	sp, #28
 8001f88:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	2300      	movs	r3, #0
 8001f90:	60bb      	str	r3, [r7, #8]
 8001f92:	2300      	movs	r3, #0
 8001f94:	617b      	str	r3, [r7, #20]
 8001f96:	2300      	movs	r3, #0
 8001f98:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001f9e:	4b1e      	ldr	r3, [pc, #120]	@ (8002018 <HAL_RCC_GetSysClockFreq+0x94>)
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	f003 030c 	and.w	r3, r3, #12
 8001faa:	2b04      	cmp	r3, #4
 8001fac:	d002      	beq.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x30>
 8001fae:	2b08      	cmp	r3, #8
 8001fb0:	d003      	beq.n	8001fba <HAL_RCC_GetSysClockFreq+0x36>
 8001fb2:	e026      	b.n	8002002 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fb4:	4b19      	ldr	r3, [pc, #100]	@ (800201c <HAL_RCC_GetSysClockFreq+0x98>)
 8001fb6:	613b      	str	r3, [r7, #16]
      break;
 8001fb8:	e026      	b.n	8002008 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	0c9b      	lsrs	r3, r3, #18
 8001fbe:	f003 030f 	and.w	r3, r3, #15
 8001fc2:	4a17      	ldr	r2, [pc, #92]	@ (8002020 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001fc4:	5cd3      	ldrb	r3, [r2, r3]
 8001fc6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8001fc8:	4b13      	ldr	r3, [pc, #76]	@ (8002018 <HAL_RCC_GetSysClockFreq+0x94>)
 8001fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fcc:	f003 030f 	and.w	r3, r3, #15
 8001fd0:	4a14      	ldr	r2, [pc, #80]	@ (8002024 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001fd2:	5cd3      	ldrb	r3, [r2, r3]
 8001fd4:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d008      	beq.n	8001ff2 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001fe0:	4a0e      	ldr	r2, [pc, #56]	@ (800201c <HAL_RCC_GetSysClockFreq+0x98>)
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	fb02 f303 	mul.w	r3, r2, r3
 8001fee:	617b      	str	r3, [r7, #20]
 8001ff0:	e004      	b.n	8001ffc <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4a0c      	ldr	r2, [pc, #48]	@ (8002028 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ff6:	fb02 f303 	mul.w	r3, r2, r3
 8001ffa:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	613b      	str	r3, [r7, #16]
      break;
 8002000:	e002      	b.n	8002008 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002002:	4b06      	ldr	r3, [pc, #24]	@ (800201c <HAL_RCC_GetSysClockFreq+0x98>)
 8002004:	613b      	str	r3, [r7, #16]
      break;
 8002006:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002008:	693b      	ldr	r3, [r7, #16]
}
 800200a:	4618      	mov	r0, r3
 800200c:	371c      	adds	r7, #28
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	40021000 	.word	0x40021000
 800201c:	007a1200 	.word	0x007a1200
 8002020:	08003104 	.word	0x08003104
 8002024:	08003114 	.word	0x08003114
 8002028:	003d0900 	.word	0x003d0900

0800202c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002030:	4b03      	ldr	r3, [pc, #12]	@ (8002040 <HAL_RCC_GetHCLKFreq+0x14>)
 8002032:	681b      	ldr	r3, [r3, #0]
}
 8002034:	4618      	mov	r0, r3
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	20000000 	.word	0x20000000

08002044 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800204a:	f7ff ffef 	bl	800202c <HAL_RCC_GetHCLKFreq>
 800204e:	4601      	mov	r1, r0
 8002050:	4b0b      	ldr	r3, [pc, #44]	@ (8002080 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002058:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800205c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	fa92 f2a2 	rbit	r2, r2
 8002064:	603a      	str	r2, [r7, #0]
  return result;
 8002066:	683a      	ldr	r2, [r7, #0]
 8002068:	fab2 f282 	clz	r2, r2
 800206c:	b2d2      	uxtb	r2, r2
 800206e:	40d3      	lsrs	r3, r2
 8002070:	4a04      	ldr	r2, [pc, #16]	@ (8002084 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002072:	5cd3      	ldrb	r3, [r2, r3]
 8002074:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002078:	4618      	mov	r0, r3
 800207a:	3708      	adds	r7, #8
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	40021000 	.word	0x40021000
 8002084:	080030fc 	.word	0x080030fc

08002088 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800208e:	f7ff ffcd 	bl	800202c <HAL_RCC_GetHCLKFreq>
 8002092:	4601      	mov	r1, r0
 8002094:	4b0b      	ldr	r3, [pc, #44]	@ (80020c4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 800209c:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80020a0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	fa92 f2a2 	rbit	r2, r2
 80020a8:	603a      	str	r2, [r7, #0]
  return result;
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	fab2 f282 	clz	r2, r2
 80020b0:	b2d2      	uxtb	r2, r2
 80020b2:	40d3      	lsrs	r3, r2
 80020b4:	4a04      	ldr	r2, [pc, #16]	@ (80020c8 <HAL_RCC_GetPCLK2Freq+0x40>)
 80020b6:	5cd3      	ldrb	r3, [r2, r3]
 80020b8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80020bc:	4618      	mov	r0, r3
 80020be:	3708      	adds	r7, #8
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	40021000 	.word	0x40021000
 80020c8:	080030fc 	.word	0x080030fc

080020cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d101      	bne.n	80020de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e049      	b.n	8002172 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d106      	bne.n	80020f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f7fe f9ee 	bl	80004d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2202      	movs	r2, #2
 80020fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	3304      	adds	r3, #4
 8002108:	4619      	mov	r1, r3
 800210a:	4610      	mov	r0, r2
 800210c:	f000 fa7e 	bl	800260c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2201      	movs	r2, #1
 8002124:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2201      	movs	r2, #1
 800212c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2201      	movs	r2, #1
 8002134:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2201      	movs	r2, #1
 800213c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2201      	movs	r2, #1
 8002144:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2201      	movs	r2, #1
 800214c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2201      	movs	r2, #1
 8002154:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2201      	movs	r2, #1
 800215c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2201      	movs	r2, #1
 8002164:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2201      	movs	r2, #1
 800216c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3708      	adds	r7, #8
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
	...

0800217c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800218a:	b2db      	uxtb	r3, r3
 800218c:	2b01      	cmp	r3, #1
 800218e:	d001      	beq.n	8002194 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e03b      	b.n	800220c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2202      	movs	r2, #2
 8002198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	68da      	ldr	r2, [r3, #12]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f042 0201 	orr.w	r2, r2, #1
 80021aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a19      	ldr	r2, [pc, #100]	@ (8002218 <HAL_TIM_Base_Start_IT+0x9c>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d009      	beq.n	80021ca <HAL_TIM_Base_Start_IT+0x4e>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021be:	d004      	beq.n	80021ca <HAL_TIM_Base_Start_IT+0x4e>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a15      	ldr	r2, [pc, #84]	@ (800221c <HAL_TIM_Base_Start_IT+0xa0>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d115      	bne.n	80021f6 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	689a      	ldr	r2, [r3, #8]
 80021d0:	4b13      	ldr	r3, [pc, #76]	@ (8002220 <HAL_TIM_Base_Start_IT+0xa4>)
 80021d2:	4013      	ands	r3, r2
 80021d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2b06      	cmp	r3, #6
 80021da:	d015      	beq.n	8002208 <HAL_TIM_Base_Start_IT+0x8c>
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021e2:	d011      	beq.n	8002208 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f042 0201 	orr.w	r2, r2, #1
 80021f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021f4:	e008      	b.n	8002208 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f042 0201 	orr.w	r2, r2, #1
 8002204:	601a      	str	r2, [r3, #0]
 8002206:	e000      	b.n	800220a <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002208:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800220a:	2300      	movs	r3, #0
}
 800220c:	4618      	mov	r0, r3
 800220e:	3714      	adds	r7, #20
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr
 8002218:	40012c00 	.word	0x40012c00
 800221c:	40014000 	.word	0x40014000
 8002220:	00010007 	.word	0x00010007

08002224 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	68db      	ldr	r3, [r3, #12]
 8002232:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	691b      	ldr	r3, [r3, #16]
 800223a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	f003 0302 	and.w	r3, r3, #2
 8002242:	2b00      	cmp	r3, #0
 8002244:	d020      	beq.n	8002288 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f003 0302 	and.w	r3, r3, #2
 800224c:	2b00      	cmp	r3, #0
 800224e:	d01b      	beq.n	8002288 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f06f 0202 	mvn.w	r2, #2
 8002258:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2201      	movs	r2, #1
 800225e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	699b      	ldr	r3, [r3, #24]
 8002266:	f003 0303 	and.w	r3, r3, #3
 800226a:	2b00      	cmp	r3, #0
 800226c:	d003      	beq.n	8002276 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f000 f9ad 	bl	80025ce <HAL_TIM_IC_CaptureCallback>
 8002274:	e005      	b.n	8002282 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f000 f99f 	bl	80025ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f000 f9b0 	bl	80025e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	f003 0304 	and.w	r3, r3, #4
 800228e:	2b00      	cmp	r3, #0
 8002290:	d020      	beq.n	80022d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	f003 0304 	and.w	r3, r3, #4
 8002298:	2b00      	cmp	r3, #0
 800229a:	d01b      	beq.n	80022d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f06f 0204 	mvn.w	r2, #4
 80022a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2202      	movs	r2, #2
 80022aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	699b      	ldr	r3, [r3, #24]
 80022b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d003      	beq.n	80022c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f000 f987 	bl	80025ce <HAL_TIM_IC_CaptureCallback>
 80022c0:	e005      	b.n	80022ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f000 f979 	bl	80025ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	f000 f98a 	bl	80025e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	f003 0308 	and.w	r3, r3, #8
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d020      	beq.n	8002320 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	f003 0308 	and.w	r3, r3, #8
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d01b      	beq.n	8002320 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f06f 0208 	mvn.w	r2, #8
 80022f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2204      	movs	r2, #4
 80022f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	69db      	ldr	r3, [r3, #28]
 80022fe:	f003 0303 	and.w	r3, r3, #3
 8002302:	2b00      	cmp	r3, #0
 8002304:	d003      	beq.n	800230e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 f961 	bl	80025ce <HAL_TIM_IC_CaptureCallback>
 800230c:	e005      	b.n	800231a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 f953 	bl	80025ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f000 f964 	bl	80025e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	f003 0310 	and.w	r3, r3, #16
 8002326:	2b00      	cmp	r3, #0
 8002328:	d020      	beq.n	800236c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f003 0310 	and.w	r3, r3, #16
 8002330:	2b00      	cmp	r3, #0
 8002332:	d01b      	beq.n	800236c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f06f 0210 	mvn.w	r2, #16
 800233c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2208      	movs	r2, #8
 8002342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	69db      	ldr	r3, [r3, #28]
 800234a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800234e:	2b00      	cmp	r3, #0
 8002350:	d003      	beq.n	800235a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f000 f93b 	bl	80025ce <HAL_TIM_IC_CaptureCallback>
 8002358:	e005      	b.n	8002366 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f000 f92d 	bl	80025ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f000 f93e 	bl	80025e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	f003 0301 	and.w	r3, r3, #1
 8002372:	2b00      	cmp	r3, #0
 8002374:	d00c      	beq.n	8002390 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	f003 0301 	and.w	r3, r3, #1
 800237c:	2b00      	cmp	r3, #0
 800237e:	d007      	beq.n	8002390 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f06f 0201 	mvn.w	r2, #1
 8002388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f7fd ffce 	bl	800032c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002396:	2b00      	cmp	r3, #0
 8002398:	d00c      	beq.n	80023b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d007      	beq.n	80023b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80023ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f000 fab0 	bl	8002914 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d00c      	beq.n	80023d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d007      	beq.n	80023d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80023d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f000 faa8 	bl	8002928 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d00c      	beq.n	80023fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d007      	beq.n	80023fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80023f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f000 f8fd 	bl	80025f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	f003 0320 	and.w	r3, r3, #32
 8002402:	2b00      	cmp	r3, #0
 8002404:	d00c      	beq.n	8002420 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	f003 0320 	and.w	r3, r3, #32
 800240c:	2b00      	cmp	r3, #0
 800240e:	d007      	beq.n	8002420 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f06f 0220 	mvn.w	r2, #32
 8002418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f000 fa70 	bl	8002900 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002420:	bf00      	nop
 8002422:	3710      	adds	r7, #16
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}

08002428 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002432:	2300      	movs	r3, #0
 8002434:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800243c:	2b01      	cmp	r3, #1
 800243e:	d101      	bne.n	8002444 <HAL_TIM_ConfigClockSource+0x1c>
 8002440:	2302      	movs	r3, #2
 8002442:	e0b6      	b.n	80025b2 <HAL_TIM_ConfigClockSource+0x18a>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2201      	movs	r2, #1
 8002448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2202      	movs	r2, #2
 8002450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002462:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002466:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800246e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	68ba      	ldr	r2, [r7, #8]
 8002476:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002480:	d03e      	beq.n	8002500 <HAL_TIM_ConfigClockSource+0xd8>
 8002482:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002486:	f200 8087 	bhi.w	8002598 <HAL_TIM_ConfigClockSource+0x170>
 800248a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800248e:	f000 8086 	beq.w	800259e <HAL_TIM_ConfigClockSource+0x176>
 8002492:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002496:	d87f      	bhi.n	8002598 <HAL_TIM_ConfigClockSource+0x170>
 8002498:	2b70      	cmp	r3, #112	@ 0x70
 800249a:	d01a      	beq.n	80024d2 <HAL_TIM_ConfigClockSource+0xaa>
 800249c:	2b70      	cmp	r3, #112	@ 0x70
 800249e:	d87b      	bhi.n	8002598 <HAL_TIM_ConfigClockSource+0x170>
 80024a0:	2b60      	cmp	r3, #96	@ 0x60
 80024a2:	d050      	beq.n	8002546 <HAL_TIM_ConfigClockSource+0x11e>
 80024a4:	2b60      	cmp	r3, #96	@ 0x60
 80024a6:	d877      	bhi.n	8002598 <HAL_TIM_ConfigClockSource+0x170>
 80024a8:	2b50      	cmp	r3, #80	@ 0x50
 80024aa:	d03c      	beq.n	8002526 <HAL_TIM_ConfigClockSource+0xfe>
 80024ac:	2b50      	cmp	r3, #80	@ 0x50
 80024ae:	d873      	bhi.n	8002598 <HAL_TIM_ConfigClockSource+0x170>
 80024b0:	2b40      	cmp	r3, #64	@ 0x40
 80024b2:	d058      	beq.n	8002566 <HAL_TIM_ConfigClockSource+0x13e>
 80024b4:	2b40      	cmp	r3, #64	@ 0x40
 80024b6:	d86f      	bhi.n	8002598 <HAL_TIM_ConfigClockSource+0x170>
 80024b8:	2b30      	cmp	r3, #48	@ 0x30
 80024ba:	d064      	beq.n	8002586 <HAL_TIM_ConfigClockSource+0x15e>
 80024bc:	2b30      	cmp	r3, #48	@ 0x30
 80024be:	d86b      	bhi.n	8002598 <HAL_TIM_ConfigClockSource+0x170>
 80024c0:	2b20      	cmp	r3, #32
 80024c2:	d060      	beq.n	8002586 <HAL_TIM_ConfigClockSource+0x15e>
 80024c4:	2b20      	cmp	r3, #32
 80024c6:	d867      	bhi.n	8002598 <HAL_TIM_ConfigClockSource+0x170>
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d05c      	beq.n	8002586 <HAL_TIM_ConfigClockSource+0x15e>
 80024cc:	2b10      	cmp	r3, #16
 80024ce:	d05a      	beq.n	8002586 <HAL_TIM_ConfigClockSource+0x15e>
 80024d0:	e062      	b.n	8002598 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80024e2:	f000 f987 	bl	80027f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80024f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	68ba      	ldr	r2, [r7, #8]
 80024fc:	609a      	str	r2, [r3, #8]
      break;
 80024fe:	e04f      	b.n	80025a0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002510:	f000 f970 	bl	80027f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	689a      	ldr	r2, [r3, #8]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002522:	609a      	str	r2, [r3, #8]
      break;
 8002524:	e03c      	b.n	80025a0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002532:	461a      	mov	r2, r3
 8002534:	f000 f8e4 	bl	8002700 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2150      	movs	r1, #80	@ 0x50
 800253e:	4618      	mov	r0, r3
 8002540:	f000 f93d 	bl	80027be <TIM_ITRx_SetConfig>
      break;
 8002544:	e02c      	b.n	80025a0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002552:	461a      	mov	r2, r3
 8002554:	f000 f903 	bl	800275e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	2160      	movs	r1, #96	@ 0x60
 800255e:	4618      	mov	r0, r3
 8002560:	f000 f92d 	bl	80027be <TIM_ITRx_SetConfig>
      break;
 8002564:	e01c      	b.n	80025a0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002572:	461a      	mov	r2, r3
 8002574:	f000 f8c4 	bl	8002700 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2140      	movs	r1, #64	@ 0x40
 800257e:	4618      	mov	r0, r3
 8002580:	f000 f91d 	bl	80027be <TIM_ITRx_SetConfig>
      break;
 8002584:	e00c      	b.n	80025a0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4619      	mov	r1, r3
 8002590:	4610      	mov	r0, r2
 8002592:	f000 f914 	bl	80027be <TIM_ITRx_SetConfig>
      break;
 8002596:	e003      	b.n	80025a0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	73fb      	strb	r3, [r7, #15]
      break;
 800259c:	e000      	b.n	80025a0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800259e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2201      	movs	r2, #1
 80025a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80025b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3710      	adds	r7, #16
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}

080025ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025ba:	b480      	push	{r7}
 80025bc:	b083      	sub	sp, #12
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80025c2:	bf00      	nop
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80025ce:	b480      	push	{r7}
 80025d0:	b083      	sub	sp, #12
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80025d6:	bf00      	nop
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr

080025e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80025e2:	b480      	push	{r7}
 80025e4:	b083      	sub	sp, #12
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80025ea:	bf00      	nop
 80025ec:	370c      	adds	r7, #12
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr

080025f6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80025f6:	b480      	push	{r7}
 80025f8:	b083      	sub	sp, #12
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80025fe:	bf00      	nop
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
	...

0800260c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800260c:	b480      	push	{r7}
 800260e:	b085      	sub	sp, #20
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4a34      	ldr	r2, [pc, #208]	@ (80026f0 <TIM_Base_SetConfig+0xe4>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d003      	beq.n	800262c <TIM_Base_SetConfig+0x20>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800262a:	d108      	bne.n	800263e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002632:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	68fa      	ldr	r2, [r7, #12]
 800263a:	4313      	orrs	r3, r2
 800263c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	4a2b      	ldr	r2, [pc, #172]	@ (80026f0 <TIM_Base_SetConfig+0xe4>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d00f      	beq.n	8002666 <TIM_Base_SetConfig+0x5a>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800264c:	d00b      	beq.n	8002666 <TIM_Base_SetConfig+0x5a>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4a28      	ldr	r2, [pc, #160]	@ (80026f4 <TIM_Base_SetConfig+0xe8>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d007      	beq.n	8002666 <TIM_Base_SetConfig+0x5a>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4a27      	ldr	r2, [pc, #156]	@ (80026f8 <TIM_Base_SetConfig+0xec>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d003      	beq.n	8002666 <TIM_Base_SetConfig+0x5a>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4a26      	ldr	r2, [pc, #152]	@ (80026fc <TIM_Base_SetConfig+0xf0>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d108      	bne.n	8002678 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800266c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	68fa      	ldr	r2, [r7, #12]
 8002674:	4313      	orrs	r3, r2
 8002676:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	4313      	orrs	r3, r2
 8002684:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	68fa      	ldr	r2, [r7, #12]
 800268a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	689a      	ldr	r2, [r3, #8]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	4a14      	ldr	r2, [pc, #80]	@ (80026f0 <TIM_Base_SetConfig+0xe4>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d00b      	beq.n	80026bc <TIM_Base_SetConfig+0xb0>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	4a13      	ldr	r2, [pc, #76]	@ (80026f4 <TIM_Base_SetConfig+0xe8>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d007      	beq.n	80026bc <TIM_Base_SetConfig+0xb0>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	4a12      	ldr	r2, [pc, #72]	@ (80026f8 <TIM_Base_SetConfig+0xec>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d003      	beq.n	80026bc <TIM_Base_SetConfig+0xb0>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4a11      	ldr	r2, [pc, #68]	@ (80026fc <TIM_Base_SetConfig+0xf0>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d103      	bne.n	80026c4 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	691a      	ldr	r2, [r3, #16]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	f003 0301 	and.w	r3, r3, #1
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d105      	bne.n	80026e2 <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	691b      	ldr	r3, [r3, #16]
 80026da:	f023 0201 	bic.w	r2, r3, #1
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	611a      	str	r2, [r3, #16]
  }
}
 80026e2:	bf00      	nop
 80026e4:	3714      	adds	r7, #20
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	40012c00 	.word	0x40012c00
 80026f4:	40014000 	.word	0x40014000
 80026f8:	40014400 	.word	0x40014400
 80026fc:	40014800 	.word	0x40014800

08002700 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002700:	b480      	push	{r7}
 8002702:	b087      	sub	sp, #28
 8002704:	af00      	add	r7, sp, #0
 8002706:	60f8      	str	r0, [r7, #12]
 8002708:	60b9      	str	r1, [r7, #8]
 800270a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6a1b      	ldr	r3, [r3, #32]
 8002710:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	6a1b      	ldr	r3, [r3, #32]
 8002716:	f023 0201 	bic.w	r2, r3, #1
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	699b      	ldr	r3, [r3, #24]
 8002722:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800272a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	011b      	lsls	r3, r3, #4
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	4313      	orrs	r3, r2
 8002734:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	f023 030a 	bic.w	r3, r3, #10
 800273c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800273e:	697a      	ldr	r2, [r7, #20]
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	4313      	orrs	r3, r2
 8002744:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	697a      	ldr	r2, [r7, #20]
 8002750:	621a      	str	r2, [r3, #32]
}
 8002752:	bf00      	nop
 8002754:	371c      	adds	r7, #28
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr

0800275e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800275e:	b480      	push	{r7}
 8002760:	b087      	sub	sp, #28
 8002762:	af00      	add	r7, sp, #0
 8002764:	60f8      	str	r0, [r7, #12]
 8002766:	60b9      	str	r1, [r7, #8]
 8002768:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6a1b      	ldr	r3, [r3, #32]
 800276e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6a1b      	ldr	r3, [r3, #32]
 8002774:	f023 0210 	bic.w	r2, r3, #16
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	699b      	ldr	r3, [r3, #24]
 8002780:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002788:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	031b      	lsls	r3, r3, #12
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	4313      	orrs	r3, r2
 8002792:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800279a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	011b      	lsls	r3, r3, #4
 80027a0:	697a      	ldr	r2, [r7, #20]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	693a      	ldr	r2, [r7, #16]
 80027aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	697a      	ldr	r2, [r7, #20]
 80027b0:	621a      	str	r2, [r3, #32]
}
 80027b2:	bf00      	nop
 80027b4:	371c      	adds	r7, #28
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr

080027be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80027be:	b480      	push	{r7}
 80027c0:	b085      	sub	sp, #20
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
 80027c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80027d6:	683a      	ldr	r2, [r7, #0]
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	4313      	orrs	r3, r2
 80027dc:	f043 0307 	orr.w	r3, r3, #7
 80027e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	68fa      	ldr	r2, [r7, #12]
 80027e6:	609a      	str	r2, [r3, #8]
}
 80027e8:	bf00      	nop
 80027ea:	3714      	adds	r7, #20
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b087      	sub	sp, #28
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	60f8      	str	r0, [r7, #12]
 80027fc:	60b9      	str	r1, [r7, #8]
 80027fe:	607a      	str	r2, [r7, #4]
 8002800:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800280e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	021a      	lsls	r2, r3, #8
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	431a      	orrs	r2, r3
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	4313      	orrs	r3, r2
 800281c:	697a      	ldr	r2, [r7, #20]
 800281e:	4313      	orrs	r3, r2
 8002820:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	697a      	ldr	r2, [r7, #20]
 8002826:	609a      	str	r2, [r3, #8]
}
 8002828:	bf00      	nop
 800282a:	371c      	adds	r7, #28
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002844:	2b01      	cmp	r3, #1
 8002846:	d101      	bne.n	800284c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002848:	2302      	movs	r3, #2
 800284a:	e04f      	b.n	80028ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2202      	movs	r2, #2
 8002858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a21      	ldr	r2, [pc, #132]	@ (80028f8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d108      	bne.n	8002888 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800287c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	68fa      	ldr	r2, [r7, #12]
 8002884:	4313      	orrs	r3, r2
 8002886:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800288e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	68fa      	ldr	r2, [r7, #12]
 8002896:	4313      	orrs	r3, r2
 8002898:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	68fa      	ldr	r2, [r7, #12]
 80028a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a14      	ldr	r2, [pc, #80]	@ (80028f8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d009      	beq.n	80028c0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028b4:	d004      	beq.n	80028c0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a10      	ldr	r2, [pc, #64]	@ (80028fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d10c      	bne.n	80028da <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80028c6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	68ba      	ldr	r2, [r7, #8]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	68ba      	ldr	r2, [r7, #8]
 80028d8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2201      	movs	r2, #1
 80028de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80028ea:	2300      	movs	r3, #0
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3714      	adds	r7, #20
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr
 80028f8:	40012c00 	.word	0x40012c00
 80028fc:	40014000 	.word	0x40014000

08002900 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002908:	bf00      	nop
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr

08002914 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800291c:	bf00      	nop
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d101      	bne.n	800294e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e040      	b.n	80029d0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002952:	2b00      	cmp	r3, #0
 8002954:	d106      	bne.n	8002964 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f7fd fe0c 	bl	800057c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2224      	movs	r2, #36	@ 0x24
 8002968:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f022 0201 	bic.w	r2, r2, #1
 8002978:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800297e:	2b00      	cmp	r3, #0
 8002980:	d002      	beq.n	8002988 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f000 f95e 	bl	8002c44 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 f825 	bl	80029d8 <UART_SetConfig>
 800298e:	4603      	mov	r3, r0
 8002990:	2b01      	cmp	r3, #1
 8002992:	d101      	bne.n	8002998 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e01b      	b.n	80029d0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	685a      	ldr	r2, [r3, #4]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80029a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	689a      	ldr	r2, [r3, #8]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80029b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f042 0201 	orr.w	r2, r2, #1
 80029c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f000 f9dd 	bl	8002d88 <UART_CheckIdleState>
 80029ce:	4603      	mov	r3, r0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3708      	adds	r7, #8
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b088      	sub	sp, #32
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80029e0:	2300      	movs	r3, #0
 80029e2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	689a      	ldr	r2, [r3, #8]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	691b      	ldr	r3, [r3, #16]
 80029ec:	431a      	orrs	r2, r3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	695b      	ldr	r3, [r3, #20]
 80029f2:	431a      	orrs	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	69db      	ldr	r3, [r3, #28]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	4b8a      	ldr	r3, [pc, #552]	@ (8002c2c <UART_SetConfig+0x254>)
 8002a04:	4013      	ands	r3, r2
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	6812      	ldr	r2, [r2, #0]
 8002a0a:	6979      	ldr	r1, [r7, #20]
 8002a0c:	430b      	orrs	r3, r1
 8002a0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	68da      	ldr	r2, [r3, #12]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	430a      	orrs	r2, r1
 8002a24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	699b      	ldr	r3, [r3, #24]
 8002a2a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a1b      	ldr	r3, [r3, #32]
 8002a30:	697a      	ldr	r2, [r7, #20]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	697a      	ldr	r2, [r7, #20]
 8002a46:	430a      	orrs	r2, r1
 8002a48:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a78      	ldr	r2, [pc, #480]	@ (8002c30 <UART_SetConfig+0x258>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d120      	bne.n	8002a96 <UART_SetConfig+0xbe>
 8002a54:	4b77      	ldr	r3, [pc, #476]	@ (8002c34 <UART_SetConfig+0x25c>)
 8002a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a58:	f003 0303 	and.w	r3, r3, #3
 8002a5c:	2b03      	cmp	r3, #3
 8002a5e:	d817      	bhi.n	8002a90 <UART_SetConfig+0xb8>
 8002a60:	a201      	add	r2, pc, #4	@ (adr r2, 8002a68 <UART_SetConfig+0x90>)
 8002a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a66:	bf00      	nop
 8002a68:	08002a79 	.word	0x08002a79
 8002a6c:	08002a85 	.word	0x08002a85
 8002a70:	08002a8b 	.word	0x08002a8b
 8002a74:	08002a7f 	.word	0x08002a7f
 8002a78:	2300      	movs	r3, #0
 8002a7a:	77fb      	strb	r3, [r7, #31]
 8002a7c:	e01d      	b.n	8002aba <UART_SetConfig+0xe2>
 8002a7e:	2302      	movs	r3, #2
 8002a80:	77fb      	strb	r3, [r7, #31]
 8002a82:	e01a      	b.n	8002aba <UART_SetConfig+0xe2>
 8002a84:	2304      	movs	r3, #4
 8002a86:	77fb      	strb	r3, [r7, #31]
 8002a88:	e017      	b.n	8002aba <UART_SetConfig+0xe2>
 8002a8a:	2308      	movs	r3, #8
 8002a8c:	77fb      	strb	r3, [r7, #31]
 8002a8e:	e014      	b.n	8002aba <UART_SetConfig+0xe2>
 8002a90:	2310      	movs	r3, #16
 8002a92:	77fb      	strb	r3, [r7, #31]
 8002a94:	e011      	b.n	8002aba <UART_SetConfig+0xe2>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a67      	ldr	r2, [pc, #412]	@ (8002c38 <UART_SetConfig+0x260>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d102      	bne.n	8002aa6 <UART_SetConfig+0xce>
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	77fb      	strb	r3, [r7, #31]
 8002aa4:	e009      	b.n	8002aba <UART_SetConfig+0xe2>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a64      	ldr	r2, [pc, #400]	@ (8002c3c <UART_SetConfig+0x264>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d102      	bne.n	8002ab6 <UART_SetConfig+0xde>
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	77fb      	strb	r3, [r7, #31]
 8002ab4:	e001      	b.n	8002aba <UART_SetConfig+0xe2>
 8002ab6:	2310      	movs	r3, #16
 8002ab8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	69db      	ldr	r3, [r3, #28]
 8002abe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ac2:	d15a      	bne.n	8002b7a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8002ac4:	7ffb      	ldrb	r3, [r7, #31]
 8002ac6:	2b08      	cmp	r3, #8
 8002ac8:	d827      	bhi.n	8002b1a <UART_SetConfig+0x142>
 8002aca:	a201      	add	r2, pc, #4	@ (adr r2, 8002ad0 <UART_SetConfig+0xf8>)
 8002acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ad0:	08002af5 	.word	0x08002af5
 8002ad4:	08002afd 	.word	0x08002afd
 8002ad8:	08002b05 	.word	0x08002b05
 8002adc:	08002b1b 	.word	0x08002b1b
 8002ae0:	08002b0b 	.word	0x08002b0b
 8002ae4:	08002b1b 	.word	0x08002b1b
 8002ae8:	08002b1b 	.word	0x08002b1b
 8002aec:	08002b1b 	.word	0x08002b1b
 8002af0:	08002b13 	.word	0x08002b13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002af4:	f7ff faa6 	bl	8002044 <HAL_RCC_GetPCLK1Freq>
 8002af8:	61b8      	str	r0, [r7, #24]
        break;
 8002afa:	e013      	b.n	8002b24 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002afc:	f7ff fac4 	bl	8002088 <HAL_RCC_GetPCLK2Freq>
 8002b00:	61b8      	str	r0, [r7, #24]
        break;
 8002b02:	e00f      	b.n	8002b24 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b04:	4b4e      	ldr	r3, [pc, #312]	@ (8002c40 <UART_SetConfig+0x268>)
 8002b06:	61bb      	str	r3, [r7, #24]
        break;
 8002b08:	e00c      	b.n	8002b24 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b0a:	f7ff fa3b 	bl	8001f84 <HAL_RCC_GetSysClockFreq>
 8002b0e:	61b8      	str	r0, [r7, #24]
        break;
 8002b10:	e008      	b.n	8002b24 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b16:	61bb      	str	r3, [r7, #24]
        break;
 8002b18:	e004      	b.n	8002b24 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	77bb      	strb	r3, [r7, #30]
        break;
 8002b22:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d074      	beq.n	8002c14 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	005a      	lsls	r2, r3, #1
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	085b      	lsrs	r3, r3, #1
 8002b34:	441a      	add	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b3e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	2b0f      	cmp	r3, #15
 8002b44:	d916      	bls.n	8002b74 <UART_SetConfig+0x19c>
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b4c:	d212      	bcs.n	8002b74 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	f023 030f 	bic.w	r3, r3, #15
 8002b56:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	085b      	lsrs	r3, r3, #1
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	f003 0307 	and.w	r3, r3, #7
 8002b62:	b29a      	uxth	r2, r3
 8002b64:	89fb      	ldrh	r3, [r7, #14]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	89fa      	ldrh	r2, [r7, #14]
 8002b70:	60da      	str	r2, [r3, #12]
 8002b72:	e04f      	b.n	8002c14 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	77bb      	strb	r3, [r7, #30]
 8002b78:	e04c      	b.n	8002c14 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002b7a:	7ffb      	ldrb	r3, [r7, #31]
 8002b7c:	2b08      	cmp	r3, #8
 8002b7e:	d828      	bhi.n	8002bd2 <UART_SetConfig+0x1fa>
 8002b80:	a201      	add	r2, pc, #4	@ (adr r2, 8002b88 <UART_SetConfig+0x1b0>)
 8002b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b86:	bf00      	nop
 8002b88:	08002bad 	.word	0x08002bad
 8002b8c:	08002bb5 	.word	0x08002bb5
 8002b90:	08002bbd 	.word	0x08002bbd
 8002b94:	08002bd3 	.word	0x08002bd3
 8002b98:	08002bc3 	.word	0x08002bc3
 8002b9c:	08002bd3 	.word	0x08002bd3
 8002ba0:	08002bd3 	.word	0x08002bd3
 8002ba4:	08002bd3 	.word	0x08002bd3
 8002ba8:	08002bcb 	.word	0x08002bcb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002bac:	f7ff fa4a 	bl	8002044 <HAL_RCC_GetPCLK1Freq>
 8002bb0:	61b8      	str	r0, [r7, #24]
        break;
 8002bb2:	e013      	b.n	8002bdc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002bb4:	f7ff fa68 	bl	8002088 <HAL_RCC_GetPCLK2Freq>
 8002bb8:	61b8      	str	r0, [r7, #24]
        break;
 8002bba:	e00f      	b.n	8002bdc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002bbc:	4b20      	ldr	r3, [pc, #128]	@ (8002c40 <UART_SetConfig+0x268>)
 8002bbe:	61bb      	str	r3, [r7, #24]
        break;
 8002bc0:	e00c      	b.n	8002bdc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002bc2:	f7ff f9df 	bl	8001f84 <HAL_RCC_GetSysClockFreq>
 8002bc6:	61b8      	str	r0, [r7, #24]
        break;
 8002bc8:	e008      	b.n	8002bdc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002bca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002bce:	61bb      	str	r3, [r7, #24]
        break;
 8002bd0:	e004      	b.n	8002bdc <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	77bb      	strb	r3, [r7, #30]
        break;
 8002bda:	bf00      	nop
    }

    if (pclk != 0U)
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d018      	beq.n	8002c14 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	085a      	lsrs	r2, r3, #1
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	441a      	add	r2, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bf4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	2b0f      	cmp	r3, #15
 8002bfa:	d909      	bls.n	8002c10 <UART_SetConfig+0x238>
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c02:	d205      	bcs.n	8002c10 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	b29a      	uxth	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	60da      	str	r2, [r3, #12]
 8002c0e:	e001      	b.n	8002c14 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002c20:	7fbb      	ldrb	r3, [r7, #30]
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3720      	adds	r7, #32
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	efff69f3 	.word	0xefff69f3
 8002c30:	40013800 	.word	0x40013800
 8002c34:	40021000 	.word	0x40021000
 8002c38:	40004400 	.word	0x40004400
 8002c3c:	40004800 	.word	0x40004800
 8002c40:	007a1200 	.word	0x007a1200

08002c44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c50:	f003 0308 	and.w	r3, r3, #8
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d00a      	beq.n	8002c6e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	430a      	orrs	r2, r1
 8002c6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c72:	f003 0301 	and.w	r3, r3, #1
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d00a      	beq.n	8002c90 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d00a      	beq.n	8002cb2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	430a      	orrs	r2, r1
 8002cb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb6:	f003 0304 	and.w	r3, r3, #4
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d00a      	beq.n	8002cd4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd8:	f003 0310 	and.w	r3, r3, #16
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d00a      	beq.n	8002cf6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	430a      	orrs	r2, r1
 8002cf4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cfa:	f003 0320 	and.w	r3, r3, #32
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d00a      	beq.n	8002d18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	430a      	orrs	r2, r1
 8002d16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d01a      	beq.n	8002d5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	430a      	orrs	r2, r1
 8002d38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d42:	d10a      	bne.n	8002d5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d00a      	beq.n	8002d7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	605a      	str	r2, [r3, #4]
  }
}
 8002d7c:	bf00      	nop
 8002d7e:	370c      	adds	r7, #12
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr

08002d88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b098      	sub	sp, #96	@ 0x60
 8002d8c:	af02      	add	r7, sp, #8
 8002d8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002d98:	f7fd fcb6 	bl	8000708 <HAL_GetTick>
 8002d9c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0308 	and.w	r3, r3, #8
 8002da8:	2b08      	cmp	r3, #8
 8002daa:	d12e      	bne.n	8002e0a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002dac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002db0:	9300      	str	r3, [sp, #0]
 8002db2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002db4:	2200      	movs	r2, #0
 8002db6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 f88c 	bl	8002ed8 <UART_WaitOnFlagUntilTimeout>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d021      	beq.n	8002e0a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002dce:	e853 3f00 	ldrex	r3, [r3]
 8002dd2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002dd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002dda:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	461a      	mov	r2, r3
 8002de2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002de4:	647b      	str	r3, [r7, #68]	@ 0x44
 8002de6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002de8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002dea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002dec:	e841 2300 	strex	r3, r2, [r1]
 8002df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002df2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d1e6      	bne.n	8002dc6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2220      	movs	r2, #32
 8002dfc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e062      	b.n	8002ed0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0304 	and.w	r3, r3, #4
 8002e14:	2b04      	cmp	r3, #4
 8002e16:	d149      	bne.n	8002eac <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e18:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002e1c:	9300      	str	r3, [sp, #0]
 8002e1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e20:	2200      	movs	r2, #0
 8002e22:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 f856 	bl	8002ed8 <UART_WaitOnFlagUntilTimeout>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d03c      	beq.n	8002eac <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3a:	e853 3f00 	ldrex	r3, [r3]
 8002e3e:	623b      	str	r3, [r7, #32]
   return(result);
 8002e40:	6a3b      	ldr	r3, [r7, #32]
 8002e42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e50:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e52:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002e56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e58:	e841 2300 	strex	r3, r2, [r1]
 8002e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1e6      	bne.n	8002e32 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	3308      	adds	r3, #8
 8002e6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	e853 3f00 	ldrex	r3, [r3]
 8002e72:	60fb      	str	r3, [r7, #12]
   return(result);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f023 0301 	bic.w	r3, r3, #1
 8002e7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	3308      	adds	r3, #8
 8002e82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e84:	61fa      	str	r2, [r7, #28]
 8002e86:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e88:	69b9      	ldr	r1, [r7, #24]
 8002e8a:	69fa      	ldr	r2, [r7, #28]
 8002e8c:	e841 2300 	strex	r3, r2, [r1]
 8002e90:	617b      	str	r3, [r7, #20]
   return(result);
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d1e5      	bne.n	8002e64 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2220      	movs	r2, #32
 8002e9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e011      	b.n	8002ed0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2220      	movs	r2, #32
 8002eb0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2220      	movs	r2, #32
 8002eb6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3758      	adds	r7, #88	@ 0x58
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	603b      	str	r3, [r7, #0]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ee8:	e04f      	b.n	8002f8a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ef0:	d04b      	beq.n	8002f8a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ef2:	f7fd fc09 	bl	8000708 <HAL_GetTick>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d302      	bcc.n	8002f08 <UART_WaitOnFlagUntilTimeout+0x30>
 8002f02:	69bb      	ldr	r3, [r7, #24]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d101      	bne.n	8002f0c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e04e      	b.n	8002faa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0304 	and.w	r3, r3, #4
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d037      	beq.n	8002f8a <UART_WaitOnFlagUntilTimeout+0xb2>
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	2b80      	cmp	r3, #128	@ 0x80
 8002f1e:	d034      	beq.n	8002f8a <UART_WaitOnFlagUntilTimeout+0xb2>
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	2b40      	cmp	r3, #64	@ 0x40
 8002f24:	d031      	beq.n	8002f8a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	69db      	ldr	r3, [r3, #28]
 8002f2c:	f003 0308 	and.w	r3, r3, #8
 8002f30:	2b08      	cmp	r3, #8
 8002f32:	d110      	bne.n	8002f56 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2208      	movs	r2, #8
 8002f3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f3c:	68f8      	ldr	r0, [r7, #12]
 8002f3e:	f000 f838 	bl	8002fb2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2208      	movs	r2, #8
 8002f46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e029      	b.n	8002faa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	69db      	ldr	r3, [r3, #28]
 8002f5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f64:	d111      	bne.n	8002f8a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002f6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f70:	68f8      	ldr	r0, [r7, #12]
 8002f72:	f000 f81e 	bl	8002fb2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2220      	movs	r2, #32
 8002f7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e00f      	b.n	8002faa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	69da      	ldr	r2, [r3, #28]
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	4013      	ands	r3, r2
 8002f94:	68ba      	ldr	r2, [r7, #8]
 8002f96:	429a      	cmp	r2, r3
 8002f98:	bf0c      	ite	eq
 8002f9a:	2301      	moveq	r3, #1
 8002f9c:	2300      	movne	r3, #0
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	79fb      	ldrb	r3, [r7, #7]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d0a0      	beq.n	8002eea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3710      	adds	r7, #16
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}

08002fb2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002fb2:	b480      	push	{r7}
 8002fb4:	b095      	sub	sp, #84	@ 0x54
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fc2:	e853 3f00 	ldrex	r3, [r3]
 8002fc6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002fce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002fd8:	643b      	str	r3, [r7, #64]	@ 0x40
 8002fda:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fdc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002fde:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002fe0:	e841 2300 	strex	r3, r2, [r1]
 8002fe4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002fe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d1e6      	bne.n	8002fba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	3308      	adds	r3, #8
 8002ff2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ff4:	6a3b      	ldr	r3, [r7, #32]
 8002ff6:	e853 3f00 	ldrex	r3, [r3]
 8002ffa:	61fb      	str	r3, [r7, #28]
   return(result);
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	f023 0301 	bic.w	r3, r3, #1
 8003002:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	3308      	adds	r3, #8
 800300a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800300c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800300e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003010:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003012:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003014:	e841 2300 	strex	r3, r2, [r1]
 8003018:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800301a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800301c:	2b00      	cmp	r3, #0
 800301e:	d1e5      	bne.n	8002fec <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003024:	2b01      	cmp	r3, #1
 8003026:	d118      	bne.n	800305a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	e853 3f00 	ldrex	r3, [r3]
 8003034:	60bb      	str	r3, [r7, #8]
   return(result);
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	f023 0310 	bic.w	r3, r3, #16
 800303c:	647b      	str	r3, [r7, #68]	@ 0x44
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	461a      	mov	r2, r3
 8003044:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003046:	61bb      	str	r3, [r7, #24]
 8003048:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800304a:	6979      	ldr	r1, [r7, #20]
 800304c:	69ba      	ldr	r2, [r7, #24]
 800304e:	e841 2300 	strex	r3, r2, [r1]
 8003052:	613b      	str	r3, [r7, #16]
   return(result);
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d1e6      	bne.n	8003028 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2220      	movs	r2, #32
 800305e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800306e:	bf00      	nop
 8003070:	3754      	adds	r7, #84	@ 0x54
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr

0800307a <memset>:
 800307a:	4402      	add	r2, r0
 800307c:	4603      	mov	r3, r0
 800307e:	4293      	cmp	r3, r2
 8003080:	d100      	bne.n	8003084 <memset+0xa>
 8003082:	4770      	bx	lr
 8003084:	f803 1b01 	strb.w	r1, [r3], #1
 8003088:	e7f9      	b.n	800307e <memset+0x4>
	...

0800308c <__libc_init_array>:
 800308c:	b570      	push	{r4, r5, r6, lr}
 800308e:	4d0d      	ldr	r5, [pc, #52]	@ (80030c4 <__libc_init_array+0x38>)
 8003090:	4c0d      	ldr	r4, [pc, #52]	@ (80030c8 <__libc_init_array+0x3c>)
 8003092:	1b64      	subs	r4, r4, r5
 8003094:	10a4      	asrs	r4, r4, #2
 8003096:	2600      	movs	r6, #0
 8003098:	42a6      	cmp	r6, r4
 800309a:	d109      	bne.n	80030b0 <__libc_init_array+0x24>
 800309c:	4d0b      	ldr	r5, [pc, #44]	@ (80030cc <__libc_init_array+0x40>)
 800309e:	4c0c      	ldr	r4, [pc, #48]	@ (80030d0 <__libc_init_array+0x44>)
 80030a0:	f000 f818 	bl	80030d4 <_init>
 80030a4:	1b64      	subs	r4, r4, r5
 80030a6:	10a4      	asrs	r4, r4, #2
 80030a8:	2600      	movs	r6, #0
 80030aa:	42a6      	cmp	r6, r4
 80030ac:	d105      	bne.n	80030ba <__libc_init_array+0x2e>
 80030ae:	bd70      	pop	{r4, r5, r6, pc}
 80030b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80030b4:	4798      	blx	r3
 80030b6:	3601      	adds	r6, #1
 80030b8:	e7ee      	b.n	8003098 <__libc_init_array+0xc>
 80030ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80030be:	4798      	blx	r3
 80030c0:	3601      	adds	r6, #1
 80030c2:	e7f2      	b.n	80030aa <__libc_init_array+0x1e>
 80030c4:	08003124 	.word	0x08003124
 80030c8:	08003124 	.word	0x08003124
 80030cc:	08003124 	.word	0x08003124
 80030d0:	08003128 	.word	0x08003128

080030d4 <_init>:
 80030d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030d6:	bf00      	nop
 80030d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030da:	bc08      	pop	{r3}
 80030dc:	469e      	mov	lr, r3
 80030de:	4770      	bx	lr

080030e0 <_fini>:
 80030e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030e2:	bf00      	nop
 80030e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030e6:	bc08      	pop	{r3}
 80030e8:	469e      	mov	lr, r3
 80030ea:	4770      	bx	lr
