#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Mar 26 02:12:51 2024
# Process ID: 3087954
# Current directory: /shares/zitipoolhome/ub305/Verilog/project_final/sim
# Command line: xsim -mode tcl -source {xsim.dir/rom2ram_tb_snapshot/xsim_script.tcl}
# Log file: /shares/zitipoolhome/ub305/Verilog/project_final/sim/xsim.log
# Journal file: /shares/zitipoolhome/ub305/Verilog/project_final/sim/xsim.jou
# Running On: nct-epic, OS: Linux, CPU Frequency: 1199.743 MHz, CPU Physical cores: 32, Host memory: 676204 MB
#-----------------------------------------------------------
source xsim.dir/rom2ram_tb_snapshot/xsim_script.tcl
# xsim {rom2ram_tb_snapshot} -autoloadwcfg -tclbatch {Makefile_cfg_xsim.tcl}
Time resolution is 1 ps
source Makefile_cfg_xsim.tcl
## log_wave -recursive *
## run all
Test passed: done is asserted.
$finish called at time : 110 ns : File "/shares/zitipoolhome/ub305/Verilog/project_final/src/dma/rom2ram_tb.sv" Line 67
## exit
INFO: [Common 17-206] Exiting xsim at Tue Mar 26 02:13:01 2024...
