#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Oct 17 15:44:38 2023
# Process ID: 23676
# Current directory: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18756 C:\Users\Rui\Rui\MSc_Dissertation\SoC\RVfpgaAccelerator\rvfpga_interconnect\rvfpga_interconnect.xpr
# Log file: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/vivado.log
# Journal file: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect\vivado.jou
# Running On: DESKTOP-8UFOBMP, OS: Windows, CPU Frequency: 1997 MHz, CPU Physical cores: 14, Host memory: 16869 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Rui/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-20132-DESKTOP-8UFOBMP/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s00_data_fifo_0_synth_1' of run 'interconnect_s00_data_fifo_0_synth_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s00_data_fifo_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s00_data_fifo_0_synth_1' of run 'interconnect_s00_data_fifo_0_synth_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s00_data_fifo_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_xbar_0_synth_1' of run 'interconnect_xbar_0_synth_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_xbar_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_xbar_0_synth_1' of run 'interconnect_xbar_0_synth_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_xbar_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s01_data_fifo_0_synth_1' of run 'interconnect_s01_data_fifo_0_synth_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s01_data_fifo_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s01_data_fifo_0_synth_1' of run 'interconnect_s01_data_fifo_0_synth_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s01_data_fifo_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s02_data_fifo_0_synth_1' of run 'interconnect_s02_data_fifo_0_synth_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s02_data_fifo_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s02_data_fifo_0_synth_1' of run 'interconnect_s02_data_fifo_0_synth_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s02_data_fifo_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s00_data_fifo_0_impl_1' of run 'interconnect_s00_data_fifo_0_impl_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s00_data_fifo_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s00_data_fifo_0_impl_1' of run 'interconnect_s00_data_fifo_0_impl_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s00_data_fifo_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_xbar_0_impl_1' of run 'interconnect_xbar_0_impl_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_xbar_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_xbar_0_impl_1' of run 'interconnect_xbar_0_impl_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_xbar_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s01_data_fifo_0_impl_1' of run 'interconnect_s01_data_fifo_0_impl_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s01_data_fifo_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s01_data_fifo_0_impl_1' of run 'interconnect_s01_data_fifo_0_impl_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s01_data_fifo_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s02_data_fifo_0_impl_1' of run 'interconnect_s02_data_fifo_0_impl_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s02_data_fifo_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../Rui/MSc_Dissertation/SoC/RVfpgaInterconnect3S2M/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s02_data_fifo_0_impl_1' of run 'interconnect_s02_data_fifo_0_impl_1' is not writable, setting it to default location 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.srcs/utils_1/imports/interconnect_s02_data_fifo_0_impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1819.020 ; gain = 420.086
update_compile_order -fileset sources_1
save_project_as rvfpga_accelerator C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator -exclude_run_results -force
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'interconnect_s00_data_fifo_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'interconnect_xbar_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'interconnect_s01_data_fifo_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'interconnect_s02_data_fifo_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'interconnect_s00_data_fifo_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'interconnect_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'interconnect_s01_data_fifo_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'interconnect_s02_data_fifo_0_impl_1'...
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'interconnect_s00_data_fifo_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'interconnect_s00_data_fifo_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'interconnect_s01_data_fifo_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'interconnect_s01_data_fifo_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'interconnect_s02_data_fifo_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'interconnect_s02_data_fifo_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'interconnect_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'interconnect_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
update_compile_order -fileset sources_1
set_property top rvfpganexys [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd}
Reading block design file <C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s02_data_fifo
Successfully read diagram <interconnect> from block design file <C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1992.027 ; gain = 107.328
close_bd_design [get_bd_designs interconnect]
Wrote  : <C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/ui/bd_254c15ee.ui> 
set_property top swervolf_syscon [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v [current_fileset]
update_compile_order -fileset sources_1
set_property top rvfpganexys [current_fileset]
update_compile_order -fileset sources_1
set_property include_dirs {C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include} [current_fileset]
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Oct 17 15:49:06 2023] Launched interconnect_s00_data_fifo_0_synth_1, interconnect_xbar_0_synth_1, interconnect_s01_data_fifo_0_synth_1, interconnect_s02_data_fifo_0_synth_1, synth_1...
Run output will be captured here:
interconnect_s00_data_fifo_0_synth_1: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.runs/interconnect_s00_data_fifo_0_synth_1/runme.log
interconnect_xbar_0_synth_1: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.runs/interconnect_xbar_0_synth_1/runme.log
interconnect_s01_data_fifo_0_synth_1: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.runs/interconnect_s01_data_fifo_0_synth_1/runme.log
interconnect_s02_data_fifo_0_synth_1: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.runs/interconnect_s02_data_fifo_0_synth_1/runme.log
synth_1: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.runs/synth_1/runme.log
[Tue Oct 17 15:49:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.runs/impl_1/runme.log
open_bd_design {C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd}
Reading block design file <C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s02_data_fifo
Successfully read diagram <interconnect> from block design file <C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd>
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2890.750 ; gain = 4.078
INFO: [Netlist 29-17] Analyzing 1605 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3804.309 ; gain = 20.055
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3804.309 ; gain = 20.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3804.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 175 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 101 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 29 instances
  SRLC32E => SRL16E: 10 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 3964.934 ; gain = 1600.793
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4137.742 ; gain = 159.371
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 5146.953 ; gain = 824.723
add_files -norecurse -scan_for_includes C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/src/SweRVolfSoC/BootROM/sw/boot_main.mem
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'interconnect' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd]
export_simulation -of_objects [get_files C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.ip_user_files -ipstatic_source_dir C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/utils_1/imports/synth_1/rvfpganexys.dcp with file C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.runs/synth_1/rvfpganexys.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Oct 17 16:10:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.runs/synth_1/runme.log
[Tue Oct 17 16:10:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.gen/sources_1/bd/interconnect/ip/interconnect_xbar_0/interconnect_xbar_0.dcp' for cell 'swervolf/interconnect_wrapper/interconnect_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0.dcp' for cell 'swervolf/interconnect_wrapper/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0.dcp' for cell 'swervolf/interconnect_wrapper/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0.dcp' for cell 'swervolf/interconnect_wrapper/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 5191.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1615 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/constrs_1/imports/src/rvfpganexys.xdc]
Finished Parsing XDC File [C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/constrs_1/imports/src/rvfpganexys.xdc]
Parsing XDC File [C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/constrs_1/imports/src/LiteDRAM/liteDRAM.xdc]
Finished Parsing XDC File [C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/constrs_1/imports/src/LiteDRAM/liteDRAM.xdc]
Parsing XDC File [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_clocks.xdc] for cell 'swervolf/interconnect_wrapper/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.gen/sources_1/bd/interconnect/ip/interconnect_s00_data_fifo_0/interconnect_s00_data_fifo_0_clocks.xdc] for cell 'swervolf/interconnect_wrapper/interconnect_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_clocks.xdc] for cell 'swervolf/interconnect_wrapper/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.gen/sources_1/bd/interconnect/ip/interconnect_s01_data_fifo_0/interconnect_s01_data_fifo_0_clocks.xdc] for cell 'swervolf/interconnect_wrapper/interconnect_i/axi_interconnect_0/s01_couplers/s01_data_fifo/inst'
Parsing XDC File [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_clocks.xdc] for cell 'swervolf/interconnect_wrapper/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.gen/sources_1/bd/interconnect/ip/interconnect_s02_data_fifo_0/interconnect_s02_data_fifo_0_clocks.xdc] for cell 'swervolf/interconnect_wrapper/interconnect_i/axi_interconnect_0/s02_couplers/s02_data_fifo/inst'
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 3 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 5191.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 175 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 111 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 29 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 5191.062 ; gain = 0.000
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5191.062 ; gain = 0.000
open_bd_design {C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0'
INFO: [Common 17-17] undo 'startgroup'
report_utilization -name utilization_1
save_bd_design
Wrote  : <C:\Users\Rui\Rui\MSc_Dissertation\SoC\RVfpgaAccelerator\rvfpga_accelerator\rvfpga_accelerator.srcs\sources_1\bd\interconnect\interconnect.bd> 
Wrote  : <C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/ui/bd_254c15ee.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 17 16:25:28 2023...
