# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Controlador_VGA_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/SDRAMController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:38:59 on Sep 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/SDRAMController.v 
# -- Compiling module SDRAMController
# 
# Top level modules:
# 	SDRAMController
# End time: 05:38:59 on Sep 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/VGA_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:38:59 on Sep 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/VGA_Controller.sv 
# -- Compiling module VGA_Controller
# ** Warning: C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/VGA_Controller.sv(71): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	VGA_Controller
# End time: 05:38:59 on Sep 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:38:59 on Sep 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv 
# -- Compiling module tb_system
# 
# Top level modules:
# 	tb_system
# End time: 05:38:59 on Sep 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/system.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:38:59 on Sep 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/system.sv 
# -- Compiling module system
# 
# Top level modules:
# 	system
# End time: 05:38:59 on Sep 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/imageDrawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:38:59 on Sep 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/imageDrawer.sv 
# -- Compiling module imageDrawer
# 
# Top level modules:
# 	imageDrawer
# End time: 05:38:59 on Sep 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/draw.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:38:59 on Sep 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/draw.sv 
# -- Compiling module draw
# 
# Top level modules:
# 	draw
# End time: 05:38:59 on Sep 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA {C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:38:59 on Sep 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA" C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv 
# -- Compiling module tb_system
# 
# Top level modules:
# 	tb_system
# End time: 05:38:59 on Sep 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_system
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_system 
# Start time: 05:38:59 on Sep 05,2019
# Loading sv_std.std
# Loading work.tb_system
# Loading work.system
# Loading work.draw
# Loading work.imageDrawer
# Loading work.SDRAMController
# Loading altera_mf_ver.altsyncram
# Loading work.VGA_Controller
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: user  Hostname: DESKTOP-TR37EKV  ProcessID: 11664
#           Attempting to use alternate WLF file "./wlftzhhz2i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzhhz2i
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-PLI-3412) Memory address read on line 131073 of file ".//pandita.ver" is out of bounds specified for readmem command.  (Current address [65536], address range [0:65535])    : /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_system/dut/drawer/sdramController/altsyncram_component/m_default/altsyncram_inst
do C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/simulation/modelsim/main.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /tb_system/clk
# add wave -noupdate /tb_system/reset
# add wave -noupdate /tb_system/r
# add wave -noupdate /tb_system/g
# add wave -noupdate /tb_system/b
# add wave -noupdate /tb_system/vga_clk
# add wave -noupdate -radix decimal /tb_system/dut/Draw/hcount
# add wave -noupdate -radix decimal /tb_system/dut/Draw/vcount
# add wave -noupdate /tb_system/dut/Draw/draw
# add wave -noupdate -radix binary /tb_system/dut/drawer/clk
# add wave -noupdate -radix binary /tb_system/dut/drawer/bounds_draw
# add wave -noupdate -radix decimal /tb_system/dut/drawer/hcount
# add wave -noupdate -radix decimal /tb_system/dut/drawer/vcount
# add wave -noupdate /tb_system/dut/drawer/pixel
# add wave -noupdate -radix decimal /tb_system/dut/drawer/address
# add wave -noupdate -radix decimal /tb_system/dut/drawer/horz
# add wave -noupdate -radix decimal /tb_system/dut/drawer/vert
# add wave -noupdate /tb_system/dut/drawer/temp
# add wave -noupdate -radix decimal /tb_system/dut/vga/H_Cont
# add wave -noupdate -radix decimal /tb_system/dut/vga/V_Cont
# add wave -noupdate /tb_system/dut/color
# add wave -noupdate /tb_system/dut/vga/mVGA_R
# add wave -noupdate /tb_system/dut/vga/mVGA_G
# add wave -noupdate /tb_system/dut/vga/mVGA_B
# add wave -noupdate /tb_system/dut/vga/oVGA_R
# add wave -noupdate /tb_system/dut/vga/oVGA_G
# add wave -noupdate /tb_system/dut/vga/oVGA_B
# add wave -noupdate /tb_system/dut/vga/canDraw
# add wave -noupdate /tb_system/dut/vga/inH
# add wave -noupdate /tb_system/dut/vga/inV
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {13 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 245
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {86 ps}
# Break key hit
# Break in Module tb_system at C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv line 23
# End time: 05:39:57 on Sep 05,2019, Elapsed time: 0:00:58
# Errors: 0, Warnings: 3
