 ****** HSPICE -- P-2019.06-SP1-1 win64 (Sep 27 2019) ******                    
  Copyright (c) 1986 - 2025 by Synopsys, Inc. All Rights Reserved.              
  This software and the associated documentation are proprietary
  to Synopsys, Inc. This software may only be used in accordance
  with the terms and conditions of a written license agreement with
  Synopsys, Inc. All other use, reproduction, or distribution of
  this software is strictly prohibited.
  Input File: 12TSRAM_READ_DELAY.SP                                             
  Command line options: C:\synopsys\Hspice_P-2019.06-SP1-1\WIN64\hspice.com -i 12TSRAM_READ_DELAY.SP -o C:\Users\travi\DSA\12TSram\12TSRAM_READ_DELAY.lis -hpp
  Start time: Tue Aug  5 12:17:02 2025
  lic:  
  lic: FLEXlm: SDK_12.3 
  lic: USER:   travi                HOSTNAME: HIMANSHU 
  lic: HOSTID: "8cf8c5b11dcc"       PID:      34212 
  lic: Using FLEXlm license file: 
  lic: 27000@HIMANSHU 
  lic: Checkout 1 hspice 
  lic: License/Maintenance for hspice will expire on 30-dec-2030/2020.12 
  lic: 1(in_use)/99(total) FLOATING license(s) on SERVER 27000@HIMANSHU 
  lic:   
 
 ****** Advanced Analog Library - P-2019.06-SP1-1 (Sep 27 2019) ****** 
  **info** (12TSRAM_READ_DELAY.SP:22) DC voltage reset to initial transient source value in source 0:vbl. new dc=0.0000D+00
  **warning** (nmos:m2 (12TSRAM_READ_DELAY.SP:29)) Warning:  Acde = 0.27944 may be too small in BSIM4 model with w=9e-08 l=4.5e-08.
  **warning** (12TSRAM_READ_DELAY.SP:51) Duplicate .ic/.nodeset declaration for node q. Taking the .ic value 1.00
  
             
 Warning:'No DC path nodes' occurs 1 times
 No DC path from the following nodes,connected with gdcpath:
 -----------------------
 |Node      |Subckt    |
 |----------+----------|
 |wl        |0         |
 -----------------------
              
      
 **info** set option symb=1 internally to help for convergence.
 *****************************************************************
 ******  option summary
 ******
 runlvl  = 3         bypass  = 2.0000    
 **info** dc convergence successful at Newton-Raphson method 
1****** HSPICE -- P-2019.06-SP1-1 win64 (Sep 27 2019) ******                    
 ******  
 * 12t sram cell netlist for the write and read delay measurements

 ****** operating point information tnom=  25.000 temp=  25.000 ******
 ****** operating point status is all       simulation time is     0.     
    node    =voltage      node    =voltage      node    =voltage

 +0:bl      =   0.      0:blb     =   1.0000  0:q       = 999.8639m
 +0:qb      = 287.1740u 0:readnode= 468.2518m 0:readwl  =   0.     
 +0:vdd     =   1.0000  0:wl      = 489.3206m

 
runlvl= 3 sets ".opt sim_accuracy= 1"  
 
  ******  Summary of Possible Problems in Netlist  *************** 
  Negative resistor              0   
  Negative capacitor             0   
  Negative inductor              0   
  Unconnected node               0   
  Dangling terminal              0   
  Non-rail bulk terminal         0   
  Floating MOS gate              0   
  Floating MOS bulk              0   
  Floating BJT substrate         0   
  Floating controlled input      0   
  Floating current source nodes  0   
  Source loop                    0   
 
No Shorted elements  
 
Warning: Node WL has no DC path to ground. 
SSolve ...  
  
CT 4 
Running 1 thread. 
  
   
Running HSPICE Precision Parallel (HPP) 
Auto-select transient simulation algortithm 
.   
0.1% time = 8.030814 ps ( etc = 0.0 sec, ett = 0.0 sec ) 
( wall = 0.0 sec cpu = 0.0 sec s=-nan(ind) ) 
10.0% time = 856.400476 ps ( etc = 0.0 sec, ett = 0.0 sec ) 
( wall = 0.0 sec cpu = 0.0 sec s=-nan(ind) ) 
20.0% time = 1.676685 ns ( etc = 0.0 sec, ett = 0.0 sec ) 
( wall = 0.0 sec cpu = 0.0 sec s=-nan(ind) ) 
30.0% time = 2.400000 ns ( etc = 0.0 sec, ett = 0.0 sec ) 
( wall = 0.0 sec cpu = 0.0 sec s=-nan(ind) ) 
40.0% time = 3.280551 ns ( etc = 0.0 sec, ett = 0.0 sec ) 
( wall = 0.0 sec cpu = 0.0 sec s=-nan(ind) ) 
50.0% time = 4.110000 ns ( etc = 0.0 sec, ett = 0.0 sec ) 
( wall = 0.0 sec cpu = 0.0 sec s=-nan(ind) ) 
60.0% time = 4.847548 ns ( etc = 0.0 sec, ett = 0.0 sec ) 
( wall = 0.0 sec cpu = 0.0 sec s=-nan(ind) ) 
70.0% time = 5.680714 ns ( etc = 0.0 sec, ett = 0.0 sec ) 
( wall = 0.0 sec cpu = 0.0 sec s=-nan(ind) ) 
80.0% time = 6.400000 ns ( etc = 0.0 sec, ett = 0.0 sec ) 
( wall = 0.0 sec cpu = 0.0 sec s=-nan(ind) ) 
90.0% time = 7.224954 ns ( etc = 0.0 sec, ett = 0.0 sec ) 
( wall = 0.0 sec cpu = 0.0 sec s=-nan(ind) ) 
100.0% time = 8.000000 ns ( etc = 0.0 sec, ett = 0.0 sec ) 
( wall = 0.0 sec cpu = 0.0 sec s=-nan(ind) ) 
 ****** 
 ****** 
 ******  transient analysis       temp=  25 
 ****** 
 
  ******  Measured values for the netlist  *********************** 
 read_delay=  1.3060e-09 
 
 
 *************************  
 
Resource Usage for Transient Analysis 
CPU Time     0.08 sec   
Peak Memory  0.00 Mb    
  
Wall Time Statistics:  
  Transient Wall time                   = 0.0000e+00 
  Transient Wall time per timestep      = 0.0000e+00 
  Transient Wall time per timestep-node = 0.0000e+00 
  Total CPU time                       = 0.0820 
  Total CPU time per step              = 0.0003 
 
 
 

          ***** job concluded
 ******  
 * 12t sram cell netlist for the write and read delay measurements

 ****** job statistics summary tnom=  25.000 temp=  25.000 ******

  ******  HSPICE Threads Information  ******

  Command Line Threads Count :     1
  Available CPU Count        :    12
  Actual Threads Count       :     1


  ******  Circuit Statistics  ******
  # nodes       =      57 # elements   =      18
  # resistors   =       2 # capacitors =       0 # inductors   =       0
  # mutual_inds =       0 # vccs       =       0 # vcvs        =       0
  # cccs        =       0 # ccvs       =       0 # volt_srcs   =       4
  # curr_srcs   =       0 # diodes     =       0 # bjts        =       0
  # jfets       =       0 # mosfets    =      12 # U elements  =       0
  # T elements  =       0 # W elements =       0 # B elements  =       0
  # S elements  =       0 # P elements =       0 # va device   =       0
  # vector_srcs =       0 # N elements =       0


  ******  Runtime Statistics (seconds)  ******

  analysis           time    # points   tot. iter  conv.iter
  op point           0.00           1          17
  transient          0.00  8001         634         251  rev= 1 
  readin             0.09
  errchk             0.01
  setup              0.01
  output             0.00
           peak memory used         77.60 megabytes 
           total cpu time            0.23 seconds
           total elapsed time        0.45 seconds
           job started at     12:17:02 08/05/2025
           job ended   at     12:17:03 08/05/2025
           job total runtime         0.45 seconds


  lic: Release hspice token(s) 
 lic: total license checkout elapse time:        0.21(s)
