#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Oct 10 23:08:23 2018
# Process ID: 3255
# Current directory: /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.runs/synth_1
# Command line: vivado -log labkit.vds -mode batch -messageDb vivado.pb -notrace -source labkit.tcl
# Log file: /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.runs/synth_1/labkit.vds
# Journal file: /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source labkit.tcl -notrace
Command: synth_design -top labkit -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3258 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1057.336 ; gain = 162.137 ; free physical = 1321 ; free virtual = 13146
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'labkit' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/imports/sources/labkit_lab4.v:23]
INFO: [Synth 8-638] synthesizing module 'debounce' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/imports/sources/debounce.v:5]
	Parameter DELAY bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/imports/sources/debounce.v:5]
INFO: [Synth 8-638] synthesizing module 'clock_quarter_divider' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/imports/sources/labkit_lab4.v:230]
INFO: [Synth 8-256] done synthesizing module 'clock_quarter_divider' (2#1) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/imports/sources/labkit_lab4.v:230]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/clk_divider.v:2]
	Parameter RATIO bound to: 12499999 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (3#1) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/clk_divider.v:2]
INFO: [Synth 8-638] synthesizing module 'time_controller' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/time_controller.v:2]
	Parameter SEL_ARM_DELAY bound to: 2'b00 
	Parameter SEL_DRIVER_DELAY bound to: 2'b01 
	Parameter SEL_PASSENGER_DELAY bound to: 2'b10 
	Parameter SEL_ALARM_ON bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'time_controller' (4#1) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/time_controller.v:2]
INFO: [Synth 8-638] synthesizing module 'display_8hex' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/imports/sources/display_8hex.v:17]
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display_8hex' (5#1) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/imports/sources/display_8hex.v:17]
INFO: [Synth 8-638] synthesizing module 'timer' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/timer.v:2]
INFO: [Synth 8-256] done synthesizing module 'timer' (6#1) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/timer.v:2]
INFO: [Synth 8-638] synthesizing module 'fuel_pump_controller' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/fuel_pump_controller.v:2]
INFO: [Synth 8-256] done synthesizing module 'fuel_pump_controller' (7#1) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/fuel_pump_controller.v:2]
INFO: [Synth 8-638] synthesizing module 'alarm_fsm' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/alarm_fsm.v:24]
	Parameter DISARMED bound to: 0 - type: integer 
	Parameter ARMED bound to: 1 - type: integer 
	Parameter TRIGGERED bound to: 2 - type: integer 
	Parameter SOUND_ALARM bound to: 3 - type: integer 
	Parameter SEL_ARM_DELAY bound to: 2'b00 
	Parameter SEL_DRIVER_DELAY bound to: 2'b01 
	Parameter SEL_PASSENGER_DELAY bound to: 2'b10 
	Parameter SEL_ALARM_ON bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'alarm_fsm' (8#1) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/alarm_fsm.v:24]
INFO: [Synth 8-638] synthesizing module 'siren_controller' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/siren_controller.v:2]
	Parameter WARBLE_MAX bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'siren_controller' (9#1) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/siren_controller.v:2]
INFO: [Synth 8-256] done synthesizing module 'labkit' (10#1) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/imports/sources/labkit_lab4.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1097.781 ; gain = 202.582 ; free physical = 1279 ; free virtual = 13105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1097.781 ; gain = 202.582 ; free physical = 1279 ; free virtual = 13105
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/constrs_1/imports/sources/Nexys4DDR_Master_lab4.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/constrs_1/imports/sources/Nexys4DDR_Master_lab4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/constrs_1/imports/sources/Nexys4DDR_Master_lab4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/labkit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/labkit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1464.250 ; gain = 0.000 ; free physical = 1086 ; free virtual = 12912
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 1085 ; free virtual = 12911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 1085 ; free virtual = 12911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 1085 ; free virtual = 12911
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "set_siren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "freq_sel" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 1087 ; free virtual = 12913
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 149   
	   4 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module clock_quarter_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module time_controller 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module display_8hex 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fuel_pump_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module alarm_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 15    
Module siren_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 1087 ; free virtual = 12913
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "dbb1/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbb1/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbb2/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbb2/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbb3/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbb3/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbb4/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbb4/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbb5/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbb5/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "second_timer/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "sc1/freq_sel" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_debouncers[0].debouncer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[0].debouncer/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[1].debouncer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[1].debouncer/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[2].debouncer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[2].debouncer/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[3].debouncer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[3].debouncer/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[4].debouncer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[4].debouncer/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[5].debouncer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[5].debouncer/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[6].debouncer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[6].debouncer/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[7].debouncer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[7].debouncer/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[8].debouncer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[8].debouncer/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[9].debouncer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[9].debouncer/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[10].debouncer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[10].debouncer/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[11].debouncer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[11].debouncer/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[12].debouncer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[12].debouncer/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[13].debouncer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[13].debouncer/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[14].debouncer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[14].debouncer/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[15].debouncer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_debouncers[15].debouncer/clean" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 1087 ; free virtual = 12913
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 1087 ; free virtual = 12913

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/\sc1/freq_sel_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/\sc1/freq_sel_reg[1] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 1075 ; free virtual = 12901
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 1075 ; free virtual = 12901

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 1028 ; free virtual = 12854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 996 ; free virtual = 12822
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 988 ; free virtual = 12814
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 988 ; free virtual = 12814

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 988 ; free virtual = 12814
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 988 ; free virtual = 12814
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 988 ; free virtual = 12814
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 988 ; free virtual = 12814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 988 ; free virtual = 12814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 988 ; free virtual = 12814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 988 ; free virtual = 12814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   100|
|3     |LUT1   |   380|
|4     |LUT2   |    34|
|5     |LUT3   |    31|
|6     |LUT4   |    90|
|7     |LUT5   |    61|
|8     |LUT6   |    53|
|9     |FDCE   |    18|
|10    |FDPE   |    25|
|11    |FDRE   |   405|
|12    |FDSE   |    11|
|13    |IBUF   |    14|
|14    |OBUF   |    60|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+----------------------+------+
|      |Instance                         |Module                |Cells |
+------+---------------------------------+----------------------+------+
|1     |top                              |                      |  1284|
|2     |  af1                            |alarm_fsm             |    37|
|3     |  clockgen                       |clock_quarter_divider |     4|
|4     |  d8h                            |display_8hex          |    55|
|5     |  dbb1                           |debounce              |    56|
|6     |  dbb2                           |debounce_0            |    53|
|7     |  dbb3                           |debounce_1            |    54|
|8     |  dbb4                           |debounce_2            |    53|
|9     |  fc1                            |fuel_pump_controller  |     4|
|10    |  \gen_debouncers[0].debouncer   |debounce_3            |    53|
|11    |  \gen_debouncers[13].debouncer  |debounce_4            |    67|
|12    |  \gen_debouncers[14].debouncer  |debounce_5            |    54|
|13    |  \gen_debouncers[15].debouncer  |debounce_6            |    53|
|14    |  \gen_debouncers[1].debouncer   |debounce_7            |    55|
|15    |  \gen_debouncers[2].debouncer   |debounce_8            |    53|
|16    |  \gen_debouncers[3].debouncer   |debounce_9            |    53|
|17    |  \gen_debouncers[4].debouncer   |debounce_10           |    53|
|18    |  \gen_debouncers[5].debouncer   |debounce_11           |    53|
|19    |  sc1                            |siren_controller      |   268|
|20    |  second_timer                   |clk_divider           |    86|
|21    |  t1                             |timer                 |    24|
|22    |  tc                             |time_controller       |    20|
+------+---------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 988 ; free virtual = 12814
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 202 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1464.250 ; gain = 113.441 ; free physical = 988 ; free virtual = 12814
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.250 ; gain = 569.051 ; free physical = 987 ; free virtual = 12814
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.539 ; gain = 512.781 ; free physical = 989 ; free virtual = 12815
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1516.559 ; gain = 0.000 ; free physical = 988 ; free virtual = 12814
INFO: [Common 17-206] Exiting Vivado at Wed Oct 10 23:08:48 2018...
