# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6373 \
    name message4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message4 \
    op interface \
    ports { message4_address0 { O 11 vector } message4_ce0 { O 1 bit } message4_we0 { O 1 bit } message4_d0 { O 16 vector } message4_address1 { O 11 vector } message4_ce1 { O 1 bit } message4_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6374 \
    name message413 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message413 \
    op interface \
    ports { message413_address0 { O 11 vector } message413_ce0 { O 1 bit } message413_we0 { O 1 bit } message413_d0 { O 16 vector } message413_address1 { O 11 vector } message413_ce1 { O 1 bit } message413_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message413'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6375 \
    name message414 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message414 \
    op interface \
    ports { message414_address0 { O 11 vector } message414_ce0 { O 1 bit } message414_we0 { O 1 bit } message414_d0 { O 16 vector } message414_address1 { O 11 vector } message414_ce1 { O 1 bit } message414_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message414'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6376 \
    name message415 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message415 \
    op interface \
    ports { message415_address0 { O 11 vector } message415_ce0 { O 1 bit } message415_we0 { O 1 bit } message415_d0 { O 16 vector } message415_address1 { O 11 vector } message415_ce1 { O 1 bit } message415_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message415'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6377 \
    name message416 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message416 \
    op interface \
    ports { message416_address0 { O 11 vector } message416_ce0 { O 1 bit } message416_we0 { O 1 bit } message416_d0 { O 16 vector } message416_address1 { O 11 vector } message416_ce1 { O 1 bit } message416_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message416'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6378 \
    name message417 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message417 \
    op interface \
    ports { message417_address0 { O 11 vector } message417_ce0 { O 1 bit } message417_we0 { O 1 bit } message417_d0 { O 16 vector } message417_address1 { O 11 vector } message417_ce1 { O 1 bit } message417_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message417'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6379 \
    name message418 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message418 \
    op interface \
    ports { message418_address0 { O 11 vector } message418_ce0 { O 1 bit } message418_we0 { O 1 bit } message418_d0 { O 16 vector } message418_address1 { O 11 vector } message418_ce1 { O 1 bit } message418_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message418'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6380 \
    name message419 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message419 \
    op interface \
    ports { message419_address0 { O 11 vector } message419_ce0 { O 1 bit } message419_we0 { O 1 bit } message419_d0 { O 16 vector } message419_address1 { O 11 vector } message419_ce1 { O 1 bit } message419_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message419'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6382 \
    name edge_embedding_weights_V_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_1_0 \
    op interface \
    ports { edge_embedding_weights_V_1_0_address0 { O 10 vector } edge_embedding_weights_V_1_0_ce0 { O 1 bit } edge_embedding_weights_V_1_0_q0 { I 16 vector } edge_embedding_weights_V_1_0_address1 { O 10 vector } edge_embedding_weights_V_1_0_ce1 { O 1 bit } edge_embedding_weights_V_1_0_q1 { I 16 vector } edge_embedding_weights_V_1_0_address2 { O 10 vector } edge_embedding_weights_V_1_0_ce2 { O 1 bit } edge_embedding_weights_V_1_0_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6383 \
    name edge_embedding_weights_V_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_1_1 \
    op interface \
    ports { edge_embedding_weights_V_1_1_address0 { O 10 vector } edge_embedding_weights_V_1_1_ce0 { O 1 bit } edge_embedding_weights_V_1_1_q0 { I 16 vector } edge_embedding_weights_V_1_1_address1 { O 10 vector } edge_embedding_weights_V_1_1_ce1 { O 1 bit } edge_embedding_weights_V_1_1_q1 { I 16 vector } edge_embedding_weights_V_1_1_address2 { O 10 vector } edge_embedding_weights_V_1_1_ce2 { O 1 bit } edge_embedding_weights_V_1_1_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6384 \
    name edge_embedding_weights_V_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_1_2 \
    op interface \
    ports { edge_embedding_weights_V_1_2_address0 { O 10 vector } edge_embedding_weights_V_1_2_ce0 { O 1 bit } edge_embedding_weights_V_1_2_q0 { I 16 vector } edge_embedding_weights_V_1_2_address1 { O 10 vector } edge_embedding_weights_V_1_2_ce1 { O 1 bit } edge_embedding_weights_V_1_2_q1 { I 16 vector } edge_embedding_weights_V_1_2_address2 { O 10 vector } edge_embedding_weights_V_1_2_ce2 { O 1 bit } edge_embedding_weights_V_1_2_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6385 \
    name edge_embedding_weights_V_1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_1_3 \
    op interface \
    ports { edge_embedding_weights_V_1_3_address0 { O 10 vector } edge_embedding_weights_V_1_3_ce0 { O 1 bit } edge_embedding_weights_V_1_3_q0 { I 16 vector } edge_embedding_weights_V_1_3_address1 { O 10 vector } edge_embedding_weights_V_1_3_ce1 { O 1 bit } edge_embedding_weights_V_1_3_q1 { I 16 vector } edge_embedding_weights_V_1_3_address2 { O 10 vector } edge_embedding_weights_V_1_3_ce2 { O 1 bit } edge_embedding_weights_V_1_3_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6386 \
    name neighbor_tables_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename neighbor_tables_1_1 \
    op interface \
    ports { neighbor_tables_1_1_address0 { O 9 vector } neighbor_tables_1_1_ce0 { O 1 bit } neighbor_tables_1_1_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'neighbor_tables_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6387 \
    name edge_attrs_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attrs_1_1 \
    op interface \
    ports { edge_attrs_1_1_address0 { O 9 vector } edge_attrs_1_1_ce0 { O 1 bit } edge_attrs_1_1_q0 { I 71 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attrs_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6388 \
    name degree_tables_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename degree_tables_1_1 \
    op interface \
    ports { degree_tables_1_1_address0 { O 9 vector } degree_tables_1_1_ce0 { O 1 bit } degree_tables_1_1_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'degree_tables_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6389 \
    name edge_embedding_weights_V_1_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_1_4 \
    op interface \
    ports { edge_embedding_weights_V_1_4_address0 { O 10 vector } edge_embedding_weights_V_1_4_ce0 { O 1 bit } edge_embedding_weights_V_1_4_q0 { I 16 vector } edge_embedding_weights_V_1_4_address1 { O 10 vector } edge_embedding_weights_V_1_4_ce1 { O 1 bit } edge_embedding_weights_V_1_4_q1 { I 16 vector } edge_embedding_weights_V_1_4_address2 { O 10 vector } edge_embedding_weights_V_1_4_ce2 { O 1 bit } edge_embedding_weights_V_1_4_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6390 \
    name edge_embedding_weights_V_1_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_1_5 \
    op interface \
    ports { edge_embedding_weights_V_1_5_address0 { O 10 vector } edge_embedding_weights_V_1_5_ce0 { O 1 bit } edge_embedding_weights_V_1_5_q0 { I 16 vector } edge_embedding_weights_V_1_5_address1 { O 10 vector } edge_embedding_weights_V_1_5_ce1 { O 1 bit } edge_embedding_weights_V_1_5_q1 { I 16 vector } edge_embedding_weights_V_1_5_address2 { O 10 vector } edge_embedding_weights_V_1_5_ce2 { O 1 bit } edge_embedding_weights_V_1_5_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6391 \
    name edge_embedding_weights_V_1_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_1_6 \
    op interface \
    ports { edge_embedding_weights_V_1_6_address0 { O 10 vector } edge_embedding_weights_V_1_6_ce0 { O 1 bit } edge_embedding_weights_V_1_6_q0 { I 16 vector } edge_embedding_weights_V_1_6_address1 { O 10 vector } edge_embedding_weights_V_1_6_ce1 { O 1 bit } edge_embedding_weights_V_1_6_q1 { I 16 vector } edge_embedding_weights_V_1_6_address2 { O 10 vector } edge_embedding_weights_V_1_6_ce2 { O 1 bit } edge_embedding_weights_V_1_6_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6392 \
    name edge_embedding_weights_V_1_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_1_7 \
    op interface \
    ports { edge_embedding_weights_V_1_7_address0 { O 10 vector } edge_embedding_weights_V_1_7_ce0 { O 1 bit } edge_embedding_weights_V_1_7_q0 { I 16 vector } edge_embedding_weights_V_1_7_address1 { O 10 vector } edge_embedding_weights_V_1_7_ce1 { O 1 bit } edge_embedding_weights_V_1_7_q1 { I 16 vector } edge_embedding_weights_V_1_7_address2 { O 10 vector } edge_embedding_weights_V_1_7_ce2 { O 1 bit } edge_embedding_weights_V_1_7_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_1_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6356 \
    name layer_num \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer_num \
    op interface \
    ports { layer_num_dout { I 3 vector } layer_num_empty_n { I 1 bit } layer_num_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6357 \
    name embeddings_per_node_0_0_0_0_012 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_012 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_012_dout { I 16 vector } embeddings_per_node_0_0_0_0_012_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_012_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6358 \
    name embeddings_per_node_0_0_0_0_01216 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_01216 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_01216_dout { I 16 vector } embeddings_per_node_0_0_0_0_01216_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_01216_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6359 \
    name embeddings_per_node_0_0_0_0_01217 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_01217 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_01217_dout { I 16 vector } embeddings_per_node_0_0_0_0_01217_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_01217_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6360 \
    name embeddings_per_node_0_0_0_0_01218 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_01218 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_01218_dout { I 16 vector } embeddings_per_node_0_0_0_0_01218_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_01218_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6361 \
    name embeddings_per_node_0_0_0_0_01219 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_01219 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_01219_dout { I 16 vector } embeddings_per_node_0_0_0_0_01219_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_01219_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6362 \
    name embeddings_per_node_0_0_0_0_01220 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_01220 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_01220_dout { I 16 vector } embeddings_per_node_0_0_0_0_01220_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_01220_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6363 \
    name embeddings_per_node_0_0_0_0_01221 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_01221 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_01221_dout { I 16 vector } embeddings_per_node_0_0_0_0_01221_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_01221_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6364 \
    name embeddings_per_node_0_0_0_0_01222 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_01222 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_01222_dout { I 16 vector } embeddings_per_node_0_0_0_0_01222_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_01222_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6365 \
    name embeddings_per_node_0_0_0_0_013 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_013 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_013_dout { I 16 vector } embeddings_per_node_0_0_0_0_013_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_013_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6366 \
    name embeddings_per_node_0_0_0_0_01323 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_01323 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_01323_dout { I 16 vector } embeddings_per_node_0_0_0_0_01323_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_01323_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6367 \
    name embeddings_per_node_0_0_0_0_01324 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_01324 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_01324_dout { I 16 vector } embeddings_per_node_0_0_0_0_01324_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_01324_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6368 \
    name embeddings_per_node_0_0_0_0_01325 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_01325 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_01325_dout { I 16 vector } embeddings_per_node_0_0_0_0_01325_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_01325_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6369 \
    name embeddings_per_node_0_0_0_0_01326 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_01326 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_01326_dout { I 16 vector } embeddings_per_node_0_0_0_0_01326_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_01326_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6370 \
    name embeddings_per_node_0_0_0_0_01327 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_01327 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_01327_dout { I 16 vector } embeddings_per_node_0_0_0_0_01327_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_01327_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6371 \
    name embeddings_per_node_0_0_0_0_01328 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_01328 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_01328_dout { I 16 vector } embeddings_per_node_0_0_0_0_01328_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_01328_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6372 \
    name embeddings_per_node_0_0_0_0_01329 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_01329 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_01329_dout { I 16 vector } embeddings_per_node_0_0_0_0_01329_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_01329_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6381 \
    name num_of_edges_per_pe_1_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_num_of_edges_per_pe_1_1 \
    op interface \
    ports { num_of_edges_per_pe_1_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


