{
	"vitis" : "2020.2",
	"device_name" : "xilinx_u200_xdma_201830_2",
	"containers": [
	{
		"name": "compress",
		"meet_system_timing": "true",
		"accelerators": [
		{
			"name": "xilLz4Compress",
			"check_timing": "true",
			"PipelineType": "none",
			"check_latency": "true",
			"check_warning": "true",
			"FMax" : "300 MHz",
			"Resources" : {
				"LUT" : "16318",
				"LUTAsMem" : "3739",
				"REG" : "20807",
				"BRAM" : "26",
				"URAM" : "12",
				"DSP" : "3"
			}
		}
		]
	}
	]
}