Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================


Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ALU'
  Processing 'aluctrl'
  Processing 'controlunit'
  Processing 'hazardunit'
Information: Added key list 'DesignWare' to design 'hazardunit'. (DDB-72)
  Processing 'forwardingunit'
Information: Added key list 'DesignWare' to design 'forwardingunit'. (DDB-72)
  Processing 'forwardingbranch'
Information: Added key list 'DesignWare' to design 'forwardingbranch'. (DDB-72)
  Processing 'branchcomp'
Information: Added key list 'DesignWare' to design 'branchcomp'. (DDB-72)
  Processing 'RegisterFile'
  Processing 'bypass'
Information: Added key list 'DesignWare' to design 'bypass'. (DDB-72)
  Processing 'immgen'
  Processing 'REG32PC'
  Processing 'riscv'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'riscv_DW01_add_0'
  Processing 'riscv_DW01_add_1'
  Mapping 'DW_sra'
Information: Added key list 'DesignWare' to design 'ALU'. (DDB-72)
  Mapping 'ALU_DW_cmp_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_sub_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:58   19208.7      0.00       0.0       0.0                          
    0:01:59   19208.7      0.00       0.0       0.0                          
    0:01:59   19208.7      0.00       0.0       0.0                          
    0:02:00   19208.7      0.00       0.0       0.0                          
    0:02:00   19208.7      0.00       0.0       0.0                          
    0:02:26   16010.3      0.00       0.0       0.0                          
    0:02:27   16010.3      0.00       0.0       0.0                          
    0:02:27   16010.3      0.00       0.0       0.0                          
    0:02:27   16010.3      0.00       0.0       0.0                          
    0:02:27   16010.3      0.00       0.0       0.0                          
    0:02:28   16010.3      0.00       0.0       0.0                          
    0:02:28   16010.3      0.00       0.0       0.0                          
    0:02:28   16010.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:28   16010.3      0.00       0.0       0.0                          
    0:02:28   16010.3      0.00       0.0       0.0                          
    0:02:28   16010.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:28   16010.3      0.00       0.0       0.0                          
    0:02:29   16010.3      0.00       0.0       0.0                          
    0:02:36   16005.2      0.00       0.0       0.0                          
    0:02:45   16003.6      0.00       0.0       0.0                          
    0:02:45   16002.3      0.00       0.0       0.0                          
    0:02:46   16001.0      0.00       0.0       0.0                          
    0:02:46   15999.6      0.00       0.0       0.0                          
    0:02:46   15999.6      0.00       0.0       0.0                          
    0:02:47   15999.6      0.00       0.0       0.0                          
    0:02:47   15999.1      0.00       0.0       0.0                          
    0:02:47   15999.1      0.00       0.0       0.0                          
    0:02:47   15999.1      0.00       0.0       0.0                          
    0:02:47   15999.1      0.00       0.0       0.0                          
    0:02:47   15999.1      0.00       0.0       0.0                          
    0:02:47   15999.1      0.00       0.0       0.0                          
    0:02:48   15999.1      0.00       0.0       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'riscv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'RegFile/clk': 1613 load(s), 1 driver(s)
1
