<div id="pf157" class="pf w0 h0" data-page-no="157"><div class="pc pc157 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg157.png"/><div class="t m0 x117 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">By configuring the DMA to transfer data to one or more GPIO ports, it is possible to</div><div class="t m0 x117 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">create complex waveforms using tabular data stored in on-chip memory. Conversely,</div><div class="t m0 x117 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">using the DMA to periodically transfer data from one or more GPIO ports, it is</div><div class="t m0 x117 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">possible to sample complex waveforms and store the results in tabular form in on-</div><div class="t m0 x117 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">chip memory.</div><div class="t m0 x9 hf y1e32 ff3 fs5 fc0 sc0 ls0 ws0">A more detailed description of the capability of each trigger, including resolution, range</div><div class="t m0 x9 hf y1e33 ff3 fs5 fc0 sc0 ls0 ws0">of values, and so on, may be found in the periodic interrupt timer section.</div><div class="t m0 x9 he y1e34 ff1 fs1 fc0 sc0 ls0 ws0">22.4.2<span class="_ _b"> </span>DMA channels with no triggering capability</div><div class="t m0 x9 hf y1e35 ff3 fs5 fc0 sc0 ls0 ws0">The other channels of the DMAMUX provide the normal routing functionality as</div><div class="t m0 x9 hf y1e36 ff3 fs5 fc0 sc0 ls0 ws0">described in <span class="fc1">Modes of operation</span>.</div><div class="t m0 x9 he y1e37 ff1 fs1 fc0 sc0 ls0 ws0">22.4.3<span class="_ _b"> </span>Always-enabled DMA sources</div><div class="t m0 x9 hf y1e38 ff3 fs5 fc0 sc0 ls0 ws0">In addition to the peripherals that can be used as DMA sources, there are 6 additional</div><div class="t m0 x9 hf y1e39 ff3 fs5 fc0 sc0 ls0 ws0">DMA sources that are always enabled. Unlike the peripheral DMA sources, where the</div><div class="t m0 x9 hf y1e3a ff3 fs5 fc0 sc0 ls0 ws0">peripheral controls the flow of data during DMA transfers, the sources that are always</div><div class="t m0 x9 hf y1e3b ff3 fs5 fc0 sc0 ls0 ws0">enabled provide no such &quot;throttling&quot; of the data transfers. These sources are most useful</div><div class="t m0 x9 hf y1e3c ff3 fs5 fc0 sc0 ls0 ws0">in the following cases:</div><div class="t m0 x33 hf y14eb ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Performing DMA transfers to/from GPIO—Moving data from/to one or more GPIO</div><div class="t m0 x117 hf y1e3d ff3 fs5 fc0 sc0 ls0 ws0">pins, either unthrottled (that is as fast as possible), or periodically (using the DMA</div><div class="t m0 x117 hf y1e3e ff3 fs5 fc0 sc0 ls0 ws0">triggering capability).</div><div class="t m0 x33 hf y1e3f ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Performing DMA transfers from memory to memory—Moving data from memory to</div><div class="t m0 x117 hf y1e40 ff3 fs5 fc0 sc0 ls0 ws0">memory, typically as fast as possible, sometimes with software activation.</div><div class="t m0 x33 hf y14f0 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Performing DMA transfers from memory to the external bus, or vice-versa—Similar</div><div class="t m0 x117 hf y1e41 ff3 fs5 fc0 sc0 ls0 ws0">to memory to memory transfers, this is typically done as quickly as possible.</div><div class="t m0 x33 hf y1e42 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Any DMA transfer that requires software activation—Any DMA transfer that should</div><div class="t m0 x117 hf y1e43 ff3 fs5 fc0 sc0 ls0 ws0">be explicitly started by software.</div><div class="t m0 x9 hf y1e44 ff3 fs5 fc0 sc0 ls0 ws0">In cases where software should initiate the start of a DMA transfer, an always-enabled</div><div class="t m0 x9 hf y1e45 ff3 fs5 fc0 sc0 ls0 ws0">DMA source can be used to provide maximum flexibility. When activating a DMA</div><div class="t m0 x9 hf y14f5 ff3 fs5 fc0 sc0 ls0 ws0">channel via software, subsequent executions of the minor loop require that a new start</div><div class="t m0 x9 hf y14f6 ff3 fs5 fc0 sc0 ls0 ws0">event be sent. This can either be a new software activation, or a transfer request from the</div><div class="t m0 x9 hf y14f7 ff3 fs5 fc0 sc0 ls0 ws0">DMA channel MUX. The options for doing this are:</div><div class="t m0 x33 hf y1e46 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Transfer all data in a single minor loop.</div><div class="t m0 xa0 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 22 Direct Memory Access Multiplexer (DMAMUX)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>343</div><a class="l" href="#pf152" data-dest-detail='[338,"XYZ",null,144.63,null]'><div class="d m1" style="border-style:none;position:absolute;left:125.540000px;bottom:499.400000px;width:109.648000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
