

================================================================
== Vivado HLS Report for 'chi'
================================================================
* Date:           Thu May 14 18:41:56 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sign
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.668 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      141|      141| 1.410 us | 1.410 us |  141|  141|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      140|      140|        28|          -|          -|     5|    no    |
        | + Loop 1.1  |       15|       15|         3|          -|          -|     5|    no    |
        | + Loop 1.2  |       10|       10|         2|          -|          -|     5|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     382|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|     128|       5|    0|
|Multiplexer      |        -|      -|       -|     113|    -|
|Register         |        -|      -|      99|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     227|     500|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+
    | Memory|  Module | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+
    |C_U    |theta_D  |        0|  128|   5|    0|     5|   64|     1|          320|
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+
    |Total  |         |        0|  128|   5|    0|     5|   64|     1|          320|
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln374_1_fu_149_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln374_2_fu_203_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln374_3_fu_213_p2     |     +    |      0|  0|  12|           3|           2|
    |add_ln374_4_fu_243_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln374_6_fu_225_p2     |     +    |      0|  0|  12|           3|           3|
    |add_ln374_fu_171_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln376_fu_297_p2       |     +    |      0|  0|  15|           5|           5|
    |x_9_fu_282_p2             |     +    |      0|  0|  12|           3|           1|
    |x_fu_161_p2               |     +    |      0|  0|  12|           3|           1|
    |y_fu_131_p2               |     +    |      0|  0|  12|           3|           1|
    |and_ln374_fu_259_p2       |    and   |      0|  0|  64|          64|          64|
    |icmp_ln372_fu_125_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln373_fu_155_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln374_1_fu_219_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln374_fu_181_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln375_fu_276_p2      |   icmp   |      0|  0|   9|           3|           3|
    |select_ln374_1_fu_231_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln374_fu_192_p3    |  select  |      0|  0|   3|           1|           3|
    |C_d0                      |    xor   |      0|  0|  64|          64|          64|
    |xor_ln374_2_fu_186_p2     |    xor   |      0|  0|   4|           3|           4|
    |xor_ln374_fu_253_p2       |    xor   |      0|  0|  64|           2|          64|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 382|         190|         250|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |A_address0   |  15|          3|    5|         15|
    |A_address1   |  15|          3|    5|         15|
    |C_address0   |  15|          3|    3|          9|
    |ap_NS_fsm    |  41|          8|    1|          8|
    |x_0_reg_102  |   9|          2|    3|          6|
    |x_1_reg_114  |   9|          2|    3|          6|
    |y_0_reg_91   |   9|          2|    3|          6|
    +-------------+----+-----------+-----+-----------+
    |Total        | 113|         23|   23|         65|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |A_load_reg_337       |  64|   0|   64|          0|
    |add_ln374_1_reg_314  |   5|   0|    5|          0|
    |add_ln376_reg_365    |   5|   0|    5|          0|
    |ap_CS_fsm            |   7|   0|    7|          0|
    |x_0_reg_102          |   3|   0|    3|          0|
    |x_1_reg_114          |   3|   0|    3|          0|
    |x_9_reg_355          |   3|   0|    3|          0|
    |x_reg_325            |   3|   0|    3|          0|
    |y_0_reg_91           |   3|   0|    3|          0|
    |y_reg_309            |   3|   0|    3|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  99|   0|   99|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      chi     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      chi     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      chi     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      chi     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      chi     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      chi     | return value |
|A_address0  | out |    5|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   64|  ap_memory |       A      |     array    |
|A_address1  | out |    5|  ap_memory |       A      |     array    |
|A_ce1       | out |    1|  ap_memory |       A      |     array    |
|A_we1       | out |    1|  ap_memory |       A      |     array    |
|A_d1        | out |   64|  ap_memory |       A      |     array    |
|A_q1        |  in |   64|  ap_memory |       A      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 7 2 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 8 [1/1] (1.75ns)   --->   "%C = alloca [5 x i64], align 16" [sha3/KeccakP-1600-reference.c:370]   --->   Operation 8 'alloca' 'C' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 9 [1/1] (1.35ns)   --->   "br label %.loopexit" [sha3/KeccakP-1600-reference.c:372]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.54>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%y_0 = phi i3 [ 0, %0 ], [ %y, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.00ns)   --->   "%icmp_ln372 = icmp eq i3 %y_0, -3" [sha3/KeccakP-1600-reference.c:372]   --->   Operation 11 'icmp' 'icmp_ln372' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.34ns)   --->   "%y = add i3 %y_0, 1" [sha3/KeccakP-1600-reference.c:372]   --->   Operation 13 'add' 'y' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln372, label %3, label %.preheader1.preheader" [sha3/KeccakP-1600-reference.c:372]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln374_4 = zext i3 %y_0 to i5" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 15 'zext' 'zext_ln374_4' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %y_0, i2 0)" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 16 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.54ns)   --->   "%add_ln374_1 = add i5 %zext_ln374_4, %shl_ln" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 17 'add' 'add_ln374_1' <Predicate = (!icmp_ln372)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.35ns)   --->   "br label %.preheader1" [sha3/KeccakP-1600-reference.c:373]   --->   Operation 18 'br' <Predicate = (!icmp_ln372)> <Delay = 1.35>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [sha3/KeccakP-1600-reference.c:378]   --->   Operation 19 'ret' <Predicate = (icmp_ln372)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.32>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%x_0 = phi i3 [ %x, %1 ], [ 0, %.preheader1.preheader ]"   --->   Operation 20 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.00ns)   --->   "%icmp_ln373 = icmp eq i3 %x_0, -3" [sha3/KeccakP-1600-reference.c:373]   --->   Operation 21 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 22 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.34ns)   --->   "%x = add i3 %x_0, 1" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 23 'add' 'x' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln373, label %.preheader.preheader, label %1" [sha3/KeccakP-1600-reference.c:373]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln374_5 = zext i3 %x_0 to i5" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 25 'zext' 'zext_ln374_5' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.54ns)   --->   "%add_ln374 = add i5 %add_ln374_1, %zext_ln374_5" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 26 'add' 'add_ln374' <Predicate = (!icmp_ln373)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln374 = zext i5 %add_ln374 to i64" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 27 'zext' 'zext_ln374' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln374" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 28 'getelementptr' 'A_addr' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (2.77ns)   --->   "%A_load = load i64* %A_addr, align 8" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 29 'load' 'A_load' <Predicate = (!icmp_ln373)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 30 [1/1] (1.35ns)   --->   "br label %.preheader" [sha3/KeccakP-1600-reference.c:375]   --->   Operation 30 'br' <Predicate = (icmp_ln373)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 6.66>
ST_4 : Operation 31 [1/2] (2.77ns)   --->   "%A_load = load i64* %A_addr, align 8" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 31 'load' 'A_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 32 [1/1] (1.00ns)   --->   "%icmp_ln374 = icmp ult i3 %x, -3" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 32 'icmp' 'icmp_ln374' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln374_2)   --->   "%xor_ln374_2 = xor i3 %x_0, -4" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 33 'xor' 'xor_ln374_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln374_2)   --->   "%select_ln374 = select i1 %icmp_ln374, i3 %x, i3 %xor_ln374_2" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 34 'select' 'select_ln374' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln374_2)   --->   "%zext_ln374_6 = zext i3 %select_ln374 to i5" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 35 'zext' 'zext_ln374_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln374_2 = add i5 %add_ln374_1, %zext_ln374_6" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 36 'add' 'add_ln374_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln374_1 = zext i5 %add_ln374_2 to i64" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 37 'zext' 'zext_ln374_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln374_1" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 38 'getelementptr' 'A_addr_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (2.77ns)   --->   "%A_load_3 = load i64* %A_addr_15, align 8" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 39 'load' 'A_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 40 [1/1] (1.34ns)   --->   "%add_ln374_3 = add i3 %x_0, 2" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 40 'add' 'add_ln374_3' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (1.00ns)   --->   "%icmp_ln374_1 = icmp ult i3 %add_ln374_3, -3" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 41 'icmp' 'icmp_ln374_1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.34ns)   --->   "%add_ln374_6 = add i3 %x_0, -3" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 42 'add' 'add_ln374_6' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln374_4)   --->   "%select_ln374_1 = select i1 %icmp_ln374_1, i3 %add_ln374_3, i3 %add_ln374_6" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 43 'select' 'select_ln374_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln374_4)   --->   "%zext_ln374_7 = zext i3 %select_ln374_1 to i5" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 44 'zext' 'zext_ln374_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln374_4 = add i5 %add_ln374_1, %zext_ln374_7" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 45 'add' 'add_ln374_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln374_2 = zext i5 %add_ln374_4 to i64" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 46 'zext' 'zext_ln374_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln374_2" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 47 'getelementptr' 'A_addr_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (2.77ns)   --->   "%A_load_4 = load i64* %A_addr_16, align 8" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 48 'load' 'A_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 5 <SV = 4> <Delay = 5.33>
ST_5 : Operation 49 [1/2] (2.77ns)   --->   "%A_load_3 = load i64* %A_addr_15, align 8" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 49 'load' 'A_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln374_1)   --->   "%xor_ln374 = xor i64 %A_load_3, -1" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 50 'xor' 'xor_ln374' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/2] (2.77ns)   --->   "%A_load_4 = load i64* %A_addr_16, align 8" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 51 'load' 'A_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln374_1)   --->   "%and_ln374 = and i64 %A_load_4, %xor_ln374" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 52 'and' 'and_ln374' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln374_1 = xor i64 %A_load, %and_ln374" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 53 'xor' 'xor_ln374_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln374_3 = zext i3 %x_0 to i64" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 54 'zext' 'zext_ln374_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%C_addr = getelementptr inbounds [5 x i64]* %C, i64 0, i64 %zext_ln374_3" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 55 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.75ns)   --->   "store i64 %xor_ln374_1, i64* %C_addr, align 8" [sha3/KeccakP-1600-reference.c:374]   --->   Operation 56 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader1" [sha3/KeccakP-1600-reference.c:373]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.75>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%x_1 = phi i3 [ %x_9, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 58 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.00ns)   --->   "%icmp_ln375 = icmp eq i3 %x_1, -3" [sha3/KeccakP-1600-reference.c:375]   --->   Operation 59 'icmp' 'icmp_ln375' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 60 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.34ns)   --->   "%x_9 = add i3 %x_1, 1" [sha3/KeccakP-1600-reference.c:375]   --->   Operation 61 'add' 'x_9' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln375, label %.loopexit.loopexit, label %2" [sha3/KeccakP-1600-reference.c:375]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln376 = zext i3 %x_1 to i64" [sha3/KeccakP-1600-reference.c:376]   --->   Operation 63 'zext' 'zext_ln376' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr inbounds [5 x i64]* %C, i64 0, i64 %zext_ln376" [sha3/KeccakP-1600-reference.c:376]   --->   Operation 64 'getelementptr' 'C_addr_3' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (1.75ns)   --->   "%C_load = load i64* %C_addr_3, align 8" [sha3/KeccakP-1600-reference.c:376]   --->   Operation 65 'load' 'C_load' <Predicate = (!icmp_ln375)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln376_2 = zext i3 %x_1 to i5" [sha3/KeccakP-1600-reference.c:376]   --->   Operation 66 'zext' 'zext_ln376_2' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.54ns)   --->   "%add_ln376 = add i5 %add_ln374_1, %zext_ln376_2" [sha3/KeccakP-1600-reference.c:376]   --->   Operation 67 'add' 'add_ln376' <Predicate = (!icmp_ln375)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 68 'br' <Predicate = (icmp_ln375)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.52>
ST_7 : Operation 69 [1/2] (1.75ns)   --->   "%C_load = load i64* %C_addr_3, align 8" [sha3/KeccakP-1600-reference.c:376]   --->   Operation 69 'load' 'C_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln376_1 = zext i5 %add_ln376 to i64" [sha3/KeccakP-1600-reference.c:376]   --->   Operation 70 'zext' 'zext_ln376_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln376_1" [sha3/KeccakP-1600-reference.c:376]   --->   Operation 71 'getelementptr' 'A_addr_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (2.77ns)   --->   "store i64 %C_load, i64* %A_addr_17, align 8" [sha3/KeccakP-1600-reference.c:376]   --->   Operation 72 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader" [sha3/KeccakP-1600-reference.c:375]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C              (alloca           ) [ 00111111]
br_ln372       (br               ) [ 01111111]
y_0            (phi              ) [ 00100000]
icmp_ln372     (icmp             ) [ 00111111]
empty          (speclooptripcount) [ 00000000]
y              (add              ) [ 01111111]
br_ln372       (br               ) [ 00000000]
zext_ln374_4   (zext             ) [ 00000000]
shl_ln         (bitconcatenate   ) [ 00000000]
add_ln374_1    (add              ) [ 00011111]
br_ln373       (br               ) [ 00111111]
ret_ln378      (ret              ) [ 00000000]
x_0            (phi              ) [ 00011100]
icmp_ln373     (icmp             ) [ 00111111]
empty_115      (speclooptripcount) [ 00000000]
x              (add              ) [ 00111111]
br_ln373       (br               ) [ 00000000]
zext_ln374_5   (zext             ) [ 00000000]
add_ln374      (add              ) [ 00000000]
zext_ln374     (zext             ) [ 00000000]
A_addr         (getelementptr    ) [ 00001000]
br_ln375       (br               ) [ 00111111]
A_load         (load             ) [ 00000100]
icmp_ln374     (icmp             ) [ 00000000]
xor_ln374_2    (xor              ) [ 00000000]
select_ln374   (select           ) [ 00000000]
zext_ln374_6   (zext             ) [ 00000000]
add_ln374_2    (add              ) [ 00000000]
zext_ln374_1   (zext             ) [ 00000000]
A_addr_15      (getelementptr    ) [ 00000100]
add_ln374_3    (add              ) [ 00000000]
icmp_ln374_1   (icmp             ) [ 00000000]
add_ln374_6    (add              ) [ 00000000]
select_ln374_1 (select           ) [ 00000000]
zext_ln374_7   (zext             ) [ 00000000]
add_ln374_4    (add              ) [ 00000000]
zext_ln374_2   (zext             ) [ 00000000]
A_addr_16      (getelementptr    ) [ 00000100]
A_load_3       (load             ) [ 00000000]
xor_ln374      (xor              ) [ 00000000]
A_load_4       (load             ) [ 00000000]
and_ln374      (and              ) [ 00000000]
xor_ln374_1    (xor              ) [ 00000000]
zext_ln374_3   (zext             ) [ 00000000]
C_addr         (getelementptr    ) [ 00000000]
store_ln374    (store            ) [ 00000000]
br_ln373       (br               ) [ 00111111]
x_1            (phi              ) [ 00000010]
icmp_ln375     (icmp             ) [ 00111111]
empty_116      (speclooptripcount) [ 00000000]
x_9            (add              ) [ 00111111]
br_ln375       (br               ) [ 00000000]
zext_ln376     (zext             ) [ 00000000]
C_addr_3       (getelementptr    ) [ 00000001]
zext_ln376_2   (zext             ) [ 00000000]
add_ln376      (add              ) [ 00000001]
br_ln0         (br               ) [ 01111111]
C_load         (load             ) [ 00000000]
zext_ln376_1   (zext             ) [ 00000000]
A_addr_17      (getelementptr    ) [ 00000000]
store_ln376    (store            ) [ 00000000]
br_ln375       (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="C_alloca_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="A_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="64" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="5" slack="0"/>
<pin id="34" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_access_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="5" slack="0"/>
<pin id="39" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="40" dir="0" index="2" bw="0" slack="0"/>
<pin id="58" dir="0" index="4" bw="5" slack="0"/>
<pin id="59" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="60" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="41" dir="1" index="3" bw="64" slack="0"/>
<pin id="61" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/3 A_load_3/4 A_load_4/4 store_ln376/7 "/>
</bind>
</comp>

<comp id="43" class="1004" name="A_addr_15_gep_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="64" slack="0"/>
<pin id="45" dir="0" index="1" bw="1" slack="0"/>
<pin id="46" dir="0" index="2" bw="5" slack="0"/>
<pin id="47" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_15/4 "/>
</bind>
</comp>

<comp id="51" class="1004" name="A_addr_16_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="64" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="5" slack="0"/>
<pin id="55" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_16/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="C_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="3" slack="0"/>
<pin id="67" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="3" slack="0"/>
<pin id="71" dir="0" index="1" bw="64" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln374/5 C_load/6 "/>
</bind>
</comp>

<comp id="75" class="1004" name="C_addr_3_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="3" slack="0"/>
<pin id="79" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_3/6 "/>
</bind>
</comp>

<comp id="82" class="1004" name="A_addr_17_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_17/7 "/>
</bind>
</comp>

<comp id="91" class="1005" name="y_0_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="1"/>
<pin id="93" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="y_0_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="3" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="x_0_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="1"/>
<pin id="104" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="x_0_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="1" slack="1"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/3 "/>
</bind>
</comp>

<comp id="114" class="1005" name="x_1_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="1"/>
<pin id="116" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_1 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="x_1_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1/6 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln372_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="0" index="1" bw="3" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln372/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="y_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln374_4_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_4/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="shl_ln_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln374_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="5" slack="0"/>
<pin id="152" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln373_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln373/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="x_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln374_5_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_5/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln374_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="1"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln374_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln374_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="1"/>
<pin id="183" dir="0" index="1" bw="3" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln374/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="xor_ln374_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="1"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln374_2/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln374_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="1"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln374/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln374_6_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="0"/>
<pin id="201" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_6/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln374_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="2"/>
<pin id="205" dir="0" index="1" bw="3" slack="0"/>
<pin id="206" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374_2/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln374_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_1/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln374_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="1"/>
<pin id="215" dir="0" index="1" bw="3" slack="0"/>
<pin id="216" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374_3/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln374_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="0" index="1" bw="3" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln374_1/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln374_6_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="1"/>
<pin id="227" dir="0" index="1" bw="3" slack="0"/>
<pin id="228" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374_6/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="select_ln374_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="3" slack="0"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln374_1/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln374_7_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_7/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln374_4_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="2"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374_4/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln374_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_2/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="xor_ln374_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln374/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="and_ln374_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="xor_ln374_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="1"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln374_1/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln374_3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="2"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_3/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln375_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln375/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="x_9_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_9/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln376_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln376/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln376_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln376_2/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln376_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="2"/>
<pin id="299" dir="0" index="1" bw="3" slack="0"/>
<pin id="300" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln376/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln376_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln376_1/7 "/>
</bind>
</comp>

<comp id="309" class="1005" name="y_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="314" class="1005" name="add_ln374_1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="1"/>
<pin id="316" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln374_1 "/>
</bind>
</comp>

<comp id="325" class="1005" name="x_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="332" class="1005" name="A_addr_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="1"/>
<pin id="334" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="337" class="1005" name="A_load_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="1"/>
<pin id="339" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="342" class="1005" name="A_addr_15_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="1"/>
<pin id="344" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_15 "/>
</bind>
</comp>

<comp id="347" class="1005" name="A_addr_16_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="1"/>
<pin id="349" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_16 "/>
</bind>
</comp>

<comp id="355" class="1005" name="x_9_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="0"/>
<pin id="357" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_9 "/>
</bind>
</comp>

<comp id="360" class="1005" name="C_addr_3_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="1"/>
<pin id="362" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_3 "/>
</bind>
</comp>

<comp id="365" class="1005" name="add_ln376_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="1"/>
<pin id="367" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln376 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="18" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="30" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="18" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="50"><net_src comp="43" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="18" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="62"><net_src comp="51" pin="3"/><net_sink comp="37" pin=2"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="74"><net_src comp="63" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="81"><net_src comp="75" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="69" pin="3"/><net_sink comp="37" pin=4"/></net>

<net id="90"><net_src comp="82" pin="3"/><net_sink comp="37" pin=2"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="113"><net_src comp="106" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="95" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="95" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="95" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="95" pin="4"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="153"><net_src comp="137" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="141" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="106" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="106" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="106" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="171" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="102" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="181" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="186" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="202"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="203" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="217"><net_src comp="102" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="6" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="102" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="219" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="213" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="225" pin="2"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="243" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="257"><net_src comp="37" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="37" pin="7"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="270"><net_src comp="265" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="274"><net_src comp="102" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="280"><net_src comp="118" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="6" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="118" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="12" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="118" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="296"><net_src comp="118" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="312"><net_src comp="131" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="317"><net_src comp="149" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="328"><net_src comp="161" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="335"><net_src comp="30" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="340"><net_src comp="37" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="345"><net_src comp="43" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="350"><net_src comp="51" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="37" pin=2"/></net>

<net id="358"><net_src comp="282" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="363"><net_src comp="75" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="368"><net_src comp="297" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="302" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {7 }
 - Input state : 
	Port: chi : A | {3 4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln372 : 1
		y : 1
		br_ln372 : 2
		zext_ln374_4 : 1
		shl_ln : 1
		add_ln374_1 : 2
	State 3
		icmp_ln373 : 1
		x : 1
		br_ln373 : 2
		zext_ln374_5 : 1
		add_ln374 : 2
		zext_ln374 : 3
		A_addr : 4
		A_load : 5
	State 4
		zext_ln374_6 : 1
		add_ln374_2 : 2
		zext_ln374_1 : 3
		A_addr_15 : 4
		A_load_3 : 5
		icmp_ln374_1 : 1
		select_ln374_1 : 2
		zext_ln374_7 : 3
		add_ln374_4 : 4
		zext_ln374_2 : 5
		A_addr_16 : 6
		A_load_4 : 7
	State 5
		xor_ln374 : 1
		and_ln374 : 1
		xor_ln374_1 : 1
		C_addr : 1
		store_ln374 : 1
	State 6
		icmp_ln375 : 1
		x_9 : 1
		br_ln375 : 2
		zext_ln376 : 1
		C_addr_3 : 2
		C_load : 3
		zext_ln376_2 : 1
		add_ln376 : 2
	State 7
		A_addr_17 : 1
		store_ln376 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |        y_fu_131       |    0    |    12   |
|          |   add_ln374_1_fu_149  |    0    |    15   |
|          |        x_fu_161       |    0    |    12   |
|          |    add_ln374_fu_171   |    0    |    15   |
|    add   |   add_ln374_2_fu_203  |    0    |    15   |
|          |   add_ln374_3_fu_213  |    0    |    12   |
|          |   add_ln374_6_fu_225  |    0    |    12   |
|          |   add_ln374_4_fu_243  |    0    |    15   |
|          |       x_9_fu_282      |    0    |    12   |
|          |    add_ln376_fu_297   |    0    |    15   |
|----------|-----------------------|---------|---------|
|          |   xor_ln374_2_fu_186  |    0    |    3    |
|    xor   |    xor_ln374_fu_253   |    0    |    64   |
|          |   xor_ln374_1_fu_265  |    0    |    64   |
|----------|-----------------------|---------|---------|
|    and   |    and_ln374_fu_259   |    0    |    64   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln372_fu_125   |    0    |    9    |
|          |   icmp_ln373_fu_155   |    0    |    9    |
|   icmp   |   icmp_ln374_fu_181   |    0    |    9    |
|          |  icmp_ln374_1_fu_219  |    0    |    9    |
|          |   icmp_ln375_fu_276   |    0    |    9    |
|----------|-----------------------|---------|---------|
|  select  |  select_ln374_fu_192  |    0    |    3    |
|          | select_ln374_1_fu_231 |    0    |    3    |
|----------|-----------------------|---------|---------|
|          |  zext_ln374_4_fu_137  |    0    |    0    |
|          |  zext_ln374_5_fu_167  |    0    |    0    |
|          |   zext_ln374_fu_176   |    0    |    0    |
|          |  zext_ln374_6_fu_199  |    0    |    0    |
|          |  zext_ln374_1_fu_208  |    0    |    0    |
|   zext   |  zext_ln374_7_fu_239  |    0    |    0    |
|          |  zext_ln374_2_fu_248  |    0    |    0    |
|          |  zext_ln374_3_fu_271  |    0    |    0    |
|          |   zext_ln376_fu_288   |    0    |    0    |
|          |  zext_ln376_2_fu_293  |    0    |    0    |
|          |  zext_ln376_1_fu_302  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_141     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   381   |
|----------|-----------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  C |    0   |   128  |    5   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   128  |    5   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| A_addr_15_reg_342 |    5   |
| A_addr_16_reg_347 |    5   |
|   A_addr_reg_332  |    5   |
|   A_load_reg_337  |   64   |
|  C_addr_3_reg_360 |    3   |
|add_ln374_1_reg_314|    5   |
| add_ln376_reg_365 |    5   |
|    x_0_reg_102    |    3   |
|    x_1_reg_114    |    3   |
|    x_9_reg_355    |    3   |
|     x_reg_325     |    3   |
|     y_0_reg_91    |    3   |
|     y_reg_309     |    3   |
+-------------------+--------+
|       Total       |   110  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_37 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_37 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_69 |  p0  |   3  |   3  |    9   ||    15   |
|    x_0_reg_102   |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   35   ||  5.807  ||    60   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   381  |    -   |
|   Memory  |    0   |    -   |   128  |    5   |    0   |
|Multiplexer|    -   |    5   |    -   |   60   |    -   |
|  Register |    -   |    -   |   110  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   238  |   446  |    0   |
+-----------+--------+--------+--------+--------+--------+
