INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Estudio/Lenguajes-descriptivos-de-hardware/repo/verilog/TP-5-Integrador/TP-5-Integrador.srcs/sources_1/new/LUTCOMB3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUTCOMB3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Estudio/Lenguajes-descriptivos-de-hardware/repo/verilog/TP-5-Integrador/TP-5-Integrador.srcs/sim_1/new/LUTCOMB3_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUTCOMB3_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Estudio/Lenguajes-descriptivos-de-hardware/repo/verilog/TP-5-Integrador/TP-5-Integrador.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
