[INF:CM0023] Creating log file ../../build/regression/UnsizedArray/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<36> s<35> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<3> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<3> l<1:8> el<1:11>
n<> u<3> t<Module_ansi_header> p<33> c<1> s<32> l<1:1> el<1:12>
n<> u<4> t<IntegerAtomType_Byte> p<5> l<2:4> el<2:8>
n<> u<5> t<Data_type> p<26> c<4> s<25> l<2:4> el<2:8>
n<b> u<6> t<StringConst> p<24> s<8> l<2:9> el<2:10>
n<> u<7> t<Unsized_dimension> p<8> l<2:10> el<2:12>
n<> u<8> t<Variable_dimension> p<24> c<7> s<23> l<2:10> el<2:12>
n<1> u<9> t<IntConst> p<10> l<2:16> el<2:17>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:16> el<2:17>
n<> u<11> t<Primary> p<12> c<10> l<2:16> el<2:17>
n<> u<12> t<Expression> p<21> c<11> s<16> l<2:16> el<2:17>
n<1> u<13> t<IntConst> p<14> l<2:19> el<2:20>
n<> u<14> t<Primary_literal> p<15> c<13> l<2:19> el<2:20>
n<> u<15> t<Primary> p<16> c<14> l<2:19> el<2:20>
n<> u<16> t<Expression> p<21> c<15> s<20> l<2:19> el<2:20>
n<1> u<17> t<IntConst> p<18> l<2:22> el<2:23>
n<> u<18> t<Primary_literal> p<19> c<17> l<2:22> el<2:23>
n<> u<19> t<Primary> p<20> c<18> l<2:22> el<2:23>
n<> u<20> t<Expression> p<21> c<19> l<2:22> el<2:23>
n<> u<21> t<Concatenation> p<22> c<12> l<2:15> el<2:24>
n<> u<22> t<Primary> p<23> c<21> l<2:15> el<2:24>
n<> u<23> t<Expression> p<24> c<22> l<2:15> el<2:24>
n<> u<24> t<Variable_decl_assignment> p<25> c<6> l<2:9> el<2:24>
n<> u<25> t<List_of_variable_decl_assignments> p<26> c<24> l<2:9> el<2:24>
n<> u<26> t<Variable_declaration> p<27> c<5> l<2:4> el<2:25>
n<> u<27> t<Data_declaration> p<28> c<26> l<2:4> el<2:25>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<2:4> el<2:25>
n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<2:4> el<2:25>
n<> u<30> t<Module_common_item> p<31> c<29> l<2:4> el<2:25>
n<> u<31> t<Module_or_generate_item> p<32> c<30> l<2:4> el<2:25>
n<> u<32> t<Non_port_module_item> p<33> c<31> l<2:4> el<2:25>
n<> u<33> t<Module_declaration> p<34> c<3> l<1:1> el<4:10>
n<> u<34> t<Description> p<35> c<33> l<1:1> el<4:10>
n<> u<35> t<Source_text> p<36> c<34> l<1:1> el<4:10>
n<> u<36> t<Top_level_rule> l<1:1> el<5:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/UnsizedArray/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/UnsizedArray/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/UnsizedArray/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:4:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.b), line:2:9, endln:2:10, parent:work@top
    |vpiName:b
    |vpiFullName:work@top.b
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:4:10
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.b), line:2:9, endln:2:12, parent:work@top
    |vpiSize:1
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiRandType:1
    |vpiVisibility:1
    |vpiExpr:
    \_operation: , line:2:15, endln:2:24
      |vpiOpType:33
      |vpiOperand:
      \_constant: , line:2:16, endln:2:17
        |vpiDecompile:1
        |vpiSize:8
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:2:19, endln:2:20
        |vpiDecompile:1
        |vpiSize:8
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:2:22, endln:2:23
        |vpiDecompile:1
        |vpiSize:8
        |UINT:1
        |vpiConstType:9
    |vpiArrayType:2
    |vpiReg:
    \_byte_var: (work@top.b), line:2:9, endln:2:10, parent:work@top.b
      |vpiTypespec:
      \_byte_typespec: , line:2:4, endln:2:8
        |vpiSigned:1
      |vpiFullName:work@top.b
      |vpiExpr:
      \_operation: , line:2:15, endln:2:24
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/UnsizedArray/dut.sv | ${SURELOG_DIR}/build/regression/UnsizedArray/roundtrip/dut_000.sv | 1 | 4 | 

