---
title: "Procesador con pipeline"
description: "Control de DATA hazards (stall y forwarding)"
date: "2023/10/05"
picture: "pipeline_processor.png"
link: "https://github.com/helcsnewsxd/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador"
tools: ["system-verilog", "assembly", "python"]
---
