--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml adder3.twx adder3.ncd -o adder3.twr adder3.pcf -ucf
pins.ucf

Design file:              adder3.ncd
Physical constraint file: adder3.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |CO             |   11.708|
A<0>           |S<0>           |    7.203|
A<0>           |S<1>           |    8.475|
A<0>           |S<2>           |   11.542|
A<1>           |CO             |    8.803|
A<1>           |S<1>           |    8.235|
A<1>           |S<2>           |    8.637|
A<2>           |CO             |    7.705|
A<2>           |S<2>           |    7.360|
B<0>           |CO             |   11.696|
B<0>           |S<0>           |    7.155|
B<0>           |S<1>           |    8.463|
B<0>           |S<2>           |   11.530|
B<1>           |CO             |    8.539|
B<1>           |S<1>           |    7.942|
B<1>           |S<2>           |    8.373|
B<2>           |CO             |    8.093|
B<2>           |S<2>           |    7.830|
CI             |CO             |   11.639|
CI             |S<0>           |    7.134|
CI             |S<1>           |    8.406|
CI             |S<2>           |   11.473|
---------------+---------------+---------+


Analysis completed Sun Oct 14 16:19:52 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



