Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'top_level'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o top_level_map.ncd top_level.ngd top_level.pcf 
Target Device  : xc6slx45
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Aug  7 07:20:30 2014

Interim Summary
---------------
Slice Logic Utilization:
  Number of Slice Registers:                12,083 out of  54,576   22%
    Number used as Flip Flops:              12,083
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     38,273 out of  27,288  140% (OVERMAPPED)
    Number used as logic:                   38,170 out of  27,288  139% (OVERMAPPED)
      Number using O6 output only:          33,712
      Number using O5 output only:             636
      Number using O5 and O6:                3,822
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   6,408    0%
    Number used exclusively as route-thrus:    103
      Number with same-slice register load:      0
      Number with same-slice carry load:       103
      Number with other load:                    0

Slice Logic Distribution:
  Number of MUXCYs used:                     5,568 out of  13,644   40%
  Number of LUT Flip Flop pairs used:       41,472
    Number with an unused Flip Flop:        31,256 out of  41,472   75%
    Number with an unused LUT:               3,199 out of  41,472    7%
    Number of fully used LUT-FF pairs:       7,017 out of  41,472   16%
    Number of unique control sets:             582
    Number of slice register sites lost
      to control set restrictions:           1,333 out of  54,576    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        33 out of     218   15%
    Number of LOCed IOBs:                       33 out of      33  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of     116    0%
  Number of RAMB8BWERs:                          0 out of     232    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       1 out of      16    6%
    Number used as BUFGs:                        1
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     376    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     376    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      58    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       4    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Design Summary
--------------
Number of errors   :   3
Number of warnings :   0

Section 1 - Errors
------------------
ERROR:Place:836 - Not enough free sites available for the components of the
   following type(s).
      LUT   	Number of Components 64276   	Number of Sites 54576

ERROR:Place:375 - The design does not fit in device.
    Total LUT Utilization      : 76546 out of 54576
    LUTs used as Logic         : 76546
    LUTs used as Memory        : 0
    FF Utilization             : 12083 out of 54576


ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).

Section 4 - Removed Logic Summary
---------------------------------
 292 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		sad_wrappings/XST_GND
VCC 		sad_wrappings/XST_VCC
GND 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[0].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[0].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[0].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[10].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[10].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[10].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[11].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[11].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[11].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[12].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[12].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[12].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[13].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[13].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[13].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[14].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[14].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[14].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[15].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[15].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[15].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[1].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[1].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[1].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[2].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[2].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[2].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[3].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[3].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[3].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[4].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[4].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[4].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[5].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[5].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[5].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[6].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[6].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[6].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[7].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[7].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[7].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[8].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[8].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[8].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[9].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[9].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[4].g_signed_sad_calc[9].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[0].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[0].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[0].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[10].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[10].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[10].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[11].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[11].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[11].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[12].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[12].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[12].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[13].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[13].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[13].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[14].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[14].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[14].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[15].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[15].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[15].i_sad_alg_7x7/subber/blk00
000001/blk00000002
GND 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[1].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[1].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[1].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[2].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[2].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[2].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[3].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[3].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[3].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[4].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[4].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[4].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[5].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[5].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[5].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[6].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[6].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[6].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[7].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[7].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[7].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[8].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[8].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[8].i_sad_alg_7x7/subber/blk000
00001/blk00000002
GND 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[9].i_sad_alg_7x7/XST_GND
VCC 		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[9].i_sad_alg_7x7/XST_VCC
VCC
		sad_wrappings/g_signed_sad[5].g_signed_sad_calc[9].i_sad_alg_7x7/subber/blk000
00001/blk00000002

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

