/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [23:0] _01_;
  reg [7:0] _02_;
  wire [10:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [15:0] celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [21:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_3z[0] | celloutsig_1_1z[7];
  assign celloutsig_1_18z = celloutsig_1_4z[1] | celloutsig_1_10z[5];
  assign celloutsig_0_6z = _00_ | in_data[52];
  assign celloutsig_0_4z = celloutsig_0_0z ^ celloutsig_0_3z[2];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 24'h000000;
    else _01_ <= { in_data[25:4], celloutsig_0_4z, celloutsig_0_2z };
  reg [10:0] _09_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _09_ <= 11'h000;
    else _09_ <= in_data[74:64];
  assign { _03_[10:9], _00_, _03_[7:0] } = _09_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 8'h00;
    else _02_ <= { celloutsig_0_16z[2:1], celloutsig_0_16z };
  assign celloutsig_1_9z = in_data[102:100] & in_data[112:110];
  assign celloutsig_0_16z = { in_data[86:82], celloutsig_0_5z } & { celloutsig_0_13z[2:1], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_2z = { in_data[157:139], celloutsig_1_0z } == { celloutsig_1_1z[8:0], celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[126:115] > in_data[151:140];
  assign celloutsig_1_19z = { celloutsig_1_12z[21:2], celloutsig_1_17z } > { celloutsig_1_4z[2:0], celloutsig_1_12z, celloutsig_1_16z };
  assign celloutsig_0_11z = { celloutsig_0_3z[5:1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_8z } > { _03_[10], celloutsig_0_9z[9:7], celloutsig_0_9z[7], celloutsig_0_9z[5:3], celloutsig_0_9z[5:4], celloutsig_0_9z[5], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_8z = in_data[93:89] <= in_data[59:55];
  assign celloutsig_0_27z = { _01_[18:13], celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_6z } <= { _02_, celloutsig_0_8z };
  assign celloutsig_1_16z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_7z } && { celloutsig_1_1z[9:1], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_2z = { _03_[10:9], _00_, _03_[7:3], celloutsig_0_0z, celloutsig_0_0z } < { _03_[10:9], _00_, _03_[7:1] };
  assign celloutsig_0_5z = { _03_[9], _00_, _03_[7:4] } < in_data[72:67];
  assign celloutsig_0_14z = { celloutsig_0_9z[9:7], celloutsig_0_9z[7], celloutsig_0_9z[5], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_2z } < { in_data[73:70], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_0_26z = celloutsig_0_9z[5] & ~(celloutsig_0_13z[0]);
  assign celloutsig_1_1z = in_data[160:150] * { in_data[180:171], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[176:174] * { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = in_data[132:120] * { celloutsig_1_9z[2:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_8z = ~ { in_data[117:116], celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_13z = ~ { celloutsig_1_1z[2:0], celloutsig_1_8z };
  assign celloutsig_0_13z = ~ { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_29z = & { celloutsig_0_27z, celloutsig_0_21z[9:0], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_30z = ^ { _03_[2:1], celloutsig_0_29z };
  assign celloutsig_1_7z = ^ celloutsig_1_6z[5:3];
  assign celloutsig_1_12z = { in_data[129:120], celloutsig_1_1z, celloutsig_1_0z } >> { celloutsig_1_6z[3:1], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = celloutsig_1_12z[16:9] >> celloutsig_1_13z[7:0];
  assign celloutsig_1_11z = celloutsig_1_9z << celloutsig_1_3z;
  assign celloutsig_1_4z = { celloutsig_1_1z[7:4], celloutsig_1_0z, celloutsig_1_0z } <<< celloutsig_1_1z[8:3];
  assign celloutsig_1_15z = celloutsig_1_14z[6:1] <<< { celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_17z = { celloutsig_0_9z[7], celloutsig_0_9z[7], celloutsig_0_6z } >>> { _03_[9], _00_, celloutsig_0_5z };
  assign celloutsig_1_6z = { celloutsig_1_4z[5:2], celloutsig_1_0z, celloutsig_1_3z } ~^ { in_data[177:176], celloutsig_1_4z };
  assign celloutsig_0_3z = in_data[83:78] ~^ _03_[6:1];
  assign celloutsig_1_17z = { celloutsig_1_11z, celloutsig_1_11z } ~^ celloutsig_1_15z;
  assign celloutsig_0_0z = ~((in_data[76] & in_data[78]) | in_data[30]);
  assign celloutsig_0_7z = ~((celloutsig_0_3z[4] & celloutsig_0_0z) | celloutsig_0_2z);
  assign { celloutsig_0_9z[7], celloutsig_0_9z[3], celloutsig_0_9z[4], celloutsig_0_9z[9:8], celloutsig_0_9z[5] } = ~ { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z, _03_[7:6], celloutsig_0_0z };
  assign { celloutsig_0_21z[2:0], celloutsig_0_21z[13:3] } = { celloutsig_0_17z, _01_[14:4] } ~^ { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_9z[9:7], celloutsig_0_9z[7], celloutsig_0_9z[5:3], celloutsig_0_9z[5:4], celloutsig_0_9z[5] };
  assign _03_[8] = _00_;
  assign celloutsig_0_21z[15:14] = 2'h3;
  assign { celloutsig_0_9z[6], celloutsig_0_9z[2:0] } = { celloutsig_0_9z[7], celloutsig_0_9z[5:4], celloutsig_0_9z[5] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
