#
# Copyright 2014, Broadcom Corporation
# All Rights Reserved.
#
# This is UNPUBLISHED PROPRIETARY SOURCE CODE of Broadcom Corporation;
# the contents of this file may not be disclosed to third parties, copied
# or duplicated in any form, in whole or in part, without the prior
# written permission of Broadcom Corporation.
#
# script for BCM439x

set CHIP_SRAM1_START   0x00140000
set CHIP_SRAM1_SIZE    0x00020000
set CHIP_SRAM2_START   0x00200000
set CHIP_SRAM2_SIZE    0x00014000
set CHIP_RAM_START  [expr $CHIP_SRAM2_START]

if { [info exists CHIPNAME] } {
   set  _CHIPNAME $CHIPNAME
} else {
   set  _CHIPNAME BCM439x
}

if { [info exists ENDIAN] } {
   set  _ENDIAN $ENDIAN
} else {
   set  _ENDIAN little
}

# Work-area is a space in RAM used for flash programming
# By default use 64kB
if { [info exists WORKAREASIZE] } {
   set  _WORKAREASIZE $WORKAREASIZE
} else {
   set  _WORKAREASIZE 0x10000
}

# JTAG speed should be <= F_CPU/6. F_CPU after reset is 8MHz, so use F_JTAG = 1MHz
#
# Since we may be running of an RC oscilator, we crank down the speed a
# bit more to be on the safe side. Perhaps superstition, but if are
# running off a crystal, we can run closer to the limit. Note
# that there can be a pretty wide band where things are more or less stable.
adapter_khz 100

adapter_nsrst_delay 100
jtag_ntrst_delay 100
reset_config trst_and_srst

#jtag scan chain
if { [info exists CPUTAPID ] } {
   set _CPUTAPID $CPUTAPID
} else {
  # Section 32.6.3 - corresponds to Cortex-M3 r2p0
   set _CPUTAPID 0x4ba00477
}
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID


set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_m3 -endian $_ENDIAN -chain-position $_TARGETNAME

$_TARGETNAME configure -work-area-phys $CHIP_SRAM1_START -work-area-size $_WORKAREASIZE -work-area-backup 0 -rtos auto -rtos-wipe

#shutdown OpenOCD daemon when gdb detaches
$_TARGETNAME configure -event gdb-detach {  shutdown }

$_TARGETNAME configure -memorymap RO 0x00000000  0x90000 ROM       "Program ROM"
$_TARGETNAME configure -memorymap RO 0x00260000   0x8000 DROM      "Data ROM"
$_TARGETNAME configure -memorymap RW 0x000D0000   0x8000 PCHRAM    "Patch RAM"
$_TARGETNAME configure -memorymap RW 0x00200000  0x28000 APPRAM    "Main App Processor RAM"
$_TARGETNAME configure -memorymap RW 0x00140000  0x20000 WLANRAMB0 "WLAN RAM block B0"
$_TARGETNAME configure -memorymap RW 0x001E0000  0x20000 WLANRAMB1 "WLAN RAM block B1"
$_TARGETNAME configure -memorymap RW 0xE0000000 0x100000 CM3REGS   "Cortex-M3 Private Peripheral Registers"
$_TARGETNAME configure -memorymap RW 0x00300000  0x70000 APPPERIP1 "Apps Processor Peripherals 1"
$_TARGETNAME configure -memorymap RW 0x00640000  0x10300 APPPERIP2 "Apps Processor Peripherals 2"
$_TARGETNAME configure -memorymap RW 0x00680000 0x17FFFF APPPERIP3 "Apps Processor Peripherals 3"

reset_config trst_and_srst srst_push_pull srst_gates_jtag connect_deassert_srst


$_TARGETNAME configure -event reset-init { reset_config trst_and_srst;  jtag_reset 1 1; sleep 100; jtag_reset 0 0; reset_config trst_only }


# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
#cortex_m3 reset_config sysresetreq


proc jtag_init {} {
    global _TARGETNAME

    # assert both resets; equivalent to power-on reset
#   jtag_reset 1 1
#   sleep 1
    jtag_reset 0 0

    # Examine scanchain
    jtag arp_init

    $_TARGETNAME arp_examine

    # Force STM32 to allow debugging whilst sleeping and in stop-mode
#   mww 0xE0042004 3

    # Set flags to cause timer based peripherals to stop during breakpoints.
#    mww 0xE0042008 0xffffffff

    jtag_reset 1 1
    sleep 1
    jtag_reset 0 0
    sleep 100
    reset_config trst_only srst_push_pull srst_gates_jtag connect_deassert_srst

    reset halt
#   soft_reset_halt

    poll on
}
