// Seed: 2786761723
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 (
    output tri   id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  wor   id_3,
    input  uwire id_4,
    output wire  id_5,
    input  tri   id_6,
    output tri   id_7,
    input  wor   id_8,
    input  wor   id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
