   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,2
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "systimer.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.SysTick_Handler,"ax",%progbits
  20              	 .align 2
  21              	 .global SysTick_Handler
  22              	 .thumb
  23              	 .thumb_func
  25              	SysTick_Handler:
  26              	.LFB131:
  27              	 .file 1 "../Dave/Generated/SYSTIMER/systimer.c"
   1:../Dave/Generated/SYSTIMER/systimer.c **** /**
   2:../Dave/Generated/SYSTIMER/systimer.c ****  * @file systimer.c
   3:../Dave/Generated/SYSTIMER/systimer.c ****  * @date 2016-08-05
   4:../Dave/Generated/SYSTIMER/systimer.c ****  * This file is generated by DAVE, User modification to this file will be overwritten at the next c
   5:../Dave/Generated/SYSTIMER/systimer.c ****  *
   6:../Dave/Generated/SYSTIMER/systimer.c ****  * @cond
   7:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
   8:../Dave/Generated/SYSTIMER/systimer.c ****  * SYSTIMER v4.1.16 - The SYSTIMER APP uses the SysTick interrupt to call user functions periodical
   9:../Dave/Generated/SYSTIMER/systimer.c ****  *                   rate or after a given period of time expires.
  10:../Dave/Generated/SYSTIMER/systimer.c ****  *
  11:../Dave/Generated/SYSTIMER/systimer.c ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  12:../Dave/Generated/SYSTIMER/systimer.c ****  * All rights reserved.
  13:../Dave/Generated/SYSTIMER/systimer.c ****  *
  14:../Dave/Generated/SYSTIMER/systimer.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  15:../Dave/Generated/SYSTIMER/systimer.c ****  * following conditions are met:
  16:../Dave/Generated/SYSTIMER/systimer.c ****  *
  17:../Dave/Generated/SYSTIMER/systimer.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  18:../Dave/Generated/SYSTIMER/systimer.c ****  *   disclaimer.
  19:../Dave/Generated/SYSTIMER/systimer.c ****  *
  20:../Dave/Generated/SYSTIMER/systimer.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  21:../Dave/Generated/SYSTIMER/systimer.c ****  *   disclaimer in the documentation and/or other materials provided with the distribution.
  22:../Dave/Generated/SYSTIMER/systimer.c ****  *
  23:../Dave/Generated/SYSTIMER/systimer.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  24:../Dave/Generated/SYSTIMER/systimer.c ****  *   products derived from this software without specific prior written permission.
  25:../Dave/Generated/SYSTIMER/systimer.c ****  *
  26:../Dave/Generated/SYSTIMER/systimer.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  27:../Dave/Generated/SYSTIMER/systimer.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  28:../Dave/Generated/SYSTIMER/systimer.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  29:../Dave/Generated/SYSTIMER/systimer.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  30:../Dave/Generated/SYSTIMER/systimer.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  31:../Dave/Generated/SYSTIMER/systimer.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  32:../Dave/Generated/SYSTIMER/systimer.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  33:../Dave/Generated/SYSTIMER/systimer.c ****  *
  34:../Dave/Generated/SYSTIMER/systimer.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  35:../Dave/Generated/SYSTIMER/systimer.c ****  * with Infineon Technologies AG (dave@infineon.com).
  36:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
  37:../Dave/Generated/SYSTIMER/systimer.c ****  *
  38:../Dave/Generated/SYSTIMER/systimer.c ****  * Change History
  39:../Dave/Generated/SYSTIMER/systimer.c ****  * --------------
  40:../Dave/Generated/SYSTIMER/systimer.c ****  *
  41:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-02-16:
  42:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Initial version.<br>
  43:../Dave/Generated/SYSTIMER/systimer.c ****  *
  44:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-05-19:
  45:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Structure name changed from SYSTIMER_TimerObject to SYSTIMER_OBJECT_t and SYSTIMER_INIT_t 
  46:../Dave/Generated/SYSTIMER/systimer.c ****  *       also changed its parameter name.<br>
  47:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Enum name changed from SYSTIMER_TimerStateType, SYSTIMER_TimerType to SYSTIMER_STATE_t and
  48:../Dave/Generated/SYSTIMER/systimer.c ****  *       And also changed its parameter name.<br>
  49:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Supported new APIs SYSTIMER_GetTimerState() and  SYSTIMER_GetTickCount().<br>
  50:../Dave/Generated/SYSTIMER/systimer.c ****  *
  51:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-05-29:
  52:../Dave/Generated/SYSTIMER/systimer.c ****  *     - SYSTIMER_TICK_PERIOD_US macro is used for calculation purpose in SYSTIMER_CreateTimer and
  53:../Dave/Generated/SYSTIMER/systimer.c ****  *       SYSTIMER_RestartTimer APIs<br>
  54:../Dave/Generated/SYSTIMER/systimer.c ****  *
  55:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-07-31:
  56:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Fixed return value issues for APIs SYSTIMER_StartTimer(), SYSTIMER_StopTimer(), SYSTIMER_R
  57:../Dave/Generated/SYSTIMER/systimer.c ****  *       and SYSTIMER_DeleteTimer().<br>
  58:../Dave/Generated/SYSTIMER/systimer.c ****  *
  59:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-08-25:
  60:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Fixed GUI tool tip issues. Updated SYSTIMER.h file for help documentation range mistakes.<
  61:../Dave/Generated/SYSTIMER/systimer.c ****  *       Support for XMC4700 / XMC4800 added.
  62:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Removed CPU_CTRL_XMC1_Init / CPU_CTRL_XMC4_Init function call.
  63:../Dave/Generated/SYSTIMER/systimer.c ****  *
  64:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-09-29:
  65:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Fixed wrong parameter check in the CreateTimer API.
  66:../Dave/Generated/SYSTIMER/systimer.c ****  *       CreateTimer return 0 (indicates error) if the requested timer has a period less than the S
  67:../Dave/Generated/SYSTIMER/systimer.c ****  *
  68:../Dave/Generated/SYSTIMER/systimer.c ****  * 2016-08-05:
  69:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Fixed reentracy problems when using SYSTIMER_StopTimer
  70:../Dave/Generated/SYSTIMER/systimer.c ****  *
  71:../Dave/Generated/SYSTIMER/systimer.c ****  * 2016-12-12:
  72:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Fixed reentracy problems when modifying the global list of timers from ISR routines.
  73:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Added SYSTIMER_CreateTimerFromISR(), SYSTIMER_StartTimerFromISR(), SYSTIMER_StopTimerFromI
  74:../Dave/Generated/SYSTIMER/systimer.c ****  *
  75:../Dave/Generated/SYSTIMER/systimer.c ****  * @endcond
  76:../Dave/Generated/SYSTIMER/systimer.c ****  *
  77:../Dave/Generated/SYSTIMER/systimer.c ****  */
  78:../Dave/Generated/SYSTIMER/systimer.c **** /**************************************************************************************************
  79:../Dave/Generated/SYSTIMER/systimer.c ****  * HEADER FILES
  80:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
  81:../Dave/Generated/SYSTIMER/systimer.c **** 
  82:../Dave/Generated/SYSTIMER/systimer.c **** /* Included to access APP data structure, functions & enumerations */
  83:../Dave/Generated/SYSTIMER/systimer.c **** #include "systimer.h"
  84:../Dave/Generated/SYSTIMER/systimer.c **** 
  85:../Dave/Generated/SYSTIMER/systimer.c **** /**************************************************************************************************
  86:../Dave/Generated/SYSTIMER/systimer.c ****  * MACROS
  87:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
  88:../Dave/Generated/SYSTIMER/systimer.c **** 
  89:../Dave/Generated/SYSTIMER/systimer.c **** #define HW_TIMER_ADDITIONAL_CNT (1U)
  90:../Dave/Generated/SYSTIMER/systimer.c **** 
  91:../Dave/Generated/SYSTIMER/systimer.c **** /**************************************************************************************************
  92:../Dave/Generated/SYSTIMER/systimer.c ****  * LOCAL DATA
  93:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
  94:../Dave/Generated/SYSTIMER/systimer.c **** /* SYSTIMER_OBJECT structure acts as the timer control block */
  95:../Dave/Generated/SYSTIMER/systimer.c **** 
  96:../Dave/Generated/SYSTIMER/systimer.c **** typedef struct SYSTIMER_OBJECT
  97:../Dave/Generated/SYSTIMER/systimer.c **** {
  98:../Dave/Generated/SYSTIMER/systimer.c ****   struct SYSTIMER_OBJECT *next; /**< pointer to next timer control block */
  99:../Dave/Generated/SYSTIMER/systimer.c ****   struct SYSTIMER_OBJECT *prev; /**< Pointer to previous timer control block */
 100:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_CALLBACK_t callback; /**< Callback function pointer */
 101:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_MODE_t mode; /**< timer Type (single shot or periodic) */
 102:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATE_t state; /**< timer state */
 103:../Dave/Generated/SYSTIMER/systimer.c ****   void *args; /**< Parameter to callback function */
 104:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t id; /**< timer ID */
 105:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t count; /**< timer count value */
 106:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t reload; /**< timer Reload count value */
 107:../Dave/Generated/SYSTIMER/systimer.c ****   bool delete_swtmr; /**< To delete the timer */
 108:../Dave/Generated/SYSTIMER/systimer.c **** } SYSTIMER_OBJECT_t;
 109:../Dave/Generated/SYSTIMER/systimer.c **** 
 110:../Dave/Generated/SYSTIMER/systimer.c **** /** Table which save timer control block. */
 111:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_OBJECT_t g_timer_tbl[SYSTIMER_CFG_MAX_TMR];
 112:../Dave/Generated/SYSTIMER/systimer.c **** 
 113:../Dave/Generated/SYSTIMER/systimer.c **** /* The header of the timer Control list. */
 114:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_OBJECT_t *g_timer_list = NULL;
 115:../Dave/Generated/SYSTIMER/systimer.c **** 
 116:../Dave/Generated/SYSTIMER/systimer.c **** /* Timer ID tracker */
 117:../Dave/Generated/SYSTIMER/systimer.c **** uint32_t g_timer_tracker = 0U;
 118:../Dave/Generated/SYSTIMER/systimer.c **** 
 119:../Dave/Generated/SYSTIMER/systimer.c **** /* SysTick counter */
 120:../Dave/Generated/SYSTIMER/systimer.c **** volatile uint32_t g_systick_count = 0U;
 121:../Dave/Generated/SYSTIMER/systimer.c **** 
 122:../Dave/Generated/SYSTIMER/systimer.c **** /**************************************************************************************************
 123:../Dave/Generated/SYSTIMER/systimer.c ****  * LOCAL ROUTINES
 124:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
 125:../Dave/Generated/SYSTIMER/systimer.c **** 
 126:../Dave/Generated/SYSTIMER/systimer.c **** /*
 127:../Dave/Generated/SYSTIMER/systimer.c ****  * This function is called to insert a timer into the timer list.
 128:../Dave/Generated/SYSTIMER/systimer.c ****  */
 129:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lInsertTimerList(uint32_t tbl_index);
 130:../Dave/Generated/SYSTIMER/systimer.c **** 
 131:../Dave/Generated/SYSTIMER/systimer.c **** /*
 132:../Dave/Generated/SYSTIMER/systimer.c ****  * This function is called to remove a timer from the timer list.
 133:../Dave/Generated/SYSTIMER/systimer.c ****  */
 134:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lRemoveTimerList(uint32_t tbl_index);
 135:../Dave/Generated/SYSTIMER/systimer.c **** 
 136:../Dave/Generated/SYSTIMER/systimer.c **** /*
 137:../Dave/Generated/SYSTIMER/systimer.c ****  * Handler function  called from SysTick event handler.
 138:../Dave/Generated/SYSTIMER/systimer.c ****  */
 139:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lTimerHandler(void);
 140:../Dave/Generated/SYSTIMER/systimer.c **** 
 141:../Dave/Generated/SYSTIMER/systimer.c **** /*
 142:../Dave/Generated/SYSTIMER/systimer.c ****  * SysTick handler which is the main interrupt service routine to service the
 143:../Dave/Generated/SYSTIMER/systimer.c ****  * system timer's configured
 144:../Dave/Generated/SYSTIMER/systimer.c ****  */
 145:../Dave/Generated/SYSTIMER/systimer.c **** void SysTick_Handler(void);
 146:../Dave/Generated/SYSTIMER/systimer.c **** 
 147:../Dave/Generated/SYSTIMER/systimer.c **** /**************************************************************************************************
 148:../Dave/Generated/SYSTIMER/systimer.c **** * API IMPLEMENTATION
 149:../Dave/Generated/SYSTIMER/systimer.c **** ***************************************************************************************************
 150:../Dave/Generated/SYSTIMER/systimer.c **** /*
 151:../Dave/Generated/SYSTIMER/systimer.c ****  * This function is called to insert a timer into the timer list.
 152:../Dave/Generated/SYSTIMER/systimer.c ****  */
 153:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lInsertTimerList(uint32_t tbl_index)
 154:../Dave/Generated/SYSTIMER/systimer.c **** {
 155:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_OBJECT_t *object_ptr;
 156:../Dave/Generated/SYSTIMER/systimer.c ****   int32_t delta_ticks;
 157:../Dave/Generated/SYSTIMER/systimer.c ****   int32_t timer_count;
 158:../Dave/Generated/SYSTIMER/systimer.c ****   bool found_flag = false;
 159:../Dave/Generated/SYSTIMER/systimer.c ****    /* Get timer time */
 160:../Dave/Generated/SYSTIMER/systimer.c ****   timer_count = (int32_t)g_timer_tbl[tbl_index].count;
 161:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check if Timer list is NULL */
 162:../Dave/Generated/SYSTIMER/systimer.c ****   if (NULL == g_timer_list)
 163:../Dave/Generated/SYSTIMER/systimer.c ****   {
 164:../Dave/Generated/SYSTIMER/systimer.c ****     /* Set this as first Timer */
 165:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list = &g_timer_tbl[tbl_index];
 166:../Dave/Generated/SYSTIMER/systimer.c ****   }
 167:../Dave/Generated/SYSTIMER/systimer.c ****   /* If not, find the correct place, and insert the specified timer */
 168:../Dave/Generated/SYSTIMER/systimer.c ****   else
 169:../Dave/Generated/SYSTIMER/systimer.c ****   {
 170:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr = g_timer_list;
 171:../Dave/Generated/SYSTIMER/systimer.c ****     /* Get timer tick */
 172:../Dave/Generated/SYSTIMER/systimer.c ****     delta_ticks = timer_count;
 173:../Dave/Generated/SYSTIMER/systimer.c ****     /* Find correct place for inserting the timer */
 174:../Dave/Generated/SYSTIMER/systimer.c ****     while ((NULL != object_ptr) && (false == found_flag))
 175:../Dave/Generated/SYSTIMER/systimer.c ****     {
 176:../Dave/Generated/SYSTIMER/systimer.c ****       /* Get timer Count Difference */
 177:../Dave/Generated/SYSTIMER/systimer.c ****       delta_ticks -= (int32_t)object_ptr->count;
 178:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for delta ticks < 0 */
 179:../Dave/Generated/SYSTIMER/systimer.c ****       if (delta_ticks <= 0)
 180:../Dave/Generated/SYSTIMER/systimer.c ****       {
 181:../Dave/Generated/SYSTIMER/systimer.c ****         /* Check If head item */
 182:../Dave/Generated/SYSTIMER/systimer.c ****         if (NULL != object_ptr->prev)
 183:../Dave/Generated/SYSTIMER/systimer.c ****         {
 184:../Dave/Generated/SYSTIMER/systimer.c ****           /* If Insert to list */
 185:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->prev->next = &g_timer_tbl[tbl_index];
 186:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].prev = object_ptr->prev;
 187:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].next = object_ptr;
 188:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->prev = &g_timer_tbl[tbl_index];
 189:../Dave/Generated/SYSTIMER/systimer.c ****         }
 190:../Dave/Generated/SYSTIMER/systimer.c ****         else
 191:../Dave/Generated/SYSTIMER/systimer.c ****         {
 192:../Dave/Generated/SYSTIMER/systimer.c ****           /* Set Timer as first item */
 193:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].next = g_timer_list;
 194:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_list->prev = &g_timer_tbl[tbl_index];
 195:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_list = &g_timer_tbl[tbl_index];
 196:../Dave/Generated/SYSTIMER/systimer.c ****         }
 197:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[tbl_index].count = g_timer_tbl[tbl_index].next->count + (uint32_t)delta_ticks;
 198:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[tbl_index].next->count  -= g_timer_tbl[tbl_index].count;
 199:../Dave/Generated/SYSTIMER/systimer.c ****         found_flag = true;
 200:../Dave/Generated/SYSTIMER/systimer.c ****       }
 201:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for last item in list */
 202:../Dave/Generated/SYSTIMER/systimer.c ****       else
 203:../Dave/Generated/SYSTIMER/systimer.c ****       {
 204:../Dave/Generated/SYSTIMER/systimer.c ****         if ((delta_ticks > 0) && (NULL == object_ptr->next))
 205:../Dave/Generated/SYSTIMER/systimer.c ****         {
 206:../Dave/Generated/SYSTIMER/systimer.c ****           /* Yes, insert into */
 207:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].prev = object_ptr;
 208:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->next = &g_timer_tbl[tbl_index];
 209:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].count = (uint32_t)delta_ticks;
 210:../Dave/Generated/SYSTIMER/systimer.c ****           found_flag = true;
 211:../Dave/Generated/SYSTIMER/systimer.c ****         }
 212:../Dave/Generated/SYSTIMER/systimer.c ****       }
 213:../Dave/Generated/SYSTIMER/systimer.c ****       /* Get the next item in timer list */
 214:../Dave/Generated/SYSTIMER/systimer.c ****       object_ptr = object_ptr->next;
 215:../Dave/Generated/SYSTIMER/systimer.c ****     }
 216:../Dave/Generated/SYSTIMER/systimer.c ****   }
 217:../Dave/Generated/SYSTIMER/systimer.c **** }
 218:../Dave/Generated/SYSTIMER/systimer.c **** 
 219:../Dave/Generated/SYSTIMER/systimer.c **** /*
 220:../Dave/Generated/SYSTIMER/systimer.c ****  * This function is called to remove a timer from the timer list. 
 221:../Dave/Generated/SYSTIMER/systimer.c ****  */
 222:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lRemoveTimerList(uint32_t tbl_index)
 223:../Dave/Generated/SYSTIMER/systimer.c **** {
 224:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_OBJECT_t *object_ptr;
 225:../Dave/Generated/SYSTIMER/systimer.c ****   object_ptr = &g_timer_tbl[tbl_index];
 226:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check whether only one timer available */
 227:../Dave/Generated/SYSTIMER/systimer.c ****   if ((NULL == object_ptr->prev) && (NULL == object_ptr->next ))
 228:../Dave/Generated/SYSTIMER/systimer.c ****   {
 229:../Dave/Generated/SYSTIMER/systimer.c ****     /* set timer list as NULL */ 
 230:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list = NULL;                  
 231:../Dave/Generated/SYSTIMER/systimer.c ****   }
 232:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check if the first item in timer list */
 233:../Dave/Generated/SYSTIMER/systimer.c ****   else if (NULL == object_ptr->prev)
 234:../Dave/Generated/SYSTIMER/systimer.c ****   {
 235:../Dave/Generated/SYSTIMER/systimer.c ****     /* Remove timer from list, and reset timer list */
 236:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list  = object_ptr->next;
 237:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->prev = NULL;
 238:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->count += object_ptr->count;
 239:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 240:../Dave/Generated/SYSTIMER/systimer.c ****   }
 241:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check if the last item in timer list */
 242:../Dave/Generated/SYSTIMER/systimer.c ****   else if (NULL == object_ptr->next)
 243:../Dave/Generated/SYSTIMER/systimer.c ****   {
 244:../Dave/Generated/SYSTIMER/systimer.c ****     /* Remove timer from list */
 245:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev->next = NULL;
 246:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 247:../Dave/Generated/SYSTIMER/systimer.c ****   }
 248:../Dave/Generated/SYSTIMER/systimer.c ****   else                       
 249:../Dave/Generated/SYSTIMER/systimer.c ****   {
 250:../Dave/Generated/SYSTIMER/systimer.c ****     /* Remove timer from list */
 251:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev->next  =  object_ptr->next;
 252:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next->prev  =  object_ptr->prev;
 253:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next->count += object_ptr->count;
 254:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 255:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 256:../Dave/Generated/SYSTIMER/systimer.c ****   }
 257:../Dave/Generated/SYSTIMER/systimer.c **** }
 258:../Dave/Generated/SYSTIMER/systimer.c **** 
 259:../Dave/Generated/SYSTIMER/systimer.c **** /*
 260:../Dave/Generated/SYSTIMER/systimer.c ****  * Handler function called from SysTick event handler.
 261:../Dave/Generated/SYSTIMER/systimer.c ****  */
 262:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lTimerHandler(void)
 263:../Dave/Generated/SYSTIMER/systimer.c **** {
 264:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_OBJECT_t *object_ptr;
 265:../Dave/Generated/SYSTIMER/systimer.c ****   /* Get first item of timer list */
 266:../Dave/Generated/SYSTIMER/systimer.c ****   object_ptr = g_timer_list;
 267:../Dave/Generated/SYSTIMER/systimer.c ****   while ((NULL != object_ptr) && (0U == object_ptr->count))
 268:../Dave/Generated/SYSTIMER/systimer.c ****   {
 269:../Dave/Generated/SYSTIMER/systimer.c ****     if (true == object_ptr->delete_swtmr)
 270:../Dave/Generated/SYSTIMER/systimer.c ****     {
 271:../Dave/Generated/SYSTIMER/systimer.c ****       /* Yes, remove this timer from timer list */
 272:../Dave/Generated/SYSTIMER/systimer.c ****       SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 273:../Dave/Generated/SYSTIMER/systimer.c ****       /* Set timer status as SYSTIMER_STATE_NOT_INITIALIZED */
 274:../Dave/Generated/SYSTIMER/systimer.c ****       object_ptr->state = SYSTIMER_STATE_NOT_INITIALIZED;
 275:../Dave/Generated/SYSTIMER/systimer.c ****       /* Release resource which are hold by this timer */
 276:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tracker &= ~(1U << object_ptr->id);
 277:../Dave/Generated/SYSTIMER/systimer.c ****     }
 278:../Dave/Generated/SYSTIMER/systimer.c ****     /* Check whether timer is a one shot timer */
 279:../Dave/Generated/SYSTIMER/systimer.c ****     else if (SYSTIMER_MODE_ONE_SHOT == object_ptr->mode)
 280:../Dave/Generated/SYSTIMER/systimer.c ****     {
 281:../Dave/Generated/SYSTIMER/systimer.c ****       if (SYSTIMER_STATE_RUNNING == object_ptr->state)
 282:../Dave/Generated/SYSTIMER/systimer.c ****       {
 283:../Dave/Generated/SYSTIMER/systimer.c ****         /* Yes, remove this timer from timer list */
 284:../Dave/Generated/SYSTIMER/systimer.c ****         SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 285:../Dave/Generated/SYSTIMER/systimer.c ****         /* Set timer status as SYSTIMER_STATE_STOPPED */
 286:../Dave/Generated/SYSTIMER/systimer.c ****         object_ptr->state = SYSTIMER_STATE_STOPPED;
 287:../Dave/Generated/SYSTIMER/systimer.c ****         /* Call timer callback function */
 288:../Dave/Generated/SYSTIMER/systimer.c ****         (object_ptr->callback)(object_ptr->args);
 289:../Dave/Generated/SYSTIMER/systimer.c ****       }
 290:../Dave/Generated/SYSTIMER/systimer.c ****     }
 291:../Dave/Generated/SYSTIMER/systimer.c ****     /* Check whether timer is periodic timer */
 292:../Dave/Generated/SYSTIMER/systimer.c ****     else if (SYSTIMER_MODE_PERIODIC == object_ptr->mode)
 293:../Dave/Generated/SYSTIMER/systimer.c ****     {
 294:../Dave/Generated/SYSTIMER/systimer.c ****       if (SYSTIMER_STATE_RUNNING == object_ptr->state)
 295:../Dave/Generated/SYSTIMER/systimer.c ****       {
 296:../Dave/Generated/SYSTIMER/systimer.c ****         /* Yes, remove this timer from timer list */
 297:../Dave/Generated/SYSTIMER/systimer.c ****         SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 298:../Dave/Generated/SYSTIMER/systimer.c ****         /* Reset timer tick */
 299:../Dave/Generated/SYSTIMER/systimer.c ****         object_ptr->count = object_ptr->reload;
 300:../Dave/Generated/SYSTIMER/systimer.c ****         /* Insert timer into timer list */
 301:../Dave/Generated/SYSTIMER/systimer.c ****         SYSTIMER_lInsertTimerList((uint32_t)object_ptr->id);
 302:../Dave/Generated/SYSTIMER/systimer.c ****         /* Call timer callback function */
 303:../Dave/Generated/SYSTIMER/systimer.c ****         (object_ptr->callback)(object_ptr->args);
 304:../Dave/Generated/SYSTIMER/systimer.c ****       }
 305:../Dave/Generated/SYSTIMER/systimer.c ****     }
 306:../Dave/Generated/SYSTIMER/systimer.c ****     else
 307:../Dave/Generated/SYSTIMER/systimer.c ****     {
 308:../Dave/Generated/SYSTIMER/systimer.c ****       break;
 309:../Dave/Generated/SYSTIMER/systimer.c ****     }
 310:../Dave/Generated/SYSTIMER/systimer.c ****     /* Get first item of timer list */
 311:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr = g_timer_list;
 312:../Dave/Generated/SYSTIMER/systimer.c ****   }
 313:../Dave/Generated/SYSTIMER/systimer.c **** }
 314:../Dave/Generated/SYSTIMER/systimer.c **** 
 315:../Dave/Generated/SYSTIMER/systimer.c **** /*
 316:../Dave/Generated/SYSTIMER/systimer.c ****  *  SysTick Event Handler.
 317:../Dave/Generated/SYSTIMER/systimer.c ****  */
 318:../Dave/Generated/SYSTIMER/systimer.c **** void SysTick_Handler(void)
 319:../Dave/Generated/SYSTIMER/systimer.c **** {
  28              	 .loc 1 319 0
  29              	 .cfi_startproc
  30              	 
  31              	 
 320:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_OBJECT_t *object_ptr;
 321:../Dave/Generated/SYSTIMER/systimer.c ****   object_ptr = g_timer_list;
 322:../Dave/Generated/SYSTIMER/systimer.c ****   g_systick_count++;
  32              	 .loc 1 322 0
  33 0000 9949     	 ldr r1,.L59
 319:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_OBJECT_t *object_ptr;
  34              	 .loc 1 319 0
  35 0002 2DE9F84F 	 push {r3,r4,r5,r6,r7,r8,r9,r10,fp,lr}
  36              	.LCFI0:
  37              	 .cfi_def_cfa_offset 40
  38              	 .cfi_offset 3,-40
  39              	 .cfi_offset 4,-36
  40              	 .cfi_offset 5,-32
  41              	 .cfi_offset 6,-28
  42              	 .cfi_offset 7,-24
  43              	 .cfi_offset 8,-20
  44              	 .cfi_offset 9,-16
  45              	 .cfi_offset 10,-12
  46              	 .cfi_offset 11,-8
  47              	 .cfi_offset 14,-4
 321:../Dave/Generated/SYSTIMER/systimer.c ****   g_systick_count++;
  48              	 .loc 1 321 0
  49 0006 994D     	 ldr r5,.L59+4
  50              	 .loc 1 322 0
  51 0008 0A68     	 ldr r2,[r1]
 321:../Dave/Generated/SYSTIMER/systimer.c ****   g_systick_count++;
  52              	 .loc 1 321 0
  53 000a 2B68     	 ldr r3,[r5]
  54              	.LVL0:
  55              	 .loc 1 322 0
  56 000c 0132     	 adds r2,r2,#1
  57 000e 0A60     	 str r2,[r1]
 323:../Dave/Generated/SYSTIMER/systimer.c **** 
 324:../Dave/Generated/SYSTIMER/systimer.c ****   if (NULL != object_ptr)
  58              	 .loc 1 324 0
  59 0010 33B1     	 cbz r3,.L1
 325:../Dave/Generated/SYSTIMER/systimer.c ****   {
 326:../Dave/Generated/SYSTIMER/systimer.c ****     if (object_ptr->count > 1UL)
  60              	 .loc 1 326 0
  61 0012 9A69     	 ldr r2,[r3,#24]
  62 0014 012A     	 cmp r2,#1
  63 0016 05D9     	 bls .L4
 327:../Dave/Generated/SYSTIMER/systimer.c ****     {
 328:../Dave/Generated/SYSTIMER/systimer.c ****       object_ptr->count--;
  64              	 .loc 1 328 0
  65 0018 013A     	 subs r2,r2,#1
  66 001a 9A61     	 str r2,[r3,#24]
  67 001c BDE8F88F 	 pop {r3,r4,r5,r6,r7,r8,r9,r10,fp,pc}
  68              	.LVL1:
  69              	.L1:
  70 0020 BDE8F88F 	 pop {r3,r4,r5,r6,r7,r8,r9,r10,fp,pc}
  71              	.LVL2:
  72              	.L4:
 329:../Dave/Generated/SYSTIMER/systimer.c ****     }
 330:../Dave/Generated/SYSTIMER/systimer.c ****     else
 331:../Dave/Generated/SYSTIMER/systimer.c ****     {
 332:../Dave/Generated/SYSTIMER/systimer.c ****       object_ptr->count = 0U;
  73              	 .loc 1 332 0
  74 0024 0022     	 movs r2,#0
  75              	.LBB90:
  76              	.LBB91:
  77              	.LBB92:
  78              	.LBB93:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
  79              	 .loc 1 227 0
  80 0026 924C     	 ldr r4,.L59+8
  81              	.LBE93:
  82              	.LBE92:
  83              	.LBE91:
  84              	.LBE90:
  85              	 .loc 1 332 0
  86 0028 9A61     	 str r2,[r3,#24]
  87              	.LVL3:
  88 002a 07E0     	 b .L31
  89              	.LVL4:
  90              	.L47:
  91              	.LBB143:
  92              	.LBB142:
 281:../Dave/Generated/SYSTIMER/systimer.c ****       {
  93              	 .loc 1 281 0
  94 002c 5A7B     	 ldrb r2,[r3,#13]
  95 002e 012A     	 cmp r2,#1
  96 0030 00F0A180 	 beq .L44
  97              	.L34:
 267:../Dave/Generated/SYSTIMER/systimer.c ****   {
  98              	 .loc 1 267 0
  99 0034 9A69     	 ldr r2,[r3,#24]
 100 0036 002A     	 cmp r2,#0
 101 0038 40F0D480 	 bne .L45
 102              	.L31:
 269:../Dave/Generated/SYSTIMER/systimer.c ****     {
 103              	 .loc 1 269 0
 104 003c 93F82020 	 ldrb r2,[r3,#32]
 105 0040 002A     	 cmp r2,#0
 106 0042 6DD1     	 bne .L46
 279:../Dave/Generated/SYSTIMER/systimer.c ****     {
 107              	 .loc 1 279 0
 108 0044 197B     	 ldrb r1,[r3,#12]
 109 0046 0029     	 cmp r1,#0
 110 0048 F0D0     	 beq .L47
 292:../Dave/Generated/SYSTIMER/systimer.c ****     {
 111              	 .loc 1 292 0
 112 004a 0129     	 cmp r1,#1
 113 004c E8D1     	 bne .L1
 294:../Dave/Generated/SYSTIMER/systimer.c ****       {
 114              	 .loc 1 294 0
 115 004e 597B     	 ldrb r1,[r3,#13]
 116 0050 0129     	 cmp r1,#1
 117 0052 EFD1     	 bne .L34
 297:../Dave/Generated/SYSTIMER/systimer.c ****         /* Reset timer tick */
 118              	 .loc 1 297 0
 119 0054 5969     	 ldr r1,[r3,#20]
 120              	.LVL5:
 121              	.LBB105:
 122              	.LBB100:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 123              	 .loc 1 227 0
 124 0056 4FEAC10E 	 lsl lr,r1,#3
 125 005a 0EEB0109 	 add r9,lr,r1
 126 005e 04EB8908 	 add r8,r4,r9,lsl#2
 127 0062 D8F804A0 	 ldr r10,[r8,#4]
 128 0066 BAF1000F 	 cmp r10,#0
 129 006a 00F0D680 	 beq .L48
 242:../Dave/Generated/SYSTIMER/systimer.c ****   {
 130              	 .loc 1 242 0
 131 006e 54F82900 	 ldr r0,[r4,r9,lsl#2]
 245:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 132              	 .loc 1 245 0
 133 0072 CAF80000 	 str r0,[r10]
 242:../Dave/Generated/SYSTIMER/systimer.c ****   {
 134              	 .loc 1 242 0
 135 0076 0028     	 cmp r0,#0
 136 0078 00F0F080 	 beq .L49
 253:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 137              	 .loc 1 253 0
 138 007c 54F829E0 	 ldr lr,[r4,r9,lsl#2]
 139 0080 D8F81800 	 ldr r0,[r8,#24]
 140 0084 DEF818B0 	 ldr fp,[lr,#24]
 252:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next->count += object_ptr->count;
 141              	 .loc 1 252 0
 142 0088 CEF804A0 	 str r10,[lr,#4]
 253:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 143              	 .loc 1 253 0
 144 008c 5844     	 add r0,r0,fp
 145 008e CEF81800 	 str r0,[lr,#24]
 146 0092 2F68     	 ldr r7,[r5]
 254:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 147              	 .loc 1 254 0
 148 0094 44F82920 	 str r2,[r4,r9,lsl#2]
 255:../Dave/Generated/SYSTIMER/systimer.c ****   }
 149              	 .loc 1 255 0
 150 0098 C8F80420 	 str r2,[r8,#4]
 151              	.LVL6:
 152              	.L23:
 153              	.LBE100:
 154              	.LBE105:
 155              	.LBB106:
 156              	.LBB107:
 160:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check if Timer list is NULL */
 157              	 .loc 1 160 0
 158 009c 4FEAC10E 	 lsl lr,r1,#3
 159 00a0 0EEB0100 	 add r0,lr,r1
 160 00a4 04EB8000 	 add r0,r4,r0,lsl#2
 161              	.LBE107:
 162              	.LBE106:
 299:../Dave/Generated/SYSTIMER/systimer.c ****         /* Insert timer into timer list */
 163              	 .loc 1 299 0
 164 00a8 DA69     	 ldr r2,[r3,#28]
 165 00aa 9A61     	 str r2,[r3,#24]
 166              	.LVL7:
 167              	.LBB113:
 168              	.LBB108:
 160:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check if Timer list is NULL */
 169              	 .loc 1 160 0
 170 00ac 8069     	 ldr r0,[r0,#24]
 171              	.LVL8:
 162:../Dave/Generated/SYSTIMER/systimer.c ****   {
 172              	 .loc 1 162 0
 173 00ae 002F     	 cmp r7,#0
 174 00b0 00F0CA80 	 beq .L20
 175 00b4 D5F800C0 	 ldr ip,[r5]
 176 00b8 3A46     	 mov r2,r7
 177              	.L33:
 178              	.LVL9:
 177:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for delta ticks < 0 */
 179              	 .loc 1 177 0
 180 00ba 9769     	 ldr r7,[r2,#24]
 181              	.LVL10:
 182 00bc C01B     	 subs r0,r0,r7
 183              	.LVL11:
 179:../Dave/Generated/SYSTIMER/systimer.c ****       {
 184              	 .loc 1 179 0
 185 00be 0028     	 cmp r0,#0
 186 00c0 08DD     	 ble .L50
 187              	.L25:
 204:../Dave/Generated/SYSTIMER/systimer.c ****         {
 188              	 .loc 1 204 0
 189 00c2 1768     	 ldr r7,[r2]
 190              	.LVL12:
 191 00c4 002F     	 cmp r7,#0
 192 00c6 00F08680 	 beq .L51
 193 00ca 3A46     	 mov r2,r7
 177:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for delta ticks < 0 */
 194              	 .loc 1 177 0
 195 00cc 9769     	 ldr r7,[r2,#24]
 196              	.LVL13:
 197 00ce C01B     	 subs r0,r0,r7
 198              	.LVL14:
 179:../Dave/Generated/SYSTIMER/systimer.c ****       {
 199              	 .loc 1 179 0
 200 00d0 0028     	 cmp r0,#0
 201 00d2 F6DC     	 bgt .L25
 202              	.L50:
 182:../Dave/Generated/SYSTIMER/systimer.c ****         {
 203              	 .loc 1 182 0
 204 00d4 5768     	 ldr r7,[r2,#4]
 205 00d6 002F     	 cmp r7,#0
 206 00d8 00F08A80 	 beq .L26
 185:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].prev = object_ptr->prev;
 207              	 .loc 1 185 0
 208 00dc 0EEB0109 	 add r9,lr,r1
 209 00e0 04EB8908 	 add r8,r4,r9,lsl#2
 210 00e4 C7F80080 	 str r8,[r7]
 186:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].next = object_ptr;
 211              	 .loc 1 186 0
 212 00e8 C8F80470 	 str r7,[r8,#4]
 187:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->prev = &g_timer_tbl[tbl_index];
 213              	 .loc 1 187 0
 214 00ec 44F82920 	 str r2,[r4,r9,lsl#2]
 188:../Dave/Generated/SYSTIMER/systimer.c ****         }
 215              	 .loc 1 188 0
 216 00f0 C2F80480 	 str r8,[r2,#4]
 217              	.L27:
 197:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[tbl_index].next->count  -= g_timer_tbl[tbl_index].count;
 218              	 .loc 1 197 0
 219 00f4 7144     	 add r1,r1,lr
 220 00f6 04EB810E 	 add lr,r4,r1,lsl#2
 221 00fa 54F82110 	 ldr r1,[r4,r1,lsl#2]
 222 00fe 8A69     	 ldr r2,[r1,#24]
 223              	.LVL15:
 224 0100 1044     	 add r0,r0,r2
 225              	.LVL16:
 226 0102 CEF81800 	 str r0,[lr,#24]
 198:../Dave/Generated/SYSTIMER/systimer.c ****         found_flag = true;
 227              	 .loc 1 198 0
 228 0106 8A69     	 ldr r2,[r1,#24]
 229 0108 101A     	 subs r0,r2,r0
 230 010a 8861     	 str r0,[r1,#24]
 231              	.LVL17:
 232              	.L41:
 233 010c C5F800C0 	 str ip,[r5]
 234              	.LVL18:
 235              	.L24:
 236              	.LBE108:
 237              	.LBE113:
 303:../Dave/Generated/SYSTIMER/systimer.c ****       }
 238              	 .loc 1 303 0
 239 0110 9A68     	 ldr r2,[r3,#8]
 240 0112 1869     	 ldr r0,[r3,#16]
 241 0114 9047     	 blx r2
 242              	.LVL19:
 243 0116 2A68     	 ldr r2,[r5]
 244              	.L10:
 245              	.LVL20:
 267:../Dave/Generated/SYSTIMER/systimer.c ****   {
 246              	 .loc 1 267 0
 247 0118 002A     	 cmp r2,#0
 248 011a 81D0     	 beq .L1
 249 011c 1346     	 mov r3,r2
 250 011e 89E7     	 b .L34
 251              	.LVL21:
 252              	.L46:
 272:../Dave/Generated/SYSTIMER/systimer.c ****       /* Set timer status as SYSTIMER_STATE_NOT_INITIALIZED */
 253              	 .loc 1 272 0
 254 0120 5969     	 ldr r1,[r3,#20]
 255              	.LVL22:
 256              	.LBB114:
 257              	.LBB115:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 258              	 .loc 1 227 0
 259 0122 01EBC10E 	 add lr,r1,r1,lsl#3
 260 0126 04EB8E08 	 add r8,r4,lr,lsl#2
 261 012a D8F804C0 	 ldr ip,[r8,#4]
 262 012e BCF1000F 	 cmp ip,#0
 263 0132 41D0     	 beq .L52
 242:../Dave/Generated/SYSTIMER/systimer.c ****   {
 264              	 .loc 1 242 0
 265 0134 54F82E00 	 ldr r0,[r4,lr,lsl#2]
 245:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 266              	 .loc 1 245 0
 267 0138 CCF80000 	 str r0,[ip]
 242:../Dave/Generated/SYSTIMER/systimer.c ****   {
 268              	 .loc 1 242 0
 269 013c 0028     	 cmp r0,#0
 270 013e 53D0     	 beq .L53
 253:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 271              	 .loc 1 253 0
 272 0140 54F82E00 	 ldr r0,[r4,lr,lsl#2]
 273 0144 D8F81820 	 ldr r2,[r8,#24]
 274 0148 8769     	 ldr r7,[r0,#24]
 252:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next->count += object_ptr->count;
 275              	 .loc 1 252 0
 276 014a C0F804C0 	 str ip,[r0,#4]
 253:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 277              	 .loc 1 253 0
 278 014e 3A44     	 add r2,r2,r7
 254:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 279              	 .loc 1 254 0
 280 0150 0027     	 movs r7,#0
 253:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 281              	 .loc 1 253 0
 282 0152 8261     	 str r2,[r0,#24]
 254:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 283              	 .loc 1 254 0
 284 0154 44F82E70 	 str r7,[r4,lr,lsl#2]
 255:../Dave/Generated/SYSTIMER/systimer.c ****   }
 285              	 .loc 1 255 0
 286 0158 C8F80470 	 str r7,[r8,#4]
 287 015c 1A46     	 mov r2,r3
 288              	.L8:
 289              	.LBE115:
 290              	.LBE114:
 276:../Dave/Generated/SYSTIMER/systimer.c ****     }
 291              	 .loc 1 276 0
 292 015e 4548     	 ldr r0,.L59+12
 293 0160 444E     	 ldr r6,.L59+12
 294 0162 0068     	 ldr r0,[r0]
 295 0164 0127     	 movs r7,#1
 296 0166 07FA01F1 	 lsl r1,r7,r1
 297              	.LVL23:
 298 016a 20EA0100 	 bic r0,r0,r1
 274:../Dave/Generated/SYSTIMER/systimer.c ****       /* Release resource which are hold by this timer */
 299              	 .loc 1 274 0
 300 016e 0021     	 movs r1,#0
 276:../Dave/Generated/SYSTIMER/systimer.c ****     }
 301              	 .loc 1 276 0
 302 0170 3060     	 str r0,[r6]
 274:../Dave/Generated/SYSTIMER/systimer.c ****       /* Release resource which are hold by this timer */
 303              	 .loc 1 274 0
 304 0172 5973     	 strb r1,[r3,#13]
 305 0174 D0E7     	 b .L10
 306              	.LVL24:
 307              	.L44:
 284:../Dave/Generated/SYSTIMER/systimer.c ****         /* Set timer status as SYSTIMER_STATE_STOPPED */
 308              	 .loc 1 284 0
 309 0176 5A69     	 ldr r2,[r3,#20]
 310              	.LVL25:
 311              	.LBB121:
 312              	.LBB122:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 313              	 .loc 1 227 0
 314 0178 02EBC20E 	 add lr,r2,r2,lsl#3
 315 017c 04EB8E08 	 add r8,r4,lr,lsl#2
 316 0180 54F82E20 	 ldr r2,[r4,lr,lsl#2]
 317              	.LVL26:
 318 0184 D8F80470 	 ldr r7,[r8,#4]
 319 0188 002F     	 cmp r7,#0
 320 018a 3BD0     	 beq .L54
 245:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 321              	 .loc 1 245 0
 322 018c 3A60     	 str r2,[r7]
 242:../Dave/Generated/SYSTIMER/systimer.c ****   {
 323              	 .loc 1 242 0
 324 018e 002A     	 cmp r2,#0
 325 0190 61D0     	 beq .L55
 253:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 326              	 .loc 1 253 0
 327 0192 54F82E00 	 ldr r0,[r4,lr,lsl#2]
 328 0196 D8F81820 	 ldr r2,[r8,#24]
 329 019a 8669     	 ldr r6,[r0,#24]
 252:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next->count += object_ptr->count;
 330              	 .loc 1 252 0
 331 019c 4760     	 str r7,[r0,#4]
 253:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 332              	 .loc 1 253 0
 333 019e 3244     	 add r2,r2,r6
 334 01a0 8261     	 str r2,[r0,#24]
 254:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 335              	 .loc 1 254 0
 336 01a2 44F82E10 	 str r1,[r4,lr,lsl#2]
 255:../Dave/Generated/SYSTIMER/systimer.c ****   }
 337              	 .loc 1 255 0
 338 01a6 C8F80410 	 str r1,[r8,#4]
 339              	.L15:
 340              	.LBE122:
 341              	.LBE121:
 286:../Dave/Generated/SYSTIMER/systimer.c ****         /* Call timer callback function */
 342              	 .loc 1 286 0
 343 01aa 0222     	 movs r2,#2
 344 01ac 5A73     	 strb r2,[r3,#13]
 288:../Dave/Generated/SYSTIMER/systimer.c ****       }
 345              	 .loc 1 288 0
 346 01ae 1869     	 ldr r0,[r3,#16]
 347 01b0 9A68     	 ldr r2,[r3,#8]
 348 01b2 9047     	 blx r2
 349              	.LVL27:
 350 01b4 2A68     	 ldr r2,[r5]
 351 01b6 AFE7     	 b .L10
 352              	.LVL28:
 353              	.L52:
 354              	.LBB128:
 355              	.LBB118:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 356              	 .loc 1 227 0
 357 01b8 54F82E20 	 ldr r2,[r4,lr,lsl#2]
 358 01bc 002A     	 cmp r2,#0
 359 01be 48D0     	 beq .L56
 360              	.LVL29:
 361              	.LBB116:
 362              	.LBB117:
 238:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 363              	 .loc 1 238 0
 364 01c0 D8F81870 	 ldr r7,[r8,#24]
 365 01c4 9069     	 ldr r0,[r2,#24]
 237:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->count += object_ptr->count;
 366              	 .loc 1 237 0
 367 01c6 C2F804C0 	 str ip,[r2,#4]
 238:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 368              	 .loc 1 238 0
 369 01ca 3844     	 add r0,r0,r7
 370 01cc 9061     	 str r0,[r2,#24]
 236:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->prev = NULL;
 371              	 .loc 1 236 0
 372 01ce 2A60     	 str r2,[r5]
 239:../Dave/Generated/SYSTIMER/systimer.c ****   }
 373              	 .loc 1 239 0
 374 01d0 44F82EC0 	 str ip,[r4,lr,lsl#2]
 375 01d4 C3E7     	 b .L8
 376              	.LVL30:
 377              	.L51:
 378              	.LBE117:
 379              	.LBE116:
 380              	.LBE118:
 381              	.LBE128:
 382              	.LBB129:
 383              	.LBB109:
 207:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->next = &g_timer_tbl[tbl_index];
 384              	 .loc 1 207 0
 385 01d6 7144     	 add r1,r1,lr
 386 01d8 04EB8101 	 add r1,r4,r1,lsl#2
 387 01dc 4A60     	 str r2,[r1,#4]
 208:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].count = (uint32_t)delta_ticks;
 388              	 .loc 1 208 0
 389 01de 1160     	 str r1,[r2]
 209:../Dave/Generated/SYSTIMER/systimer.c ****           found_flag = true;
 390              	 .loc 1 209 0
 391 01e0 8861     	 str r0,[r1,#24]
 392              	.LVL31:
 393 01e2 93E7     	 b .L41
 394              	.LVL32:
 395              	.L45:
 396 01e4 BDE8F88F 	 pop {r3,r4,r5,r6,r7,r8,r9,r10,fp,pc}
 397              	.LVL33:
 398              	.L53:
 399 01e8 2A68     	 ldr r2,[r5]
 400              	.LBE109:
 401              	.LBE129:
 402              	.LBB130:
 403              	.LBB119:
 246:../Dave/Generated/SYSTIMER/systimer.c ****   }
 404              	 .loc 1 246 0
 405 01ea C8F80400 	 str r0,[r8,#4]
 406 01ee B6E7     	 b .L8
 407              	.LVL34:
 408              	.L26:
 409              	.LBE119:
 410              	.LBE130:
 411              	.LBB131:
 412              	.LBB110:
 193:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_list->prev = &g_timer_tbl[tbl_index];
 413              	 .loc 1 193 0
 414 01f0 0EEB0108 	 add r8,lr,r1
 415 01f4 04EB8807 	 add r7,r4,r8,lsl#2
 416 01f8 44F828C0 	 str ip,[r4,r8,lsl#2]
 194:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_list = &g_timer_tbl[tbl_index];
 417              	 .loc 1 194 0
 418 01fc CCF80470 	 str r7,[ip,#4]
 195:../Dave/Generated/SYSTIMER/systimer.c ****         }
 419              	 .loc 1 195 0
 420 0200 BC46     	 mov ip,r7
 421 0202 77E7     	 b .L27
 422              	.LVL35:
 423              	.L54:
 424              	.LBE110:
 425              	.LBE131:
 426              	.LBB132:
 427              	.LBB125:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 428              	 .loc 1 227 0
 429 0204 72B3     	 cbz r2,.L57
 430              	.LVL36:
 431              	.LBB123:
 432              	.LBB124:
 238:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 433              	 .loc 1 238 0
 434 0206 D8F81800 	 ldr r0,[r8,#24]
 435 020a 9169     	 ldr r1,[r2,#24]
 237:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->count += object_ptr->count;
 436              	 .loc 1 237 0
 437 020c 5760     	 str r7,[r2,#4]
 238:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 438              	 .loc 1 238 0
 439 020e 0144     	 add r1,r1,r0
 440 0210 9161     	 str r1,[r2,#24]
 236:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->prev = NULL;
 441              	 .loc 1 236 0
 442 0212 2A60     	 str r2,[r5]
 239:../Dave/Generated/SYSTIMER/systimer.c ****   }
 443              	 .loc 1 239 0
 444 0214 44F82E70 	 str r7,[r4,lr,lsl#2]
 445 0218 C7E7     	 b .L15
 446              	.LVL37:
 447              	.L48:
 448              	.LBE124:
 449              	.LBE123:
 450              	.LBE125:
 451              	.LBE132:
 452              	.LBB133:
 453              	.LBB101:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 454              	 .loc 1 227 0
 455 021a 54F82920 	 ldr r2,[r4,r9,lsl#2]
 456 021e 8AB1     	 cbz r2,.L58
 457              	.LVL38:
 458              	.LBB94:
 459              	.LBB95:
 238:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 460              	 .loc 1 238 0
 461 0220 9069     	 ldr r0,[r2,#24]
 462 0222 D8F81870 	 ldr r7,[r8,#24]
 463              	.LBE95:
 464              	.LBE94:
 465              	.LBE101:
 466              	.LBE133:
 299:../Dave/Generated/SYSTIMER/systimer.c ****         /* Insert timer into timer list */
 467              	 .loc 1 299 0
 468 0226 D3F81CC0 	 ldr ip,[r3,#28]
 469              	.LBB134:
 470              	.LBB102:
 471              	.LBB98:
 472              	.LBB96:
 237:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->count += object_ptr->count;
 473              	 .loc 1 237 0
 474 022a C2F804A0 	 str r10,[r2,#4]
 238:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 475              	 .loc 1 238 0
 476 022e 3844     	 add r0,r0,r7
 477 0230 9061     	 str r0,[r2,#24]
 239:../Dave/Generated/SYSTIMER/systimer.c ****   }
 478              	 .loc 1 239 0
 479 0232 44F829A0 	 str r10,[r4,r9,lsl#2]
 480              	.LVL39:
 481              	.LBE96:
 482              	.LBE98:
 483              	.LBE102:
 484              	.LBE134:
 299:../Dave/Generated/SYSTIMER/systimer.c ****         /* Insert timer into timer list */
 485              	 .loc 1 299 0
 486 0236 C3F818C0 	 str ip,[r3,#24]
 487              	.LVL40:
 488              	.LBB135:
 489              	.LBB103:
 490              	.LBB99:
 491              	.LBB97:
 236:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->prev = NULL;
 492              	 .loc 1 236 0
 493 023a 2A60     	 str r2,[r5]
 494              	.LBE97:
 495              	.LBE99:
 496              	.LBE103:
 497              	.LBE135:
 498              	.LBB136:
 499              	.LBB111:
 160:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check if Timer list is NULL */
 500              	 .loc 1 160 0
 501 023c D8F81800 	 ldr r0,[r8,#24]
 502              	.LVL41:
 503 0240 9446     	 mov ip,r2
 504 0242 3AE7     	 b .L33
 505              	.LVL42:
 506              	.L58:
 507              	.LBE111:
 508              	.LBE136:
 299:../Dave/Generated/SYSTIMER/systimer.c ****         /* Insert timer into timer list */
 509              	 .loc 1 299 0
 510 0244 DA69     	 ldr r2,[r3,#28]
 511 0246 9A61     	 str r2,[r3,#24]
 512              	.LVL43:
 513              	.L20:
 514              	.LBB137:
 515              	.LBB112:
 165:../Dave/Generated/SYSTIMER/systimer.c ****   }
 516              	 .loc 1 165 0
 517 0248 7144     	 add r1,r1,lr
 518 024a 04EB8102 	 add r2,r4,r1,lsl#2
 519 024e 2A60     	 str r2,[r5]
 520 0250 5EE7     	 b .L24
 521              	.LVL44:
 522              	.L56:
 523              	.LBE112:
 524              	.LBE137:
 525              	.LBB138:
 526              	.LBB120:
 230:../Dave/Generated/SYSTIMER/systimer.c ****   }
 527              	 .loc 1 230 0
 528 0252 2A60     	 str r2,[r5]
 529 0254 83E7     	 b .L8
 530              	.LVL45:
 531              	.L55:
 532              	.LBE120:
 533              	.LBE138:
 534              	.LBB139:
 535              	.LBB126:
 246:../Dave/Generated/SYSTIMER/systimer.c ****   }
 536              	 .loc 1 246 0
 537 0256 C8F80420 	 str r2,[r8,#4]
 538 025a A6E7     	 b .L15
 539              	.LVL46:
 540              	.L49:
 541 025c 2F68     	 ldr r7,[r5]
 542              	.LBE126:
 543              	.LBE139:
 544              	.LBB140:
 545              	.LBB104:
 546 025e C8F80400 	 str r0,[r8,#4]
 547              	.LVL47:
 548 0262 1BE7     	 b .L23
 549              	.LVL48:
 550              	.L57:
 551              	.LBE104:
 552              	.LBE140:
 553              	.LBB141:
 554              	.LBB127:
 230:../Dave/Generated/SYSTIMER/systimer.c ****   }
 555              	 .loc 1 230 0
 556 0264 2A60     	 str r2,[r5]
 557 0266 A0E7     	 b .L15
 558              	.L60:
 559              	 .align 2
 560              	.L59:
 561 0268 00000000 	 .word .LANCHOR1
 562 026c 00000000 	 .word .LANCHOR0
 563 0270 00000000 	 .word g_timer_tbl
 564 0274 00000000 	 .word .LANCHOR2
 565              	.LBE127:
 566              	.LBE141:
 567              	.LBE142:
 568              	.LBE143:
 569              	 .cfi_endproc
 570              	.LFE131:
 572              	 .section .text.SYSTIMER_GetAppVersion,"ax",%progbits
 573              	 .align 2
 574              	 .global SYSTIMER_GetAppVersion
 575              	 .thumb
 576              	 .thumb_func
 578              	SYSTIMER_GetAppVersion:
 579              	.LFB132:
 333:../Dave/Generated/SYSTIMER/systimer.c ****       SYSTIMER_lTimerHandler();
 334:../Dave/Generated/SYSTIMER/systimer.c ****     }
 335:../Dave/Generated/SYSTIMER/systimer.c ****   }
 336:../Dave/Generated/SYSTIMER/systimer.c **** }
 337:../Dave/Generated/SYSTIMER/systimer.c **** 
 338:../Dave/Generated/SYSTIMER/systimer.c **** /** @ingroup Simple_System_Timer_App PublicFunc
 339:../Dave/Generated/SYSTIMER/systimer.c ****  * @{
 340:../Dave/Generated/SYSTIMER/systimer.c ****  */
 341:../Dave/Generated/SYSTIMER/systimer.c **** 
 342:../Dave/Generated/SYSTIMER/systimer.c **** /*
 343:../Dave/Generated/SYSTIMER/systimer.c ****  * Function to retrieve the version of the SYSTIMER APP.
 344:../Dave/Generated/SYSTIMER/systimer.c ****  */
 345:../Dave/Generated/SYSTIMER/systimer.c **** DAVE_APP_VERSION_t SYSTIMER_GetAppVersion()
 346:../Dave/Generated/SYSTIMER/systimer.c **** {
 580              	 .loc 1 346 0
 581              	 .cfi_startproc
 582              	 
 583              	 
 584              	 
 585              	.LVL49:
 347:../Dave/Generated/SYSTIMER/systimer.c ****   DAVE_APP_VERSION_t version;
 348:../Dave/Generated/SYSTIMER/systimer.c **** 
 349:../Dave/Generated/SYSTIMER/systimer.c ****   version.major = (uint8_t)SYSTIMER_MAJOR_VERSION;
 350:../Dave/Generated/SYSTIMER/systimer.c ****   version.minor = (uint8_t)SYSTIMER_MINOR_VERSION;
 351:../Dave/Generated/SYSTIMER/systimer.c ****   version.patch = (uint8_t)SYSTIMER_PATCH_VERSION;
 352:../Dave/Generated/SYSTIMER/systimer.c **** 
 353:../Dave/Generated/SYSTIMER/systimer.c ****   return (version);
 586              	 .loc 1 353 0
 587 0000 0423     	 movs r3,#4
 588 0002 0020     	 movs r0,#0
 589 0004 63F30700 	 bfi r0,r3,#0,#8
 590 0008 0123     	 movs r3,#1
 591 000a 63F30F20 	 bfi r0,r3,#8,#8
 592 000e 1023     	 movs r3,#16
 593 0010 63F31740 	 bfi r0,r3,#16,#8
 346:../Dave/Generated/SYSTIMER/systimer.c ****   DAVE_APP_VERSION_t version;
 594              	 .loc 1 346 0
 595 0014 82B0     	 sub sp,sp,#8
 596              	.LCFI1:
 597              	 .cfi_def_cfa_offset 8
 354:../Dave/Generated/SYSTIMER/systimer.c **** }
 598              	 .loc 1 354 0
 599 0016 02B0     	 add sp,sp,#8
 600              	.LCFI2:
 601              	 .cfi_def_cfa_offset 0
 602              	 
 603 0018 7047     	 bx lr
 604              	 .cfi_endproc
 605              	.LFE132:
 607 001a 00BF     	 .section .text.SYSTIMER_Init,"ax",%progbits
 608              	 .align 2
 609              	 .global SYSTIMER_Init
 610              	 .thumb
 611              	 .thumb_func
 613              	SYSTIMER_Init:
 614              	.LFB133:
 355:../Dave/Generated/SYSTIMER/systimer.c **** 
 356:../Dave/Generated/SYSTIMER/systimer.c **** /*
 357:../Dave/Generated/SYSTIMER/systimer.c ****  * Initialization function which initializes the SYSTIMER APP, configures SysTick timer and SysTick
 358:../Dave/Generated/SYSTIMER/systimer.c ****  */
 359:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_Init(SYSTIMER_t *handle)
 360:../Dave/Generated/SYSTIMER/systimer.c **** {
 615              	 .loc 1 360 0
 616              	 .cfi_startproc
 617              	 
 618              	 
 619              	 
 620              	.LVL50:
 361:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status = SYSTIMER_STATUS_SUCCESS;
 362:../Dave/Generated/SYSTIMER/systimer.c **** 
 363:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_Init: SYSTIMER APP handle pointer uninitialized", (handle != NULL));
 364:../Dave/Generated/SYSTIMER/systimer.c **** 
 365:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check APP initialization status to ensure whether SYSTIMER_Init called or not, initialize SYST
 366:../Dave/Generated/SYSTIMER/systimer.c ****    * SYSTIMER_Init called first time.
 367:../Dave/Generated/SYSTIMER/systimer.c ****    */
 368:../Dave/Generated/SYSTIMER/systimer.c ****   if (false == handle->init_status)
 621              	 .loc 1 368 0
 622 0000 0378     	 ldrb r3,[r0]
 623 0002 43BB     	 cbnz r3,.L68
 360:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status = SYSTIMER_STATUS_SUCCESS;
 624              	 .loc 1 360 0
 625 0004 70B4     	 push {r4,r5,r6}
 626              	.LCFI3:
 627              	 .cfi_def_cfa_offset 12
 628              	 .cfi_offset 4,-12
 629              	 .cfi_offset 5,-8
 630              	 .cfi_offset 6,-4
 369:../Dave/Generated/SYSTIMER/systimer.c ****   {
 370:../Dave/Generated/SYSTIMER/systimer.c ****     /* Initialize the header of the list */
 371:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list = NULL;
 631              	 .loc 1 371 0
 632 0006 154C     	 ldr r4,.L70
 633              	.LBB144:
 634              	.LBB145:
 635              	 .file 2 "E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include/core_cm4.h"
   1:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.0.1
   5:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  * @date     30. January 2017
   6:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
  25:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
  31:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
  34:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
  36:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
  40:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
  44:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
  47:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
  50:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
  54:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
  55:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
  63:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  64:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
  69:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
  71:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** */
  74:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  75:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  78:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #else
  79:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  81:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  82:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #else
  83:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  84:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  85:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
  86:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  90:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #else
  91:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  93:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  94:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #else
  95:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  96:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  97:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
  98:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  99:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 102:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #else
 103:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 105:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 106:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #else
 107:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 108:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 109:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 110:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 111:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 112:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 114:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #else
 115:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 117:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 118:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #else
 119:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 120:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 121:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 122:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 126:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #else
 127:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 129:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 130:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #else
 131:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 132:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 133:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 134:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 135:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 136:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 138:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #else
 139:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 141:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 142:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #else
 143:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 144:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 145:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 146:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 147:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 150:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #else
 151:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 153:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 154:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #else
 155:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 156:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 157:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 158:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #endif
 159:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 160:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 162:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 163:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 164:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
 165:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #endif
 166:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 167:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 169:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 171:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 174:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 175:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 176:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #endif
 177:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 178:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 179:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 181:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 182:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 184:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 185:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 186:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 187:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 189:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 190:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 191:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 192:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 194:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 195:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 199:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 200:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 204:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #endif
 205:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 206:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 208:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 210:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 212:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** */
 214:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 215:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #else
 217:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #endif
 219:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 222:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 223:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 227:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 228:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 229:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 230:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 231:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 232:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 233:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 234:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 235:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 236:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 237:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 238:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 239:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 240:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 241:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 242:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 243:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** */
 246:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 247:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 248:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 249:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 251:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   @{
 252:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
 253:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 254:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 255:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
 257:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 258:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
 259:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   struct
 260:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
 261:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 272:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 273:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 274:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 277:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 280:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 283:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 286:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 289:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 292:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 293:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 294:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
 296:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 297:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
 298:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   struct
 299:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
 300:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 305:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 306:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 307:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 310:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 311:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 312:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
 314:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 315:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
 316:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   struct
 317:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
 318:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 333:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 334:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 335:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 338:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 341:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 344:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 347:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 350:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 353:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 356:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 359:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 362:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 365:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 366:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 367:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
 369:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 370:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
 371:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   struct
 372:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
 373:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 380:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 381:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 382:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 385:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 388:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 391:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 393:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 394:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 395:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 396:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   @{
 399:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
 400:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 401:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 402:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
 404:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 405:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
 406:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 408:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 410:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 412:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 414:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 416:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 418:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 420:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 421:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 425:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 427:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 428:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 429:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 430:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   @{
 433:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
 434:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 435:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 436:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
 438:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 439:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
 440:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 460:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 462:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 463:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 464:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 467:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 470:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 473:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 476:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 479:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 483:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 486:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 489:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 492:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 495:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 498:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 501:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 504:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 507:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 510:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 514:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 518:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 521:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 524:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 527:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 530:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 533:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 536:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 537:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 540:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 543:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 546:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 550:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 553:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 556:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 559:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 562:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 565:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 569:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 572:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 575:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 578:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 581:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 584:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 587:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 590:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 593:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 596:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 599:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 602:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 605:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 608:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 612:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 615:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 618:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 622:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 625:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 628:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 631:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 634:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 637:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 641:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 644:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 647:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 650:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 653:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 656:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 659:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 663:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 666:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 669:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 672:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 675:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 678:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 682:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 685:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 688:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 692:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 695:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 698:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 701:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 704:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 706:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 707:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 708:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 709:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   @{
 712:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
 713:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 714:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 715:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
 717:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 718:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
 719:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 720:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 723:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 724:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 728:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 732:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 735:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 738:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 741:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 744:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 746:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 747:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 748:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 749:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   @{
 752:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
 753:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 754:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 755:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
 757:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 758:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
 759:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 764:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 765:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 769:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 772:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 775:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 778:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 779:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 782:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 783:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 786:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 790:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 793:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 796:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 798:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 799:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 800:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 801:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   @{
 804:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
 805:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 806:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 807:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
 809:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 810:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
 811:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 812:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
 813:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 818:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 820:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 822:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 824:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 828:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 831:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 844:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 845:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 849:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 853:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 856:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 859:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 862:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 865:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 868:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 871:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 874:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 877:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 881:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 885:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 889:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 893:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 896:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 899:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 901:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 902:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 903:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 904:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   @{
 907:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
 908:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 909:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
 910:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
 912:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 913:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
 914:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 926:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 930:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 934:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 938:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 939:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 940:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 943:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 946:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 949:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 952:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 955:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 958:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 961:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 964:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 967:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 970:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 973:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 976:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 979:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 982:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 985:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 988:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 991:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 994:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 998:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1002:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1006:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1010:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1014:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1018:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1022:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1025:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1028:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1031:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1034:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1037:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1040:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1043:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1046:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1048:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1049:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1050:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1051:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   @{
1054:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1055:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1056:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1057:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1059:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1060:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1061:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1064:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1066:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1068:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1072:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1076:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1080:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1083:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1086:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1087:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1091:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1095:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1099:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1102:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1105:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1108:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1112:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1115:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1119:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1123:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1126:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1129:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1132:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1135:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1138:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1141:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1145:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1149:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1152:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1155:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1158:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1161:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1164:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1167:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1171:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1175:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1176:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1179:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1182:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1185:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1188:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1191:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1194:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1198:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1201:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1203:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1204:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1206:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1207:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   @{
1210:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1211:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1212:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1213:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1215:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1216:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1217:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1229:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1230:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1231:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1234:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1237:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1240:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1241:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1244:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1247:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1250:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1251:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1254:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1258:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1261:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1264:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1268:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1271:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1274:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1277:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1280:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1283:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1286:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1289:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1292:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1295:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1298:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1299:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1300:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1301:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   @{
1304:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1305:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1306:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1307:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1309:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1310:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1311:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1312:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1318:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1319:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1323:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1326:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1329:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1332:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1335:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1338:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1341:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1344:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1347:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1351:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1355:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1358:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1361:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1364:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1368:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1371:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1374:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1377:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1380:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1383:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1386:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1389:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1393:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1396:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1399:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1402:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1404:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1405:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1406:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1407:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   @{
1410:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1411:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1412:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1413:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1415:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1416:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1417:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1422:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1423:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1427:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1430:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1433:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1436:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1439:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1442:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1445:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1448:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1451:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1454:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1457:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1460:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1464:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1467:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1471:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1474:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1477:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1480:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1483:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1486:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1489:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1492:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1495:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1498:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1501:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1504:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1507:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1509:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1510:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1511:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1512:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   @{
1515:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1516:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1517:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1518:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1522:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** */
1523:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1525:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1526:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1530:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** */
1531:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1533:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1535:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1536:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1537:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1538:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   @{
1541:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1542:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1543:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1544:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1553:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1562:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #endif
1566:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1567:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1570:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1571:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1572:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1573:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1574:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1575:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1576:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1577:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1578:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1579:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1580:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1581:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1582:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1583:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** */
1585:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1586:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1587:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1588:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1590:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   @{
1594:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1595:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1596:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1600:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #else
1602:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1616:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1620:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #else
1622:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1626:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1628:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1629:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1630:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1631:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1632:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1635:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1636:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1639:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1641:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1642:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1644:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
1651:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1652:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1653:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1654:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1655:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1658:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1660:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
1662:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1663:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1664:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1665:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1666:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1669:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1670:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1672:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
1674:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1675:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
1676:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
1677:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1678:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1679:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1680:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1681:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1685:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1686:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1687:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1689:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
1691:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
1693:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   else
1694:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
1695:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1696:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
1697:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
1698:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1699:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1700:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1701:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1702:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1705:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1706:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1708:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
1710:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1711:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     __DSB();
1712:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     __ISB();
1713:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
1714:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
1715:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1716:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1717:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1718:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1719:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1723:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1724:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1725:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1727:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
1729:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
1731:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   else
1732:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
1733:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1734:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
1735:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
1736:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1737:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1738:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1739:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1740:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1743:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1744:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1746:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
1748:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
1750:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
1751:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1752:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1753:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1754:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1755:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1758:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1759:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1761:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
1763:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1764:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
1765:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
1766:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1767:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1768:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1769:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1770:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1771:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1773:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1774:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1775:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1776:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1777:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1778:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1779:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
1780:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1781:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
1782:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   else
1783:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
1784:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1785:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
1786:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
1787:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1788:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1789:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1790:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1791:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1792:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1793:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1794:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1795:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1796:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1797:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1798:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1799:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1800:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1801:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
1802:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1803:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
1804:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   else
1805:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
1806:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1807:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
1808:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
1809:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1810:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1811:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1812:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Priority
1813:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1814:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1815:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1816:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1817:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \return             Interrupt Priority.
1818:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1819:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1820:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1821:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1822:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1823:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1824:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
1825:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1826:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
1827:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   else
1828:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
1829:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1830:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
1831:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
1832:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1833:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1834:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1835:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Encode Priority
1836:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1837:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            preemptive priority value, and subpriority value.
1838:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1839:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1840:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1841:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1842:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1843:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1844:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1845:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1846:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1847:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1848:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1849:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1850:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1851:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1852:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1853:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1854:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   return (
1855:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1856:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1857:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****          );
1858:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
1859:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1860:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1861:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1862:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Decode Priority
1863:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1864:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            preemptive priority value and subpriority value.
1865:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1866:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1867:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1868:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1869:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1870:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1871:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1872:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1873:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1874:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1875:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1876:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1877:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1878:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1879:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1880:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1881:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1882:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1883:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
1884:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1885:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1886:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1887:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Vector
1888:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1889:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1890:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1891:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            VTOR must been relocated to SRAM before.
1892:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn      Interrupt number
1893:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1894:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1895:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1896:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1897:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1898:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1899:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
1900:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1901:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1902:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1903:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Vector
1904:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1905:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1906:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1907:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1908:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \return                 Address of interrupt handler function
1909:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1910:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1911:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1912:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1913:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1914:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
1915:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1916:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1917:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1918:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   System Reset
1919:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1920:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1921:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SystemReset(void)
1922:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1923:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1924:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****                                                                        buffered write are completed
1925:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1926:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1927:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1928:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1929:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1930:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   for(;;)                                                           /* wait until reset */
1931:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
1932:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     __NOP();
1933:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
1934:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
1935:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1936:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1937:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1938:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1939:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################  FPU functions  #################################### */
1940:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1941:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1942:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1943:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Function that provides FPU type.
1944:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   @{
1945:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1946:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1947:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1948:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   get FPU type
1949:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details returns the FPU type
1950:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \returns
1951:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****    - \b  0: No FPU
1952:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****    - \b  1: Single precision FPU
1953:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****    - \b  2: Double + Single precision FPU
1954:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1955:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1956:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1957:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t mvfr0;
1958:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1959:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   mvfr0 = FPU->MVFR0;
1960:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1961:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
1962:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     return 1U;           /* Single precision FPU */
1963:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
1964:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   else
1965:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
1966:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     return 0U;           /* No FPU */
1967:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
1968:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
1969:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1970:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1971:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1972:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1973:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1974:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1975:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /* ##################################    SysTick function  ########################################
1976:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1977:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1978:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1979:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that configure the System.
1980:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   @{
1981:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1982:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1983:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1984:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
1985:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** /**
1986:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \brief   System Tick Configuration
1987:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1988:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
1989:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1990:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \return          0  Function succeeded.
1991:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \return          1  Function failed.
1992:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1993:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1994:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            must contain a vendor-specific implementation of this function.
1995:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****  */
1996:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1997:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** {
1998:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1999:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   {
2000:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
2001:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
2002:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
2003:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 636              	 .loc 2 2003 0
 637 0008 154A     	 ldr r2,.L70+4
 638              	.LBB146:
 639              	.LBB147:
1806:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
 640              	 .loc 2 1806 0
 641 000a 1649     	 ldr r1,.L70+8
 642              	.LBE147:
 643              	.LBE146:
 644              	.LBE145:
 645              	.LBE144:
 646              	 .loc 1 371 0
 647 000c 2360     	 str r3,[r4]
 648              	.LVL51:
 649              	.LBB151:
 650              	.LBB150:
 651              	 .loc 2 2003 0
 652 000e 164E     	 ldr r6,.L70+12
 653 0010 5660     	 str r6,[r2,#4]
 654              	.LVL52:
2004:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
2005:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
2006:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 655              	 .loc 2 2006 0
 656 0012 0724     	 movs r4,#7
 657              	.LBB149:
 658              	.LBB148:
1806:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
 659              	 .loc 2 1806 0
 660 0014 FC25     	 movs r5,#252
 661 0016 81F82350 	 strb r5,[r1,#35]
 662              	.LBE148:
 663              	.LBE149:
2005:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 664              	 .loc 2 2005 0
 665 001a 9360     	 str r3,[r2,#8]
 666              	 .loc 2 2006 0
 667 001c 1460     	 str r4,[r2]
 668              	.LBE150:
 669              	.LBE151:
 670              	.LBB152:
 671              	.LBB153:
1660:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** }
 672              	 .loc 2 1660 0
 673 001e CB68     	 ldr r3,[r1,#12]
 674 0020 C3F30223 	 ubfx r3,r3,#8,#3
 675              	.LVL53:
 676              	.LBE153:
 677              	.LBE152:
 678              	.LBB154:
 679              	.LBB155:
1851:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 680              	 .loc 2 1851 0
 681 0024 E11A     	 subs r1,r4,r3
 682 0026 0629     	 cmp r1,#6
 683 0028 28BF     	 it cs
 684 002a 0621     	 movcs r1,#6
 685              	.LVL54:
1852:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 686              	 .loc 2 1852 0
 687 002c 8BB9     	 cbnz r3,.L69
 688 002e 1A46     	 mov r2,r3
 689              	.L65:
 690              	.LVL55:
1855:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 691              	 .loc 2 1855 0
 692 0030 0124     	 movs r4,#1
 693 0032 04FA01F3 	 lsl r3,r4,r1
 694              	.LVL56:
 695 0036 013B     	 subs r3,r3,#1
 696 0038 9340     	 lsls r3,r3,r2
 697              	.LVL57:
 698              	.LBE155:
 699              	.LBE154:
 700              	.LBB157:
 701              	.LBB158:
1806:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
 702              	 .loc 2 1806 0
 703 003a 0A4D     	 ldr r5,.L70+8
 704              	.LBE158:
 705              	.LBE157:
 372:../Dave/Generated/SYSTIMER/systimer.c ****     /* Initialize SysTick timer */
 373:../Dave/Generated/SYSTIMER/systimer.c ****     status = (SYSTIMER_STATUS_t)SysTick_Config((uint32_t)(SYSTIMER_SYSTICK_CLOCK * SYSTIMER_TICK_PE
 374:../Dave/Generated/SYSTIMER/systimer.c **** 
 375:../Dave/Generated/SYSTIMER/systimer.c ****     if (SYSTIMER_STATUS_FAILURE == status)
 376:../Dave/Generated/SYSTIMER/systimer.c ****     {
 377:../Dave/Generated/SYSTIMER/systimer.c ****       XMC_DEBUG("SYSTIMER_Init: Timer reload value out of range");
 378:../Dave/Generated/SYSTIMER/systimer.c ****     }
 379:../Dave/Generated/SYSTIMER/systimer.c ****     else
 380:../Dave/Generated/SYSTIMER/systimer.c ****     {
 381:../Dave/Generated/SYSTIMER/systimer.c **** #if (UC_FAMILY == XMC4)
 382:../Dave/Generated/SYSTIMER/systimer.c ****       /* setting of First SW Timer period is always and subpriority value for XMC4000 devices */
 383:../Dave/Generated/SYSTIMER/systimer.c ****       NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(
 384:../Dave/Generated/SYSTIMER/systimer.c ****       NVIC_GetPriorityGrouping(), SYSTIMER_PRIORITY, SYSTIMER_SUBPRIORITY));
 385:../Dave/Generated/SYSTIMER/systimer.c **** #elif (UC_FAMILY == XMC1)
 386:../Dave/Generated/SYSTIMER/systimer.c ****       /* setting of priority value for XMC1000 devices */
 387:../Dave/Generated/SYSTIMER/systimer.c ****       NVIC_SetPriority(SysTick_IRQn, SYSTIMER_PRIORITY);
 388:../Dave/Generated/SYSTIMER/systimer.c **** #endif      
 389:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tracker = 0U;
 706              	 .loc 1 389 0
 707 003c 0B4A     	 ldr r2,.L70+16
 708              	.LBB160:
 709              	.LBB159:
1806:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h ****   }
 710              	 .loc 2 1806 0
 711 003e 9B00     	 lsls r3,r3,#2
 712              	.LVL58:
 713 0040 DBB2     	 uxtb r3,r3
 714 0042 85F82330 	 strb r3,[r5,#35]
 715              	.LBE159:
 716              	.LBE160:
 717              	 .loc 1 389 0
 718 0046 0021     	 movs r1,#0
 719              	.LVL59:
 720 0048 1160     	 str r1,[r2]
 390:../Dave/Generated/SYSTIMER/systimer.c ****       /* Update the Initialization status of the SYSTIMER APP instance */
 391:../Dave/Generated/SYSTIMER/systimer.c ****       handle->init_status = true;
 721              	 .loc 1 391 0
 722 004a 0470     	 strb r4,[r0]
 392:../Dave/Generated/SYSTIMER/systimer.c ****       status = SYSTIMER_STATUS_SUCCESS;
 393:../Dave/Generated/SYSTIMER/systimer.c ****     }
 394:../Dave/Generated/SYSTIMER/systimer.c ****   }
 395:../Dave/Generated/SYSTIMER/systimer.c **** 
 396:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 397:../Dave/Generated/SYSTIMER/systimer.c **** }
 723              	 .loc 1 397 0
 724 004c 0020     	 movs r0,#0
 725              	.LVL60:
 726 004e 70BC     	 pop {r4,r5,r6}
 727              	.LCFI4:
 728              	 .cfi_remember_state
 729              	 .cfi_restore 6
 730              	 .cfi_restore 5
 731              	 .cfi_restore 4
 732              	 .cfi_def_cfa_offset 0
 733 0050 7047     	 bx lr
 734              	.LVL61:
 735              	.L69:
 736              	.LCFI5:
 737              	 .cfi_restore_state
 738              	.LBB161:
 739              	.LBB156:
1852:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\core_cm4.h **** 
 740              	 .loc 2 1852 0
 741 0052 5A1E     	 subs r2,r3,#1
 742 0054 ECE7     	 b .L65
 743              	.LVL62:
 744              	.L68:
 745              	.LCFI6:
 746              	 .cfi_def_cfa_offset 0
 747              	 .cfi_restore 4
 748              	 .cfi_restore 5
 749              	 .cfi_restore 6
 750              	.LBE156:
 751              	.LBE161:
 752              	 .loc 1 397 0
 753 0056 0020     	 movs r0,#0
 754              	.LVL63:
 755 0058 7047     	 bx lr
 756              	.L71:
 757 005a 00BF     	 .align 2
 758              	.L70:
 759 005c 00000000 	 .word .LANCHOR0
 760 0060 10E000E0 	 .word -536813552
 761 0064 00ED00E0 	 .word -536810240
 762 0068 DF220200 	 .word 139999
 763 006c 00000000 	 .word .LANCHOR2
 764              	 .cfi_endproc
 765              	.LFE133:
 767              	 .section .text.SYSTIMER_CreateTimer,"ax",%progbits
 768              	 .align 2
 769              	 .global SYSTIMER_CreateTimer
 770              	 .thumb
 771              	 .thumb_func
 773              	SYSTIMER_CreateTimer:
 774              	.LFB134:
 398:../Dave/Generated/SYSTIMER/systimer.c **** 
 399:../Dave/Generated/SYSTIMER/systimer.c **** /*
 400:../Dave/Generated/SYSTIMER/systimer.c ****  *  API for creating a new software Timer instance.
 401:../Dave/Generated/SYSTIMER/systimer.c ****  */
 402:../Dave/Generated/SYSTIMER/systimer.c **** uint32_t SYSTIMER_CreateTimer
 403:../Dave/Generated/SYSTIMER/systimer.c **** (
 404:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t period,
 405:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_MODE_t mode,
 406:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_CALLBACK_t callback,
 407:../Dave/Generated/SYSTIMER/systimer.c ****   void  *args
 408:../Dave/Generated/SYSTIMER/systimer.c **** )
 409:../Dave/Generated/SYSTIMER/systimer.c **** {
 775              	 .loc 1 409 0
 776              	 .cfi_startproc
 777              	 
 778              	 
 779              	.LVL64:
 410:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t id = 0U;
 411:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t count = 0U;
 412:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t period_ratio = 0U;
 413:../Dave/Generated/SYSTIMER/systimer.c **** 
 414:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_CreateTimer: Timer creation failure due to invalid period value",
 415:../Dave/Generated/SYSTIMER/systimer.c ****             ((period >= SYSTIMER_TICK_PERIOD_US) && (period > 0U) && (period <= 0xFFFFFFFFU)));
 416:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_CreateTimer: Timer creation failure due to invalid timer mode",
 417:../Dave/Generated/SYSTIMER/systimer.c ****             ((SYSTIMER_MODE_ONE_SHOT == mode) || (SYSTIMER_MODE_PERIODIC == mode)));
 418:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_CreateTimer: Can not create software without user callback", (NULL != callba
 419:../Dave/Generated/SYSTIMER/systimer.c ****   
 420:../Dave/Generated/SYSTIMER/systimer.c ****   if (period < SYSTIMER_TICK_PERIOD_US)
 780              	 .loc 1 420 0
 781 0000 B0F57A7F 	 cmp r0,#1000
 782 0004 07D3     	 bcc .L74
 783              	.LVL65:
 409:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t id = 0U;
 784              	 .loc 1 409 0
 785 0006 F0B5     	 push {r4,r5,r6,r7,lr}
 786              	.LCFI7:
 787              	 .cfi_def_cfa_offset 20
 788              	 .cfi_offset 4,-20
 789              	 .cfi_offset 5,-16
 790              	 .cfi_offset 6,-12
 791              	 .cfi_offset 7,-8
 792              	 .cfi_offset 14,-4
 793              	.LBB164:
 794              	.LBB165:
 421:../Dave/Generated/SYSTIMER/systimer.c ****   {
 422:../Dave/Generated/SYSTIMER/systimer.c ****     id = 0U;
 423:../Dave/Generated/SYSTIMER/systimer.c ****   }
 424:../Dave/Generated/SYSTIMER/systimer.c ****   else
 425:../Dave/Generated/SYSTIMER/systimer.c ****   {
 426:../Dave/Generated/SYSTIMER/systimer.c ****     for (count = 0U; count < SYSTIMER_CFG_MAX_TMR; count++)
 427:../Dave/Generated/SYSTIMER/systimer.c ****     {
 428:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for free timer ID */
 429:../Dave/Generated/SYSTIMER/systimer.c ****       if (0U == (g_timer_tracker & (1U << count)))
 795              	 .loc 1 429 0
 796 0008 114D     	 ldr r5,.L78
 797 000a 2C68     	 ldr r4,[r5]
 798 000c 14F00106 	 ands r6,r4,#1
 799 0010 03D0     	 beq .L77
 800              	.LBE165:
 801              	.LBE164:
 422:../Dave/Generated/SYSTIMER/systimer.c ****   }
 802              	 .loc 1 422 0
 803 0012 0020     	 movs r0,#0
 804              	.LVL66:
 430:../Dave/Generated/SYSTIMER/systimer.c ****       {
 431:../Dave/Generated/SYSTIMER/systimer.c ****         /* If yes, assign ID to this timer */
 432:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tracker |= (1U << count);
 433:../Dave/Generated/SYSTIMER/systimer.c ****         /* Initialize the timer as per input values */
 434:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].id     = count;
 435:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].mode   = mode;
 436:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].state  = SYSTIMER_STATE_STOPPED;
 437:../Dave/Generated/SYSTIMER/systimer.c ****         period_ratio = (uint32_t)(period / SYSTIMER_TICK_PERIOD_US);
 438:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].count  = (period_ratio + HW_TIMER_ADDITIONAL_CNT);
 439:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].reload  = period_ratio;
 440:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].callback = callback;
 441:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].args = args;
 442:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].prev   = NULL;
 443:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].next   = NULL;
 444:../Dave/Generated/SYSTIMER/systimer.c ****         id = count + 1U;
 445:../Dave/Generated/SYSTIMER/systimer.c ****         break;
 446:../Dave/Generated/SYSTIMER/systimer.c ****       }
 447:../Dave/Generated/SYSTIMER/systimer.c ****     }
 448:../Dave/Generated/SYSTIMER/systimer.c **** 
 449:../Dave/Generated/SYSTIMER/systimer.c ****   }
 450:../Dave/Generated/SYSTIMER/systimer.c **** 
 451:../Dave/Generated/SYSTIMER/systimer.c ****   return (id);
 452:../Dave/Generated/SYSTIMER/systimer.c **** }  
 805              	 .loc 1 452 0
 806 0014 F0BD     	 pop {r4,r5,r6,r7,pc}
 807              	.LVL67:
 808              	.L74:
 809              	.LCFI8:
 810              	 .cfi_def_cfa_offset 0
 811              	 .cfi_restore 4
 812              	 .cfi_restore 5
 813              	 .cfi_restore 6
 814              	 .cfi_restore 7
 815              	 .cfi_restore 14
 422:../Dave/Generated/SYSTIMER/systimer.c ****   }
 816              	 .loc 1 422 0
 817 0016 0020     	 movs r0,#0
 818              	.LVL68:
 819              	 .loc 1 452 0
 820 0018 7047     	 bx lr
 821              	.LVL69:
 822              	.L77:
 823              	.LCFI9:
 824              	 .cfi_def_cfa_offset 20
 825              	 .cfi_offset 4,-20
 826              	 .cfi_offset 5,-16
 827              	 .cfi_offset 6,-12
 828              	 .cfi_offset 7,-8
 829              	 .cfi_offset 14,-4
 830              	.LBB167:
 831              	.LBB166:
 437:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].count  = (period_ratio + HW_TIMER_ADDITIONAL_CNT);
 832              	 .loc 1 437 0
 833 001a DFF83CE0 	 ldr lr,.L78+8
 434:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].mode   = mode;
 834              	 .loc 1 434 0
 835 001e 0D4F     	 ldr r7,.L78+4
 437:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].count  = (period_ratio + HW_TIMER_ADDITIONAL_CNT);
 836              	 .loc 1 437 0
 837 0020 AEFB00E0 	 umull lr,r0,lr,r0
 838              	.LVL70:
 839 0024 8009     	 lsrs r0,r0,#6
 840              	.LVL71:
 438:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].reload  = period_ratio;
 841              	 .loc 1 438 0
 842 0026 00F1010C 	 add ip,r0,#1
 432:../Dave/Generated/SYSTIMER/systimer.c ****         /* Initialize the timer as per input values */
 843              	 .loc 1 432 0
 844 002a 44F00104 	 orr r4,r4,#1
 436:../Dave/Generated/SYSTIMER/systimer.c ****         period_ratio = (uint32_t)(period / SYSTIMER_TICK_PERIOD_US);
 845              	 .loc 1 436 0
 846 002e 4FF0020E 	 mov lr,#2
 439:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].callback = callback;
 847              	 .loc 1 439 0
 848 0032 F861     	 str r0,[r7,#28]
 432:../Dave/Generated/SYSTIMER/systimer.c ****         /* Initialize the timer as per input values */
 849              	 .loc 1 432 0
 850 0034 2C60     	 str r4,[r5]
 438:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].reload  = period_ratio;
 851              	 .loc 1 438 0
 852 0036 C7F818C0 	 str ip,[r7,#24]
 434:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].mode   = mode;
 853              	 .loc 1 434 0
 854 003a 7E61     	 str r6,[r7,#20]
 435:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].state  = SYSTIMER_STATE_STOPPED;
 855              	 .loc 1 435 0
 856 003c 3973     	 strb r1,[r7,#12]
 440:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].args = args;
 857              	 .loc 1 440 0
 858 003e BA60     	 str r2,[r7,#8]
 441:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].prev   = NULL;
 859              	 .loc 1 441 0
 860 0040 3B61     	 str r3,[r7,#16]
 442:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].next   = NULL;
 861              	 .loc 1 442 0
 862 0042 7E60     	 str r6,[r7,#4]
 443:../Dave/Generated/SYSTIMER/systimer.c ****         id = count + 1U;
 863              	 .loc 1 443 0
 864 0044 3E60     	 str r6,[r7]
 865              	.LVL72:
 436:../Dave/Generated/SYSTIMER/systimer.c ****         period_ratio = (uint32_t)(period / SYSTIMER_TICK_PERIOD_US);
 866              	 .loc 1 436 0
 867 0046 87F80DE0 	 strb lr,[r7,#13]
 444:../Dave/Generated/SYSTIMER/systimer.c ****         break;
 868              	 .loc 1 444 0
 869 004a 0120     	 movs r0,#1
 870              	.LVL73:
 871 004c F0BD     	 pop {r4,r5,r6,r7,pc}
 872              	.L79:
 873 004e 00BF     	 .align 2
 874              	.L78:
 875 0050 00000000 	 .word .LANCHOR2
 876 0054 00000000 	 .word g_timer_tbl
 877 0058 D34D6210 	 .word 274877907
 878              	.LBE166:
 879              	.LBE167:
 880              	 .cfi_endproc
 881              	.LFE134:
 883              	 .section .text.SYSTIMER_StartTimer,"ax",%progbits
 884              	 .align 2
 885              	 .global SYSTIMER_StartTimer
 886              	 .thumb
 887              	 .thumb_func
 889              	SYSTIMER_StartTimer:
 890              	.LFB135:
 453:../Dave/Generated/SYSTIMER/systimer.c **** 
 454:../Dave/Generated/SYSTIMER/systimer.c **** /*
 455:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to start the software timer.
 456:../Dave/Generated/SYSTIMER/systimer.c ****  */
 457:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_StartTimer(uint32_t id)
 458:../Dave/Generated/SYSTIMER/systimer.c **** {
 891              	 .loc 1 458 0
 892              	 .cfi_startproc
 893              	 
 894              	 
 895              	.LVL74:
 459:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 460:../Dave/Generated/SYSTIMER/systimer.c ****   status = SYSTIMER_STATUS_FAILURE;
 461:../Dave/Generated/SYSTIMER/systimer.c **** 
 462:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_StartTimer: Failure in timer restart operation due to invalid timer ID",
 463:../Dave/Generated/SYSTIMER/systimer.c ****             ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
 464:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_StartTimer: Error during start of software timer", (0U != (g_timer_tracker &
 465:../Dave/Generated/SYSTIMER/systimer.c ****   
 466:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check if timer is running */
 467:../Dave/Generated/SYSTIMER/systimer.c ****   if (SYSTIMER_STATE_STOPPED == g_timer_tbl[id - 1U].state)
 896              	 .loc 1 467 0
 897 0000 0138     	 subs r0,r0,#1
 898              	.LVL75:
 458:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 899              	 .loc 1 458 0
 900 0002 F0B5     	 push {r4,r5,r6,r7,lr}
 901              	.LCFI10:
 902              	 .cfi_def_cfa_offset 20
 903              	 .cfi_offset 4,-20
 904              	 .cfi_offset 5,-16
 905              	 .cfi_offset 6,-12
 906              	 .cfi_offset 7,-8
 907              	 .cfi_offset 14,-4
 908              	 .loc 1 467 0
 909 0004 C700     	 lsls r7,r0,#3
 910 0006 284C     	 ldr r4,.L99
 911 0008 3918     	 adds r1,r7,r0
 912 000a 04EB8101 	 add r1,r4,r1,lsl#2
 913 000e 4B7B     	 ldrb r3,[r1,#13]
 914 0010 022B     	 cmp r3,#2
 915 0012 01D0     	 beq .L95
 460:../Dave/Generated/SYSTIMER/systimer.c **** 
 916              	 .loc 1 460 0
 917 0014 0120     	 movs r0,#1
 918              	.LVL76:
 919 0016 F0BD     	 pop {r4,r5,r6,r7,pc}
 920              	.LVL77:
 921              	.L95:
 922              	.LBB170:
 923              	.LBB171:
 162:../Dave/Generated/SYSTIMER/systimer.c ****   {
 924              	 .loc 1 162 0
 925 0018 244D     	 ldr r5,.L99+4
 926              	.LBE171:
 927              	.LBE170:
 468:../Dave/Generated/SYSTIMER/systimer.c ****   {
 469:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_tbl[id - 1U].count = (g_timer_tbl[id - 1U].reload + HW_TIMER_ADDITIONAL_CNT);
 928              	 .loc 1 469 0
 929 001a CA69     	 ldr r2,[r1,#28]
 930              	.LBB176:
 931              	.LBB172:
 162:../Dave/Generated/SYSTIMER/systimer.c ****   {
 932              	 .loc 1 162 0
 933 001c 2B68     	 ldr r3,[r5]
 934              	.LBE172:
 935              	.LBE176:
 936              	 .loc 1 469 0
 937 001e 0132     	 adds r2,r2,#1
 470:../Dave/Generated/SYSTIMER/systimer.c ****     /* set timer status as SYSTIMER_STATE_RUNNING */
 471:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_tbl[id - 1U].state = SYSTIMER_STATE_RUNNING;
 938              	 .loc 1 471 0
 939 0020 4FF0010E 	 mov lr,#1
 469:../Dave/Generated/SYSTIMER/systimer.c ****     /* set timer status as SYSTIMER_STATE_RUNNING */
 940              	 .loc 1 469 0
 941 0024 8A61     	 str r2,[r1,#24]
 942              	 .loc 1 471 0
 943 0026 81F80DE0 	 strb lr,[r1,#13]
 944              	.LVL78:
 945              	.LBB177:
 946              	.LBB173:
 162:../Dave/Generated/SYSTIMER/systimer.c ****   {
 947              	 .loc 1 162 0
 948 002a 1E46     	 mov r6,r3
 949 002c 002B     	 cmp r3,#0
 950 002e 37D0     	 beq .L96
 951              	.LVL79:
 177:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for delta ticks < 0 */
 952              	 .loc 1 177 0
 953 0030 9969     	 ldr r1,[r3,#24]
 954              	.LVL80:
 955 0032 521A     	 subs r2,r2,r1
 956              	.LVL81:
 179:../Dave/Generated/SYSTIMER/systimer.c ****       {
 957              	 .loc 1 179 0
 958 0034 002A     	 cmp r2,#0
 959 0036 06DD     	 ble .L97
 960              	.L83:
 204:../Dave/Generated/SYSTIMER/systimer.c ****         {
 961              	 .loc 1 204 0
 962 0038 1968     	 ldr r1,[r3]
 963              	.LVL82:
 964 003a 09B3     	 cbz r1,.L98
 965 003c 0B46     	 mov r3,r1
 177:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for delta ticks < 0 */
 966              	 .loc 1 177 0
 967 003e 9969     	 ldr r1,[r3,#24]
 968              	.LVL83:
 969 0040 521A     	 subs r2,r2,r1
 970              	.LVL84:
 179:../Dave/Generated/SYSTIMER/systimer.c ****       {
 971              	 .loc 1 179 0
 972 0042 002A     	 cmp r2,#0
 973 0044 F8DC     	 bgt .L83
 974              	.L97:
 182:../Dave/Generated/SYSTIMER/systimer.c ****         {
 975              	 .loc 1 182 0
 976 0046 D3F804E0 	 ldr lr,[r3,#4]
 185:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].prev = object_ptr->prev;
 977              	 .loc 1 185 0
 978 004a 3918     	 adds r1,r7,r0
 979 004c 8900     	 lsls r1,r1,#2
 182:../Dave/Generated/SYSTIMER/systimer.c ****         {
 980              	 .loc 1 182 0
 981 004e BEF1000F 	 cmp lr,#0
 982 0052 1ED0     	 beq .L84
 185:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].prev = object_ptr->prev;
 983              	 .loc 1 185 0
 984 0054 04EB010C 	 add ip,r4,r1
 985 0058 CEF800C0 	 str ip,[lr]
 186:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].next = object_ptr;
 986              	 .loc 1 186 0
 987 005c CCF804E0 	 str lr,[ip,#4]
 187:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->prev = &g_timer_tbl[tbl_index];
 988              	 .loc 1 187 0
 989 0060 6350     	 str r3,[r4,r1]
 188:../Dave/Generated/SYSTIMER/systimer.c ****         }
 990              	 .loc 1 188 0
 991 0062 C3F804C0 	 str ip,[r3,#4]
 992              	.L85:
 197:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[tbl_index].next->count  -= g_timer_tbl[tbl_index].count;
 993              	 .loc 1 197 0
 994 0066 3844     	 add r0,r0,r7
 995              	.LVL85:
 996 0068 8000     	 lsls r0,r0,#2
 997 006a 2718     	 adds r7,r4,r0
 998 006c 2158     	 ldr r1,[r4,r0]
 999 006e 2E60     	 str r6,[r5]
 1000 0070 8B69     	 ldr r3,[r1,#24]
 1001              	.LVL86:
 1002 0072 1A44     	 add r2,r2,r3
 1003              	.LVL87:
 1004 0074 BA61     	 str r2,[r7,#24]
 198:../Dave/Generated/SYSTIMER/systimer.c ****         found_flag = true;
 1005              	 .loc 1 198 0
 1006 0076 8B69     	 ldr r3,[r1,#24]
 1007 0078 9A1A     	 subs r2,r3,r2
 1008 007a 8A61     	 str r2,[r1,#24]
 1009              	.LVL88:
 1010              	.LBE173:
 1011              	.LBE177:
 472:../Dave/Generated/SYSTIMER/systimer.c ****     /* Insert this timer into timer list */
 473:../Dave/Generated/SYSTIMER/systimer.c ****     SYSTIMER_lInsertTimerList((id - 1U));
 474:../Dave/Generated/SYSTIMER/systimer.c ****     status = SYSTIMER_STATUS_SUCCESS;
 1012              	 .loc 1 474 0
 1013 007c 0020     	 movs r0,#0
 1014 007e F0BD     	 pop {r4,r5,r6,r7,pc}
 1015              	.LVL89:
 1016              	.L98:
 1017              	.LBB178:
 1018              	.LBB174:
 207:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->next = &g_timer_tbl[tbl_index];
 1019              	 .loc 1 207 0
 1020 0080 3844     	 add r0,r0,r7
 1021              	.LVL90:
 1022 0082 04EB8000 	 add r0,r4,r0,lsl#2
 1023 0086 4360     	 str r3,[r0,#4]
 208:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].count = (uint32_t)delta_ticks;
 1024              	 .loc 1 208 0
 1025 0088 1860     	 str r0,[r3]
 209:../Dave/Generated/SYSTIMER/systimer.c ****           found_flag = true;
 1026              	 .loc 1 209 0
 1027 008a 8261     	 str r2,[r0,#24]
 1028              	.LVL91:
 1029 008c 2E60     	 str r6,[r5]
 1030              	.LBE174:
 1031              	.LBE178:
 1032              	 .loc 1 474 0
 1033 008e 0020     	 movs r0,#0
 1034 0090 F0BD     	 pop {r4,r5,r6,r7,pc}
 1035              	.LVL92:
 1036              	.L84:
 1037              	.LBB179:
 1038              	.LBB175:
 193:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_list->prev = &g_timer_tbl[tbl_index];
 1039              	 .loc 1 193 0
 1040 0092 04EB010E 	 add lr,r4,r1
 1041 0096 6650     	 str r6,[r4,r1]
 194:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_list = &g_timer_tbl[tbl_index];
 1042              	 .loc 1 194 0
 1043 0098 C6F804E0 	 str lr,[r6,#4]
 195:../Dave/Generated/SYSTIMER/systimer.c ****         }
 1044              	 .loc 1 195 0
 1045 009c 7646     	 mov r6,lr
 1046 009e E2E7     	 b .L85
 1047              	.LVL93:
 1048              	.L96:
 165:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1049              	 .loc 1 165 0
 1050 00a0 2960     	 str r1,[r5]
 1051              	.LBE175:
 1052              	.LBE179:
 1053              	 .loc 1 474 0
 1054 00a2 1846     	 mov r0,r3
 1055              	.LVL94:
 1056 00a4 F0BD     	 pop {r4,r5,r6,r7,pc}
 1057              	.L100:
 1058 00a6 00BF     	 .align 2
 1059              	.L99:
 1060 00a8 00000000 	 .word g_timer_tbl
 1061 00ac 00000000 	 .word .LANCHOR0
 1062              	 .cfi_endproc
 1063              	.LFE135:
 1065              	 .section .text.SYSTIMER_StopTimer,"ax",%progbits
 1066              	 .align 2
 1067              	 .global SYSTIMER_StopTimer
 1068              	 .thumb
 1069              	 .thumb_func
 1071              	SYSTIMER_StopTimer:
 1072              	.LFB136:
 475:../Dave/Generated/SYSTIMER/systimer.c ****   }
 476:../Dave/Generated/SYSTIMER/systimer.c **** 
 477:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 478:../Dave/Generated/SYSTIMER/systimer.c **** }
 479:../Dave/Generated/SYSTIMER/systimer.c **** 
 480:../Dave/Generated/SYSTIMER/systimer.c **** /*
 481:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to stop the software timer.
 482:../Dave/Generated/SYSTIMER/systimer.c ****  */
 483:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_StopTimer(uint32_t id)
 484:../Dave/Generated/SYSTIMER/systimer.c **** {
 1073              	 .loc 1 484 0
 1074              	 .cfi_startproc
 1075              	 
 1076              	 
 1077              	 
 1078              	.LVL95:
 485:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 486:../Dave/Generated/SYSTIMER/systimer.c ****   status = SYSTIMER_STATUS_SUCCESS;
 487:../Dave/Generated/SYSTIMER/systimer.c **** 
 488:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_StopTimer: Failure in timer restart operation due to invalid timer ID",
 489:../Dave/Generated/SYSTIMER/systimer.c ****             ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
 490:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_StopTimer: Error during stop of software timer", (0U != (g_timer_tracker & (
 491:../Dave/Generated/SYSTIMER/systimer.c **** 
 492:../Dave/Generated/SYSTIMER/systimer.c ****   if (SYSTIMER_STATE_NOT_INITIALIZED == g_timer_tbl[id - 1U].state)
 1079              	 .loc 1 492 0
 1080 0000 0138     	 subs r0,r0,#1
 1081              	.LVL96:
 1082 0002 00EBC000 	 add r0,r0,r0,lsl#3
 1083              	.LVL97:
 1084 0006 1949     	 ldr r1,.L113
 1085 0008 8300     	 lsls r3,r0,#2
 484:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 1086              	 .loc 1 484 0
 1087 000a F0B4     	 push {r4,r5,r6,r7}
 1088              	.LCFI11:
 1089              	 .cfi_def_cfa_offset 16
 1090              	 .cfi_offset 4,-16
 1091              	 .cfi_offset 5,-12
 1092              	 .cfi_offset 6,-8
 1093              	 .cfi_offset 7,-4
 1094              	 .loc 1 492 0
 1095 000c CC18     	 adds r4,r1,r3
 1096 000e 627B     	 ldrb r2,[r4,#13]
 1097 0010 22B1     	 cbz r2,.L106
 493:../Dave/Generated/SYSTIMER/systimer.c ****   {
 494:../Dave/Generated/SYSTIMER/systimer.c ****     status = SYSTIMER_STATUS_FAILURE;
 495:../Dave/Generated/SYSTIMER/systimer.c ****   }
 496:../Dave/Generated/SYSTIMER/systimer.c ****   else
 497:../Dave/Generated/SYSTIMER/systimer.c ****   {
 498:../Dave/Generated/SYSTIMER/systimer.c ****     /* Check whether Timer is in Stop state */
 499:../Dave/Generated/SYSTIMER/systimer.c ****     if (SYSTIMER_STATE_RUNNING == g_timer_tbl[id - 1U].state)
 1098              	 .loc 1 499 0
 1099 0012 012A     	 cmp r2,#1
 1100 0014 05D0     	 beq .L109
 486:../Dave/Generated/SYSTIMER/systimer.c **** 
 1101              	 .loc 1 486 0
 1102 0016 0020     	 movs r0,#0
 1103              	.L102:
 1104              	.LVL98:
 500:../Dave/Generated/SYSTIMER/systimer.c ****     {
 501:../Dave/Generated/SYSTIMER/systimer.c ****         /* Set timer status as SYSTIMER_STATE_STOPPED */
 502:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[id - 1U].state = SYSTIMER_STATE_STOPPED;
 503:../Dave/Generated/SYSTIMER/systimer.c **** 
 504:../Dave/Generated/SYSTIMER/systimer.c ****         /* remove Timer from node list */
 505:../Dave/Generated/SYSTIMER/systimer.c ****         SYSTIMER_lRemoveTimerList(id - 1U);
 506:../Dave/Generated/SYSTIMER/systimer.c **** 
 507:../Dave/Generated/SYSTIMER/systimer.c ****     }
 508:../Dave/Generated/SYSTIMER/systimer.c ****   }
 509:../Dave/Generated/SYSTIMER/systimer.c **** 
 510:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 511:../Dave/Generated/SYSTIMER/systimer.c **** }
 1105              	 .loc 1 511 0
 1106 0018 F0BC     	 pop {r4,r5,r6,r7}
 1107              	.LCFI12:
 1108              	 .cfi_remember_state
 1109              	 .cfi_restore 7
 1110              	 .cfi_restore 6
 1111              	 .cfi_restore 5
 1112              	 .cfi_restore 4
 1113              	 .cfi_def_cfa_offset 0
 1114 001a 7047     	 bx lr
 1115              	.LVL99:
 1116              	.L106:
 1117              	.LCFI13:
 1118              	 .cfi_restore_state
 494:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1119              	 .loc 1 494 0
 1120 001c 0120     	 movs r0,#1
 1121              	.LVL100:
 1122              	 .loc 1 511 0
 1123 001e F0BC     	 pop {r4,r5,r6,r7}
 1124              	.LCFI14:
 1125              	 .cfi_remember_state
 1126              	 .cfi_restore 4
 1127              	 .cfi_restore 5
 1128              	 .cfi_restore 6
 1129              	 .cfi_restore 7
 1130              	 .cfi_def_cfa_offset 0
 1131 0020 7047     	 bx lr
 1132              	.LVL101:
 1133              	.L109:
 1134              	.LCFI15:
 1135              	 .cfi_restore_state
 1136              	.LBB184:
 1137              	.LBB185:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 1138              	 .loc 1 227 0
 1139 0022 6268     	 ldr r2,[r4,#4]
 1140              	.LBE185:
 1141              	.LBE184:
 502:../Dave/Generated/SYSTIMER/systimer.c **** 
 1142              	 .loc 1 502 0
 1143 0024 0225     	 movs r5,#2
 1144 0026 6573     	 strb r5,[r4,#13]
 1145              	.LVL102:
 1146              	.LBB195:
 1147              	.LBB190:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 1148              	 .loc 1 227 0
 1149 0028 CD58     	 ldr r5,[r1,r3]
 1150 002a 62B1     	 cbz r2,.L110
 245:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 1151              	 .loc 1 245 0
 1152 002c 1560     	 str r5,[r2]
 242:../Dave/Generated/SYSTIMER/systimer.c ****   {
 1153              	 .loc 1 242 0
 1154 002e ADB1     	 cbz r5,.L111
 253:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 1155              	 .loc 1 253 0
 1156 0030 CF58     	 ldr r7,[r1,r3]
 1157 0032 A069     	 ldr r0,[r4,#24]
 1158 0034 BE69     	 ldr r6,[r7,#24]
 252:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next->count += object_ptr->count;
 1159              	 .loc 1 252 0
 1160 0036 7A60     	 str r2,[r7,#4]
 254:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 1161              	 .loc 1 254 0
 1162 0038 0025     	 movs r5,#0
 253:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 1163              	 .loc 1 253 0
 1164 003a 0644     	 add r6,r6,r0
 1165 003c BE61     	 str r6,[r7,#24]
 1166              	.LBE190:
 1167              	.LBE195:
 486:../Dave/Generated/SYSTIMER/systimer.c **** 
 1168              	 .loc 1 486 0
 1169 003e 2846     	 mov r0,r5
 1170              	.LBB196:
 1171              	.LBB191:
 254:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 1172              	 .loc 1 254 0
 1173 0040 CD50     	 str r5,[r1,r3]
 255:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1174              	 .loc 1 255 0
 1175 0042 6560     	 str r5,[r4,#4]
 1176 0044 E8E7     	 b .L102
 1177              	.L110:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 1178              	 .loc 1 227 0
 1179 0046 65B1     	 cbz r5,.L112
 1180              	.LVL103:
 1181              	.LBB186:
 1182              	.LBB187:
 238:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 1183              	 .loc 1 238 0
 1184 0048 A069     	 ldr r0,[r4,#24]
 1185 004a AE69     	 ldr r6,[r5,#24]
 236:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->prev = NULL;
 1186              	 .loc 1 236 0
 1187 004c 084C     	 ldr r4,.L113+4
 237:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->count += object_ptr->count;
 1188              	 .loc 1 237 0
 1189 004e 6A60     	 str r2,[r5,#4]
 238:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 1190              	 .loc 1 238 0
 1191 0050 3044     	 add r0,r0,r6
 1192 0052 A861     	 str r0,[r5,#24]
 236:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->prev = NULL;
 1193              	 .loc 1 236 0
 1194 0054 2560     	 str r5,[r4]
 1195              	.LBE187:
 1196              	.LBE186:
 1197              	.LBE191:
 1198              	.LBE196:
 486:../Dave/Generated/SYSTIMER/systimer.c **** 
 1199              	 .loc 1 486 0
 1200 0056 1046     	 mov r0,r2
 1201              	.LBB197:
 1202              	.LBB192:
 1203              	.LBB189:
 1204              	.LBB188:
 239:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1205              	 .loc 1 239 0
 1206 0058 CA50     	 str r2,[r1,r3]
 1207 005a DDE7     	 b .L102
 1208              	.LVL104:
 1209              	.L111:
 1210              	.LBE188:
 1211              	.LBE189:
 1212              	.LBE192:
 1213              	.LBE197:
 486:../Dave/Generated/SYSTIMER/systimer.c **** 
 1214              	 .loc 1 486 0
 1215 005c 2846     	 mov r0,r5
 1216              	.LBB198:
 1217              	.LBB193:
 246:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1218              	 .loc 1 246 0
 1219 005e 6560     	 str r5,[r4,#4]
 1220 0060 DAE7     	 b .L102
 1221              	.L112:
 230:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1222              	 .loc 1 230 0
 1223 0062 034B     	 ldr r3,.L113+4
 1224              	.LBE193:
 1225              	.LBE198:
 486:../Dave/Generated/SYSTIMER/systimer.c **** 
 1226              	 .loc 1 486 0
 1227 0064 2846     	 mov r0,r5
 1228              	.LBB199:
 1229              	.LBB194:
 230:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1230              	 .loc 1 230 0
 1231 0066 1D60     	 str r5,[r3]
 1232 0068 D6E7     	 b .L102
 1233              	.L114:
 1234 006a 00BF     	 .align 2
 1235              	.L113:
 1236 006c 00000000 	 .word g_timer_tbl
 1237 0070 00000000 	 .word .LANCHOR0
 1238              	.LBE194:
 1239              	.LBE199:
 1240              	 .cfi_endproc
 1241              	.LFE136:
 1243              	 .section .text.SYSTIMER_RestartTimer,"ax",%progbits
 1244              	 .align 2
 1245              	 .global SYSTIMER_RestartTimer
 1246              	 .thumb
 1247              	 .thumb_func
 1249              	SYSTIMER_RestartTimer:
 1250              	.LFB137:
 512:../Dave/Generated/SYSTIMER/systimer.c **** 
 513:../Dave/Generated/SYSTIMER/systimer.c **** /*
 514:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to reinitialize the time interval and to start the timer.
 515:../Dave/Generated/SYSTIMER/systimer.c ****  */
 516:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_RestartTimer(uint32_t id, uint32_t microsec)
 517:../Dave/Generated/SYSTIMER/systimer.c **** {
 1251              	 .loc 1 517 0
 1252              	 .cfi_startproc
 1253              	 
 1254              	 
 1255              	.LVL105:
 518:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t period_ratio = 0U;
 519:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 520:../Dave/Generated/SYSTIMER/systimer.c ****   status = SYSTIMER_STATUS_SUCCESS;
 521:../Dave/Generated/SYSTIMER/systimer.c **** 
 522:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_RestartTimer: Failure in timer restart operation due to invalid timer ID",
 523:../Dave/Generated/SYSTIMER/systimer.c ****             ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
 524:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_RestartTimer: Error during restart of software timer", (0U != (g_timer_track
 525:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_RestartTimer: Can not restart timer due to invalid period value",
 526:../Dave/Generated/SYSTIMER/systimer.c ****             (microsec >= SYSTIMER_TICK_PERIOD_US) && (microsec > 0U));
 527:../Dave/Generated/SYSTIMER/systimer.c **** 
 528:../Dave/Generated/SYSTIMER/systimer.c **** 
 529:../Dave/Generated/SYSTIMER/systimer.c ****   if (SYSTIMER_STATE_NOT_INITIALIZED == g_timer_tbl[id - 1U].state)
 1256              	 .loc 1 529 0
 1257 0000 0138     	 subs r0,r0,#1
 1258              	.LVL106:
 517:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t period_ratio = 0U;
 1259              	 .loc 1 517 0
 1260 0002 2DE9F047 	 push {r4,r5,r6,r7,r8,r9,r10,lr}
 1261              	.LCFI16:
 1262              	 .cfi_def_cfa_offset 32
 1263              	 .cfi_offset 4,-32
 1264              	 .cfi_offset 5,-28
 1265              	 .cfi_offset 6,-24
 1266              	 .cfi_offset 7,-20
 1267              	 .cfi_offset 8,-16
 1268              	 .cfi_offset 9,-12
 1269              	 .cfi_offset 10,-8
 1270              	 .cfi_offset 14,-4
 1271              	 .loc 1 529 0
 1272 0006 C500     	 lsls r5,r0,#3
 1273 0008 2A18     	 adds r2,r5,r0
 1274 000a 544C     	 ldr r4,.L146
 1275 000c 9200     	 lsls r2,r2,#2
 1276 000e A618     	 adds r6,r4,r2
 1277 0010 06F10807 	 add r7,r6,#8
 1278 0014 97F805E0 	 ldrb lr,[r7,#5]
 1279 0018 BEF1000F 	 cmp lr,#0
 1280 001c 0DD0     	 beq .L130
 1281              	.LVL107:
 1282              	.LBB210:
 1283              	.LBB211:
 499:../Dave/Generated/SYSTIMER/systimer.c ****     {
 1284              	 .loc 1 499 0
 1285 001e BEF1010F 	 cmp lr,#1
 1286 0022 45D0     	 beq .L138
 1287              	.L118:
 1288              	.LBE211:
 1289              	.LBE210:
 530:../Dave/Generated/SYSTIMER/systimer.c ****   {
 531:../Dave/Generated/SYSTIMER/systimer.c ****       status = SYSTIMER_STATUS_FAILURE;
 532:../Dave/Generated/SYSTIMER/systimer.c ****   }
 533:../Dave/Generated/SYSTIMER/systimer.c ****   else
 534:../Dave/Generated/SYSTIMER/systimer.c ****   {
 535:../Dave/Generated/SYSTIMER/systimer.c ****     /* check whether timer is in run state */
 536:../Dave/Generated/SYSTIMER/systimer.c ****     if( SYSTIMER_STATE_STOPPED != g_timer_tbl[id - 1U].state)
 537:../Dave/Generated/SYSTIMER/systimer.c ****     {
 538:../Dave/Generated/SYSTIMER/systimer.c ****          /* Stop the timer */
 539:../Dave/Generated/SYSTIMER/systimer.c ****          status = SYSTIMER_StopTimer(id);
 540:../Dave/Generated/SYSTIMER/systimer.c ****     }
 541:../Dave/Generated/SYSTIMER/systimer.c ****     if (SYSTIMER_STATUS_SUCCESS == status)
 542:../Dave/Generated/SYSTIMER/systimer.c ****     {
 543:../Dave/Generated/SYSTIMER/systimer.c ****       period_ratio = (uint32_t)(microsec / SYSTIMER_TICK_PERIOD_US);
 1290              	 .loc 1 543 0
 1291 0024 4E4A     	 ldr r2,.L146+4
 544:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tbl[id - 1U].reload = period_ratio;
 1292              	 .loc 1 544 0
 1293 0026 2B18     	 adds r3,r5,r0
 543:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tbl[id - 1U].reload = period_ratio;
 1294              	 .loc 1 543 0
 1295 0028 A2FB0121 	 umull r2,r1,r2,r1
 1296              	.LVL108:
 1297              	 .loc 1 544 0
 1298 002c 04EB8303 	 add r3,r4,r3,lsl#2
 543:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tbl[id - 1U].reload = period_ratio;
 1299              	 .loc 1 543 0
 1300 0030 8909     	 lsrs r1,r1,#6
 1301              	.LVL109:
 1302              	.LBB228:
 1303              	.LBB229:
 467:../Dave/Generated/SYSTIMER/systimer.c ****   {
 1304              	 .loc 1 467 0
 1305 0032 BEF1020F 	 cmp lr,#2
 1306              	.LBE229:
 1307              	.LBE228:
 1308              	 .loc 1 544 0
 1309 0036 D961     	 str r1,[r3,#28]
 1310              	.LVL110:
 1311              	.LBB241:
 1312              	.LBB238:
 467:../Dave/Generated/SYSTIMER/systimer.c ****   {
 1313              	 .loc 1 467 0
 1314 0038 02D0     	 beq .L139
 1315              	.LVL111:
 1316              	.L130:
 1317              	.LBE238:
 1318              	.LBE241:
 531:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1319              	 .loc 1 531 0
 1320 003a 0120     	 movs r0,#1
 1321              	.LVL112:
 1322 003c BDE8F087 	 pop {r4,r5,r6,r7,r8,r9,r10,pc}
 1323              	.LVL113:
 1324              	.L139:
 1325 0040 484E     	 ldr r6,.L146+8
 1326 0042 3268     	 ldr r2,[r6]
 1327              	.L121:
 1328              	.LBB242:
 1329              	.LBB239:
 1330              	.LBB230:
 1331              	.LBB231:
 162:../Dave/Generated/SYSTIMER/systimer.c ****   {
 1332              	 .loc 1 162 0
 1333 0044 DFF81CE1 	 ldr lr,.L146+8
 1334              	.LBE231:
 1335              	.LBE230:
 469:../Dave/Generated/SYSTIMER/systimer.c ****     /* set timer status as SYSTIMER_STATE_RUNNING */
 1336              	 .loc 1 469 0
 1337 0048 2F18     	 adds r7,r5,r0
 1338 004a 04EB8707 	 add r7,r4,r7,lsl#2
 1339 004e 4B1C     	 adds r3,r1,#1
 471:../Dave/Generated/SYSTIMER/systimer.c ****     /* Insert this timer into timer list */
 1340              	 .loc 1 471 0
 1341 0050 0121     	 movs r1,#1
 1342              	.LVL114:
 469:../Dave/Generated/SYSTIMER/systimer.c ****     /* set timer status as SYSTIMER_STATE_RUNNING */
 1343              	 .loc 1 469 0
 1344 0052 BB61     	 str r3,[r7,#24]
 471:../Dave/Generated/SYSTIMER/systimer.c ****     /* Insert this timer into timer list */
 1345              	 .loc 1 471 0
 1346 0054 7973     	 strb r1,[r7,#13]
 1347              	.LVL115:
 1348              	.LBB235:
 1349              	.LBB232:
 162:../Dave/Generated/SYSTIMER/systimer.c ****   {
 1350              	 .loc 1 162 0
 1351 0056 002A     	 cmp r2,#0
 1352 0058 46D0     	 beq .L140
 177:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for delta ticks < 0 */
 1353              	 .loc 1 177 0
 1354 005a 9169     	 ldr r1,[r2,#24]
 1355 005c 5B1A     	 subs r3,r3,r1
 1356              	.LVL116:
 179:../Dave/Generated/SYSTIMER/systimer.c ****       {
 1357              	 .loc 1 179 0
 1358 005e 002B     	 cmp r3,#0
 162:../Dave/Generated/SYSTIMER/systimer.c ****   {
 1359              	 .loc 1 162 0
 1360 0060 1746     	 mov r7,r2
 1361              	.LVL117:
 179:../Dave/Generated/SYSTIMER/systimer.c ****       {
 1362              	 .loc 1 179 0
 1363 0062 07DD     	 ble .L141
 1364              	.L124:
 204:../Dave/Generated/SYSTIMER/systimer.c ****         {
 1365              	 .loc 1 204 0
 1366 0064 1168     	 ldr r1,[r2]
 1367              	.LVL118:
 1368 0066 0029     	 cmp r1,#0
 1369 0068 43D0     	 beq .L142
 1370 006a 0A46     	 mov r2,r1
 177:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for delta ticks < 0 */
 1371              	 .loc 1 177 0
 1372 006c 9169     	 ldr r1,[r2,#24]
 1373              	.LVL119:
 1374 006e 5B1A     	 subs r3,r3,r1
 1375              	.LVL120:
 179:../Dave/Generated/SYSTIMER/systimer.c ****       {
 1376              	 .loc 1 179 0
 1377 0070 002B     	 cmp r3,#0
 1378 0072 F7DC     	 bgt .L124
 1379              	.LVL121:
 1380              	.L141:
 182:../Dave/Generated/SYSTIMER/systimer.c ****         {
 1381              	 .loc 1 182 0
 1382 0074 D2F804E0 	 ldr lr,[r2,#4]
 185:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].prev = object_ptr->prev;
 1383              	 .loc 1 185 0
 1384 0078 2918     	 adds r1,r5,r0
 1385 007a 8900     	 lsls r1,r1,#2
 182:../Dave/Generated/SYSTIMER/systimer.c ****         {
 1386              	 .loc 1 182 0
 1387 007c BEF1000F 	 cmp lr,#0
 1388 0080 3ED0     	 beq .L125
 185:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].prev = object_ptr->prev;
 1389              	 .loc 1 185 0
 1390 0082 04EB010C 	 add ip,r4,r1
 1391 0086 CEF800C0 	 str ip,[lr]
 186:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].next = object_ptr;
 1392              	 .loc 1 186 0
 1393 008a CCF804E0 	 str lr,[ip,#4]
 187:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->prev = &g_timer_tbl[tbl_index];
 1394              	 .loc 1 187 0
 1395 008e 6250     	 str r2,[r4,r1]
 188:../Dave/Generated/SYSTIMER/systimer.c ****         }
 1396              	 .loc 1 188 0
 1397 0090 C2F804C0 	 str ip,[r2,#4]
 1398              	.L126:
 197:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[tbl_index].next->count  -= g_timer_tbl[tbl_index].count;
 1399              	 .loc 1 197 0
 1400 0094 2844     	 add r0,r0,r5
 1401              	.LVL122:
 1402 0096 8000     	 lsls r0,r0,#2
 1403 0098 2518     	 adds r5,r4,r0
 1404              	.LVL123:
 1405 009a 2158     	 ldr r1,[r4,r0]
 1406 009c 8A69     	 ldr r2,[r1,#24]
 1407              	.LVL124:
 1408 009e 1344     	 add r3,r3,r2
 1409 00a0 AB61     	 str r3,[r5,#24]
 1410              	.LVL125:
 198:../Dave/Generated/SYSTIMER/systimer.c ****         found_flag = true;
 1411              	 .loc 1 198 0
 1412 00a2 8A69     	 ldr r2,[r1,#24]
 1413 00a4 D31A     	 subs r3,r2,r3
 1414 00a6 8B61     	 str r3,[r1,#24]
 1415              	.LVL126:
 1416              	.L136:
 1417 00a8 3760     	 str r7,[r6]
 1418              	.LBE232:
 1419              	.LBE235:
 474:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1420              	 .loc 1 474 0
 1421 00aa 0020     	 movs r0,#0
 1422              	.LVL127:
 1423 00ac BDE8F087 	 pop {r4,r5,r6,r7,r8,r9,r10,pc}
 1424              	.LVL128:
 1425              	.L138:
 1426              	.LBE239:
 1427              	.LBE242:
 1428              	.LBB243:
 1429              	.LBB224:
 1430              	.LBB212:
 1431              	.LBB213:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 1432              	 .loc 1 227 0
 1433 00b0 D6F804C0 	 ldr ip,[r6,#4]
 1434              	.LBE213:
 1435              	.LBE212:
 502:../Dave/Generated/SYSTIMER/systimer.c **** 
 1436              	 .loc 1 502 0
 1437 00b4 0223     	 movs r3,#2
 1438 00b6 7B71     	 strb r3,[r7,#5]
 1439              	.LVL129:
 1440              	.LBB220:
 1441              	.LBB216:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 1442              	 .loc 1 227 0
 1443 00b8 BCF1000F 	 cmp ip,#0
 1444 00bc 27D0     	 beq .L143
 242:../Dave/Generated/SYSTIMER/systimer.c ****   {
 1445              	 .loc 1 242 0
 1446 00be A358     	 ldr r3,[r4,r2]
 245:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 1447              	 .loc 1 245 0
 1448 00c0 CCF80030 	 str r3,[ip]
 242:../Dave/Generated/SYSTIMER/systimer.c ****   {
 1449              	 .loc 1 242 0
 1450 00c4 002B     	 cmp r3,#0
 1451 00c6 38D0     	 beq .L144
 253:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 1452              	 .loc 1 253 0
 1453 00c8 54F80290 	 ldr r9,[r4,r2]
 1454 00cc B369     	 ldr r3,[r6,#24]
 1455 00ce D9F818A0 	 ldr r10,[r9,#24]
 1456 00d2 97F805E0 	 ldrb lr,[r7,#5]
 252:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next->count += object_ptr->count;
 1457              	 .loc 1 252 0
 1458 00d6 C9F804C0 	 str ip,[r9,#4]
 254:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 1459              	 .loc 1 254 0
 1460 00da 0027     	 movs r7,#0
 253:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 1461              	 .loc 1 253 0
 1462 00dc 5344     	 add r3,r3,r10
 1463 00de C9F81830 	 str r3,[r9,#24]
 254:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 1464              	 .loc 1 254 0
 1465 00e2 A750     	 str r7,[r4,r2]
 255:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1466              	 .loc 1 255 0
 1467 00e4 7760     	 str r7,[r6,#4]
 1468 00e6 9DE7     	 b .L118
 1469              	.LVL130:
 1470              	.L140:
 1471              	.LBE216:
 1472              	.LBE220:
 1473              	.LBE224:
 1474              	.LBE243:
 1475              	.LBB244:
 1476              	.LBB240:
 1477              	.LBB236:
 1478              	.LBB233:
 165:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1479              	 .loc 1 165 0
 1480 00e8 CEF80070 	 str r7,[lr]
 1481              	.LBE233:
 1482              	.LBE236:
 474:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1483              	 .loc 1 474 0
 1484 00ec 1046     	 mov r0,r2
 1485              	.LVL131:
 1486 00ee BDE8F087 	 pop {r4,r5,r6,r7,r8,r9,r10,pc}
 1487              	.LVL132:
 1488              	.L142:
 1489              	.LBB237:
 1490              	.LBB234:
 207:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->next = &g_timer_tbl[tbl_index];
 1491              	 .loc 1 207 0
 1492 00f2 2844     	 add r0,r0,r5
 1493              	.LVL133:
 1494 00f4 04EB8004 	 add r4,r4,r0,lsl#2
 1495              	.LVL134:
 1496 00f8 6260     	 str r2,[r4,#4]
 208:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].count = (uint32_t)delta_ticks;
 1497              	 .loc 1 208 0
 1498 00fa 1460     	 str r4,[r2]
 209:../Dave/Generated/SYSTIMER/systimer.c ****           found_flag = true;
 1499              	 .loc 1 209 0
 1500 00fc A361     	 str r3,[r4,#24]
 1501              	.LVL135:
 1502 00fe D3E7     	 b .L136
 1503              	.LVL136:
 1504              	.L125:
 193:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_list->prev = &g_timer_tbl[tbl_index];
 1505              	 .loc 1 193 0
 1506 0100 04EB010E 	 add lr,r4,r1
 1507 0104 6750     	 str r7,[r4,r1]
 194:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_list = &g_timer_tbl[tbl_index];
 1508              	 .loc 1 194 0
 1509 0106 C7F804E0 	 str lr,[r7,#4]
 195:../Dave/Generated/SYSTIMER/systimer.c ****         }
 1510              	 .loc 1 195 0
 1511 010a 7746     	 mov r7,lr
 1512 010c C2E7     	 b .L126
 1513              	.LVL137:
 1514              	.L143:
 1515              	.LBE234:
 1516              	.LBE237:
 1517              	.LBE240:
 1518              	.LBE244:
 1519              	.LBB245:
 1520              	.LBB225:
 1521              	.LBB221:
 1522              	.LBB217:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 1523              	 .loc 1 227 0
 1524 010e 54F80280 	 ldr r8,[r4,r2]
 1525 0112 B8F1000F 	 cmp r8,#0
 1526 0116 14D0     	 beq .L145
 1527              	.LVL138:
 1528              	.LBB214:
 1529              	.LBB215:
 238:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 1530              	 .loc 1 238 0
 1531 0118 D6F818E0 	 ldr lr,[r6,#24]
 1532 011c D8F81830 	 ldr r3,[r8,#24]
 236:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->prev = NULL;
 1533              	 .loc 1 236 0
 1534 0120 104E     	 ldr r6,.L146+8
 237:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->count += object_ptr->count;
 1535              	 .loc 1 237 0
 1536 0122 C8F804C0 	 str ip,[r8,#4]
 238:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 1537              	 .loc 1 238 0
 1538 0126 7344     	 add r3,r3,lr
 236:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->prev = NULL;
 1539              	 .loc 1 236 0
 1540 0128 C6F80080 	 str r8,[r6]
 1541 012c 97F805E0 	 ldrb lr,[r7,#5]
 238:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 1542              	 .loc 1 238 0
 1543 0130 C8F81830 	 str r3,[r8,#24]
 239:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1544              	 .loc 1 239 0
 1545 0134 44F802C0 	 str ip,[r4,r2]
 1546 0138 74E7     	 b .L118
 1547              	.LVL139:
 1548              	.L144:
 1549 013a 97F805E0 	 ldrb lr,[r7,#5]
 1550              	.LBE215:
 1551              	.LBE214:
 246:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1552              	 .loc 1 246 0
 1553 013e 7360     	 str r3,[r6,#4]
 1554 0140 70E7     	 b .L118
 1555              	.L145:
 1556              	.LBE217:
 1557              	.LBE221:
 1558              	.LBE225:
 1559              	.LBE245:
 1560              	 .loc 1 544 0
 1561 0142 2423     	 movs r3,#36
 1562 0144 03FB0043 	 mla r3,r3,r0,r4
 1563              	.LBB246:
 1564              	.LBB226:
 1565              	.LBB222:
 1566              	.LBB218:
 230:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1567              	 .loc 1 230 0
 1568 0148 064E     	 ldr r6,.L146+8
 1569              	.LBE218:
 1570              	.LBE222:
 1571              	.LBE226:
 1572              	.LBE246:
 543:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tbl[id - 1U].reload = period_ratio;
 1573              	 .loc 1 543 0
 1574 014a 4FF47A72 	 mov r2,#1000
 1575              	.LBB247:
 1576              	.LBB227:
 1577              	.LBB223:
 1578              	.LBB219:
 230:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1579              	 .loc 1 230 0
 1580 014e C6F80080 	 str r8,[r6]
 1581              	.LBE219:
 1582              	.LBE223:
 1583              	.LBE227:
 1584              	.LBE247:
 543:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tbl[id - 1U].reload = period_ratio;
 1585              	 .loc 1 543 0
 1586 0152 B1FBF2F1 	 udiv r1,r1,r2
 1587              	.LVL140:
 1588 0156 4246     	 mov r2,r8
 1589              	 .loc 1 544 0
 1590 0158 D961     	 str r1,[r3,#28]
 1591              	.LVL141:
 1592 015a 73E7     	 b .L121
 1593              	.L147:
 1594              	 .align 2
 1595              	.L146:
 1596 015c 00000000 	 .word g_timer_tbl
 1597 0160 D34D6210 	 .word 274877907
 1598 0164 00000000 	 .word .LANCHOR0
 1599              	 .cfi_endproc
 1600              	.LFE137:
 1602              	 .section .text.SYSTIMER_DeleteTimer,"ax",%progbits
 1603              	 .align 2
 1604              	 .global SYSTIMER_DeleteTimer
 1605              	 .thumb
 1606              	 .thumb_func
 1608              	SYSTIMER_DeleteTimer:
 1609              	.LFB138:
 545:../Dave/Generated/SYSTIMER/systimer.c ****       /* Start the timer */
 546:../Dave/Generated/SYSTIMER/systimer.c ****       status = SYSTIMER_StartTimer(id);
 547:../Dave/Generated/SYSTIMER/systimer.c ****     }
 548:../Dave/Generated/SYSTIMER/systimer.c ****   }
 549:../Dave/Generated/SYSTIMER/systimer.c **** 
 550:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 551:../Dave/Generated/SYSTIMER/systimer.c **** }
 552:../Dave/Generated/SYSTIMER/systimer.c **** 
 553:../Dave/Generated/SYSTIMER/systimer.c **** /*
 554:../Dave/Generated/SYSTIMER/systimer.c ****  *  Function to delete the Timer instance.
 555:../Dave/Generated/SYSTIMER/systimer.c ****  */
 556:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_DeleteTimer(uint32_t id)
 557:../Dave/Generated/SYSTIMER/systimer.c **** {
 1610              	 .loc 1 557 0
 1611              	 .cfi_startproc
 1612              	 
 1613              	 
 1614              	 
 1615              	.LVL142:
 558:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 559:../Dave/Generated/SYSTIMER/systimer.c ****   status = SYSTIMER_STATUS_SUCCESS;
 560:../Dave/Generated/SYSTIMER/systimer.c **** 
 561:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_DeleteTimer: Failure in timer restart operation due to invalid timer ID",
 562:../Dave/Generated/SYSTIMER/systimer.c ****             ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
 563:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_DeleteTimer: Error during deletion of software timer", (0U != (g_timer_track
 564:../Dave/Generated/SYSTIMER/systimer.c **** 
 565:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check whether Timer is in delete state */
 566:../Dave/Generated/SYSTIMER/systimer.c ****   if (SYSTIMER_STATE_NOT_INITIALIZED == g_timer_tbl[id - 1U].state)
 1616              	 .loc 1 566 0
 1617 0000 0138     	 subs r0,r0,#1
 1618              	.LVL143:
 1619 0002 0F4B     	 ldr r3,.L155
 1620 0004 00EBC002 	 add r2,r0,r0,lsl#3
 1621 0008 03EB8203 	 add r3,r3,r2,lsl#2
 1622 000c 03F10801 	 add r1,r3,#8
 1623 0010 5A7B     	 ldrb r2,[r3,#13]
 1624 0012 32B1     	 cbz r2,.L151
 567:../Dave/Generated/SYSTIMER/systimer.c ****   {
 568:../Dave/Generated/SYSTIMER/systimer.c ****       status = SYSTIMER_STATUS_FAILURE;
 569:../Dave/Generated/SYSTIMER/systimer.c ****   }
 570:../Dave/Generated/SYSTIMER/systimer.c ****   else
 571:../Dave/Generated/SYSTIMER/systimer.c ****   {
 572:../Dave/Generated/SYSTIMER/systimer.c ****     if (SYSTIMER_STATE_STOPPED == g_timer_tbl[id - 1U].state)
 1625              	 .loc 1 572 0
 1626 0014 022A     	 cmp r2,#2
 1627 0016 06D0     	 beq .L154
 573:../Dave/Generated/SYSTIMER/systimer.c ****     {
 574:../Dave/Generated/SYSTIMER/systimer.c ****       /* Set timer status as SYSTIMER_STATE_NOT_INITIALIZED */
 575:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tbl[id - 1U].state = SYSTIMER_STATE_NOT_INITIALIZED;
 576:../Dave/Generated/SYSTIMER/systimer.c ****       /* Release resource which are hold by this timer */
 577:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tracker &= ~(1U << (id - 1U));
 578:../Dave/Generated/SYSTIMER/systimer.c ****     }
 579:../Dave/Generated/SYSTIMER/systimer.c ****     else
 580:../Dave/Generated/SYSTIMER/systimer.c ****     {
 581:../Dave/Generated/SYSTIMER/systimer.c ****       /* Yes, remove this timer from timer list during ISR execution */
 582:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tbl[id - 1U].delete_swtmr = true;
 1628              	 .loc 1 582 0
 1629 0018 0122     	 movs r2,#1
 1630 001a 83F82020 	 strb r2,[r3,#32]
 559:../Dave/Generated/SYSTIMER/systimer.c **** 
 1631              	 .loc 1 559 0
 1632 001e 0020     	 movs r0,#0
 1633              	.LVL144:
 1634 0020 7047     	 bx lr
 1635              	.L151:
 568:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1636              	 .loc 1 568 0
 1637 0022 0120     	 movs r0,#1
 1638 0024 7047     	 bx lr
 1639              	.L154:
 557:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 1640              	 .loc 1 557 0
 1641 0026 10B4     	 push {r4}
 1642              	.LCFI17:
 1643              	 .cfi_def_cfa_offset 4
 1644              	 .cfi_offset 4,-4
 577:../Dave/Generated/SYSTIMER/systimer.c ****     }
 1645              	 .loc 1 577 0
 1646 0028 064C     	 ldr r4,.L155+4
 1647 002a 0122     	 movs r2,#1
 1648 002c 2368     	 ldr r3,[r4]
 1649 002e 8240     	 lsls r2,r2,r0
 1650 0030 23EA0203 	 bic r3,r3,r2
 575:../Dave/Generated/SYSTIMER/systimer.c ****       /* Release resource which are hold by this timer */
 1651              	 .loc 1 575 0
 1652 0034 0020     	 movs r0,#0
 577:../Dave/Generated/SYSTIMER/systimer.c ****     }
 1653              	 .loc 1 577 0
 1654 0036 2360     	 str r3,[r4]
 575:../Dave/Generated/SYSTIMER/systimer.c ****       /* Release resource which are hold by this timer */
 1655              	 .loc 1 575 0
 1656 0038 4871     	 strb r0,[r1,#5]
 1657              	.LVL145:
 583:../Dave/Generated/SYSTIMER/systimer.c ****     }
 584:../Dave/Generated/SYSTIMER/systimer.c ****   }
 585:../Dave/Generated/SYSTIMER/systimer.c **** 
 586:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 587:../Dave/Generated/SYSTIMER/systimer.c **** }
 1658              	 .loc 1 587 0
 1659 003a 5DF8044B 	 ldr r4,[sp],#4
 1660              	.LCFI18:
 1661              	 .cfi_restore 4
 1662              	 .cfi_def_cfa_offset 0
 1663 003e 7047     	 bx lr
 1664              	.L156:
 1665              	 .align 2
 1666              	.L155:
 1667 0040 00000000 	 .word g_timer_tbl
 1668 0044 00000000 	 .word .LANCHOR2
 1669              	 .cfi_endproc
 1670              	.LFE138:
 1672              	 .section .text.SYSTIMER_GetTime,"ax",%progbits
 1673              	 .align 2
 1674              	 .global SYSTIMER_GetTime
 1675              	 .thumb
 1676              	 .thumb_func
 1678              	SYSTIMER_GetTime:
 1679              	.LFB139:
 588:../Dave/Generated/SYSTIMER/systimer.c **** 
 589:../Dave/Generated/SYSTIMER/systimer.c **** /*
 590:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to get the current SysTick time in microsecond.
 591:../Dave/Generated/SYSTIMER/systimer.c ****  */
 592:../Dave/Generated/SYSTIMER/systimer.c **** uint32_t SYSTIMER_GetTime(void)
 593:../Dave/Generated/SYSTIMER/systimer.c **** {
 1680              	 .loc 1 593 0
 1681              	 .cfi_startproc
 1682              	 
 1683              	 
 1684              	 
 594:../Dave/Generated/SYSTIMER/systimer.c ****   return (g_systick_count * SYSTIMER_TICK_PERIOD_US);
 1685              	 .loc 1 594 0
 1686 0000 034B     	 ldr r3,.L158
 1687 0002 1B68     	 ldr r3,[r3]
 1688 0004 4FF47A70 	 mov r0,#1000
 595:../Dave/Generated/SYSTIMER/systimer.c **** }
 1689              	 .loc 1 595 0
 1690 0008 00FB03F0 	 mul r0,r0,r3
 1691 000c 7047     	 bx lr
 1692              	.L159:
 1693 000e 00BF     	 .align 2
 1694              	.L158:
 1695 0010 00000000 	 .word .LANCHOR1
 1696              	 .cfi_endproc
 1697              	.LFE139:
 1699              	 .section .text.SYSTIMER_GetTickCount,"ax",%progbits
 1700              	 .align 2
 1701              	 .global SYSTIMER_GetTickCount
 1702              	 .thumb
 1703              	 .thumb_func
 1705              	SYSTIMER_GetTickCount:
 1706              	.LFB140:
 596:../Dave/Generated/SYSTIMER/systimer.c **** 
 597:../Dave/Generated/SYSTIMER/systimer.c **** /*
 598:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to get the SysTick count.
 599:../Dave/Generated/SYSTIMER/systimer.c ****  */
 600:../Dave/Generated/SYSTIMER/systimer.c **** uint32_t SYSTIMER_GetTickCount(void)
 601:../Dave/Generated/SYSTIMER/systimer.c **** {
 1707              	 .loc 1 601 0
 1708              	 .cfi_startproc
 1709              	 
 1710              	 
 1711              	 
 602:../Dave/Generated/SYSTIMER/systimer.c ****   return (g_systick_count);
 1712              	 .loc 1 602 0
 1713 0000 014B     	 ldr r3,.L161
 1714 0002 1868     	 ldr r0,[r3]
 603:../Dave/Generated/SYSTIMER/systimer.c **** }
 1715              	 .loc 1 603 0
 1716 0004 7047     	 bx lr
 1717              	.L162:
 1718 0006 00BF     	 .align 2
 1719              	.L161:
 1720 0008 00000000 	 .word .LANCHOR1
 1721              	 .cfi_endproc
 1722              	.LFE140:
 1724              	 .section .text.SYSTIMER_GetTimerState,"ax",%progbits
 1725              	 .align 2
 1726              	 .global SYSTIMER_GetTimerState
 1727              	 .thumb
 1728              	 .thumb_func
 1730              	SYSTIMER_GetTimerState:
 1731              	.LFB141:
 604:../Dave/Generated/SYSTIMER/systimer.c **** 
 605:../Dave/Generated/SYSTIMER/systimer.c **** /*
 606:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to get the current state of software timer.
 607:../Dave/Generated/SYSTIMER/systimer.c ****  */
 608:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATE_t SYSTIMER_GetTimerState(uint32_t id)
 609:../Dave/Generated/SYSTIMER/systimer.c **** {
 1732              	 .loc 1 609 0
 1733              	 .cfi_startproc
 1734              	 
 1735              	 
 1736              	 
 1737              	.LVL146:
 610:../Dave/Generated/SYSTIMER/systimer.c ****   return (g_timer_tbl[id - 1U].state);
 1738              	 .loc 1 610 0
 1739 0000 034B     	 ldr r3,.L164
 1740 0002 0138     	 subs r0,r0,#1
 1741              	.LVL147:
 1742 0004 00EBC000 	 add r0,r0,r0,lsl#3
 1743              	.LVL148:
 1744 0008 03EB8000 	 add r0,r3,r0,lsl#2
 611:../Dave/Generated/SYSTIMER/systimer.c **** }
 1745              	 .loc 1 611 0
 1746 000c 407B     	 ldrb r0,[r0,#13]
 1747 000e 7047     	 bx lr
 1748              	.L165:
 1749              	 .align 2
 1750              	.L164:
 1751 0010 00000000 	 .word g_timer_tbl
 1752              	 .cfi_endproc
 1753              	.LFE141:
 1755              	 .section .text.SYSTIMER_Start,"ax",%progbits
 1756              	 .align 2
 1757              	 .global SYSTIMER_Start
 1758              	 .thumb
 1759              	 .thumb_func
 1761              	SYSTIMER_Start:
 1762              	.LFB144:
 612:../Dave/Generated/SYSTIMER/systimer.c **** 
 613:../Dave/Generated/SYSTIMER/systimer.c **** __attribute__((always_inline)) __STATIC_INLINE uint32_t critical_section_enter(void)
 614:../Dave/Generated/SYSTIMER/systimer.c **** {
 615:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t status;
 616:../Dave/Generated/SYSTIMER/systimer.c ****   status = __get_PRIMASK();
 617:../Dave/Generated/SYSTIMER/systimer.c ****   __disable_irq ();
 618:../Dave/Generated/SYSTIMER/systimer.c ****   return status;
 619:../Dave/Generated/SYSTIMER/systimer.c **** }
 620:../Dave/Generated/SYSTIMER/systimer.c **** 
 621:../Dave/Generated/SYSTIMER/systimer.c **** __attribute__((always_inline)) __STATIC_INLINE void critical_section_exit(uint32_t status)
 622:../Dave/Generated/SYSTIMER/systimer.c **** {
 623:../Dave/Generated/SYSTIMER/systimer.c ****   __set_PRIMASK(status);
 624:../Dave/Generated/SYSTIMER/systimer.c **** }
 625:../Dave/Generated/SYSTIMER/systimer.c **** 
 626:../Dave/Generated/SYSTIMER/systimer.c **** void SYSTIMER_Start(void)
 627:../Dave/Generated/SYSTIMER/systimer.c **** {
 1763              	 .loc 1 627 0
 1764              	 .cfi_startproc
 1765              	 
 1766              	 
 1767              	 
 628:../Dave/Generated/SYSTIMER/systimer.c ****   SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 1768              	 .loc 1 628 0
 1769 0000 024A     	 ldr r2,.L167
 1770 0002 1368     	 ldr r3,[r2]
 1771 0004 43F00103 	 orr r3,r3,#1
 1772 0008 1360     	 str r3,[r2]
 1773 000a 7047     	 bx lr
 1774              	.L168:
 1775              	 .align 2
 1776              	.L167:
 1777 000c 10E000E0 	 .word -536813552
 1778              	 .cfi_endproc
 1779              	.LFE144:
 1781              	 .section .text.SYSTIMER_Stop,"ax",%progbits
 1782              	 .align 2
 1783              	 .global SYSTIMER_Stop
 1784              	 .thumb
 1785              	 .thumb_func
 1787              	SYSTIMER_Stop:
 1788              	.LFB145:
 629:../Dave/Generated/SYSTIMER/systimer.c **** }
 630:../Dave/Generated/SYSTIMER/systimer.c **** 
 631:../Dave/Generated/SYSTIMER/systimer.c **** void SYSTIMER_Stop(void)
 632:../Dave/Generated/SYSTIMER/systimer.c **** {
 1789              	 .loc 1 632 0
 1790              	 .cfi_startproc
 1791              	 
 1792              	 
 1793              	 
 633:../Dave/Generated/SYSTIMER/systimer.c ****   SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 1794              	 .loc 1 633 0
 1795 0000 024A     	 ldr r2,.L170
 1796 0002 1368     	 ldr r3,[r2]
 1797 0004 23F00103 	 bic r3,r3,#1
 1798 0008 1360     	 str r3,[r2]
 1799 000a 7047     	 bx lr
 1800              	.L171:
 1801              	 .align 2
 1802              	.L170:
 1803 000c 10E000E0 	 .word -536813552
 1804              	 .cfi_endproc
 1805              	.LFE145:
 1807              	 .section .text.SYSTIMER_CreateTimerFromISR,"ax",%progbits
 1808              	 .align 2
 1809              	 .global SYSTIMER_CreateTimerFromISR
 1810              	 .thumb
 1811              	 .thumb_func
 1813              	SYSTIMER_CreateTimerFromISR:
 1814              	.LFB146:
 634:../Dave/Generated/SYSTIMER/systimer.c **** }
 635:../Dave/Generated/SYSTIMER/systimer.c **** 
 636:../Dave/Generated/SYSTIMER/systimer.c **** uint32_t SYSTIMER_CreateTimerFromISR
 637:../Dave/Generated/SYSTIMER/systimer.c **** (
 638:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t period,
 639:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_MODE_t mode,
 640:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_CALLBACK_t callback,
 641:../Dave/Generated/SYSTIMER/systimer.c ****   void  *args
 642:../Dave/Generated/SYSTIMER/systimer.c **** )
 643:../Dave/Generated/SYSTIMER/systimer.c **** {
 1815              	 .loc 1 643 0
 1816              	 .cfi_startproc
 1817              	 
 1818              	 
 1819              	.LVL149:
 1820 0000 2DE9F041 	 push {r4,r5,r6,r7,r8,lr}
 1821              	.LCFI19:
 1822              	 .cfi_def_cfa_offset 24
 1823              	 .cfi_offset 4,-24
 1824              	 .cfi_offset 5,-20
 1825              	 .cfi_offset 6,-16
 1826              	 .cfi_offset 7,-12
 1827              	 .cfi_offset 8,-8
 1828              	 .cfi_offset 14,-4
 1829              	.LBB261:
 1830              	.LBB262:
 1831              	.LBB263:
 1832              	.LBB264:
 1833              	 .file 3 "E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.0.1
   5:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     02. February 2017
   6:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  36:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                     __asm
  37:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  39:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                  inline
  40:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  41:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  44:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  47:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  48:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  50:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  51:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  53:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  55:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
  62:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  65:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  71:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  72:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
  76:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  77:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  78:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  79:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  83:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  85:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  87:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  88:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  89:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  90:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  94:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  96:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  98:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  99:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 100:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 101:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 102:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 104:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 105:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 107:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 108:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 109:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 111:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 112:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 113:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 114:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 116:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 119:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 120:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 122:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 123:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 126:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 127:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 128:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 129:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 130:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 131:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 132:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 135:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 137:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 139:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 140:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 141:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 143:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 147:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 149:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 151:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 152:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 153:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 154:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 155:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 156:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 158:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 159:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 161:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 162:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 163:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 165:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 166:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 167:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 168:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 169:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 170:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 172:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 173:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 175:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 176:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 179:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 180:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 182:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 183:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 184:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 186:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 187:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 189:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 190:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 191:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 193:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 194:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 195:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 196:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 197:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 200:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 201:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 203:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 204:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 205:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 207:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 208:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 209:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 210:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 212:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 215:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 216:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 218:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 219:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 220:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 222:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 223:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 224:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 225:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 226:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 227:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 231:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 233:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 235:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 236:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 239:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 243:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 245:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 247:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 248:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 249:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 250:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 251:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 254:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 255:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 257:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 258:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 259:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 261:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 262:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 263:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 264:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 266:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 269:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 270:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 272:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 273:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 274:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 276:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 277:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 278:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 279:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 281:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 285:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 287:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 289:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 290:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 291:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 293:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 297:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 299:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 301:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 302:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 303:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 305:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 306:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 308:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 309:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 311:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 312:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 313:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 1834              	 .loc 3 313 0
 1835              	
 1836 0004 EFF31087 	 MRS r7,primask
 1837              	
 1838              	.LVL150:
 1839              	 .thumb
 1840              	.LBE264:
 1841              	.LBE263:
 1842              	.LBB265:
 1843              	.LBB266:
  96:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1844              	 .loc 3 96 0
 1845              	
 1846 0008 72B6     	 cpsid i
 1847              	
 1848              	.LVL151:
 1849              	 .thumb
 1850              	.LBE266:
 1851              	.LBE265:
 1852              	.LBE262:
 1853              	.LBE261:
 1854              	.LBB267:
 1855              	.LBB268:
 420:../Dave/Generated/SYSTIMER/systimer.c ****   {
 1856              	 .loc 1 420 0
 1857 000a B0F57A7F 	 cmp r0,#1000
 1858 000e 04D2     	 bcs .L177
 1859              	.L175:
 422:../Dave/Generated/SYSTIMER/systimer.c ****   }
 1860              	 .loc 1 422 0
 1861 0010 0020     	 movs r0,#0
 1862              	.LVL152:
 1863              	.LBE268:
 1864              	.LBE267:
 1865              	.LBB272:
 1866              	.LBB273:
 1867              	.LBB274:
 314:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 315:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 316:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 317:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 318:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 320:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 323:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 324:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 326:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 327:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 328:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 330:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 331:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 332:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 333:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 334:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 335:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 336:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 339:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 341:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 1868              	 .loc 3 341 0
 1869              	
 1870 0012 87F31088 	 MSR primask,r7
 1871              	
 1872              	 .thumb
 1873              	.LBE274:
 1874              	.LBE273:
 1875              	.LBE272:
 644:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t id;
 645:../Dave/Generated/SYSTIMER/systimer.c **** 
 646:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t ics;
 647:../Dave/Generated/SYSTIMER/systimer.c ****   ics = critical_section_enter();
 648:../Dave/Generated/SYSTIMER/systimer.c **** 
 649:../Dave/Generated/SYSTIMER/systimer.c ****   id = SYSTIMER_CreateTimer(period, mode, callback, args);
 650:../Dave/Generated/SYSTIMER/systimer.c **** 
 651:../Dave/Generated/SYSTIMER/systimer.c ****   critical_section_exit(ics);
 652:../Dave/Generated/SYSTIMER/systimer.c **** 
 653:../Dave/Generated/SYSTIMER/systimer.c ****   return (id);
 654:../Dave/Generated/SYSTIMER/systimer.c **** }
 1876              	 .loc 1 654 0
 1877 0016 BDE8F081 	 pop {r4,r5,r6,r7,r8,pc}
 1878              	.LVL153:
 1879              	.L177:
 1880              	.LBB277:
 1881              	.LBB271:
 1882              	.LBB269:
 1883              	.LBB270:
 429:../Dave/Generated/SYSTIMER/systimer.c ****       {
 1884              	 .loc 1 429 0
 1885 001a 154D     	 ldr r5,.L178
 1886 001c 2C68     	 ldr r4,[r5]
 1887 001e 14F00106 	 ands r6,r4,#1
 1888 0022 F5D1     	 bne .L175
 437:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].count  = (period_ratio + HW_TIMER_ADDITIONAL_CNT);
 1889              	 .loc 1 437 0
 1890 0024 DFF84CC0 	 ldr ip,.L178+4
 434:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].mode   = mode;
 1891              	 .loc 1 434 0
 1892 0028 DFF84CE0 	 ldr lr,.L178+8
 437:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].count  = (period_ratio + HW_TIMER_ADDITIONAL_CNT);
 1893              	 .loc 1 437 0
 1894 002c ACFB00C0 	 umull ip,r0,ip,r0
 1895              	.LVL154:
 1896 0030 8009     	 lsrs r0,r0,#6
 1897              	.LVL155:
 438:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].reload  = period_ratio;
 1898              	 .loc 1 438 0
 1899 0032 00F10108 	 add r8,r0,#1
 432:../Dave/Generated/SYSTIMER/systimer.c ****         /* Initialize the timer as per input values */
 1900              	 .loc 1 432 0
 1901 0036 44F00104 	 orr r4,r4,#1
 436:../Dave/Generated/SYSTIMER/systimer.c ****         period_ratio = (uint32_t)(period / SYSTIMER_TICK_PERIOD_US);
 1902              	 .loc 1 436 0
 1903 003a 4FF0020C 	 mov ip,#2
 439:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].callback = callback;
 1904              	 .loc 1 439 0
 1905 003e CEF81C00 	 str r0,[lr,#28]
 432:../Dave/Generated/SYSTIMER/systimer.c ****         /* Initialize the timer as per input values */
 1906              	 .loc 1 432 0
 1907 0042 2C60     	 str r4,[r5]
 438:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].reload  = period_ratio;
 1908              	 .loc 1 438 0
 1909 0044 CEF81880 	 str r8,[lr,#24]
 434:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].mode   = mode;
 1910              	 .loc 1 434 0
 1911 0048 CEF81460 	 str r6,[lr,#20]
 435:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].state  = SYSTIMER_STATE_STOPPED;
 1912              	 .loc 1 435 0
 1913 004c 8EF80C10 	 strb r1,[lr,#12]
 440:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].args = args;
 1914              	 .loc 1 440 0
 1915 0050 CEF80820 	 str r2,[lr,#8]
 441:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].prev   = NULL;
 1916              	 .loc 1 441 0
 1917 0054 CEF81030 	 str r3,[lr,#16]
 442:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].next   = NULL;
 1918              	 .loc 1 442 0
 1919 0058 CEF80460 	 str r6,[lr,#4]
 443:../Dave/Generated/SYSTIMER/systimer.c ****         id = count + 1U;
 1920              	 .loc 1 443 0
 1921 005c CEF80060 	 str r6,[lr]
 1922              	.LVL156:
 436:../Dave/Generated/SYSTIMER/systimer.c ****         period_ratio = (uint32_t)(period / SYSTIMER_TICK_PERIOD_US);
 1923              	 .loc 1 436 0
 1924 0060 8EF80DC0 	 strb ip,[lr,#13]
 444:../Dave/Generated/SYSTIMER/systimer.c ****         break;
 1925              	 .loc 1 444 0
 1926 0064 0120     	 movs r0,#1
 1927              	.LVL157:
 1928              	.LBE270:
 1929              	.LBE269:
 1930              	.LBE271:
 1931              	.LBE277:
 1932              	.LBB278:
 1933              	.LBB276:
 1934              	.LBB275:
 1935              	 .loc 3 341 0
 1936              	
 1937 0066 87F31088 	 MSR primask,r7
 1938              	
 1939              	 .thumb
 1940              	.LBE275:
 1941              	.LBE276:
 1942              	.LBE278:
 1943              	 .loc 1 654 0
 1944 006a BDE8F081 	 pop {r4,r5,r6,r7,r8,pc}
 1945              	.LVL158:
 1946              	.L179:
 1947 006e 00BF     	 .align 2
 1948              	.L178:
 1949 0070 00000000 	 .word .LANCHOR2
 1950 0074 D34D6210 	 .word 274877907
 1951 0078 00000000 	 .word g_timer_tbl
 1952              	 .cfi_endproc
 1953              	.LFE146:
 1955              	 .section .text.SYSTIMER_StartTimerFromISR,"ax",%progbits
 1956              	 .align 2
 1957              	 .global SYSTIMER_StartTimerFromISR
 1958              	 .thumb
 1959              	 .thumb_func
 1961              	SYSTIMER_StartTimerFromISR:
 1962              	.LFB147:
 655:../Dave/Generated/SYSTIMER/systimer.c **** 
 656:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_StartTimerFromISR(uint32_t id)
 657:../Dave/Generated/SYSTIMER/systimer.c **** {
 1963              	 .loc 1 657 0
 1964              	 .cfi_startproc
 1965              	 
 1966              	 
 1967              	.LVL159:
 1968 0000 2DE9F041 	 push {r4,r5,r6,r7,r8,lr}
 1969              	.LCFI20:
 1970              	 .cfi_def_cfa_offset 24
 1971              	 .cfi_offset 4,-24
 1972              	 .cfi_offset 5,-20
 1973              	 .cfi_offset 6,-16
 1974              	 .cfi_offset 7,-12
 1975              	 .cfi_offset 8,-8
 1976              	 .cfi_offset 14,-4
 1977              	.LBB292:
 1978              	.LBB293:
 1979              	.LBB294:
 1980              	.LBB295:
 313:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1981              	 .loc 3 313 0
 1982              	
 1983 0004 EFF31085 	 MRS r5,primask
 1984              	
 1985              	.LVL160:
 1986              	 .thumb
 1987              	.LBE295:
 1988              	.LBE294:
 1989              	.LBB296:
 1990              	.LBB297:
  96:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1991              	 .loc 3 96 0
 1992              	
 1993 0008 72B6     	 cpsid i
 1994              	
 1995              	.LVL161:
 1996              	 .thumb
 1997              	.LBE297:
 1998              	.LBE296:
 1999              	.LBE293:
 2000              	.LBE292:
 2001              	.LBB298:
 2002              	.LBB299:
 467:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2003              	 .loc 1 467 0
 2004 000a 0138     	 subs r0,r0,#1
 2005              	.LVL162:
 2006 000c 4FEAC00C 	 lsl ip,r0,#3
 2007 0010 2C4E     	 ldr r6,.L199
 2008 0012 0CEB0002 	 add r2,ip,r0
 2009 0016 06EB8202 	 add r2,r6,r2,lsl#2
 2010 001a 02F1080E 	 add lr,r2,#8
 2011 001e 537B     	 ldrb r3,[r2,#13]
 2012 0020 022B     	 cmp r3,#2
 2013 0022 04D0     	 beq .L195
 460:../Dave/Generated/SYSTIMER/systimer.c **** 
 2014              	 .loc 1 460 0
 2015 0024 0120     	 movs r0,#1
 2016              	.LVL163:
 2017              	.L181:
 2018              	.LBE299:
 2019              	.LBE298:
 2020              	.LBB312:
 2021              	.LBB313:
 2022              	.LBB314:
 2023              	 .loc 3 341 0
 2024              	
 2025 0026 85F31088 	 MSR primask,r5
 2026              	
 2027              	 .thumb
 2028              	.LBE314:
 2029              	.LBE313:
 2030              	.LBE312:
 658:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 659:../Dave/Generated/SYSTIMER/systimer.c **** 
 660:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t ics;
 661:../Dave/Generated/SYSTIMER/systimer.c ****   ics = critical_section_enter();
 662:../Dave/Generated/SYSTIMER/systimer.c **** 
 663:../Dave/Generated/SYSTIMER/systimer.c ****   status = SYSTIMER_StartTimer(id);
 664:../Dave/Generated/SYSTIMER/systimer.c **** 
 665:../Dave/Generated/SYSTIMER/systimer.c ****   critical_section_exit(ics);
 666:../Dave/Generated/SYSTIMER/systimer.c **** 
 667:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 668:../Dave/Generated/SYSTIMER/systimer.c **** }
 2031              	 .loc 1 668 0
 2032 002a BDE8F081 	 pop {r4,r5,r6,r7,r8,pc}
 2033              	.LVL164:
 2034              	.L195:
 2035              	.LBB317:
 2036              	.LBB310:
 2037              	.LBB300:
 2038              	.LBB301:
 162:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2039              	 .loc 1 162 0
 2040 002e 264F     	 ldr r7,.L199+4
 2041              	.LBE301:
 2042              	.LBE300:
 469:../Dave/Generated/SYSTIMER/systimer.c ****     /* set timer status as SYSTIMER_STATE_RUNNING */
 2043              	 .loc 1 469 0
 2044 0030 D369     	 ldr r3,[r2,#28]
 2045              	.LBB306:
 2046              	.LBB302:
 162:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2047              	 .loc 1 162 0
 2048 0032 3968     	 ldr r1,[r7]
 2049              	.LBE302:
 2050              	.LBE306:
 469:../Dave/Generated/SYSTIMER/systimer.c ****     /* set timer status as SYSTIMER_STATE_RUNNING */
 2051              	 .loc 1 469 0
 2052 0034 0133     	 adds r3,r3,#1
 471:../Dave/Generated/SYSTIMER/systimer.c ****     /* Insert this timer into timer list */
 2053              	 .loc 1 471 0
 2054 0036 4FF00108 	 mov r8,#1
 469:../Dave/Generated/SYSTIMER/systimer.c ****     /* set timer status as SYSTIMER_STATE_RUNNING */
 2055              	 .loc 1 469 0
 2056 003a 9361     	 str r3,[r2,#24]
 2057              	.LBB307:
 2058              	.LBB303:
 160:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check if Timer list is NULL */
 2059              	 .loc 1 160 0
 2060 003c 1C46     	 mov r4,r3
 2061              	.LBE303:
 2062              	.LBE307:
 471:../Dave/Generated/SYSTIMER/systimer.c ****     /* Insert this timer into timer list */
 2063              	 .loc 1 471 0
 2064 003e 82F80D80 	 strb r8,[r2,#13]
 2065              	.LVL165:
 2066              	.LBB308:
 2067              	.LBB304:
 162:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2068              	 .loc 1 162 0
 2069 0042 0029     	 cmp r1,#0
 2070 0044 3AD0     	 beq .L196
 177:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for delta ticks < 0 */
 2071              	 .loc 1 177 0
 2072 0046 8B69     	 ldr r3,[r1,#24]
 2073              	.LVL166:
 2074 0048 E41A     	 subs r4,r4,r3
 2075              	.LVL167:
 179:../Dave/Generated/SYSTIMER/systimer.c ****       {
 2076              	 .loc 1 179 0
 2077 004a 002C     	 cmp r4,#0
 162:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2078              	 .loc 1 162 0
 2079 004c 8E46     	 mov lr,r1
 2080              	.LVL168:
 179:../Dave/Generated/SYSTIMER/systimer.c ****       {
 2081              	 .loc 1 179 0
 2082 004e 06DD     	 ble .L197
 2083              	.L183:
 204:../Dave/Generated/SYSTIMER/systimer.c ****         {
 2084              	 .loc 1 204 0
 2085 0050 0A68     	 ldr r2,[r1]
 2086              	.LVL169:
 2087 0052 2AB3     	 cbz r2,.L198
 2088 0054 1146     	 mov r1,r2
 2089              	.LVL170:
 177:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for delta ticks < 0 */
 2090              	 .loc 1 177 0
 2091 0056 8B69     	 ldr r3,[r1,#24]
 2092 0058 E41A     	 subs r4,r4,r3
 2093              	.LVL171:
 179:../Dave/Generated/SYSTIMER/systimer.c ****       {
 2094              	 .loc 1 179 0
 2095 005a 002C     	 cmp r4,#0
 2096 005c F8DC     	 bgt .L183
 2097              	.LVL172:
 2098              	.L197:
 182:../Dave/Generated/SYSTIMER/systimer.c ****         {
 2099              	 .loc 1 182 0
 2100 005e 4A68     	 ldr r2,[r1,#4]
 185:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].prev = object_ptr->prev;
 2101              	 .loc 1 185 0
 2102 0060 0CEB0003 	 add r3,ip,r0
 2103 0064 9B00     	 lsls r3,r3,#2
 182:../Dave/Generated/SYSTIMER/systimer.c ****         {
 2104              	 .loc 1 182 0
 2105 0066 12B3     	 cbz r2,.L184
 185:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].prev = object_ptr->prev;
 2106              	 .loc 1 185 0
 2107 0068 06EB0308 	 add r8,r6,r3
 2108 006c C2F80080 	 str r8,[r2]
 186:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].next = object_ptr;
 2109              	 .loc 1 186 0
 2110 0070 C8F80420 	 str r2,[r8,#4]
 187:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->prev = &g_timer_tbl[tbl_index];
 2111              	 .loc 1 187 0
 2112 0074 F150     	 str r1,[r6,r3]
 188:../Dave/Generated/SYSTIMER/systimer.c ****         }
 2113              	 .loc 1 188 0
 2114 0076 C1F80480 	 str r8,[r1,#4]
 2115              	.L185:
 197:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[tbl_index].next->count  -= g_timer_tbl[tbl_index].count;
 2116              	 .loc 1 197 0
 2117 007a 6044     	 add r0,r0,ip
 2118              	.LVL173:
 2119 007c 8200     	 lsls r2,r0,#2
 2120 007e 06EB020C 	 add ip,r6,r2
 2121 0082 B058     	 ldr r0,[r6,r2]
 2122 0084 8269     	 ldr r2,[r0,#24]
 2123 0086 A318     	 adds r3,r4,r2
 2124 0088 CCF81830 	 str r3,[ip,#24]
 198:../Dave/Generated/SYSTIMER/systimer.c ****         found_flag = true;
 2125              	 .loc 1 198 0
 2126 008c 8269     	 ldr r2,[r0,#24]
 2127 008e D31A     	 subs r3,r2,r3
 2128 0090 8361     	 str r3,[r0,#24]
 2129              	.LVL174:
 2130              	.L192:
 2131 0092 C7F800E0 	 str lr,[r7]
 2132              	.LBE304:
 2133              	.LBE308:
 474:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2134              	 .loc 1 474 0
 2135 0096 0020     	 movs r0,#0
 2136              	.LVL175:
 2137              	.LBE310:
 2138              	.LBE317:
 2139              	.LBB318:
 2140              	.LBB316:
 2141              	.LBB315:
 2142              	 .loc 3 341 0
 2143              	
 2144 0098 85F31088 	 MSR primask,r5
 2145              	
 2146              	 .thumb
 2147              	.LBE315:
 2148              	.LBE316:
 2149              	.LBE318:
 2150              	 .loc 1 668 0
 2151 009c BDE8F081 	 pop {r4,r5,r6,r7,r8,pc}
 2152              	.LVL176:
 2153              	.L198:
 2154              	.LBB319:
 2155              	.LBB311:
 2156              	.LBB309:
 2157              	.LBB305:
 207:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->next = &g_timer_tbl[tbl_index];
 2158              	 .loc 1 207 0
 2159 00a0 6044     	 add r0,r0,ip
 2160              	.LVL177:
 2161 00a2 06EB8003 	 add r3,r6,r0,lsl#2
 2162 00a6 5960     	 str r1,[r3,#4]
 208:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].count = (uint32_t)delta_ticks;
 2163              	 .loc 1 208 0
 2164 00a8 0B60     	 str r3,[r1]
 209:../Dave/Generated/SYSTIMER/systimer.c ****           found_flag = true;
 2165              	 .loc 1 209 0
 2166 00aa 9C61     	 str r4,[r3,#24]
 2167              	.LVL178:
 2168 00ac F1E7     	 b .L192
 2169              	.LVL179:
 2170              	.L184:
 193:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_list->prev = &g_timer_tbl[tbl_index];
 2171              	 .loc 1 193 0
 2172 00ae F218     	 adds r2,r6,r3
 2173 00b0 46F803E0 	 str lr,[r6,r3]
 194:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_list = &g_timer_tbl[tbl_index];
 2174              	 .loc 1 194 0
 2175 00b4 CEF80420 	 str r2,[lr,#4]
 195:../Dave/Generated/SYSTIMER/systimer.c ****         }
 2176              	 .loc 1 195 0
 2177 00b8 9646     	 mov lr,r2
 2178 00ba DEE7     	 b .L185
 2179              	.LVL180:
 2180              	.L196:
 165:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2181              	 .loc 1 165 0
 2182 00bc 3A60     	 str r2,[r7]
 2183              	.LBE305:
 2184              	.LBE309:
 474:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2185              	 .loc 1 474 0
 2186 00be 0846     	 mov r0,r1
 2187              	.LVL181:
 2188 00c0 B1E7     	 b .L181
 2189              	.L200:
 2190 00c2 00BF     	 .align 2
 2191              	.L199:
 2192 00c4 00000000 	 .word g_timer_tbl
 2193 00c8 00000000 	 .word .LANCHOR0
 2194              	.LBE311:
 2195              	.LBE319:
 2196              	 .cfi_endproc
 2197              	.LFE147:
 2199              	 .section .text.SYSTIMER_StopTimerFromISR,"ax",%progbits
 2200              	 .align 2
 2201              	 .global SYSTIMER_StopTimerFromISR
 2202              	 .thumb
 2203              	 .thumb_func
 2205              	SYSTIMER_StopTimerFromISR:
 2206              	.LFB148:
 669:../Dave/Generated/SYSTIMER/systimer.c **** 
 670:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_StopTimerFromISR(uint32_t id)
 671:../Dave/Generated/SYSTIMER/systimer.c **** {
 2207              	 .loc 1 671 0
 2208              	 .cfi_startproc
 2209              	 
 2210              	 
 2211              	.LVL182:
 2212 0000 F0B5     	 push {r4,r5,r6,r7,lr}
 2213              	.LCFI21:
 2214              	 .cfi_def_cfa_offset 20
 2215              	 .cfi_offset 4,-20
 2216              	 .cfi_offset 5,-16
 2217              	 .cfi_offset 6,-12
 2218              	 .cfi_offset 7,-8
 2219              	 .cfi_offset 14,-4
 2220              	.LBB335:
 2221              	.LBB336:
 2222              	.LBB337:
 2223              	.LBB338:
 313:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2224              	 .loc 3 313 0
 2225              	
 2226 0002 EFF31085 	 MRS r5,primask
 2227              	
 2228              	.LVL183:
 2229              	 .thumb
 2230              	.LBE338:
 2231              	.LBE337:
 2232              	.LBB339:
 2233              	.LBB340:
  96:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2234              	 .loc 3 96 0
 2235              	
 2236 0006 72B6     	 cpsid i
 2237              	
 2238              	.LVL184:
 2239              	 .thumb
 2240              	.LBE340:
 2241              	.LBE339:
 2242              	.LBE336:
 2243              	.LBE335:
 2244              	.LBB341:
 2245              	.LBB342:
 492:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2246              	 .loc 1 492 0
 2247 0008 0138     	 subs r0,r0,#1
 2248              	.LVL185:
 2249 000a 00EBC000 	 add r0,r0,r0,lsl#3
 2250              	.LVL186:
 2251 000e 1A49     	 ldr r1,.L213
 2252 0010 8300     	 lsls r3,r0,#2
 2253 0012 CC18     	 adds r4,r1,r3
 2254 0014 627B     	 ldrb r2,[r4,#13]
 2255 0016 2AB1     	 cbz r2,.L206
 499:../Dave/Generated/SYSTIMER/systimer.c ****     {
 2256              	 .loc 1 499 0
 2257 0018 012A     	 cmp r2,#1
 2258 001a 07D0     	 beq .L209
 486:../Dave/Generated/SYSTIMER/systimer.c **** 
 2259              	 .loc 1 486 0
 2260 001c 0020     	 movs r0,#0
 2261              	.L202:
 2262              	.LVL187:
 2263              	.LBE342:
 2264              	.LBE341:
 2265              	.LBB361:
 2266              	.LBB362:
 2267              	.LBB363:
 2268              	 .loc 3 341 0
 2269              	
 2270 001e 85F31088 	 MSR primask,r5
 2271              	
 2272              	 .thumb
 2273              	.LBE363:
 2274              	.LBE362:
 2275              	.LBE361:
 672:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 673:../Dave/Generated/SYSTIMER/systimer.c **** 
 674:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t ics;
 675:../Dave/Generated/SYSTIMER/systimer.c ****   ics = critical_section_enter();
 676:../Dave/Generated/SYSTIMER/systimer.c **** 
 677:../Dave/Generated/SYSTIMER/systimer.c ****   status = SYSTIMER_StopTimer(id);
 678:../Dave/Generated/SYSTIMER/systimer.c **** 
 679:../Dave/Generated/SYSTIMER/systimer.c ****   critical_section_exit(ics);
 680:../Dave/Generated/SYSTIMER/systimer.c **** 
 681:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 682:../Dave/Generated/SYSTIMER/systimer.c **** }
 2276              	 .loc 1 682 0
 2277 0022 F0BD     	 pop {r4,r5,r6,r7,pc}
 2278              	.LVL188:
 2279              	.L206:
 2280              	.LBB366:
 2281              	.LBB359:
 494:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2282              	 .loc 1 494 0
 2283 0024 0120     	 movs r0,#1
 2284              	.LVL189:
 2285              	.LBE359:
 2286              	.LBE366:
 2287              	.LBB367:
 2288              	.LBB365:
 2289              	.LBB364:
 2290              	 .loc 3 341 0
 2291              	
 2292 0026 85F31088 	 MSR primask,r5
 2293              	
 2294              	 .thumb
 2295              	.LBE364:
 2296              	.LBE365:
 2297              	.LBE367:
 2298              	 .loc 1 682 0
 2299 002a F0BD     	 pop {r4,r5,r6,r7,pc}
 2300              	.LVL190:
 2301              	.L209:
 2302              	.LBB368:
 2303              	.LBB360:
 2304              	.LBB343:
 2305              	.LBB344:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2306              	 .loc 1 227 0
 2307 002c 6268     	 ldr r2,[r4,#4]
 2308              	.LBE344:
 2309              	.LBE343:
 502:../Dave/Generated/SYSTIMER/systimer.c **** 
 2310              	 .loc 1 502 0
 2311 002e 0226     	 movs r6,#2
 2312 0030 6673     	 strb r6,[r4,#13]
 2313              	.LVL191:
 2314              	.LBB354:
 2315              	.LBB349:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2316              	 .loc 1 227 0
 2317 0032 CE58     	 ldr r6,[r1,r3]
 2318 0034 72B1     	 cbz r2,.L210
 245:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 2319              	 .loc 1 245 0
 2320 0036 1660     	 str r6,[r2]
 242:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2321              	 .loc 1 242 0
 2322 0038 BEB1     	 cbz r6,.L211
 253:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 2323              	 .loc 1 253 0
 2324 003a CF58     	 ldr r7,[r1,r3]
 2325 003c A069     	 ldr r0,[r4,#24]
 2326 003e BE69     	 ldr r6,[r7,#24]
 252:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next->count += object_ptr->count;
 2327              	 .loc 1 252 0
 2328 0040 7A60     	 str r2,[r7,#4]
 253:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 2329              	 .loc 1 253 0
 2330 0042 06EB000E 	 add lr,r6,r0
 254:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 2331              	 .loc 1 254 0
 2332 0046 0026     	 movs r6,#0
 253:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 2333              	 .loc 1 253 0
 2334 0048 C7F818E0 	 str lr,[r7,#24]
 2335              	.LBE349:
 2336              	.LBE354:
 486:../Dave/Generated/SYSTIMER/systimer.c **** 
 2337              	 .loc 1 486 0
 2338 004c 3046     	 mov r0,r6
 2339              	.LBB355:
 2340              	.LBB350:
 254:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 2341              	 .loc 1 254 0
 2342 004e CE50     	 str r6,[r1,r3]
 255:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2343              	 .loc 1 255 0
 2344 0050 6660     	 str r6,[r4,#4]
 2345 0052 E4E7     	 b .L202
 2346              	.L210:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2347              	 .loc 1 227 0
 2348 0054 66B1     	 cbz r6,.L212
 2349              	.LVL192:
 2350              	.LBB345:
 2351              	.LBB346:
 238:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 2352              	 .loc 1 238 0
 2353 0056 A069     	 ldr r0,[r4,#24]
 2354 0058 B769     	 ldr r7,[r6,#24]
 236:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->prev = NULL;
 2355              	 .loc 1 236 0
 2356 005a 084C     	 ldr r4,.L213+4
 237:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->count += object_ptr->count;
 2357              	 .loc 1 237 0
 2358 005c 7260     	 str r2,[r6,#4]
 238:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 2359              	 .loc 1 238 0
 2360 005e 3844     	 add r0,r0,r7
 2361 0060 B061     	 str r0,[r6,#24]
 236:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->prev = NULL;
 2362              	 .loc 1 236 0
 2363 0062 2660     	 str r6,[r4]
 2364              	.LBE346:
 2365              	.LBE345:
 2366              	.LBE350:
 2367              	.LBE355:
 486:../Dave/Generated/SYSTIMER/systimer.c **** 
 2368              	 .loc 1 486 0
 2369 0064 1046     	 mov r0,r2
 2370              	.LBB356:
 2371              	.LBB351:
 2372              	.LBB348:
 2373              	.LBB347:
 239:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2374              	 .loc 1 239 0
 2375 0066 CA50     	 str r2,[r1,r3]
 2376 0068 D9E7     	 b .L202
 2377              	.LVL193:
 2378              	.L211:
 2379              	.LBE347:
 2380              	.LBE348:
 2381              	.LBE351:
 2382              	.LBE356:
 486:../Dave/Generated/SYSTIMER/systimer.c **** 
 2383              	 .loc 1 486 0
 2384 006a 3046     	 mov r0,r6
 2385              	.LBB357:
 2386              	.LBB352:
 246:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2387              	 .loc 1 246 0
 2388 006c 6660     	 str r6,[r4,#4]
 2389 006e D6E7     	 b .L202
 2390              	.L212:
 230:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2391              	 .loc 1 230 0
 2392 0070 024B     	 ldr r3,.L213+4
 2393              	.LBE352:
 2394              	.LBE357:
 486:../Dave/Generated/SYSTIMER/systimer.c **** 
 2395              	 .loc 1 486 0
 2396 0072 3046     	 mov r0,r6
 2397              	.LBB358:
 2398              	.LBB353:
 230:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2399              	 .loc 1 230 0
 2400 0074 1E60     	 str r6,[r3]
 2401 0076 D2E7     	 b .L202
 2402              	.L214:
 2403              	 .align 2
 2404              	.L213:
 2405 0078 00000000 	 .word g_timer_tbl
 2406 007c 00000000 	 .word .LANCHOR0
 2407              	.LBE353:
 2408              	.LBE358:
 2409              	.LBE360:
 2410              	.LBE368:
 2411              	 .cfi_endproc
 2412              	.LFE148:
 2414              	 .section .text.SYSTIMER_RestartTimerFromISR,"ax",%progbits
 2415              	 .align 2
 2416              	 .global SYSTIMER_RestartTimerFromISR
 2417              	 .thumb
 2418              	 .thumb_func
 2420              	SYSTIMER_RestartTimerFromISR:
 2421              	.LFB149:
 683:../Dave/Generated/SYSTIMER/systimer.c **** 
 684:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_RestartTimerFromISR(uint32_t id, uint32_t microsec)
 685:../Dave/Generated/SYSTIMER/systimer.c **** {
 2422              	 .loc 1 685 0
 2423              	 .cfi_startproc
 2424              	 
 2425              	 
 2426              	.LVL194:
 2427 0000 2DE9F04F 	 push {r4,r5,r6,r7,r8,r9,r10,fp,lr}
 2428              	.LCFI22:
 2429              	 .cfi_def_cfa_offset 36
 2430              	 .cfi_offset 4,-36
 2431              	 .cfi_offset 5,-32
 2432              	 .cfi_offset 6,-28
 2433              	 .cfi_offset 7,-24
 2434              	 .cfi_offset 8,-20
 2435              	 .cfi_offset 9,-16
 2436              	 .cfi_offset 10,-12
 2437              	 .cfi_offset 11,-8
 2438              	 .cfi_offset 14,-4
 2439              	.LBB390:
 2440              	.LBB391:
 2441              	.LBB392:
 2442              	.LBB393:
 313:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2443              	 .loc 3 313 0
 2444              	
 2445 0004 EFF31085 	 MRS r5,primask
 2446              	
 2447              	.LVL195:
 2448              	 .thumb
 2449              	.LBE393:
 2450              	.LBE392:
 2451              	.LBB394:
 2452              	.LBB395:
  96:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2453              	 .loc 3 96 0
 2454              	
 2455 0008 72B6     	 cpsid i
 2456              	
 2457              	.LVL196:
 2458              	 .thumb
 2459              	.LBE395:
 2460              	.LBE394:
 2461              	.LBE391:
 2462              	.LBE390:
 2463              	.LBB396:
 2464              	.LBB397:
 529:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2465              	 .loc 1 529 0
 2466 000a 0138     	 subs r0,r0,#1
 2467              	.LVL197:
 2468 000c C600     	 lsls r6,r0,#3
 2469 000e 3318     	 adds r3,r6,r0
 2470 0010 5A4A     	 ldr r2,.L246
 2471 0012 9B00     	 lsls r3,r3,#2
 2472 0014 02EB030E 	 add lr,r2,r3
 2473 0018 0EF1080C 	 add ip,lr,#8
 2474 001c 9CF80540 	 ldrb r4,[ip,#5]
 2475 0020 5CB1     	 cbz r4,.L230
 2476              	.LVL198:
 2477              	.LBB398:
 2478              	.LBB399:
 499:../Dave/Generated/SYSTIMER/systimer.c ****     {
 2479              	 .loc 1 499 0
 2480 0022 012C     	 cmp r4,#1
 2481 0024 4CD0     	 beq .L238
 2482              	.L218:
 2483              	.LBE399:
 2484              	.LBE398:
 543:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tbl[id - 1U].reload = period_ratio;
 2485              	 .loc 1 543 0
 2486 0026 564F     	 ldr r7,.L246+4
 544:../Dave/Generated/SYSTIMER/systimer.c ****       /* Start the timer */
 2487              	 .loc 1 544 0
 2488 0028 3318     	 adds r3,r6,r0
 543:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tbl[id - 1U].reload = period_ratio;
 2489              	 .loc 1 543 0
 2490 002a A7FB0171 	 umull r7,r1,r7,r1
 2491              	.LVL199:
 544:../Dave/Generated/SYSTIMER/systimer.c ****       /* Start the timer */
 2492              	 .loc 1 544 0
 2493 002e 02EB8303 	 add r3,r2,r3,lsl#2
 543:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tbl[id - 1U].reload = period_ratio;
 2494              	 .loc 1 543 0
 2495 0032 8909     	 lsrs r1,r1,#6
 2496              	.LVL200:
 2497              	.LBB416:
 2498              	.LBB417:
 467:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2499              	 .loc 1 467 0
 2500 0034 022C     	 cmp r4,#2
 2501              	.LBE417:
 2502              	.LBE416:
 544:../Dave/Generated/SYSTIMER/systimer.c ****       /* Start the timer */
 2503              	 .loc 1 544 0
 2504 0036 D961     	 str r1,[r3,#28]
 2505              	.LVL201:
 2506              	.LBB429:
 2507              	.LBB426:
 467:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2508              	 .loc 1 467 0
 2509 0038 04D0     	 beq .L239
 2510              	.LVL202:
 2511              	.L230:
 2512              	.LBE426:
 2513              	.LBE429:
 531:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2514              	 .loc 1 531 0
 2515 003a 0120     	 movs r0,#1
 2516              	.LVL203:
 2517              	.L217:
 2518              	.LBE397:
 2519              	.LBE396:
 2520              	.LBB438:
 2521              	.LBB439:
 2522              	.LBB440:
 2523              	 .loc 3 341 0
 2524              	
 2525 003c 85F31088 	 MSR primask,r5
 2526              	
 2527              	 .thumb
 2528              	.LBE440:
 2529              	.LBE439:
 2530              	.LBE438:
 686:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 687:../Dave/Generated/SYSTIMER/systimer.c **** 
 688:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t ics;
 689:../Dave/Generated/SYSTIMER/systimer.c ****   ics = critical_section_enter();
 690:../Dave/Generated/SYSTIMER/systimer.c **** 
 691:../Dave/Generated/SYSTIMER/systimer.c ****   status = SYSTIMER_RestartTimer(id, microsec);
 692:../Dave/Generated/SYSTIMER/systimer.c **** 
 693:../Dave/Generated/SYSTIMER/systimer.c ****   critical_section_exit(ics);
 694:../Dave/Generated/SYSTIMER/systimer.c **** 
 695:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 696:../Dave/Generated/SYSTIMER/systimer.c **** }
 2531              	 .loc 1 696 0
 2532 0040 BDE8F08F 	 pop {r4,r5,r6,r7,r8,r9,r10,fp,pc}
 2533              	.LVL204:
 2534              	.L239:
 2535 0044 4F4F     	 ldr r7,.L246+8
 2536 0046 3C68     	 ldr r4,[r7]
 2537              	.L221:
 2538              	.LBB443:
 2539              	.LBB436:
 2540              	.LBB430:
 2541              	.LBB427:
 2542              	.LBB418:
 2543              	.LBB419:
 162:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2544              	 .loc 1 162 0
 2545 0048 DFF838C1 	 ldr ip,.L246+8
 2546              	.LBE419:
 2547              	.LBE418:
 469:../Dave/Generated/SYSTIMER/systimer.c ****     /* set timer status as SYSTIMER_STATE_RUNNING */
 2548              	 .loc 1 469 0
 2549 004c 06EB000E 	 add lr,r6,r0
 2550 0050 02EB8E0E 	 add lr,r2,lr,lsl#2
 2551 0054 4B1C     	 adds r3,r1,#1
 471:../Dave/Generated/SYSTIMER/systimer.c ****     /* Insert this timer into timer list */
 2552              	 .loc 1 471 0
 2553 0056 0121     	 movs r1,#1
 2554              	.LVL205:
 469:../Dave/Generated/SYSTIMER/systimer.c ****     /* set timer status as SYSTIMER_STATE_RUNNING */
 2555              	 .loc 1 469 0
 2556 0058 CEF81830 	 str r3,[lr,#24]
 471:../Dave/Generated/SYSTIMER/systimer.c ****     /* Insert this timer into timer list */
 2557              	 .loc 1 471 0
 2558 005c 8EF80D10 	 strb r1,[lr,#13]
 2559              	.LVL206:
 2560              	.LBB423:
 2561              	.LBB420:
 162:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2562              	 .loc 1 162 0
 2563 0060 002C     	 cmp r4,#0
 2564 0062 4FD0     	 beq .L240
 177:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for delta ticks < 0 */
 2565              	 .loc 1 177 0
 2566 0064 A169     	 ldr r1,[r4,#24]
 2567 0066 5B1A     	 subs r3,r3,r1
 2568              	.LVL207:
 179:../Dave/Generated/SYSTIMER/systimer.c ****       {
 2569              	 .loc 1 179 0
 2570 0068 002B     	 cmp r3,#0
 162:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2571              	 .loc 1 162 0
 2572 006a A646     	 mov lr,r4
 2573              	.LVL208:
 179:../Dave/Generated/SYSTIMER/systimer.c ****       {
 2574              	 .loc 1 179 0
 2575 006c 07DD     	 ble .L241
 2576              	.L224:
 204:../Dave/Generated/SYSTIMER/systimer.c ****         {
 2577              	 .loc 1 204 0
 2578 006e 2168     	 ldr r1,[r4]
 2579              	.LVL209:
 2580 0070 0029     	 cmp r1,#0
 2581 0072 4BD0     	 beq .L242
 2582 0074 0C46     	 mov r4,r1
 177:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for delta ticks < 0 */
 2583              	 .loc 1 177 0
 2584 0076 A169     	 ldr r1,[r4,#24]
 2585              	.LVL210:
 2586 0078 5B1A     	 subs r3,r3,r1
 2587              	.LVL211:
 179:../Dave/Generated/SYSTIMER/systimer.c ****       {
 2588              	 .loc 1 179 0
 2589 007a 002B     	 cmp r3,#0
 2590 007c F7DC     	 bgt .L224
 2591              	.LVL212:
 2592              	.L241:
 182:../Dave/Generated/SYSTIMER/systimer.c ****         {
 2593              	 .loc 1 182 0
 2594 007e D4F804C0 	 ldr ip,[r4,#4]
 185:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].prev = object_ptr->prev;
 2595              	 .loc 1 185 0
 2596 0082 3118     	 adds r1,r6,r0
 2597 0084 8900     	 lsls r1,r1,#2
 182:../Dave/Generated/SYSTIMER/systimer.c ****         {
 2598              	 .loc 1 182 0
 2599 0086 BCF1000F 	 cmp ip,#0
 2600 008a 46D0     	 beq .L225
 185:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].prev = object_ptr->prev;
 2601              	 .loc 1 185 0
 2602 008c 02EB0108 	 add r8,r2,r1
 2603 0090 CCF80080 	 str r8,[ip]
 186:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].next = object_ptr;
 2604              	 .loc 1 186 0
 2605 0094 C8F804C0 	 str ip,[r8,#4]
 187:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->prev = &g_timer_tbl[tbl_index];
 2606              	 .loc 1 187 0
 2607 0098 5450     	 str r4,[r2,r1]
 188:../Dave/Generated/SYSTIMER/systimer.c ****         }
 2608              	 .loc 1 188 0
 2609 009a C4F80480 	 str r8,[r4,#4]
 2610              	.L226:
 197:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[tbl_index].next->count  -= g_timer_tbl[tbl_index].count;
 2611              	 .loc 1 197 0
 2612 009e 3044     	 add r0,r0,r6
 2613              	.LVL213:
 2614 00a0 8000     	 lsls r0,r0,#2
 2615 00a2 1618     	 adds r6,r2,r0
 2616              	.LVL214:
 2617 00a4 1158     	 ldr r1,[r2,r0]
 2618 00a6 8A69     	 ldr r2,[r1,#24]
 2619              	.LVL215:
 2620 00a8 1344     	 add r3,r3,r2
 2621 00aa B361     	 str r3,[r6,#24]
 2622              	.LVL216:
 198:../Dave/Generated/SYSTIMER/systimer.c ****         found_flag = true;
 2623              	 .loc 1 198 0
 2624 00ac 8A69     	 ldr r2,[r1,#24]
 2625 00ae D31A     	 subs r3,r2,r3
 2626 00b0 8B61     	 str r3,[r1,#24]
 2627              	.LVL217:
 2628              	.L235:
 2629 00b2 C7F800E0 	 str lr,[r7]
 2630              	.LBE420:
 2631              	.LBE423:
 474:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2632              	 .loc 1 474 0
 2633 00b6 0020     	 movs r0,#0
 2634              	.LVL218:
 2635              	.LBE427:
 2636              	.LBE430:
 2637              	.LBE436:
 2638              	.LBE443:
 2639              	.LBB444:
 2640              	.LBB442:
 2641              	.LBB441:
 2642              	 .loc 3 341 0
 2643              	
 2644 00b8 85F31088 	 MSR primask,r5
 2645              	
 2646              	 .thumb
 2647              	.LBE441:
 2648              	.LBE442:
 2649              	.LBE444:
 2650              	 .loc 1 696 0
 2651 00bc BDE8F08F 	 pop {r4,r5,r6,r7,r8,r9,r10,fp,pc}
 2652              	.LVL219:
 2653              	.L238:
 2654              	.LBB445:
 2655              	.LBB437:
 2656              	.LBB431:
 2657              	.LBB412:
 2658              	.LBB400:
 2659              	.LBB401:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2660              	 .loc 1 227 0
 2661 00c0 DEF80480 	 ldr r8,[lr,#4]
 2662              	.LBE401:
 2663              	.LBE400:
 502:../Dave/Generated/SYSTIMER/systimer.c **** 
 2664              	 .loc 1 502 0
 2665 00c4 0224     	 movs r4,#2
 2666 00c6 8CF80540 	 strb r4,[ip,#5]
 2667              	.LVL220:
 2668              	.LBB408:
 2669              	.LBB404:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2670              	 .loc 1 227 0
 2671 00ca B8F1000F 	 cmp r8,#0
 2672 00ce 2CD0     	 beq .L243
 242:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2673              	 .loc 1 242 0
 2674 00d0 D758     	 ldr r7,[r2,r3]
 245:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 2675              	 .loc 1 245 0
 2676 00d2 C8F80070 	 str r7,[r8]
 242:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2677              	 .loc 1 242 0
 2678 00d6 002F     	 cmp r7,#0
 2679 00d8 3DD0     	 beq .L244
 253:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 2680              	 .loc 1 253 0
 2681 00da 52F803A0 	 ldr r10,[r2,r3]
 2682 00de DEF81890 	 ldr r9,[lr,#24]
 2683 00e2 DAF818B0 	 ldr fp,[r10,#24]
 2684 00e6 9CF80540 	 ldrb r4,[ip,#5]
 252:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next->count += object_ptr->count;
 2685              	 .loc 1 252 0
 2686 00ea CAF80480 	 str r8,[r10,#4]
 254:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 2687              	 .loc 1 254 0
 2688 00ee 4FF0000C 	 mov ip,#0
 253:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 2689              	 .loc 1 253 0
 2690 00f2 09EB0B07 	 add r7,r9,fp
 2691 00f6 CAF81870 	 str r7,[r10,#24]
 254:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 2692              	 .loc 1 254 0
 2693 00fa 42F803C0 	 str ip,[r2,r3]
 255:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2694              	 .loc 1 255 0
 2695 00fe CEF804C0 	 str ip,[lr,#4]
 2696 0102 90E7     	 b .L218
 2697              	.LVL221:
 2698              	.L240:
 2699              	.LBE404:
 2700              	.LBE408:
 2701              	.LBE412:
 2702              	.LBE431:
 2703              	.LBB432:
 2704              	.LBB428:
 2705              	.LBB424:
 2706              	.LBB421:
 165:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2707              	 .loc 1 165 0
 2708 0104 CCF800E0 	 str lr,[ip]
 2709              	.LBE421:
 2710              	.LBE424:
 474:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2711              	 .loc 1 474 0
 2712 0108 2046     	 mov r0,r4
 2713              	.LVL222:
 2714 010a 97E7     	 b .L217
 2715              	.LVL223:
 2716              	.L242:
 2717              	.LBB425:
 2718              	.LBB422:
 207:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->next = &g_timer_tbl[tbl_index];
 2719              	 .loc 1 207 0
 2720 010c 3044     	 add r0,r0,r6
 2721              	.LVL224:
 2722 010e 02EB8002 	 add r2,r2,r0,lsl#2
 2723              	.LVL225:
 2724 0112 5460     	 str r4,[r2,#4]
 208:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].count = (uint32_t)delta_ticks;
 2725              	 .loc 1 208 0
 2726 0114 2260     	 str r2,[r4]
 209:../Dave/Generated/SYSTIMER/systimer.c ****           found_flag = true;
 2727              	 .loc 1 209 0
 2728 0116 9361     	 str r3,[r2,#24]
 2729              	.LVL226:
 2730 0118 CBE7     	 b .L235
 2731              	.LVL227:
 2732              	.L225:
 193:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_list->prev = &g_timer_tbl[tbl_index];
 2733              	 .loc 1 193 0
 2734 011a 02EB010C 	 add ip,r2,r1
 2735 011e 42F801E0 	 str lr,[r2,r1]
 194:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_list = &g_timer_tbl[tbl_index];
 2736              	 .loc 1 194 0
 2737 0122 CEF804C0 	 str ip,[lr,#4]
 195:../Dave/Generated/SYSTIMER/systimer.c ****         }
 2738              	 .loc 1 195 0
 2739 0126 E646     	 mov lr,ip
 2740 0128 B9E7     	 b .L226
 2741              	.LVL228:
 2742              	.L243:
 2743              	.LBE422:
 2744              	.LBE425:
 2745              	.LBE428:
 2746              	.LBE432:
 2747              	.LBB433:
 2748              	.LBB413:
 2749              	.LBB409:
 2750              	.LBB405:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2751              	 .loc 1 227 0
 2752 012a 52F80390 	 ldr r9,[r2,r3]
 2753 012e B9F1000F 	 cmp r9,#0
 2754 0132 15D0     	 beq .L245
 2755              	.LVL229:
 2756              	.LBB402:
 2757              	.LBB403:
 238:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 2758              	 .loc 1 238 0
 2759 0134 D9F81840 	 ldr r4,[r9,#24]
 2760 0138 DEF818E0 	 ldr lr,[lr,#24]
 236:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->prev = NULL;
 2761              	 .loc 1 236 0
 2762 013c 114F     	 ldr r7,.L246+8
 237:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->count += object_ptr->count;
 2763              	 .loc 1 237 0
 2764 013e C9F80480 	 str r8,[r9,#4]
 238:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 2765              	 .loc 1 238 0
 2766 0142 A644     	 add lr,lr,r4
 236:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->prev = NULL;
 2767              	 .loc 1 236 0
 2768 0144 C7F80090 	 str r9,[r7]
 2769 0148 9CF80540 	 ldrb r4,[ip,#5]
 238:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 2770              	 .loc 1 238 0
 2771 014c C9F818E0 	 str lr,[r9,#24]
 239:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2772              	 .loc 1 239 0
 2773 0150 42F80380 	 str r8,[r2,r3]
 2774 0154 67E7     	 b .L218
 2775              	.LVL230:
 2776              	.L244:
 2777 0156 9CF80540 	 ldrb r4,[ip,#5]
 2778              	.LBE403:
 2779              	.LBE402:
 246:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2780              	 .loc 1 246 0
 2781 015a CEF80470 	 str r7,[lr,#4]
 2782 015e 62E7     	 b .L218
 2783              	.L245:
 2784              	.LBE405:
 2785              	.LBE409:
 2786              	.LBE413:
 2787              	.LBE433:
 544:../Dave/Generated/SYSTIMER/systimer.c ****       /* Start the timer */
 2788              	 .loc 1 544 0
 2789 0160 2423     	 movs r3,#36
 2790 0162 03FB0023 	 mla r3,r3,r0,r2
 2791              	.LBB434:
 2792              	.LBB414:
 2793              	.LBB410:
 2794              	.LBB406:
 230:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2795              	 .loc 1 230 0
 2796 0166 074F     	 ldr r7,.L246+8
 2797              	.LBE406:
 2798              	.LBE410:
 2799              	.LBE414:
 2800              	.LBE434:
 543:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tbl[id - 1U].reload = period_ratio;
 2801              	 .loc 1 543 0
 2802 0168 4FF47A74 	 mov r4,#1000
 2803              	.LBB435:
 2804              	.LBB415:
 2805              	.LBB411:
 2806              	.LBB407:
 230:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2807              	 .loc 1 230 0
 2808 016c C7F80090 	 str r9,[r7]
 2809              	.LBE407:
 2810              	.LBE411:
 2811              	.LBE415:
 2812              	.LBE435:
 543:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tbl[id - 1U].reload = period_ratio;
 2813              	 .loc 1 543 0
 2814 0170 B1FBF4F1 	 udiv r1,r1,r4
 2815              	.LVL231:
 2816 0174 4C46     	 mov r4,r9
 544:../Dave/Generated/SYSTIMER/systimer.c ****       /* Start the timer */
 2817              	 .loc 1 544 0
 2818 0176 D961     	 str r1,[r3,#28]
 2819              	.LVL232:
 2820 0178 66E7     	 b .L221
 2821              	.L247:
 2822 017a 00BF     	 .align 2
 2823              	.L246:
 2824 017c 00000000 	 .word g_timer_tbl
 2825 0180 D34D6210 	 .word 274877907
 2826 0184 00000000 	 .word .LANCHOR0
 2827              	.LBE437:
 2828              	.LBE445:
 2829              	 .cfi_endproc
 2830              	.LFE149:
 2832              	 .section .text.SYSTIMER_DeleteTimerFromISR,"ax",%progbits
 2833              	 .align 2
 2834              	 .global SYSTIMER_DeleteTimerFromISR
 2835              	 .thumb
 2836              	 .thumb_func
 2838              	SYSTIMER_DeleteTimerFromISR:
 2839              	.LFB150:
 697:../Dave/Generated/SYSTIMER/systimer.c **** 
 698:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_DeleteTimerFromISR(uint32_t id)
 699:../Dave/Generated/SYSTIMER/systimer.c **** {
 2840              	 .loc 1 699 0
 2841              	 .cfi_startproc
 2842              	 
 2843              	 
 2844              	 
 2845              	.LVL233:
 2846 0000 30B4     	 push {r4,r5}
 2847              	.LCFI23:
 2848              	 .cfi_def_cfa_offset 8
 2849              	 .cfi_offset 4,-8
 2850              	 .cfi_offset 5,-4
 2851              	.LBB446:
 2852              	.LBB447:
 2853              	.LBB448:
 2854              	.LBB449:
 313:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 2855              	 .loc 3 313 0
 2856              	
 2857 0002 EFF31084 	 MRS r4,primask
 2858              	
 2859              	.LVL234:
 2860              	 .thumb
 2861              	.LBE449:
 2862              	.LBE448:
 2863              	.LBB450:
 2864              	.LBB451:
  96:E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 2865              	 .loc 3 96 0
 2866              	
 2867 0006 72B6     	 cpsid i
 2868              	
 2869              	.LVL235:
 2870              	 .thumb
 2871              	.LBE451:
 2872              	.LBE450:
 2873              	.LBE447:
 2874              	.LBE446:
 2875              	.LBB452:
 2876              	.LBB453:
 566:../Dave/Generated/SYSTIMER/systimer.c ****   {
 2877              	 .loc 1 566 0
 2878 0008 124B     	 ldr r3,.L254
 2879 000a 0138     	 subs r0,r0,#1
 2880              	.LVL236:
 2881 000c 00EBC002 	 add r2,r0,r0,lsl#3
 2882 0010 03EB8203 	 add r3,r3,r2,lsl#2
 2883 0014 03F10801 	 add r1,r3,#8
 2884 0018 5A7B     	 ldrb r2,[r3,#13]
 2885 001a 4AB1     	 cbz r2,.L251
 572:../Dave/Generated/SYSTIMER/systimer.c ****     {
 2886              	 .loc 1 572 0
 2887 001c 022A     	 cmp r2,#2
 2888 001e 0CD0     	 beq .L253
 582:../Dave/Generated/SYSTIMER/systimer.c ****     }
 2889              	 .loc 1 582 0
 2890 0020 0122     	 movs r2,#1
 2891 0022 83F82020 	 strb r2,[r3,#32]
 559:../Dave/Generated/SYSTIMER/systimer.c **** 
 2892              	 .loc 1 559 0
 2893 0026 0020     	 movs r0,#0
 2894              	.LVL237:
 2895              	.LBE453:
 2896              	.LBE452:
 2897              	.LBB456:
 2898              	.LBB457:
 2899              	.LBB458:
 2900              	 .loc 3 341 0
 2901              	
 2902 0028 84F31088 	 MSR primask,r4
 2903              	
 2904              	 .thumb
 2905              	.LBE458:
 2906              	.LBE457:
 2907              	.LBE456:
 700:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 701:../Dave/Generated/SYSTIMER/systimer.c **** 
 702:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t ics;
 703:../Dave/Generated/SYSTIMER/systimer.c ****   ics = critical_section_enter();
 704:../Dave/Generated/SYSTIMER/systimer.c **** 
 705:../Dave/Generated/SYSTIMER/systimer.c ****   status = SYSTIMER_DeleteTimer(id);
 706:../Dave/Generated/SYSTIMER/systimer.c **** 
 707:../Dave/Generated/SYSTIMER/systimer.c ****   critical_section_exit(ics);
 708:../Dave/Generated/SYSTIMER/systimer.c **** 
 709:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 710:../Dave/Generated/SYSTIMER/systimer.c **** }
 2908              	 .loc 1 710 0
 2909 002c 30BC     	 pop {r4,r5}
 2910              	.LCFI24:
 2911              	 .cfi_remember_state
 2912              	 .cfi_restore 5
 2913              	 .cfi_restore 4
 2914              	 .cfi_def_cfa_offset 0
 2915              	.LVL238:
 2916 002e 7047     	 bx lr
 2917              	.LVL239:
 2918              	.L251:
 2919              	.LCFI25:
 2920              	 .cfi_restore_state
 2921              	.LBB463:
 2922              	.LBB454:
 568:../Dave/Generated/SYSTIMER/systimer.c ****   }
 2923              	 .loc 1 568 0
 2924 0030 0120     	 movs r0,#1
 2925              	.LVL240:
 2926              	.LBE454:
 2927              	.LBE463:
 2928              	.LBB464:
 2929              	.LBB461:
 2930              	.LBB459:
 2931              	 .loc 3 341 0
 2932              	
 2933 0032 84F31088 	 MSR primask,r4
 2934              	
 2935              	 .thumb
 2936              	.LBE459:
 2937              	.LBE461:
 2938              	.LBE464:
 2939              	 .loc 1 710 0
 2940 0036 30BC     	 pop {r4,r5}
 2941              	.LCFI26:
 2942              	 .cfi_remember_state
 2943              	 .cfi_restore 4
 2944              	 .cfi_restore 5
 2945              	 .cfi_def_cfa_offset 0
 2946              	.LVL241:
 2947 0038 7047     	 bx lr
 2948              	.LVL242:
 2949              	.L253:
 2950              	.LCFI27:
 2951              	 .cfi_restore_state
 2952              	.LBB465:
 2953              	.LBB455:
 577:../Dave/Generated/SYSTIMER/systimer.c ****     }
 2954              	 .loc 1 577 0
 2955 003a 074D     	 ldr r5,.L254+4
 2956 003c 0122     	 movs r2,#1
 2957 003e 2B68     	 ldr r3,[r5]
 2958 0040 8240     	 lsls r2,r2,r0
 2959 0042 23EA0203 	 bic r3,r3,r2
 575:../Dave/Generated/SYSTIMER/systimer.c ****       /* Release resource which are hold by this timer */
 2960              	 .loc 1 575 0
 2961 0046 0020     	 movs r0,#0
 577:../Dave/Generated/SYSTIMER/systimer.c ****     }
 2962              	 .loc 1 577 0
 2963 0048 2B60     	 str r3,[r5]
 575:../Dave/Generated/SYSTIMER/systimer.c ****       /* Release resource which are hold by this timer */
 2964              	 .loc 1 575 0
 2965 004a 4871     	 strb r0,[r1,#5]
 2966              	.LVL243:
 2967              	.LBE455:
 2968              	.LBE465:
 2969              	.LBB466:
 2970              	.LBB462:
 2971              	.LBB460:
 2972              	 .loc 3 341 0
 2973              	
 2974 004c 84F31088 	 MSR primask,r4
 2975              	
 2976              	 .thumb
 2977              	.LBE460:
 2978              	.LBE462:
 2979              	.LBE466:
 2980              	 .loc 1 710 0
 2981 0050 30BC     	 pop {r4,r5}
 2982              	.LCFI28:
 2983              	 .cfi_restore 4
 2984              	 .cfi_restore 5
 2985              	 .cfi_def_cfa_offset 0
 2986              	.LVL244:
 2987 0052 7047     	 bx lr
 2988              	.L255:
 2989              	 .align 2
 2990              	.L254:
 2991 0054 00000000 	 .word g_timer_tbl
 2992 0058 00000000 	 .word .LANCHOR2
 2993              	 .cfi_endproc
 2994              	.LFE150:
 2996              	 .global g_systick_count
 2997              	 .global g_timer_tracker
 2998              	 .global g_timer_list
 2999              	 .comm g_timer_tbl,36,4
 3000              	 .section .bss.g_systick_count,"aw",%nobits
 3001              	 .align 2
 3002              	 .set .LANCHOR1,.+0
 3005              	g_systick_count:
 3006 0000 00000000 	 .space 4
 3007              	 .section .bss.g_timer_tracker,"aw",%nobits
 3008              	 .align 2
 3009              	 .set .LANCHOR2,.+0
 3012              	g_timer_tracker:
 3013 0000 00000000 	 .space 4
 3014              	 .section .bss.g_timer_list,"aw",%nobits
 3015              	 .align 2
 3016              	 .set .LANCHOR0,.+0
 3019              	g_timer_list:
 3020 0000 00000000 	 .space 4
 3021              	 .text
 3022              	.Letext0:
 3023              	 .file 4 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 3024              	 .file 5 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 3025              	 .file 6 "E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Libraries/CMSIS/Infineon/XMC4700_series/Include/XMC4700.h"
 3026              	 .file 7 "E:/NOVA/Assets/IFX_P2G-HW-SW_V1.0.4/Firmware_Software/DAVE project/P2G_FW/Dave/Generated/DAVE_Common.h"
 3027              	 .file 8 "../Dave/Generated/SYSTIMER/systimer.h"
DEFINED SYMBOLS
                            *ABS*:00000000 systimer.c
    {standard input}:20     .text.SysTick_Handler:00000000 $t
    {standard input}:25     .text.SysTick_Handler:00000000 SysTick_Handler
    {standard input}:561    .text.SysTick_Handler:00000268 $d
                            *COM*:00000024 g_timer_tbl
    {standard input}:573    .text.SYSTIMER_GetAppVersion:00000000 $t
    {standard input}:578    .text.SYSTIMER_GetAppVersion:00000000 SYSTIMER_GetAppVersion
    {standard input}:608    .text.SYSTIMER_Init:00000000 $t
    {standard input}:613    .text.SYSTIMER_Init:00000000 SYSTIMER_Init
    {standard input}:759    .text.SYSTIMER_Init:0000005c $d
    {standard input}:768    .text.SYSTIMER_CreateTimer:00000000 $t
    {standard input}:773    .text.SYSTIMER_CreateTimer:00000000 SYSTIMER_CreateTimer
    {standard input}:875    .text.SYSTIMER_CreateTimer:00000050 $d
    {standard input}:884    .text.SYSTIMER_StartTimer:00000000 $t
    {standard input}:889    .text.SYSTIMER_StartTimer:00000000 SYSTIMER_StartTimer
    {standard input}:1060   .text.SYSTIMER_StartTimer:000000a8 $d
    {standard input}:1066   .text.SYSTIMER_StopTimer:00000000 $t
    {standard input}:1071   .text.SYSTIMER_StopTimer:00000000 SYSTIMER_StopTimer
    {standard input}:1236   .text.SYSTIMER_StopTimer:0000006c $d
    {standard input}:1244   .text.SYSTIMER_RestartTimer:00000000 $t
    {standard input}:1249   .text.SYSTIMER_RestartTimer:00000000 SYSTIMER_RestartTimer
    {standard input}:1596   .text.SYSTIMER_RestartTimer:0000015c $d
    {standard input}:1603   .text.SYSTIMER_DeleteTimer:00000000 $t
    {standard input}:1608   .text.SYSTIMER_DeleteTimer:00000000 SYSTIMER_DeleteTimer
    {standard input}:1667   .text.SYSTIMER_DeleteTimer:00000040 $d
    {standard input}:1673   .text.SYSTIMER_GetTime:00000000 $t
    {standard input}:1678   .text.SYSTIMER_GetTime:00000000 SYSTIMER_GetTime
    {standard input}:1695   .text.SYSTIMER_GetTime:00000010 $d
    {standard input}:1700   .text.SYSTIMER_GetTickCount:00000000 $t
    {standard input}:1705   .text.SYSTIMER_GetTickCount:00000000 SYSTIMER_GetTickCount
    {standard input}:1720   .text.SYSTIMER_GetTickCount:00000008 $d
    {standard input}:1725   .text.SYSTIMER_GetTimerState:00000000 $t
    {standard input}:1730   .text.SYSTIMER_GetTimerState:00000000 SYSTIMER_GetTimerState
    {standard input}:1751   .text.SYSTIMER_GetTimerState:00000010 $d
    {standard input}:1756   .text.SYSTIMER_Start:00000000 $t
    {standard input}:1761   .text.SYSTIMER_Start:00000000 SYSTIMER_Start
    {standard input}:1777   .text.SYSTIMER_Start:0000000c $d
    {standard input}:1782   .text.SYSTIMER_Stop:00000000 $t
    {standard input}:1787   .text.SYSTIMER_Stop:00000000 SYSTIMER_Stop
    {standard input}:1803   .text.SYSTIMER_Stop:0000000c $d
    {standard input}:1808   .text.SYSTIMER_CreateTimerFromISR:00000000 $t
    {standard input}:1813   .text.SYSTIMER_CreateTimerFromISR:00000000 SYSTIMER_CreateTimerFromISR
    {standard input}:1949   .text.SYSTIMER_CreateTimerFromISR:00000070 $d
    {standard input}:1956   .text.SYSTIMER_StartTimerFromISR:00000000 $t
    {standard input}:1961   .text.SYSTIMER_StartTimerFromISR:00000000 SYSTIMER_StartTimerFromISR
    {standard input}:2192   .text.SYSTIMER_StartTimerFromISR:000000c4 $d
    {standard input}:2200   .text.SYSTIMER_StopTimerFromISR:00000000 $t
    {standard input}:2205   .text.SYSTIMER_StopTimerFromISR:00000000 SYSTIMER_StopTimerFromISR
    {standard input}:2405   .text.SYSTIMER_StopTimerFromISR:00000078 $d
    {standard input}:2415   .text.SYSTIMER_RestartTimerFromISR:00000000 $t
    {standard input}:2420   .text.SYSTIMER_RestartTimerFromISR:00000000 SYSTIMER_RestartTimerFromISR
    {standard input}:2824   .text.SYSTIMER_RestartTimerFromISR:0000017c $d
    {standard input}:2833   .text.SYSTIMER_DeleteTimerFromISR:00000000 $t
    {standard input}:2838   .text.SYSTIMER_DeleteTimerFromISR:00000000 SYSTIMER_DeleteTimerFromISR
    {standard input}:2991   .text.SYSTIMER_DeleteTimerFromISR:00000054 $d
    {standard input}:3005   .bss.g_systick_count:00000000 g_systick_count
    {standard input}:3012   .bss.g_timer_tracker:00000000 g_timer_tracker
    {standard input}:3019   .bss.g_timer_list:00000000 g_timer_list
    {standard input}:3001   .bss.g_systick_count:00000000 $d
    {standard input}:3008   .bss.g_timer_tracker:00000000 $d
    {standard input}:3015   .bss.g_timer_list:00000000 $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
