#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 19 18:41:05 2019
# Process ID: 8324
# Current directory: C:/Users/YangZhen/Documents/VivadoProject/project_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4540 C:\Users\YangZhen\Documents\VivadoProject\project_8\project_8.xpr
# Log file: C:/Users/YangZhen/Documents/VivadoProject/project_8/vivado.log
# Journal file: C:/Users/YangZhen/Documents/VivadoProject/project_8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 897.523 ; gain = 257.891
update_compile_order -fileset sources_1
close [ open C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/new/music.mem w ]
add_files C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/new/music.mem
export_ip_user_files -of_objects  [get_files C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/new/music.mem] -no_script -reset -force -quiet
remove_files  C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/new/music.mem
file delete -force C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/new/music.mem
remove_files  C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/new/music.mem
WARNING: [Vivado 12-818] No files matched 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/new/music.mem'
set_property -dict [list CONFIG.coefficient_file {C:/Users/YangZhen/Documents/VivadoProject/project_8/lex.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/YangZhen/Documents/VivadoProject/project_8/lex.coe' provided. It will be converted relative to IP Instance files '../../../../lex.coe'
generate_target all [get_files  C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_runs -jobs 4 dist_mem_gen_0_synth_1
[Tue Nov 19 18:45:56 2019] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.ip_user_files -ipstatic_source_dir C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.cache/compile_simlib/modelsim} {questa=C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.cache/compile_simlib/questa} {riviera=C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.cache/compile_simlib/riviera} {activehdl=C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xpm".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xpm modelsim_lib/msim/xpm 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 18:46:30 on Nov 19,2019
# vlog -64 -incr -sv -work xil_defaultlib C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Skipping module xpm_cdc_single
# -- Skipping module xpm_cdc_gray
# -- Skipping module xpm_cdc_handshake
# -- Skipping module xpm_cdc_pulse
# -- Skipping module xpm_cdc_array_single
# -- Skipping module xpm_cdc_sync_rst
# -- Skipping module xpm_cdc_async_rst
# -- Skipping module xpm_cdc_low_latency_handshake
# -- Skipping module xpm_memory_base
# -- Skipping module asym_bwe_bb
# -- Skipping module xpm_memory_dpdistram
# -- Skipping module xpm_memory_dprom
# -- Skipping module xpm_memory_sdpram
# -- Skipping module xpm_memory_spram
# -- Skipping module xpm_memory_sprom
# -- Skipping module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# 	xpm_cdc_low_latency_handshake
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 18:46:30 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 18:46:30 on Nov 19,2019
# vcom -64 -93 -work xpm C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 18:46:30 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 18:46:30 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/ila_0/sim/ila_0.v 
# -- Skipping module ila_0
# 
# Top level modules:
# 	ila_0
# End time: 18:46:30 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 18:46:30 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 18:46:30 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 18:46:30 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/FDTV.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module FDTV
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Skipping module main
# -- Skipping module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 18:46:30 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 18:46:31 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:46:31 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 939.625 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '5' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=4120)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 939.625 ; gain = 2.398
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xpm".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xpm modelsim_lib/msim/xpm 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 18:49:14 on Nov 19,2019
# vlog -64 -incr -sv -work xil_defaultlib C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Skipping module xpm_cdc_single
# -- Skipping module xpm_cdc_gray
# -- Skipping module xpm_cdc_handshake
# -- Skipping module xpm_cdc_pulse
# -- Skipping module xpm_cdc_array_single
# -- Skipping module xpm_cdc_sync_rst
# -- Skipping module xpm_cdc_async_rst
# -- Skipping module xpm_cdc_low_latency_handshake
# -- Skipping module xpm_memory_base
# -- Skipping module asym_bwe_bb
# -- Skipping module xpm_memory_dpdistram
# -- Skipping module xpm_memory_dprom
# -- Skipping module xpm_memory_sdpram
# -- Skipping module xpm_memory_spram
# -- Skipping module xpm_memory_sprom
# -- Skipping module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# 	xpm_cdc_low_latency_handshake
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 18:49:14 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 18:49:14 on Nov 19,2019
# vcom -64 -93 -work xpm C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 18:49:14 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 18:49:14 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/ila_0/sim/ila_0.v 
# -- Skipping module ila_0
# 
# Top level modules:
# 	ila_0
# End time: 18:49:14 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 18:49:14 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 18:49:14 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 18:49:14 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/FDTV.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module FDTV
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Skipping module main
# -- Skipping module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 18:49:14 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 18:49:16 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:49:16 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=9072)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 18:51:58 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 18:51:58 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 18:51:58 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/FDTV.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module FDTV
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Compiling module main
# -- Skipping module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 18:51:58 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 18:51:58 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:51:58 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=11792)
set_property -dict [list CONFIG.coefficient_file {C:/Users/YangZhen/Documents/VivadoProject/project_8/music.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/YangZhen/Documents/VivadoProject/project_8/music.coe' provided. It will be converted relative to IP Instance files '../../../../music.coe'
generate_target all [get_files  C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dist_mem_gen_0, cache-ID = 2e0e4926ddad7816; cache size = 5.442 MB.
catch { [ delete_ip_run [get_ips -all dist_mem_gen_0] ] }
INFO: [Project 1-386] Moving file 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci'
export_simulation -of_objects [get_files C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.ip_user_files -ipstatic_source_dir C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.cache/compile_simlib/modelsim} {questa=C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.cache/compile_simlib/questa} {riviera=C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.cache/compile_simlib/riviera} {activehdl=C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -reset -force -quiet
remove_files  -fileset ila_0 C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/ip/ila_0/ila_0.xci
INFO: [Project 1-386] Moving file 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/ip/ila_0/ila_0.xci' from fileset 'ila_0' to fileset 'sources_1'.
file delete -force C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/ip/ila_0
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:09:13 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 19:09:13 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:09:13 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/FDTV.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module FDTV
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Compiling module main
# -- Compiling module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 19:09:13 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:09:13 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:09:13 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=624)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:25:50 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 19:25:50 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:25:50 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/FDTV.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Compiling module FDTV
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Skipping module main
# -- Skipping module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 19:25:50 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:25:50 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:25:50 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=5980)
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:32:30 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 19:32:30 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:32:30 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/FDTV.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module FDTV
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Compiling module main
# -- Compiling module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 19:32:30 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:32:30 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:32:30 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=12356)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:39:37 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 19:39:37 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:39:37 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/FDTV.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Compiling module FDTV
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Skipping module main
# -- Skipping module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 19:39:37 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:39:37 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:39:37 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=10468)
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:53:16 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 19:53:16 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:53:16 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Compiling module main
# -- Compiling module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 19:53:16 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:53:16 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:53:16 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=11504)
set_property is_enabled false [get_files  C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/sources_1/new/FDTV.v]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:54:01 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 19:54:01 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:54:02 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Skipping module main
# -- Skipping module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 19:54:02 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:54:02 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:54:02 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=1316)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:58:52 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 19:58:52 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:58:52 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Skipping module main
# -- Skipping module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 19:58:52 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 19:58:52 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:58:52 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=6512)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:04:58 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 20:04:58 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:04:58 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Compiling module main
# -- Compiling module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 20:04:58 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:04:58 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:04:58 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=12776)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:05:30 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 20:05:30 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:05:30 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Skipping module main
# -- Compiling module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 20:05:30 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:05:30 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:05:30 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=7564)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:06:28 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 20:06:29 on Nov 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:06:29 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Skipping module main
# -- Compiling module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 20:06:29 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:06:29 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:06:29 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=9240)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:07:59 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 20:07:59 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:07:59 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Compiling module main
# -- Compiling module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 20:07:59 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:07:59 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:07:59 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=4868)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:08:56 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 20:08:56 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:08:56 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Skipping module main
# -- Compiling module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 20:08:56 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:08:56 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:08:56 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=348)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:10:24 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 20:10:24 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:10:24 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Skipping module main
# -- Compiling module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 20:10:24 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:10:24 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:10:24 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=10664)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:12:36 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 20:12:36 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:12:36 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Compiling module main
# -- Compiling module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 20:12:36 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:12:36 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:12:36 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=3620)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:15:22 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 20:15:22 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:15:22 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Compiling module main
# -- Compiling module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 20:15:23 on Nov 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:15:23 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:15:23 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=13280)
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:16:29 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 20:16:29 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:16:29 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Skipping module main
# -- Compiling module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 20:16:29 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:16:29 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:16:29 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=11628)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:29:50 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 20:29:50 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:29:50 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Compiling module main
# -- Skipping module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 20:29:50 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:29:50 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:29:50 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=3040)
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:32:08 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 20:32:08 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:32:08 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Compiling module main
# -- Skipping module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 20:32:08 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:32:08 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:32:08 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=804)
close [ open C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/constrs_1/new/main.xdc w ]
add_files -fileset constrs_1 C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.srcs/constrs_1/new/main.xdc
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:39:53 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 20:39:53 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:39:53 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Compiling module main
# -- Compiling module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 20:39:53 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:39:53 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:39:53 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=6400)
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:43:58 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 20:43:58 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:43:58 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Compiling module main
# -- Skipping module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 20:43:58 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:43:58 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:43:59 on Nov 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=1348)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:48:21 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 20:48:21 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:48:21 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Compiling module main
# -- Skipping module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 20:48:21 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:48:21 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:48:21 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=10300)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:53:20 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 20:53:20 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:53:20 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Compiling module main
# -- Skipping module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 20:53:20 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:53:20 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:53:20 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=11032)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:56:37 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 20:56:37 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:56:38 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Compiling module main
# -- Skipping module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 20:56:38 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 20:56:38 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:56:38 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=8068)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.6e\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/music.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim/lex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.6e/tcl/vsim/pref.tcl

# 10.6e

# do {main_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 23 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:/modeltech64_10.6e/win64/../modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 21:03:51 on Nov 19,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../project_8.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 21:03:51 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 21:03:51 on Nov 19,2019
# vlog -64 -incr -work xil_defaultlib ../../../../project_8.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../project_8.srcs/sources_1/new/CNT138T.v ../../../../project_8.srcs/sources_1/new/F_CODE.v ../../../../project_8.srcs/sources_1/new/SPKER.v ../../../../project_8.srcs/sources_1/new/main.v ../../../../project_8.srcs/sim_1/new/main_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module CNT138T
# -- Skipping module F_CODE
# -- Skipping module SPKER
# -- Compiling module main
# -- Skipping module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 21:03:52 on Nov 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
# Start time: 21:03:52 on Nov 19,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:03:52 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/YangZhen/Documents/VivadoProject/project_8/project_8.sim/sim_1/behav/modelsim'
Program launched (PID=10052)
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 21:04:48 2019...
