Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep 27 16:54:44 2023
| Host         : LAPTOP-QUANG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2510 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.225        0.000                      0                 7235        0.051        0.000                      0                 7235        3.000        0.000                       0                  2512  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 7.143}      14.286          70.000          
  clkfbout_sys_clk    {0.000 25.000}     50.000          20.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 7.143}      14.286          70.000          
  clkfbout_sys_clk_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          0.225        0.000                      0                 7235        0.182        0.000                      0                 7235        6.643        0.000                       0                  2508  
  clkfbout_sys_clk                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        0.227        0.000                      0                 7235        0.182        0.000                      0                 7235        6.643        0.000                       0                  2508  
  clkfbout_sys_clk_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          0.225        0.000                      0                 7235        0.051        0.000                      0                 7235  
clk_out1_sys_clk    clk_out1_sys_clk_1        0.225        0.000                      0                 7235        0.051        0.000                      0                 7235  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.475ns  (logic 4.067ns (30.182%)  route 9.408ns (69.818%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 13.647 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.413    -0.204    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.642 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[0]
                         net (fo=6, routed)           1.041     2.683    sigma/sigma_tile/riscv/dat0_o[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.100     2.783 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8/O
                         net (fo=7, routed)           0.761     3.544    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I4_O)        0.250     3.794 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34/O
                         net (fo=3, routed)           0.614     4.408    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.239     4.647 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=19, routed)          0.677     5.324    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X26Y33         LUT5 (Prop_lut5_I3_O)        0.097     5.421 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.729     6.150    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.111     6.261 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=10, routed)          0.636     6.898    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.247     7.145 r  sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40/O
                         net (fo=3, routed)           0.650     7.794    sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.097     7.891 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11/O
                         net (fo=17, routed)          0.666     8.557    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I4_O)        0.111     8.668 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7/O
                         net (fo=1, routed)           0.416     9.084    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.247     9.331 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5/O
                         net (fo=4, routed)           0.300     9.631    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5_n_0
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.097     9.728 f  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_5/O
                         net (fo=6, routed)           0.310    10.039    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.097    10.136 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=57, routed)          0.684    10.820    sigma/udm/udm_controller/host\\.rdata_reg[29]_1
    SLICE_X11Y38         LUT6 (Prop_lut6_I3_O)        0.097    10.917 f  sigma/udm/udm_controller/host\\.rdata[29]_i_5/O
                         net (fo=13, routed)          0.466    11.383    sigma/udm/udm_controller/bus_addr_bo_reg[6]_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.097    11.480 f  sigma/udm/udm_controller/host\\.rdata[31]_i_4/O
                         net (fo=5, routed)           0.530    12.010    sigma/sigma_tile/riscv/host\\.rdata_reg[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.100    12.110 f  sigma/sigma_tile/riscv/host\\.rdata[31]_i_8/O
                         net (fo=3, routed)           0.450    12.560    sigma/sigma_tile/riscv/host\\.rdata[31]_i_8_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.234    12.794 r  sigma/sigma_tile/riscv/host\\.rdata[15]_i_1/O
                         net (fo=11, routed)          0.477    13.271    sigma/sigma_tile/sfr/host\\.rdata_reg[2]_2
    SLICE_X10Y34         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.266    13.647    sigma/sigma_tile/sfr/clk_out1
    SLICE_X10Y34         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[6]/C
                         clock pessimism              0.353    14.001    
                         clock uncertainty           -0.132    13.869    
    SLICE_X10Y34         FDRE (Setup_fdre_C_R)       -0.373    13.496    sigma/sigma_tile/sfr/host\\.rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.475ns  (logic 4.067ns (30.182%)  route 9.408ns (69.818%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 13.647 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.413    -0.204    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.642 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[0]
                         net (fo=6, routed)           1.041     2.683    sigma/sigma_tile/riscv/dat0_o[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.100     2.783 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8/O
                         net (fo=7, routed)           0.761     3.544    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I4_O)        0.250     3.794 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34/O
                         net (fo=3, routed)           0.614     4.408    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.239     4.647 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=19, routed)          0.677     5.324    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X26Y33         LUT5 (Prop_lut5_I3_O)        0.097     5.421 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.729     6.150    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.111     6.261 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=10, routed)          0.636     6.898    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.247     7.145 r  sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40/O
                         net (fo=3, routed)           0.650     7.794    sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.097     7.891 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11/O
                         net (fo=17, routed)          0.666     8.557    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I4_O)        0.111     8.668 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7/O
                         net (fo=1, routed)           0.416     9.084    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.247     9.331 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5/O
                         net (fo=4, routed)           0.300     9.631    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5_n_0
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.097     9.728 f  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_5/O
                         net (fo=6, routed)           0.310    10.039    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.097    10.136 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=57, routed)          0.684    10.820    sigma/udm/udm_controller/host\\.rdata_reg[29]_1
    SLICE_X11Y38         LUT6 (Prop_lut6_I3_O)        0.097    10.917 f  sigma/udm/udm_controller/host\\.rdata[29]_i_5/O
                         net (fo=13, routed)          0.466    11.383    sigma/udm/udm_controller/bus_addr_bo_reg[6]_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.097    11.480 f  sigma/udm/udm_controller/host\\.rdata[31]_i_4/O
                         net (fo=5, routed)           0.530    12.010    sigma/sigma_tile/riscv/host\\.rdata_reg[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.100    12.110 f  sigma/sigma_tile/riscv/host\\.rdata[31]_i_8/O
                         net (fo=3, routed)           0.450    12.560    sigma/sigma_tile/riscv/host\\.rdata[31]_i_8_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.234    12.794 r  sigma/sigma_tile/riscv/host\\.rdata[15]_i_1/O
                         net (fo=11, routed)          0.477    13.271    sigma/sigma_tile/sfr/host\\.rdata_reg[2]_2
    SLICE_X10Y34         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.266    13.647    sigma/sigma_tile/sfr/clk_out1
    SLICE_X10Y34         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[9]/C
                         clock pessimism              0.353    14.001    
                         clock uncertainty           -0.132    13.869    
    SLICE_X10Y34         FDRE (Setup_fdre_C_R)       -0.373    13.496    sigma/sigma_tile/sfr/host\\.rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.644ns  (logic 4.845ns (35.511%)  route 8.799ns (64.489%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.418 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.418    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.510 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.510    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.690 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_11/O[2]
                         net (fo=4, routed)           0.464    12.154    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[26]
    SLICE_X46Y57         LUT3 (Prop_lut3_I2_O)        0.217    12.371 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2/O
                         net (fo=2, routed)           0.433    12.804    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.097    12.901 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6/O
                         net (fo=1, routed)           0.000    12.901    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.200 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.200    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.434 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[3]
                         net (fo=1, routed)           0.000    13.434    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[31]
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.434    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.640ns  (logic 4.841ns (35.492%)  route 8.799ns (64.508%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.418 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.418    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.510 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.510    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.690 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_11/O[2]
                         net (fo=4, routed)           0.464    12.154    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[26]
    SLICE_X46Y57         LUT3 (Prop_lut3_I2_O)        0.217    12.371 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2/O
                         net (fo=2, routed)           0.433    12.804    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.097    12.901 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6/O
                         net (fo=1, routed)           0.000    12.901    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.200 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.200    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.430    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[29]
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.430    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.607ns  (logic 4.839ns (35.562%)  route 8.768ns (64.438%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.506 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/O[2]
                         net (fo=4, routed)           0.421    11.928    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[18]
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.217    12.145 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_2/O
                         net (fo=2, routed)           0.445    12.590    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_2_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.097    12.687 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_6/O
                         net (fo=1, routed)           0.000    12.687    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.986 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.986    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.075 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.075    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.164 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.164    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.398 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[3]
                         net (fo=1, routed)           0.000    13.398    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_4
    SLICE_X44Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X44Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X44Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.398    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.603ns  (logic 4.835ns (35.543%)  route 8.768ns (64.457%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.506 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/O[2]
                         net (fo=4, routed)           0.421    11.928    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[18]
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.217    12.145 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_2/O
                         net (fo=2, routed)           0.445    12.590    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_2_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.097    12.687 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_6/O
                         net (fo=1, routed)           0.000    12.687    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.986 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.986    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.075 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.075    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.164 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.164    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.394 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.394    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_6
    SLICE_X44Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X44Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X44Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.394    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.355ns  (logic 4.067ns (30.452%)  route 9.288ns (69.548%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 13.648 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.413    -0.204    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.642 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[0]
                         net (fo=6, routed)           1.041     2.683    sigma/sigma_tile/riscv/dat0_o[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.100     2.783 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8/O
                         net (fo=7, routed)           0.761     3.544    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I4_O)        0.250     3.794 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34/O
                         net (fo=3, routed)           0.614     4.408    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.239     4.647 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=19, routed)          0.677     5.324    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X26Y33         LUT5 (Prop_lut5_I3_O)        0.097     5.421 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.729     6.150    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.111     6.261 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=10, routed)          0.636     6.898    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.247     7.145 r  sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40/O
                         net (fo=3, routed)           0.650     7.794    sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.097     7.891 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11/O
                         net (fo=17, routed)          0.666     8.557    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I4_O)        0.111     8.668 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7/O
                         net (fo=1, routed)           0.416     9.084    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.247     9.331 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5/O
                         net (fo=4, routed)           0.300     9.631    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5_n_0
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.097     9.728 f  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_5/O
                         net (fo=6, routed)           0.310    10.039    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.097    10.136 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=57, routed)          0.684    10.820    sigma/udm/udm_controller/host\\.rdata_reg[29]_1
    SLICE_X11Y38         LUT6 (Prop_lut6_I3_O)        0.097    10.917 f  sigma/udm/udm_controller/host\\.rdata[29]_i_5/O
                         net (fo=13, routed)          0.466    11.383    sigma/udm/udm_controller/bus_addr_bo_reg[6]_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.097    11.480 f  sigma/udm/udm_controller/host\\.rdata[31]_i_4/O
                         net (fo=5, routed)           0.530    12.010    sigma/sigma_tile/riscv/host\\.rdata_reg[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.100    12.110 f  sigma/sigma_tile/riscv/host\\.rdata[31]_i_8/O
                         net (fo=3, routed)           0.450    12.560    sigma/sigma_tile/riscv/host\\.rdata[31]_i_8_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.234    12.794 r  sigma/sigma_tile/riscv/host\\.rdata[15]_i_1/O
                         net (fo=11, routed)          0.357    13.151    sigma/sigma_tile/sfr/host\\.rdata_reg[2]_2
    SLICE_X8Y35          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.267    13.648    sigma/sigma_tile/sfr/clk_out1
    SLICE_X8Y35          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[10]/C
                         clock pessimism              0.370    14.019    
                         clock uncertainty           -0.132    13.887    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.373    13.514    sigma/sigma_tile/sfr/host\\.rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.355ns  (logic 4.067ns (30.452%)  route 9.288ns (69.548%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 13.648 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.413    -0.204    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.642 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[0]
                         net (fo=6, routed)           1.041     2.683    sigma/sigma_tile/riscv/dat0_o[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.100     2.783 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8/O
                         net (fo=7, routed)           0.761     3.544    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I4_O)        0.250     3.794 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34/O
                         net (fo=3, routed)           0.614     4.408    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.239     4.647 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=19, routed)          0.677     5.324    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X26Y33         LUT5 (Prop_lut5_I3_O)        0.097     5.421 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.729     6.150    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.111     6.261 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=10, routed)          0.636     6.898    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.247     7.145 r  sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40/O
                         net (fo=3, routed)           0.650     7.794    sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.097     7.891 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11/O
                         net (fo=17, routed)          0.666     8.557    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I4_O)        0.111     8.668 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7/O
                         net (fo=1, routed)           0.416     9.084    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.247     9.331 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5/O
                         net (fo=4, routed)           0.300     9.631    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5_n_0
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.097     9.728 f  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_5/O
                         net (fo=6, routed)           0.310    10.039    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.097    10.136 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=57, routed)          0.684    10.820    sigma/udm/udm_controller/host\\.rdata_reg[29]_1
    SLICE_X11Y38         LUT6 (Prop_lut6_I3_O)        0.097    10.917 f  sigma/udm/udm_controller/host\\.rdata[29]_i_5/O
                         net (fo=13, routed)          0.466    11.383    sigma/udm/udm_controller/bus_addr_bo_reg[6]_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.097    11.480 f  sigma/udm/udm_controller/host\\.rdata[31]_i_4/O
                         net (fo=5, routed)           0.530    12.010    sigma/sigma_tile/riscv/host\\.rdata_reg[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.100    12.110 f  sigma/sigma_tile/riscv/host\\.rdata[31]_i_8/O
                         net (fo=3, routed)           0.450    12.560    sigma/sigma_tile/riscv/host\\.rdata[31]_i_8_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.234    12.794 r  sigma/sigma_tile/riscv/host\\.rdata[15]_i_1/O
                         net (fo=11, routed)          0.357    13.151    sigma/sigma_tile/sfr/host\\.rdata_reg[2]_2
    SLICE_X8Y35          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.267    13.648    sigma/sigma_tile/sfr/clk_out1
    SLICE_X8Y35          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[5]/C
                         clock pessimism              0.370    14.019    
                         clock uncertainty           -0.132    13.887    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.373    13.514    sigma/sigma_tile/sfr/host\\.rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.591ns  (logic 4.792ns (35.260%)  route 8.799ns (64.740%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.418 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.418    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.510 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.510    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.690 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_11/O[2]
                         net (fo=4, routed)           0.464    12.154    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[26]
    SLICE_X46Y57         LUT3 (Prop_lut3_I2_O)        0.217    12.371 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2/O
                         net (fo=2, routed)           0.433    12.804    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.097    12.901 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6/O
                         net (fo=1, routed)           0.000    12.901    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.200 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.200    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    13.381 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[2]
                         net (fo=1, routed)           0.000    13.381    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[30]
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.381    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.569ns  (logic 4.770ns (35.155%)  route 8.799ns (64.845%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.418 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.418    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.510 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.510    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.690 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_11/O[2]
                         net (fo=4, routed)           0.464    12.154    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[26]
    SLICE_X46Y57         LUT3 (Prop_lut3_I2_O)        0.217    12.371 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2/O
                         net (fo=2, routed)           0.433    12.804    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.097    12.901 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6/O
                         net (fo=1, routed)           0.000    12.901    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.200 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.200    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    13.359 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[0]
                         net (fo=1, routed)           0.000    13.359    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[28]
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.359    
  -------------------------------------------------------------------
                         slack                                  0.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.647%)  route 0.131ns (41.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.660    -0.504    sigma/udm/udm_controller/clk_out1
    SLICE_X4Y29          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/Q
                         net (fo=1, routed)           0.131    -0.232    sigma/udm/udm_controller/in45[0]
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  sigma/udm/udm_controller/RD_DATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    sigma/udm/udm_controller/RD_DATA_reg[0]
    SLICE_X6Y30          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.936    -0.737    sigma/udm/udm_controller/clk_out1
    SLICE_X6Y30          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[0]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.120    -0.369    sigma/udm/udm_controller/RD_DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.456%)  route 0.445ns (70.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.569    -0.595    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y52         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][9]/Q
                         net (fo=7, routed)           0.445    -0.009    sigma/sigma_tile/riscv/elem_reg[1][31]_0[9]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.036 r  sigma/sigma_tile/riscv/elem[1][9]_i_1/O
                         net (fo=1, routed)           0.000     0.036    sigma/sigma_tile/coproc_custom0_wrapper/D[9]
    SLICE_X39Y49         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.911    -0.762    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X39Y49         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[1][9]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.091    -0.167    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/online_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.655%)  route 0.162ns (46.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.633    -0.531    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X39Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/Q
                         net (fo=39, routed)          0.162    -0.228    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/Q[0]
    SLICE_X38Y42         LUT4 (Prop_lut4_I2_O)        0.046    -0.182 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/online_i_1/O
                         net (fo=1, routed)           0.000    -0.182    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider_n_55
    SLICE_X38Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/online_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.909    -0.764    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X38Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/online_reg/C
                         clock pessimism              0.247    -0.518    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.131    -0.387    sigma/sigma_tile/genexu_MUL_DIV/online_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.568%)  route 0.149ns (44.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.642    -0.522    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y48         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.149    -0.232    sigma/udm/uart_tx/tx_dout_bo_0[6]
    SLICE_X19Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.187 r  sigma/udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    sigma/udm/uart_tx/databuf[6]
    SLICE_X19Y49         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.917    -0.756    sigma/udm/uart_tx/clk_out1
    SLICE_X19Y49         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.092    -0.393    sigma/udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.252ns (71.344%)  route 0.101ns (28.656%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.637    -0.527    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X31Y41         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[1]/Q
                         net (fo=5, routed)           0.101    -0.284    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[0]
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[3]_i_8/O
                         net (fo=1, routed)           0.000    -0.239    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[3]_i_8_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.173 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.173    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[3]_i_1_n_6
    SLICE_X30Y41         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.911    -0.762    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y41         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.134    -0.380    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.883%)  route 0.153ns (52.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.665    -0.499    sigma/clk_out1
    SLICE_X7Y34          FDRE                                         r  sigma/gpio_bo_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  sigma/gpio_bo_reg_reg[6]/Q
                         net (fo=1, routed)           0.153    -0.204    sigma/Q[6]
    SLICE_X5Y33          FDRE                                         r  sigma/csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.939    -0.734    sigma/clk_out1
    SLICE_X5Y33          FDRE                                         r  sigma/csr_rdata_reg[6]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.072    -0.414    sigma/csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.024%)  route 0.086ns (25.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.633    -0.531    sigma/sigma_tile/riscv/clk_out1
    SLICE_X38Y41         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.148    -0.383 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[0]/Q
                         net (fo=4, routed)           0.086    -0.296    sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr[0]
    SLICE_X38Y41         LUT3 (Prop_lut3_I2_O)        0.098    -0.198 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_rd_ptr[1]
    SLICE_X38Y41         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.909    -0.764    sigma/sigma_tile/riscv/clk_out1
    SLICE_X38Y41         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]/C
                         clock pessimism              0.234    -0.531    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.121    -0.410    sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_timer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.807%)  route 0.140ns (40.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.668    -0.496    sigma/sigma_tile/sfr/clk_out1
    SLICE_X6Y42          FDRE                                         r  sigma/sigma_tile/sfr/irq_timer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  sigma/sigma_tile/sfr/irq_timer_reg/Q
                         net (fo=1, routed)           0.140    -0.191    sigma/sigma_tile/irq_timer
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.045    -0.146 r  sigma/sigma_tile/irq_buf0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    sigma/sigma_tile/irq_adapter/irq_buf0_reg[3]_0[0]
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.946    -0.727    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.120    -0.359    sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.807%)  route 0.140ns (40.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.668    -0.496    sigma/udm/udm_controller/clk_out1
    SLICE_X2Y38          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  sigma/udm/udm_controller/RD_DATA_reg_reg[23]/Q
                         net (fo=1, routed)           0.140    -0.191    sigma/udm/udm_controller/in45[15]
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  sigma/udm/udm_controller/RD_DATA_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    sigma/udm/udm_controller/RD_DATA_reg[15]
    SLICE_X2Y39          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.945    -0.728    sigma/udm/udm_controller/clk_out1
    SLICE_X2Y39          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[15]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.120    -0.360    sigma/udm/udm_controller/RD_DATA_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.522%)  route 0.162ns (46.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.633    -0.531    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X39Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/Q
                         net (fo=39, routed)          0.162    -0.228    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/Q[0]
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.045    -0.183 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/mult_req_buf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    sigma/sigma_tile/genexu_MUL_DIV/mult_req9_out
    SLICE_X38Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.909    -0.764    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X38Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/C
                         clock pessimism              0.247    -0.518    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.120    -0.398    sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y7      sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y7      sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y8      sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y8      sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y9      sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y9      sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y3      sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y3      sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y4      sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y4      sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X14Y45     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X13Y47     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X13Y47     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X13Y47     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X13Y47     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X13Y47     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X13Y47     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X12Y45     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X12Y45     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X12Y45     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X5Y34      sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X2Y35      sigma/csr_rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X2Y37      sigma/csr_rdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X2Y35      sigma/csr_rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X3Y35      sigma/csr_rdata_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X3Y35      sigma/csr_rdata_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X2Y35      sigma/csr_rdata_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X3Y36      sigma/csr_rdata_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X5Y34      sigma/csr_rdata_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X3Y35      sigma/csr_rdata_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.475ns  (logic 4.067ns (30.182%)  route 9.408ns (69.818%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 13.647 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.413    -0.204    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.642 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[0]
                         net (fo=6, routed)           1.041     2.683    sigma/sigma_tile/riscv/dat0_o[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.100     2.783 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8/O
                         net (fo=7, routed)           0.761     3.544    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I4_O)        0.250     3.794 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34/O
                         net (fo=3, routed)           0.614     4.408    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.239     4.647 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=19, routed)          0.677     5.324    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X26Y33         LUT5 (Prop_lut5_I3_O)        0.097     5.421 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.729     6.150    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.111     6.261 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=10, routed)          0.636     6.898    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.247     7.145 r  sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40/O
                         net (fo=3, routed)           0.650     7.794    sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.097     7.891 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11/O
                         net (fo=17, routed)          0.666     8.557    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I4_O)        0.111     8.668 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7/O
                         net (fo=1, routed)           0.416     9.084    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.247     9.331 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5/O
                         net (fo=4, routed)           0.300     9.631    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5_n_0
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.097     9.728 f  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_5/O
                         net (fo=6, routed)           0.310    10.039    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.097    10.136 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=57, routed)          0.684    10.820    sigma/udm/udm_controller/host\\.rdata_reg[29]_1
    SLICE_X11Y38         LUT6 (Prop_lut6_I3_O)        0.097    10.917 f  sigma/udm/udm_controller/host\\.rdata[29]_i_5/O
                         net (fo=13, routed)          0.466    11.383    sigma/udm/udm_controller/bus_addr_bo_reg[6]_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.097    11.480 f  sigma/udm/udm_controller/host\\.rdata[31]_i_4/O
                         net (fo=5, routed)           0.530    12.010    sigma/sigma_tile/riscv/host\\.rdata_reg[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.100    12.110 f  sigma/sigma_tile/riscv/host\\.rdata[31]_i_8/O
                         net (fo=3, routed)           0.450    12.560    sigma/sigma_tile/riscv/host\\.rdata[31]_i_8_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.234    12.794 r  sigma/sigma_tile/riscv/host\\.rdata[15]_i_1/O
                         net (fo=11, routed)          0.477    13.271    sigma/sigma_tile/sfr/host\\.rdata_reg[2]_2
    SLICE_X10Y34         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.266    13.647    sigma/sigma_tile/sfr/clk_out1
    SLICE_X10Y34         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[6]/C
                         clock pessimism              0.353    14.001    
                         clock uncertainty           -0.130    13.871    
    SLICE_X10Y34         FDRE (Setup_fdre_C_R)       -0.373    13.498    sigma/sigma_tile/sfr/host\\.rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.475ns  (logic 4.067ns (30.182%)  route 9.408ns (69.818%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 13.647 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.413    -0.204    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.642 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[0]
                         net (fo=6, routed)           1.041     2.683    sigma/sigma_tile/riscv/dat0_o[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.100     2.783 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8/O
                         net (fo=7, routed)           0.761     3.544    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I4_O)        0.250     3.794 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34/O
                         net (fo=3, routed)           0.614     4.408    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.239     4.647 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=19, routed)          0.677     5.324    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X26Y33         LUT5 (Prop_lut5_I3_O)        0.097     5.421 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.729     6.150    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.111     6.261 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=10, routed)          0.636     6.898    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.247     7.145 r  sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40/O
                         net (fo=3, routed)           0.650     7.794    sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.097     7.891 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11/O
                         net (fo=17, routed)          0.666     8.557    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I4_O)        0.111     8.668 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7/O
                         net (fo=1, routed)           0.416     9.084    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.247     9.331 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5/O
                         net (fo=4, routed)           0.300     9.631    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5_n_0
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.097     9.728 f  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_5/O
                         net (fo=6, routed)           0.310    10.039    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.097    10.136 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=57, routed)          0.684    10.820    sigma/udm/udm_controller/host\\.rdata_reg[29]_1
    SLICE_X11Y38         LUT6 (Prop_lut6_I3_O)        0.097    10.917 f  sigma/udm/udm_controller/host\\.rdata[29]_i_5/O
                         net (fo=13, routed)          0.466    11.383    sigma/udm/udm_controller/bus_addr_bo_reg[6]_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.097    11.480 f  sigma/udm/udm_controller/host\\.rdata[31]_i_4/O
                         net (fo=5, routed)           0.530    12.010    sigma/sigma_tile/riscv/host\\.rdata_reg[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.100    12.110 f  sigma/sigma_tile/riscv/host\\.rdata[31]_i_8/O
                         net (fo=3, routed)           0.450    12.560    sigma/sigma_tile/riscv/host\\.rdata[31]_i_8_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.234    12.794 r  sigma/sigma_tile/riscv/host\\.rdata[15]_i_1/O
                         net (fo=11, routed)          0.477    13.271    sigma/sigma_tile/sfr/host\\.rdata_reg[2]_2
    SLICE_X10Y34         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.266    13.647    sigma/sigma_tile/sfr/clk_out1
    SLICE_X10Y34         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[9]/C
                         clock pessimism              0.353    14.001    
                         clock uncertainty           -0.130    13.871    
    SLICE_X10Y34         FDRE (Setup_fdre_C_R)       -0.373    13.498    sigma/sigma_tile/sfr/host\\.rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.644ns  (logic 4.845ns (35.511%)  route 8.799ns (64.489%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.418 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.418    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.510 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.510    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.690 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_11/O[2]
                         net (fo=4, routed)           0.464    12.154    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[26]
    SLICE_X46Y57         LUT3 (Prop_lut3_I2_O)        0.217    12.371 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2/O
                         net (fo=2, routed)           0.433    12.804    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.097    12.901 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6/O
                         net (fo=1, routed)           0.000    12.901    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.200 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.200    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.434 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[3]
                         net (fo=1, routed)           0.000    13.434    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[31]
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.130    13.692    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.056    13.748    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                         -13.434    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.640ns  (logic 4.841ns (35.492%)  route 8.799ns (64.508%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.418 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.418    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.510 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.510    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.690 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_11/O[2]
                         net (fo=4, routed)           0.464    12.154    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[26]
    SLICE_X46Y57         LUT3 (Prop_lut3_I2_O)        0.217    12.371 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2/O
                         net (fo=2, routed)           0.433    12.804    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.097    12.901 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6/O
                         net (fo=1, routed)           0.000    12.901    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.200 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.200    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.430    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[29]
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.130    13.692    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.056    13.748    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                         -13.430    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.607ns  (logic 4.839ns (35.562%)  route 8.768ns (64.438%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.506 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/O[2]
                         net (fo=4, routed)           0.421    11.928    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[18]
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.217    12.145 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_2/O
                         net (fo=2, routed)           0.445    12.590    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_2_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.097    12.687 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_6/O
                         net (fo=1, routed)           0.000    12.687    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.986 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.986    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.075 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.075    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.164 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.164    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.398 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[3]
                         net (fo=1, routed)           0.000    13.398    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_4
    SLICE_X44Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X44Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.130    13.692    
    SLICE_X44Y57         FDRE (Setup_fdre_C_D)        0.056    13.748    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                         -13.398    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.603ns  (logic 4.835ns (35.543%)  route 8.768ns (64.457%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.506 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/O[2]
                         net (fo=4, routed)           0.421    11.928    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[18]
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.217    12.145 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_2/O
                         net (fo=2, routed)           0.445    12.590    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_2_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.097    12.687 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_6/O
                         net (fo=1, routed)           0.000    12.687    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.986 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.986    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.075 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.075    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.164 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.164    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.394 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.394    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_6
    SLICE_X44Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X44Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.130    13.692    
    SLICE_X44Y57         FDRE (Setup_fdre_C_D)        0.056    13.748    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                         -13.394    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.355ns  (logic 4.067ns (30.452%)  route 9.288ns (69.548%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 13.648 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.413    -0.204    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.642 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[0]
                         net (fo=6, routed)           1.041     2.683    sigma/sigma_tile/riscv/dat0_o[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.100     2.783 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8/O
                         net (fo=7, routed)           0.761     3.544    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I4_O)        0.250     3.794 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34/O
                         net (fo=3, routed)           0.614     4.408    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.239     4.647 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=19, routed)          0.677     5.324    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X26Y33         LUT5 (Prop_lut5_I3_O)        0.097     5.421 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.729     6.150    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.111     6.261 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=10, routed)          0.636     6.898    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.247     7.145 r  sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40/O
                         net (fo=3, routed)           0.650     7.794    sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.097     7.891 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11/O
                         net (fo=17, routed)          0.666     8.557    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I4_O)        0.111     8.668 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7/O
                         net (fo=1, routed)           0.416     9.084    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.247     9.331 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5/O
                         net (fo=4, routed)           0.300     9.631    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5_n_0
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.097     9.728 f  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_5/O
                         net (fo=6, routed)           0.310    10.039    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.097    10.136 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=57, routed)          0.684    10.820    sigma/udm/udm_controller/host\\.rdata_reg[29]_1
    SLICE_X11Y38         LUT6 (Prop_lut6_I3_O)        0.097    10.917 f  sigma/udm/udm_controller/host\\.rdata[29]_i_5/O
                         net (fo=13, routed)          0.466    11.383    sigma/udm/udm_controller/bus_addr_bo_reg[6]_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.097    11.480 f  sigma/udm/udm_controller/host\\.rdata[31]_i_4/O
                         net (fo=5, routed)           0.530    12.010    sigma/sigma_tile/riscv/host\\.rdata_reg[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.100    12.110 f  sigma/sigma_tile/riscv/host\\.rdata[31]_i_8/O
                         net (fo=3, routed)           0.450    12.560    sigma/sigma_tile/riscv/host\\.rdata[31]_i_8_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.234    12.794 r  sigma/sigma_tile/riscv/host\\.rdata[15]_i_1/O
                         net (fo=11, routed)          0.357    13.151    sigma/sigma_tile/sfr/host\\.rdata_reg[2]_2
    SLICE_X8Y35          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.267    13.648    sigma/sigma_tile/sfr/clk_out1
    SLICE_X8Y35          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[10]/C
                         clock pessimism              0.370    14.019    
                         clock uncertainty           -0.130    13.889    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.373    13.516    sigma/sigma_tile/sfr/host\\.rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         13.516    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.355ns  (logic 4.067ns (30.452%)  route 9.288ns (69.548%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 13.648 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.413    -0.204    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.642 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[0]
                         net (fo=6, routed)           1.041     2.683    sigma/sigma_tile/riscv/dat0_o[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.100     2.783 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8/O
                         net (fo=7, routed)           0.761     3.544    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I4_O)        0.250     3.794 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34/O
                         net (fo=3, routed)           0.614     4.408    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.239     4.647 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=19, routed)          0.677     5.324    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X26Y33         LUT5 (Prop_lut5_I3_O)        0.097     5.421 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.729     6.150    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.111     6.261 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=10, routed)          0.636     6.898    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.247     7.145 r  sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40/O
                         net (fo=3, routed)           0.650     7.794    sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.097     7.891 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11/O
                         net (fo=17, routed)          0.666     8.557    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I4_O)        0.111     8.668 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7/O
                         net (fo=1, routed)           0.416     9.084    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.247     9.331 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5/O
                         net (fo=4, routed)           0.300     9.631    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5_n_0
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.097     9.728 f  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_5/O
                         net (fo=6, routed)           0.310    10.039    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.097    10.136 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=57, routed)          0.684    10.820    sigma/udm/udm_controller/host\\.rdata_reg[29]_1
    SLICE_X11Y38         LUT6 (Prop_lut6_I3_O)        0.097    10.917 f  sigma/udm/udm_controller/host\\.rdata[29]_i_5/O
                         net (fo=13, routed)          0.466    11.383    sigma/udm/udm_controller/bus_addr_bo_reg[6]_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.097    11.480 f  sigma/udm/udm_controller/host\\.rdata[31]_i_4/O
                         net (fo=5, routed)           0.530    12.010    sigma/sigma_tile/riscv/host\\.rdata_reg[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.100    12.110 f  sigma/sigma_tile/riscv/host\\.rdata[31]_i_8/O
                         net (fo=3, routed)           0.450    12.560    sigma/sigma_tile/riscv/host\\.rdata[31]_i_8_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.234    12.794 r  sigma/sigma_tile/riscv/host\\.rdata[15]_i_1/O
                         net (fo=11, routed)          0.357    13.151    sigma/sigma_tile/sfr/host\\.rdata_reg[2]_2
    SLICE_X8Y35          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.267    13.648    sigma/sigma_tile/sfr/clk_out1
    SLICE_X8Y35          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[5]/C
                         clock pessimism              0.370    14.019    
                         clock uncertainty           -0.130    13.889    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.373    13.516    sigma/sigma_tile/sfr/host\\.rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         13.516    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.591ns  (logic 4.792ns (35.260%)  route 8.799ns (64.740%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.418 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.418    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.510 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.510    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.690 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_11/O[2]
                         net (fo=4, routed)           0.464    12.154    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[26]
    SLICE_X46Y57         LUT3 (Prop_lut3_I2_O)        0.217    12.371 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2/O
                         net (fo=2, routed)           0.433    12.804    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.097    12.901 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6/O
                         net (fo=1, routed)           0.000    12.901    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.200 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.200    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    13.381 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[2]
                         net (fo=1, routed)           0.000    13.381    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[30]
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.130    13.692    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.056    13.748    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                         -13.381    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.569ns  (logic 4.770ns (35.155%)  route 8.799ns (64.845%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.418 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.418    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.510 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.510    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.690 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_11/O[2]
                         net (fo=4, routed)           0.464    12.154    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[26]
    SLICE_X46Y57         LUT3 (Prop_lut3_I2_O)        0.217    12.371 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2/O
                         net (fo=2, routed)           0.433    12.804    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.097    12.901 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6/O
                         net (fo=1, routed)           0.000    12.901    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.200 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.200    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    13.359 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[0]
                         net (fo=1, routed)           0.000    13.359    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[28]
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.130    13.692    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.056    13.748    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                         -13.359    
  -------------------------------------------------------------------
                         slack                                  0.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.647%)  route 0.131ns (41.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.660    -0.504    sigma/udm/udm_controller/clk_out1
    SLICE_X4Y29          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/Q
                         net (fo=1, routed)           0.131    -0.232    sigma/udm/udm_controller/in45[0]
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  sigma/udm/udm_controller/RD_DATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    sigma/udm/udm_controller/RD_DATA_reg[0]
    SLICE_X6Y30          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.936    -0.737    sigma/udm/udm_controller/clk_out1
    SLICE_X6Y30          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[0]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.120    -0.369    sigma/udm/udm_controller/RD_DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.456%)  route 0.445ns (70.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.569    -0.595    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y52         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][9]/Q
                         net (fo=7, routed)           0.445    -0.009    sigma/sigma_tile/riscv/elem_reg[1][31]_0[9]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.036 r  sigma/sigma_tile/riscv/elem[1][9]_i_1/O
                         net (fo=1, routed)           0.000     0.036    sigma/sigma_tile/coproc_custom0_wrapper/D[9]
    SLICE_X39Y49         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.911    -0.762    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X39Y49         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[1][9]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.091    -0.167    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/online_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.655%)  route 0.162ns (46.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.633    -0.531    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X39Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/Q
                         net (fo=39, routed)          0.162    -0.228    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/Q[0]
    SLICE_X38Y42         LUT4 (Prop_lut4_I2_O)        0.046    -0.182 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/online_i_1/O
                         net (fo=1, routed)           0.000    -0.182    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider_n_55
    SLICE_X38Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/online_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.909    -0.764    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X38Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/online_reg/C
                         clock pessimism              0.247    -0.518    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.131    -0.387    sigma/sigma_tile/genexu_MUL_DIV/online_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.568%)  route 0.149ns (44.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.642    -0.522    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y48         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.149    -0.232    sigma/udm/uart_tx/tx_dout_bo_0[6]
    SLICE_X19Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.187 r  sigma/udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    sigma/udm/uart_tx/databuf[6]
    SLICE_X19Y49         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.917    -0.756    sigma/udm/uart_tx/clk_out1
    SLICE_X19Y49         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.092    -0.393    sigma/udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.252ns (71.344%)  route 0.101ns (28.656%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.637    -0.527    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X31Y41         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[1]/Q
                         net (fo=5, routed)           0.101    -0.284    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[0]
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[3]_i_8/O
                         net (fo=1, routed)           0.000    -0.239    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[3]_i_8_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.173 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.173    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[3]_i_1_n_6
    SLICE_X30Y41         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.911    -0.762    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y41         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.134    -0.380    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.883%)  route 0.153ns (52.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.665    -0.499    sigma/clk_out1
    SLICE_X7Y34          FDRE                                         r  sigma/gpio_bo_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  sigma/gpio_bo_reg_reg[6]/Q
                         net (fo=1, routed)           0.153    -0.204    sigma/Q[6]
    SLICE_X5Y33          FDRE                                         r  sigma/csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.939    -0.734    sigma/clk_out1
    SLICE_X5Y33          FDRE                                         r  sigma/csr_rdata_reg[6]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.072    -0.414    sigma/csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.024%)  route 0.086ns (25.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.633    -0.531    sigma/sigma_tile/riscv/clk_out1
    SLICE_X38Y41         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.148    -0.383 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[0]/Q
                         net (fo=4, routed)           0.086    -0.296    sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr[0]
    SLICE_X38Y41         LUT3 (Prop_lut3_I2_O)        0.098    -0.198 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_rd_ptr[1]
    SLICE_X38Y41         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.909    -0.764    sigma/sigma_tile/riscv/clk_out1
    SLICE_X38Y41         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]/C
                         clock pessimism              0.234    -0.531    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.121    -0.410    sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_timer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.807%)  route 0.140ns (40.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.668    -0.496    sigma/sigma_tile/sfr/clk_out1
    SLICE_X6Y42          FDRE                                         r  sigma/sigma_tile/sfr/irq_timer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  sigma/sigma_tile/sfr/irq_timer_reg/Q
                         net (fo=1, routed)           0.140    -0.191    sigma/sigma_tile/irq_timer
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.045    -0.146 r  sigma/sigma_tile/irq_buf0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    sigma/sigma_tile/irq_adapter/irq_buf0_reg[3]_0[0]
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.946    -0.727    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.120    -0.359    sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.807%)  route 0.140ns (40.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.668    -0.496    sigma/udm/udm_controller/clk_out1
    SLICE_X2Y38          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  sigma/udm/udm_controller/RD_DATA_reg_reg[23]/Q
                         net (fo=1, routed)           0.140    -0.191    sigma/udm/udm_controller/in45[15]
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  sigma/udm/udm_controller/RD_DATA_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    sigma/udm/udm_controller/RD_DATA_reg[15]
    SLICE_X2Y39          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.945    -0.728    sigma/udm/udm_controller/clk_out1
    SLICE_X2Y39          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[15]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.120    -0.360    sigma/udm/udm_controller/RD_DATA_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.522%)  route 0.162ns (46.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.633    -0.531    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X39Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/Q
                         net (fo=39, routed)          0.162    -0.228    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/Q[0]
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.045    -0.183 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/mult_req_buf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    sigma/sigma_tile/genexu_MUL_DIV/mult_req9_out
    SLICE_X38Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.909    -0.764    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X38Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/C
                         clock pessimism              0.247    -0.518    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.120    -0.398    sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y7      sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y7      sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y8      sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y8      sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y9      sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y9      sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y3      sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y3      sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y4      sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y4      sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X14Y45     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X13Y47     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X13Y47     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X13Y47     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X13Y47     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X13Y47     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X13Y47     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X12Y45     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X12Y45     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X12Y45     sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X5Y34      sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X2Y35      sigma/csr_rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X2Y37      sigma/csr_rdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X2Y35      sigma/csr_rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X3Y35      sigma/csr_rdata_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X3Y35      sigma/csr_rdata_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X2Y35      sigma/csr_rdata_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X3Y36      sigma/csr_rdata_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X5Y34      sigma/csr_rdata_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X3Y35      sigma/csr_rdata_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.475ns  (logic 4.067ns (30.182%)  route 9.408ns (69.818%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 13.647 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.413    -0.204    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.642 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[0]
                         net (fo=6, routed)           1.041     2.683    sigma/sigma_tile/riscv/dat0_o[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.100     2.783 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8/O
                         net (fo=7, routed)           0.761     3.544    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I4_O)        0.250     3.794 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34/O
                         net (fo=3, routed)           0.614     4.408    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.239     4.647 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=19, routed)          0.677     5.324    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X26Y33         LUT5 (Prop_lut5_I3_O)        0.097     5.421 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.729     6.150    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.111     6.261 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=10, routed)          0.636     6.898    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.247     7.145 r  sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40/O
                         net (fo=3, routed)           0.650     7.794    sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.097     7.891 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11/O
                         net (fo=17, routed)          0.666     8.557    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I4_O)        0.111     8.668 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7/O
                         net (fo=1, routed)           0.416     9.084    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.247     9.331 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5/O
                         net (fo=4, routed)           0.300     9.631    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5_n_0
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.097     9.728 f  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_5/O
                         net (fo=6, routed)           0.310    10.039    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.097    10.136 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=57, routed)          0.684    10.820    sigma/udm/udm_controller/host\\.rdata_reg[29]_1
    SLICE_X11Y38         LUT6 (Prop_lut6_I3_O)        0.097    10.917 f  sigma/udm/udm_controller/host\\.rdata[29]_i_5/O
                         net (fo=13, routed)          0.466    11.383    sigma/udm/udm_controller/bus_addr_bo_reg[6]_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.097    11.480 f  sigma/udm/udm_controller/host\\.rdata[31]_i_4/O
                         net (fo=5, routed)           0.530    12.010    sigma/sigma_tile/riscv/host\\.rdata_reg[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.100    12.110 f  sigma/sigma_tile/riscv/host\\.rdata[31]_i_8/O
                         net (fo=3, routed)           0.450    12.560    sigma/sigma_tile/riscv/host\\.rdata[31]_i_8_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.234    12.794 r  sigma/sigma_tile/riscv/host\\.rdata[15]_i_1/O
                         net (fo=11, routed)          0.477    13.271    sigma/sigma_tile/sfr/host\\.rdata_reg[2]_2
    SLICE_X10Y34         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.266    13.647    sigma/sigma_tile/sfr/clk_out1
    SLICE_X10Y34         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[6]/C
                         clock pessimism              0.353    14.001    
                         clock uncertainty           -0.132    13.869    
    SLICE_X10Y34         FDRE (Setup_fdre_C_R)       -0.373    13.496    sigma/sigma_tile/sfr/host\\.rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.475ns  (logic 4.067ns (30.182%)  route 9.408ns (69.818%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 13.647 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.413    -0.204    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.642 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[0]
                         net (fo=6, routed)           1.041     2.683    sigma/sigma_tile/riscv/dat0_o[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.100     2.783 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8/O
                         net (fo=7, routed)           0.761     3.544    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I4_O)        0.250     3.794 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34/O
                         net (fo=3, routed)           0.614     4.408    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.239     4.647 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=19, routed)          0.677     5.324    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X26Y33         LUT5 (Prop_lut5_I3_O)        0.097     5.421 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.729     6.150    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.111     6.261 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=10, routed)          0.636     6.898    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.247     7.145 r  sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40/O
                         net (fo=3, routed)           0.650     7.794    sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.097     7.891 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11/O
                         net (fo=17, routed)          0.666     8.557    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I4_O)        0.111     8.668 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7/O
                         net (fo=1, routed)           0.416     9.084    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.247     9.331 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5/O
                         net (fo=4, routed)           0.300     9.631    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5_n_0
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.097     9.728 f  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_5/O
                         net (fo=6, routed)           0.310    10.039    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.097    10.136 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=57, routed)          0.684    10.820    sigma/udm/udm_controller/host\\.rdata_reg[29]_1
    SLICE_X11Y38         LUT6 (Prop_lut6_I3_O)        0.097    10.917 f  sigma/udm/udm_controller/host\\.rdata[29]_i_5/O
                         net (fo=13, routed)          0.466    11.383    sigma/udm/udm_controller/bus_addr_bo_reg[6]_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.097    11.480 f  sigma/udm/udm_controller/host\\.rdata[31]_i_4/O
                         net (fo=5, routed)           0.530    12.010    sigma/sigma_tile/riscv/host\\.rdata_reg[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.100    12.110 f  sigma/sigma_tile/riscv/host\\.rdata[31]_i_8/O
                         net (fo=3, routed)           0.450    12.560    sigma/sigma_tile/riscv/host\\.rdata[31]_i_8_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.234    12.794 r  sigma/sigma_tile/riscv/host\\.rdata[15]_i_1/O
                         net (fo=11, routed)          0.477    13.271    sigma/sigma_tile/sfr/host\\.rdata_reg[2]_2
    SLICE_X10Y34         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.266    13.647    sigma/sigma_tile/sfr/clk_out1
    SLICE_X10Y34         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[9]/C
                         clock pessimism              0.353    14.001    
                         clock uncertainty           -0.132    13.869    
    SLICE_X10Y34         FDRE (Setup_fdre_C_R)       -0.373    13.496    sigma/sigma_tile/sfr/host\\.rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.644ns  (logic 4.845ns (35.511%)  route 8.799ns (64.489%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.418 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.418    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.510 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.510    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.690 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_11/O[2]
                         net (fo=4, routed)           0.464    12.154    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[26]
    SLICE_X46Y57         LUT3 (Prop_lut3_I2_O)        0.217    12.371 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2/O
                         net (fo=2, routed)           0.433    12.804    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.097    12.901 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6/O
                         net (fo=1, routed)           0.000    12.901    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.200 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.200    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.434 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[3]
                         net (fo=1, routed)           0.000    13.434    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[31]
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.434    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.640ns  (logic 4.841ns (35.492%)  route 8.799ns (64.508%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.418 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.418    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.510 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.510    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.690 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_11/O[2]
                         net (fo=4, routed)           0.464    12.154    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[26]
    SLICE_X46Y57         LUT3 (Prop_lut3_I2_O)        0.217    12.371 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2/O
                         net (fo=2, routed)           0.433    12.804    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.097    12.901 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6/O
                         net (fo=1, routed)           0.000    12.901    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.200 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.200    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.430    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[29]
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.430    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.607ns  (logic 4.839ns (35.562%)  route 8.768ns (64.438%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.506 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/O[2]
                         net (fo=4, routed)           0.421    11.928    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[18]
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.217    12.145 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_2/O
                         net (fo=2, routed)           0.445    12.590    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_2_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.097    12.687 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_6/O
                         net (fo=1, routed)           0.000    12.687    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.986 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.986    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.075 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.075    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.164 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.164    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.398 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[3]
                         net (fo=1, routed)           0.000    13.398    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_4
    SLICE_X44Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X44Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X44Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.398    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.603ns  (logic 4.835ns (35.543%)  route 8.768ns (64.457%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.506 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/O[2]
                         net (fo=4, routed)           0.421    11.928    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[18]
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.217    12.145 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_2/O
                         net (fo=2, routed)           0.445    12.590    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_2_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.097    12.687 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_6/O
                         net (fo=1, routed)           0.000    12.687    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.986 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.986    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.075 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.075    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.164 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.164    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.394 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.394    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_6
    SLICE_X44Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X44Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X44Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.394    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.355ns  (logic 4.067ns (30.452%)  route 9.288ns (69.548%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 13.648 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.413    -0.204    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.642 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[0]
                         net (fo=6, routed)           1.041     2.683    sigma/sigma_tile/riscv/dat0_o[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.100     2.783 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8/O
                         net (fo=7, routed)           0.761     3.544    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I4_O)        0.250     3.794 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34/O
                         net (fo=3, routed)           0.614     4.408    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.239     4.647 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=19, routed)          0.677     5.324    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X26Y33         LUT5 (Prop_lut5_I3_O)        0.097     5.421 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.729     6.150    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.111     6.261 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=10, routed)          0.636     6.898    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.247     7.145 r  sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40/O
                         net (fo=3, routed)           0.650     7.794    sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.097     7.891 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11/O
                         net (fo=17, routed)          0.666     8.557    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I4_O)        0.111     8.668 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7/O
                         net (fo=1, routed)           0.416     9.084    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.247     9.331 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5/O
                         net (fo=4, routed)           0.300     9.631    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5_n_0
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.097     9.728 f  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_5/O
                         net (fo=6, routed)           0.310    10.039    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.097    10.136 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=57, routed)          0.684    10.820    sigma/udm/udm_controller/host\\.rdata_reg[29]_1
    SLICE_X11Y38         LUT6 (Prop_lut6_I3_O)        0.097    10.917 f  sigma/udm/udm_controller/host\\.rdata[29]_i_5/O
                         net (fo=13, routed)          0.466    11.383    sigma/udm/udm_controller/bus_addr_bo_reg[6]_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.097    11.480 f  sigma/udm/udm_controller/host\\.rdata[31]_i_4/O
                         net (fo=5, routed)           0.530    12.010    sigma/sigma_tile/riscv/host\\.rdata_reg[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.100    12.110 f  sigma/sigma_tile/riscv/host\\.rdata[31]_i_8/O
                         net (fo=3, routed)           0.450    12.560    sigma/sigma_tile/riscv/host\\.rdata[31]_i_8_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.234    12.794 r  sigma/sigma_tile/riscv/host\\.rdata[15]_i_1/O
                         net (fo=11, routed)          0.357    13.151    sigma/sigma_tile/sfr/host\\.rdata_reg[2]_2
    SLICE_X8Y35          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.267    13.648    sigma/sigma_tile/sfr/clk_out1
    SLICE_X8Y35          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[10]/C
                         clock pessimism              0.370    14.019    
                         clock uncertainty           -0.132    13.887    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.373    13.514    sigma/sigma_tile/sfr/host\\.rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.355ns  (logic 4.067ns (30.452%)  route 9.288ns (69.548%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 13.648 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.413    -0.204    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.642 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[0]
                         net (fo=6, routed)           1.041     2.683    sigma/sigma_tile/riscv/dat0_o[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.100     2.783 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8/O
                         net (fo=7, routed)           0.761     3.544    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I4_O)        0.250     3.794 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34/O
                         net (fo=3, routed)           0.614     4.408    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.239     4.647 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=19, routed)          0.677     5.324    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X26Y33         LUT5 (Prop_lut5_I3_O)        0.097     5.421 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.729     6.150    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.111     6.261 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=10, routed)          0.636     6.898    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.247     7.145 r  sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40/O
                         net (fo=3, routed)           0.650     7.794    sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.097     7.891 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11/O
                         net (fo=17, routed)          0.666     8.557    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I4_O)        0.111     8.668 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7/O
                         net (fo=1, routed)           0.416     9.084    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.247     9.331 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5/O
                         net (fo=4, routed)           0.300     9.631    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5_n_0
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.097     9.728 f  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_5/O
                         net (fo=6, routed)           0.310    10.039    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.097    10.136 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=57, routed)          0.684    10.820    sigma/udm/udm_controller/host\\.rdata_reg[29]_1
    SLICE_X11Y38         LUT6 (Prop_lut6_I3_O)        0.097    10.917 f  sigma/udm/udm_controller/host\\.rdata[29]_i_5/O
                         net (fo=13, routed)          0.466    11.383    sigma/udm/udm_controller/bus_addr_bo_reg[6]_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.097    11.480 f  sigma/udm/udm_controller/host\\.rdata[31]_i_4/O
                         net (fo=5, routed)           0.530    12.010    sigma/sigma_tile/riscv/host\\.rdata_reg[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.100    12.110 f  sigma/sigma_tile/riscv/host\\.rdata[31]_i_8/O
                         net (fo=3, routed)           0.450    12.560    sigma/sigma_tile/riscv/host\\.rdata[31]_i_8_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.234    12.794 r  sigma/sigma_tile/riscv/host\\.rdata[15]_i_1/O
                         net (fo=11, routed)          0.357    13.151    sigma/sigma_tile/sfr/host\\.rdata_reg[2]_2
    SLICE_X8Y35          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.267    13.648    sigma/sigma_tile/sfr/clk_out1
    SLICE_X8Y35          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[5]/C
                         clock pessimism              0.370    14.019    
                         clock uncertainty           -0.132    13.887    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.373    13.514    sigma/sigma_tile/sfr/host\\.rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.591ns  (logic 4.792ns (35.260%)  route 8.799ns (64.740%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.418 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.418    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.510 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.510    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.690 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_11/O[2]
                         net (fo=4, routed)           0.464    12.154    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[26]
    SLICE_X46Y57         LUT3 (Prop_lut3_I2_O)        0.217    12.371 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2/O
                         net (fo=2, routed)           0.433    12.804    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.097    12.901 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6/O
                         net (fo=1, routed)           0.000    12.901    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.200 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.200    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    13.381 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[2]
                         net (fo=1, routed)           0.000    13.381    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[30]
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.381    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.569ns  (logic 4.770ns (35.155%)  route 8.799ns (64.845%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.418 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.418    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.510 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.510    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.690 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_11/O[2]
                         net (fo=4, routed)           0.464    12.154    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[26]
    SLICE_X46Y57         LUT3 (Prop_lut3_I2_O)        0.217    12.371 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2/O
                         net (fo=2, routed)           0.433    12.804    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.097    12.901 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6/O
                         net (fo=1, routed)           0.000    12.901    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.200 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.200    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    13.359 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[0]
                         net (fo=1, routed)           0.000    13.359    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[28]
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.359    
  -------------------------------------------------------------------
                         slack                                  0.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.647%)  route 0.131ns (41.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.660    -0.504    sigma/udm/udm_controller/clk_out1
    SLICE_X4Y29          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/Q
                         net (fo=1, routed)           0.131    -0.232    sigma/udm/udm_controller/in45[0]
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  sigma/udm/udm_controller/RD_DATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    sigma/udm/udm_controller/RD_DATA_reg[0]
    SLICE_X6Y30          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.936    -0.737    sigma/udm/udm_controller/clk_out1
    SLICE_X6Y30          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[0]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.132    -0.357    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.120    -0.237    sigma/udm/udm_controller/RD_DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.456%)  route 0.445ns (70.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.569    -0.595    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y52         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][9]/Q
                         net (fo=7, routed)           0.445    -0.009    sigma/sigma_tile/riscv/elem_reg[1][31]_0[9]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.036 r  sigma/sigma_tile/riscv/elem[1][9]_i_1/O
                         net (fo=1, routed)           0.000     0.036    sigma/sigma_tile/coproc_custom0_wrapper/D[9]
    SLICE_X39Y49         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.911    -0.762    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X39Y49         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[1][9]/C
                         clock pessimism              0.504    -0.258    
                         clock uncertainty            0.132    -0.127    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.091    -0.036    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/online_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.655%)  route 0.162ns (46.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.633    -0.531    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X39Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/Q
                         net (fo=39, routed)          0.162    -0.228    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/Q[0]
    SLICE_X38Y42         LUT4 (Prop_lut4_I2_O)        0.046    -0.182 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/online_i_1/O
                         net (fo=1, routed)           0.000    -0.182    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider_n_55
    SLICE_X38Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/online_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.909    -0.764    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X38Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/online_reg/C
                         clock pessimism              0.247    -0.518    
                         clock uncertainty            0.132    -0.386    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.131    -0.255    sigma/sigma_tile/genexu_MUL_DIV/online_reg
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.568%)  route 0.149ns (44.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.642    -0.522    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y48         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.149    -0.232    sigma/udm/uart_tx/tx_dout_bo_0[6]
    SLICE_X19Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.187 r  sigma/udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    sigma/udm/uart_tx/databuf[6]
    SLICE_X19Y49         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.917    -0.756    sigma/udm/uart_tx/clk_out1
    SLICE_X19Y49         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.132    -0.353    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.092    -0.261    sigma/udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.252ns (71.344%)  route 0.101ns (28.656%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.637    -0.527    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X31Y41         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[1]/Q
                         net (fo=5, routed)           0.101    -0.284    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[0]
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[3]_i_8/O
                         net (fo=1, routed)           0.000    -0.239    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[3]_i_8_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.173 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.173    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[3]_i_1_n_6
    SLICE_X30Y41         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.911    -0.762    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y41         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.132    -0.382    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.134    -0.248    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.883%)  route 0.153ns (52.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.665    -0.499    sigma/clk_out1
    SLICE_X7Y34          FDRE                                         r  sigma/gpio_bo_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  sigma/gpio_bo_reg_reg[6]/Q
                         net (fo=1, routed)           0.153    -0.204    sigma/Q[6]
    SLICE_X5Y33          FDRE                                         r  sigma/csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.939    -0.734    sigma/clk_out1
    SLICE_X5Y33          FDRE                                         r  sigma/csr_rdata_reg[6]/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.132    -0.354    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.072    -0.282    sigma/csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.024%)  route 0.086ns (25.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.633    -0.531    sigma/sigma_tile/riscv/clk_out1
    SLICE_X38Y41         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.148    -0.383 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[0]/Q
                         net (fo=4, routed)           0.086    -0.296    sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr[0]
    SLICE_X38Y41         LUT3 (Prop_lut3_I2_O)        0.098    -0.198 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_rd_ptr[1]
    SLICE_X38Y41         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.909    -0.764    sigma/sigma_tile/riscv/clk_out1
    SLICE_X38Y41         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]/C
                         clock pessimism              0.234    -0.531    
                         clock uncertainty            0.132    -0.399    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.121    -0.278    sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_timer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.807%)  route 0.140ns (40.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.668    -0.496    sigma/sigma_tile/sfr/clk_out1
    SLICE_X6Y42          FDRE                                         r  sigma/sigma_tile/sfr/irq_timer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  sigma/sigma_tile/sfr/irq_timer_reg/Q
                         net (fo=1, routed)           0.140    -0.191    sigma/sigma_tile/irq_timer
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.045    -0.146 r  sigma/sigma_tile/irq_buf0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    sigma/sigma_tile/irq_adapter/irq_buf0_reg[3]_0[0]
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.946    -0.727    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.132    -0.347    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.120    -0.227    sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.807%)  route 0.140ns (40.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.668    -0.496    sigma/udm/udm_controller/clk_out1
    SLICE_X2Y38          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  sigma/udm/udm_controller/RD_DATA_reg_reg[23]/Q
                         net (fo=1, routed)           0.140    -0.191    sigma/udm/udm_controller/in45[15]
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  sigma/udm/udm_controller/RD_DATA_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    sigma/udm/udm_controller/RD_DATA_reg[15]
    SLICE_X2Y39          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.945    -0.728    sigma/udm/udm_controller/clk_out1
    SLICE_X2Y39          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[15]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.132    -0.348    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.120    -0.228    sigma/udm/udm_controller/RD_DATA_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.522%)  route 0.162ns (46.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.633    -0.531    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X39Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/Q
                         net (fo=39, routed)          0.162    -0.228    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/Q[0]
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.045    -0.183 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/mult_req_buf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    sigma/sigma_tile/genexu_MUL_DIV/mult_req9_out
    SLICE_X38Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.909    -0.764    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X38Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/C
                         clock pessimism              0.247    -0.518    
                         clock uncertainty            0.132    -0.386    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.120    -0.266    sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.475ns  (logic 4.067ns (30.182%)  route 9.408ns (69.818%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 13.647 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.413    -0.204    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.642 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[0]
                         net (fo=6, routed)           1.041     2.683    sigma/sigma_tile/riscv/dat0_o[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.100     2.783 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8/O
                         net (fo=7, routed)           0.761     3.544    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I4_O)        0.250     3.794 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34/O
                         net (fo=3, routed)           0.614     4.408    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.239     4.647 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=19, routed)          0.677     5.324    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X26Y33         LUT5 (Prop_lut5_I3_O)        0.097     5.421 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.729     6.150    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.111     6.261 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=10, routed)          0.636     6.898    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.247     7.145 r  sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40/O
                         net (fo=3, routed)           0.650     7.794    sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.097     7.891 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11/O
                         net (fo=17, routed)          0.666     8.557    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I4_O)        0.111     8.668 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7/O
                         net (fo=1, routed)           0.416     9.084    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.247     9.331 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5/O
                         net (fo=4, routed)           0.300     9.631    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5_n_0
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.097     9.728 f  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_5/O
                         net (fo=6, routed)           0.310    10.039    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.097    10.136 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=57, routed)          0.684    10.820    sigma/udm/udm_controller/host\\.rdata_reg[29]_1
    SLICE_X11Y38         LUT6 (Prop_lut6_I3_O)        0.097    10.917 f  sigma/udm/udm_controller/host\\.rdata[29]_i_5/O
                         net (fo=13, routed)          0.466    11.383    sigma/udm/udm_controller/bus_addr_bo_reg[6]_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.097    11.480 f  sigma/udm/udm_controller/host\\.rdata[31]_i_4/O
                         net (fo=5, routed)           0.530    12.010    sigma/sigma_tile/riscv/host\\.rdata_reg[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.100    12.110 f  sigma/sigma_tile/riscv/host\\.rdata[31]_i_8/O
                         net (fo=3, routed)           0.450    12.560    sigma/sigma_tile/riscv/host\\.rdata[31]_i_8_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.234    12.794 r  sigma/sigma_tile/riscv/host\\.rdata[15]_i_1/O
                         net (fo=11, routed)          0.477    13.271    sigma/sigma_tile/sfr/host\\.rdata_reg[2]_2
    SLICE_X10Y34         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.266    13.647    sigma/sigma_tile/sfr/clk_out1
    SLICE_X10Y34         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[6]/C
                         clock pessimism              0.353    14.001    
                         clock uncertainty           -0.132    13.869    
    SLICE_X10Y34         FDRE (Setup_fdre_C_R)       -0.373    13.496    sigma/sigma_tile/sfr/host\\.rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.475ns  (logic 4.067ns (30.182%)  route 9.408ns (69.818%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 13.647 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.413    -0.204    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.642 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[0]
                         net (fo=6, routed)           1.041     2.683    sigma/sigma_tile/riscv/dat0_o[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.100     2.783 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8/O
                         net (fo=7, routed)           0.761     3.544    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I4_O)        0.250     3.794 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34/O
                         net (fo=3, routed)           0.614     4.408    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.239     4.647 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=19, routed)          0.677     5.324    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X26Y33         LUT5 (Prop_lut5_I3_O)        0.097     5.421 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.729     6.150    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.111     6.261 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=10, routed)          0.636     6.898    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.247     7.145 r  sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40/O
                         net (fo=3, routed)           0.650     7.794    sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.097     7.891 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11/O
                         net (fo=17, routed)          0.666     8.557    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I4_O)        0.111     8.668 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7/O
                         net (fo=1, routed)           0.416     9.084    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.247     9.331 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5/O
                         net (fo=4, routed)           0.300     9.631    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5_n_0
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.097     9.728 f  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_5/O
                         net (fo=6, routed)           0.310    10.039    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.097    10.136 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=57, routed)          0.684    10.820    sigma/udm/udm_controller/host\\.rdata_reg[29]_1
    SLICE_X11Y38         LUT6 (Prop_lut6_I3_O)        0.097    10.917 f  sigma/udm/udm_controller/host\\.rdata[29]_i_5/O
                         net (fo=13, routed)          0.466    11.383    sigma/udm/udm_controller/bus_addr_bo_reg[6]_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.097    11.480 f  sigma/udm/udm_controller/host\\.rdata[31]_i_4/O
                         net (fo=5, routed)           0.530    12.010    sigma/sigma_tile/riscv/host\\.rdata_reg[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.100    12.110 f  sigma/sigma_tile/riscv/host\\.rdata[31]_i_8/O
                         net (fo=3, routed)           0.450    12.560    sigma/sigma_tile/riscv/host\\.rdata[31]_i_8_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.234    12.794 r  sigma/sigma_tile/riscv/host\\.rdata[15]_i_1/O
                         net (fo=11, routed)          0.477    13.271    sigma/sigma_tile/sfr/host\\.rdata_reg[2]_2
    SLICE_X10Y34         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.266    13.647    sigma/sigma_tile/sfr/clk_out1
    SLICE_X10Y34         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[9]/C
                         clock pessimism              0.353    14.001    
                         clock uncertainty           -0.132    13.869    
    SLICE_X10Y34         FDRE (Setup_fdre_C_R)       -0.373    13.496    sigma/sigma_tile/sfr/host\\.rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.644ns  (logic 4.845ns (35.511%)  route 8.799ns (64.489%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.418 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.418    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.510 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.510    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.690 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_11/O[2]
                         net (fo=4, routed)           0.464    12.154    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[26]
    SLICE_X46Y57         LUT3 (Prop_lut3_I2_O)        0.217    12.371 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2/O
                         net (fo=2, routed)           0.433    12.804    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.097    12.901 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6/O
                         net (fo=1, routed)           0.000    12.901    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.200 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.200    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.434 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[3]
                         net (fo=1, routed)           0.000    13.434    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[31]
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.434    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.640ns  (logic 4.841ns (35.492%)  route 8.799ns (64.508%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.418 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.418    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.510 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.510    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.690 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_11/O[2]
                         net (fo=4, routed)           0.464    12.154    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[26]
    SLICE_X46Y57         LUT3 (Prop_lut3_I2_O)        0.217    12.371 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2/O
                         net (fo=2, routed)           0.433    12.804    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.097    12.901 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6/O
                         net (fo=1, routed)           0.000    12.901    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.200 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.200    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.430    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[29]
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.430    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.607ns  (logic 4.839ns (35.562%)  route 8.768ns (64.438%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.506 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/O[2]
                         net (fo=4, routed)           0.421    11.928    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[18]
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.217    12.145 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_2/O
                         net (fo=2, routed)           0.445    12.590    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_2_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.097    12.687 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_6/O
                         net (fo=1, routed)           0.000    12.687    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.986 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.986    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.075 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.075    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.164 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.164    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.398 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[3]
                         net (fo=1, routed)           0.000    13.398    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_4
    SLICE_X44Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X44Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X44Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.398    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.603ns  (logic 4.835ns (35.543%)  route 8.768ns (64.457%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.506 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/O[2]
                         net (fo=4, routed)           0.421    11.928    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[18]
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.217    12.145 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_2/O
                         net (fo=2, routed)           0.445    12.590    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_2_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I0_O)        0.097    12.687 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_6/O
                         net (fo=1, routed)           0.000    12.687    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][19]_i_6_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.986 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.986    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.075 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.075    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.164 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.164    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.394 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.394    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_6
    SLICE_X44Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X44Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X44Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.394    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.355ns  (logic 4.067ns (30.452%)  route 9.288ns (69.548%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 13.648 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.413    -0.204    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.642 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[0]
                         net (fo=6, routed)           1.041     2.683    sigma/sigma_tile/riscv/dat0_o[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.100     2.783 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8/O
                         net (fo=7, routed)           0.761     3.544    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I4_O)        0.250     3.794 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34/O
                         net (fo=3, routed)           0.614     4.408    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.239     4.647 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=19, routed)          0.677     5.324    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X26Y33         LUT5 (Prop_lut5_I3_O)        0.097     5.421 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.729     6.150    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.111     6.261 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=10, routed)          0.636     6.898    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.247     7.145 r  sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40/O
                         net (fo=3, routed)           0.650     7.794    sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.097     7.891 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11/O
                         net (fo=17, routed)          0.666     8.557    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I4_O)        0.111     8.668 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7/O
                         net (fo=1, routed)           0.416     9.084    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.247     9.331 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5/O
                         net (fo=4, routed)           0.300     9.631    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5_n_0
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.097     9.728 f  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_5/O
                         net (fo=6, routed)           0.310    10.039    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.097    10.136 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=57, routed)          0.684    10.820    sigma/udm/udm_controller/host\\.rdata_reg[29]_1
    SLICE_X11Y38         LUT6 (Prop_lut6_I3_O)        0.097    10.917 f  sigma/udm/udm_controller/host\\.rdata[29]_i_5/O
                         net (fo=13, routed)          0.466    11.383    sigma/udm/udm_controller/bus_addr_bo_reg[6]_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.097    11.480 f  sigma/udm/udm_controller/host\\.rdata[31]_i_4/O
                         net (fo=5, routed)           0.530    12.010    sigma/sigma_tile/riscv/host\\.rdata_reg[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.100    12.110 f  sigma/sigma_tile/riscv/host\\.rdata[31]_i_8/O
                         net (fo=3, routed)           0.450    12.560    sigma/sigma_tile/riscv/host\\.rdata[31]_i_8_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.234    12.794 r  sigma/sigma_tile/riscv/host\\.rdata[15]_i_1/O
                         net (fo=11, routed)          0.357    13.151    sigma/sigma_tile/sfr/host\\.rdata_reg[2]_2
    SLICE_X8Y35          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.267    13.648    sigma/sigma_tile/sfr/clk_out1
    SLICE_X8Y35          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[10]/C
                         clock pessimism              0.370    14.019    
                         clock uncertainty           -0.132    13.887    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.373    13.514    sigma/sigma_tile/sfr/host\\.rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.355ns  (logic 4.067ns (30.452%)  route 9.288ns (69.548%))
  Logic Levels:           15  (LUT3=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 13.648 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.204ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.413    -0.204    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.642 r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[0]
                         net (fo=6, routed)           1.041     2.683    sigma/sigma_tile/riscv/dat0_o[0]
    SLICE_X14Y35         LUT5 (Prop_lut5_I1_O)        0.100     2.783 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8/O
                         net (fo=7, routed)           0.761     3.544    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_8_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I4_O)        0.250     3.794 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34/O
                         net (fo=3, routed)           0.614     4.408    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_34_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.239     4.647 f  sigma/sigma_tile/riscv/mult_result_w_i_83/O
                         net (fo=19, routed)          0.677     5.324    sigma/sigma_tile/riscv/mult_result_w_i_83_n_0
    SLICE_X26Y33         LUT5 (Prop_lut5_I3_O)        0.097     5.421 f  sigma/sigma_tile/riscv/mult_result_w__0_i_37/O
                         net (fo=3, routed)           0.729     6.150    sigma/sigma_tile/riscv/mult_result_w__0_i_37_n_0
    SLICE_X29Y37         LUT4 (Prop_lut4_I3_O)        0.111     6.261 r  sigma/sigma_tile/riscv/mult_result_w__0_i_22/O
                         net (fo=10, routed)          0.636     6.898    sigma/sigma_tile/riscv/mult_result_w__0_i_22_n_0
    SLICE_X29Y38         LUT4 (Prop_lut4_I1_O)        0.247     7.145 r  sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40/O
                         net (fo=3, routed)           0.650     7.794    sigma/sigma_tile/riscv/bus1_addr_buf[13]_i_40_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.097     7.891 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11/O
                         net (fo=17, routed)          0.666     8.557    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_11_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I4_O)        0.111     8.668 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7/O
                         net (fo=1, routed)           0.416     9.084    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_7_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I3_O)        0.247     9.331 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5/O
                         net (fo=4, routed)           0.300     9.631    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_5_n_0
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.097     9.728 f  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_5/O
                         net (fo=6, routed)           0.310    10.039    sigma/sigma_tile/riscv/gensticky_genmcopipe_data_mem_full_flag_reg[0]_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.097    10.136 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_2/O
                         net (fo=57, routed)          0.684    10.820    sigma/udm/udm_controller/host\\.rdata_reg[29]_1
    SLICE_X11Y38         LUT6 (Prop_lut6_I3_O)        0.097    10.917 f  sigma/udm/udm_controller/host\\.rdata[29]_i_5/O
                         net (fo=13, routed)          0.466    11.383    sigma/udm/udm_controller/bus_addr_bo_reg[6]_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.097    11.480 f  sigma/udm/udm_controller/host\\.rdata[31]_i_4/O
                         net (fo=5, routed)           0.530    12.010    sigma/sigma_tile/riscv/host\\.rdata_reg[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.100    12.110 f  sigma/sigma_tile/riscv/host\\.rdata[31]_i_8/O
                         net (fo=3, routed)           0.450    12.560    sigma/sigma_tile/riscv/host\\.rdata[31]_i_8_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.234    12.794 r  sigma/sigma_tile/riscv/host\\.rdata[15]_i_1/O
                         net (fo=11, routed)          0.357    13.151    sigma/sigma_tile/sfr/host\\.rdata_reg[2]_2
    SLICE_X8Y35          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.267    13.648    sigma/sigma_tile/sfr/clk_out1
    SLICE_X8Y35          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[5]/C
                         clock pessimism              0.370    14.019    
                         clock uncertainty           -0.132    13.887    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.373    13.514    sigma/sigma_tile/sfr/host\\.rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.591ns  (logic 4.792ns (35.260%)  route 8.799ns (64.740%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.418 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.418    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.510 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.510    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.690 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_11/O[2]
                         net (fo=4, routed)           0.464    12.154    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[26]
    SLICE_X46Y57         LUT3 (Prop_lut3_I2_O)        0.217    12.371 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2/O
                         net (fo=2, routed)           0.433    12.804    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.097    12.901 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6/O
                         net (fo=1, routed)           0.000    12.901    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.200 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.200    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    13.381 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[2]
                         net (fo=1, routed)           0.000    13.381    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[30]
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.381    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.569ns  (logic 4.770ns (35.155%)  route 8.799ns (64.845%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.209ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.408    -0.209    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y6          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.637 f  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOADO[3]
                         net (fo=4, routed)           0.916     2.553    sigma/sigma_tile/riscv/dat0_o[23]
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.097     2.650 f  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9/O
                         net (fo=38, routed)          0.591     3.241    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_9_n_0
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.097     3.338 r  sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5/O
                         net (fo=64, routed)          1.292     4.631    sigma/sigma_tile/riscv/bus1_wdata_buf[31]_i_5_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.097     4.728 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5/O
                         net (fo=1, routed)           0.316     5.043    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.097     5.140 f  sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2/O
                         net (fo=4, routed)           0.686     5.826    sigma/sigma_tile/riscv/bus1_wdata_buf[20]_i_2_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I2_O)        0.097     5.923 r  sigma/sigma_tile/riscv/mult_result_w__0_i_43/O
                         net (fo=7, routed)           0.908     6.831    sigma/sigma_tile/riscv/mult_result_w__0_i_43_n_0
    SLICE_X29Y38         LUT2 (Prop_lut2_I1_O)        0.097     6.928 r  sigma/sigma_tile/riscv/elem[8][31]_i_14/O
                         net (fo=2, routed)           0.716     7.644    sigma/sigma_tile/riscv/coproc_custom0_send_data[wdata][src1][20]
    SLICE_X33Y42         LUT3 (Prop_lut3_I2_O)        0.111     7.755 r  sigma/sigma_tile/riscv/elem[8][31]_i_17/O
                         net (fo=2, routed)           0.411     8.167    sigma/sigma_tile/riscv/elem[8][31]_i_17_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.239     8.406 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3/O
                         net (fo=5, routed)           0.472     8.878    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_3_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.975 f  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=185, routed)         0.707     9.681    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_19_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I3_O)        0.097     9.778 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23/O
                         net (fo=1, routed)           0.298    10.077    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_23_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.097    10.174 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15/O
                         net (fo=2, routed)           0.588    10.761    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_15_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.097    10.858 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19/O
                         net (fo=1, routed)           0.000    10.858    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][11]_i_19_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.234 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.234    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.326 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.326    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.418 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.418    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.510 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.510    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    11.690 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_11/O[2]
                         net (fo=4, routed)           0.464    12.154    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[26]
    SLICE_X46Y57         LUT3 (Prop_lut3_I2_O)        0.217    12.371 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2/O
                         net (fo=2, routed)           0.433    12.804    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_2_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.097    12.901 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6/O
                         net (fo=1, routed)           0.000    12.901    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][27]_i_6_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.200 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.200    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    13.359 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[0]
                         net (fo=1, routed)           0.000    13.359    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[28]
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        1.147    13.529    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y57         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/C
                         clock pessimism              0.293    13.822    
                         clock uncertainty           -0.132    13.690    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.056    13.746    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                         -13.359    
  -------------------------------------------------------------------
                         slack                                  0.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.647%)  route 0.131ns (41.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.660    -0.504    sigma/udm/udm_controller/clk_out1
    SLICE_X4Y29          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  sigma/udm/udm_controller/RD_DATA_reg_reg[8]/Q
                         net (fo=1, routed)           0.131    -0.232    sigma/udm/udm_controller/in45[0]
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  sigma/udm/udm_controller/RD_DATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    sigma/udm/udm_controller/RD_DATA_reg[0]
    SLICE_X6Y30          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.936    -0.737    sigma/udm/udm_controller/clk_out1
    SLICE_X6Y30          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[0]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.132    -0.357    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.120    -0.237    sigma/udm/udm_controller/RD_DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.456%)  route 0.445ns (70.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.569    -0.595    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X45Y52         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][9]/Q
                         net (fo=7, routed)           0.445    -0.009    sigma/sigma_tile/riscv/elem_reg[1][31]_0[9]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.036 r  sigma/sigma_tile/riscv/elem[1][9]_i_1/O
                         net (fo=1, routed)           0.000     0.036    sigma/sigma_tile/coproc_custom0_wrapper/D[9]
    SLICE_X39Y49         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.911    -0.762    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X39Y49         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[1][9]/C
                         clock pessimism              0.504    -0.258    
                         clock uncertainty            0.132    -0.127    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.091    -0.036    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/online_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.655%)  route 0.162ns (46.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.633    -0.531    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X39Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/Q
                         net (fo=39, routed)          0.162    -0.228    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/Q[0]
    SLICE_X38Y42         LUT4 (Prop_lut4_I2_O)        0.046    -0.182 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/online_i_1/O
                         net (fo=1, routed)           0.000    -0.182    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider_n_55
    SLICE_X38Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/online_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.909    -0.764    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X38Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/online_reg/C
                         clock pessimism              0.247    -0.518    
                         clock uncertainty            0.132    -0.386    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.131    -0.255    sigma/sigma_tile/genexu_MUL_DIV/online_reg
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.568%)  route 0.149ns (44.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.642    -0.522    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y48         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.149    -0.232    sigma/udm/uart_tx/tx_dout_bo_0[6]
    SLICE_X19Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.187 r  sigma/udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    sigma/udm/uart_tx/databuf[6]
    SLICE_X19Y49         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.917    -0.756    sigma/udm/uart_tx/clk_out1
    SLICE_X19Y49         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.132    -0.353    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.092    -0.261    sigma/udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.252ns (71.344%)  route 0.101ns (28.656%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.637    -0.527    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X31Y41         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[1]/Q
                         net (fo=5, routed)           0.101    -0.284    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[0]
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[3]_i_8/O
                         net (fo=1, routed)           0.000    -0.239    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[3]_i_8_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.173 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.173    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[3]_i_1_n_6
    SLICE_X30Y41         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.911    -0.762    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y41         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.132    -0.382    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.134    -0.248    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.883%)  route 0.153ns (52.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.665    -0.499    sigma/clk_out1
    SLICE_X7Y34          FDRE                                         r  sigma/gpio_bo_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  sigma/gpio_bo_reg_reg[6]/Q
                         net (fo=1, routed)           0.153    -0.204    sigma/Q[6]
    SLICE_X5Y33          FDRE                                         r  sigma/csr_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.939    -0.734    sigma/clk_out1
    SLICE_X5Y33          FDRE                                         r  sigma/csr_rdata_reg[6]/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.132    -0.354    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.072    -0.282    sigma/csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.024%)  route 0.086ns (25.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.633    -0.531    sigma/sigma_tile/riscv/clk_out1
    SLICE_X38Y41         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.148    -0.383 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[0]/Q
                         net (fo=4, routed)           0.086    -0.296    sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr[0]
    SLICE_X38Y41         LUT3 (Prop_lut3_I2_O)        0.098    -0.198 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_rd_ptr[1]
    SLICE_X38Y41         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.909    -0.764    sigma/sigma_tile/riscv/clk_out1
    SLICE_X38Y41         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]/C
                         clock pessimism              0.234    -0.531    
                         clock uncertainty            0.132    -0.399    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.121    -0.278    sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_timer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.807%)  route 0.140ns (40.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.668    -0.496    sigma/sigma_tile/sfr/clk_out1
    SLICE_X6Y42          FDRE                                         r  sigma/sigma_tile/sfr/irq_timer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  sigma/sigma_tile/sfr/irq_timer_reg/Q
                         net (fo=1, routed)           0.140    -0.191    sigma/sigma_tile/irq_timer
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.045    -0.146 r  sigma/sigma_tile/irq_buf0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    sigma/sigma_tile/irq_adapter/irq_buf0_reg[3]_0[0]
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.946    -0.727    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X6Y43          FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.132    -0.347    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.120    -0.227    sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.807%)  route 0.140ns (40.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.668    -0.496    sigma/udm/udm_controller/clk_out1
    SLICE_X2Y38          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  sigma/udm/udm_controller/RD_DATA_reg_reg[23]/Q
                         net (fo=1, routed)           0.140    -0.191    sigma/udm/udm_controller/in45[15]
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.045    -0.146 r  sigma/udm/udm_controller/RD_DATA_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    sigma/udm/udm_controller/RD_DATA_reg[15]
    SLICE_X2Y39          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.945    -0.728    sigma/udm/udm_controller/clk_out1
    SLICE_X2Y39          FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[15]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.132    -0.348    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.120    -0.228    sigma/udm/udm_controller/RD_DATA_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.522%)  route 0.162ns (46.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.633    -0.531    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X39Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[0]/Q
                         net (fo=39, routed)          0.162    -0.228    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/Q[0]
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.045    -0.183 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/mult_req_buf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    sigma/sigma_tile/genexu_MUL_DIV/mult_req9_out
    SLICE_X38Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2510, routed)        0.909    -0.764    sigma/sigma_tile/genexu_MUL_DIV/clk_out1
    SLICE_X38Y42         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]/C
                         clock pessimism              0.247    -0.518    
                         clock uncertainty            0.132    -0.386    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.120    -0.266    sigma/sigma_tile/genexu_MUL_DIV/mult_req_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.083    





