```verilog
// TopModule.v
// Detect a 0→1 transition on every bit of an 8‑bit vector.
// The output bit (pedge) is asserted **one clock cycle after** the
