// Seed: 1257300676
module module_0 (
    id_1,
    id_2
);
  inout wand id_2;
  inout wire id_1;
  assign module_2.id_4 = 0;
  assign id_2 = -1 == id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input logic [7:0] id_4;
  inout wire id_3;
  inout reg id_2;
  inout wire id_1;
  import id_6::*;
  assign id_2 = (id_1 & 1 * -1 == id_4[1 :-1]);
  initial id_2 = 1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
module module_2 (
    output uwire id_0,
    output wor id_1,
    input uwire id_2,
    input wor id_3,
    output supply0 id_4,
    output tri0 id_5,
    output supply0 id_6
);
  wire id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
