<!doctypehtml><html lang=en><meta charset=UTF-8><meta content="width=device-width,initial-scale=1"name=viewport><title>Home</title><link href=styles.css rel=stylesheet><link href=https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css rel=stylesheet crossorigin=anonymous integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg=="referrerpolicy=no-referrer><link href=https://fonts.googleapis.com rel=preconnect><link href=https://fonts.gstatic.com rel=preconnect crossorigin><link href="https://fonts.googleapis.com/css2?family=Inter:wght@100..900&family=Lato:ital,wght@0,100;0,300;0,400;0,700;0,900;1,100;1,300;1,400;1,700;1,900&family=Poppins:ital,wght@0,100;0,200;0,300;0,400;0,500;0,600;0,700;0,800;0,900;1,100;1,200;1,300;1,400;1,500;1,600;1,700;1,800;1,900&family=Roboto:ital,wght@0,100;0,300;0,400;0,500;0,700;0,900;1,100;1,300;1,400;1,500;1,700;1,900&family=Ubuntu:ital,wght@0,300;0,400;0,500;0,700;1,300;1,400;1,500;1,700&display=swap"rel=stylesheet><header><div class=container><h1><a href=index.html style=color:#fff>Ahmed Rayhan</a></h1><nav><ul><li><a href=index.html#publication>Publication</a><li><a href=project.html>Projects</a><li><a href=extracurricular.html>Extracurricular</a><li><a href=index.html#experience>Experience</a><li><a href=certificates.html>Certificates</a><li><a href=tetris.html>PlayTetris</a></ul></nav></div></header><main><section class=projects id=projects><h1 style=font-size:1.7rem>Projects</h1><p style=font-size:1.2rem>I enjoy making things. Here are a few selected projects that I am proud of.<div class=project-cards><div class=project-card><img alt=Pandas src=assets\images\full_chip.png><h2>Implemented Home Security System using FSM and executed Full Chip Design with cadence Innovus & Genus</h2><p>Based on a state diagram I wrote the verilog code, which then was synthesised using Cadence Genus, after properly synthesisizing into gate level rtl, the system was implemented into Innovus, where the full chip design was complited. There was only 312 cells in the system. The project was really fun to learn the ASIC design process<p class=date>July 2024</div><div class=project-card><img alt=PyTorch src=assets\images\encoder.jpg><h2>Implemented Schematic and Layout using virtuoso to implement Conventional Fat tree encoder</h2><p>For our VLSI lab I choose this Fat Tree Encoder, although the circuit was bit complex and challanging, I completed the schematic with correct output and the design of the layout was very challanging, solving all the DRC error was the most difficult part of the project.<p class=date>January 2024</div><div class=project-card><img alt=scikit-learn src=assets\images\pam.png><h2>Pulse Amplitude Modulation: Simulated and analyzed PAM signals using MATLAB.</h2><p>Based on MATLAB app builder I worked on the project to build an app that could easily present the modulation and demodulation techniques in Pulse Amplitude Modulation. This was helpful to demonstrate the system and better understanding of the modulation technique. The app featured varying different parameters of the system such as the Frequency, Amplitude, SNR, Modulation Index. Upon providing these values the App would show the signals accordingly.<p class=date>July 2023</div></div><div class=project-cards><div class=project-card><img alt=Pandas src=assets\images\gas.jpg><h2>Gas Leakage Detection: Created IoT based system for gas leak detection</h2><p>Flexible and powerful data analysis / manipulation library for Python, providing labeled data structures.<p class=date>Oct 26, 2023</div><div class=project-card><img alt=PyTorch src=assets\images\rfid.jpg><h2>RFID Locking System: Designed access control system</h2><p>PyTorch is a Python package that provides tensor computation (like NumPy) with strong GPU acceleration.<p class=date>Oct 26, 2023</div><div class=project-card><img alt=scikit-learn src=assets\images\thermometer.jpg><h2>LED Thermometer: Constructed a digital thermometer using analog ICs</h2><p>scikit-learn is a Python module for machine learning built on top of SciPy and is distributed under the 3-Clause BSD license.<p class=date>Oct 26, 2023</div></div><div class=project-cards><div class=project-card><img alt=Pandas src=assets\images\stabilizer-1.jpg><h2>Automatic Voltage Stabilizer: Built device to regulate AC power output</h2><p>Flexible and powerful data analysis / manipulation library for Python, providing labeled data structures.<p class=date>Oct 26, 2023</div><div class=project-card><img alt=PyTorch src=assets\images\stabilizer-2.jpg><h2>DC Motor Speed and Direction Control using Mosfets</h2><p>PyTorch is a Python package that provides tensor computation (like NumPy) with strong GPU acceleration.<p class=date>Oct 26, 2023</div><div class=project-card><img alt=scikit-learn src=assets\images\adder_schematic.png><h2>Schematic and Layout Design of Different type of Full Adder circuit</h2><p>scikit-learn is a Python module for machine learning built on top of SciPy and is distributed under the 3-Clause BSD license.<p class=date>Oct 26, 2023</div></div></section></main><div class=footer><div class=footer-content><p>Â© 2024. Ahmed Rayhan. All Rights Reserved .</div></div><script>document.addEventListener('DOMContentLoaded', function() {
            const buttons = document.querySelectorAll('.toggle-details');
            
            buttons.forEach(button => {
                button.addEventListener('click', function() {
                    const details = this.previousElementSibling;
                    const isVisible = details.querySelector('p').style.display === 'block';
                    
                    details.querySelector('p').style.display = isVisible ? 'none' : 'block';
                    this.textContent = isVisible ? 'See More' : 'See Less';
                });
            });
        });</script>