{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738881131874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738881131874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 06 19:32:11 2025 " "Processing started: Thu Feb 06 19:32:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738881131874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738881131874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Display_Controller -c Display_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Display_Controller -c Display_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738881131874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738881132096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738881132096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bianca/documents/ufmg/3-periodo/lsd/vending-machine/rtl/binary_8_to_bcd/binary_8_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bianca/documents/ufmg/3-periodo/lsd/vending-machine/rtl/binary_8_to_bcd/binary_8_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary_8_to_BCD-Behavioral " "Found design unit 1: Binary_8_to_BCD-Behavioral" {  } { { "../Binary_8_To_BCD/Binary_8_To_BCD.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Binary_8_To_BCD/Binary_8_To_BCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738881139254 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary_8_to_BCD " "Found entity 1: Binary_8_to_BCD" {  } { { "../Binary_8_To_BCD/Binary_8_To_BCD.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Binary_8_To_BCD/Binary_8_To_BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738881139254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738881139254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bianca/documents/ufmg/3-periodo/lsd/vending-machine/rtl/binary_4_to_bcd/binary_4_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bianca/documents/ufmg/3-periodo/lsd/vending-machine/rtl/binary_4_to_bcd/binary_4_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary_4_to_BCD-Behavioral " "Found design unit 1: Binary_4_to_BCD-Behavioral" {  } { { "../Binary_4_To_BCD/Binary_4_to_BCD.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Binary_4_To_BCD/Binary_4_to_BCD.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738881139269 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary_4_to_BCD " "Found entity 1: Binary_4_to_BCD" {  } { { "../Binary_4_To_BCD/Binary_4_to_BCD.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Binary_4_To_BCD/Binary_4_to_BCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738881139269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738881139269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_Controller-Behavioral " "Found design unit 1: Display_Controller-Behavioral" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738881139271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_Controller " "Found entity 1: Display_Controller" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738881139271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738881139271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_Controller_TB-Behavioral " "Found design unit 1: Display_Controller_TB-Behavioral" {  } { { "Display_Controller_TB.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738881139273 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_Controller_TB " "Found entity 1: Display_Controller_TB" {  } { { "Display_Controller_TB.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738881139273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738881139273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Display_Controller " "Elaborating entity \"Display_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738881139284 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "preco_produto_bcd Display_Controller.vhd(28) " "Verilog HDL or VHDL warning at Display_Controller.vhd(28): object \"preco_produto_bcd\" assigned a value but never read" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738881139284 "|Display_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_8_to_BCD Binary_8_to_BCD:U1 " "Elaborating entity \"Binary_8_to_BCD\" for hierarchy \"Binary_8_to_BCD:U1\"" {  } { { "Display_Controller.vhd" "U1" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738881139311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_4_to_BCD Binary_4_to_BCD:U4 " "Elaborating entity \"Binary_4_to_BCD\" for hierarchy \"Binary_4_to_BCD:U4\"" {  } { { "Display_Controller.vhd" "U4" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738881139311 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_segments\[21\] VCC " "Pin \"display_segments\[21\]\" is stuck at VCC" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738881140055 "|Display_Controller|display_segments[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segments\[22\] VCC " "Pin \"display_segments\[22\]\" is stuck at VCC" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738881140055 "|Display_Controller|display_segments[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segments\[23\] VCC " "Pin \"display_segments\[23\]\" is stuck at VCC" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738881140055 "|Display_Controller|display_segments[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segments\[24\] VCC " "Pin \"display_segments\[24\]\" is stuck at VCC" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738881140055 "|Display_Controller|display_segments[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segments\[25\] VCC " "Pin \"display_segments\[25\]\" is stuck at VCC" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738881140055 "|Display_Controller|display_segments[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segments\[26\] VCC " "Pin \"display_segments\[26\]\" is stuck at VCC" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738881140055 "|Display_Controller|display_segments[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segments\[27\] VCC " "Pin \"display_segments\[27\]\" is stuck at VCC" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738881140055 "|Display_Controller|display_segments[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segments\[37\] VCC " "Pin \"display_segments\[37\]\" is stuck at VCC" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738881140055 "|Display_Controller|display_segments[37]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738881140055 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738881140094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738881140814 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738881140814 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preco_produto\[0\] " "No output dependent on input pin \"preco_produto\[0\]\"" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738881140863 "|Display_Controller|preco_produto[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preco_produto\[1\] " "No output dependent on input pin \"preco_produto\[1\]\"" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738881140863 "|Display_Controller|preco_produto[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preco_produto\[2\] " "No output dependent on input pin \"preco_produto\[2\]\"" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738881140863 "|Display_Controller|preco_produto[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preco_produto\[3\] " "No output dependent on input pin \"preco_produto\[3\]\"" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738881140863 "|Display_Controller|preco_produto[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preco_produto\[4\] " "No output dependent on input pin \"preco_produto\[4\]\"" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738881140863 "|Display_Controller|preco_produto[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preco_produto\[5\] " "No output dependent on input pin \"preco_produto\[5\]\"" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738881140863 "|Display_Controller|preco_produto[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preco_produto\[6\] " "No output dependent on input pin \"preco_produto\[6\]\"" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738881140863 "|Display_Controller|preco_produto[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preco_produto\[7\] " "No output dependent on input pin \"preco_produto\[7\]\"" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Bianca/Documents/ufmg/3-periodo/lsd/vending-machine/rtl/Display_Controller/Display_Controller.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738881140863 "|Display_Controller|preco_produto[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1738881140863 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738881140863 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738881140863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738881140863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738881140863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738881140893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 06 19:32:20 2025 " "Processing ended: Thu Feb 06 19:32:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738881140893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738881140893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738881140893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738881140893 ""}
