/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [5:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [7:0] celloutsig_0_28z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [11:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  reg [25:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_77z;
  reg [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_97z;
  wire celloutsig_0_98z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_15z;
  wire [15:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~(celloutsig_0_0z & celloutsig_0_7z[5]);
  assign celloutsig_0_25z = ~(celloutsig_0_18z[3] & celloutsig_0_12z[4]);
  assign celloutsig_0_35z = !(celloutsig_0_4z[1] ? celloutsig_0_8z : celloutsig_0_33z[1]);
  assign celloutsig_0_17z = !(celloutsig_0_9z ? celloutsig_0_1z : celloutsig_0_9z);
  assign celloutsig_0_23z = !(celloutsig_0_19z ? celloutsig_0_19z : celloutsig_0_17z);
  assign celloutsig_0_48z = ~(celloutsig_0_17z | celloutsig_0_12z[1]);
  assign celloutsig_0_8z = ~(in_data[38] | in_data[52]);
  assign celloutsig_0_9z = ~(celloutsig_0_3z[3] | celloutsig_0_8z);
  assign celloutsig_0_98z = ~(celloutsig_0_77z | celloutsig_0_28z[5]);
  assign celloutsig_1_3z = ~(in_data[138] | celloutsig_1_0z[6]);
  assign celloutsig_0_16z = ~(celloutsig_0_1z | celloutsig_0_15z);
  assign celloutsig_0_31z = ~(celloutsig_0_5z[6] | celloutsig_0_28z[2]);
  assign celloutsig_0_24z = celloutsig_0_8z | ~(celloutsig_0_12z[3]);
  assign celloutsig_0_0z = in_data[56] | in_data[57];
  assign celloutsig_0_45z = celloutsig_0_16z | celloutsig_0_35z;
  assign celloutsig_0_97z = celloutsig_0_23z | celloutsig_0_54z;
  assign celloutsig_1_5z = celloutsig_1_0z[6] | celloutsig_1_1z[6];
  assign celloutsig_1_19z = celloutsig_1_1z[11] | in_data[102];
  assign celloutsig_0_19z = celloutsig_0_7z[11] | celloutsig_0_12z[0];
  assign celloutsig_1_9z = ~(celloutsig_1_0z[8] ^ celloutsig_1_1z[14]);
  assign celloutsig_1_12z = ~(celloutsig_1_1z[5] ^ celloutsig_1_0z[0]);
  assign celloutsig_1_18z = ~(celloutsig_1_17z[3] ^ celloutsig_1_9z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z ^ in_data[89]);
  assign celloutsig_0_4z = { celloutsig_0_2z[2:0], celloutsig_0_1z } & { celloutsig_0_2z[6], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_33z = { celloutsig_0_4z[2], celloutsig_0_16z, celloutsig_0_24z } / { 1'h1, celloutsig_0_25z, celloutsig_0_1z };
  assign celloutsig_0_46z = { celloutsig_0_5z[2:1], celloutsig_0_31z } / { 1'h1, celloutsig_0_36z[9:8] };
  assign celloutsig_0_5z = { in_data[55:53], celloutsig_0_0z, celloutsig_0_4z } / { 1'h1, celloutsig_0_2z[9], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[15:4], celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, in_data[57:45] };
  assign celloutsig_1_2z = in_data[162:153] > celloutsig_1_0z[9:0];
  assign celloutsig_1_6z = celloutsig_1_0z[9:0] > in_data[159:150];
  assign celloutsig_1_7z = { celloutsig_1_0z[8:7], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z } > celloutsig_1_1z[6:1];
  assign celloutsig_0_54z = ^ { celloutsig_0_5z[7:1], celloutsig_0_48z };
  assign celloutsig_0_77z = ^ celloutsig_0_47z[23:11];
  assign celloutsig_1_10z = ^ { celloutsig_1_0z[5:4], celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_0_3z = { in_data[86:84], celloutsig_0_1z } >> celloutsig_0_2z[13:10];
  assign celloutsig_0_36z = { celloutsig_0_2z[13:3], celloutsig_0_23z } >> { celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_31z };
  assign celloutsig_1_1z = in_data[161:146] >> { in_data[174:172], celloutsig_1_0z };
  assign celloutsig_0_18z = { celloutsig_0_7z[5:0], celloutsig_0_17z } >> { celloutsig_0_5z[6:2], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[117:105] <<< in_data[189:177];
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_9z } <<< { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_12z };
  assign celloutsig_1_17z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_6z } <<< { celloutsig_1_1z[15:1], celloutsig_1_5z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_47z = 26'h0000000;
    else if (clkin_data[0]) celloutsig_0_47z = { celloutsig_0_25z, celloutsig_0_45z, celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_35z, celloutsig_0_5z, celloutsig_0_46z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_7z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_7z = celloutsig_0_2z[13:1];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_12z = 6'h00;
    else if (clkin_data[32]) celloutsig_0_12z = in_data[56:51];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_28z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_28z = { in_data[72:66], celloutsig_0_24z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
