Disassembly of section .text:

0000000000100000 <test_divwu_1>:
  100000:       7c 64 2b 96     divwu   r3,r4,r5
  100004:       4e 80 00 20     blr

0000000000100008 <test_divwu_1_constant>:
  100008:       38 80 00 01     li      r4,1
  10000c:       38 a0 00 02     li      r5,2
  100010:       7c 64 2b 96     divwu   r3,r4,r5
  100014:       4e 80 00 20     blr

0000000000100018 <test_divwu_3>:
  100018:       7c 64 2b 96     divwu   r3,r4,r5
  10001c:       4e 80 00 20     blr

0000000000100020 <test_divwu_3_constant>:
  100020:       38 80 00 02     li      r4,2
  100024:       38 a0 00 01     li      r5,1
  100028:       7c 64 2b 96     divwu   r3,r4,r5
  10002c:       4e 80 00 20     blr

0000000000100030 <test_divwu_4>:
  100030:       7c 64 2b 96     divwu   r3,r4,r5
  100034:       4e 80 00 20     blr

0000000000100038 <test_divwu_4_constant>:
  100038:       38 80 00 23     li      r4,35
  10003c:       38 a0 00 07     li      r5,7
  100040:       7c 64 2b 96     divwu   r3,r4,r5
  100044:       4e 80 00 20     blr

0000000000100048 <test_divwu_5>:
  100048:       7c 64 2b 96     divwu   r3,r4,r5
  10004c:       4e 80 00 20     blr

0000000000100050 <test_divwu_5_constant>:
  100050:       38 80 00 00     li      r4,0
  100054:       38 a0 00 01     li      r5,1
  100058:       7c 64 2b 96     divwu   r3,r4,r5
  10005c:       4e 80 00 20     blr

0000000000100060 <test_divwu_6>:
  100060:       7c 64 2b 96     divwu   r3,r4,r5
  100064:       4e 80 00 20     blr

0000000000100068 <test_divwu_6_constant>:
  100068:       38 80 ff ff     li      r4,-1
  10006c:       38 a0 00 01     li      r5,1
  100070:       7c 64 2b 96     divwu   r3,r4,r5
  100074:       4e 80 00 20     blr

0000000000100078 <test_divwu_7>:
  100078:       7c 64 2b 96     divwu   r3,r4,r5
  10007c:       4e 80 00 20     blr

0000000000100080 <test_divwu_7_constant>:
  100080:       38 80 ff ff     li      r4,-1
  100084:       38 a0 ff ff     li      r5,-1
  100088:       7c 64 2b 96     divwu   r3,r4,r5
  10008c:       4e 80 00 20     blr

0000000000100090 <test_divwu_8>:
  100090:       7c 64 2b 96     divwu   r3,r4,r5
  100094:       4e 80 00 20     blr

0000000000100098 <test_divwu_8_constant>:
  100098:       38 80 00 01     li      r4,1
  10009c:       38 a0 ff ff     li      r5,-1
  1000a0:       7c 64 2b 96     divwu   r3,r4,r5
  1000a4:       4e 80 00 20     blr

00000000001000a8 <test_divwu_9>:
  1000a8:       7c 64 2b 96     divwu   r3,r4,r5
  1000ac:       4e 80 00 20     blr

00000000001000b0 <test_divwu_9_constant>:
  1000b0:       38 80 ff ff     li      r4,-1
  1000b4:       78 84 00 60     clrldi  r4,r4,33
  1000b8:       38 a0 00 01     li      r5,1
  1000bc:       7c 64 2b 96     divwu   r3,r4,r5
  1000c0:       4e 80 00 20     blr

00000000001000c4 <test_divwu_10>:
  1000c4:       7c 64 2b 96     divwu   r3,r4,r5
  1000c8:       4e 80 00 20     blr

00000000001000cc <test_divwu_10_constant>:
  1000cc:       38 80 ff ff     li      r4,-1
  1000d0:       78 84 00 60     clrldi  r4,r4,33
  1000d4:       7c 85 23 78     mr      r5,r4
  1000d8:       7c 64 2b 96     divwu   r3,r4,r5
  1000dc:       4e 80 00 20     blr

00000000001000e0 <test_divwu_11>:
  1000e0:       7c 64 2b 96     divwu   r3,r4,r5
  1000e4:       4e 80 00 20     blr

00000000001000e8 <test_divwu_11_constant>:
  1000e8:       38 80 00 01     li      r4,1
  1000ec:       38 a0 ff ff     li      r5,-1
  1000f0:       78 a5 00 60     clrldi  r5,r5,33
  1000f4:       7c 64 2b 96     divwu   r3,r4,r5
  1000f8:       4e 80 00 20     blr

00000000001000fc <test_divwu_12>:
  1000fc:       7c 64 2b 96     divwu   r3,r4,r5
  100100:       4e 80 00 20     blr

0000000000100104 <test_divwu_12_constant>:
  100104:       38 80 00 01     li      r4,1
  100108:       78 84 f8 24     rldicr  r4,r4,31,32
  10010c:       38 a0 ff ff     li      r5,-1
  100110:       7c 64 2b 96     divwu   r3,r4,r5
  100114:       4e 80 00 20     blr
