$date
	Fri Sep 26 21:01:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_tb $end
$var wire 1 ! output_led4_0_6 $end
$var wire 1 " output_led3_0_5 $end
$var wire 1 # output_led2_0_4 $end
$var wire 1 $ output_led1_0_3 $end
$var reg 1 % input_clock1_1 $end
$var reg 1 & input_clock2_2 $end
$var reg 4 ' previous_state [3:0] $end
$var reg 4 ( register_state [3:0] $end
$var integer 32 ) cycle_count [31:0] $end
$var integer 32 * pass_count [31:0] $end
$var integer 32 + test_count [31:0] $end
$scope module dut $end
$var wire 1 % input_clock1_1 $end
$var wire 1 & input_clock2_2 $end
$var wire 1 , node_10 $end
$var wire 1 - node_13 $end
$var wire 1 . node_7 $end
$var wire 1 / node_8 $end
$var wire 1 $ output_led1_0_3 $end
$var wire 1 # output_led2_0_4 $end
$var wire 1 " output_led3_0_5 $end
$var wire 1 ! output_led4_0_6 $end
$var reg 1 0 d_flip_flop_11_0_q $end
$var reg 1 1 d_flip_flop_11_1_q $end
$var reg 1 2 d_flip_flop_12_0_q $end
$var reg 1 3 d_flip_flop_12_1_q $end
$var reg 1 4 d_flip_flop_14_0_q $end
$var reg 1 5 d_flip_flop_14_1_q $end
$var reg 1 6 d_flip_flop_9_0_q $end
$var reg 1 7 d_flip_flop_9_1_q $end
$upscope $end
$scope task test_clock_scenario $end
$var reg 2 8 clock_values [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 8
07
06
05
04
03
02
01
00
0/
0.
0-
0,
b0 +
b0 *
b0 )
bx (
bx '
0&
0%
0$
0#
0"
0!
$end
#100000
17
11
13
15
b1 )
1-
1,
1/
1.
1%
#120000
b1 *
b1 +
#150000
0-
0,
0/
0.
0%
b0 8
#200000
b1 (
07
1$
16
b10 )
1&
b1 8
0-
0,
0/
0.
0%
#220000
b10 *
b10 +
b1 '
#250000
b1000 (
17
0$
06
01
1!
10
b11 )
1-
1,
1/
1.
1%
b10 8
0&
#270000
b11 *
b11 +
b1000 '
#300000
b11 (
07
1$
16
11
0!
00
03
1#
12
b100 )
1&
b11 8
1-
1,
1/
1.
1%
#320000
b100 *
b100 +
b11 '
#400000
0-
0,
0/
0.
0%
#500000
b1100 (
17
0$
06
01
1!
10
13
0#
02
05
1"
14
b101 )
1-
1,
1/
1.
1%
0&
#520000
b101 *
b101 +
b1100 '
#600000
0-
0,
0/
0.
0%
#700000
b10 (
11
0!
00
03
1#
12
15
0"
04
b110 )
1-
1,
1/
1.
1%
#720000
b110 *
b110 +
b10 '
#750000
b111 )
1&
#770000
b111 *
b111 +
#800000
0-
0,
0/
0.
0%
#900000
b101 (
07
1$
16
13
0#
02
05
1"
14
b1000 )
1-
1,
1/
1.
1%
#920000
b1000 *
b1000 +
b101 '
#1000000
0-
0,
0/
0.
0%
0&
#1100000
b1000 (
17
0$
06
01
1!
10
15
0"
04
b1001 )
1-
1,
1/
1.
1%
#1120000
b1001 *
b1001 +
b1000 '
#1200000
0-
0,
0/
0.
0%
#1250000
b1010 )
1&
#1270000
b1010 *
b1010 +
#1300000
b11 (
07
1$
16
11
0!
00
03
1#
12
b1011 )
1-
1,
1/
1.
1%
#1320000
b1011 *
b1011 +
b11 '
#1400000
0-
0,
0/
0.
0%
#1500000
b1100 (
17
0$
06
01
1!
10
13
0#
02
05
1"
14
b1100 )
1-
1,
1/
1.
1%
0&
#1520000
b1100 *
b1100 +
b1100 '
#1600000
0-
0,
0/
0.
0%
#1700000
b10 (
11
0!
00
03
1#
12
15
0"
04
b1101 )
1-
1,
1/
1.
1%
#1720000
b1101 *
b1101 +
b10 '
#1750000
b1110 )
1&
#1770000
b1110 *
b1110 +
#1800000
0-
0,
0/
0.
0%
#1900000
b101 (
07
1$
16
13
0#
02
05
1"
14
b1111 )
1-
1,
1/
1.
1%
#1920000
b1111 *
b1111 +
b101 '
#2000000
0-
0,
0/
0.
0%
0&
#2100000
b1000 (
17
0$
06
01
1!
10
15
0"
04
b10000 )
1-
1,
1/
1.
1%
#2120000
b10000 *
b10000 +
b1000 '
#2200000
0-
0,
0/
0.
0%
#2250000
b10001 )
1&
#2270000
b10001 *
b10001 +
#2300000
b11 (
07
1$
16
11
0!
00
03
1#
12
b10010 )
1-
1,
1/
1.
1%
#2320000
b10010 *
b10010 +
b11 '
#2350000
0&
0-
0,
0/
0.
0%
#2400000
b1100 (
17
0$
06
01
1!
10
13
0#
02
05
1"
14
b10011 )
1-
1,
1/
1.
1%
#2420000
b10011 *
b10011 +
b1100 '
#2450000
0-
0,
0/
0.
0%
#2500000
b10 (
11
0!
00
03
1#
12
15
0"
04
b10100 )
1-
1,
1/
1.
1%
0&
#2520000
b10100 *
b10100 +
b10 '
#2550000
b10101 )
1&
#2570000
b10101 *
b10101 +
#2600000
0-
0,
0/
0.
0%
#2650000
