
*** Running vivado
    with args -log BRAM_VGC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BRAM_VGC.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BRAM_VGC.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 293.629 ; gain = 83.273
INFO: [Synth 8-638] synthesizing module 'BRAM_VGC' [c:/Users/Andrea Diecidue/Documents/GitHub/GameZero/GameZero/GameZero.srcs/sources_1/ip/BRAM_VGC/synth/BRAM_VGC.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'BRAM_VGC' (11#1) [c:/Users/Andrea Diecidue/Documents/GitHub/GameZero/GameZero/GameZero.srcs/sources_1/ip/BRAM_VGC/synth/BRAM_VGC.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:06:01 ; elapsed = 00:06:23 . Memory (MB): peak = 520.137 ; gain = 309.781
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:02 ; elapsed = 00:06:25 . Memory (MB): peak = 520.137 ; gain = 309.781
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.949 . Memory (MB): peak = 692.184 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:06:38 ; elapsed = 00:07:07 . Memory (MB): peak = 692.184 ; gain = 481.828
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:38 ; elapsed = 00:07:08 . Memory (MB): peak = 692.184 ; gain = 481.828
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:38 ; elapsed = 00:07:08 . Memory (MB): peak = 692.184 ; gain = 481.828
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:47 ; elapsed = 00:07:20 . Memory (MB): peak = 692.184 ; gain = 481.828
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:55 ; elapsed = 00:07:28 . Memory (MB): peak = 692.184 ; gain = 481.828
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:32 ; elapsed = 00:08:06 . Memory (MB): peak = 692.184 ; gain = 481.828
Finished Timing Optimization : Time (s): cpu = 00:07:33 ; elapsed = 00:08:07 . Memory (MB): peak = 692.184 ; gain = 481.828
Finished Technology Mapping : Time (s): cpu = 00:07:34 ; elapsed = 00:08:08 . Memory (MB): peak = 692.184 ; gain = 481.828
Finished IO Insertion : Time (s): cpu = 00:07:36 ; elapsed = 00:08:10 . Memory (MB): peak = 692.184 ; gain = 481.828
Finished Renaming Generated Instances : Time (s): cpu = 00:07:36 ; elapsed = 00:08:10 . Memory (MB): peak = 692.184 ; gain = 481.828
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:37 ; elapsed = 00:08:11 . Memory (MB): peak = 692.184 ; gain = 481.828
Finished Renaming Generated Ports : Time (s): cpu = 00:07:37 ; elapsed = 00:08:11 . Memory (MB): peak = 692.184 ; gain = 481.828
Finished Handling Custom Attributes : Time (s): cpu = 00:07:37 ; elapsed = 00:08:11 . Memory (MB): peak = 692.184 ; gain = 481.828
Finished Renaming Generated Nets : Time (s): cpu = 00:07:37 ; elapsed = 00:08:11 . Memory (MB): peak = 692.184 ; gain = 481.828

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |     3|
|2     |LUT4       |    12|
|3     |LUT5       |    74|
|4     |LUT6       |   187|
|5     |MUXF7      |    93|
|6     |MUXF8      |    36|
|7     |RAMB18E1   |     1|
|8     |RAMB36E1   |    12|
|9     |RAMB36E1_1 |    12|
|10    |RAMB36E1_2 |     3|
|11    |RAMB36E1_3 |     1|
|12    |RAMB36E1_4 |    75|
|13    |FDRE       |    14|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:07:37 ; elapsed = 00:08:11 . Memory (MB): peak = 692.184 ; gain = 481.828
synth_design: Time (s): cpu = 00:07:37 ; elapsed = 00:08:01 . Memory (MB): peak = 692.184 ; gain = 476.707
