INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jun  5 20:11:04 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fdiv_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.526ns  (required time - arrival time)
  Source:                 operator/qM16_c9_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            operator/q14_copy19_c10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 3.132ns (45.930%)  route 3.687ns (54.070%))
  Logic Levels:           30  (CARRY4=23 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 4.664 - 3.333 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2885, unset)         1.453     1.453    operator/clk
    SLICE_X17Y108        FDRE                                         r  operator/qM16_c9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y108        FDRE (Prop_fdre_C_Q)         0.269     1.722 r  operator/qM16_c9_reg[1]/Q
                         net (fo=56, routed)          0.769     2.491    operator/qM16_c9[1]
    SLICE_X15Y111        LUT3 (Prop_lut3_I1_O)        0.053     2.544 r  operator/betaw14_c10[21]_i_9/O
                         net (fo=1, routed)           0.000     2.544    operator/betaw14_c10[21]_i_9_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.868 r  operator/betaw14_c10_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.868    operator/betaw14_c10_reg[21]_i_2_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.926 r  operator/betaw14_c10_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.926    operator/betaw14_c10_reg[25]_i_2_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.984 r  operator/betaw14_c10_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.984    operator/betaw14_c10_reg[29]_i_2_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.042 r  operator/betaw14_c10_reg[33]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.042    operator/betaw14_c10_reg[33]_i_2_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.100 r  operator/betaw14_c10_reg[37]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.100    operator/betaw14_c10_reg[37]_i_2_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.158 r  operator/betaw14_c10_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    operator/betaw14_c10_reg[41]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.216 r  operator/betaw14_c10_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.216    operator/betaw14_c10_reg[45]_i_2_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.274 r  operator/betaw14_c10_reg[49]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.274    operator/betaw14_c10_reg[49]_i_2_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.332 r  operator/betaw14_c10_reg[53]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.332    operator/betaw14_c10_reg[53]_i_3_n_0
    SLICE_X15Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     3.468 r  operator/betaw14_c10_reg[53]_i_2/O[2]
                         net (fo=9, routed)           0.723     4.191    operator/SelFunctionTable15/out[2]
    SLICE_X14Y117        LUT6 (Prop_lut6_I0_O)        0.152     4.343 r  operator/SelFunctionTable15/qP15_c19_reg[0]_srl10_i_3/O
                         net (fo=1, routed)           0.775     5.119    operator/SelFunctionTable15/qP15_c19_reg[0]_srl10_i_3_n_0
    SLICE_X17Y113        LUT6 (Prop_lut6_I2_O)        0.053     5.172 r  operator/SelFunctionTable15/qP15_c19_reg[0]_srl10_i_1/O
                         net (fo=55, routed)          0.628     5.799    operator/SelFunctionTable15_n_0
    SLICE_X16Y112        LUT4 (Prop_lut4_I0_O)        0.053     5.852 r  operator/betaw14_c10[5]_i_6/O
                         net (fo=1, routed)           0.000     5.852    operator/betaw14_c10[5]_i_6_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.149 r  operator/betaw14_c10_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.149    operator/betaw14_c10_reg[5]_i_1_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.209 r  operator/betaw14_c10_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.209    operator/betaw14_c10_reg[9]_i_1_n_0
    SLICE_X16Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.269 r  operator/betaw14_c10_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    operator/betaw14_c10_reg[13]_i_1_n_0
    SLICE_X16Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.329 r  operator/betaw14_c10_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.329    operator/betaw14_c10_reg[17]_i_1_n_0
    SLICE_X16Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.389 r  operator/betaw14_c10_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.389    operator/betaw14_c10_reg[21]_i_1_n_0
    SLICE_X16Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.449 r  operator/betaw14_c10_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.449    operator/betaw14_c10_reg[25]_i_1_n_0
    SLICE_X16Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.509 r  operator/betaw14_c10_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.509    operator/betaw14_c10_reg[29]_i_1_n_0
    SLICE_X16Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.569 r  operator/betaw14_c10_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.569    operator/betaw14_c10_reg[33]_i_1_n_0
    SLICE_X16Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.629 r  operator/betaw14_c10_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.629    operator/betaw14_c10_reg[37]_i_1_n_0
    SLICE_X16Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.689 r  operator/betaw14_c10_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.689    operator/betaw14_c10_reg[41]_i_1_n_0
    SLICE_X16Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.749 r  operator/betaw14_c10_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.749    operator/betaw14_c10_reg[45]_i_1_n_0
    SLICE_X16Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.809 r  operator/betaw14_c10_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.809    operator/betaw14_c10_reg[49]_i_1_n_0
    SLICE_X16Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     7.029 f  operator/betaw14_c10_reg[53]_i_1/O[1]
                         net (fo=8, routed)           0.600     7.629    operator/SelFunctionTable14/O6[1]
    SLICE_X19Y126        LUT6 (Prop_lut6_I0_O)        0.155     7.784 r  operator/SelFunctionTable14/q14_copy19_c10[0]_i_6/O
                         net (fo=1, routed)           0.000     7.784    operator/SelFunctionTable14/q14_copy19_c10[0]_i_6_n_0
    SLICE_X19Y126        MUXF7 (Prop_muxf7_I1_O)      0.145     7.929 r  operator/SelFunctionTable14/q14_copy19_c10_reg[0]_i_4/O
                         net (fo=1, routed)           0.192     8.121    operator/SelFunctionTable14/q14_copy19_c10_reg[0]_i_4_n_0
    SLICE_X19Y126        LUT6 (Prop_lut6_I4_O)        0.151     8.272 r  operator/SelFunctionTable14/q14_copy19_c10[0]_i_1/O
                         net (fo=1, routed)           0.000     8.272    operator/SelFunctionTable14_n_2
    SLICE_X19Y126        FDRE                                         r  operator/q14_copy19_c10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=2885, unset)         1.331     4.664    operator/clk
    SLICE_X19Y126        FDRE                                         r  operator/q14_copy19_c10_reg[0]/C
                         clock pessimism              0.082     4.746    
                         clock uncertainty           -0.035     4.711    
    SLICE_X19Y126        FDRE (Setup_fdre_C_D)        0.035     4.746    operator/q14_copy19_c10_reg[0]
  -------------------------------------------------------------------
                         required time                          4.746    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                 -3.526    





Clock Frequency: 300 MHz
Clock Period: 3.33333333333333333333 ns
Worst Negative Slack (WNS): -3.526 ns
