

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Jun 11 17:40:29 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        LURAM-Test
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  9177|  9177|  9177|  9177|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+------+------+------+------+---------+
        |                      |           |   Latency   |   Interval  | Pipeline|
        |       Instance       |   Module  |  min |  max |  min |  max |   Type  |
        +----------------------+-----------+------+------+------+------+---------+
        |grp_Load_Fire_fu_398  |Load_Fire  |  9175|  9175|  9175|  9175|   none  |
        |grp_OFM_STORE_fu_698  |OFM_STORE  |   859|   859|   859|   859|   none  |
        +----------------------+-----------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     226|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       14|    115|    5309|   40379|    -|
|Memory           |       16|      -|     104|       8|    -|
|Multiplexer      |        -|      -|       -|    1968|    -|
|Register         |        -|      -|     638|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       30|    115|    6051|   42581|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      4|       1|      15|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+--------------------+---------+-------+------+-------+
    |       Instance       |       Module       | BRAM_18K| DSP48E|  FF  |  LUT  |
    +----------------------+--------------------+---------+-------+------+-------+
    |grp_Load_Fire_fu_398  |Load_Fire           |       14|    110|  4432|  37934|
    |grp_OFM_STORE_fu_698  |OFM_STORE           |        0|      5|   537|   1893|
    |top_CRTL_BUS_s_axi_U  |top_CRTL_BUS_s_axi  |        0|      0|   340|    552|
    +----------------------+--------------------+---------+-------+------+-------+
    |Total                 |                    |       14|    115|  5309|  40379|
    +----------------------+--------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+---------------+---------+----+----+------+-----+------+-------------+
    |    Memory    |     Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------+---------+----+----+------+-----+------+-------------+
    |BIAS_DB_V_U   |top_BIAS_DB_V  |        0|  52|   4|     8|   26|     1|          208|
    |BIAS_V_U      |top_BIAS_DB_V  |        0|  52|   4|     8|   26|     1|          208|
    |OFM_V_0_U     |top_OFM_V_0    |        1|   0|   0|   169|   26|     1|         4394|
    |OFM_V_1_U     |top_OFM_V_0    |        1|   0|   0|   169|   26|     1|         4394|
    |OFM_V_2_U     |top_OFM_V_0    |        1|   0|   0|   169|   26|     1|         4394|
    |OFM_V_3_U     |top_OFM_V_0    |        1|   0|   0|   169|   26|     1|         4394|
    |OFM_V_4_U     |top_OFM_V_0    |        1|   0|   0|   169|   26|     1|         4394|
    |OFM_V_5_U     |top_OFM_V_0    |        1|   0|   0|   169|   26|     1|         4394|
    |OFM_V_6_U     |top_OFM_V_0    |        1|   0|   0|   169|   26|     1|         4394|
    |OFM_V_7_U     |top_OFM_V_0    |        1|   0|   0|   169|   26|     1|         4394|
    |OFM_DB_V_0_U  |top_OFM_V_0    |        1|   0|   0|   169|   26|     1|         4394|
    |OFM_DB_V_1_U  |top_OFM_V_0    |        1|   0|   0|   169|   26|     1|         4394|
    |OFM_DB_V_2_U  |top_OFM_V_0    |        1|   0|   0|   169|   26|     1|         4394|
    |OFM_DB_V_3_U  |top_OFM_V_0    |        1|   0|   0|   169|   26|     1|         4394|
    |OFM_DB_V_4_U  |top_OFM_V_0    |        1|   0|   0|   169|   26|     1|         4394|
    |OFM_DB_V_5_U  |top_OFM_V_0    |        1|   0|   0|   169|   26|     1|         4394|
    |OFM_DB_V_6_U  |top_OFM_V_0    |        1|   0|   0|   169|   26|     1|         4394|
    |OFM_DB_V_7_U  |top_OFM_V_0    |        1|   0|   0|   169|   26|     1|         4394|
    +--------------+---------------+---------+----+----+------+-----+------+-------------+
    |Total         |               |       16| 104|   8|  2720|  468|    18|        70720|
    +--------------+---------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |input_dma_B_V_data_V_0_load_A          |    and   |      0|  0|   9|           1|           1|
    |input_dma_B_V_data_V_0_load_B          |    and   |      0|  0|   9|           1|           1|
    |input_dma_B_V_last_0_load_A            |    and   |      0|  0|   9|           1|           1|
    |input_dma_B_V_last_0_load_B            |    and   |      0|  0|   9|           1|           1|
    |input_dma_I_V_data_0_load_A            |    and   |      0|  0|   9|           1|           1|
    |input_dma_I_V_data_0_load_B            |    and   |      0|  0|   9|           1|           1|
    |input_dma_I_V_last_0_load_A            |    and   |      0|  0|   9|           1|           1|
    |input_dma_I_V_last_0_load_B            |    and   |      0|  0|   9|           1|           1|
    |input_dma_W_V_data_0_load_A            |    and   |      0|  0|   9|           1|           1|
    |input_dma_W_V_data_0_load_B            |    and   |      0|  0|   9|           1|           1|
    |input_dma_W_V_last_0_load_A            |    and   |      0|  0|   9|           1|           1|
    |input_dma_W_V_last_0_load_B            |    and   |      0|  0|   9|           1|           1|
    |output_dma_O_V_data_1_load_A           |    and   |      0|  0|   9|           1|           1|
    |output_dma_O_V_data_1_load_B           |    and   |      0|  0|   9|           1|           1|
    |output_dma_O_V_last_1_load_A           |    and   |      0|  0|   9|           1|           1|
    |output_dma_O_V_last_1_load_B           |    and   |      0|  0|   9|           1|           1|
    |input_dma_B_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |input_dma_B_V_last_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |input_dma_I_V_data_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |input_dma_I_V_last_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |input_dma_W_V_data_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |input_dma_W_V_last_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |output_dma_O_V_data_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_dma_O_V_last_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state2_on_subcall_done        |    or    |      0|  0|   9|           1|           1|
    |ap_block_state4                        |    or    |      0|  0|   9|           1|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 226|          34|          26|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |BIAS_DB_V_ce0                    |   9|          2|    1|          2|
    |BIAS_DB_V_we0                    |   9|          2|    1|          2|
    |BIAS_V_ce0                       |   9|          2|    1|          2|
    |BIAS_V_we0                       |   9|          2|    1|          2|
    |OFM_DB_V_0_address0              |  15|          3|    8|         24|
    |OFM_DB_V_0_address1              |  15|          3|    8|         24|
    |OFM_DB_V_0_ce0                   |  15|          3|    1|          3|
    |OFM_DB_V_0_ce1                   |  15|          3|    1|          3|
    |OFM_DB_V_0_d1                    |  15|          3|   26|         78|
    |OFM_DB_V_0_we1                   |  15|          3|    1|          3|
    |OFM_DB_V_1_address0              |  15|          3|    8|         24|
    |OFM_DB_V_1_address1              |  15|          3|    8|         24|
    |OFM_DB_V_1_ce0                   |  15|          3|    1|          3|
    |OFM_DB_V_1_ce1                   |  15|          3|    1|          3|
    |OFM_DB_V_1_d1                    |  15|          3|   26|         78|
    |OFM_DB_V_1_we1                   |  15|          3|    1|          3|
    |OFM_DB_V_2_address0              |  15|          3|    8|         24|
    |OFM_DB_V_2_address1              |  15|          3|    8|         24|
    |OFM_DB_V_2_ce0                   |  15|          3|    1|          3|
    |OFM_DB_V_2_ce1                   |  15|          3|    1|          3|
    |OFM_DB_V_2_d1                    |  15|          3|   26|         78|
    |OFM_DB_V_2_we1                   |  15|          3|    1|          3|
    |OFM_DB_V_3_address0              |  15|          3|    8|         24|
    |OFM_DB_V_3_address1              |  15|          3|    8|         24|
    |OFM_DB_V_3_ce0                   |  15|          3|    1|          3|
    |OFM_DB_V_3_ce1                   |  15|          3|    1|          3|
    |OFM_DB_V_3_d1                    |  15|          3|   26|         78|
    |OFM_DB_V_3_we1                   |  15|          3|    1|          3|
    |OFM_DB_V_4_address0              |  15|          3|    8|         24|
    |OFM_DB_V_4_address1              |  15|          3|    8|         24|
    |OFM_DB_V_4_ce0                   |  15|          3|    1|          3|
    |OFM_DB_V_4_ce1                   |  15|          3|    1|          3|
    |OFM_DB_V_4_d1                    |  15|          3|   26|         78|
    |OFM_DB_V_4_we1                   |  15|          3|    1|          3|
    |OFM_DB_V_5_address0              |  15|          3|    8|         24|
    |OFM_DB_V_5_address1              |  15|          3|    8|         24|
    |OFM_DB_V_5_ce0                   |  15|          3|    1|          3|
    |OFM_DB_V_5_ce1                   |  15|          3|    1|          3|
    |OFM_DB_V_5_d1                    |  15|          3|   26|         78|
    |OFM_DB_V_5_we1                   |  15|          3|    1|          3|
    |OFM_DB_V_6_address0              |  15|          3|    8|         24|
    |OFM_DB_V_6_address1              |  15|          3|    8|         24|
    |OFM_DB_V_6_ce0                   |  15|          3|    1|          3|
    |OFM_DB_V_6_ce1                   |  15|          3|    1|          3|
    |OFM_DB_V_6_d1                    |  15|          3|   26|         78|
    |OFM_DB_V_6_we1                   |  15|          3|    1|          3|
    |OFM_DB_V_7_address0              |  15|          3|    8|         24|
    |OFM_DB_V_7_address1              |  15|          3|    8|         24|
    |OFM_DB_V_7_ce0                   |  15|          3|    1|          3|
    |OFM_DB_V_7_ce1                   |  15|          3|    1|          3|
    |OFM_DB_V_7_d1                    |  15|          3|   26|         78|
    |OFM_DB_V_7_we1                   |  15|          3|    1|          3|
    |OFM_V_0_address0                 |  15|          3|    8|         24|
    |OFM_V_0_address1                 |  15|          3|    8|         24|
    |OFM_V_0_ce0                      |  15|          3|    1|          3|
    |OFM_V_0_ce1                      |  15|          3|    1|          3|
    |OFM_V_0_d1                       |  15|          3|   26|         78|
    |OFM_V_0_we1                      |  15|          3|    1|          3|
    |OFM_V_1_address0                 |  15|          3|    8|         24|
    |OFM_V_1_address1                 |  15|          3|    8|         24|
    |OFM_V_1_ce0                      |  15|          3|    1|          3|
    |OFM_V_1_ce1                      |  15|          3|    1|          3|
    |OFM_V_1_d1                       |  15|          3|   26|         78|
    |OFM_V_1_we1                      |  15|          3|    1|          3|
    |OFM_V_2_address0                 |  15|          3|    8|         24|
    |OFM_V_2_address1                 |  15|          3|    8|         24|
    |OFM_V_2_ce0                      |  15|          3|    1|          3|
    |OFM_V_2_ce1                      |  15|          3|    1|          3|
    |OFM_V_2_d1                       |  15|          3|   26|         78|
    |OFM_V_2_we1                      |  15|          3|    1|          3|
    |OFM_V_3_address0                 |  15|          3|    8|         24|
    |OFM_V_3_address1                 |  15|          3|    8|         24|
    |OFM_V_3_ce0                      |  15|          3|    1|          3|
    |OFM_V_3_ce1                      |  15|          3|    1|          3|
    |OFM_V_3_d1                       |  15|          3|   26|         78|
    |OFM_V_3_we1                      |  15|          3|    1|          3|
    |OFM_V_4_address0                 |  15|          3|    8|         24|
    |OFM_V_4_address1                 |  15|          3|    8|         24|
    |OFM_V_4_ce0                      |  15|          3|    1|          3|
    |OFM_V_4_ce1                      |  15|          3|    1|          3|
    |OFM_V_4_d1                       |  15|          3|   26|         78|
    |OFM_V_4_we1                      |  15|          3|    1|          3|
    |OFM_V_5_address0                 |  15|          3|    8|         24|
    |OFM_V_5_address1                 |  15|          3|    8|         24|
    |OFM_V_5_ce0                      |  15|          3|    1|          3|
    |OFM_V_5_ce1                      |  15|          3|    1|          3|
    |OFM_V_5_d1                       |  15|          3|   26|         78|
    |OFM_V_5_we1                      |  15|          3|    1|          3|
    |OFM_V_6_address0                 |  15|          3|    8|         24|
    |OFM_V_6_address1                 |  15|          3|    8|         24|
    |OFM_V_6_ce0                      |  15|          3|    1|          3|
    |OFM_V_6_ce1                      |  15|          3|    1|          3|
    |OFM_V_6_d1                       |  15|          3|   26|         78|
    |OFM_V_6_we1                      |  15|          3|    1|          3|
    |OFM_V_7_address0                 |  15|          3|    8|         24|
    |OFM_V_7_address1                 |  15|          3|    8|         24|
    |OFM_V_7_ce0                      |  15|          3|    1|          3|
    |OFM_V_7_ce1                      |  15|          3|    1|          3|
    |OFM_V_7_d1                       |  15|          3|   26|         78|
    |OFM_V_7_we1                      |  15|          3|    1|          3|
    |ap_NS_fsm                        |  27|          5|    1|          5|
    |grp_Load_Fire_fu_398_OFM_0_V_q0  |  15|          3|   26|         78|
    |grp_Load_Fire_fu_398_OFM_1_V_q0  |  15|          3|   26|         78|
    |grp_Load_Fire_fu_398_OFM_2_V_q0  |  15|          3|   26|         78|
    |grp_Load_Fire_fu_398_OFM_3_V_q0  |  15|          3|   26|         78|
    |grp_Load_Fire_fu_398_OFM_4_V_q0  |  15|          3|   26|         78|
    |grp_Load_Fire_fu_398_OFM_5_V_q0  |  15|          3|   26|         78|
    |grp_Load_Fire_fu_398_OFM_6_V_q0  |  15|          3|   26|         78|
    |grp_Load_Fire_fu_398_OFM_7_V_q0  |  15|          3|   26|         78|
    |grp_OFM_STORE_fu_698_BIAS_V_q0   |  15|          3|   26|         78|
    |grp_OFM_STORE_fu_698_OFM_0_V_q0  |  15|          3|   26|         78|
    |grp_OFM_STORE_fu_698_OFM_1_V_q0  |  15|          3|   26|         78|
    |grp_OFM_STORE_fu_698_OFM_2_V_q0  |  15|          3|   26|         78|
    |grp_OFM_STORE_fu_698_OFM_3_V_q0  |  15|          3|   26|         78|
    |grp_OFM_STORE_fu_698_OFM_4_V_q0  |  15|          3|   26|         78|
    |grp_OFM_STORE_fu_698_OFM_5_V_q0  |  15|          3|   26|         78|
    |grp_OFM_STORE_fu_698_OFM_6_V_q0  |  15|          3|   26|         78|
    |grp_OFM_STORE_fu_698_OFM_7_V_q0  |  15|          3|   26|         78|
    |input_dma_B_V_data_V_0_data_out  |   9|          2|   32|         64|
    |input_dma_B_V_data_V_0_state     |  15|          3|    2|          6|
    |input_dma_B_V_last_0_data_out    |   9|          2|    1|          2|
    |input_dma_B_V_last_0_state       |  15|          3|    2|          6|
    |input_dma_I_V_data_0_data_out    |   9|          2|   56|        112|
    |input_dma_I_V_data_0_state       |  15|          3|    2|          6|
    |input_dma_I_V_last_0_data_out    |   9|          2|    1|          2|
    |input_dma_I_V_last_0_state       |  15|          3|    2|          6|
    |input_dma_W_V_data_0_data_out    |   9|          2|   56|        112|
    |input_dma_W_V_data_0_state       |  15|          3|    2|          6|
    |input_dma_W_V_last_0_data_out    |   9|          2|    1|          2|
    |input_dma_W_V_last_0_state       |  15|          3|    2|          6|
    |output_dma_O_V_data_1_data_out   |   9|          2|   56|        112|
    |output_dma_O_V_data_1_state      |  15|          3|    2|          6|
    |output_dma_O_V_data_1_vld_in     |   9|          2|    1|          2|
    |output_dma_O_V_last_1_data_out   |   9|          2|    1|          2|
    |output_dma_O_V_last_1_state      |  15|          3|    2|          6|
    |output_dma_O_V_last_1_vld_in     |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |1968|        396| 1389|       3959|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |N_read_reg_762                        |  32|   0|   32|          0|
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_reg_grp_Load_Fire_fu_398_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_OFM_STORE_fu_698_ap_start  |   1|   0|    1|          0|
    |col_read_reg_767                      |  32|   0|   32|          0|
    |custom_Tc_read_reg_745                |  32|   0|   32|          0|
    |custom_Tr_read_reg_751                |  32|   0|   32|          0|
    |custom_k_read_reg_757                 |  32|   0|   32|          0|
    |input_dma_B_V_data_V_0_payload_A      |  32|   0|   32|          0|
    |input_dma_B_V_data_V_0_payload_B      |  32|   0|   32|          0|
    |input_dma_B_V_data_V_0_sel_rd         |   1|   0|    1|          0|
    |input_dma_B_V_data_V_0_sel_wr         |   1|   0|    1|          0|
    |input_dma_B_V_data_V_0_state          |   2|   0|    2|          0|
    |input_dma_B_V_last_0_payload_A        |   1|   0|    1|          0|
    |input_dma_B_V_last_0_payload_B        |   1|   0|    1|          0|
    |input_dma_B_V_last_0_sel_rd           |   1|   0|    1|          0|
    |input_dma_B_V_last_0_sel_wr           |   1|   0|    1|          0|
    |input_dma_B_V_last_0_state            |   2|   0|    2|          0|
    |input_dma_I_V_data_0_payload_A        |  56|   0|   56|          0|
    |input_dma_I_V_data_0_payload_B        |  56|   0|   56|          0|
    |input_dma_I_V_data_0_sel_rd           |   1|   0|    1|          0|
    |input_dma_I_V_data_0_sel_wr           |   1|   0|    1|          0|
    |input_dma_I_V_data_0_state            |   2|   0|    2|          0|
    |input_dma_I_V_last_0_payload_A        |   1|   0|    1|          0|
    |input_dma_I_V_last_0_payload_B        |   1|   0|    1|          0|
    |input_dma_I_V_last_0_sel_rd           |   1|   0|    1|          0|
    |input_dma_I_V_last_0_sel_wr           |   1|   0|    1|          0|
    |input_dma_I_V_last_0_state            |   2|   0|    2|          0|
    |input_dma_W_V_data_0_payload_A        |  56|   0|   56|          0|
    |input_dma_W_V_data_0_payload_B        |  56|   0|   56|          0|
    |input_dma_W_V_data_0_sel_rd           |   1|   0|    1|          0|
    |input_dma_W_V_data_0_sel_wr           |   1|   0|    1|          0|
    |input_dma_W_V_data_0_state            |   2|   0|    2|          0|
    |input_dma_W_V_last_0_payload_A        |   1|   0|    1|          0|
    |input_dma_W_V_last_0_payload_B        |   1|   0|    1|          0|
    |input_dma_W_V_last_0_sel_rd           |   1|   0|    1|          0|
    |input_dma_W_V_last_0_sel_wr           |   1|   0|    1|          0|
    |input_dma_W_V_last_0_state            |   2|   0|    2|          0|
    |output_dma_O_V_data_1_payload_A       |  56|   0|   56|          0|
    |output_dma_O_V_data_1_payload_B       |  56|   0|   56|          0|
    |output_dma_O_V_data_1_sel_rd          |   1|   0|    1|          0|
    |output_dma_O_V_data_1_sel_wr          |   1|   0|    1|          0|
    |output_dma_O_V_data_1_state           |   2|   0|    2|          0|
    |output_dma_O_V_last_1_payload_A       |   1|   0|    1|          0|
    |output_dma_O_V_last_1_payload_B       |   1|   0|    1|          0|
    |output_dma_O_V_last_1_sel_rd          |   1|   0|    1|          0|
    |output_dma_O_V_last_1_sel_wr          |   1|   0|    1|          0|
    |output_dma_O_V_last_1_state           |   2|   0|    2|          0|
    |row_read_reg_772                      |  32|   0|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 638|   0|  638|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_AWADDR   |  in |    7|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_ARADDR   |  in |    7|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |       CRTL_BUS       |    scalar    |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |       CRTL_BUS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |          top         | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |          top         | return value |
|interrupt               | out |    1| ap_ctrl_hs |          top         | return value |
|input_dma_W_TDATA       |  in |   56|    axis    |  input_dma_W_V_data  |    pointer   |
|input_dma_W_TVALID      |  in |    1|    axis    |  input_dma_W_V_last  |    pointer   |
|input_dma_W_TREADY      | out |    1|    axis    |  input_dma_W_V_last  |    pointer   |
|input_dma_W_TLAST       |  in |    1|    axis    |  input_dma_W_V_last  |    pointer   |
|input_dma_I_TDATA       |  in |   56|    axis    |  input_dma_I_V_data  |    pointer   |
|input_dma_I_TVALID      |  in |    1|    axis    |  input_dma_I_V_last  |    pointer   |
|input_dma_I_TREADY      | out |    1|    axis    |  input_dma_I_V_last  |    pointer   |
|input_dma_I_TLAST       |  in |    1|    axis    |  input_dma_I_V_last  |    pointer   |
|input_dma_B_TDATA       |  in |   32|    axis    | input_dma_B_V_data_V |    pointer   |
|input_dma_B_TVALID      |  in |    1|    axis    |  input_dma_B_V_last  |    pointer   |
|input_dma_B_TREADY      | out |    1|    axis    |  input_dma_B_V_last  |    pointer   |
|input_dma_B_TLAST       |  in |    1|    axis    |  input_dma_B_V_last  |    pointer   |
|output_dma_O_TDATA      | out |   56|    axis    |  output_dma_O_V_data |    pointer   |
|output_dma_O_TVALID     | out |    1|    axis    |  output_dma_O_V_last |    pointer   |
|output_dma_O_TREADY     |  in |    1|    axis    |  output_dma_O_V_last |    pointer   |
|output_dma_O_TLAST      | out |    1|    axis    |  output_dma_O_V_last |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

