// Seed: 2413875750
module module_0 (
    input wire id_0
);
  id_2 :
  assert property (@(posedge 1) 1 - (1) == 1)
  else;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input tri id_2
);
  module_0(
      id_2
  );
endmodule
module module_2 ();
  tri0 id_1 = id_1, id_2;
  id_3(
      1, id_4[1], 1'b0, id_2
  );
  final begin : id_5
    $display(id_3);
  end
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_2();
  assign id_5 = id_1;
  wire id_16, id_17;
  wire id_18;
  assign id_3 = id_12;
endmodule
