$date
	Thu Dec 14 00:11:39 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_tb $end
$var wire 1 ! out $end
$var reg 4 " in [3:0] $end
$var reg 2 # sel [1:0] $end
$scope module m1 $end
$var wire 4 $ in [3:0] $end
$var wire 1 ! out $end
$var wire 2 % sel [1:0] $end
$var wire 1 & sel0bar $end
$var wire 1 ' sel1bar $end
$var wire 1 ( t0 $end
$var wire 1 ) t1 $end
$var wire 1 * t2 $end
$var wire 1 + t3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
x)
x(
x'
x&
bx %
bx $
bx #
bx "
x!
$end
#10000
0*
b1011 "
b1011 $
#20000
1!
1(
1&
1'
0)
0+
b0 #
b0 %
#30000
0(
0&
1)
b1 #
b1 %
#40000
0!
1&
0'
0)
b10 #
b10 %
#50000
1!
0&
1+
b11 #
b11 %
#60000
