{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429885638495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 Patches 0.19 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 Patches 0.19 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429885638501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 24 11:27:18 2015 " "Processing started: Fri Apr 24 11:27:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429885638501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429885638501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Apollo_5 -c Apollo_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Apollo_5 -c Apollo_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429885638502 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1429885639061 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Instrument_Unit.qsys " "Elaborating Qsys system entity \"Instrument_Unit.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885653170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.24.11:27:39 Progress: Loading Apollo_5/Instrument_Unit.qsys " "2015.04.24.11:27:39 Progress: Loading Apollo_5/Instrument_Unit.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885659483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.24.11:27:40 Progress: Reading input file " "2015.04.24.11:27:40 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885660020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.24.11:27:40 Progress: Adding clk_0 \[clock_source 14.1\] " "2015.04.24.11:27:40 Progress: Adding clk_0 \[clock_source 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885660153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.24.11:27:41 Progress: Parameterizing module clk_0 " "2015.04.24.11:27:41 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885661451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.24.11:27:41 Progress: Adding hps_0 \[altera_hps 14.1\] " "2015.04.24.11:27:41 Progress: Adding hps_0 \[altera_hps 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885661454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.24.11:27:44 Progress: Parameterizing module hps_0 " "2015.04.24.11:27:44 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885664778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.24.11:27:44 Progress: Adding mem_if_ddr3_emif_fpga \[altera_mem_if_ddr3_emif 14.1\] " "2015.04.24.11:27:44 Progress: Adding mem_if_ddr3_emif_fpga \[altera_mem_if_ddr3_emif 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885664816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.24.11:27:45 Progress: Parameterizing module mem_if_ddr3_emif_fpga " "2015.04.24.11:27:45 Progress: Parameterizing module mem_if_ddr3_emif_fpga" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885665437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.24.11:27:45 Progress: Building connections " "2015.04.24.11:27:45 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885665444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.24.11:27:45 Progress: Parameterizing connections " "2015.04.24.11:27:45 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885665509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.24.11:27:45 Progress: Validating " "2015.04.24.11:27:45 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885665511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.04.24.11:28:07 Progress: Done reading input file " "2015.04.24.11:28:07 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885687406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Instrument_Unit.hps_0: HPS Main PLL counter settings: n = 0  m = 31 " "Instrument_Unit.hps_0: HPS Main PLL counter settings: n = 0  m = 31" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885691461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Instrument_Unit.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19 " "Instrument_Unit.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885691461 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Instrument_Unit.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Instrument_Unit.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1429885691462 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Instrument_Unit.mem_if_ddr3_emif_fpga.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported " "Instrument_Unit.mem_if_ddr3_emif_fpga.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1429885691468 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Instrument_Unit.mem_if_ddr3_emif_fpga: mem_if_ddr3_emif_fpga.pll_sharing must be exported, or connected to a matching conduit. " "Instrument_Unit.mem_if_ddr3_emif_fpga: mem_if_ddr3_emif_fpga.pll_sharing must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1429885691469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Instrument_Unit: Generating Instrument_Unit \"Instrument_Unit\" for QUARTUS_SYNTH " "Instrument_Unit: Generating Instrument_Unit \"Instrument_Unit\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885697141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_axi_master and slave mem_if_ddr3_emif_fpga.avl_0 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_axi_master and slave mem_if_ddr3_emif_fpga.avl_0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885704551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885711980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 31 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 31" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885712928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 19 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885713635 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1429885714017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Instrument_Unit\" instantiated altera_hps \"hps_0\" " "Hps_0: \"Instrument_Unit\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885714591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_fpga: \"Instrument_Unit\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_fpga\" " "Mem_if_ddr3_emif_fpga: \"Instrument_Unit\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_fpga\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885715668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Instrument_Unit\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Instrument_Unit\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885715905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Instrument_Unit\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Instrument_Unit\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885715916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885716010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885716158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll0: \"mem_if_ddr3_emif_fpga\" instantiated altera_mem_if_ddr3_pll \"pll0\" " "Pll0: \"mem_if_ddr3_emif_fpga\" instantiated altera_mem_if_ddr3_pll \"pll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885716400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating clock pair generator " "P0: Generating clock pair generator" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885716401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs " "P0: Generating Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885717499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885730187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885730187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885730187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Remember to run the Instrument_Unit_mem_if_ddr3_emif_fpga_p0_pin_assignments.tcl " "P0: Remember to run the Instrument_Unit_mem_if_ddr3_emif_fpga_p0_pin_assignments.tcl" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885730188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: script after running Synthesis and before Fitting. " "P0: script after running Synthesis and before Fitting." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885730188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885730188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885730188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885730189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: \"mem_if_ddr3_emif_fpga\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\" " "P0: \"mem_if_ddr3_emif_fpga\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885730191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: Generating Qsys sequencer system " "S0: Generating Qsys sequencer system" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885739936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: QSYS sequencer system generated successfully " "S0: QSYS sequencer system generated successfully" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885755449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: \"mem_if_ddr3_emif_fpga\" instantiated altera_mem_if_ddr3_qseq \"s0\" " "S0: \"mem_if_ddr3_emif_fpga\" instantiated altera_mem_if_ddr3_qseq \"s0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dmaster: \"mem_if_ddr3_emif_fpga\" instantiated altera_jtag_avalon_master \"dmaster\" " "Dmaster: \"mem_if_ddr3_emif_fpga\" instantiated altera_jtag_avalon_master \"dmaster\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "C0: \"mem_if_ddr3_emif_fpga\" instantiated altera_mem_if_ddr3_hard_memory_controller \"c0\" " "C0: \"mem_if_ddr3_emif_fpga\" instantiated altera_mem_if_ddr3_hard_memory_controller \"c0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Oct0: \"mem_if_ddr3_emif_fpga\" instantiated altera_mem_if_oct \"oct0\" " "Oct0: \"mem_if_ddr3_emif_fpga\" instantiated altera_mem_if_oct \"oct0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dll0: \"mem_if_ddr3_emif_fpga\" instantiated altera_mem_if_dll \"dll0\" " "Dll0: \"mem_if_ddr3_emif_fpga\" instantiated altera_mem_if_dll \"dll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"mem_if_ddr3_emif_fpga\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"mem_if_ddr3_emif_fpga\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_fpga_avl_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mem_if_ddr3_emif_fpga_avl_0_translator\" " "Mem_if_ddr3_emif_fpga_avl_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mem_if_ddr3_emif_fpga_avl_0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\" " "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_fpga_avl_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mem_if_ddr3_emif_fpga_avl_0_agent\" " "Mem_if_ddr3_emif_fpga_avl_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mem_if_ddr3_emif_fpga_avl_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv " "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_fpga_avl_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"mem_if_ddr3_emif_fpga_avl_0_agent_rsp_fifo\" " "Mem_if_ddr3_emif_fpga_avl_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"mem_if_ddr3_emif_fpga_avl_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_fpga_avl_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mem_if_ddr3_emif_fpga_avl_0_burst_adapter\" " "Mem_if_ddr3_emif_fpga_avl_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mem_if_ddr3_emif_fpga_avl_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885764803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885799261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_dll_cyclonev.sv " "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_dll_cyclonev.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885799262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_oct_cyclonev.sv " "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_oct_cyclonev.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885799262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv " "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885799263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv " "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885799268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885799273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885799274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file /home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885799275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885799279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885799280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885799281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885799282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885799286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885799290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dmaster_master_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"dmaster_master_translator\" " "Dmaster_master_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"dmaster_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885799291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Instrument_Unit: Done \"Instrument_Unit\" with 35 modules, 155 files " "Instrument_Unit: Done \"Instrument_Unit\" with 35 modules, 155 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1429885799292 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Instrument_Unit.qsys " "Finished elaborating Qsys system entity \"Instrument_Unit.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885802190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/Instrument_Unit.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/Instrument_Unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit " "Found entity 1: Instrument_Unit" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_hps_0 " "Found entity 1: Instrument_Unit_hps_0" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_hps_0_fpga_interfaces " "Found entity 1: Instrument_Unit_hps_0_fpga_interfaces" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_fpga_interfaces.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_hps_0_hps_io " "Found entity 1: Instrument_Unit_hps_0_hps_io" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_hps_0_hps_io_border " "Found entity 1: Instrument_Unit_hps_0_hps_io_border" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_p2b_adapter " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_p2b_adapter" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_p2b_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_timing_adt " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_timing_adt" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_timing_adt.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_p0 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_p0" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_ldc " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_ldc" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_p0_clock_pair_generator " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_p0_clock_pair_generator" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_clock_pair_generator.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_p0_iss_probe " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_p0_iss_probe" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_iss_probe.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_p0_phy_csr " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_p0_phy_csr" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_phy_csr.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_pll0 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_pll0" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_pll0.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_irq_mapper " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_irq_mapper" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_irq_mapper.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_default_decode " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819612 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router " "Found entity 2: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819618 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001 " "Found entity 2: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819623 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002 " "Found entity 2: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819629 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003 " "Found entity 2: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819634 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004 " "Found entity 2: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819639 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006 " "Found entity 2: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_003 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_0 " "Found entity 1: Instrument_Unit_mm_interconnect_0" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_0_cmd_demux " "Found entity 1: Instrument_Unit_mm_interconnect_0_cmd_demux" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_0_cmd_mux " "Found entity 1: Instrument_Unit_mm_interconnect_0_cmd_mux" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_0_router_default_decode " "Found entity 1: Instrument_Unit_mm_interconnect_0_router_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819684 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mm_interconnect_0_router " "Found entity 2: Instrument_Unit_mm_interconnect_0_router" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_0_router_002_default_decode " "Found entity 1: Instrument_Unit_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819690 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mm_interconnect_0_router_002 " "Found entity 2: Instrument_Unit_mm_interconnect_0_router_002" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_0_rsp_demux " "Found entity 1: Instrument_Unit_mm_interconnect_0_rsp_demux" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_0_rsp_mux " "Found entity 1: Instrument_Unit_mm_interconnect_0_rsp_mux" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/Instrument_Unit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819735 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819735 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819735 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819735 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819735 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819735 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/Instrument_Unit/submodules/altera_default_burst_converter.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/Instrument_Unit/submodules/altera_incr_burst_converter.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819785 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819785 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819834 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819834 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819860 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819886 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819886 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819886 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819886 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_master_agent.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_master_translator.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819916 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/Instrument_Unit/submodules/altera_reset_controller.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/Instrument_Unit/submodules/altera_reset_synchronizer.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429885819942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/Instrument_Unit/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885819982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885819982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885820043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885820043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885820045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885820045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885820048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885820048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885820052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885820052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_reset.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885820059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885820059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885820062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885820062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885820066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885820066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885820073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885820073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885820076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885820076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885820080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885820080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_mgr.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885820088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885820088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885820092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885820092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885820096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885820096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885820100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885820100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885820104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885820104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885820108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885820108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885820109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Instrument_Unit " "Elaborating entity \"Instrument_Unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429885820360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_hps_0 Instrument_Unit_hps_0:hps_0 " "Elaborating entity \"Instrument_Unit_hps_0\" for hierarchy \"Instrument_Unit_hps_0:hps_0\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "hps_0" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885820407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_hps_0_fpga_interfaces Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Instrument_Unit_hps_0_fpga_interfaces\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0.v" "fpga_interfaces" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885820433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_hps_0_hps_io Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io " "Elaborating entity \"Instrument_Unit_hps_0_hps_io\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0.v" "hps_io" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885820470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_hps_0_hps_io_border Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border " "Elaborating entity \"Instrument_Unit_hps_0_hps_io_border\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io.v" "border" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885820483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885820490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram.v" "pll" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885820553 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429885820555 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429885820556 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram.v" "p0" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885820562 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1429885820565 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885820627 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1429885820632 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429885820633 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1429885820644 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429885820644 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/home/vigas/Apollo/Apollo_5/hps_AC_ROM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/vigas/Apollo/Apollo_5/hps_AC_ROM.hex -- setting all initial values to 0" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 675 -1 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1429885820736 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/home/vigas/Apollo/Apollo_5/hps_inst_ROM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/vigas/Apollo/Apollo_5/hps_inst_ROM.hex -- setting all initial values to 0" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 675 -1 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1429885820737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885820757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429885820758 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429885820758 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885820766 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429885820776 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885820792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885820883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885820921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885820934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885820953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885821015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885821026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885821039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885821039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885821039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885821039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885821039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885821039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885821039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885821039 ""}  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429885821039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/vigas/Apollo/Apollo_5/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885821102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885821102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/vigas/altera/14.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885821104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885821113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885821122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885821136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram.v" "seq" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885821369 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram.v" "seq" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1429885821371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram.v" "c0" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885821387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429885821446 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429885821446 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429885821447 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429885821447 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429885821447 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429885821447 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram.v" "oct" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram.v" "dll" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "mem_if_ddr3_emif_fpga" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_pll0 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_pll0:pll0 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_pll0\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_pll0:pll0\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" "pll0" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822259 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models Instrument_Unit_mem_if_ddr3_emif_fpga_pll0.sv(157) " "Verilog HDL Display System Task info at Instrument_Unit_mem_if_ddr3_emif_fpga_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_pll0.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1429885822262 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|Instrument_Unit_mem_if_ddr3_emif_fpga_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_p0 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_p0\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" "p0" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822277 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models Instrument_Unit_mem_if_ddr3_emif_fpga_p0.sv(405) " "Verilog HDL Display System Task info at Instrument_Unit_mem_if_ddr3_emif_fpga_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1429885822280 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0.sv" "umemphy" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822344 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v(436) " "Verilog HDL or VHDL warning at Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v(436): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429885822349 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429885822351 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset:ureset " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset:ureset\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v" "ureset" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset:ureset\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset:ureset\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync:ureset_afi_clk\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset.v" "ureset_afi_clk" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset:ureset\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset:ureset\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset.v" "ureset_ctl_reset_clk" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset:ureset\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset:ureset\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset.v" "ureset_addr_cmd_clk" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset:ureset\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset:ureset\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset_sync:ureset_avl_clk\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset.v" "ureset_avl_clk" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_ldc Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_ldc:memphy_ldc " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_ldc\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822539 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[179..140\]\" at Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429885822554 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[107..104\]\" at Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429885822554 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[71..68\]\" at Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429885822554 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[35..32\]\" at Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429885822555 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio:uaddress_pad " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio:ubank_pad " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio:ucmd_pad " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_p0_clock_pair_generator Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_p0_clock_pair_generator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885822758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" "s0" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" "sequencer_rst" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" "cpu_inst" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885823333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823353 ""}  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429885823353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "/home/vigas/Apollo/Apollo_5/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885823431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885823431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/vigas/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" "sequencer_scc_mgr_inst" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885823736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823762 ""}  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429885823762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "/home/vigas/Apollo/Apollo_5/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885823830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885823830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/home/vigas/altera/14.1/quartus/libraries/megafunctions/altdpram.tdf" 200 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/vigas/Apollo/Apollo_5/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885823929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885823929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "/home/vigas/Apollo/Apollo_5/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "/home/vigas/Apollo/Apollo_5/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885823992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885823992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "/home/vigas/Apollo/Apollo_5/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885823998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" "sequencer_reg_file_inst" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885824065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824099 ""}  } { { "db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429885824099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "/home/vigas/Apollo/Apollo_5/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885824169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885824169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/vigas/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" "hphy_bridge" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" "sequencer_mem" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885824251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6144 " "Parameter \"maximum_depth\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Instrument_Unit_mem_if_ddr3_emif_fpga_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824269 ""}  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429885824269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1cm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1cm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1cm1 " "Found entity 1: altsyncram_1cm1" {  } { { "db/altsyncram_1cm1.tdf" "" { Text "/home/vigas/Apollo/Apollo_5/db/altsyncram_1cm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885824345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885824345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1cm1 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_1cm1:auto_generated " "Elaborating entity \"altsyncram_1cm1\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_1cm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/vigas/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" "seq_bridge" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" "mm_interconnect_0" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885824778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "sequencer_scc_mgr_inst_avl_translator" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent_rsp_fifo" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router:router " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router:router\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "router" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_default_decode Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router:router\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router:router\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "router_001" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001_default_decode Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001:router_001\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001:router_001\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "router_002" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002_default_decode Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002:router_002\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002:router_002\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "router_003" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003_default_decode Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003:router_003\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003:router_003\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "router_004" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004_default_decode Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004:router_004\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004:router_004\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "router_006" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006_default_decode Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006:router_006\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006:router_006\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "cmd_demux" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_001 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_002 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "cmd_mux" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_001 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_001.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_003 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_003.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_001 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_003 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_003\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "rsp_mux" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 2016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_001 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 2039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_002 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0_mm_interconnect_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_s0_irq_mapper Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_irq_mapper:irq_mapper " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_s0_irq_mapper\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_fpga_s0_irq_mapper:irq_mapper\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" "irq_mapper" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_s0.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" "dmaster" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885825856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825873 ""}  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429885825873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/vigas/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825882 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/vigas/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/vigas/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885825973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825974 ""}  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429885825974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885825978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885826072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826073 ""}  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429885826073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_timing_adt Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_timing_adt:timing_adt " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_timing_adt\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_timing_adt:timing_adt\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" "timing_adt" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826127 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_timing_adt.sv(82) " "Verilog HDL or VHDL warning at Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_timing_adt.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429885826127 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" "fifo" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" "b2p" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" "p2b" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" "transacto" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" "b2p_adapter" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826264 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429885826265 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter.sv(90) " "Verilog HDL assignment warning at Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429885826265 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_p2b_adapter Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_p2b_adapter\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" "p2b_adapter" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" "rst_controller" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" "c0" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885826304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429885826360 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429885826361 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429885826361 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429885826361 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429885826361 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429885826361 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1 Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" "mm_interconnect_1" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885827089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1.v" "dmaster_master_translator" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885827108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1.v" "s0_seq_debug_translator" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_mm_interconnect_1.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885827126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_0 Instrument_Unit_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Instrument_Unit_mm_interconnect_0\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "mm_interconnect_0" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885827146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_if_ddr3_emif_fpga_avl_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_if_ddr3_emif_fpga_avl_0_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "mem_if_ddr3_emif_fpga_avl_0_translator" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885827280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885827300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885827341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_fpga_avl_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_fpga_avl_0_agent\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "mem_if_ddr3_emif_fpga_avl_0_agent" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885827365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_fpga_avl_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_fpga_avl_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885827393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_fpga_avl_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_fpga_avl_0_agent_rsp_fifo\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "mem_if_ddr3_emif_fpga_avl_0_agent_rsp_fifo" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885827417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_fpga_avl_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_fpga_avl_0_agent_rdata_fifo\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "mem_if_ddr3_emif_fpga_avl_0_agent_rdata_fifo" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885828797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_0_router Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_router:router " "Elaborating entity \"Instrument_Unit_mm_interconnect_0_router\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_router:router\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "router" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885828838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_0_router_default_decode Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_router:router\|Instrument_Unit_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mm_interconnect_0_router_default_decode\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_router:router\|Instrument_Unit_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885828874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_0_router_002 Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Instrument_Unit_mm_interconnect_0_router_002\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "router_002" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885828880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_0_router_002_default_decode Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_router_002:router_002\|Instrument_Unit_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_router_002:router_002\|Instrument_Unit_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885828889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_fpga_avl_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_fpga_avl_0_burst_adapter\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "mem_if_ddr3_emif_fpga_avl_0_burst_adapter" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885828894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_fpga_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_fpga_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885828911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_fpga_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_fpga_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885828990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_fpga_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_fpga_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885829001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_fpga_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_fpga_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885829006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_fpga_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_fpga_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885829015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_fpga_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_fpga_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885829019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_0_cmd_demux Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Instrument_Unit_mm_interconnect_0_cmd_demux\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "cmd_demux" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885829044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_0_cmd_mux Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Instrument_Unit_mm_interconnect_0_cmd_mux\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "cmd_mux" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885829053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885829077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_0_rsp_demux Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Instrument_Unit_mm_interconnect_0_rsp_demux\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "rsp_demux" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885829084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_0_rsp_mux Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Instrument_Unit_mm_interconnect_0_rsp_mux\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "rsp_mux" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885829095 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1429885834570 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1429885843494 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1429885843709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1429885844162 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1429885844185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1429885844245 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1429885844251 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1429885844252 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1429885845138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9aefec44/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9aefec44/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9aefec44/alt_sld_fab.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/sld9aefec44/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885845934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885845934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9aefec44/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9aefec44/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld9aefec44/submodules/alt_sld_fab_ident.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/sld9aefec44/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885845938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885845938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9aefec44/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9aefec44/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld9aefec44/submodules/alt_sld_fab_presplit.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/sld9aefec44/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885845955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885845955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885845999 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885845999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885845999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9aefec44/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9aefec44/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld9aefec44/submodules/alt_sld_fab_splitter.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/sld9aefec44/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885846021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885846021 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_pll0:pll0\|afi_phy_clk " "Synthesized away node \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_pll0:pll0\|afi_phy_clk\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_pll0.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_pll0.sv" 200 -1 0 } } { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" 162 0 0 } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885847275 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|Instrument_Unit_mem_if_ddr3_emif_fpga_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_pll0:pll0\|pll_mem_clk " "Synthesized away node \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_pll0:pll0\|pll_mem_clk\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_pll0.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_pll0.sv" 233 -1 0 } } { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" 162 0 0 } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885847275 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|Instrument_Unit_mem_if_ddr3_emif_fpga_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_pll0.sv" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga_pll0.sv" 329 -1 0 } } { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_fpga.v" 162 0 0 } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885847275 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga|Instrument_Unit_mem_if_ddr3_emif_fpga_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1429885847275 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1429885847275 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_fpga_avl_0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_fpga_avl_0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1429885855002 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1429885855002 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1429885855002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_fpga_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_fpga_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885855059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_fpga_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_fpga_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855091 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429885855091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k6n1 " "Found entity 1: altsyncram_k6n1" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "/home/vigas/Apollo/Apollo_5/db/altsyncram_k6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885855168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885855168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885855247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429885855270 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429885855270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/vigas/Apollo/Apollo_5/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429885855340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429885855340 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "65 " "65 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1429885857638 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dq\[0\]~synth " "Node \"memory_0_mem_dq\[0\]~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885862171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dq\[1\]~synth " "Node \"memory_0_mem_dq\[1\]~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885862171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dq\[2\]~synth " "Node \"memory_0_mem_dq\[2\]~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885862171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dq\[3\]~synth " "Node \"memory_0_mem_dq\[3\]~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885862171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dq\[4\]~synth " "Node \"memory_0_mem_dq\[4\]~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885862171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dq\[5\]~synth " "Node \"memory_0_mem_dq\[5\]~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885862171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dq\[6\]~synth " "Node \"memory_0_mem_dq\[6\]~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885862171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dq\[7\]~synth " "Node \"memory_0_mem_dq\[7\]~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885862171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dqs~synth " "Node \"memory_0_mem_dqs~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885862171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_0_mem_dqs_n~synth " "Node \"memory_0_mem_dqs_n~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885862171 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1429885862171 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885862985 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "112 " "112 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1429885866506 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Instrument_Unit_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Instrument_Unit_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885867229 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885868164 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "IntrumentUnit " "Ignored assignments for entity \"IntrumentUnit\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity IntrumentUnit -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity IntrumentUnit -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity IntrumentUnit -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1429885868591 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1429885868591 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vigas/Apollo/Apollo_5/output_files/Apollo_5.map.smsg " "Generated suppressed messages file /home/vigas/Apollo/Apollo_5/output_files/Apollo_5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1429885870009 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1237 284 6 0 147 " "Adding 1237 node(s), including 284 DDIO, 6 PLL, 0 transceiver and 147 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1429885875787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429885875787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5672 " "Implemented 5672 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1429885877125 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1429885877125 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "50 " "Implemented 50 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1429885877125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4420 " "Implemented 4420 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1429885877125 ""} { "Info" "ICUT_CUT_TM_RAMS" "206 " "Implemented 206 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1429885877125 ""} { "Info" "ICUT_CUT_TM_PLLS" "6 " "Implemented 6 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1429885877125 ""} { "Info" "ICUT_CUT_TM_DLLS" "2 " "Implemented 2 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1429885877125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1429885877125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1430 " "Peak virtual memory: 1430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429885877891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 24 11:31:17 2015 " "Processing ended: Fri Apr 24 11:31:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429885877891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:59 " "Elapsed time: 00:03:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429885877891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:40 " "Total CPU time (on all processors): 00:07:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429885877891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429885877891 ""}
