Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bf4c00cad8194bd6b55358ecc528c028 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UART_tb_behav xil_defaultlib.UART_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_T_BaudGenerator_default
Compiling module xil_defaultlib.UART_T_InputRegister
Compiling module xil_defaultlib.UART_T_FSM
Compiling module xil_defaultlib.UART_T
Compiling module xil_defaultlib.UART_R_Baud16Generator
Compiling module xil_defaultlib.UART_R_MidbitGenerator
Compiling module xil_defaultlib.UART_R_FSM
Compiling module xil_defaultlib.UART_R_ShiftRegister
Compiling module xil_defaultlib.UART_R_DataOutRegister
Compiling module xil_defaultlib.UART_R
Compiling module xil_defaultlib.UART_SwitchMonitor
Compiling module xil_defaultlib.UART_txd_register
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.UART_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_tb_behav
