\appendix
\begin{appendices}
\renewcommand{\thechapter}{\Roman{chapter}}

	
	
\chapter{}\label{a1}
\begin{lstlisting}[language=Verilog, caption= tmp code template,label={label:1}] 
module sum(
	input a,b;
	output sum, cout
	);

	assign {cout, sum} = a + b;

endmodule
\end{lstlisting}


\begin{algorithm}
\caption{Tmp alg template to use.}\label{alg:cap}
\begin{algorithmic}
\Require $n \geq 0$
\Ensure $y = x^n$
\State $y \gets 1$
\State $X \gets x$
\State $N \gets n$
\While{$N \neq 0$}
\If{$N$ is even}
    \State $X \gets X \times X$
    \State $N \gets \frac{N}{2}$  \Comment{This is a comment}
\ElsIf{$N$ is odd}
    \State $y \gets y \times X$
    \State $N \gets N - 1$
\EndIf
\EndWhile
\end{algorithmic}
\end{algorithm}

\end{appendices}
