

================================================================
== Vitis HLS Report for 'add_patch_patches_parameters13'
================================================================
* Date:           Sat Aug  3 00:45:42 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.405 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      240|      240|  0.720 us|  0.720 us|  240|  240|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_316_1                     |      160|      160|        80|          -|          -|     2|        no|
        | + add_patch_perPropertyTypePP0        |       78|       78|        26|          -|          -|     3|        no|
        |  ++ add_patch_perParallelogramPP0     |       24|       24|         6|          -|          -|     4|        no|
        |   +++ add_patch_perPropertyLengthPP0  |        4|        4|         2|          -|          -|     2|        no|
        |- add_patch_perPropertyTypePP1         |       78|       78|        26|          -|          -|     3|        no|
        | + add_patch_perParallelogramPP1       |       24|       24|         6|          -|          -|     4|        no|
        |  ++ add_patch_perPropertyLengthPP1    |        4|        4|         2|          -|          -|     2|        no|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 5 
7 --> 8 
8 --> 9 7 
9 --> 10 8 
10 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%br_ln316 = br void" [patchMaker.cpp:316]   --->   Operation 11 'br' 'br_ln316' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i2 %add_ln316, void, i2 2, void" [patchMaker.cpp:316]   --->   Operation 12 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i2 %i" [patchMaker.cpp:339]   --->   Operation 13 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i, i2 0" [patchMaker.cpp:339]   --->   Operation 14 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln339_1 = zext i4 %tmp" [patchMaker.cpp:339]   --->   Operation 15 'zext' 'zext_ln339_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.70ns)   --->   "%sub_ln339 = sub i5 %zext_ln339_1, i5 %zext_ln339" [patchMaker.cpp:339]   --->   Operation 16 'sub' 'sub_ln339' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln316 = sext i5 %sub_ln339" [patchMaker.cpp:316]   --->   Operation 17 'sext' 'sext_ln316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.34ns)   --->   "%icmp_ln316 = icmp_eq  i2 %i, i2 0" [patchMaker.cpp:316]   --->   Operation 18 'icmp' 'icmp_ln316' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln316 = br i1 %icmp_ln316, void %.split12, void %.preheader.preheader" [patchMaker.cpp:316]   --->   Operation 20 'br' 'br_ln316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.43ns)   --->   "%add_ln316 = add i2 %i, i2 3" [patchMaker.cpp:316]   --->   Operation 21 'add' 'add_ln316' <Predicate = (!icmp_ln316)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln316 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [patchMaker.cpp:316]   --->   Operation 22 'specloopname' 'specloopname_ln316' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln339_2 = zext i2 %add_ln316" [patchMaker.cpp:339]   --->   Operation 23 'zext' 'zext_ln339_2' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln316, i2 0" [patchMaker.cpp:339]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln339_3 = zext i4 %tmp_s" [patchMaker.cpp:339]   --->   Operation 25 'zext' 'zext_ln339_3' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.70ns)   --->   "%sub_ln339_1 = sub i5 %zext_ln339_3, i5 %zext_ln339_2" [patchMaker.cpp:339]   --->   Operation 26 'sub' 'sub_ln339_1' <Predicate = (!icmp_ln316)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln322 = sext i5 %sub_ln339_1" [patchMaker.cpp:322]   --->   Operation 27 'sext' 'sext_ln322' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln322 = br void" [patchMaker.cpp:322]   --->   Operation 28 'br' 'br_ln322' <Predicate = (!icmp_ln316)> <Delay = 0.38>
ST_2 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln363 = br void %.preheader" [patchMaker.cpp:363]   --->   Operation 29 'br' 'br_ln363' <Predicate = (icmp_ln316)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%a = phi i2 %add_ln322, void, i2 0, void %.split12" [patchMaker.cpp:322]   --->   Operation 30 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.43ns)   --->   "%add_ln322 = add i2 %a, i2 1" [patchMaker.cpp:322]   --->   Operation 31 'add' 'add_ln322' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln339_4 = zext i2 %a" [patchMaker.cpp:339]   --->   Operation 32 'zext' 'zext_ln339_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln339 = add i6 %sext_ln322, i6 %zext_ln339_4" [patchMaker.cpp:339]   --->   Operation 33 'add' 'add_ln339' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln339_1 = add i6 %sext_ln316, i6 %zext_ln339_4" [patchMaker.cpp:339]   --->   Operation 34 'add' 'add_ln339_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.34ns)   --->   "%icmp_ln322 = icmp_eq  i2 %a, i2 3" [patchMaker.cpp:322]   --->   Operation 35 'icmp' 'icmp_ln322' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 36 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln322 = br i1 %icmp_ln322, void %.split10, void" [patchMaker.cpp:322]   --->   Operation 37 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln322 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [patchMaker.cpp:322]   --->   Operation 38 'specloopname' 'specloopname_ln322' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln328 = br void" [patchMaker.cpp:328]   --->   Operation 39 'br' 'br_ln328' <Predicate = (!icmp_ln322)> <Delay = 0.38>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln322)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%b = phi i3 %add_ln328, void, i3 0, void %.split10" [patchMaker.cpp:328]   --->   Operation 41 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.57ns)   --->   "%add_ln328 = add i3 %b, i3 1" [patchMaker.cpp:328]   --->   Operation 42 'add' 'add_ln328' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln339_2)   --->   "%shl_ln339 = shl i6 %add_ln339, i6 2" [patchMaker.cpp:339]   --->   Operation 43 'shl' 'shl_ln339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln339_2)   --->   "%zext_ln339_5 = zext i3 %b" [patchMaker.cpp:339]   --->   Operation 44 'zext' 'zext_ln339_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln339_2 = add i6 %shl_ln339, i6 %zext_ln339_5" [patchMaker.cpp:339]   --->   Operation 45 'add' 'add_ln339_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_74_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln339_2, i1 0" [patchMaker.cpp:339]   --->   Operation 46 'bitconcatenate' 'tmp_74_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln339_3)   --->   "%shl_ln339_1 = shl i6 %add_ln339_1, i6 2" [patchMaker.cpp:339]   --->   Operation 47 'shl' 'shl_ln339_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln339_3)   --->   "%zext_ln339_6 = zext i3 %b" [patchMaker.cpp:339]   --->   Operation 48 'zext' 'zext_ln339_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln339_3 = add i6 %shl_ln339_1, i6 %zext_ln339_6" [patchMaker.cpp:339]   --->   Operation 49 'add' 'add_ln339_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_76_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln339_3, i1 0" [patchMaker.cpp:328]   --->   Operation 50 'bitconcatenate' 'tmp_76_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.49ns)   --->   "%icmp_ln328 = icmp_eq  i3 %b, i3 4" [patchMaker.cpp:328]   --->   Operation 51 'icmp' 'icmp_ln328' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 52 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %icmp_ln328, void %.split8, void" [patchMaker.cpp:328]   --->   Operation 53 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln328 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [patchMaker.cpp:328]   --->   Operation 54 'specloopname' 'specloopname_ln328' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln334 = br void" [patchMaker.cpp:334]   --->   Operation 55 'br' 'br_ln334' <Predicate = (!icmp_ln328)> <Delay = 0.38>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 56 'br' 'br_ln0' <Predicate = (icmp_ln328)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.30>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%c = phi i2 %add_ln334, void %.split6, i2 0, void %.split8" [patchMaker.cpp:334]   --->   Operation 57 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.43ns)   --->   "%add_ln334 = add i2 %c, i2 1" [patchMaker.cpp:334]   --->   Operation 58 'add' 'add_ln334' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln339_7 = zext i2 %c" [patchMaker.cpp:339]   --->   Operation 59 'zext' 'zext_ln339_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln339_4 = add i7 %tmp_74_cast, i7 %zext_ln339_7" [patchMaker.cpp:339]   --->   Operation 60 'add' 'add_ln339_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln339_8 = zext i7 %add_ln339_4" [patchMaker.cpp:339]   --->   Operation 61 'zext' 'zext_ln339_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln339_8" [patchMaker.cpp:339]   --->   Operation 62 'getelementptr' 'patches_parameters_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln339_5 = add i7 %tmp_76_cast, i7 %zext_ln339_7" [patchMaker.cpp:339]   --->   Operation 63 'add' 'add_ln339_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln339_9 = zext i7 %add_ln339_5" [patchMaker.cpp:339]   --->   Operation 64 'zext' 'zext_ln339_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%patches_parameters_addr_19 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln339_9" [patchMaker.cpp:339]   --->   Operation 65 'getelementptr' 'patches_parameters_addr_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.34ns)   --->   "%icmp_ln334 = icmp_eq  i2 %c, i2 2" [patchMaker.cpp:334]   --->   Operation 66 'icmp' 'icmp_ln334' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%empty_94 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 67 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln334 = br i1 %icmp_ln334, void %.split6, void" [patchMaker.cpp:334]   --->   Operation 68 'br' 'br_ln334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (0.60ns)   --->   "%patches_parameters_load = load i7 %patches_parameters_addr" [patchMaker.cpp:339]   --->   Operation 69 'load' 'patches_parameters_load' <Predicate = (!icmp_ln334)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = (icmp_ln334)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.20>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln334 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [patchMaker.cpp:334]   --->   Operation 71 'specloopname' 'specloopname_ln334' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/2] (0.60ns)   --->   "%patches_parameters_load = load i7 %patches_parameters_addr" [patchMaker.cpp:339]   --->   Operation 72 'load' 'patches_parameters_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_6 : Operation 73 [1/1] (0.60ns)   --->   "%store_ln339 = store i32 %patches_parameters_load, i7 %patches_parameters_addr_19" [patchMaker.cpp:339]   --->   Operation 73 'store' 'store_ln339' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.43>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%a_4 = phi i2 %add_ln346, void, i2 0, void %.preheader.preheader" [patchMaker.cpp:346]   --->   Operation 75 'phi' 'a_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.43ns)   --->   "%add_ln346 = add i2 %a_4, i2 1" [patchMaker.cpp:346]   --->   Operation 76 'add' 'add_ln346' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %a_4, i2 0" [patchMaker.cpp:363]   --->   Operation 77 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i4 %tmp_7" [patchMaker.cpp:346]   --->   Operation 78 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.34ns)   --->   "%icmp_ln346 = icmp_eq  i2 %a_4, i2 3" [patchMaker.cpp:346]   --->   Operation 79 'icmp' 'icmp_ln346' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%empty_95 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 80 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln346 = br i1 %icmp_ln346, void %.split4, void" [patchMaker.cpp:346]   --->   Operation 81 'br' 'br_ln346' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln346 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [patchMaker.cpp:346]   --->   Operation 82 'specloopname' 'specloopname_ln346' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.38ns)   --->   "%br_ln352 = br void" [patchMaker.cpp:352]   --->   Operation 83 'br' 'br_ln352' <Predicate = (!icmp_ln346)> <Delay = 0.38>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln367 = ret" [patchMaker.cpp:367]   --->   Operation 84 'ret' 'ret_ln367' <Predicate = (icmp_ln346)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.70>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%b_6 = phi i3 %add_ln352, void, i3 0, void %.split4" [patchMaker.cpp:352]   --->   Operation 85 'phi' 'b_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.57ns)   --->   "%add_ln352 = add i3 %b_6, i3 1" [patchMaker.cpp:352]   --->   Operation 86 'add' 'add_ln352' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i3 %b_6" [patchMaker.cpp:363]   --->   Operation 87 'zext' 'zext_ln363' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln363 = add i5 %zext_ln346, i5 %zext_ln363" [patchMaker.cpp:363]   --->   Operation 88 'add' 'add_ln363' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln363, i1 0" [patchMaker.cpp:352]   --->   Operation 89 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i6 %tmp_26" [patchMaker.cpp:352]   --->   Operation 90 'zext' 'zext_ln352' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.49ns)   --->   "%icmp_ln352 = icmp_eq  i3 %b_6, i3 4" [patchMaker.cpp:352]   --->   Operation 91 'icmp' 'icmp_ln352' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%empty_96 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 92 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln352 = br i1 %icmp_ln352, void %.split2, void" [patchMaker.cpp:352]   --->   Operation 93 'br' 'br_ln352' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln352 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [patchMaker.cpp:352]   --->   Operation 94 'specloopname' 'specloopname_ln352' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.38ns)   --->   "%br_ln358 = br void" [patchMaker.cpp:358]   --->   Operation 95 'br' 'br_ln358' <Predicate = (!icmp_ln352)> <Delay = 0.38>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 96 'br' 'br_ln0' <Predicate = (icmp_ln352)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 1.40>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%c_5 = phi i2 %add_ln358, void %.split, i2 0, void %.split2" [patchMaker.cpp:358]   --->   Operation 97 'phi' 'c_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.43ns)   --->   "%add_ln358 = add i2 %c_5, i2 1" [patchMaker.cpp:358]   --->   Operation 98 'add' 'add_ln358' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln363_1 = zext i2 %c_5" [patchMaker.cpp:363]   --->   Operation 99 'zext' 'zext_ln363_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.70ns)   --->   "%add_ln363_1 = add i7 %zext_ln352, i7 %zext_ln363_1" [patchMaker.cpp:363]   --->   Operation 100 'add' 'add_ln363_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln363_2 = zext i7 %add_ln363_1" [patchMaker.cpp:363]   --->   Operation 101 'zext' 'zext_ln363_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln363_2" [patchMaker.cpp:363]   --->   Operation 102 'getelementptr' 'wp_parameters_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%patches_parameters_addr_18 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln363_2" [patchMaker.cpp:363]   --->   Operation 103 'getelementptr' 'patches_parameters_addr_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.34ns)   --->   "%icmp_ln358 = icmp_eq  i2 %c_5, i2 2" [patchMaker.cpp:358]   --->   Operation 104 'icmp' 'icmp_ln358' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%empty_97 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 105 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln358 = br i1 %icmp_ln358, void %.split, void" [patchMaker.cpp:358]   --->   Operation 106 'br' 'br_ln358' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [2/2] (0.69ns)   --->   "%wp_parameters_load = load i5 %wp_parameters_addr" [patchMaker.cpp:363]   --->   Operation 107 'load' 'wp_parameters_load' <Predicate = (!icmp_ln358)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 108 'br' 'br_ln0' <Predicate = (icmp_ln358)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.29>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln358 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [patchMaker.cpp:358]   --->   Operation 109 'specloopname' 'specloopname_ln358' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/2] (0.69ns)   --->   "%wp_parameters_load = load i5 %wp_parameters_addr" [patchMaker.cpp:363]   --->   Operation 110 'load' 'wp_parameters_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 111 [1/1] (0.60ns)   --->   "%store_ln363 = store i32 %wp_parameters_load, i7 %patches_parameters_addr_18" [patchMaker.cpp:363]   --->   Operation 111 'store' 'store_ln363' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', patchMaker.cpp:316) with incoming values : ('add_ln316', patchMaker.cpp:316) [5]  (0.387 ns)

 <State 2>: 1.14ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:316) with incoming values : ('add_ln316', patchMaker.cpp:316) [5]  (0 ns)
	'add' operation ('add_ln316', patchMaker.cpp:316) [15]  (0.436 ns)
	'sub' operation ('sub_ln339_1', patchMaker.cpp:339) [20]  (0.708 ns)

 <State 3>: 0.707ns
The critical path consists of the following:
	'phi' operation ('a', patchMaker.cpp:322) with incoming values : ('add_ln322', patchMaker.cpp:322) [24]  (0 ns)
	'add' operation ('add_ln339', patchMaker.cpp:339) [27]  (0.707 ns)

 <State 4>: 0.706ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:328) with incoming values : ('add_ln328', patchMaker.cpp:328) [36]  (0 ns)
	'add' operation ('add_ln339_2', patchMaker.cpp:339) [40]  (0.706 ns)

 <State 5>: 1.31ns
The critical path consists of the following:
	'phi' operation ('c', patchMaker.cpp:334) with incoming values : ('add_ln334', patchMaker.cpp:334) [53]  (0 ns)
	'add' operation ('add_ln339_4', patchMaker.cpp:339) [56]  (0.706 ns)
	'getelementptr' operation ('patches_parameters_addr', patchMaker.cpp:339) [58]  (0 ns)
	'load' operation ('patches_parameters_load', patchMaker.cpp:339) on array 'patches_parameters' [67]  (0.6 ns)

 <State 6>: 1.2ns
The critical path consists of the following:
	'load' operation ('patches_parameters_load', patchMaker.cpp:339) on array 'patches_parameters' [67]  (0.6 ns)
	'store' operation ('store_ln339', patchMaker.cpp:339) of variable 'patches_parameters_load', patchMaker.cpp:339 on array 'patches_parameters' [68]  (0.6 ns)

 <State 7>: 0.436ns
The critical path consists of the following:
	'phi' operation ('a', patchMaker.cpp:346) with incoming values : ('add_ln346', patchMaker.cpp:346) [79]  (0 ns)
	'add' operation ('add_ln346', patchMaker.cpp:346) [80]  (0.436 ns)

 <State 8>: 0.708ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:352) with incoming values : ('add_ln352', patchMaker.cpp:352) [90]  (0 ns)
	'add' operation ('add_ln363', patchMaker.cpp:363) [93]  (0.708 ns)

 <State 9>: 1.41ns
The critical path consists of the following:
	'phi' operation ('c', patchMaker.cpp:358) with incoming values : ('add_ln358', patchMaker.cpp:358) [103]  (0 ns)
	'add' operation ('add_ln363_1', patchMaker.cpp:363) [106]  (0.706 ns)
	'getelementptr' operation ('wp_parameters_addr', patchMaker.cpp:363) [108]  (0 ns)
	'load' operation ('wp_parameters_load', patchMaker.cpp:363) on array 'wp_parameters' [115]  (0.699 ns)

 <State 10>: 1.3ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load', patchMaker.cpp:363) on array 'wp_parameters' [115]  (0.699 ns)
	'store' operation ('store_ln363', patchMaker.cpp:363) of variable 'wp_parameters_load', patchMaker.cpp:363 on array 'patches_parameters' [116]  (0.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
