Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e0a7decd28de4ef787123464713f1956 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot src8_tb_behav xil_defaultlib.src8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Design_projects/PR_VER/LAB_2_BUS/CRC8/rtl/wrapper_crc8.sv" Line 1. Module wrapper_crc8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Design_projects/PR_VER/LAB_2_BUS/CRC8/rtl/crc8.sv" Line 1. Module crc8 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc8
Compiling module xil_defaultlib.wrapper_crc8
Compiling module xil_defaultlib.src8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot src8_tb_behav
