{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603758621092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603758621092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 08:30:20 2020 " "Processing started: Tue Oct 27 08:30:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603758621092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603758621092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_key -c fpga_key " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_key -c fpga_key" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603758621093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1603758621367 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting an operand key.v(45) " "Verilog HDL syntax error at key.v(45) near text \"begin\";  expecting an operand" {  } { { "key.v" "" { Text "D:/Data/Quartus_Workspace/fpga_key/key.v" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1603758621410 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"<=\", or \"=\" key.v(48) " "Verilog HDL syntax error at key.v(48) near text \":\";  expecting \"<=\", or \"=\"" {  } { { "key.v" "" { Text "D:/Data/Quartus_Workspace/fpga_key/key.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1603758621410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_POSEDGE key_posedge key.v(9) " "Verilog HDL Declaration information at key.v(9): object \"KEY_POSEDGE\" differs only in case from object \"key_posedge\" in the same scope" {  } { { "key.v" "" { Text "D:/Data/Quartus_Workspace/fpga_key/key.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603758621410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_NEGEDGE key_negedge key.v(10) " "Verilog HDL Declaration information at key.v(10): object \"KEY_NEGEDGE\" differs only in case from object \"key_negedge\" in the same scope" {  } { { "key.v" "" { Text "D:/Data/Quartus_Workspace/fpga_key/key.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603758621410 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "key key.v(1) " "Ignored design unit \"key\" at key.v(1) due to previous errors" {  } { { "key.v" "" { Text "D:/Data/Quartus_Workspace/fpga_key/key.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1603758621410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 0 0 " "Found 0 design units, including 0 entities, in source file key.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603758621411 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603758621486 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 27 08:30:21 2020 " "Processing ended: Tue Oct 27 08:30:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603758621486 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603758621486 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603758621486 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603758621486 ""}
