/*
*  ## Please DO NOT edit this file!! ##
*  This file is auto-generated from the register source files.
*  Any modifications to this file will be LOST when it is re-generated.
*
*  ----------------------------------------------------------------
*  (c) Realtek Semiconductor Corp. 2008
*
*  This file is property of Realtek Semiconductor Corp.
*  All rights reserved.
*
*  Abstract: chip register definition and API of RTL8307H
*
*  ---------------------------------------------------------------- */

#ifndef __RTL8307H_REG_STRUCT_H__
#define __RTL8307H_REG_STRUCT_H__

typedef enum rtk_reg_list_e
{

    /* Table Access */
    INDIRECT_CONTROL_FOR_8051 = 0,
    INDIRECT_DATA0_FOR_8051,
    INDIRECT_DATA1_FOR_8051,
    INDIRECT_DATA2_FOR_8051,
    INDIRECT_DATA3_FOR_8051,
    INDIRECT_DATA4_FOR_8051,
    INDIRECT_DATA5_FOR_8051,
    INDIRECT_DATA6_FOR_8051,
    INDIRECT_DATA7_FOR_8051,
    INDIRECT_DATA8_FOR_8051,
    INDIRECT_DATA9_FOR_8051 = 10,
    INDIRECT_OCCUPY_STATUS,
    INDIRECT_CONTROL_FOR_CPU,
    INDIRECT_DATA0_FOR_CPU,
    INDIRECT_DATA1_FOR_CPU,
    INDIRECT_DATA2_FOR_CPU,
    INDIRECT_DATA3_FOR_CPU,
    INDIRECT_DATA4_FOR_CPU,
    INDIRECT_DATA5_FOR_CPU,
    INDIRECT_DATA6_FOR_CPU,
    INDIRECT_DATA7_FOR_CPU = 20,
    INDIRECT_DATA8_FOR_CPU,
    INDIRECT_DATA9_FOR_CPU,
    BURST_OPERATION,
    ALE_DMY0,
    ALE_DMY1,
    ALE_DMY2,
    ALE_DMY3,
    ALE_DMY4,
    ALE_DMY5,
    ALE_DMY6 = 30,
    ALE_DMY7,
    ALE_DMY8,
    ALE_DMY9,

    /* Interface */
    GLOBAL_MAC_INTERFACE_CONTROL0,
    GLOBAL_MAC_INTERFACE_INTERNAL1,

    /* Reset */
    RESET_GLOBAL_CONTROL0,
    RESET_GLOBAL_CONTROL1,
    RESET_GLOBAL_CONTROL2,
    RESET_GLOBAL_STATUS,
    RESET_DMY = 40,

    /* SMI */
    PORT0_PROPERTY_CONFIGURE,
    PORT1_PROPERTY_CONFIGURE,
    PORT2_PROPERTY_CONFIGURE,
    PORT3_PROPERTY_CONFIGURE,
    PORT4_PROPERTY_CONFIGURE,
    PORT5_PROPERTY_CONFIGURE,
    PORT6_PROPERTY_CONFIGURE,
    PORT7_PROPERTY_CONFIGURE,
    PORT0_LINK_STATUS,
    PORT1_LINK_STATUS = 50,
    PORT2_LINK_STATUS,
    PORT3_LINK_STATUS,
    PORT4_LINK_STATUS,
    PORT5_LINK_STATUS,
    PORT6_LINK_STATUS,
    PORT7_LINK_STATUS,
    SMI_CONTROL,
    PHY_REG_ACCESS_CONTROL0,
    PHY_REG_ACCESS_CONTROL1,
    PHY_AUTO_ACCESS_MASK = 60,
    SMI_DMY,

    /* I2C */
    EXTERNAL_ACCESS_CONTROL,
    I2C_EXTERNAL_ACCESS_STATUS,
    I2C_EXTERNAL_ACCESS_ADDRESS,
    EEPROM_AUTO_DOWNLOAD_CONTROL,
    EEPROM_CODE_SIZE_ADDR,
    EEPROM_AUTODOWNLOAD_MAC_POSTION,
    EEPROM_AUTODOWNLOAD_PHY_POSTION,
    EEPROM_AUTODOWNLOAD_LUT_POSTION,
    EEPROM_STATUS_ = 70,
    CPU_INDIRECT_ACCESS_EEPROM_CONTROL,
    CPU_INDIRECT_ACCESS_EEPROM_DATA0,
    CPU_INDIRECT_ACCESS_EEPROM_DATA1,
    I2C_OCCUPY_STATUS,
    I2C_DMY,

    /* Hardware Misc */
    IO_DRIVING_ABILITY_CONTROL0,
    IO_DRIVING_ABILITY_CONTROL1,
    IO_DRIVING_ABILITY_CONTROL2,
    IO_DRIVING_ABILITY_CONTROL3,
    IO_SLEW_RATE_CONTROL0 = 80,
    IO_SLEW_RATE_CONTROL1,
    IO_SLEW_RATE_CONTROL2,
    IO_SLEW_RATE_CONTROL3,
    HARDWARE_MISC,
    DGL_DEBUG0,
    DGL_DEBUG1,
    INTERNAL_BONDING_DEBUG,
    INTERNAL_STRAPPING_DEBUG0,
    INTERNAL_READ,
    BIAS_CONTROL = 90,
    POWER_SAVING_CONTROL0,
    POWER_SAVING_CONTROL1,
    GPHY_GPIO,
    DEBUG0,
    DEBUG1,
    DEBUG2,
    DEBUG3,
    DEBUG4,
    DEBUG5,
    DEBUG6 = 100,
    DEBUG7,

    /* BIST */
    BIST_RESULT0,
    BIST_RESULT1,
    BIST_RESULT2,
    BIST_RESULT3,
    BIST_RESULT4,
    BIST_RESULT5,
    BIST_RESULT6,
    BIST_RESULT7,
    BIST_RESULT8 = 110,
    BIST_RESULT9,
    BIST_RESULT10,
    BIST_CONTROL,

    /* Chip Version */
    MODEL_REVISION_INFORMATION,
    MODEL_NAME_INFORMATION_REGSITER,
    CHIP_VERSION_ID,

    /* EFUSE */
    EFUSE_DEBUG,
    EFUSE_DATA0,
    EFUSE_DATA1,
    EFUSE_DATA2 = 120,
    EFUSE_DATA3,
    EFUSE_DATA4,
    EFUSE_DATA5,
    EFUSE_DATA6,
    EFUSE_DATA7,
    EFUSE_BACKDOOR,
    DIRECT_MAPPING_RCODE_AND_OFFSET,

    /* Port_based VLAN */
    PORT0_VLAN_CONTROL,
    PORT1_VLAN_CONTROL,
    PORT2_VLAN_CONTROL = 130,
    PORT3_VLAN_CONTROL,
    PORT4_VLAN_CONTROL,
    PORT5_VLAN_CONTROL,
    PORT6_VLAN_CONTROL,
    PORT7_VLAN_CONTROL,

    /* VLAN Decision */
    PORT0_ACCEPT_FRAME_TYPE_CONTROL,
    PORT1_ACCEPT_FRAME_TYPE_CONTROL,
    PORT2_ACCEPT_FRAME_TYPE_CONTROL,
    PORT3_ACCEPT_FRAME_TYPE_CONTROL,
    PORT4_ACCEPT_FRAME_TYPE_CONTROL = 140,
    PORT5_ACCEPT_FRAME_TYPE_CONTROL,
    PORT6_ACCEPT_FRAME_TYPE_CONTROL,
    PORT7_ACCEPT_FRAME_TYPE_CONTROL,
    PORT0_IGNORE_VLAN_TAG_CONTROL,
    PORT1_IGNORE_VLAN_TAG_CONTROL,
    PORT2_IGNORE_VLAN_TAG_CONTROL,
    PORT3_IGNORE_VLAN_TAG_CONTROL,
    PORT4_IGNORE_VLAN_TAG_CONTROL,
    PORT5_IGNORE_VLAN_TAG_CONTROL,
    PORT6_IGNORE_VLAN_TAG_CONTROL = 150,
    PORT7_IGNORE_VLAN_TAG_CONTROL,

    /* VLAN Priority Extraction */
    INNER_TAG_PRIORITY_MAP_CONTROL0,
    INNER_TAG_PRIORITY_MAP_CONTROL1,
    OUTER_TAG_PRIORITY_MAP_CONTROL0,
    OUTER_TAG_PRIORITY_MAP_CONTROL1,
    OUTER_TAG_PRIORITY_MAP_CONTROL2,
    OUTER_TAG_PRIORITY_MAP_CONTROL3,
    DSCP_PRIORITY_MAP_CONTROL0,
    DSCP_PRIORITY_MAP_CONTROL1,
    DSCP_PRIORITY_MAP_CONTROL2 = 160,
    DSCP_PRIORITY_MAP_CONTROL3,
    DSCP_PRIORITY_MAP_CONTROL4,
    DSCP_PRIORITY_MAP_CONTROL5,
    DSCP_PRIORITY_MAP_CONTROL6,
    DSCP_PRIORITY_MAP_CONTROL7,
    DSCP_PRIORITY_MAP_CONTROL8,
    DSCP_PRIORITY_MAP_CONTROL9,
    DSCP_PRIORITY_MAP_CONTROL10,
    DSCP_PRIORITY_MAP_CONTROL11,
    DSCP_PRIORITY_MAP_CONTROL12 = 170,
    DSCP_PRIORITY_MAP_CONTROL13,
    DSCP_PRIORITY_MAP_CONTROL14,
    DSCP_PRIORITY_MAP_CONTROL15,
    PRIORITY_ARBITRATION_CONTROL0,
    PRIORITY_ARBITRATION_CONTROL1,
    PORT0_PRIORITY_CONTROL,
    PORT1_PRIORITY_CONTROL,
    PORT2_PRIORITY_CONTROL,
    PORT3_PRIORITY_CONTROL,
    PORT4_PRIORITY_CONTROL = 180,
    PORT5_PRIORITY_CONTROL,
    PORT6_PRIORITY_CONTROL,
    PORT7_PRIORITY_CONTROL,
    PORT0_RX_PRIORITY_COPY_CONTROL,
    PORT1_RX_PRIORITY_COPY_CONTROL,
    PORT2_RX_PRIORITY_COPY_CONTROL,
    PORT3_RX_PRIORITY_COPY_CONTROL,
    PORT4_RX_PRIORITY_COPY_CONTROL,
    PORT5_RX_PRIORITY_COPY_CONTROL,
    PORT6_RX_PRIORITY_COPY_CONTROL = 190,
    PORT7_RX_PRIORITY_COPY_CONTROL,
    PORT0_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL,
    PORT1_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL,
    PORT2_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL,
    PORT3_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL,
    PORT4_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL,
    PORT5_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL,
    PORT6_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL,
    PORT7_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL,

    /* VLAN Table Lookup and Tag Status */
    VLAN_CONTROL = 200,
    PORT0_VLAN_INGRESS_FILTER_CONTROL,
    PORT1_VLAN_INGRESS_FILTER_CONTROL,
    PORT2_VLAN_INGRESS_FILTER_CONTROL,
    PORT3_VLAN_INGRESS_FILTER_CONTROL,
    PORT4_VLAN_INGRESS_FILTER_CONTROL,
    PORT5_VLAN_INGRESS_FILTER_CONTROL,
    PORT6_VLAN_INGRESS_FILTER_CONTROL,
    PORT7_VLAN_INGRESS_FILTER_CONTROL,
    PORT0_FORWARDING_TAG_SELECT_CONTROL,
    PORT1_FORWARDING_TAG_SELECT_CONTROL = 210,
    PORT2_FORWARDING_TAG_SELECT_CONTROL,
    PORT3_FORWARDING_TAG_SELECT_CONTROL,
    PORT4_FORWARDING_TAG_SELECT_CONTROL,
    PORT5_FORWARDING_TAG_SELECT_CONTROL,
    PORT6_FORWARDING_TAG_SELECT_CONTROL,
    PORT7_FORWARDING_TAG_SELECT_CONTROL,
    PORT0_EGRESS_TAG_STATUS_CONTROL,
    PORT1_EGRESS_TAG_STATUS_CONTROL,
    PORT2_EGRESS_TAG_STATUS_CONTROL,
    PORT3_EGRESS_TAG_STATUS_CONTROL = 220,
    PORT4_EGRESS_TAG_STATUS_CONTROL,
    PORT5_EGRESS_TAG_STATUS_CONTROL,
    PORT6_EGRESS_TAG_STATUS_CONTROL,
    PORT7_EGRESS_TAG_STATUS_CONTROL,
    PORT0_VLAN_EGRESS_FILTER_CONTROL,
    PORT1_VLAN_EGRESS_FILTER_CONTROL,
    PORT2_VLAN_EGRESS_FILTER_CONTROL,
    PORT3_VLAN_EGRESS_FILTER_CONTROL,
    PORT4_VLAN_EGRESS_FILTER_CONTROL,
    PORT5_VLAN_EGRESS_FILTER_CONTROL = 230,
    PORT6_VLAN_EGRESS_FILTER_CONTROL,
    PORT7_VLAN_EGRESS_FILTER_CONTROL,

    /* L2 Misc */
    GLOBAL_MAC_L2_MISC0,
    PORT0_L2_MISC,
    PORT1_L2_MISC,
    PORT2_L2_MISC,
    PORT3_L2_MISC,
    PORT4_L2_MISC,
    PORT5_L2_MISC,
    PORT6_L2_MISC = 240,
    PORT7_L2_MISC,

    /* Address Table Lookup */
    ADDRESS_TABLE_LOOKUP_CONTROL,
    ADDRESS_TABLE_LOOKUP_MISS_CONTROL,
    ADDRESS_TABLE_MULTICAST_CONTROL0,
    ADDRESS_TABLE_MULTICAST_CONTROL1,
    PORT0_SOURCE_PORT_FILTER,
    PORT1_SOURCE_PORT_FILTER,
    PORT2_SOURCE_PORT_FILTER,
    PORT3_SOURCE_PORT_FILTER,
    PORT4_SOURCE_PORT_FILTER = 250,
    PORT5_SOURCE_PORT_FILTER,
    PORT6_SOURCE_PORT_FILTER,
    PORT7_SOURCE_PORT_FILTER,

    /* Spanning Tree */
    SPANNING_TREE_PORT_STATE_CONTROL0,
    SPANNING_TREE_PORT_STATE_CONTROL1,
    SPANNING_TREE_PORT_STATE_CONTROL2,
    SPANNING_TREE_PORT_STATE_CONTROL3,
    SPANNING_TREE_PORT_STATE_CONTROL4,
    SPANNING_TREE_PORT_STATE_CONTROL5,
    SPANNING_TREE_PORT_STATE_CONTROL6 = 260,
    SPANNING_TREE_PORT_STATE_CONTROL7,
    SPANNING_TREE_PORT_STATE_CONTROL8,
    SPANNING_TREE_PORT_STATE_CONTROL9,
    SPANNING_TREE_PORT_STATE_CONTROL10,
    SPANNING_TREE_PORT_STATE_CONTROL11,
    SPANNING_TREE_PORT_STATE_CONTROL12,
    SPANNING_TREE_PORT_STATE_CONTROL13,
    SPANNING_TREE_PORT_STATE_CONTROL14,
    RSTP_GLOBAL,
    RSTP_PORT0 = 270,
    RSTP_PORT1,
    RSTP_PORT2,
    RSTP_PORT3,

    /* Source MAC Learning */
    SOURCE_MAC_LEARNING_CONTROL,
    ADDRESS_TABLE_FLUSH_CONTROL0,
    ADDRESS_TABLE_FLUSH_CONTROL1,
    ADDRESS_TABLE_SEARCH_CONTROL0,
    ADDRESS_TABLE_SEARCH_CONTROL1,
    ADDRESS_TABLE_SEARCH_CONTROL2,
    ADDRESS_TABLE_SEARCH_CONTROL3 = 280,
    ADDRESS_TABLE_SEARCH_RESULT,

    /* Dot1x */
    GUEST_VLAN_GLOBAL_CONTROL,
    DOT1X_NETWORK_ACCESS_RELATED_CONTROL,
    PORT0_BASED_DOT1X_CONTROL,
    PORT1_BASED_DOT1X_CONTROL,
    PORT2_BASED_DOT1X_CONTROL,
    PORT3_BASED_DOT1X_CONTROL,
    PORT4_BASED_DOT1X_CONTROL,
    PORT5_BASED_DOT1X_CONTROL,
    PORT6_BASED_DOT1X_CONTROL = 290,
    PORT7_BASED_DOT1X_CONTROL,
    PORT0_EGRESS_DOT1X_CONTROL,
    PORT1_EGRESS_DOT1X_CONTROL,
    PORT2_EGRESS_DOT1X_CONTROL,
    PORT3_EGRESS_DOT1X_CONTROL,
    PORT4_EGRESS_DOT1X_CONTROL,
    PORT5_EGRESS_DOT1X_CONTROL,
    PORT6_EGRESS_DOT1X_CONTROL,
    PORT7_EGRESS_DOT1X_CONTROL,
    PORT0_MAC_BASED_DOT1X_CONTROL = 300,
    PORT1_MAC_BASED_DOT1X_CONTROL,
    PORT2_MAC_BASED_DOT1X_CONTROL,
    PORT3_MAC_BASED_DOT1X_CONTROL,
    PORT4_MAC_BASED_DOT1X_CONTROL,
    PORT5_MAC_BASED_DOT1X_CONTROL,
    PORT6_MAC_BASED_DOT1X_CONTROL,
    PORT7_MAC_BASED_DOT1X_CONTROL,

    /* L2 Entry Number Constrain */
    MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL,
    PORT0_SOURCE_MAC_LEARNING_CONTROL,
    PORT1_SOURCE_MAC_LEARNING_CONTROL = 310,
    PORT2_SOURCE_MAC_LEARNING_CONTROL,
    PORT3_SOURCE_MAC_LEARNING_CONTROL,
    PORT4_SOURCE_MAC_LEARNING_CONTROL,
    PORT5_SOURCE_MAC_LEARNING_CONTROL,
    PORT6_SOURCE_MAC_LEARNING_CONTROL,
    PORT7_SOURCE_MAC_LEARNING_CONTROL,
    PORT0_MAC_LIMIT_CONTROL,
    PORT1_MAC_LIMIT_CONTROL,
    PORT2_MAC_LIMIT_CONTROL,
    PORT3_MAC_LIMIT_CONTROL = 320,
    PORT4_MAC_LIMIT_CONTROL,
    PORT5_MAC_LIMIT_CONTROL,
    PORT6_MAC_LIMIT_CONTROL,
    PORT7_MAC_LIMIT_CONTROL,

    /* Attack Prevention */
    ATTACK_PREVENTION_GLOBAL_CONTROL,
    DOS_LENGTH_GLOBAL_CONTROL0,
    DOS_LENGTH_GLOBAL_CONTROL1,

    /* Storm Control */
    TRAFFSTORM_SUPPRESS_BYPASS,
    TRAFFSTORM_SUPPRESS_GLOBAL,
    TRAFFSTORM_SUPPRESS_TICK_TOKEN_FORBYTE = 330,
    TRAFFSTORM_SUPPRESS_TICK_TOKEN_FORPPS,
    PORT0_TRAFFSTORM_SUPPRESS_BROADCAST_RATE,
    PORT1_TRAFFSTORM_SUPPRESS_BROADCAST_RATE,
    PORT2_TRAFFSTORM_SUPPRESS_BROADCAST_RATE,
    PORT3_TRAFFSTORM_SUPPRESS_BROADCAST_RATE,
    PORT4_TRAFFSTORM_SUPPRESS_BROADCAST_RATE,
    PORT5_TRAFFSTORM_SUPPRESS_BROADCAST_RATE,
    PORT6_TRAFFSTORM_SUPPRESS_BROADCAST_RATE,
    PORT7_TRAFFSTORM_SUPPRESS_BROADCAST_RATE,
    PORT0_TRAFFSTORM_SUPPRESS_BROADCAST_STATUS = 340,
    PORT1_TRAFFSTORM_SUPPRESS_BROADCAST_STATUS,
    PORT2_TRAFFSTORM_SUPPRESS_BROADCAST_STATUS,
    PORT3_TRAFFSTORM_SUPPRESS_BROADCAST_STATUS,
    PORT4_TRAFFSTORM_SUPPRESS_BROADCAST_STATUS,
    PORT5_TRAFFSTORM_SUPPRESS_BROADCAST_STATUS,
    PORT6_TRAFFSTORM_SUPPRESS_BROADCAST_STATUS,
    PORT7_TRAFFSTORM_SUPPRESS_BROADCAST_STATUS,
    PORT0_TRAFFSTORM_SUPPRESS_BROADCAST_CONFIGURE,
    PORT1_TRAFFSTORM_SUPPRESS_BROADCAST_CONFIGURE,
    PORT2_TRAFFSTORM_SUPPRESS_BROADCAST_CONFIGURE = 350,
    PORT3_TRAFFSTORM_SUPPRESS_BROADCAST_CONFIGURE,
    PORT4_TRAFFSTORM_SUPPRESS_BROADCAST_CONFIGURE,
    PORT5_TRAFFSTORM_SUPPRESS_BROADCAST_CONFIGURE,
    PORT6_TRAFFSTORM_SUPPRESS_BROADCAST_CONFIGURE,
    PORT7_TRAFFSTORM_SUPPRESS_BROADCAST_CONFIGURE,
    PORT0_TRAFFSTORM_SUPPRESS_MULTICAST_RATE,
    PORT1_TRAFFSTORM_SUPPRESS_MULTICAST_RATE,
    PORT2_TRAFFSTORM_SUPPRESS_MULTICAST_RATE,
    PORT3_TRAFFSTORM_SUPPRESS_MULTICAST_RATE,
    PORT4_TRAFFSTORM_SUPPRESS_MULTICAST_RATE = 360,
    PORT5_TRAFFSTORM_SUPPRESS_MULTICAST_RATE,
    PORT6_TRAFFSTORM_SUPPRESS_MULTICAST_RATE,
    PORT7_TRAFFSTORM_SUPPRESS_MULTICAST_RATE,
    PORT0_TRAFFSTORM_SUPPRESS_MULTICAST_STATUS,
    PORT1_TRAFFSTORM_SUPPRESS_MULTICAST_STATUS,
    PORT2_TRAFFSTORM_SUPPRESS_MULTICAST_STATUS,
    PORT3_TRAFFSTORM_SUPPRESS_MULTICAST_STATUS,
    PORT4_TRAFFSTORM_SUPPRESS_MULTICAST_STATUS,
    PORT5_TRAFFSTORM_SUPPRESS_MULTICAST_STATUS,
    PORT6_TRAFFSTORM_SUPPRESS_MULTICAST_STATUS = 370,
    PORT7_TRAFFSTORM_SUPPRESS_MULTICAST_STATUS,
    PORT0_TRAFFSTORM_SUPPRESS_MULTICAST_CONFIGURE,
    PORT1_TRAFFSTORM_SUPPRESS_MULTICAST_CONFIGURE,
    PORT2_TRAFFSTORM_SUPPRESS_MULTICAST_CONFIGURE,
    PORT3_TRAFFSTORM_SUPPRESS_MULTICAST_CONFIGURE,
    PORT4_TRAFFSTORM_SUPPRESS_MULTICAST_CONFIGURE,
    PORT5_TRAFFSTORM_SUPPRESS_MULTICAST_CONFIGURE,
    PORT6_TRAFFSTORM_SUPPRESS_MULTICAST_CONFIGURE,
    PORT7_TRAFFSTORM_SUPPRESS_MULTICAST_CONFIGURE,
    PORT0_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_RATE = 380,
    PORT1_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_RATE,
    PORT2_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_RATE,
    PORT3_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_RATE,
    PORT4_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_RATE,
    PORT5_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_RATE,
    PORT6_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_RATE,
    PORT7_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_RATE,
    PORT0_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_STATUS,
    PORT1_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_STATUS,
    PORT2_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_STATUS = 390,
    PORT3_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_STATUS,
    PORT4_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_STATUS,
    PORT5_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_STATUS,
    PORT6_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_STATUS,
    PORT7_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_STATUS,
    PORT0_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_CONFIGURE,
    PORT1_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_CONFIGURE,
    PORT2_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_CONFIGURE,
    PORT3_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_CONFIGURE,
    PORT4_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_CONFIGURE = 400,
    PORT5_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_CONFIGURE,
    PORT6_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_CONFIGURE,
    PORT7_TRAFFSTORM_SUPPRESS_UNKNOWN_UNICAST_CONFIGURE,

    /* Port Isolation */
    CPU_PORT_SELF_FILTERING_CONTROL,
    PORT0_PORT_ISOLATION_CONTROL,
    PORT1_PORT_ISOLATION_CONTROL,
    PORT2_PORT_ISOLATION_CONTROL,
    PORT3_PORT_ISOLATION_CONTROL,
    PORT4_PORT_ISOLATION_CONTROL,
    PORT5_PORT_ISOLATION_CONTROL = 410,
    PORT6_PORT_ISOLATION_CONTROL,
    PORT7_PORT_ISOLATION_CONTROL,

    /* EEE MAC Control */
    GLOBAL_EEE_MAC_CONTROL0,
    GLOBAL_EEE_MAC_CONTROL1,
    GLOBAL_EEE_MAC_CONTROL2,
    GLOBAL_EEE_MAC_CONTROL3,
    GLOBAL_EEE_MAC_CONTROL4,
    PORT0_HEAC_EEE_AUTO_NEGOTIATION,
    PORT1_HEAC_EEE_AUTO_NEGOTIATION,
    PORT2_HEAC_EEE_AUTO_NEGOTIATION = 420,
    PORT3_HEAC_EEE_AUTO_NEGOTIATION,
    PORT6_HEAC_EEE_AUTO_NEGOTIATION,
    HEAC_NWAY_FRAME_BITS_DEFINITION,
    PORT0_HEAC_FLOWCONTROL_LP_ADVERTISEMENT,
    PORT1_HEAC_FLOWCONTROL_LP_ADVERTISEMENT,
    PORT2_HEAC_FLOWCONTROL_LP_ADVERTISEMENT,
    PORT3_HEAC_FLOWCONTROL_LP_ADVERTISEMENT,
    PORT6_HEAC_FLOWCONTROL_LP_ADVERTISEMENT,
    PORT0_HEAC_EEE_LP_ADVERTISEMENT,
    PORT1_HEAC_EEE_LP_ADVERTISEMENT = 430,
    PORT2_HEAC_EEE_LP_ADVERTISEMENT,
    PORT3_HEAC_EEE_LP_ADVERTISEMENT,
    PORT6_HEAC_EEE_LP_ADVERTISEMENT,
    EEE_DMY0,
    EEE_DMY1,
    EEE_DMY2,
    EEE_DMY3,
    PORT0_EEE_MAC_CONTROL,
    PORT1_EEE_MAC_CONTROL,
    PORT2_EEE_MAC_CONTROL = 440,
    PORT3_EEE_MAC_CONTROL,
    PORT4_EEE_MAC_CONTROL,
    PORT5_EEE_MAC_CONTROL,
    PORT6_EEE_MAC_CONTROL,
    PORT7_EEE_MAC_CONTROL,
    PORT0_LPI_INDICATION_COUNTER0,
    PORT1_LPI_INDICATION_COUNTER0,
    PORT2_LPI_INDICATION_COUNTER0,
    PORT3_LPI_INDICATION_COUNTER0,
    PORT4_LPI_INDICATION_COUNTER0 = 450,
    PORT5_LPI_INDICATION_COUNTER0,
    PORT6_LPI_INDICATION_COUNTER0,
    PORT7_LPI_INDICATION_COUNTER0,
    PORT0_LPI_INDICATION_COUNTER1,
    PORT1_LPI_INDICATION_COUNTER1,
    PORT2_LPI_INDICATION_COUNTER1,
    PORT3_LPI_INDICATION_COUNTER1,
    PORT4_LPI_INDICATION_COUNTER1,
    PORT5_LPI_INDICATION_COUNTER1,
    PORT6_LPI_INDICATION_COUNTER1 = 460,
    PORT7_LPI_INDICATION_COUNTER1,
    PORT0_LPI_INDICATION_COUNTER2,
    PORT1_LPI_INDICATION_COUNTER2,
    PORT2_LPI_INDICATION_COUNTER2,
    PORT3_LPI_INDICATION_COUNTER2,
    PORT4_LPI_INDICATION_COUNTER2,
    PORT5_LPI_INDICATION_COUNTER2,
    PORT6_LPI_INDICATION_COUNTER2,
    PORT7_LPI_INDICATION_COUNTER2,
    PORT0_LINK_DOWN_CONTROL = 470,
    PORT1_LINK_DOWN_CONTROL,
    PORT2_LINK_DOWN_CONTROL,
    PORT3_LINK_DOWN_CONTROL,
    PORT4_LINK_DOWN_CONTROL,
    PORT5_LINK_DOWN_CONTROL,
    PORT6_LINK_DOWN_CONTROL,
    PORT7_LINK_DOWN_CONTROL,
    PORT0_EEE_PORT_DMY0,
    PORT1_EEE_PORT_DMY0,
    PORT2_EEE_PORT_DMY0 = 480,
    PORT3_EEE_PORT_DMY0,
    PORT4_EEE_PORT_DMY0,
    PORT5_EEE_PORT_DMY0,
    PORT6_EEE_PORT_DMY0,
    PORT7_EEE_PORT_DMY0,
    PORT0_EEE_PORT_DMY1,
    PORT1_EEE_PORT_DMY1,
    PORT2_EEE_PORT_DMY1,
    PORT3_EEE_PORT_DMY1,
    PORT4_EEE_PORT_DMY1 = 490,
    PORT5_EEE_PORT_DMY1,
    PORT6_EEE_PORT_DMY1,
    PORT7_EEE_PORT_DMY1,
    PORT0_EEE_PORT_DMY2,
    PORT1_EEE_PORT_DMY2,
    PORT2_EEE_PORT_DMY2,
    PORT3_EEE_PORT_DMY2,
    PORT4_EEE_PORT_DMY2,
    PORT5_EEE_PORT_DMY2,
    PORT6_EEE_PORT_DMY2 = 500,
    PORT7_EEE_PORT_DMY2,
    PORT0_EEE_PORT_DMY3,
    PORT1_EEE_PORT_DMY3,
    PORT2_EEE_PORT_DMY3,
    PORT3_EEE_PORT_DMY3,
    PORT4_EEE_PORT_DMY3,
    PORT5_EEE_PORT_DMY3,
    PORT6_EEE_PORT_DMY3,
    PORT7_EEE_PORT_DMY3,

    /* Range Check */
    L4PORT_RANGE_CHECKING_TABLE_ENTRY0_0 = 510,
    L4PORT_RANGE_CHECKING_TABLE_ENTRY0_1,
    L4PORT_RANGE_CHECKING_TABLE_ENTRY1_0,
    L4PORT_RANGE_CHECKING_TABLE_ENTRY1_1,
    L4PORT_RANGE_CHECKING_TABLE_ENTRY2_0,
    L4PORT_RANGE_CHECKING_TABLE_ENTRY2_1,
    L4PORT_RANGE_CHECKING_TABLE_ENTRY3_0,
    L4PORT_RANGE_CHECKING_TABLE_ENTRY3_1,
    VID_RANGE_CHECKING_TABLE_ENTRY0,
    VID_RANGE_CHECKING_TABLE_ENTRY1,
    VID_RANGE_CHECKING_TABLE_ENTRY2 = 520,
    VID_RANGE_CHECKING_TABLE_ENTRY3,
    VID_RANGE_CHECKING_TABLE_ENTRY4,
    VID_RANGE_CHECKING_TABLE_ENTRY5,
    VID_RANGE_CHECKING_TABLE_ENTRY6,
    VID_RANGE_CHECKING_TABLE_ENTRY7,
    IP_RANGE_CHECKING_TABLE_ENTRY0_0,
    IP_RANGE_CHECKING_TABLE_ENTRY0_1,
    IP_RANGE_CHECKING_TABLE_ENTRY0_2,
    IP_RANGE_CHECKING_TABLE_ENTRY1_0,
    IP_RANGE_CHECKING_TABLE_ENTRY1_1 = 530,
    IP_RANGE_CHECKING_TABLE_ENTRY1_2,
    IP_RANGE_CHECKING_TABLE_ENTRY2_0,
    IP_RANGE_CHECKING_TABLE_ENTRY2_1,
    IP_RANGE_CHECKING_TABLE_ENTRY2_2,
    IP_RANGE_CHECKING_TABLE_ENTRY3_0,
    IP_RANGE_CHECKING_TABLE_ENTRY3_1,
    IP_RANGE_CHECKING_TABLE_ENTRY3_2,
    IP_RANGE_CHECKING_TABLE_ENTRY4_0,
    IP_RANGE_CHECKING_TABLE_ENTRY4_1,
    IP_RANGE_CHECKING_TABLE_ENTRY4_2 = 540,
    IP_RANGE_CHECKING_TABLE_ENTRY5_0,
    IP_RANGE_CHECKING_TABLE_ENTRY5_1,
    IP_RANGE_CHECKING_TABLE_ENTRY5_2,
    IP_RANGE_CHECKING_TABLE_ENTRY6_0,
    IP_RANGE_CHECKING_TABLE_ENTRY6_1,
    IP_RANGE_CHECKING_TABLE_ENTRY6_2,
    IP_RANGE_CHECKING_TABLE_ENTRY7_0,
    IP_RANGE_CHECKING_TABLE_ENTRY7_1,
    IP_RANGE_CHECKING_TABLE_ENTRY7_2,
    SOURCE_PORT_MASK_TABLE_ENTRY0 = 550,
    SOURCE_PORT_MASK_TABLE_ENTRY1,
    SOURCE_PORT_MASK_TABLE_ENTRY2,
    SOURCE_PORT_MASK_TABLE_ENTRY3,
    PACKET_LENGTH_RANGE_CHECKING_TABLE_ENTRY0,
    PACKET_LENGTH_RANGE_CHECKING_TABLE_ENTRY1,
    PACKET_LENGTH_RANGE_CHECKING_TABLE_ENTRY2,
    PACKET_LENGTH_RANGE_CHECKING_TABLE_ENTRY3,

    /* PIE Lookup and Template Genarator */
    USER_DEFINED_TEMPLATE_CONTROL0,
    USER_DEFINED_TEMPLATE_CONTROL1,
    USER_DEFINED_TEMPLATE_CONTROL2 = 560,
    USER_DEFINED_TEMPLATE_CONTROL3,
    PIE_RESULT_REVERSE_CONTROL0,
    PIE_RESULT_REVERSE_CONTROL1,
    PIE_BLOCK_PRIORITY_CONTROL,
    PIE_RESULT_AGGREGATOR_CONTROL0,
    PIE_RESULT_AGGREGATOR_CONTROL1,
    CLEAR_ACL_CONTENT_CONTROL,

    /* ACL */
    POLICER_TABLE_CONTROL,
    CRC_ERROR_FRAME_LOOKUP_CONTROL,
    ACL_COPYTOCPU_CONTROL = 570,
    ACL_RULE_HIT_INTERRUPT_CONTROL0,
    ACL_RULE_HIT_INTERRUPT_CONTROL1,
    ACL_RULE_HIT_INTERRUPT_CONTROL2,
    ACL_RULE_HIT_INTERRUPT_CONTROL3,
    ACL_RULE_HIT_INTERRUPT_STATUS0,
    ACL_RULE_HIT_INTERRUPT_STATUS1,
    ACL_RULE_HIT_INTERRUPT_STATUS2,
    ACL_RULE_HIT_INTERRUPT_STATUS3,
    PORT0_ACL_LOOKUP_CONTROL,
    PORT1_ACL_LOOKUP_CONTROL = 580,
    PORT2_ACL_LOOKUP_CONTROL,
    PORT3_ACL_LOOKUP_CONTROL,
    PORT4_ACL_LOOKUP_CONTROL,
    PORT5_ACL_LOOKUP_CONTROL,
    PORT6_ACL_LOOKUP_CONTROL,
    PORT7_ACL_LOOKUP_CONTROL,

    /* Flow Control */
    FLOW_CONTROL_GLOBAL_CONTROL,
    SYSTEM_DROP_THRESHOLD_CONTROL,
    PUBLIC_PAGE_RX_USED_HIGH_THRESHOLD_CONTROL,
    PUBLIC_PAGE_RX_USED_LOW_THRESHOLD_CONTROL = 590,
    FLOW_CONTROL_ENABLE_DROP_PACKET_NUMBER_CONTROL,
    FLOW_CONTROL_OFF_PUBLIC_PAGE_RX_USED_DROP_ON_THRESHOLD,
    FLOW_CONTROL_OFF_PUBLIC_PAGE_RX_USED_DROP_OFF_THRESHOLD,
    PORT0_FLOW_CONTROL_ENABLE_CONTROL,
    PORT1_FLOW_CONTROL_ENABLE_CONTROL,
    PORT2_FLOW_CONTROL_ENABLE_CONTROL,
    PORT3_FLOW_CONTROL_ENABLE_CONTROL,
    PORT4_FLOW_CONTROL_ENABLE_CONTROL,
    PORT5_FLOW_CONTROL_ENABLE_CONTROL,
    PORT6_FLOW_CONTROL_ENABLE_CONTROL = 600,
    PORT7_FLOW_CONTROL_ENABLE_CONTROL,
    PORT0_FLOWCONTROL_TX_QUEUE_DROP_ENABLE_CONTROL,
    PORT1_FLOWCONTROL_TX_QUEUE_DROP_ENABLE_CONTROL,
    PORT2_FLOWCONTROL_TX_QUEUE_DROP_ENABLE_CONTROL,
    PORT3_FLOWCONTROL_TX_QUEUE_DROP_ENABLE_CONTROL,
    PORT4_FLOWCONTROL_TX_QUEUE_DROP_ENABLE_CONTROL,
    PORT5_FLOWCONTROL_TX_QUEUE_DROP_ENABLE_CONTROL,
    PORT6_FLOWCONTROL_TX_QUEUE_DROP_ENABLE_CONTROL,
    PORT7_FLOWCONTROL_TX_QUEUE_DROP_ENABLE_CONTROL,
    PORT0_RX_PAGE_HIGH_THRESHOLD_CONTROL = 610,
    PORT1_RX_PAGE_HIGH_THRESHOLD_CONTROL,
    PORT2_RX_PAGE_HIGH_THRESHOLD_CONTROL,
    PORT3_RX_PAGE_HIGH_THRESHOLD_CONTROL,
    PORT4_RX_PAGE_HIGH_THRESHOLD_CONTROL,
    PORT5_RX_PAGE_HIGH_THRESHOLD_CONTROL,
    PORT6_RX_PAGE_HIGH_THRESHOLD_CONTROL,
    PORT7_RX_PAGE_HIGH_THRESHOLD_CONTROL,
    PORT0_RX_PAGE_LOW_THRESHOLD_CONTROL,
    PORT1_RX_PAGE_LOW_THRESHOLD_CONTROL,
    PORT2_RX_PAGE_LOW_THRESHOLD_CONTROL = 620,
    PORT3_RX_PAGE_LOW_THRESHOLD_CONTROL,
    PORT4_RX_PAGE_LOW_THRESHOLD_CONTROL,
    PORT5_RX_PAGE_LOW_THRESHOLD_CONTROL,
    PORT6_RX_PAGE_LOW_THRESHOLD_CONTROL,
    PORT7_RX_PAGE_LOW_THRESHOLD_CONTROL,
    PORT0_RX_PAGE_GUARANTEE_THRESHOLD_CONTROL,
    PORT1_RX_PAGE_GUARANTEE_THRESHOLD_CONTROL,
    PORT2_RX_PAGE_GUARANTEE_THRESHOLD_CONTROL,
    PORT3_RX_PAGE_GUARANTEE_THRESHOLD_CONTROL,
    PORT4_RX_PAGE_GUARANTEE_THRESHOLD_CONTROL = 630,
    PORT5_RX_PAGE_GUARANTEE_THRESHOLD_CONTROL,
    PORT6_RX_PAGE_GUARANTEE_THRESHOLD_CONTROL,
    PORT7_RX_PAGE_GUARANTEE_THRESHOLD_CONTROL,
    PORT0_QUEUE_DROP_PAGE_THRESHOLD_CONTROL0,
    PORT1_QUEUE_DROP_PAGE_THRESHOLD_CONTROL0,
    PORT2_QUEUE_DROP_PAGE_THRESHOLD_CONTROL0,
    PORT3_QUEUE_DROP_PAGE_THRESHOLD_CONTROL0,
    PORT4_QUEUE_DROP_PAGE_THRESHOLD_CONTROL0,
    PORT5_QUEUE_DROP_PAGE_THRESHOLD_CONTROL0,
    PORT6_QUEUE_DROP_PAGE_THRESHOLD_CONTROL0 = 640,
    PORT7_QUEUE_DROP_PAGE_THRESHOLD_CONTROL0,
    PORT0_QUEUE_DROP_PAGE_THRESHOLD_CONTROL1,
    PORT1_QUEUE_DROP_PAGE_THRESHOLD_CONTROL1,
    PORT2_QUEUE_DROP_PAGE_THRESHOLD_CONTROL1,
    PORT3_QUEUE_DROP_PAGE_THRESHOLD_CONTROL1,
    PORT4_QUEUE_DROP_PAGE_THRESHOLD_CONTROL1,
    PORT5_QUEUE_DROP_PAGE_THRESHOLD_CONTROL1,
    PORT6_QUEUE_DROP_PAGE_THRESHOLD_CONTROL1,
    PORT7_QUEUE_DROP_PAGE_THRESHOLD_CONTROL1,
    PORT0_DROP_ABILITY_CONTROL = 650,
    PORT1_DROP_ABILITY_CONTROL,
    PORT2_DROP_ABILITY_CONTROL,
    PORT3_DROP_ABILITY_CONTROL,
    PORT4_DROP_ABILITY_CONTROL,
    PORT5_DROP_ABILITY_CONTROL,
    PORT6_DROP_ABILITY_CONTROL,
    PORT7_DROP_ABILITY_CONTROL,
    PORT0_FLOW_CONTROL_OFF_PORT_RX_DROP_THRESHOLD_CONTROL,
    PORT1_FLOW_CONTROL_OFF_PORT_RX_DROP_THRESHOLD_CONTROL,
    PORT2_FLOW_CONTROL_OFF_PORT_RX_DROP_THRESHOLD_CONTROL = 660,
    PORT3_FLOW_CONTROL_OFF_PORT_RX_DROP_THRESHOLD_CONTROL,
    PORT4_FLOW_CONTROL_OFF_PORT_RX_DROP_THRESHOLD_CONTROL,
    PORT5_FLOW_CONTROL_OFF_PORT_RX_DROP_THRESHOLD_CONTROL,
    PORT6_FLOW_CONTROL_OFF_PORT_RX_DROP_THRESHOLD_CONTROL,
    PORT7_FLOW_CONTROL_OFF_PORT_RX_DROP_THRESHOLD_CONTROL,
    PORT0_FLOW_CONTROL_ABILITY_FORCE_MODE_CONTROL,
    PORT1_FLOW_CONTROL_ABILITY_FORCE_MODE_CONTROL,
    PORT2_FLOW_CONTROL_ABILITY_FORCE_MODE_CONTROL,
    PORT3_FLOW_CONTROL_ABILITY_FORCE_MODE_CONTROL,
    PORT4_FLOW_CONTROL_ABILITY_FORCE_MODE_CONTROL = 670,
    PORT5_FLOW_CONTROL_ABILITY_FORCE_MODE_CONTROL,
    PORT6_FLOW_CONTROL_ABILITY_FORCE_MODE_CONTROL,
    PORT7_FLOW_CONTROL_ABILITY_FORCE_MODE_CONTROL,
    PORT0_RX_PAGE_DROP_HIGH_THRESHOLD_CONTROL,
    PORT1_RX_PAGE_DROP_HIGH_THRESHOLD_CONTROL,
    PORT2_RX_PAGE_DROP_HIGH_THRESHOLD_CONTROL,
    PORT3_RX_PAGE_DROP_HIGH_THRESHOLD_CONTROL,
    PORT4_RX_PAGE_DROP_HIGH_THRESHOLD_CONTROL,
    PORT5_RX_PAGE_DROP_HIGH_THRESHOLD_CONTROL,
    PORT6_RX_PAGE_DROP_HIGH_THRESHOLD_CONTROL = 680,
    PORT7_RX_PAGE_DROP_HIGH_THRESHOLD_CONTROL,
    PORT0_RX_PAGE_DROP_LOW_THRESHOLD_CONTROL,
    PORT1_RX_PAGE_DROP_LOW_THRESHOLD_CONTROL,
    PORT2_RX_PAGE_DROP_LOW_THRESHOLD_CONTROL,
    PORT3_RX_PAGE_DROP_LOW_THRESHOLD_CONTROL,
    PORT4_RX_PAGE_DROP_LOW_THRESHOLD_CONTROL,
    PORT5_RX_PAGE_DROP_LOW_THRESHOLD_CONTROL,
    PORT6_RX_PAGE_DROP_LOW_THRESHOLD_CONTROL,
    PORT7_RX_PAGE_DROP_LOW_THRESHOLD_CONTROL,

    /* Remarking */
    INNER_TAG_PRIORITY_REMARKING_TABLE_CONTROL0 = 690,
    INNER_TAG_PRIORITY_REMARKING_TABLE_CONTROL1,
    OUTER_TAG_PRIORITY_AND_DEI_REMARKING_TABLE_CONTROL0,
    OUTER_TAG_PRIORITY_AND_DEI_REMARKING_TABLE_CONTROL1,
    DSCP_REMARKING_TABLE_CONTROL0,
    DSCP_REMARKING_TABLE_CONTROL1,
    DSCP_REMARKING_TABLE_CONTROL2,
    DSCP_REMARKING_TABLE_CONTROL3,
    PORT0_PRIORITY_REMARKING_CONTROL,
    PORT1_PRIORITY_REMARKING_CONTROL,
    PORT2_PRIORITY_REMARKING_CONTROL = 700,
    PORT3_PRIORITY_REMARKING_CONTROL,
    PORT4_PRIORITY_REMARKING_CONTROL,
    PORT5_PRIORITY_REMARKING_CONTROL,
    PORT6_PRIORITY_REMARKING_CONTROL,
    PORT7_PRIORITY_REMARKING_CONTROL,

    /* Ingress and Egress Bandwidth Control */
    INGRESS_BANDWIDTH_CONTROL_DROP_THRESHOLD_GLOBAL_CONTROL,
    PORT0_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL0,
    PORT1_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL0,
    PORT2_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL0,
    PORT3_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL0 = 710,
    PORT4_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL0,
    PORT5_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL0,
    PORT6_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL0,
    PORT7_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL0,
    PORT0_INGRESS_BANDWIDTH_RATE_CONTROL0,
    PORT1_INGRESS_BANDWIDTH_RATE_CONTROL0,
    PORT2_INGRESS_BANDWIDTH_RATE_CONTROL0,
    PORT3_INGRESS_BANDWIDTH_RATE_CONTROL0,
    PORT4_INGRESS_BANDWIDTH_RATE_CONTROL0,
    PORT5_INGRESS_BANDWIDTH_RATE_CONTROL0 = 720,
    PORT6_INGRESS_BANDWIDTH_RATE_CONTROL0,
    PORT7_INGRESS_BANDWIDTH_RATE_CONTROL0,
    PORT0_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL1,
    PORT1_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL1,
    PORT2_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL1,
    PORT3_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL1,
    PORT4_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL1,
    PORT5_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL1,
    PORT6_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL1,
    PORT7_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL1 = 730,
    PORT0_INGRESS_BANDWIDTH_RATE_CONTROL1,
    PORT1_INGRESS_BANDWIDTH_RATE_CONTROL1,
    PORT2_INGRESS_BANDWIDTH_RATE_CONTROL1,
    PORT3_INGRESS_BANDWIDTH_RATE_CONTROL1,
    PORT4_INGRESS_BANDWIDTH_RATE_CONTROL1,
    PORT5_INGRESS_BANDWIDTH_RATE_CONTROL1,
    PORT6_INGRESS_BANDWIDTH_RATE_CONTROL1,
    PORT7_INGRESS_BANDWIDTH_RATE_CONTROL1,
    PORT0_INGRESS_BANDWIDTH_ALGORITHM_CONTROL,
    PORT1_INGRESS_BANDWIDTH_ALGORITHM_CONTROL = 740,
    PORT2_INGRESS_BANDWIDTH_ALGORITHM_CONTROL,
    PORT3_INGRESS_BANDWIDTH_ALGORITHM_CONTROL,
    PORT4_INGRESS_BANDWIDTH_ALGORITHM_CONTROL,
    PORT5_INGRESS_BANDWIDTH_ALGORITHM_CONTROL,
    PORT6_INGRESS_BANDWIDTH_ALGORITHM_CONTROL,
    PORT7_INGRESS_BANDWIDTH_ALGORITHM_CONTROL,
    PORT0_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL0,
    PORT1_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL0,
    PORT2_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL0,
    PORT3_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL0 = 750,
    PORT4_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL0,
    PORT5_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL0,
    PORT6_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL0,
    PORT7_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL0,
    PORT0_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL1,
    PORT1_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL1,
    PORT2_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL1,
    PORT3_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL1,
    PORT4_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL1,
    PORT5_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL1 = 760,
    PORT6_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL1,
    PORT7_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL1,
    PORT0_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL0,
    PORT1_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL0,
    PORT2_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL0,
    PORT3_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL0,
    PORT4_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL0,
    PORT5_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL0,
    PORT6_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL0,
    PORT7_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL0 = 770,
    PORT0_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL1,
    PORT1_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL1,
    PORT2_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL1,
    PORT3_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL1,
    PORT4_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL1,
    PORT5_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL1,
    PORT6_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL1,
    PORT7_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL1,

    /* Queue Management and Queue Schedule */
    LEAKY_BUKET_SYSTEM_CONTROL,
    LEAKY_BUKET_SYSTEM_COUNTER_CONTROL = 780,
    PORT_LEAKY_BUKET_CONTROL,
    PORT0_Q0_SCHEDULER_BUCKET_CONTROL0,
    PORT1_Q0_SCHEDULER_BUCKET_CONTROL0,
    PORT2_Q0_SCHEDULER_BUCKET_CONTROL0,
    PORT3_Q0_SCHEDULER_BUCKET_CONTROL0,
    PORT4_Q0_SCHEDULER_BUCKET_CONTROL0,
    PORT5_Q0_SCHEDULER_BUCKET_CONTROL0,
    PORT6_Q0_SCHEDULER_BUCKET_CONTROL0,
    PORT7_Q0_SCHEDULER_BUCKET_CONTROL0,
    PORT0_Q0_SCHEDULER_BUCKET_CONTROL1 = 790,
    PORT1_Q0_SCHEDULER_BUCKET_CONTROL1,
    PORT2_Q0_SCHEDULER_BUCKET_CONTROL1,
    PORT3_Q0_SCHEDULER_BUCKET_CONTROL1,
    PORT4_Q0_SCHEDULER_BUCKET_CONTROL1,
    PORT5_Q0_SCHEDULER_BUCKET_CONTROL1,
    PORT6_Q0_SCHEDULER_BUCKET_CONTROL1,
    PORT7_Q0_SCHEDULER_BUCKET_CONTROL1,
    PORT0_Q0_SCHEDULER_BUCKET_CONTROL2,
    PORT1_Q0_SCHEDULER_BUCKET_CONTROL2,
    PORT2_Q0_SCHEDULER_BUCKET_CONTROL2 = 800,
    PORT3_Q0_SCHEDULER_BUCKET_CONTROL2,
    PORT4_Q0_SCHEDULER_BUCKET_CONTROL2,
    PORT5_Q0_SCHEDULER_BUCKET_CONTROL2,
    PORT6_Q0_SCHEDULER_BUCKET_CONTROL2,
    PORT7_Q0_SCHEDULER_BUCKET_CONTROL2,
    PORT0_Q1_SCHEDULER_BUCKET_CONTROL0,
    PORT1_Q1_SCHEDULER_BUCKET_CONTROL0,
    PORT2_Q1_SCHEDULER_BUCKET_CONTROL0,
    PORT3_Q1_SCHEDULER_BUCKET_CONTROL0,
    PORT4_Q1_SCHEDULER_BUCKET_CONTROL0 = 810,
    PORT5_Q1_SCHEDULER_BUCKET_CONTROL0,
    PORT6_Q1_SCHEDULER_BUCKET_CONTROL0,
    PORT7_Q1_SCHEDULER_BUCKET_CONTROL0,
    PORT0_Q1_SCHEDULER_BUCKET_CONTROL1,
    PORT1_Q1_SCHEDULER_BUCKET_CONTROL1,
    PORT2_Q1_SCHEDULER_BUCKET_CONTROL1,
    PORT3_Q1_SCHEDULER_BUCKET_CONTROL1,
    PORT4_Q1_SCHEDULER_BUCKET_CONTROL1,
    PORT5_Q1_SCHEDULER_BUCKET_CONTROL1,
    PORT6_Q1_SCHEDULER_BUCKET_CONTROL1 = 820,
    PORT7_Q1_SCHEDULER_BUCKET_CONTROL1,
    PORT0_Q1_SCHEDULER_BUCKET_CONTROL2,
    PORT1_Q1_SCHEDULER_BUCKET_CONTROL2,
    PORT2_Q1_SCHEDULER_BUCKET_CONTROL2,
    PORT3_Q1_SCHEDULER_BUCKET_CONTROL2,
    PORT4_Q1_SCHEDULER_BUCKET_CONTROL2,
    PORT5_Q1_SCHEDULER_BUCKET_CONTROL2,
    PORT6_Q1_SCHEDULER_BUCKET_CONTROL2,
    PORT7_Q1_SCHEDULER_BUCKET_CONTROL2,
    PORT0_Q2_SCHEDULER_BUCKET_CONTROL0 = 830,
    PORT1_Q2_SCHEDULER_BUCKET_CONTROL0,
    PORT2_Q2_SCHEDULER_BUCKET_CONTROL0,
    PORT3_Q2_SCHEDULER_BUCKET_CONTROL0,
    PORT4_Q2_SCHEDULER_BUCKET_CONTROL0,
    PORT5_Q2_SCHEDULER_BUCKET_CONTROL0,
    PORT6_Q2_SCHEDULER_BUCKET_CONTROL0,
    PORT7_Q2_SCHEDULER_BUCKET_CONTROL0,
    PORT0_Q2_SCHEDULER_BUCKET_CONTROL1,
    PORT1_Q2_SCHEDULER_BUCKET_CONTROL1,
    PORT2_Q2_SCHEDULER_BUCKET_CONTROL1 = 840,
    PORT3_Q2_SCHEDULER_BUCKET_CONTROL1,
    PORT4_Q2_SCHEDULER_BUCKET_CONTROL1,
    PORT5_Q2_SCHEDULER_BUCKET_CONTROL1,
    PORT6_Q2_SCHEDULER_BUCKET_CONTROL1,
    PORT7_Q2_SCHEDULER_BUCKET_CONTROL1,
    PORT0_Q2_SCHEDULER_BUCKET_CONTROL2,
    PORT1_Q2_SCHEDULER_BUCKET_CONTROL2,
    PORT2_Q2_SCHEDULER_BUCKET_CONTROL2,
    PORT3_Q2_SCHEDULER_BUCKET_CONTROL2,
    PORT4_Q2_SCHEDULER_BUCKET_CONTROL2 = 850,
    PORT5_Q2_SCHEDULER_BUCKET_CONTROL2,
    PORT6_Q2_SCHEDULER_BUCKET_CONTROL2,
    PORT7_Q2_SCHEDULER_BUCKET_CONTROL2,
    PORT0_Q3_SCHEDULER_BUCKET_CONTROL0,
    PORT1_Q3_SCHEDULER_BUCKET_CONTROL0,
    PORT2_Q3_SCHEDULER_BUCKET_CONTROL0,
    PORT3_Q3_SCHEDULER_BUCKET_CONTROL0,
    PORT4_Q3_SCHEDULER_BUCKET_CONTROL0,
    PORT5_Q3_SCHEDULER_BUCKET_CONTROL0,
    PORT6_Q3_SCHEDULER_BUCKET_CONTROL0 = 860,
    PORT7_Q3_SCHEDULER_BUCKET_CONTROL0,
    PORT0_Q3_SCHEDULER_BUCKET_CONTROL1,
    PORT1_Q3_SCHEDULER_BUCKET_CONTROL1,
    PORT2_Q3_SCHEDULER_BUCKET_CONTROL1,
    PORT3_Q3_SCHEDULER_BUCKET_CONTROL1,
    PORT4_Q3_SCHEDULER_BUCKET_CONTROL1,
    PORT5_Q3_SCHEDULER_BUCKET_CONTROL1,
    PORT6_Q3_SCHEDULER_BUCKET_CONTROL1,
    PORT7_Q3_SCHEDULER_BUCKET_CONTROL1,
    PORT0_Q3_SCHEDULER_BUCKET_CONTROL2 = 870,
    PORT1_Q3_SCHEDULER_BUCKET_CONTROL2,
    PORT2_Q3_SCHEDULER_BUCKET_CONTROL2,
    PORT3_Q3_SCHEDULER_BUCKET_CONTROL2,
    PORT4_Q3_SCHEDULER_BUCKET_CONTROL2,
    PORT5_Q3_SCHEDULER_BUCKET_CONTROL2,
    PORT6_Q3_SCHEDULER_BUCKET_CONTROL2,
    PORT7_Q3_SCHEDULER_BUCKET_CONTROL2,
    PORT0_BANDWITH_CONTROL,
    PORT1_BANDWITH_CONTROL,
    PORT2_BANDWITH_CONTROL = 880,
    PORT3_BANDWITH_CONTROL,
    PORT4_BANDWITH_CONTROL,
    PORT5_BANDWITH_CONTROL,
    PORT6_BANDWITH_CONTROL,
    PORT7_BANDWITH_CONTROL,
    PORT0_BANDWITH_CURRENT_TOKEN_CONTROL,
    PORT1_BANDWITH_CURRENT_TOKEN_CONTROL,
    PORT2_BANDWITH_CURRENT_TOKEN_CONTROL,
    PORT3_BANDWITH_CURRENT_TOKEN_CONTROL,
    PORT4_BANDWITH_CURRENT_TOKEN_CONTROL = 890,
    PORT5_BANDWITH_CURRENT_TOKEN_CONTROL,
    PORT6_BANDWITH_CURRENT_TOKEN_CONTROL,
    PORT7_BANDWITH_CURRENT_TOKEN_CONTROL,
    PORT0_QUEUE_SCHEDULE_CONTROL,
    PORT1_QUEUE_SCHEDULE_CONTROL,
    PORT2_QUEUE_SCHEDULE_CONTROL,
    PORT3_QUEUE_SCHEDULE_CONTROL,
    PORT4_QUEUE_SCHEDULE_CONTROL,
    PORT5_QUEUE_SCHEDULE_CONTROL,
    PORT6_QUEUE_SCHEDULE_CONTROL = 900,
    PORT7_QUEUE_SCHEDULE_CONTROL,
    PORT0_QUEUE_0_PACKET_NUMBER_COUNTER,
    PORT1_QUEUE_0_PACKET_NUMBER_COUNTER,
    PORT2_QUEUE_0_PACKET_NUMBER_COUNTER,
    PORT3_QUEUE_0_PACKET_NUMBER_COUNTER,
    PORT4_QUEUE_0_PACKET_NUMBER_COUNTER,
    PORT5_QUEUE_0_PACKET_NUMBER_COUNTER,
    PORT6_QUEUE_0_PACKET_NUMBER_COUNTER,
    PORT7_QUEUE_0_PACKET_NUMBER_COUNTER,
    PORT0_QUEUE_1_PACKET_NUMBER_COUNTER = 910,
    PORT1_QUEUE_1_PACKET_NUMBER_COUNTER,
    PORT2_QUEUE_1_PACKET_NUMBER_COUNTER,
    PORT3_QUEUE_1_PACKET_NUMBER_COUNTER,
    PORT4_QUEUE_1_PACKET_NUMBER_COUNTER,
    PORT5_QUEUE_1_PACKET_NUMBER_COUNTER,
    PORT6_QUEUE_1_PACKET_NUMBER_COUNTER,
    PORT7_QUEUE_1_PACKET_NUMBER_COUNTER,
    PORT0_QUEUE_2_PACKET_NUMBER_COUNTER,
    PORT1_QUEUE_2_PACKET_NUMBER_COUNTER,
    PORT2_QUEUE_2_PACKET_NUMBER_COUNTER = 920,
    PORT3_QUEUE_2_PACKET_NUMBER_COUNTER,
    PORT4_QUEUE_2_PACKET_NUMBER_COUNTER,
    PORT5_QUEUE_2_PACKET_NUMBER_COUNTER,
    PORT6_QUEUE_2_PACKET_NUMBER_COUNTER,
    PORT7_QUEUE_2_PACKET_NUMBER_COUNTER,
    PORT0_QUEUE_3_PACKET_NUMBER_COUNTER,
    PORT1_QUEUE_3_PACKET_NUMBER_COUNTER,
    PORT2_QUEUE_3_PACKET_NUMBER_COUNTER,
    PORT3_QUEUE_3_PACKET_NUMBER_COUNTER,
    PORT4_QUEUE_3_PACKET_NUMBER_COUNTER = 930,
    PORT5_QUEUE_3_PACKET_NUMBER_COUNTER,
    PORT6_QUEUE_3_PACKET_NUMBER_COUNTER,
    PORT7_QUEUE_3_PACKET_NUMBER_COUNTER,

    /* Mirroring */
    TRAFFIC_MIRROR_CONTROL0,
    TRAFFIC_MIRROR_CONTROL1,
    TRAFFIC_MIRROR_CONTROL2,
    MIRROR_PORT_EGRESS_FILTER_CONTROL,
    TRAFFIC_MIRROR_SAMPLE_CONTROL,
    TRAFFIC_MIRROR_SAMPLE_STATISTIC,

    /* Packet Parser */
    CPU_TAG_CONTROL = 940,
    PACKET_PARSER_PID_CONTROL_REGIST,
    PACKET_PARSER_LAYER2_TYPE_CONTROL,
    PORT_MAXLEN_CONTROL,
    PORT5_MAXLEN_CONTROL,
    PORT6_MAXLEN_CONTROL,
    PORT7_MAXLEN_CONTROL,
    PORT0_PACKET_PARSER_CONTROL,
    PORT1_PACKET_PARSER_CONTROL,
    PORT2_PACKET_PARSER_CONTROL,
    PORT3_PACKET_PARSER_CONTROL = 950,
    PORT4_PACKET_PARSER_CONTROL,
    PORT5_PACKET_PARSER_CONTROL,
    PORT6_PACKET_PARSER_CONTROL,
    PORT7_PACKET_PARSER_CONTROL,
    SWITCH_OWN_IP_ADDRESS,
    PORT0_CHECKSUM_ERROR_CONTROL,
    PORT1_CHECKSUM_ERROR_CONTROL,
    PORT2_CHECKSUM_ERROR_CONTROL,
    PORT3_CHECKSUM_ERROR_CONTROL,
    PORT4_CHECKSUM_ERROR_CONTROL = 960,
    PORT5_CHECKSUM_ERROR_CONTROL,
    PORT6_CHECKSUM_ERROR_CONTROL,
    PORT7_CHECKSUM_ERROR_CONTROL,
    PORT0_DROP_REASON,
    PORT1_DROP_REASON,
    PORT2_DROP_REASON,
    PORT3_DROP_REASON,
    PORT4_DROP_REASON,
    PORT5_DROP_REASON,
    PORT6_DROP_REASON = 970,
    PORT7_DROP_REASON,

    /* ALE Misc */
    IGMP_MLD_CONTROL,
    OPTION_HEADER_TRAP_CONTROL,
    CFI_CONTROL,
    ARP_CONTROL,
    IGMP_CONTROL,

    /* RMA */
    RMA_CONTROL0,
    RMA_CONTROL1,
    RMA_CONTROL2,
    RMA_CONTROL3 = 980,
    RMA_CONTROL4,

    /* TX Modification */
    CPU_PORT_TX_TAG_CONTROL,
    PORT0_TX_TAG_CONTROL0,
    PORT1_TX_TAG_CONTROL0,
    PORT2_TX_TAG_CONTROL0,
    PORT3_TX_TAG_CONTROL0,
    PORT4_TX_TAG_CONTROL0,
    PORT5_TX_TAG_CONTROL0,
    PORT6_TX_TAG_CONTROL0,
    PORT7_TX_TAG_CONTROL0 = 990,
    PORT0_TX_TAG_CONTROL1,
    PORT1_TX_TAG_CONTROL1,
    PORT2_TX_TAG_CONTROL1,
    PORT3_TX_TAG_CONTROL1,
    PORT4_TX_TAG_CONTROL1,
    PORT5_TX_TAG_CONTROL1,
    PORT6_TX_TAG_CONTROL1,
    PORT7_TX_TAG_CONTROL1,
    PORT0_TX_TAG_CONTROL2,
    PORT1_TX_TAG_CONTROL2 = 1000,
    PORT2_TX_TAG_CONTROL2,
    PORT3_TX_TAG_CONTROL2,
    PORT4_TX_TAG_CONTROL2,
    PORT5_TX_TAG_CONTROL2,
    PORT6_TX_TAG_CONTROL2,
    PORT7_TX_TAG_CONTROL2,

    /* CPU Releated */
    CPU_8051_RESET,
    DMA_CONTROL,
    DESTINATION_MEMORY_ADDRESS,
    SOURCE_MEMORY_ADDRESS = 1010,
    DATA_LENGTH_,
    CPU_FREQUENCY,
    INTERNAL_MEMORY_CONTROL,
    INTERNAL_MEMORY_DATA0,
    INTERNAL_MEMORY_DATA1,
    SWITCHACCESS_ADDRESS,
    SWITCHACCESS_DATA,
    SWITCHACCESS_CONTROL,
    IROM_ACCESS_ADDRESS,
    IROM_ACCESS_DATA = 1020,
    IROM_ACCESS_CONTROL,
    SPI_CONTROLLER_GLOBAL,
    SPI_RIMODE_CONTROL,
    SPI_SMODE_CONTROL,
    SPI_SMODE_ADDRESS,
    SPI_SMODE_DATA0,
    SPI_SMODE_DATA1,
    SPI_SMODE_DATA2,
    SPI_SMODE_DATA3,
    CPU_INTERRUPT_PS2LVL = 1030,
    WATCH_DOG_CONTROL,
    WATCH_DOG_THRESHOLD,
    WATCH_DOG_COUNTER,

    /* RLDP */
    RTKPP_RANDOM_NUMBER_CONTROL0,
    RTKPP_RANDOM_NUMBER_CONTROL1,
    RTKPP_RANDOM_NUMBER_CONTROL2,
    RLDP_LOOP_STATE_RETRY_CONTROL,
    RLDP_CHECK_STATE_RETRY_CONTROL,
    RLDP_ENABLE_PORT_MASK_CONTROL,
    RLDP_LOOP_PORT_MASK_CONTROL = 1040,
    RLDP_GLOBAL_CONTROL,
    TX_DISABLE_GLOBAL_CONTROL,
    RX_DISABLE_GLOBAL_CONTROL,
    PORT0_LOOP_PORT,
    PORT1_LOOP_PORT,
    PORT2_LOOP_PORT,
    PORT3_LOOP_PORT,
    PORT4_LOOP_PORT,
    PORT5_LOOP_PORT,
    PORT6_LOOP_PORT = 1050,
    SWITCH_OWN_MAC_CONTROL0,
    SWITCH_OWN_MAC_CONTROL1,
    EXTRA_PORT_DEBUG_CONTROL,
    SIMPLE_PACKET_GENERATOR_CONTROL0,
    SIMPLE_PACKET_GENERATOR_CONTROL1,
    SIMPLE_PACKET_GENERATOR_CONTROL2,
    SIMPLE_PACKET_GENERATOR_CONTROL3,
    SIMPLE_PACKET_GENERATOR_CONTROL4,
    SIMPLE_PACKET_GENERATOR_CONTROL5,
    SIMPLE_PACKET_GENERATOR_CONTROL6 = 1060,
    SIMPLE_PACKET_GENERATOR_CONTROL7,
    SIMPLE_PACKET_GENERATOR_CONTROL8,
    SIMPLE_PACKET_GENERATOR_CONTROL9,

    /* MIB Counter */
    MIB_COUNTER_CONTROL0,
    MIB_COUNTER_CONTROL1,
    MIB_COUNTER_CONTROL2,
    INDIRECT_ACCESS_MIB_COUNTER_CONTROL,
    INDIRECT_ACCESS_MIB_COUNTER_DATA0,
    INDIRECT_ACCESS_MIB_COUNTER_DATA1,
    QUEUE_MIB_COUNTER_COUNT_TYPE_SELECTION = 1070,
    GLOBAL_MIB_COUNTER_OVERFLOW_FLAG,
    SYSTEM_MIB_COUNTER_OVERFLOW_FLAG,
    PORT0_MIBCOUNTER_OVERFLOW_FLAG0,
    PORT0_MIBCOUNTER_OVERFLOW_FLAG1,
    PORT1_MIBCOUNTER_OVERFLOW_FLAG0,
    PORT1_MIBCOUNTER_OVERFLOW_FLAG1,
    PORT2_MIBCOUNTER_OVERFLOW_FLAG0,
    PORT2_MIBCOUNTER_OVERFLOW_FLAG1,
    PORT3_MIBCOUNTER_OVERFLOW_FLAG0,
    PORT3_MIBCOUNTER_OVERFLOW_FLAG1 = 1080,
    PORT4_MIBCOUNTER_OVERFLOW_FLAG0,
    PORT4_MIBCOUNTER_OVERFLOW_FLAG1,
    PORT5_MIBCOUNTER_OVERFLOW_FLAG0,
    PORT5_MIBCOUNTER_OVERFLOW_FLAG1,
    PORT6_MIBCOUNTER_OVERFLOW_FLAG0,
    PORT6_MIBCOUNTER_OVERFLOW_FLAG1,
    PORT7_MIBCOUNTER_OVERFLOW_FLAG0,
    PORT7_MIBCOUNTER_OVERFLOW_FLAG1,
    TEST_MODE_TRIGGER,
    TEST_MODE_WRITE_DATA0 = 1090,
    TEST_MODE_WRITE_DATA1,
    TEST_MODE_READ_DATA0,
    TEST_MODE_READ_DATA1,

    /* GPIO */
    GPIO_FUNCSELECT_DIRECTR_DATA_REG,
    GPIO_INT_STATUS_MASK_MODE,

    /* Interrupt */
    SWITCH_INTERRUPT_GLOBAL_CONTROL0,
    PACKET_DROP_INTERRUPT_CONTROL0,
    PACKET_DROP_INTERRUPT_CONTROL1,
    MISC_INTERRUPT_CONTROL,
    SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS = 1100,
    PACKET_DROP_INTERRUPT_STATUS0,
    PACKET_DROP_INTERRUPT_STATUS1,
    MISC_INTERRUPT_STATUS,
    SWITCH_INTERRUPT_MODE_8051EVENT,
    LINK_CHANGE_INTERRUPT_CONTROL,
    SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL,
    LINK_CHANGE_INTERRUPT_STATUS,
    SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS,

    /* WOL */
    WOL_GLOBAL_CONTROL,
    WOL_CONTROL = 1110,
    WPF_CRC_MATCH0,
    WAKEUP_FRAME_MASK0_0,
    WAKEUP_FRAME_MASK0_1,
    WAKEUP_FRAME_MASK0_2,
    WAKEUP_FRAME_MASK0_3,
    WAKEUP_FRAME_MASK1_0,
    WAKEUP_FRAME_MASK1_1,
    WAKEUP_FRAME_MASK1_2,
    WAKEUP_FRAME_MASK1_3,
    LSB_NODE_ID_1 = 1120,
    HSB_NODE_ID_1,
    LSB_NODE_ID_2,
    HSB_NODE_ID_2,
    LSB_NODE_ID_3,
    HSB_NODE_ID_3,

    /* LED */
    LED_CONTROL0,
    LED_STATUS_CONTROL0,

    /* NIC */
    NIC_GLOBAL_CONTROL,
    TXSTOP_ADDRESS,
    RXSTOP_ADDRESS = 1130,
    RX_BUFFER_RECEIVED_DATA_LENGTH,
    TX_BUFFER_AVAILABLE_FREE_SPACE,
    RX_COMMAND,
    TX_COMMAND,
    NIC_INTERRUPT_STATUS,
    NIC_INTERRUPT_MASK,
    RX_CONTROL,
    TX_CONTROL,
    CPU_RX_CURRENT_PACKET,
    CPU_TX_CURRENT_PACKET = 1140,
    MULTICAST_HASH0,
    MULTICAST_HASH1,
    MULTICAST_HASH2,
    MULTICAST_HASH3,
    MULTICAST_HASH4,
    MULTICAST_HASH5,
    MULTICAST_HASH6,
    MULTICAST_HASH7,
    PHYSICAL_ADDRESS_HASH0,
    PHYSICAL_ADDRESS_HASH1 = 1150,
    PHYSICAL_ADDRESS_HASH2,
    PHYSICAL_ADDRESS_HASH3,
    PHYSICAL_ADDRESS_HASH4,
    PHYSICAL_ADDRESS_HASH5,
    PHYSICAL_ADDRESS_HASH6,
    PHYSICAL_ADDRESS_HASH7,
    SRXCURPKTR,
    STXCURPKTR,
    TXPKTLENR,
    STXCURUNITR = 1160,

    /* ALE Related Diagnostic */
    ALE_TEST_MODE_CONTROL,
    HEADER_STAMP_BEFORE_CR0,
    HEADER_STAMP_BEFORE_CR1,
    HEADER_STAMP_BEFORE_CR2,
    HEADER_STAMP_BEFORE_CR3,
    HEADER_STAMP_BEFORE_CR4,
    HEADER_STAMP_BEFORE_CR5,
    HEADER_STAMP_BEFORE_CR6,
    HEADER_STAMP_BEFORE_CR7,
    HEADER_STAMP_BEFORE_CR8 = 1170,
    HEADER_STAMP_BEFORE_CR9,
    HEADER_STAMP_BEFORE_CR10,
    HEADER_STAMP_BEFORE_CR11,
    PACKET_MODIFICATION_INFORMATION_CR0,
    PACKET_MODIFICATION_INFORMATION_CR1,
    PACKET_MODIFICATION_INFORMATION_CR2,
    PACKET_MODIFICATION_INFORMATION_CR3,
    PACKET_MODIFICATION_INFORMATION_CR4,
    PACKET_PROCESS_INFORMATION0_CR0,
    PACKET_PROCESS_INFORMATION0_CR1 = 1180,
    PACKET_PROCESS_INFORMATION0_CR2,
    PACKET_PROCESS_INFORMATION0_CR3,
    PACKET_PROCESS_INFORMATION0_CR4,
    PACKET_PROCESS_INFORMATION0_CR5,
    PACKET_PROCESS_INFORMATION0_CR6,
    PACKET_PROCESS_INFORMATION0_CR7,
    PACKET_PROCESS_INFORMATION1_CR0,
    PACKET_PROCESS_INFORMATION1_CR1,
    PACKET_PROCESS_INFORMATION1_CR2,
    PACKET_PROCESS_INFORMATION1_CR3 = 1190,
    PACKET_PROCESS_INFORMATION1_CR4,
    PACKET_PROCESS_INFORMATION1_CR5,
    PACKET_PROCESS_INFORMATION1_CR6,
    PACKET_PROCESS_INFORMATION1_CR7,
    PACKET_PROCESS_INFORMATION2_CR0,
    PACKET_PROCESS_INFORMATION2_CR1,
    PACKET_PROCESS_INFORMATION2_CR2,
    PACKET_PROCESS_INFORMATION2_CR3,
    PACKET_PROCESS_INFORMATION2_CR4,
    PACKET_PROCESS_INFORMATION2_CR5 = 1200,
    PACKET_PROCESS_INFORMATION2_CR6,
    PACKET_PROCESS_INFORMATION2_CR7,
    PACKET_PROCESS_INFORMATION3_CR0,
    PACKET_PROCESS_INFORMATION3_CR1,
    PACKET_PROCESS_INFORMATION3_CR2,
    PACKET_PROCESS_INFORMATION3_CR3,
    PACKET_PROCESS_INFORMATION3_CR4,
    PACKET_PROCESS_INFORMATION3_CR5,
    PACKET_PROCESS_INFORMATION3_CR6,
    PACKET_PROCESS_INFORMATION3_CR7 = 1210,
    PACKET_PROCESS_INFORMATION4_CR0,
    PACKET_PROCESS_INFORMATION4_CR1,
    PACKET_PROCESS_INFORMATION4_CR2,
    PACKET_PROCESS_INFORMATION4_CR3,
    PACKET_PROCESS_INFORMATION4_CR4,
    PACKET_PROCESS_INFORMATION4_CR5,
    PACKET_PROCESS_INFORMATION4_CR6,
    PACKET_PROCESS_INFORMATION4_CR7,

    /* Flow Control Diagnostic */
    FLOWCTL_GLOBAL_PAGECNT_BEYOND_THRESHOLD_TIMES,
    GLOBAL_OCCUPIED_RX_PAGE_PEAK_COUNTER = 1220,
    SYSTEM_PAGE_COUNTER,
    DEBUG_COUNTER_RESET,
    PORT0_RX_OCCUPIED_PAGE_COUNTER_BEYOND_THRESHOLD_TIMES,
    PORT1_RX_OCCUPIED_PAGE_COUNTER_BEYOND_THRESHOLD_TIMES,
    PORT2_RX_OCCUPIED_PAGE_COUNTER_BEYOND_THRESHOLD_TIMES,
    PORT3_RX_OCCUPIED_PAGE_COUNTER_BEYOND_THRESHOLD_TIMES,
    PORT4_RX_OCCUPIED_PAGE_COUNTER_BEYOND_THRESHOLD_TIMES,
    PORT5_RX_OCCUPIED_PAGE_COUNTER_BEYOND_THRESHOLD_TIMES,
    PORT6_RX_OCCUPIED_PAGE_COUNTER_BEYOND_THRESHOLD_TIMES,
    PORT7_RX_OCCUPIED_PAGE_COUNTER_BEYOND_THRESHOLD_TIMES = 1230,
    PORT0_CURRENT_COUNTER_WHEN_GLOBAL_REACH_PEAK_VALUE,
    PORT1_CURRENT_COUNTER_WHEN_GLOBAL_REACH_PEAK_VALUE,
    PORT2_CURRENT_COUNTER_WHEN_GLOBAL_REACH_PEAK_VALUE,
    PORT3_CURRENT_COUNTER_WHEN_GLOBAL_REACH_PEAK_VALUE,
    PORT4_CURRENT_COUNTER_WHEN_GLOBAL_REACH_PEAK_VALUE,
    PORT5_CURRENT_COUNTER_WHEN_GLOBAL_REACH_PEAK_VALUE,
    PORT6_CURRENT_COUNTER_WHEN_GLOBAL_REACH_PEAK_VALUE,
    PORT7_CURRENT_COUNTER_WHEN_GLOBAL_REACH_PEAK_VALUE,
    PORT0_OCCUPIED_RX_PAGE_PEAK_COUNTER,
    PORT1_OCCUPIED_RX_PAGE_PEAK_COUNTER = 1240,
    PORT2_OCCUPIED_RX_PAGE_PEAK_COUNTER,
    PORT3_OCCUPIED_RX_PAGE_PEAK_COUNTER,
    PORT4_OCCUPIED_RX_PAGE_PEAK_COUNTER,
    PORT5_OCCUPIED_RX_PAGE_PEAK_COUNTER,
    PORT6_OCCUPIED_RX_PAGE_PEAK_COUNTER,
    PORT7_OCCUPIED_RX_PAGE_PEAK_COUNTER,

    /* MII Test Related Diagnostic */
    MAC_MII_TEST_MODE_TX_CONTROL,
    MAC_MII_TEST_MODE_RX_CONTROL,
    MAC_TEST_MODE_GMII_RX,
    MAC_TEST_MODE_GMII_TX = 1250,

    /* EAV */
    EAV_GLOBAL_CONTROL,
    EAV_SYSTEM_TIME_FREQUENCY_CONTROL,
    EAV_SYSTEM_TIME_OFFSET_SECOND_CONTROL,
    EAV_SYSTEM_TIME_OFFSET_NEROSECOND_CONTROL,
    EAV_SYSTEM_TIME_SECOND_CONTROL,
    EAV_SYSTEM_TIME_NEROSECOND_CONTROL,
    PORT0_EAV_CONTROL,
    PORT1_EAV_CONTROL,
    PORT2_EAV_CONTROL,
    PORT3_EAV_CONTROL = 1260,
    PORT4_EAV_CONTROL,
    PORT5_EAV_CONTROL,
    PORT6_EAV_CONTROL,
    PORT0_PRECISE_ORIGIN_TIME_STAMP_SECOND,
    PORT1_PRECISE_ORIGIN_TIME_STAMP_SECOND,
    PORT2_PRECISE_ORIGIN_TIME_STAMP_SECOND,
    PORT3_PRECISE_ORIGIN_TIME_STAMP_SECOND,
    PORT4_PRECISE_ORIGIN_TIME_STAMP_SECOND,
    PORT5_PRECISE_ORIGIN_TIME_STAMP_SECOND,
    PORT6_PRECISE_ORIGIN_TIME_STAMP_SECOND = 1270,
    PORT0_PRECISE_ORIGIN_TIME_STAMP_NEROSECOND,
    PORT1_PRECISE_ORIGIN_TIME_STAMP_NEROSECOND,
    PORT2_PRECISE_ORIGIN_TIME_STAMP_NEROSECOND,
    PORT3_PRECISE_ORIGIN_TIME_STAMP_NEROSECOND,
    PORT4_PRECISE_ORIGIN_TIME_STAMP_NEROSECOND,
    PORT5_PRECISE_ORIGIN_TIME_STAMP_NEROSECOND,
    PORT6_PRECISE_ORIGIN_TIME_STAMP_NEROSECOND,
    PORT0_SYNC_EGRESS_SECOND,
    PORT1_SYNC_EGRESS_SECOND,
    PORT2_SYNC_EGRESS_SECOND = 1280,
    PORT3_SYNC_EGRESS_SECOND,
    PORT4_SYNC_EGRESS_SECOND,
    PORT5_SYNC_EGRESS_SECOND,
    PORT6_SYNC_EGRESS_SECOND,
    PORT0_SYNC_EGRESS_NEROSECOND,
    PORT1_SYNC_EGRESS_NEROSECOND,
    PORT2_SYNC_EGRESS_NEROSECOND,
    PORT3_SYNC_EGRESS_NEROSECOND,
    PORT4_SYNC_EGRESS_NEROSECOND,
    PORT5_SYNC_EGRESS_NEROSECOND = 1290,
    PORT6_SYNC_EGRESS_NEROSECOND,
    PORT0_PDREQ_EGRESS_SECOND,
    PORT1_PDREQ_EGRESS_SECOND,
    PORT2_PDREQ_EGRESS_SECOND,
    PORT3_PDREQ_EGRESS_SECOND,
    PORT4_PDREQ_EGRESS_SECOND,
    PORT5_PDREQ_EGRESS_SECOND,
    PORT6_PDREQ_EGRESS_SECOND,
    PORT0_PDREQ_EGRESS_NEROSECOND,
    PORT1_PDREQ_EGRESS_NEROSECOND = 1300,
    PORT2_PDREQ_EGRESS_NEROSECOND,
    PORT3_PDREQ_EGRESS_NEROSECOND,
    PORT4_PDREQ_EGRESS_NEROSECOND,
    PORT5_PDREQ_EGRESS_NEROSECOND,
    PORT6_PDREQ_EGRESS_NEROSECOND,
    PORT0PDRESP_EGRESS_SECOND,
    PORT1PDRESP_EGRESS_SECOND,
    PORT2PDRESP_EGRESS_SECOND,
    PORT3PDRESP_EGRESS_SECOND,
    PORT4PDRESP_EGRESS_SECOND = 1310,
    PORT5PDRESP_EGRESS_SECOND,
    PORT6PDRESP_EGRESS_SECOND,
    PORT0_PDRESP_EGRESS_NEROSECOND,
    PORT1_PDRESP_EGRESS_NEROSECOND,
    PORT2_PDRESP_EGRESS_NEROSECOND,
    PORT3_PDRESP_EGRESS_NEROSECOND,
    PORT4_PDRESP_EGRESS_NEROSECOND,
    PORT5_PDRESP_EGRESS_NEROSECOND,
    PORT6_PDRESP_EGRESS_NEROSECOND,
    PORT0_OTHER_EGRESS_SECOND = 1320,
    PORT1_OTHER_EGRESS_SECOND,
    PORT2_OTHER_EGRESS_SECOND,
    PORT3_OTHER_EGRESS_SECOND,
    PORT4_OTHER_EGRESS_SECOND,
    PORT5_OTHER_EGRESS_SECOND,
    PORT6_OTHER_EGRESS_SECOND,
    PORT0_OTHER_EGRESS_NEROSECOND,
    PORT1_OTHER_EGRESS_NEROSECOND,
    PORT2_OTHER_EGRESS_NEROSECOND,
    PORT3_OTHER_EGRESS_NEROSECOND = 1330,
    PORT4_OTHER_EGRESS_NEROSECOND,
    PORT5_OTHER_EGRESS_NEROSECOND,
    PORT6_OTHER_EGRESS_NEROSECOND,
    PORT0_SYNC_INGRESS_SECOND,
    PORT1_SYNC_INGRESS_SECOND,
    PORT2_SYNC_INGRESS_SECOND,
    PORT3_SYNC_INGRESS_SECOND,
    PORT4_SYNC_INGRESS_SECOND,
    PORT5_SYNC_INGRESS_SECOND,
    PORT6_SYNC_INGRESS_SECOND = 1340,
    PORT0_SYNC_INGRESS_NEROSECOND,
    PORT1_SYNC_INGRESS_NEROSECOND,
    PORT2_SYNC_INGRESS_NEROSECOND,
    PORT3_SYNC_INGRESS_NEROSECOND,
    PORT4_SYNC_INGRESS_NEROSECOND,
    PORT5_SYNC_INGRESS_NEROSECOND,
    PORT6_SYNC_INGRESS_NEROSECOND,
    PORT0_PDREQ_INGRESS_SECOND,
    PORT1_PDREQ_INGRESS_SECOND,
    PORT2_PDREQ_INGRESS_SECOND = 1350,
    PORT3_PDREQ_INGRESS_SECOND,
    PORT4_PDREQ_INGRESS_SECOND,
    PORT5_PDREQ_INGRESS_SECOND,
    PORT6_PDREQ_INGRESS_SECOND,
    PORT0_PDREQ_INGRESS_NEROSECOND,
    PORT1_PDREQ_INGRESS_NEROSECOND,
    PORT2_PDREQ_INGRESS_NEROSECOND,
    PORT3_PDREQ_INGRESS_NEROSECOND,
    PORT4_PDREQ_INGRESS_NEROSECOND,
    PORT5_PDREQ_INGRESS_NEROSECOND = 1360,
    PORT6_PDREQ_INGRESS_NEROSECOND,
    PORT0_PDRESP_INGRESS_SECOND,
    PORT1_PDRESP_INGRESS_SECOND,
    PORT2_PDRESP_INGRESS_SECOND,
    PORT3_PDRESP_INGRESS_SECOND,
    PORT4_PDRESP_INGRESS_SECOND,
    PORT5_PDRESP_INGRESS_SECOND,
    PORT6_PDRESP_INGRESS_SECOND,
    PORT0_PDRESP_INGRESS_NEROSECOND,
    PORT1_PDRESP_INGRESS_NEROSECOND = 1370,
    PORT2_PDRESP_INGRESS_NEROSECOND,
    PORT3_PDRESP_INGRESS_NEROSECOND,
    PORT4_PDRESP_INGRESS_NEROSECOND,
    PORT5_PDRESP_INGRESS_NEROSECOND,
    PORT6_PDRESP_INGRESS_NEROSECOND,
    PORT0_OTHER_INGRESS_SECOND,
    PORT1_OTHER_INGRESS_SECOND,
    PORT2_OTHER_INGRESS_SECOND,
    PORT3_OTHER_INGRESS_SECOND,
    PORT4_OTHER_INGRESS_SECOND = 1380,
    PORT5_OTHER_INGRESS_SECOND,
    PORT6_OTHER_INGRESS_SECOND,
    PORT0_OTHER_INGRESS_NEROSECOND,
    PORT1_OTHER_INGRESS_NEROSECOND,
    PORT2_OTHER_INGRESS_NEROSECOND,
    PORT3_OTHER_INGRESS_NEROSECOND,
    PORT4_OTHER_INGRESS_NEROSECOND,
    PORT5_OTHER_INGRESS_NEROSECOND,
    PORT6_OTHER_INGRESS_NEROSECOND,
    PORT0_PRIORITY_REGENARATION_MAPPING_TABLE = 1390,
    PORT1_PRIORITY_REGENARATION_MAPPING_TABLE,
    PORT2_PRIORITY_REGENARATION_MAPPING_TABLE,
    PORT3_PRIORITY_REGENARATION_MAPPING_TABLE,
    PORT4_PRIORITY_REGENARATION_MAPPING_TABLE,
    PORT5_PRIORITY_REGENARATION_MAPPING_TABLE,
    PORT6_PRIORITY_REGENARATION_MAPPING_TABLE,
    PORT0_EAV_SCHEDULE_Q0_BUCKET_THRESHOLD,
    PORT1_EAV_SCHEDULE_Q0_BUCKET_THRESHOLD,
    PORT2_EAV_SCHEDULE_Q0_BUCKET_THRESHOLD,
    PORT3_EAV_SCHEDULE_Q0_BUCKET_THRESHOLD = 1400,
    PORT4_EAV_SCHEDULE_Q0_BUCKET_THRESHOLD,
    PORT5_EAV_SCHEDULE_Q0_BUCKET_THRESHOLD,
    PORT6_EAV_SCHEDULE_Q0_BUCKET_THRESHOLD,
    PORT0_EAV_SCHEDULE_Q1_BUCKET_THRESHOLD,
    PORT1_EAV_SCHEDULE_Q1_BUCKET_THRESHOLD,
    PORT2_EAV_SCHEDULE_Q1_BUCKET_THRESHOLD,
    PORT3_EAV_SCHEDULE_Q1_BUCKET_THRESHOLD,
    PORT4_EAV_SCHEDULE_Q1_BUCKET_THRESHOLD,
    PORT5_EAV_SCHEDULE_Q1_BUCKET_THRESHOLD,
    PORT6_EAV_SCHEDULE_Q1_BUCKET_THRESHOLD = 1410,
    PORT0_EAV_SCHEDULE_Q2_BUCKET_THRESHOLD,
    PORT1_EAV_SCHEDULE_Q2_BUCKET_THRESHOLD,
    PORT2_EAV_SCHEDULE_Q2_BUCKET_THRESHOLD,
    PORT3_EAV_SCHEDULE_Q2_BUCKET_THRESHOLD,
    PORT4_EAV_SCHEDULE_Q2_BUCKET_THRESHOLD,
    PORT5_EAV_SCHEDULE_Q2_BUCKET_THRESHOLD,
    PORT6_EAV_SCHEDULE_Q2_BUCKET_THRESHOLD,
    PORT0_EAV_SCHEDULE_Q3_BUCKET_THRESHOLD,
    PORT1_EAV_SCHEDULE_Q3_BUCKET_THRESHOLD,
    PORT2_EAV_SCHEDULE_Q3_BUCKET_THRESHOLD = 1420,
    PORT3_EAV_SCHEDULE_Q3_BUCKET_THRESHOLD,
    PORT4_EAV_SCHEDULE_Q3_BUCKET_THRESHOLD,
    PORT5_EAV_SCHEDULE_Q3_BUCKET_THRESHOLD,
    PORT6_EAV_SCHEDULE_Q3_BUCKET_THRESHOLD,
    PORT0_EAV_SCHEDULE_Q0_BUCKET_WEIGHT,
    PORT1_EAV_SCHEDULE_Q0_BUCKET_WEIGHT,
    PORT2_EAV_SCHEDULE_Q0_BUCKET_WEIGHT,
    PORT3_EAV_SCHEDULE_Q0_BUCKET_WEIGHT,
    PORT4_EAV_SCHEDULE_Q0_BUCKET_WEIGHT,
    PORT5_EAV_SCHEDULE_Q0_BUCKET_WEIGHT = 1430,
    PORT6_EAV_SCHEDULE_Q0_BUCKET_WEIGHT,
    PORT0_EAV_SCHEDULE_Q1_BUCKET_WEIGHT,
    PORT1_EAV_SCHEDULE_Q1_BUCKET_WEIGHT,
    PORT2_EAV_SCHEDULE_Q1_BUCKET_WEIGHT,
    PORT3_EAV_SCHEDULE_Q1_BUCKET_WEIGHT,
    PORT4_EAV_SCHEDULE_Q1_BUCKET_WEIGHT,
    PORT5_EAV_SCHEDULE_Q1_BUCKET_WEIGHT,
    PORT6_EAV_SCHEDULE_Q1_BUCKET_WEIGHT,
    PORT0_EAV_SCHEDULE_Q2_BUCKET_WEIGHT,
    PORT1_EAV_SCHEDULE_Q2_BUCKET_WEIGHT = 1440,
    PORT2_EAV_SCHEDULE_Q2_BUCKET_WEIGHT,
    PORT3_EAV_SCHEDULE_Q2_BUCKET_WEIGHT,
    PORT4_EAV_SCHEDULE_Q2_BUCKET_WEIGHT,
    PORT5_EAV_SCHEDULE_Q2_BUCKET_WEIGHT,
    PORT6_EAV_SCHEDULE_Q2_BUCKET_WEIGHT,
    PORT0_EAV_SCHEDULE_Q3_BUCKET_WEIGHT,
    PORT1_EAV_SCHEDULE_Q3_BUCKET_WEIGHT,
    PORT2_EAV_SCHEDULE_Q3_BUCKET_WEIGHT,
    PORT3_EAV_SCHEDULE_Q3_BUCKET_WEIGHT,
    PORT4_EAV_SCHEDULE_Q3_BUCKET_WEIGHT = 1450,
    PORT5_EAV_SCHEDULE_Q3_BUCKET_WEIGHT,
    PORT6_EAV_SCHEDULE_Q3_BUCKET_WEIGHT,
    PORT0_EAV_CONFIGURE_CHANGE_STATUS,
    PORT1_EAV_CONFIGURE_CHANGE_STATUS,
    PORT2_EAV_CONFIGURE_CHANGE_STATUS,
    PORT3_EAV_CONFIGURE_CHANGE_STATUS,
    PORT4_EAV_CONFIGURE_CHANGE_STATUS,
    PORT5_EAV_CONFIGURE_CHANGE_STATUS,
    PORT6_EAV_CONFIGURE_CHANGE_STATUS,

    /* CEC */
    CEC_CR0 = 1460,
    CEC_RTCR0,
    CEC_RXCR0,
    CEC_TXCR0,
    CEC_TXDR0,
    CEC_TXDR1,
    CEC_TXDR2,
    CEC_TXDR3,
    CEC_TXDR4,
    CEC_RXDR1,
    CEC_RXDR2 = 1470,
    CEC_RXDR3,
    CEC_RXDR4,
    CEC_RXTCR0,
    CEC_TXTCR0,
    CEC_TXTCR1,
    GDI_CEC_COMPARE_OPCODE_01,
    GDI_CEC_SEND_OPCODE_01,
    GDI_CEC_SEND_OPERAND_NUMBER_01,
    GDI_CEC_OPERAND_01,
    GDI_CEC_OPERAND_02 = 1480,
    GDI_CEC_OPERAND_03,
    GDI_CEC_COMPARE_OPCODE_02,
    GDI_CEC_SEND_OPCODE_02,
    GDI_CEC_SEND_OPERAND_NUMBER_02,
    GDI_CEC_OPERAND_04,
    GDI_CEC_OPERAND_05,
    GDI_CEC_OPERAND_06,
    GDI_CEC_COMPARE_OPCODE_03,
    GDI_CEC_SEND_OPCODE_03,
    GDI_CEC_SEND_OPERAND_NUMBER_03 = 1490,
    GDI_CEC_OPERAND_07,
    GDI_CEC_OPERAND_08,
    GDI_CEC_OPERAND_09,
    GDI_CEC_COMPARE_OPCODE_04,
    GDI_CEC_SEND_OPCODE_04,
    GDI_CEC_SEND_OPERAND_NUMBER_04,
    GDI_CEC_OPERAND_10,
    GDI_CEC_OPERAND_11,
    GDI_CEC_OPERAND_12,
    GDI_CEC_COMPARE_OPCODE_05 = 1500,
    GDI_CEC_COMPARE_OPCODE_06,
    GDI_CEC_COMPARE_OPCODE_07,
    GDI_CEC_COMPARE_OPCODE_08,
    GDI_CEC_COMPARE_OPCODE_09,
    GDI_CEC_COMPARE_OPCODE_10,
    GDI_CEC_COMPARE_OPCODE_11,
    GDI_CEC_COMPARE_OPCODE_12,
    GDI_CEC_COMPARE_OPCODE_13,
    GDI_CEC_COMPARE_OPCODE_14,
    GDI_CEC_COMPARE_OPCODE_15 = 1510,
    GDI_CEC_OPCODE_ENABLE,
    GDI_POWER_SAVING_MODE,
    CEC_ANALOG_01,

    REG_LIST_END = 1514
} rtk_reg_list_t;

typedef enum rtk_regField_list_e
{
    RESERVED = 0,
    EXECUTE_8051,
    ACCMD_8051,
    ACCTBTP_8051,
    ACCADDR_8051,
    PIE_DATA_31_0,
    PIE_DATA_63_32,
    PIE_DATA_95_64,
    PIE_DATA_127_96,
    VALID,
    PIE_DATA_143_128 = 10,
    PIE_CARE_31_0,
    PIE_CARE_63_32,
    PIE_CARE_95_64,
    PIE_CARE_127_96,
    PIE_CARE_143_128,
    INTERNAL_8051_OCCUPY,
    EXTERNAL_CPU_OCCUPY,
    EXECUTE_CPU,
    ACCMD_CPU,
    I2C_BURST = 20,
    ACCTBTP_CPU,
    ACCADDR_CPU,
    ENTRYNUM,
    TABLEDATANUM_CPU,
    ALE_DMY_REG0,
    ALE_DMY_REG1,
    ALE_DMY_REG2,
    ALE_DMY_REG3,
    ALE_DMY_REG4,
    ALE_DMY_REG5 = 30,
    ALE_DMY_REG6,
    ALE_DMY_REG7,
    ALE_DMY_REG8,
    ALE_DMY_REG9,
    SEL_HEAC_SPDIF_IO1,
    SEL_HEAC_SPDIF_IO0,
    DIR_SPDIF_IO_1_0,
    ENMAC6MIISTOP,
    ENMAC5MIISTOP,
    CHIP_TYPE_2_0 = 40,
    ENHOMEPLUG,
    MAC5_DIRREFCLK,
    MAC5_RGMII_2_0,
    MAC6_MII_2_0,
    BOOTSEL_1_0,
    IPG_PROTECTION,
    MII_SEL_NEGT,
    MII_SEL_NEGR,
    MII_SEL_ORG_CRS,
    MII_SEL_ORG_COL = 50,
    RGMII_SEL_RGCRS,
    P5_SEL_NEGT,
    P5_SEL_NEGR,
    P5_SEL_ORG_CRS,
    P5_SEL_ORG_COL,
    P4_SEL_NEGT,
    P4_SEL_NEGR,
    P4_SEL_ORG_CRS,
    P4_SEL_ORG_COL,
    P3_SEL_NEGT = 60,
    P3_SEL_NEGR,
    P3_SEL_ORG_CRS,
    P3_SEL_ORG_COL,
    P2_SEL_NEGT,
    P2_SEL_NEGR,
    P2_SEL_ORG_CRS,
    P2_SEL_ORG_COL,
    P1_SEL_NEGT,
    P1_SEL_NEGR,
    P1_SEL_ORG_CRS = 70,
    P1_SEL_ORG_COL,
    P0_SEL_NEGT,
    P0_SEL_NEGR,
    P0_SEL_ORG_CRS,
    P0_SEL_ORG_COL,
    CPU_MEM_RST,
    SWITCH_RST,
    NIC_RST,
    SW_RST,
    HW_RST = 80,
    HEAC_RST,
    GBE_RST,
    PHY_RST,
    SELVTH33_1_0,
    SELVTH12_1_0,
    EN_1V2POR,
    EN_3VPOR,
    RST_STA,
    RESET_DMY_REG,
    LOW_POWER = 90,
    CLOCK_STOPPABLE,
    EN_EEE_GIGA,
    EN_EEE_100,
    P0_PHY_PWR_DOWN,
    TEST_MODE_2_0,
    SEL_MANAUAL_MODE,
    MANAUAL_MASTER,
    P0_EN_ASY_PAUSE,
    P0_EN_PAUSE,
    P0_MEDIA_CAPABILITY = 100,
    P0_EN_PHY_NWAY,
    P0_EN_FORCE_LINK,
    P0_EN_MAC_FORCE,
    P1_PHY_PWR_DOWN,
    P1_EN_ASY_PAUSE,
    P1_EN_PAUSE,
    P1_MEDIA_CAPABILITY,
    P1_EN_PHY_NWAY,
    P1_EN_FORCE_LINK,
    P1_EN_MAC_FORCE = 110,
    P2_PHY_PWR_DOWN,
    P2_EN_ASY_PAUSE,
    P2_EN_PAUSE,
    P2_MEDIA_CAPABILITY,
    P2_EN_PHY_NWAY,
    P2_EN_FORCE_LINK,
    P2_EN_MAC_FORCE,
    P3_PHY_PWR_DOWN,
    P3_EN_ASY_PAUSE,
    P3_EN_PAUSE = 120,
    P3_MEDIA_CAPABILITY,
    P3_EN_PHY_NWAY,
    P3_EN_FORCE_LINK,
    P3_EN_MAC_FORCE,
    P4_PHY_PWR_DOWN,
    P4_EN_ASY_PAUSE,
    P4_EN_PAUSE,
    P4_MEDIA_CAPABILITY,
    P4_EN_PHY_NWAY,
    P4_EN_FORCE_LINK = 130,
    P4_EN_MAC_FORCE,
    P5_PHY_PWR_DOWN,
    P5_EN_ASY_PAUSE,
    P5_EN_PAUSE,
    P5_MEDIA_CAPABILITY,
    P5_EN_PHY_NWAY,
    P5_EN_FORCE_LINK,
    P5_EN_MAC_FORCE,
    P6_PHY_PWR_DOWN,
    P6_EN_ASY_PAUSE = 140,
    P6_EN_PAUSE,
    P6_MEDIA_CAPABILITY,
    P6_EN_PHY_NWAY,
    P6_EN_FORCE_LINK,
    P6_EN_MAC_FORCE,
    P7_PHY_PWR_DOWN,
    P7_EN_ASY_PAUSE,
    P7_EN_PAUSE,
    P7_MEDIA_CAPABILITY,
    P7_EN_PHY_NWAY = 150,
    P7_EN_FORCE_LINK,
    P7_EN_MAC_FORCE,
    P0_LINK_STA_UNI,
    TX_LP_IDLE_RECEIVED,
    RX_LP_IDLE_RECEIVED,
    TX_LP_IDLE_INDICATION,
    RX_LP_IDLE_INDICATION,
    STA_1000BASET_EEE,
    STA_100BASETX_EEE,
    P0_RX_PAUSE_STA = 160,
    P0_TX_PAUSE_STA,
    P0_DUP_STA,
    P0_SPD_STA,
    P0_LINK_STA,
    P1_LINK_STA_UNI,
    P1_RX_PAUSE_STA,
    P1_TX_PAUSE_STA,
    P1_DUP_STA,
    P1_SPD_STA,
    P1_LINK_STA = 170,
    P2_LINK_STA_UNI,
    P2_RX_PAUSE_STA,
    P2_TX_PAUSE_STA,
    P2_DUP_STA,
    P2_SPD_STA,
    P2_LINK_STA,
    P3_LINK_STA_UNI,
    P3_RX_PAUSE_STA,
    P3_TX_PAUSE_STA,
    P3_DUP_STA = 180,
    P3_SPD_STA,
    P3_LINK_STA,
    P4_LINK_STA_UNI,
    P4_RX_PAUSE_STA,
    P4_TX_PAUSE_STA,
    P4_DUP_STA,
    P4_SPD_STA,
    P4_LINK_STA,
    P5_LINK_STA_UNI,
    P5_RX_PAUSE_STA = 190,
    P5_TX_PAUSE_STA,
    P5_DUP_STA,
    P5_SPD_STA,
    P5_LINK_STA,
    P6_LINK_STA_UNI,
    P6_RX_PAUSE_STA,
    P6_TX_PAUSE_STA,
    P6_DUP_STA,
    P6_SPD_STA,
    P6_LINK_STA = 200,
    P7_LINK_STA_UNI,
    P7_RX_PAUSE_STA,
    P7_TX_PAUSE_STA,
    P7_DUP_STA,
    P7_SPD_STA,
    P7_LINK_STA,
    SEL_HEAC_NWAY_SRC,
    SEL_EXT_ACCESS,
    SMI_TIMEOUT,
    ST_CHG_LATCH_EN = 210,
    SEL_HEACPHYPOLL,
    SEL_FEPHYPOLL,
    SEL_GEPHYPOLL,
    SEL_PREM,
    EN_MMD,
    SEL_SMI_FREQ,
    DATA_15_0,
    PHYADDR_2_0,
    REG_4_0,
    PAGE_4_0 = 220,
    PHY_REG_TYP,
    RWOP,
    CMD,
    MMD_ADDR_15_0,
    PHYCFG_CMD,
    PHYAAM_POLL_6_0,
    PHYAAM_CFG_6_0,
    SMI_DMY_REG,
    I2C_MODE,
    I2C_DEVICE_ADDR_2_0 = 230,
    I2C_DATALEN,
    I2C_EAAR,
    EEPROM_MAX_PAGE_BYTES,
    EEPROM_FASTEND,
    CPUCODE_EXIST,
    AUTOLOAD_CONFIGURE_EXIST,
    SEL_EEPROM_RANGE_2_0,
    SEL_SCK_FREQ,
    EEPROM_VALID,
    CODEEA = 240,
    MAC_SEG_END_POS,
    MAC_SEG_START_POS,
    PHY__SEG_END_POS,
    PHY__SEG_START_POS,
    LUT__SEG_END_POS,
    LUT__SEG_START_POS,
    EEPROM_VALID_FAIL,
    SEL_EEPROM_ADDR_SIZE,
    EEPROM_COMPLETE,
    NOEEPROM = 250,
    EEPROM_EXEC_CPU,
    EEPROM_ACCMD_CPU,
    EEPROM_DATATYPE_CPU,
    EEPROM_DATALENGTH_CPU,
    EEPROM_DEVADDR_CPU,
    EEPROM_SUCCESS_CPU,
    EEPROM_RETRY_CPU,
    EEPROM_ADDR_HIGH_CPU,
    EEPROM_ADDR_LOW_CPU,
    CPU_DATA3 = 260,
    CPU_DATA2,
    CPU_DATA1,
    CPU_DATA0,
    CPU_DATA7,
    CPU_DATA6,
    CPU_DATA5,
    CPU_DATA4,
    I2C_8051_OCCUPY,
    I2C_CPU_OCCUPY,
    I2C_DMY_REG = 270,
    IO_DRIVING0_31_0,
    IO_DRIVING1_31_0,
    IO_DRIVING2_31_0,
    IO_DRIVING3_31_0,
    IO_SLEWRATE0_31_0,
    IO_SLEWRATE1_31_0,
    IO_SLEWRATE2_31_0,
    IO_SLEWRATE3_31_0,
    SEL_SCAN_MODE,
    PHY_PWRDOWN = 280,
    EN_CEC,
    EN_EFUSE_RD,
    DIS_CP_TEST,
    EN_FT_SCAN,
    EN_AFERST,
    ENBIST,
    SPDUP,
    DBG0_31_0,
    DBG1_31_0,
    BO_31_0 = 290,
    STRP_31_0,
    EN_INTERNAL_READ,
    RGMII_DP1,
    RGMII_DN1,
    RGMII_DP0,
    RGMII_DN0,
    SYSCLK_GATE_EN,
    SYSCLK_GATE_MASK,
    SYSCLK_GATE_MAXDLY,
    GPHY_GPI_2_0 = 300,
    GPHY_GPO_2_0,
    DBG2_31_0,
    DBG3_31_0,
    DBG4_31_0,
    DBG5_31_0,
    DBG6_31_0,
    DBG7_31_0,
    LUT_BISR_OUT_OK,
    LUT_BIST_DONE,
    LUT_BISTR_FAIL = 310,
    CNT_POL_BIST_FAIL,
    CNT_POL_BIST_DONE,
    ACT_TBL_BIST_FAIL,
    ACT_TBL_BIST_DONE,
    TCAM_BIST_FAIL,
    TCAM_BIST_DONE,
    LUT_BISR_OUT_LOW_PWR,
    LUT_BISR_OUT_NOR_PWR,
    LUT_BISR_OUT_HIGH_PWR,
    IGMP_TBL_BIST_DONE = 320,
    IGMP_TBL_BIST_FAIL,
    PB_BIST_OUT_OK,
    PB_BIST_FAIL,
    PB_BISR_REPAIRED,
    PB_BIST_DONE,
    HT_SRAM_BIST_FAIL,
    HT_SRAM_BIST_DONE,
    PMI_BIST_FAIL,
    PMI_BIST_DONE,
    VLAN_TBL_BIST_DONE = 330,
    VLAN_TBL_BIST_FAIL,
    MIBCNT_BIST_DONE,
    MIBCNT_BIST_FAIL,
    PB_BISR_OUT_LOW_PWR,
    PB_BISR_OUT_NOR_PWR,
    PB_BISR_OUT_HIGH_PWR,
    NIC_PB_REPAIRED_HIGH_PWR,
    NIC_PB_REPAIRED_NOR_PWR,
    NIC_PB_REPAIRED_LOW_PWR,
    LUT_BISR_REPAIRED_HIGH_PWR = 340,
    LUT_BISR_REPAIRED_NOR_PWR,
    LUT_BISR_REPAIRED_LOW_PWR,
    PB_BISR_REPAIRED_HIGH_PWR,
    PB_BISR_REPAIRED_NOR_PWR,
    PB_BISR_REPAIRED_LOW_PWR,
    TXQ_BIST_DONE,
    TXQ_BIST_FAIL,
    VIAROM_BIST_DONE,
    NIC_PB_BIST_DONE,
    LUT_BISR_REPAIRED = 350,
    NIC_PB_BISR_OUT_OK,
    NIC_PB_BISR_OUT_HIGH_PWR,
    NIC_PB_BISR_OUT_NOR,
    NIC_PB_BISR_OUT_LOW_PWR,
    NIC_PB_REPAIRED,
    RAM_BIST_DONE,
    ROM_BIST_DONE,
    PKTBUF_BIST_FAIL,
    IRAM_BIST_FAIL,
    IROM_BIST_FAIL = 360,
    VIAROM_BIST_OUT,
    BIST_CTRL_9_0,
    REV_ID,
    RTL_ID,
    MODEL_CHAR_1,
    MODEL_CHAR_2,
    MODEL_CHAR_3,
    RL_15_0,
    RLVID_3_0,
    MCID_3_0 = 370,
    BOID_3_0,
    EFUSE_OUT,
    OP2,
    OP1,
    OP0,
    WR_EFUSE_A,
    RG_EFUSE_SPDUP,
    RG_EFUSE_A_7_0,
    RG_EFUSE_SRC,
    EFUSE_MODE = 380,
    RG_EFUSE_ENB,
    EFUSE_DATA_20_0,
    EFUSE_DATA_41_21,
    EFUSE_DATA_62_42,
    EFUSE_DATA_83_63,
    EFUSE_DATA_104_84,
    EFUSE_DATA_125_105,
    EFUSE_DATA_146_126,
    EFUSE_DATA_167_147,
    INTERNAL_EFUSE_READEN = 390,
    RCODE_GPHY,
    RCODE_OFFSET,
    RCODE,
    PORTROLE,
    PIVID,
    PIPRI,
    POVID,
    PODEI,
    POPRI,
    ACPTITAG = 400,
    ACPTIUTAG,
    ACPTOTAG,
    ACPTOUTAG,
    KEEPOTAGVID,
    KEEPITAGVID,
    IGNOREOTAGVID,
    IGNOREITAGVID,
    PRIORITYMAPTO7,
    PRIORITYMAPTO6,
    PRIORITYMAPTO5 = 410,
    PRIORITYMAPTO4,
    PRIORITYMAPTO3,
    PRIORITYMAPTO2,
    PRIORITYMAPTO1,
    PRIORITYMAPTO0,
    PRIORITYMAPTO15,
    PRIORITYMAPTO14,
    PRIORITYMAPTO13,
    PRIORITYMAPTO12,
    PRIORITYMAPTO11 = 420,
    PRIORITYMAPTO10,
    PRIORITYMAPTO9,
    PRIORITYMAPTO8,
    PRIORITYMAPTO23,
    PRIORITYMAPTO22,
    PRIORITYMAPTO21,
    PRIORITYMAPTO20,
    PRIORITYMAPTO19,
    PRIORITYMAPTO18,
    PRIORITYMAPTO17 = 430,
    PRIORITYMAPTO16,
    PRIORITYMAPTO31,
    PRIORITYMAPTO30,
    PRIORITYMAPTO29,
    PRIORITYMAPTO28,
    PRIORITYMAPTO27,
    PRIORITYMAPTO26,
    PRIORITYMAPTO25,
    PRIORITYMAPTO24,
    PRIORITYMAPTO39 = 440,
    PRIORITYMAPTO38,
    PRIORITYMAPTO37,
    PRIORITYMAPTO36,
    PRIORITYMAPTO35,
    PRIORITYMAPTO34,
    PRIORITYMAPTO33,
    PRIORITYMAPTO32,
    PRIORITYMAPTO47,
    PRIORITYMAPTO46,
    PRIORITYMAPTO45 = 450,
    PRIORITYMAPTO44,
    PRIORITYMAPTO43,
    PRIORITYMAPTO42,
    PRIORITYMAPTO41,
    PRIORITYMAPTO40,
    PRIORITYMAPTO55,
    PRIORITYMAPTO54,
    PRIORITYMAPTO53,
    PRIORITYMAPTO52,
    PRIORITYMAPTO51 = 460,
    PRIORITYMAPTO50,
    PRIORITYMAPTO49,
    PRIORITYMAPTO48,
    PRIORITYMAPTO63,
    PRIORITYMAPTO62,
    PRIORITYMAPTO61,
    PRIORITYMAPTO60,
    PRIORITYMAPTO59,
    PRIORITYMAPTO58,
    PRIORITYMAPTO57 = 470,
    PRIORITYMAPTO56,
    PBP_PRIO,
    DOT1QBP_PRIO,
    DSCP_PRIO,
    ITAG_PRIO,
    OTAG_PRIO,
    PORTPRIORITY,
    IPRIDPTBLIDX,
    OPRIDPTBLIDX,
    DSCPPRIDPTBLIDX = 480,
    PRIWGTTBLIDX,
    SELOPRI,
    SELIPRI,
    PRI7QNUM,
    PRI6QNUM,
    PRI5QNUM,
    PRI4QNUM,
    PRI3QNUM,
    PRI2QNUM,
    PRI1QNUM = 490,
    PRI0QNUM,
    MCFID,
    FIXMCFID,
    MLFID,
    OPRITAGACT,
    IPRITAGACT,
    FLUSHVLANTBL,
    VTLKCPUMSK,
    VTLKMISSACT,
    INVFLTACT = 500,
    IGFILTER,
    FWDBASE_OVID,
    RXN_TAGSTAT,
    RXU_TAGSTAT,
    EGFILTER,
    EN_IOL_MAX_RETRY,
    ENIOLLATCOLJAMEN,
    EN_IOL_LEN_ERR,
    EN_IOL_MAX_LEN,
    ENIOLPAUSE = 510,
    SEL_DEFERIPG,
    PAUSESEL,
    SEL6B,
    SEL_COLLAT,
    SEL52BIT,
    SPDBKOFF,
    SEL_BACKOFF,
    EN_48PASS1,
    ENFWDPAUSE,
    SEL_BP_METHOD = 520,
    EN_IPG_COMP,
    SEL_IPG,
    ENIOLLATCOLPASS_1_0,
    SEL_PRECOLLAT_1_0,
    SHORTRXITFSP,
    ENTX_FC,
    ENRX_FC,
    ENBKPRS,
    USE_CRS_TO_DETECT,
    ENTX = 530,
    ENRX,
    ENRXER,
    BCAM_EN,
    GRPVLEAKY,
    SRCLEARNEN,
    GROUPTABLEEN,
    STATICVLKY,
    HASHALG,
    IPMCCPUMSK,
    DFIPMCPRI = 540,
    IPMCPRI,
    L2MCIPMC,
    L2UCIPMC,
    IPMC,
    LKMISSCPUMSK,
    DFLMPRI,
    LMPRI,
    L3MMISSOP,
    L2BMISSOP,
    L2MMISSOP = 550,
    V4MCSLKMSOP,
    V6MCSLKMSOP,
    L2UMISSOP,
    RTPORTMASK,
    MULDISPORTMASK,
    SPFT,
    PORT7_STATE,
    PORT6_STATE,
    PORT5_STATE,
    PORT4_STATE = 560,
    PORT3_STATE,
    PORT2_STATE,
    PORT1_STATE,
    PORT0_STATE,
    FORWARD_DELAY,
    HELLO_TIME,
    MAX_AGE,
    BRIDGE_PRIORITY,
    RSTP_TYPE,
    RSTP_DIS = 570,
    P1_MIGRATION_CHECK,
    P1_P2P_PROT,
    P1_EDGE_PORT,
    P1_PORT_PATH_COST,
    P1_PORT_PRIORITY,
    P0_MIGRATION_CHECK,
    P0_P2P_PROT,
    P0_EDGE_PORT,
    P0_PORT_PATH_COST,
    P0_PORT_PRIORITY = 580,
    P3_MIGRATION_CHECK,
    P3_P2P_PROT,
    P3_EDGE_PORT,
    P3_PORT_PATH_COST,
    P3_PORT_PRIORITY,
    P2_MIGRATION_CHECK,
    P2_P2P_PROT,
    P2_EDGE_PORT,
    P2_PORT_PATH_COST,
    P2_PORT_PRIORITY = 590,
    P5_MIGRATION_CHECK,
    P5_P2P_PROT,
    P5_EDGE_PORT,
    P5_PORT_PATH_COST,
    P5_PORT_PRIORITY,
    P4_MIGRATION_CHECK,
    P4_P2P_PROT,
    P4_EDGE_PORT,
    P4_PORT_PATH_COST,
    P4_PORT_PRIORITY = 600,
    P6_MIGRATION_CHECK,
    P6_P2P_PROT,
    P6_EDGE_PORT,
    P6_PORT_PATH_COST,
    P6_PORT_PRIORITY,
    PMCPUMSK,
    BKTFULLACT,
    TTLDROP,
    DAEQSA_DROP,
    MLTSA_DROP = 610,
    BROSA_DROP,
    ZEROSA_DROP,
    LINK_DOWN_PORT_INVALID,
    L2LRU,
    AGEUNIT,
    LUT_FLUSH_MODE,
    LUT_FLUSH_PMSK,
    LUT_FLUSH_VID,
    LUT_FLUSH_FID,
    LUT_FLUSH_TRIGGER = 620,
    LUT_SEARCH_SPECIFY_MAC,
    LUT_SEARCH_SPECIFY_PORT,
    LUT_SEARCH_PORT_NUM,
    LUT_SEARCH_MAC_47_32,
    LUT_SEARCH_MAC_31_0,
    LUT_SEARCH_SPECIFY_FID,
    LUT_SEARCH_HASH_ALG,
    LUT_SEARCH_VID,
    LUT_SEARCH_FID,
    LUT_SEARCH_IDX_START = 630,
    LUT_SEARCH_TRIGGER,
    LUT_SEARCH_FOUND,
    LUT_SEARCH_HIT_ADDR,
    GVLANID,
    DOT1XCPUMASK,
    INTAGDOT1XUNAUTHBH,
    INUNTAGDOT1XUNAUTHBH,
    OUTTAGDOT1XUNAUTHBH,
    OUTUNTAGDOT1XUNAUTHBH,
    DOT1XMACOPDIR = 640,
    GVOPDIR,
    DOT1XPORTEN,
    DOT1XPORTAUTH,
    DOT1XOPDIR,
    DOT1XMACEN,
    MCONSCPUMSK,
    ILLEGALMVACT,
    LEGALMVACT,
    LEGALMVPM,
    L2LIMACT = 650,
    CURMACNUM,
    MAXMACNUM,
    MACNUMCTL,
    SYNFIN_DENY,
    XMAS_DENY,
    NULLSCAN_DENY,
    SYNSPORTL1024_DENY,
    TCPHDR_MIN_ENABLE,
    SMURF_DENY,
    ICMPV6_PING_MAX_ENABLE = 660,
    ICMPV4_PING_MAX_ENABLE,
    ICMP_FRAG_PKTS_DROP,
    POD_DENY,
    TCPBLAT_DENY,
    UDPBLAT_DENY,
    LAND_DENY,
    DAEQSA_DENY,
    MAX_PING_PKT_LENGTH,
    MIN_TCPHDR_SIZE,
    SMURF_NETMASK_LENGTH = 670,
    SCMETER_BYPASS_BYTECOUNTER,
    SYS_UNUA_ENABLE,
    SYS_MC_ENABLE,
    SYS_BC_ENABLE,
    SCMETER_INC_IFG,
    SCMETER_TCNT_BYTE,
    SCMETER_ADCNT_BYTE,
    SCMETER_TCNT_PPS,
    SCMETER_ADCNT_PPS,
    P__BC__RATE = 680,
    P__BC__EXCST,
    P__BC__COUNTER,
    P_BC_ENABLE,
    P_BC_BUNIT,
    P__BC___BURST,
    P__MC__RATE,
    P__MC__EXCST,
    P__MC__COUNTER,
    P_MC_TYPE,
    P_MC_ENABLE = 690,
    P_MC_BUNIT,
    P__MC___BURST,
    P__UNUA__RATE,
    P__UNUA__EXCST,
    P__UNUA__COUNTER,
    P_UNUA_ENABLE,
    P_UNUA_BUNIT,
    P__UNUA___BURST,
    CPU2SELFFLT,
    CPU1SELFFLT = 700,
    CPU0SELFFLT,
    TISO,
    EEE_GTXC_GATE_EN_P5,
    DIS_EEE_ALLPORT,
    EEE_TIMER_TW,
    EEE_TIMER_TR,
    EEE_TIMER_TD,
    EEE_TIMER_TP,
    EEE_TIMER_UNIT,
    EEE_TX_THR = 710,
    EEE_TIMER_TW_GIGA,
    EEE_TIMER_TR_GIGA,
    EEE_TIMER_TD_GIGA,
    EEE_TIMER_TP_GIGA,
    EEE_TIMER_UNIT_GIGA,
    EEE_TX_THR_GIGA,
    NWAY_STATUS,
    RX_SAME_PKT_TIMES_2_0,
    RESTART_HEAC_NWAY,
    HEAC_NWAY_INTERVAL = 720,
    VALUE_C_15_6,
    VALUE_S_15_0,
    LP__ASYM_PAUSE,
    LP__PAUSE,
    LP_100BASETX_EEE,
    EEE_DMY_REG0,
    EEE_DMY_REG1,
    EEE_DMY_REG2,
    EEE_DMY_REG3,
    EEE_PAUSEFLAG = 730,
    EEE_RX_STS,
    EEE_TX_STS,
    EEE_STS,
    EN_RX_EEE,
    EN_TX_EEE,
    EEE_WAKE_SET_1_0,
    EEE_REQ_SET_2_0,
    EEE_QTX_THR,
    EEE_Q_PRI,
    RXLPICNT = 740,
    TXLPICNT,
    EN_LPICNT,
    LNKDOWN_TXC_GATE_EN,
    LNKDOWN_RXC_GATE_EN,
    EEE_PORT_DMY_REG0,
    EEE_PORT_DMY_REG1,
    EEE_PORT_DMY_REG2,
    EEE_PORT_DMY_REG3,
    PORT_UPPER_BOUND,
    PORT_LOWER_BOUND = 750,
    DESTPORT,
    TYPE,
    VID_UPPER_BOUND,
    VID_LOWER_BOUND,
    IP_LOWER_BOUND,
    IP_UPPER_BOUND,
    SPM,
    LENGTH_UPPER_BOUND,
    LENGTH_LOWER_BOUND,
    FIELD5 = 760,
    FIELD4,
    FIELD3,
    FIELD2,
    FIELD1,
    FIELD0,
    FIELD8,
    FIELD7,
    FIELD6,
    PIERR1_15,
    PIERR1_14 = 770,
    PIERR1_13,
    PIERR1_12,
    PIERR1_11,
    PIERR1_10,
    PIERR1_9,
    PIERR1_8,
    PIERR1_7,
    PIERR1_6,
    PIERR1_5,
    PIERR1_4 = 780,
    PIERR1_3,
    PIERR1_2,
    PIERR1_1,
    PIERR1_0,
    PIERR0_15,
    PIERR0_14,
    PIERR0_13,
    PIERR0_12,
    PIERR0_11,
    PIERR0_10 = 790,
    PIERR0_9,
    PIERR0_8,
    PIERR0_7,
    PIERR0_6,
    PIERR0_5,
    PIERR0_4,
    PIERR0_3,
    PIERR0_2,
    PIERR0_1,
    PIERR0_0 = 800,
    PIERR3_15,
    PIERR3_14,
    PIERR3_13,
    PIERR3_12,
    PIERR3_11,
    PIERR3_10,
    PIERR3_9,
    PIERR3_8,
    PIERR3_7,
    PIERR3_6 = 810,
    PIERR3_5,
    PIERR3_4,
    PIERR3_3,
    PIERR3_2,
    PIERR3_1,
    PIERR3_0,
    PIERR2_15,
    PIERR2_14,
    PIERR2_13,
    PIERR2_12 = 820,
    PIERR2_11,
    PIERR2_10,
    PIERR2_9,
    PIERR2_8,
    PIERR2_7,
    PIERR2_6,
    PIERR2_5,
    PIERR2_4,
    PIERR2_3,
    PIERR2_2 = 830,
    PIERR2_1,
    PIERR2_0,
    PIEBPRI3,
    PIEBPRI2,
    PIEBPRI1,
    PIEBPRI0,
    PIERRAR_0_15,
    PIERRAR_0_14,
    PIERRAR_0_13,
    PIERRAR_0_12 = 840,
    PIERRAR_0_11,
    PIERRAR_0_10,
    PIERRAR_0_9,
    PIERRAR_0_8,
    PIERRAR_0_7,
    PIERRAR_0_6,
    PIERRAR_0_5,
    PIERRAR_0_4,
    PIERRAR_0_3,
    PIERRAR_0_2 = 850,
    PIERRAR_0_1,
    PIERRAR_0_0,
    PIERRAR_1_15,
    PIERRAR_1_14,
    PIERRAR_1_13,
    PIERRAR_1_12,
    PIERRAR_1_11,
    PIERRAR_1_10,
    PIERRAR_1_9,
    PIERRAR_1_8 = 860,
    PIERRAR_1_7,
    PIERRAR_1_6,
    PIERRAR_1_5,
    PIERRAR_1_4,
    PIERRAR_1_3,
    PIERRAR_1_2,
    PIERRAR_1_1,
    PIERRAR_1_0,
    FLUSHACLTBL,
    INCLPREIFG = 870,
    CFIPIELK,
    CRCERRPIELK,
    CPTOCPUMSK,
    ACLHITIE0_15,
    ACLHITIE16_31,
    ACLHITIE32_47,
    ACLHITIE48_63,
    ACLHITIP0_15,
    ACLHITIP16_31,
    ACLHITIP32_47 = 880,
    ACLHITIP48_63,
    DEFACT,
    INACLLUEN,
    ENABLERXFC,
    SYSDROPTH,
    SRXHTH_OFF,
    SRXHTH_ON,
    SRXLTH_OFF,
    SRXLTH_ON,
    FCPAGENUM = 890,
    FCACTION,
    SRXDROPLTH_ON,
    SRXDROPHTH_ON,
    SRXDROPLTH_OFF,
    SRXDROPHTH_OFF,
    RXFCENABLE,
    Q3DROPENABLE,
    Q2DROPENABLE,
    Q1DROPENABLE,
    Q0DROPENABLE = 900,
    PAGEHTH_OFF,
    PAGEHTH_ON,
    PAGELTH_OFF,
    PAGELTH_ON,
    PAGEGRANT,
    Q1PDROPTHRESHOLD,
    Q0PDROPTHRESHOLD,
    Q3PDROPTHRESHOLD,
    Q2PDROPTHRESHOLD,
    PNRXEGRESSDROPENABLE = 910,
    PNRXDROPENABLE,
    PNRXDROPTHRESHOLD,
    FLOWCTRL_FORCE,
    PAGEDROPHTH_OFF,
    PAGEDROPHTH_ON,
    PAGEDROPLTH_OFF,
    PAGEDROPLTH_ON,
    PRITOPRI7,
    PRITOPRI6,
    PRITOPRI5 = 920,
    PRITOPRI4,
    PRITOPRI3,
    PRITOPRI2,
    PRITOPRI1,
    PRITOPRI0,
    DEITOPRI7,
    DEITOPRI6,
    DEITOPRI5,
    DEITOPRI4,
    DEITOPRI3 = 930,
    DEITOPRI2,
    DEITOPRI1,
    DEITOPRI0,
    DSCPTOPRI4,
    DSCPTOPRI3,
    DSCPTOPRI2,
    DSCPTOPRI1,
    DSCPTOPRI0,
    DSCPTOPRI7,
    DSCPTOPRI6 = 940,
    DSCPTOPRI5,
    DSCPRMK,
    DSCPRMKTBLIDX,
    OPRIRMK,
    OPRIRMKTBLIDX,
    IPRIRMK,
    IPRIRMKTBLIDX,
    INBW_INC_IFG,
    INBW_DROP_OFFSET,
    INBW0_FC_ON = 950,
    INBW0_FC_OFF,
    INBW0_FC_EN,
    INBW0_EN,
    INBW0_RATE,
    INBW1_FC_ON,
    INBW1_FC_OFF,
    INBW1_FC_EN,
    INBW1_EN,
    INBW1_RATE,
    IBCALG = 960,
    INBW_INC_L3,
    INBW_INC_L2,
    INBW0_EBS,
    INBW1_EBS,
    TOKEN,
    TICK,
    COUNTER,
    PORTRATE_SELPAUSE,
    PKTLENWITHPIFG,
    MINBKTBWHIGHTH = 970,
    MAXBKTCURRTOKEN,
    MAXBKTAVERAGERATE,
    MINBKTFIXBW,
    MAXBKTHIGHTH,
    MINBKTSCKTYPE,
    MINBKTWEIGHT,
    BWRATE,
    BWBKTCURRTOKEN,
    EN_TXQEMPTY_FIX,
    MINLB_EN = 980,
    Q3MAXLB_EN,
    Q2MAXLB_EN,
    Q1MAXLB_EN,
    Q0MAXLB_EN,
    SCHEDULER_TYPE_SEL,
    Q0PKTNUM,
    Q1PKTNUM,
    Q2PKTNUM,
    Q3PKTNUM,
    SPMDPMOP = 990,
    CROSSVLAN,
    MUA,
    MMA,
    MBA,
    MBPKT,
    MGPKT,
    DPM,
    MORG,
    FLOWBASEDONLY,
    DP = 1000,
    MPTKPP,
    MIREGFILTER,
    SAMPLE_RATE,
    MIRPKTCNT,
    TOTAL_SAMPLE,
    CPU2ENABLE,
    CPU1ENABLE,
    CPU0ENABLE,
    CPU2VALID,
    CPU1VALID = 1010,
    CPU0VALID,
    PROTOCOL,
    CPID,
    TPID,
    SPID,
    SNAPFLAG,
    MAXLEN,
    OTAGEN,
    ITAGEN,
    SWIP = 1020,
    CRCERRDROP,
    DROPREASON,
    MLDTRAP,
    IGMPTRAP,
    IGMPCPUMSK,
    DFIGMPPRI,
    IGMPPRI,
    IPV6OPHDRTRAP,
    IPV4OPHDRTRAP,
    IPHDRCPUMSK = 1030,
    DFOPPRI,
    OPPRI,
    CFITRAP,
    CPUMASK,
    DFCFIPRI,
    CFIPRI,
    ARPTRAP,
    ARPCPUMSK,
    DFARPPRI,
    ARPPRI = 1040,
    CROSS_VLAN,
    FAST_LEAVE_EN,
    MLD_DIS,
    IGMP_DIS,
    IGMP_ROUTER_PM,
    GRP_AGE,
    LAST_MEMBER_AGE,
    ACT2,
    DFRMAPRI2,
    RMAPRI2 = 1050,
    CPUMASK2,
    ACT1,
    DFRMAPRI1,
    RMAPRI1,
    CPUMASK1,
    ACT0,
    DFRMAPRI0,
    RMAPRI0,
    CPUMASK0,
    ACT5 = 1060,
    DFRMAPRI5,
    RMAPRI5,
    CPUMASK5,
    ACT4,
    DFRMAPRI4,
    RMAPRI4,
    CPUMASK4,
    ACT3,
    DFRMAPRI3,
    RMAPRI3 = 1070,
    CPUMASK3,
    ACT8,
    DFRMAPRI8,
    RMAPRI8,
    CPUMASK8,
    ACT7,
    DFRMAPRI7,
    RMAPRI7,
    CPUMASK7,
    ACT6 = 1080,
    DFRMAPRI6,
    RMAPRI6,
    CPUMASK6,
    ACT10,
    DFRMAPRI10,
    RMAPRI10,
    CPUMASK10,
    ACT9,
    DFRMAPRI9,
    RMAPRI9 = 1090,
    CPUMASK9,
    MVRP_ACT,
    MVRP_DFRMAPRI,
    MVRP_RMAPRI,
    MVRP_CPUMASK,
    MMRP_ACT,
    MMRP_DFRMAPRI,
    MMRP_RMAPRI,
    MMRP_CPUMASK,
    PTP_ACT = 1100,
    PTP_DFRMAPRI,
    PTP_RMAPRI,
    PTP_CPUMASK,
    INSCPUTAG2,
    TXORGPKT2,
    INSCPUTAG1,
    TXORGPKT1,
    INSCPUTAG0,
    TXORGPKT0,
    RXUTX_OTAG_KEEP = 1110,
    RXUTX_ITAG_KEEP,
    RXNTX_OTAG_KEEP,
    RXNTX_ITAG_KEEP,
    RXNTX_DMACVIDSEL_ALE,
    RXNTX_DMACVIDSEL_EN,
    RXUTX_DMACVIDSEL_ALE,
    RXUTX_DMACVIDSEL_EN,
    CRCRECAL,
    RXUTX_OVID,
    RXUTX_OVID_EN = 1120,
    RXUTX_IVID,
    RXUTX_IVID_EN,
    RXNTX_OVID,
    RXNTX_OVID_EN,
    RXNTX_IVID,
    RXNTX_IVID_EN,
    CPURST_HOLD,
    CPURST,
    CMDSTATUS,
    DSTADDR = 1130,
    SRCADDR,
    LENGTH,
    FRQ8051_1_0,
    CMD_TRIGGER,
    CMD_TYPE,
    MEMORY_ADDR,
    MEMORY_DATA_LOW,
    MEMORY_DATA_HIGH,
    REG_ADDR,
    REG_DATA = 1140,
    REG_ACCESS_TRIGGRE,
    REG_ACCESS_TYPE,
    IROM_ADDR,
    IROM_DATA,
    IROM_ACCESS_TRIGGER,
    IROM_ACCESS_TYPE,
    SPI_CTS,
    SPI_FLASH_IO_CONFIGURATION,
    CACHE_CLEAN,
    SPI_R_DATA_IO = 1150,
    SPI_R_ADDRESS_IO,
    SPI_RI_DMY_CYCLE,
    SPI_RI_CMD,
    SPI_S_DATA_IO,
    SPI_S_ADDRESS_IO,
    SPI_SINGLE_COMMAND_TRIGGER,
    SPI_CONTROLLER_BUSY,
    SPI_S_SKIP_ADDRESS,
    SPI_S_ACCESS_DIRECTION,
    SPI_S_ACCESS_BYTE_NUMBER = 1160,
    SPI_S_DMY_CYCLE,
    SPI_S_CMD,
    SPI_S_ADDRESS,
    SPI_S_DATA0,
    SPI_S_DATA1,
    SPI_S_DATA2,
    SPI_S_DATA3,
    CFG_INTR_PS2LVL,
    WDT_RESET,
    WDT_ENABLE = 1170,
    WDT_TIMEOUT,
    WDT_COUNTER,
    RTKPP_RANDOM_NUMBER31_0,
    RTKPP_SEED15_0,
    RTKPP_RANDOM_NUMBER47_32,
    RTKPP_SEED47_16,
    RETRY_COUNT,
    RETRY_PERIOD,
    ENABLE_PMSK,
    SAMV_PMSK = 1180,
    RLDP_LOOP_IPM,
    RLDP_CHECK_PMSK,
    RLDP_LOOP_PMSK,
    RLDP_AUTOTRIGGER,
    RLDP_COMP_ID,
    RLDP_8051_ENABLE,
    RLDP_GEN_RANDOM,
    RLDP_CPUTRIG,
    RLDP_VLEAKY,
    RLDP_AUTOBLK = 1190,
    DISABLETX_6_0,
    DISABLERX_6_0,
    LOOPED_PORT0,
    LOOPED_PORT1,
    LOOPED_PORT2,
    LOOPED_PORT3,
    LOOPED_PORT4,
    LOOPED_PORT5,
    LOOPED_PORT6,
    SWMAC47_16 = 1200,
    RESERVERD,
    SWMACCPUMASK,
    DSTSWMACCHK,
    SWMACVALID,
    SWMAC15_0,
    EXDBGMODE,
    TRIGGER,
    SPG_PKTLEN,
    SPG_GENEN,
    SPG_INCREN = 1210,
    SPG_OTAGEXIST,
    SPG_ITAGEXIST,
    SPG_CTAGEXIST,
    SPG_SMAC31_0,
    SPG_SMAC47_32,
    SPG_DMAC31_0,
    SPG_DMAC47_32,
    SPG_ITAG,
    SPG_OTAG,
    SPG_CTAG31_0 = 1220,
    SPG_CTAG63_32,
    SPG_SRCPORT,
    SPG_PKTNUM,
    SPG_FIRSTOCT,
    RMON_SOURCE,
    MIBTESTMODE,
    ENDBMIBCOUNTER,
    ENMIBCOUNTER,
    PORTDEBUGCOUNTERRESET,
    SYSDEBUGCOUNTERRESET = 1230,
    SYSCOUNTERRESET,
    P7COUNTERRESET,
    P6COUNTERRESET,
    P5COUNTERRESET,
    P4COUNTERRESET,
    P3COUNTERRESET,
    P2COUNTERRESET,
    P1COUNTERRESET,
    P0COUNTERRESET,
    PORTDEBUGCOUNTERSTART = 1240,
    SYSDEBUGCOUNTERSTART,
    SYSCOUNTERSTART,
    P7COUNTERSTART,
    P6COUNTERSTART,
    P5COUNTERSTART,
    P4COUNTERSTART,
    P3COUNTERSTART,
    P2COUNTERSTART,
    P1COUNTERSTART,
    P0COUNTERSTART = 1250,
    READCOUNTERTRIG,
    MIBCOUNTERADDR,
    MIBCOUNTERDATA_31_0,
    MIBCOUNTERDATA_63_32,
    P7_CT_SEL,
    P6_CT_SEL,
    P5_CT_SEL,
    P4_CT_SEL,
    P3_CT_SEL,
    P2_CT_SEL = 1260,
    P1_CT_SEL,
    P0_CT_SEL,
    SYSMIBOF_FLAG,
    P7MIBOF_FLAG,
    P6MIBOF_FLAG,
    P5MIBOF_FLAG,
    P4MIBOF_FLAG,
    P3MIBOF_FLAG,
    P2MIBOF_FLAG,
    P1MIBOF_FLAG = 1270,
    P0MIBOF_FLAG,
    DOT1DTPLEARNEDENTRYDISCARDSOF_FLG,
    P0DOT3OAMFRAMESTXOF_FLG,
    P0DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG,
    P0DOT3STATSLATECOLLISIONSOCTETSOF_FLG,
    P0DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG,
    P0ETHERSTATSCOLLISIONSOF_FLG,
    P0DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG,
    P0DOT3STATSSINGLECOLLISIONFRAMESOF_FLG,
    P0IFOUTBROADCASTPKTSOF_FLG = 1280,
    P0IFOUTMULTICASTPKTS_OF_FLG,
    P0IFOUTUCASTPKTSOF_FLG,
    P0DOT3OUTPAUSEFRAMESOF_FLG,
    P0DOT1DTPPORTOUTFRAMESOF_FLG,
    P0IFOUTOCTETSOF_FLG,
    P0DOT3OAMFRAMESRXOF_FLG,
    P0DOT1DTPPORTINDISCARDSOF_FLG,
    P0ETHERSTATSDROPEVENTSOF_FLG,
    P0DOT3CONTROLINUNKNOWNOPCODESOF_FLG,
    P0DOT3STATSSYMBOLERRORSOF_FLG = 1290,
    P0DOT3STATSALIGNMENTERRORSOF_FLG,
    P0DOT3STATSFCSERRORSOF_FLG,
    P0DOT3STATSFRAMETOOLONGSOF_FLG,
    P0ETHERSTATSJABBERSOF_FLG,
    P0ETHERSTATSFRAGMENTSOF_FLG,
    P0ETHERSTATSBROADCASTPKTSOF_FLG,
    P0ETHERSTATSMULTICASTPKTSOF_FLG,
    P0_UNDERSIZEPKT_OVERFLOW_FLG,
    P0_BROADCASTPKT_OVERFLOW_FLG,
    P0_MULTICASTPKT_OVERFLOW_FLG = 1300,
    P0ETHERSTATSOCTETSOF_FLG,
    P0IFINOCTETSOF_FLG,
    P0ETHERSTATSOVERSIZEPKTSOF_FLG,
    P0ETHERSTATSPKTS1024TO1518OCTETSOF_FLG,
    P0ETHERSTATSPKTS512TO1023OCTETSOF_FLG,
    P0ETHERSTATSPKTS256TO511OCTETSOF_FLG,
    P0ETHERSTATSPKTS128TO255OCTETSOF_FLG,
    P0ETHERSTATSPKTS65TO127OCTETSOF_FLG,
    P0ETHERSTATSPKTS64OCTETSOF_FLG,
    P0ETHERSTATSUNDERSIZEPKTSOF_FLG = 1310,
    P1DOT3OAMFRAMESTXOF_FLG,
    P1DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG,
    P1DOT3STATSLATECOLLISIONSOCTETSOF_FLG,
    P1DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG,
    P1ETHERSTATSCOLLISIONSOF_FLG,
    P1DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG,
    P1DOT3STATSSINGLECOLLISIONFRAMESOF_FLG,
    P1IFOUTBROADCASTPKTSOF_FLG,
    P1IFOUTMULTICASTPKTS_OF_FLG,
    P1IFOUTUCASTPKTSOF_FLG = 1320,
    P1DOT3OUTPAUSEFRAMESOF_FLG,
    P1DOT1DTPPORTOUTFRAMESOF_FLG,
    P1IFOUTOCTETSOF_FLG,
    P1DOT3OAMFRAMESRXOF_FLG,
    P1DOT1DTPPORTINDISCARDSOF_FLG,
    P1ETHERSTATSDROPEVENTSOF_FLG,
    P1DOT3CONTROLINUNKNOWNOPCODESOF_FLG,
    P1DOT3STATSSYMBOLERRORSOF_FLG,
    P1DOT3STATSALIGNMENTERRORSOF_FLG,
    P1DOT3STATSFCSERRORSOF_FLG = 1330,
    P1DOT3STATSFRAMETOOLONGSOF_FLG,
    P1ETHERSTATSJABBERSOF_FLG,
    P1ETHERSTATSFRAGMENTSOF_FLG,
    P1ETHERSTATSBROADCASTPKTSOF_FLG,
    P1ETHERSTATSMULTICASTPKTSOF_FLG,
    P1IFINUCASTPKTSOF_FLG,
    P1DOT3INPAUSEFRAMESOF_FLG,
    P1DOT1DTPPORTINFRAMESOF_FLG,
    P1ETHERSTATSOCTETSOF_FLG,
    P1IFINOCTETSOF_FLG = 1340,
    P1ETHERSTATSOVERSIZEPKTSOF_FLG,
    P1ETHERSTATSPKTS1024TO1518OCTETSOF_FLG,
    P1ETHERSTATSPKTS512TO1023OCTETSOF_FLG,
    P1ETHERSTATSPKTS256TO511OCTETSOF_FLG,
    P1ETHERSTATSPKTS128TO255OCTETSOF_FLG,
    P1ETHERSTATSPKTS65TO127OCTETSOF_FLG,
    P1ETHERSTATSPKTS64OCTETSOF_FLG,
    P1ETHERSTATSUNDERSIZEPKTSOF_FLG,
    P2DOT3OAMFRAMESTXOF_FLG,
    P2DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG = 1350,
    P2DOT3STATSLATECOLLISIONSOCTETSOF_FLG,
    P2DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG,
    P2ETHERSTATSCOLLISIONSOF_FLG,
    P2DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG,
    P2DOT3STATSSINGLECOLLISIONFRAMESOF_FLG,
    P2IFOUTBROADCASTPKTSOF_FLG,
    P2IFOUTMULTICASTPKTS_OF_FLG,
    P2IFOUTUCASTPKTSOF_FLG,
    P2DOT3OUTPAUSEFRAMESOF_FLG,
    P2DOT1DTPPORTOUTFRAMESOF_FLG = 1360,
    P2IFOUTOCTETSOF_FLG,
    P2DOT3OAMFRAMESRXOF_FLG,
    P2DOT1DTPPORTINDISCARDSOF_FLG,
    P2ETHERSTATSDROPEVENTSOF_FLG,
    P2DOT3CONTROLINUNKNOWNOPCODESOF_FLG,
    P2DOT3STATSSYMBOLERRORSOF_FLG,
    P2DOT3STATSALIGNMENTERRORSOF_FLG,
    P2DOT3STATSFCSERRORSOF_FLG,
    P2DOT3STATSFRAMETOOLONGSOF_FLG,
    P2ETHERSTATSJABBERSOF_FLG = 1370,
    P2ETHERSTATSFRAGMENTSOF_FLG,
    P2ETHERSTATSBROADCASTPKTSOF_FLG,
    P2ETHERSTATSMULTICASTPKTSOF_FLG,
    P2IFINUCASTPKTSOF_FLG,
    P2DOT3INPAUSEFRAMESOF_FLG,
    P2DOT1DTPPORTINFRAMESOF_FLG,
    P2ETHERSTATSOCTETSOF_FLG,
    P2IFINOCTETSOF_FLG,
    P2ETHERSTATSOVERSIZEPKTSOF_FLG,
    P2ETHERSTATSPKTS1024TO1518OCTETSOF_FLG = 1380,
    P2ETHERSTATSPKTS512TO1023OCTETSOF_FLG,
    P2ETHERSTATSPKTS256TO511OCTETSOF_FLG,
    P2ETHERSTATSPKTS128TO255OCTETSOF_FLG,
    P2ETHERSTATSPKTS65TO127OCTETSOF_FLG,
    P2ETHERSTATSPKTS64OCTETSOF_FLG,
    P2ETHERSTATSUNDERSIZEPKTSOF_FLG,
    P3DOT3OAMFRAMESTXOF_FLG,
    P3DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG,
    P3DOT3STATSLATECOLLISIONSOCTETSOF_FLG,
    P3DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG = 1390,
    P3ETHERSTATSCOLLISIONSOF_FLG,
    P3DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG,
    P3DOT3STATSSINGLECOLLISIONFRAMESOF_FLG,
    P3IFOUTBROADCASTPKTSOF_FLG,
    P3IFOUTMULTICASTPKTS_OF_FLG,
    P3IFOUTUCASTPKTSOF_FLG,
    P3DOT3OUTPAUSEFRAMESOF_FLG,
    P3DOT1DTPPORTOUTFRAMESOF_FLG,
    P3IFOUTOCTETSOF_FLG,
    P3DOT3OAMFRAMESRXOF_FLG = 1400,
    P3DOT1DTPPORTINDISCARDSOF_FLG,
    P3ETHERSTATSDROPEVENTSOF_FLG,
    P3DOT3CONTROLINUNKNOWNOPCODESOF_FLG,
    P3DOT3STATSSYMBOLERRORSOF_FLG,
    P3DOT3STATSALIGNMENTERRORSOF_FLG,
    P3DOT3STATSFCSERRORSOF_FLG,
    P3DOT3STATSFRAMETOOLONGSOF_FLG,
    P3ETHERSTATSJABBERSOF_FLG,
    P3ETHERSTATSFRAGMENTSOF_FLG,
    P3ETHERSTATSBROADCASTPKTSOF_FLG = 1410,
    P3ETHERSTATSMULTICASTPKTSOF_FLG,
    P3IFINUCASTPKTSOF_FLG,
    P3DOT3INPAUSEFRAMESOF_FLG,
    P3DOT1DTPPORTINFRAMESOF_FLG,
    P3ETHERSTATSOCTETSOF_FLG,
    P3IFINOCTETSOF_FLG,
    P3ETHERSTATSOVERSIZEPKTSOF_FLG,
    P3ETHERSTATSPKTS1024TO1518OCTETSOF_FLG,
    P3ETHERSTATSPKTS512TO1023OCTETSOF_FLG,
    P3ETHERSTATSPKTS256TO511OCTETSOF_FLG = 1420,
    P3ETHERSTATSPKTS128TO255OCTETSOF_FLG,
    P3ETHERSTATSPKTS65TO127OCTETSOF_FLG,
    P3ETHERSTATSPKTS64OCTETSOF_FLG,
    P3ETHERSTATSUNDERSIZEPKTSOF_FLG,
    P4DOT3OAMFRAMESTXOF_FLG,
    P4DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG,
    P4DOT3STATSLATECOLLISIONSOCTETSOF_FLG,
    P4DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG,
    P4ETHERSTATSCOLLISIONSOF_FLG,
    P4DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG = 1430,
    P4DOT3STATSSINGLECOLLISIONFRAMESOF_FLG,
    P4IFOUTBROADCASTPKTSOF_FLG,
    P4IFOUTMULTICASTPKTS_OF_FLG,
    P4IFOUTUCASTPKTSOF_FLG,
    P4DOT3OUTPAUSEFRAMESOF_FLG,
    P4DOT1DTPPORTOUTFRAMESOF_FLG,
    P4IFOUTOCTETSOF_FLG,
    P4DOT3OAMFRAMESRXOF_FLG,
    P4DOT1DTPPORTINDISCARDSOF_FLG,
    P4ETHERSTATSDROPEVENTSOF_FLG = 1440,
    P4DOT3CONTROLINUNKNOWNOPCODESOF_FLG,
    P4DOT3STATSSYMBOLERRORSOF_FLG,
    P4DOT3STATSALIGNMENTERRORSOF_FLG,
    P4DOT3STATSFCSERRORSOF_FLG,
    P4DOT3STATSFRAMETOOLONGSOF_FLG,
    P4ETHERSTATSJABBERSOF_FLG,
    P4ETHERSTATSFRAGMENTSOF_FLG,
    P4ETHERSTATSBROADCASTPKTSOF_FLG,
    P4ETHERSTATSMULTICASTPKTSOF_FLG,
    P4IFINUCASTPKTSOF_FLG = 1450,
    P4DOT3INPAUSEFRAMESOF_FLG,
    P4DOT1DTPPORTINFRAMESOF_FLG,
    P4ETHERSTATSOCTETSOF_FLG,
    P4IFINOCTETSOF_FLG,
    P4ETHERSTATSOVERSIZEPKTSOF_FLG,
    P4ETHERSTATSPKTS1024TO1518OCTETSOF_FLG,
    P4ETHERSTATSPKTS512TO1023OCTETSOF_FLG,
    P4ETHERSTATSPKTS256TO511OCTETSOF_FLG,
    P4ETHERSTATSPKTS128TO255OCTETSOF_FLG,
    P4ETHERSTATSPKTS65TO127OCTETSOF_FLG = 1460,
    P4ETHERSTATSPKTS64OCTETSOF_FLG,
    P4ETHERSTATSUNDERSIZEPKTSOF_FLG,
    P5DOT3OAMFRAMESTXOF_FLG,
    P5DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG,
    P5DOT3STATSLATECOLLISIONSOCTETSOF_FLG,
    P5DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG,
    P5ETHERSTATSCOLLISIONSOF_FLG,
    P5DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG,
    P5DOT3STATSSINGLECOLLISIONFRAMESOF_FLG,
    P5IFOUTBROADCASTPKTSOF_FLG = 1470,
    P5IFOUTMULTICASTPKTS_OF_FLG,
    P5IFOUTUCASTPKTSOF_FLG,
    P5DOT3OUTPAUSEFRAMESOF_FLG,
    P5DOT1DTPPORTOUTFRAMESOF_FLG,
    P5IFOUTOCTETSOF_FLG,
    P5DOT3OAMFRAMESRXOF_FLG,
    P5DOT1DTPPORTINDISCARDSOF_FLG,
    P5ETHERSTATSDROPEVENTSOF_FLG,
    P5DOT3CONTROLINUNKNOWNOPCODESOF_FLG,
    P5DOT3STATSSYMBOLERRORSOF_FLG = 1480,
    P5DOT3STATSALIGNMENTERRORSOF_FLG,
    P5DOT3STATSFCSERRORSOF_FLG,
    P5DOT3STATSFRAMETOOLONGSOF_FLG,
    P5ETHERSTATSJABBERSOF_FLG,
    P5ETHERSTATSFRAGMENTSOF_FLG,
    P5ETHERSTATSBROADCASTPKTSOF_FLG,
    P5ETHERSTATSMULTICASTPKTSOF_FLG,
    P5IFINUCASTPKTSOF_FLG,
    P5DOT3INPAUSEFRAMESOF_FLG,
    P5DOT1DTPPORTINFRAMESOF_FLG = 1490,
    P5ETHERSTATSOCTETSOF_FLG,
    P5IFINOCTETSOF_FLG,
    P5ETHERSTATSOVERSIZEPKTSOF_FLG,
    P5ETHERSTATSPKTS1024TO1518OCTETSOF_FLG,
    P5ETHERSTATSPKTS512TO1023OCTETSOF_FLG,
    P5ETHERSTATSPKTS256TO511OCTETSOF_FLG,
    P5ETHERSTATSPKTS128TO255OCTETSOF_FLG,
    P5ETHERSTATSPKTS65TO127OCTETSOF_FLG,
    P5ETHERSTATSPKTS64OCTETSOF_FLG,
    P5ETHERSTATSUNDERSIZEPKTSOF_FLG = 1500,
    P6DOT3OAMFRAMESTXOF_FLG,
    P6DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG,
    P6DOT3STATSLATECOLLISIONSOCTETSOF_FLG,
    P6DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG,
    P6ETHERSTATSCOLLISIONSOF_FLG,
    P6DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG,
    P6DOT3STATSSINGLECOLLISIONFRAMESOF_FLG,
    P6IFOUTBROADCASTPKTSOF_FLG,
    P6IFOUTMULTICASTPKTS_OF_FLG,
    P6IFOUTUCASTPKTSOF_FLG = 1510,
    P6DOT3OUTPAUSEFRAMESOF_FLG,
    P6DOT1DTPPORTOUTFRAMESOF_FLG,
    P6IFOUTOCTETSOF_FLG,
    P6DOT3OAMFRAMESRXOF_FLG,
    P6DOT1DTPPORTINDISCARDSOF_FLG,
    P6ETHERSTATSDROPEVENTSOF_FLG,
    P6DOT3CONTROLINUNKNOWNOPCODESOF_FLG,
    P6DOT3STATSSYMBOLERRORSOF_FLG,
    P6DOT3STATSALIGNMENTERRORSOF_FLG,
    P6DOT3STATSFCSERRORSOF_FLG = 1520,
    P6DOT3STATSFRAMETOOLONGSOF_FLG,
    P6ETHERSTATSJABBERSOF_FLG,
    P6ETHERSTATSFRAGMENTSOF_FLG,
    P6ETHERSTATSBROADCASTPKTSOF_FLG,
    P6ETHERSTATSMULTICASTPKTSOF_FLG,
    P6IFINUCASTPKTSOF_FLG,
    P6DOT3INPAUSEFRAMESOF_FLG,
    P6DOT1DTPPORTINFRAMESOF_FLG,
    P6ETHERSTATSOCTETSOF_FLG,
    P6IFINOCTETSOF_FLG = 1530,
    P6ETHERSTATSOVERSIZEPKTSOF_FLG,
    P6ETHERSTATSPKTS1024TO1518OCTETSOF_FLG,
    P6ETHERSTATSPKTS512TO1023OCTETSOF_FLG,
    P6ETHERSTATSPKTS256TO511OCTETSOF_FLG,
    P6ETHERSTATSPKTS128TO255OCTETSOF_FLG,
    P6ETHERSTATSPKTS65TO127OCTETSOF_FLG,
    P6ETHERSTATSPKTS64OCTETSOF_FLG,
    P6ETHERSTATSUNDERSIZEPKTSOF_FLG,
    P7DOT3OAMFRAMESTXOF_FLG,
    P7DOT3STATSEXCESSIVECOLLISIONSOCTETSOF_FLG = 1540,
    P7DOT3STATSLATECOLLISIONSOCTETSOF_FLG,
    P7DOT3STATSDEFERREDTRANSMISSIONSOCTETSOF_FLG,
    P7ETHERSTATSCOLLISIONSOF_FLG,
    P7DOT3STATMULTIPLECOLLISIONFRAMESOCTETSOF_FLG,
    P7DOT3STATSSINGLECOLLISIONFRAMESOF_FLG,
    P7IFOUTBROADCASTPKTSOF_FLG,
    P7IFOUTMULTICASTPKTS_OF_FLG,
    P7IFOUTUCASTPKTSOF_FLG,
    P7DOT3OUTPAUSEFRAMESOF_FLG,
    P7DOT1DTPPORTOUTFRAMESOF_FLG = 1550,
    P7IFOUTOCTETSOF_FLG,
    P7DOT3OAMFRAMESRXOF_FLG,
    P7DOT1DTPPORTINDISCARDSOF_FLG,
    P7ETHERSTATSDROPEVENTSOF_FLG,
    P7DOT3CONTROLINUNKNOWNOPCODESOF_FLG,
    P7DOT3STATSSYMBOLERRORSOF_FLG,
    P7DOT3STATSALIGNMENTERRORSOF_FLG,
    P7DOT3STATSFCSERRORSOF_FLG,
    P7DOT3STATSFRAMETOOLONGSOF_FLG,
    P7ETHERSTATSJABBERSOF_FLG = 1560,
    P7ETHERSTATSFRAGMENTSOF_FLG,
    P7ETHERSTATSBROADCASTPKTSOF_FLG,
    P7ETHERSTATSMULTICASTPKTSOF_FLG,
    P7IFINUCASTPKTSOF_FLG,
    P7DOT3INPAUSEFRAMESOF_FLG,
    P7DOT1DTPPORTINFRAMESOF_FLG,
    P7ETHERSTATSOCTETSOF_FLG,
    P7IFINOCTETSOF_FLG,
    P7ETHERSTATSOVERSIZEPKTSOF_FLG,
    P7ETHERSTATSPKTS1024TO1518OCTETSOF_FLG = 1570,
    P7ETHERSTATSPKTS512TO1023OCTETSOF_FLG,
    P7ETHERSTATSPKTS256TO511OCTETSOF_FLG,
    P7ETHERSTATSPKTS128TO255OCTETSOF_FLG,
    P7ETHERSTATSPKTS65TO127OCTETSOF_FLG,
    P7ETHERSTATSPKTS64OCTETSOF_FLG,
    P7ETHERSTATSUNDERSIZEPKTSOF_FLG,
    OP_TYPE,
    ADDRESS,
    TMWDR0,
    TMWDR1 = 1580,
    TMRDR0,
    TMRDR1,
    SEL_SS__GPIO,
    SEL_SCLK__GPIO,
    SEL_MISO__GPIO,
    SEL__MOSI__GPIO,
    SEL_INT_GPIO,
    SEL_WOL_GPIO,
    SEL_UARTRX_GPIO,
    SEL_UARTTX_GPIO = 1590,
    DATA_CGPIO_3_0,
    DATA_BGPIO_3_0,
    DATA_AGPIO_3_0,
    DIR_CGPIO_3_0,
    DIR_BGPIO_3_0,
    DIR_AGPIO_3_0,
    IMODE_CGPIO_1_0,
    IMODE_BGPIO_1_0,
    IMODE_AGPIO_1_0,
    IMASK_CGPIO_3_0 = 1600,
    IMASK_BGPIO_3_0,
    IMASK_AGPIO_3_0,
    IS_CGPIO_3_0,
    IS_BGPIO_3_0,
    IS_AGPIO_3_0,
    CEC_IE_CPU,
    WOLINT_IE_CPU,
    HEAC4_CALIBR_IE,
    HEAC3_CALIBR_IE,
    HEAC2_CALIBR_IE = 1610,
    HEAC1_CALIBR_IE,
    HEAC0_CALIBR_IE,
    CPU8051_EVENT_IE,
    GLOBAL_ACL_HIT_IE3_CPU,
    GLOBAL_ACL_HIT_IE2_CPU,
    GLOBAL_ACL_HIT_IE1_CPU,
    GLOBAL_ACL_HIT_IE0_CPU,
    GLOBAL_SA_MOVE_IE_CPU,
    GLOBAL_MIB_CNT_OVERFLOW_IE_CPU,
    GLOBAL_LINK_STA_CHANGE_IE_CPU = 1620,
    GLOBAL_PACKET_DROP_IE_CPU,
    GLOBAL_PORT_SALRN_CONSTRAIN_IE_CPU,
    LD_LP_IE_CPU,
    SWITCH_IE_CPU,
    WOLPKT_DROP_IE_CPU,
    SOURCE_PORT_SELF_FILTER_DROP_IE_CPU,
    LOOKUP_MISS_DROP_IE_CPU,
    FWD_TABLE_MEMBER_PORT_EMPTY_DROP_IE_CPU,
    SOURCE_MAC_LEARNING_DROP_IE_CPU,
    MAC_CONSTRAIN_DROP_IE_CPU = 1630,
    INVALID_SA_DROP_IE_CPU,
    SA_BLOCK_DROP_IE_CPU,
    DA_BLOCK_DROP_IE_CPU,
    L2_MC_IPMC_DROP_IE_CPU,
    L2_UC_IPMC_DROP_IE_CPU,
    TTL_DROP_IE_CPU,
    INGRESS_SPT_DROP_IE_CPU,
    DOT1X_INGRESS_FILTER_DROP_IE_CPU,
    VLAN_INGRESS_FILTER_DROP_IE_CPU,
    VLAN_TABLE_LOOKUP_MISS_DROP_IE_CPU = 1640,
    ACCEPT_PKT_TAG_TYPE_DROP_IE_CPU,
    ACL_LOOKUP_MISS_DROP_IE_CPU,
    ACL_POLICER_DROP_IE_CPU,
    ACL_DROP_IE_CPU,
    ACL_REDIRECT_DROP_IE_CPU,
    RTKPP_DROP_IE_CPU,
    SWITCH_OWN_MAC_DROP_IE_CPU,
    RMA_DROP_IE_CPU,
    INGRESS_BW_CTL_DROP_IE_CPU,
    PKT_PAR_CFI_DROP_IE_CPU = 1650,
    RX_DIS_DROP_RX_IE_CPU,
    ALIGNMENT_ERR_DROP_IE_CPU,
    SYMBOL_ERR_DROP_IE_CPU,
    CRC_ERR_DROP_IE_CPU,
    LESS_THAN_64B_DROP_IE_CPU,
    MAX_LEN_EXCEED_DROP_IE_CPU,
    RX_DIS_DROP_ALE_IE_CPU,
    PORT_LINK_DOWN_DROP_IE_CPU,
    FC_DROP_IE_CPU,
    TX_DISABLE_DROP_IE_CPU = 1660,
    MIRROR_EGRESS_FILTER_DROP_IE_CPU,
    CPU_PORT_SELF_FILTER_DROP_IE_CPU,
    PORT_ISOLATION_DROP_IE_CPU,
    DOT1X_EGRESS_FILTER_DROP_IE_CPU,
    SPT_EGRESS_FILTER_DROP_IE_CPU,
    VLAN_EGRESS_FILTER_DROP_IE_CPU,
    MC_EGRESS_FILTER_DROP_IE_CPU,
    STORM_SUPPRESSION_DROP_IE_CPU,
    LOOP_RESOLVE_IE_CPU,
    CEC_IP_CPU = 1670,
    IGMPPAMTERCGE_IP,
    RSTPPAMTERCGE_IP,
    HEAC4_CALIBR_IP,
    HEAC3_CALIBR_IP,
    HEAC2_CALIBR_IP,
    HEAC1_CALIBR_IP,
    HEAC0_CALIBR_IP,
    CPU8051_EVENT_IP,
    GLOBAL_ACL_HIT_IP3_CPU,
    GLOBAL_ACL_HIT_IP2_CPU = 1680,
    GLOBAL_ACL_HIT_IP1_CPU,
    GLOBAL_ACL_HIT_IP0_CPU,
    GLOBAL_SA_MOVE_IP_CPU,
    GLOBAL_MIB_CNT_OVERFLOW_IP_CPU,
    GLOBAL_LINK_STA_CHANGE_IP_CPU,
    GLOBAL_PACKET_DROP_IP_CPU,
    GLOBAL_PORT_SALRN_CONSTRAIN_IP_CPU,
    LD_LP_IP_CPU,
    WOLPKT_DROP_IP_CPU,
    SOURCE_PORT_SELF_FILTER_DROP_IP_CPU = 1690,
    LOOKUP_MISS_DROP_IP_CPU,
    FWD_TABLE_MEMBER_PORT_EMPTY_DROP_IP_CPU,
    SOURCE_MAC_LEARNING_DROP_IP_CPU,
    MAC_CONSTRAIN_DROP_IP_CPU,
    INVALID_SA_DROP_IP_CPU,
    SA_BLOCK_DROP_IP_CPU,
    DA_BLOCK_DROP_IP_CPU,
    L2_MC_IPMC_DROP_IP_CPU,
    L2_UC_IPMC_DROP_IP_CPU,
    TTL_DROP_IP_CPU = 1700,
    INGRESS_SPT_DROP_IP_CPU,
    DOT1X_INGRESS_FILTER_DROP_IP_CPU,
    VLAN_INGRESS_FILTER_DROP_IP_CPU,
    VLAN_TABLE_LOOKUP_MISS_DROP_IP_CPU,
    ACCEPT_PKT_TAG_TYPE_DROP_IP_CPU,
    ACL_LOOKUP_MISS_DROP_IP_CPU,
    ACL_POLICER_DROP_IP_CPU,
    ACL_DROP_IP_CPU,
    ACL_REDIRECT_DROP_IP_CPU,
    RTKPP_DROP_IP_CPU = 1710,
    SWITCH_OWN_MAC_DROP_IP_CPU,
    RMA_DROP_IP_CPU,
    INGRESS_BW_CTL_DROP_IP_CPU,
    PKT_PAR_CFI_DROP_IP_CPU,
    RX_DIS_DROP_RX_IP_CPU,
    ALIGNMENT_ERR_DROP_IP_CPU,
    SYMBOL_ERR_DROP_IP_CPU,
    CRC_ERR_DROP_IP_CPU,
    LESS_THAN_64B_DROP_IP_CPU,
    MAX_LEN_EXCEED_DROP_IP_CPU = 1720,
    RX_DIS_DROP_ALE_IP_CPU,
    PORT_LINK_DOWN_DROP_IP_CPU,
    FC_DROP_IP_CPU,
    TX_DISABLE_DROP_IP_CPU,
    MIRROR_EGRESS_FILTER_DROP_IP_CPU,
    CPU_PORT_SELF_FILTER_DROP_IP_CPU,
    PORT_ISOLATION_DROP_IP_CPU,
    DOT1X_EGRESS_FILTER_DROP_IP_CPU,
    SPT_EGRESS_FILTER_DROP_IP_CPU,
    VLAN_EGRESS_FILTER_DROP_IP_CPU = 1730,
    MC_EGRESS_FILTER_DROP_IP_CPU,
    STORM_SUPPRESSION_DROP_IP_CPU,
    LOOP_RESOLVE_IP_CPU,
    CPU8051_ENVENT_NUM,
    CPU8051_EVENT_INT_TRI,
    SW_INT_PULSE_INTERVAL,
    SW_INT_MODE,
    LINK_STA_CHANGE_IE_7_0_CPU,
    PORT_SALRN_CONSTRAIN_IE_7_0_CPU,
    LINK_STA_CHANGE_IP_7_0_CPU = 1740,
    PORT_SALRN_CONSTRAIN_IP_7_0_CPU,
    WOLDETPORT6,
    WOLDETPORT5,
    WOLDETPORT4,
    WOLDETPORT3,
    WOLDETPORT2,
    WOLDETPORT1,
    WOLDETPORT0,
    WOLEN,
    LUEN = 1750,
    MPEN,
    WFEN,
    WSAM1,
    WSAM0,
    WI_FLAG,
    WAKEUP_CPUPKTEN,
    SW_WOL_PULSE_INTERVAL,
    WAKEUP_CPUEN1,
    WAKEUP_CPUEN0,
    FWD_MP = 1760,
    FWD_WF,
    HSBCRC1,
    LSBCRC1,
    HSBCRC0,
    LSBCRC0,
    WAKEUPMASK0_127_96,
    WAKEUPMASK0_95_64,
    WAKEUPMASK0_63_32,
    WAKEUPMASK0_31_0,
    WAKEUPMASK1_127_96 = 1770,
    WAKEUPMASK1_95_64,
    WAKEUPMASK1_63_32,
    WAKEUPMASK1_31_0,
    NODEID1_31_0,
    NODEID1EN,
    NODEID1_47_32,
    NODEID2_31_0,
    NODEID2EN,
    NODEID2_47_32,
    NODEID3_31_0 = 1780,
    NODEID3EN,
    NODEID3_47_32,
    RLDP_INDICATOR_EN,
    RLDP_BLINK_TIME,
    DIS_PWR_ON_BLINKING,
    LED_BLINKING_TIME,
    P0LEDINDIC,
    P6_LED1_CTL,
    P6_LED0_CTL,
    P4_LED1_CTL = 1790,
    P4_LED0_CTL,
    P3_LED_CTL,
    P2_LED_CTL,
    P1_LED_CTL,
    P0_LED_CTL,
    P6_LED1,
    P6_LED0,
    P4_LED1,
    P4_LED0,
    P3_LED = 1800,
    P2_LED,
    P1_LED,
    P0_LED,
    P6_LED1_STA,
    P6_LED0_STA,
    P4_LED1_STA,
    P4_LED0_STA,
    P3_LED_STA,
    P2_LED_STA,
    P1_LED_STA = 1810,
    P0_LED_STA,
    NICRST,
    TXSTOP,
    RXSTOP,
    RXRDL,
    TXAFS,
    RXCMD,
    TXCMD,
    RXIS,
    TXIS = 1820,
    TXES,
    RXIE,
    TXIE,
    TXEE,
    RXMTU,
    HFPPE,
    HFMPE,
    RXBPE,
    RXMPE,
    RXPPS_1 = 1830,
    RXPPS_0,
    RXAPE,
    ARPPE,
    RL4CEPE,
    RL3CEPE,
    RCRCEPE,
    RMCRC,
    RXE,
    LBE,
    TXE = 1840,
    CRXCURPKT,
    CTXCURPKT,
    MH0,
    MH1,
    MH2,
    MH3,
    MH4,
    MH5,
    MH6,
    MH7 = 1850,
    PAH0,
    PAH1,
    PAH2,
    PAH3,
    PAH4,
    PAH5,
    PAH6,
    PAH7,
    SRXCURPKT,
    STXCURPKT = 1860,
    TXPKTLEN,
    STXCURUNITL,
    ALERUNNING,
    ENALETESTMODE,
    PAYLOAD0,
    PAYLOAD1,
    PAYLOAD2,
    PAYLOAD3,
    PAYLOAD4,
    CRCCALC = 1870,
    SPHY,
    CPUTAG,
    IPV6OPHDR,
    IPV4OPHDR,
    PTPMSGCLASS,
    RTKPP,
    OTAGEXIST,
    ITAGEXIST,
    L2FMT,
    L2ERR = 1880,
    PPPOE,
    L34FMT,
    DATYPE,
    DSLRN,
    ASDPM,
    ASPRI,
    PRI,
    NORMK,
    OPRI,
    DEI = 1890,
    OVID,
    IPRI,
    CFI,
    IVID,
    FRAMELENGTH,
    TYPELEN,
    DMAC_47_16,
    SMAC_47_32,
    DMAC_15_0,
    SMAC_31_0 = 1900,
    TRAP,
    ITAGFIX,
    OTAGFIX,
    DIPRIVALID,
    DIPRI,
    DOPRIVALID,
    DOPRI,
    DDEIVALID,
    DDEI,
    DSCP = 1910,
    MIR,
    DPCNT,
    NANOSEC,
    REASON,
    SECOND,
    MULDPM,
    GTBLIDX,
    PRC,
    SML,
    CRSVLAN = 1920,
    DOT1QOPRI,
    DOT1QIPRI,
    KEEPOTAG,
    KEEPITAG,
    IUNTAG,
    LENRC,
    VIDRC,
    OTAGPRI,
    ITAGPRI,
    DSCPPRI = 1930,
    LKMISS,
    ULFID,
    SPMC,
    LUTCVIDVALID,
    LUTDIDX,
    LUTSIDX,
    TOGVLAN,
    REDIR,
    CPTOCPU2,
    CPTOCPU1 = 1940,
    CPTOCPU0,
    TRAPCPU2,
    TRAPCPU1,
    TRAPCPU0,
    DROP,
    LUTCVID,
    OUNTAG,
    ACLASNOVID,
    ACLASNIVID,
    ACLKEEPOTAG = 1950,
    ACLOTAG,
    ACLOUNTAG,
    ACLKEEPITAG,
    ACLITAG,
    ACLIUNTAG,
    ACLTM,
    ACLASPRI,
    FNO,
    VLANFWD,
    FID = 1960,
    ACLOPRIRMK,
    ACLIPRIRMK,
    ACTIDX3,
    ACTIDX2,
    ACTIDX1,
    ACTIDX0,
    IPRC,
    RATELIMITLEAKY,
    STPIDX,
    PUBCEXTIMES = 1970,
    GPAGECNTEXDROPTIMES,
    GRXPAGEPEAKCNT,
    SYSPAGECNT,
    EXTIMESCNT_RESET,
    PEAKCNT_RESET,
    RXPAGECNTEXTIMES,
    RXPAGECURRENTCNT,
    GRXPAGECURRENTCNT,
    RXPAGEPEAKCNT,
    TXTMENPM = 1980,
    RXTMENPM,
    RXC,
    RXEN,
    RXD_7_0,
    RXPN,
    LATCH_TXREG,
    TXEN,
    TXD_7_0,
    TXPN,
    SYS_TIME_EN = 1990,
    SYS_TIME_TICK,
    SYS_TIME_FREQ,
    SYS_TIME_OFFSET_SEC,
    SYS_TIME_OFFSET_512NS,
    SYS_TIME_SEC,
    SYS_TIME_512NS,
    TIME_SYSNC_TX_TS_FILL_EN,
    TIME_PD_TX_TS_FILL_EN,
    OPRI_RMP,
    IPRI_RMP = 2000,
    EAV_ROLE,
    TIME_SYNC_EN,
    PORT_POTS_SEC,
    PORT_POTS_512NS,
    PORT_SYNC_EGRESS_TS_SEC,
    PORT_SYNC_EGRESS_TS_VALID,
    PORT_SYNC_EGRESS_TS_512NS,
    PORT_PDREQ_EGRESS_TS_SEC,
    PORT_PDREQ_EGRESS_TS_VALID,
    PORT_PDREQ_EGRESS_TS_512NS = 2010,
    PORT_PDRESP_EGRESS_TS_SEC,
    PORT_PDRESP_EGRESS_TS_VALID,
    PORT_PDRESP_EGRESS_TS_512NS,
    PORT_OTHER_EGRESS_TS_SEC,
    PORT_OTHER_EGRESS_TS_VALID,
    PORT_OTHER_EGRESS_TS_512NS,
    PORT_SYNC_INGRESS_TS_SEC,
    PORT_SYNC_INGRESS_TS_VALID,
    PORT_SYNC_INGRESS_TS_512NS,
    PORT_PDREQ_INGRESS_TS_SEC = 2020,
    PORT_PDREQ_INGRESS_TS_VALID,
    PORT_PDREQ_INGRESS_TS_512NS,
    PORT_PDRESP_INGRESS_TS_SEC,
    PORT_PDRESP_INGRESS_TS_VALID,
    PORT_PDRESP_INGRESS_TS_512NS,
    PORT_OTHER_INGRESS_TS_SEC,
    PORT_OTHER_INGRESS_TS_VALID,
    PORT_OTHER_INGRESS_TS_512NS,
    PORT_REMAP_EAV_PRI7_REGEN,
    PORT_REMAP_EAV_PRI6_REGEN = 2030,
    PORT_REMAP_EAV_PRI5_REGEN,
    PORT_REMAP_EAV_PRI4_REGEN,
    PORT_REMAP_EAV_PRI3_REGEN,
    PORT_REMAP_EAV_PRI2_REGEN,
    PORT_REMAP_EAV_PRI1_REGEN,
    PORT_REMAP_EAV_PRI0_REGEN,
    HICREDIT,
    CURRCREDIT,
    WEIGHT,
    LOCREDITTHRESHOLD = 2040,
    PARAMCHANGED,
    CEC_MODE,
    TEST_MODE_PAD_EN,
    LOGICAL_ADDR,
    TIMER_DIV,
    PRE_DIV,
    UNREG_ACK_EN,
    CDC_ARBITRATION_EN,
    TEST_MODE_PAD_DATA,
    CEC_PAD_IN = 2050,
    DUMMY,
    CLEAR_CEC_INT,
    WT_CNT,
    LATTEST,
    RETRY_NO,
    BROADCAST_ADDR,
    RX_EN,
    RX_RST,
    RX_CONTINUOUS,
    RX_INT_EN = 2060,
    INIT_ADDR,
    RX_EOM,
    RX_INT,
    RX_FIFO_OV,
    RX_FIFO_CNT,
    TX_ADDR_EN,
    TX_ADDR,
    TX_EN,
    TX_RST,
    TX_CONTINUOUS = 2070,
    TX_INT_EN,
    DEST_ADDR,
    TX_EOM,
    TX_INT,
    TX_FIFO_UD,
    TX_FIFO_CNT,
    TX_ADD_CNT,
    RX_SUB_CNT,
    FIFO_CNT,
    TX_FIFO_0 = 2080,
    TX_FIFO_1,
    TX_FIFO_2,
    TX_FIFO_3,
    TX_FIFO_4,
    TX_FIFO_5,
    TX_FIFO_6,
    TX_FIFO_7,
    TX_FIFO_8,
    TX_FIFO_9,
    TX_FIFO_A = 2090,
    TX_FIFO_B,
    TX_FIFO_C,
    TX_FIFO_D,
    TX_FIFO_E,
    TX_FIFO_F,
    RX_FIFO_0,
    RX_FIFO_1,
    RX_FIFO_2,
    RX_FIFO_3,
    RX_FIFO_4 = 2100,
    RX_FIFO_5,
    RX_FIFO_6,
    RX_FIFO_7,
    RX_FIFO_8,
    RX_FIFO_9,
    RX_FIFO_A,
    RX_FIFO_B,
    RX_FIFO_C,
    RX_FIFO_D,
    RX_FIFO_E = 2110,
    RX_FIFO_F,
    RX_START_LOW,
    RX_START_PERIOD,
    RX_DATA_SAMPLE,
    RX_DATA_PERIOD,
    TX_START_LOW,
    TX_START_HIGH,
    TX_DATA_LOW,
    TX_DATA_01,
    TX_DATA_HIGH = 2120,
    COMPARE_OPCODE_01,
    SEND_OPCODE_01,
    OPERAND_NUMBER_01,
    OPERAND_01,
    OPERAND_02,
    OPERAND_03,
    COMPARE_OPCODE_02,
    SEND_OPCODE_02,
    OPERAND_NUMBER_02,
    OPERAND_04 = 2130,
    OPERAND_05,
    OPERAND_06,
    COMPARE_OPCODE_03,
    SEND_OPCODE_03,
    OPERAND_NUMBER_03,
    OPERAND_07,
    OPERAND_08,
    OPERAND_09,
    COMPARE_OPCODE_04,
    SEND_OPCODE_04 = 2140,
    OPERAND_NUMBER_04,
    OPERAND_10,
    OPERAND_11,
    OPERAND_12,
    COMPARE_OPCODE_05,
    COMPARE_OPCODE_06,
    COMPARE_OPCODE_07,
    COMPARE_OPCODE_08,
    COMPARE_OPCODE_09,
    COMPARE_OPCODE_10 = 2150,
    COMPARE_OPCODE_11,
    COMPARE_OPCODE_12,
    COMPARE_OPCODE_13,
    COMPARE_OPCODE_14,
    COMPARE_OPCODE_15,
    EN_COMPARE_OPCODE_15,
    EN_COMPARE_OPCODE_14,
    EN_COMPARE_OPCODE_13,
    EN_COMPARE_OPCODE_12,
    EN_COMPARE_OPCODE_11 = 2160,
    EN_COMPARE_OPCODE_10,
    EN_COMPARE_OPCODE_09,
    EN_COMPARE_OPCODE_08,
    EN_COMPARE_OPCODE_07,
    EN_COMPARE_OPCODE_06,
    EN_COMPARE_OPCODE_05,
    EN_COMPARE_OPCODE_04,
    EN_COMPARE_OPCODE_03,
    EN_COMPARE_OPCODE_02,
    EN_COMPARE_OPCODE_01 = 2170,
    IRQ_PENDING,
    CEC_MSG_STATUS_01,
    CEC_MSG_STATUS_02,
    IRQ_BY_CEC_RECEIVE_SPECIAL_CMD,
    VCCKOFF_33V,
    REGFIELD_LIST_END = 2176
} rtk_regField_list_t;

typedef enum rtk_field_type_e
{
    FIELD_TYPE_RO = 0,        /* read only */
    FIELD_TYPE_RW,            /* read, write */
    FIELD_TYPE_RWS,           /* read, write side effect */
    FIELD_TYPE_RS,            /* read side effect */
    FIELD_TYPE_RSW,           /* read side effect, write */
    FIELD_TYPE_RC,            /* read to clear */
    FIELD_TYPE_RW1C,          /* read, write 1 to clear */
    FIELD_TYPE_WO,            /* write only */
    FIELD_TYPE_WS,            /* write side effect */
    FIELD_TYPE_NONE,          /* no use */
    FIELD_TYPE_END
} rtk_field_type_t;

typedef struct rtk_regField_s
{
    rtk_regField_list_t name; /* field name */
    uint16 lsp;               /* LSP of the field */
    uint16 len;               /* field length */
    rtk_field_type_t type;    /* r/w type */
} rtk_regField_t;

typedef struct rtk_reg_s
{
    uint32 offset;            /* offset address */
    uint32 field_num;         /* total field numbers */
    rtk_regField_t *fields;   /* register fields */
    uint32 default_value;     /* default value */
} rtk_reg_t;

#define REG_DATA_LEN          (32)
#define REG_DATA_MASK         (0xFFFFFFFF)

extern int32 reg_read(uint32 unit, rtk_reg_list_t reg, uint32 *value);
extern int32 reg_write(uint32 unit, rtk_reg_list_t reg, uint32 value);
extern int32 reg_field_read(uint32 unit, rtk_reg_list_t reg, rtk_regField_list_t field, uint32 *value);
extern int32 reg_field_write(uint32 unit, rtk_reg_list_t reg, rtk_regField_list_t field, uint32 value);
extern int32 reg_field_get(uint32 unit, rtk_reg_list_t reg, rtk_regField_list_t field, uint32 *value, uint32 data);
extern int32 reg_field_set(uint32 unit, rtk_reg_list_t reg, rtk_regField_list_t field, uint32 value, uint32 *data);
extern rtk_reg_t rtl8307h_reg_list[];

#endif    /* __RTL8307H_REG_STRUCT_H__ */
