ModuleName event_5
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 53
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 400 ,Y1: 240 ,X2: 424 ,Y2: 240
Edge X1: 424 ,Y1: 240 ,X2: 424 ,Y2: 416
End
Branches
Branch Left: 424 ,Top: 272
BranchStrList
0
End
Branch Left: 424 ,Top: 296
BranchStrList
1
End
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 112 ,Y1: 168 ,X2: 144 ,Y2: 168
Edge X1: 144 ,Y1: 168 ,X2: 144 ,Y2: 240
Edge X1: 144 ,Y1: 240 ,X2: 144 ,Y2: 448
Edge X1: 144 ,Y1: 240 ,X2: 216 ,Y2: 240
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 112 ,Y1: 208 ,X2: 128 ,Y2: 208
Edge X1: 128 ,Y1: 208 ,X2: 128 ,Y2: 256
Edge X1: 128 ,Y1: 256 ,X2: 128 ,Y2: 448
Edge X1: 128 ,Y1: 256 ,X2: 216 ,Y2: 256
End
Branches
End
Wire Name: b1
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 632 ,Y1: 240 ,X2: 664 ,Y2: 240
Edge X1: 632 ,Y1: 240 ,X2: 632 ,Y2: 416
End
Branches
Branch Left: 632 ,Top: 272
BranchStrList
0
End
Branch Left: 632 ,Top: 296
BranchStrList
1
End
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 112 ,Y1: 136 ,X2: 456 ,Y2: 136
Edge X1: 456 ,Y1: 136 ,X2: 456 ,Y2: 248
Edge X1: 456 ,Y1: 248 ,X2: 456 ,Y2: 336
Edge X1: 456 ,Y1: 248 ,X2: 488 ,Y2: 248
Edge X1: 456 ,Y1: 336 ,X2: 456 ,Y2: 416
Edge X1: 456 ,Y1: 336 ,X2: 488 ,Y2: 336
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 424 ,Y1: 272 ,X2: 480 ,Y2: 272
Edge X1: 480 ,Y1: 232 ,X2: 480 ,Y2: 272
Edge X1: 480 ,Y1: 232 ,X2: 488 ,Y2: 232
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 424 ,Y1: 296 ,X2: 480 ,Y2: 296
Edge X1: 480 ,Y1: 296 ,X2: 480 ,Y2: 320
Edge X1: 480 ,Y1: 320 ,X2: 488 ,Y2: 320
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 552 ,Y1: 296 ,X2: 632 ,Y2: 296
Edge X1: 552 ,Y1: 296 ,X2: 552 ,Y2: 328
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 552 ,Y1: 272 ,X2: 632 ,Y2: 272
Edge X1: 552 ,Y1: 240 ,X2: 552 ,Y2: 272
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 816 ,Y1: 240 ,X2: 928 ,Y2: 240
Edge X1: 928 ,Y1: 200 ,X2: 928 ,Y2: 240
Edge X1: 928 ,Y1: 184 ,X2: 928 ,Y2: 200
Edge X1: 928 ,Y1: 200 ,X2: 952 ,Y2: 200
Edge X1: 928 ,Y1: 168 ,X2: 928 ,Y2: 184
Edge X1: 928 ,Y1: 184 ,X2: 952 ,Y2: 184
Edge X1: 928 ,Y1: 168 ,X2: 952 ,Y2: 168
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 944 ,Y1: 224 ,X2: 968 ,Y2: 224
Edge X1: 944 ,Y1: 224 ,X2: 944 ,Y2: 240
Edge X1: 944 ,Y1: 240 ,X2: 944 ,Y2: 256
Edge X1: 944 ,Y1: 240 ,X2: 968 ,Y2: 240
Edge X1: 816 ,Y1: 256 ,X2: 944 ,Y2: 256
Edge X1: 944 ,Y1: 256 ,X2: 968 ,Y2: 256
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 944 ,Y1: 304 ,X2: 968 ,Y2: 304
Edge X1: 944 ,Y1: 288 ,X2: 944 ,Y2: 304
Edge X1: 944 ,Y1: 272 ,X2: 944 ,Y2: 288
Edge X1: 944 ,Y1: 288 ,X2: 968 ,Y2: 288
Edge X1: 816 ,Y1: 272 ,X2: 944 ,Y2: 272
Edge X1: 944 ,Y1: 272 ,X2: 968 ,Y2: 272
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 816 ,Y1: 288 ,X2: 928 ,Y2: 288
Edge X1: 928 ,Y1: 288 ,X2: 928 ,Y2: 336
Edge X1: 928 ,Y1: 336 ,X2: 952 ,Y2: 336
Edge X1: 928 ,Y1: 336 ,X2: 928 ,Y2: 352
Edge X1: 928 ,Y1: 352 ,X2: 928 ,Y2: 368
Edge X1: 928 ,Y1: 352 ,X2: 952 ,Y2: 352
Edge X1: 928 ,Y1: 368 ,X2: 952 ,Y2: 368
End
Branches
End
End
Ports
Port Left: 112 Top: 168 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 112 Top: 208 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 112 Top: 136 ,Orientation: 0
Portname: TOG ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 952 Top: 168 ,Orientation: 0
Portname: led_1_R ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 952 Top: 184 ,Orientation: 0
Portname: led_1_G ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 952 Top: 200 ,Orientation: 0
Portname: led_1_B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 968 Top: 224 ,Orientation: 0
Portname: led_2_R ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 968 Top: 240 ,Orientation: 0
Portname: led_2_G ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 968 Top: 256 ,Orientation: 0
Portname: led_2_B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 952 Top: 336 ,Orientation: 0
Portname: led_3_R ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 952 Top: 352 ,Orientation: 0
Portname: led_3_G ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 952 Top: 368 ,Orientation: 0
Portname: led_3_B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 968 Top: 272 ,Orientation: 0
Portname: led_4_R ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 968 Top: 288 ,Orientation: 0
Portname: led_4_G ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 968 Top: 304 ,Orientation: 0
Portname: led_4_B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 240 Top: 232
Name: s0
LibraryName: (NoLibraryName)
IpName: eight_counter
SymbolParameters
End
Symbol Left: 688 Top: 232
Name: s1
LibraryName: (NoLibraryName)
IpName: Decoder2bit
SymbolParameters
End
Symbol Left: 488 Top: 224
Name: s2
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 488 Top: 312
Name: s3
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
End
Texts
End
Links
End
