--
--	Conversion of ADC_DAC.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri Apr 14 16:21:59 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD_Char_1:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \LCD_Char_1:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL \Filter:Net_1\ : bit;
SIGNAL \Filter:Net_4\ : bit;
SIGNAL \Filter:Net_5\ : bit;
SIGNAL \Filter:Net_8\ : bit;
SIGNAL \Filter:Net_9\ : bit;
SIGNAL Net_1326 : bit;
SIGNAL Net_1327 : bit;
SIGNAL Net_1328 : bit;
TERMINAL \ADC_SAR_1:Net_248\ : bit;
TERMINAL \ADC_SAR_1:Net_233\ : bit;
SIGNAL Net_576 : bit;
SIGNAL \ADC_SAR_1:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:Net_188\ : bit;
SIGNAL ADC_CLK : bit;
TERMINAL Net_800 : bit;
TERMINAL \ADC_SAR_1:Net_126\ : bit;
TERMINAL \ADC_SAR_1:Net_215\ : bit;
TERMINAL \ADC_SAR_1:Net_257\ : bit;
SIGNAL PWM_CK : bit;
SIGNAL \ADC_SAR_1:Net_252\ : bit;
SIGNAL Net_5999 : bit;
SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
TERMINAL \ADC_SAR_1:Net_209\ : bit;
TERMINAL \ADC_SAR_1:Net_149\ : bit;
TERMINAL \ADC_SAR_1:Net_255\ : bit;
TERMINAL \ADC_SAR_1:Net_368\ : bit;
SIGNAL \ADC_SAR_1:Net_221\ : bit;
SIGNAL \ADC_SAR_1:Net_381\ : bit;
SIGNAL \ADC_SAR_1:Net_376\ : bit;
SIGNAL tmpOE__AUDIO_IN_net_0 : bit;
SIGNAL tmpFB_0__AUDIO_IN_net_0 : bit;
TERMINAL Net_806 : bit;
SIGNAL tmpIO_0__AUDIO_IN_net_0 : bit;
TERMINAL tmpSIOVREF__AUDIO_IN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AUDIO_IN_net_0 : bit;
SIGNAL tmpOE__DIV_MUX_CONTROL_net_0 : bit;
SIGNAL tmpFB_0__DIV_MUX_CONTROL_net_0 : bit;
TERMINAL Net_12634 : bit;
SIGNAL tmpIO_0__DIV_MUX_CONTROL_net_0 : bit;
TERMINAL tmpSIOVREF__DIV_MUX_CONTROL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIV_MUX_CONTROL_net_0 : bit;
SIGNAL tmpOE__MASK_OFF_CONTROL_net_0 : bit;
SIGNAL tmpFB_0__MASK_OFF_CONTROL_net_0 : bit;
TERMINAL Net_12632 : bit;
SIGNAL tmpIO_0__MASK_OFF_CONTROL_net_0 : bit;
TERMINAL tmpSIOVREF__MASK_OFF_CONTROL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MASK_OFF_CONTROL_net_0 : bit;
SIGNAL tmpOE__MOSI_OUT_net_0 : bit;
SIGNAL Net_6027 : bit;
SIGNAL tmpFB_0__MOSI_OUT_net_0 : bit;
SIGNAL tmpIO_0__MOSI_OUT_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_OUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_OUT_net_0 : bit;
SIGNAL tmpOE__SAMPLE_RATE_CONTROL_net_0 : bit;
SIGNAL tmpFB_0__SAMPLE_RATE_CONTROL_net_0 : bit;
TERMINAL Net_12631 : bit;
SIGNAL tmpIO_0__SAMPLE_RATE_CONTROL_net_0 : bit;
TERMINAL tmpSIOVREF__SAMPLE_RATE_CONTROL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SAMPLE_RATE_CONTROL_net_0 : bit;
TERMINAL \Opamp_1:Net_29\ : bit;
SIGNAL tmpOE__VREF_BUFF_net_0 : bit;
SIGNAL tmpFB_0__VREF_BUFF_net_0 : bit;
TERMINAL Net_775 : bit;
SIGNAL tmpIO_0__VREF_BUFF_net_0 : bit;
TERMINAL tmpSIOVREF__VREF_BUFF_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VREF_BUFF_net_0 : bit;
TERMINAL Net_1374 : bit;
SIGNAL \SPI_DAC:Net_276\ : bit;
SIGNAL \SPI_DAC:Net_288\ : bit;
SIGNAL \SPI_DAC:BSPIM:clk_fin\ : bit;
SIGNAL \SPI_DAC:BSPIM:load_rx_data\ : bit;
SIGNAL \SPI_DAC:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPI_DAC:BSPIM:pol_supprt\ : bit;
SIGNAL \SPI_DAC:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPI_DAC:Net_244\ : bit;
SIGNAL \SPI_DAC:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPI_DAC:BSPIM:so_send\ : bit;
SIGNAL \SPI_DAC:BSPIM:so_send_reg\ : bit;
SIGNAL \SPI_DAC:BSPIM:mosi_reg\ : bit;
SIGNAL \SPI_DAC:BSPIM:mosi_fin\ : bit;
SIGNAL \SPI_DAC:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPI_DAC:BSPIM:state_2\ : bit;
SIGNAL \SPI_DAC:BSPIM:state_1\ : bit;
SIGNAL \SPI_DAC:BSPIM:state_0\ : bit;
SIGNAL \SPI_DAC:BSPIM:mosi_from_dp\ : bit;
SIGNAL Net_6025 : bit;
SIGNAL \SPI_DAC:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPI_DAC:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPI_DAC:BSPIM:pre_mosi\ : bit;
SIGNAL \SPI_DAC:BSPIM:count_4\ : bit;
SIGNAL \SPI_DAC:BSPIM:count_3\ : bit;
SIGNAL \SPI_DAC:BSPIM:count_2\ : bit;
SIGNAL \SPI_DAC:BSPIM:count_1\ : bit;
SIGNAL \SPI_DAC:BSPIM:count_0\ : bit;
SIGNAL \SPI_DAC:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPI_DAC:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPI_DAC:BSPIM:load_cond\ : bit;
SIGNAL \SPI_DAC:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPI_DAC:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPI_DAC:BSPIM:tx_status_0\ : bit;
SIGNAL \SPI_DAC:BSPIM:tx_status_1\ : bit;
SIGNAL \SPI_DAC:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPI_DAC:BSPIM:tx_status_2\ : bit;
SIGNAL \SPI_DAC:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPI_DAC:BSPIM:tx_status_3\ : bit;
SIGNAL \SPI_DAC:BSPIM:tx_status_4\ : bit;
SIGNAL \SPI_DAC:BSPIM:rx_status_4\ : bit;
SIGNAL \SPI_DAC:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPI_DAC:BSPIM:rx_status_5\ : bit;
SIGNAL \SPI_DAC:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPI_DAC:BSPIM:rx_status_6\ : bit;
SIGNAL \SPI_DAC:BSPIM:tx_status_6\ : bit;
SIGNAL \SPI_DAC:BSPIM:tx_status_5\ : bit;
SIGNAL \SPI_DAC:BSPIM:rx_status_3\ : bit;
SIGNAL \SPI_DAC:BSPIM:rx_status_2\ : bit;
SIGNAL \SPI_DAC:BSPIM:rx_status_1\ : bit;
SIGNAL \SPI_DAC:BSPIM:rx_status_0\ : bit;
SIGNAL \SPI_DAC:BSPIM:control_7\ : bit;
SIGNAL \SPI_DAC:BSPIM:control_6\ : bit;
SIGNAL \SPI_DAC:BSPIM:control_5\ : bit;
SIGNAL \SPI_DAC:BSPIM:control_4\ : bit;
SIGNAL \SPI_DAC:BSPIM:control_3\ : bit;
SIGNAL \SPI_DAC:BSPIM:control_2\ : bit;
SIGNAL \SPI_DAC:BSPIM:control_1\ : bit;
SIGNAL \SPI_DAC:BSPIM:control_0\ : bit;
SIGNAL \SPI_DAC:Net_294\ : bit;
SIGNAL \SPI_DAC:Net_273\ : bit;
SIGNAL \SPI_DAC:BSPIM:ld_ident\ : bit;
SIGNAL \SPI_DAC:BSPIM:cnt_enable\ : bit;
SIGNAL Net_6026 : bit;
SIGNAL \SPI_DAC:BSPIM:count_6\ : bit;
SIGNAL \SPI_DAC:BSPIM:count_5\ : bit;
SIGNAL \SPI_DAC:BSPIM:cnt_tc\ : bit;
SIGNAL Net_6050 : bit;
SIGNAL Net_6048 : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ce0_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:cl0_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:z0_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:z0_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ff0_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ce1_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:cl1_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:z1_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ff1_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:mosi_from_dpR\ : bit;
SIGNAL \SPI_DAC:BSPIM:nc1\ : bit;
SIGNAL \SPI_DAC:BSPIM:nc2\ : bit;
SIGNAL \SPI_DAC:BSPIM:nc3\ : bit;
SIGNAL \SPI_DAC:BSPIM:nc4\ : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:carry\ : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:sh_right\ : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:sh_left\ : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:msb\ : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cmp_eq_1\ : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cmp_eq_0\ : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cmp_lt_1\ : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cmp_lt_0\ : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cmp_zero_1\ : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cmp_zero_0\ : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cmp_ff_1\ : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cmp_ff_0\ : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cap_1\ : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cap_0\ : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cfb\ : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ce0_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:cl0_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:z0_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:z0_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ff0_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ce1_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:cl1_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:z1_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ff1_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:mosi_from_dpL\ : bit;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPI_DAC:BSPIM:sR16:Dp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPI_DAC:BSPIM:sR16:Dp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL Net_6028 : bit;
SIGNAL \SPI_DAC:Net_289\ : bit;
SIGNAL tmpOE__MISO_IN_net_0 : bit;
SIGNAL tmpIO_0__MISO_IN_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_IN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MISO_IN_net_0 : bit;
SIGNAL Net_6023 : bit;
SIGNAL tmpOE__SCLK_OUT_net_0 : bit;
SIGNAL tmpFB_0__SCLK_OUT_net_0 : bit;
SIGNAL tmpIO_0__SCLK_OUT_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_OUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_OUT_net_0 : bit;
SIGNAL tmpOE__SS_OUT_net_0 : bit;
SIGNAL tmpFB_0__SS_OUT_net_0 : bit;
SIGNAL tmpIO_0__SS_OUT_net_0 : bit;
TERMINAL tmpSIOVREF__SS_OUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SS_OUT_net_0 : bit;
TERMINAL \Opamp_2:Net_29\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \ADC_SAR_Seq:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \ADC_SAR_Seq:clock\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_5\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_4\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_3\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_2\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_1\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_0\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_12725 : bit;
TERMINAL Net_12724 : bit;
TERMINAL Net_12723 : bit;
TERMINAL Net_12722 : bit;
TERMINAL Net_12721 : bit;
TERMINAL Net_12720 : bit;
TERMINAL Net_12719 : bit;
TERMINAL Net_12718 : bit;
TERMINAL Net_12717 : bit;
TERMINAL Net_12716 : bit;
TERMINAL Net_12715 : bit;
TERMINAL Net_12714 : bit;
TERMINAL Net_12713 : bit;
TERMINAL Net_12712 : bit;
TERMINAL Net_12711 : bit;
TERMINAL Net_12710 : bit;
TERMINAL Net_12709 : bit;
TERMINAL Net_12707 : bit;
TERMINAL Net_12705 : bit;
TERMINAL Net_12704 : bit;
TERMINAL Net_12702 : bit;
TERMINAL Net_12700 : bit;
TERMINAL Net_12699 : bit;
TERMINAL Net_12697 : bit;
TERMINAL Net_12695 : bit;
TERMINAL Net_12694 : bit;
TERMINAL Net_12692 : bit;
TERMINAL Net_12690 : bit;
TERMINAL Net_12689 : bit;
TERMINAL Net_12687 : bit;
TERMINAL Net_12685 : bit;
TERMINAL Net_12684 : bit;
TERMINAL Net_12682 : bit;
TERMINAL Net_12680 : bit;
TERMINAL Net_12679 : bit;
TERMINAL Net_12677 : bit;
TERMINAL Net_12675 : bit;
TERMINAL Net_12674 : bit;
TERMINAL Net_12672 : bit;
TERMINAL Net_12670 : bit;
TERMINAL Net_12669 : bit;
TERMINAL Net_12667 : bit;
TERMINAL Net_12665 : bit;
TERMINAL Net_12664 : bit;
TERMINAL Net_12662 : bit;
TERMINAL Net_12660 : bit;
TERMINAL Net_12659 : bit;
TERMINAL Net_12657 : bit;
TERMINAL Net_12655 : bit;
TERMINAL Net_12654 : bit;
TERMINAL Net_12652 : bit;
TERMINAL Net_12650 : bit;
TERMINAL Net_12649 : bit;
TERMINAL Net_12647 : bit;
TERMINAL Net_12645 : bit;
TERMINAL Net_12644 : bit;
TERMINAL Net_12642 : bit;
TERMINAL Net_12640 : bit;
TERMINAL Net_12639 : bit;
TERMINAL Net_22826 : bit;
TERMINAL Net_21813 : bit;
TERMINAL \ADC_SAR_Seq:V_single\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_248\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_235\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_188\ : bit;
TERMINAL \ADC_SAR_Seq:Net_2803\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_126\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_215\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_257\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:soc\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_252\ : bit;
SIGNAL Net_12629 : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_11\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_10\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_9\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_8\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_7\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_6\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_5\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_4\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_3\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_2\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_1\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_0\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3830\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_209\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_149\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_255\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_368\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_221\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_381\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_376\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:enable\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_0\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:load_period\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_1\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_2\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_5\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_4\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_3\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_2\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_1\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_0\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_7\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_6\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_5\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_4\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_3\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_2\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_1\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_0\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3710\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3935\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL Net_12630 : bit;
SIGNAL \ADC_SAR_Seq:soc_out\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_7\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_6\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_5\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_4\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_3\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_6\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL Net_11790 : bit;
SIGNAL \ADC_SAR_Seq:Net_3698\ : bit;
SIGNAL \ADC_SAR_Seq:nrq\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3905\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3867\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3874\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL \PWM_ADC_CK:Net_107\ : bit;
SIGNAL \PWM_ADC_CK:Net_113\ : bit;
SIGNAL Net_17104 : bit;
SIGNAL \PWM_ADC_CK:Net_63\ : bit;
SIGNAL \PWM_ADC_CK:Net_57\ : bit;
SIGNAL \PWM_ADC_CK:Net_54\ : bit;
SIGNAL Net_21783 : bit;
SIGNAL Net_21780 : bit;
SIGNAL Net_17103 : bit;
SIGNAL \PWM_ADC_CK:Net_114\ : bit;
SIGNAL tmpOE__PWM_1_CONTROL_net_0 : bit;
SIGNAL tmpFB_0__PWM_1_CONTROL_net_0 : bit;
SIGNAL tmpIO_0__PWM_1_CONTROL_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_1_CONTROL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_1_CONTROL_net_0 : bit;
SIGNAL tmp__cy_tff_3_clk : bit;
SIGNAL ADC_OUT_BUS_2 : bit;
SIGNAL cy_tff_3 : bit;
SIGNAL Net_23456 : bit;
SIGNAL ADC_DIV_Q_2 : bit;
SIGNAL \MUXMSB_24:tmp__MUXMSB_24_reg\ : bit;
SIGNAL DIV_MASK_BUS_1 : bit;
SIGNAL ADC_OUT_BUS_1 : bit;
SIGNAL ADC_DIV_Q_1 : bit;
SIGNAL MUX_BUS_1 : bit;
SIGNAL \MUXMSB_23:tmp__MUXMSB_23_reg\ : bit;
SIGNAL DIV_MASK_BUS_0 : bit;
SIGNAL ADC_OUT_BUS_0 : bit;
SIGNAL ADC_DIV_Q_0 : bit;
SIGNAL MUX_BUS_0 : bit;
SIGNAL \DIV_MASK_MSB:clk\ : bit;
SIGNAL ADC_REG_CK : bit;
SIGNAL \DIV_MASK_MSB:rst\ : bit;
SIGNAL \DIV_MASK_MSB:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \DIV_MASK_MSB:control_bus_7\:SIGNAL IS 2;
SIGNAL \DIV_MASK_MSB:control_out_7\ : bit;
SIGNAL \DIV_MASK_MSB:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \DIV_MASK_MSB:control_bus_6\:SIGNAL IS 2;
SIGNAL \DIV_MASK_MSB:control_out_6\ : bit;
SIGNAL \DIV_MASK_MSB:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \DIV_MASK_MSB:control_bus_5\:SIGNAL IS 2;
SIGNAL \DIV_MASK_MSB:control_out_5\ : bit;
SIGNAL \DIV_MASK_MSB:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \DIV_MASK_MSB:control_bus_4\:SIGNAL IS 2;
SIGNAL \DIV_MASK_MSB:control_out_4\ : bit;
SIGNAL DIV_MASK_BUS_11 : bit;
SIGNAL \DIV_MASK_MSB:control_out_3\ : bit;
SIGNAL DIV_MASK_BUS_10 : bit;
SIGNAL \DIV_MASK_MSB:control_out_2\ : bit;
SIGNAL DIV_MASK_BUS_9 : bit;
SIGNAL \DIV_MASK_MSB:control_out_1\ : bit;
SIGNAL DIV_MASK_BUS_8 : bit;
SIGNAL \DIV_MASK_MSB:control_out_0\ : bit;
SIGNAL \DIV_MASK_MSB:control_7\ : bit;
SIGNAL \DIV_MASK_MSB:control_6\ : bit;
SIGNAL \DIV_MASK_MSB:control_5\ : bit;
SIGNAL \DIV_MASK_MSB:control_4\ : bit;
SIGNAL \DIV_MASK_MSB:control_3\ : bit;
SIGNAL \DIV_MASK_MSB:control_2\ : bit;
SIGNAL \DIV_MASK_MSB:control_1\ : bit;
SIGNAL \DIV_MASK_MSB:control_0\ : bit;
SIGNAL \DIV_MASK_LSB:clk\ : bit;
SIGNAL \DIV_MASK_LSB:rst\ : bit;
SIGNAL DIV_MASK_BUS_7 : bit;
SIGNAL \DIV_MASK_LSB:control_out_7\ : bit;
SIGNAL DIV_MASK_BUS_6 : bit;
SIGNAL \DIV_MASK_LSB:control_out_6\ : bit;
SIGNAL DIV_MASK_BUS_5 : bit;
SIGNAL \DIV_MASK_LSB:control_out_5\ : bit;
SIGNAL DIV_MASK_BUS_4 : bit;
SIGNAL \DIV_MASK_LSB:control_out_4\ : bit;
SIGNAL DIV_MASK_BUS_3 : bit;
SIGNAL \DIV_MASK_LSB:control_out_3\ : bit;
SIGNAL DIV_MASK_BUS_2 : bit;
SIGNAL \DIV_MASK_LSB:control_out_2\ : bit;
SIGNAL \DIV_MASK_LSB:control_out_1\ : bit;
SIGNAL \DIV_MASK_LSB:control_out_0\ : bit;
SIGNAL \DIV_MASK_LSB:control_7\ : bit;
SIGNAL \DIV_MASK_LSB:control_6\ : bit;
SIGNAL \DIV_MASK_LSB:control_5\ : bit;
SIGNAL \DIV_MASK_LSB:control_4\ : bit;
SIGNAL \DIV_MASK_LSB:control_3\ : bit;
SIGNAL \DIV_MASK_LSB:control_2\ : bit;
SIGNAL \DIV_MASK_LSB:control_1\ : bit;
SIGNAL \DIV_MASK_LSB:control_0\ : bit;
SIGNAL \MUXMSB_22:tmp__MUXMSB_22_reg\ : bit;
SIGNAL ADC_OUT_BUS_11 : bit;
SIGNAL ADC_DIV_Q_11 : bit;
SIGNAL MUX_BUS_11 : bit;
SIGNAL \MUXMSB_21:tmp__MUXMSB_21_reg\ : bit;
SIGNAL ADC_OUT_BUS_10 : bit;
SIGNAL ADC_DIV_Q_10 : bit;
SIGNAL MUX_BUS_10 : bit;
SIGNAL \MUXMSB_20:tmp__MUXMSB_20_reg\ : bit;
SIGNAL ADC_OUT_BUS_9 : bit;
SIGNAL ADC_DIV_Q_9 : bit;
SIGNAL MUX_BUS_9 : bit;
SIGNAL \MUXMSB_19:tmp__MUXMSB_19_reg\ : bit;
SIGNAL ADC_OUT_BUS_8 : bit;
SIGNAL ADC_DIV_Q_8 : bit;
SIGNAL MUX_BUS_8 : bit;
SIGNAL Net_23451 : bit;
SIGNAL \MUXMSB_18:tmp__MUXMSB_18_reg\ : bit;
SIGNAL ADC_OUT_BUS_7 : bit;
SIGNAL ADC_DIV_Q_7 : bit;
SIGNAL MUX_BUS_7 : bit;
SIGNAL \MUXMSB_17:tmp__MUXMSB_17_reg\ : bit;
SIGNAL ADC_OUT_BUS_5 : bit;
SIGNAL ADC_DIV_Q_5 : bit;
SIGNAL MUX_BUS_5 : bit;
SIGNAL \MUXMSB_16:tmp__MUXMSB_16_reg\ : bit;
SIGNAL ADC_OUT_BUS_3 : bit;
SIGNAL ADC_DIV_Q_3 : bit;
SIGNAL MUX_BUS_3 : bit;
SIGNAL \MUXMSB_15:tmp__MUXMSB_15_reg\ : bit;
SIGNAL ADC_OUT_BUS_6 : bit;
SIGNAL ADC_DIV_Q_6 : bit;
SIGNAL MUX_BUS_6 : bit;
SIGNAL \MUXMSB_14:tmp__MUXMSB_14_reg\ : bit;
SIGNAL ADC_OUT_BUS_4 : bit;
SIGNAL ADC_DIV_Q_4 : bit;
SIGNAL MUX_BUS_4 : bit;
SIGNAL Net_23458 : bit;
SIGNAL \Bit_Div_4:period_counter_3\ : bit;
SIGNAL \Bit_Div_4:add_vv_vv_MODGEN_2_3\ : bit;
SIGNAL \Bit_Div_4:period_counter_2\ : bit;
SIGNAL \Bit_Div_4:add_vv_vv_MODGEN_2_2\ : bit;
SIGNAL \Bit_Div_4:period_counter_1\ : bit;
SIGNAL \Bit_Div_4:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \Bit_Div_4:period_counter_0\ : bit;
SIGNAL \Bit_Div_4:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \Bit_Div_4:pwm\ : bit;
SIGNAL BIT_DIV_MUX_3 : bit;
SIGNAL BIT_DIV_MUX_2 : bit;
SIGNAL BIT_DIV_MUX_1 : bit;
SIGNAL BIT_DIV_MUX_0 : bit;
SIGNAL \Bit_Div_4:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \Bit_Div_4:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \Bit_Div_4:MODIN3_3\ : bit;
SIGNAL \Bit_Div_4:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \Bit_Div_4:MODIN3_2\ : bit;
SIGNAL \Bit_Div_4:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Bit_Div_4:MODIN3_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Bit_Div_4:MODIN3_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \Bit_Div_4:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \Bit_Div_4:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \Bit_Div_4:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \Bit_Div_4:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Bit_Div_4:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Bit_Div_4:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:newa_3\ : bit;
SIGNAL \Bit_Div_4:MODIN4_3\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:newa_2\ : bit;
SIGNAL \Bit_Div_4:MODIN4_2\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:newa_1\ : bit;
SIGNAL \Bit_Div_4:MODIN4_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:newa_0\ : bit;
SIGNAL \Bit_Div_4:MODIN4_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:newb_3\ : bit;
SIGNAL \Bit_Div_4:MODIN5_3\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:newb_2\ : bit;
SIGNAL \Bit_Div_4:MODIN5_2\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:newb_1\ : bit;
SIGNAL \Bit_Div_4:MODIN5_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:newb_0\ : bit;
SIGNAL \Bit_Div_4:MODIN5_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:dataa_3\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:dataa_2\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:dataa_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:dataa_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:datab_3\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:datab_2\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:datab_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:datab_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:xeq\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:xneq\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:xlt\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:xlte\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:xgt\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:g1:a0:xgte\ : bit;
SIGNAL \Bit_Div_4:MODULE_3:lt\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_4:MODULE_3:lt\:SIGNAL IS 2;
SIGNAL \Bit_Div_4:MODULE_3:eq\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_4:MODULE_3:eq\:SIGNAL IS 2;
SIGNAL \Bit_Div_4:MODULE_3:gt\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_4:MODULE_3:gt\:SIGNAL IS 2;
SIGNAL \Bit_Div_4:MODULE_3:gte\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_4:MODULE_3:gte\:SIGNAL IS 2;
SIGNAL \Bit_Div_4:MODULE_3:neq\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_4:MODULE_3:neq\:SIGNAL IS 2;
SIGNAL \Bit_Div_5:period_counter_3\ : bit;
SIGNAL \Bit_Div_5:add_vv_vv_MODGEN_2_3\ : bit;
SIGNAL \Bit_Div_5:period_counter_2\ : bit;
SIGNAL \Bit_Div_5:add_vv_vv_MODGEN_2_2\ : bit;
SIGNAL \Bit_Div_5:period_counter_1\ : bit;
SIGNAL \Bit_Div_5:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \Bit_Div_5:period_counter_0\ : bit;
SIGNAL \Bit_Div_5:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \Bit_Div_5:pwm\ : bit;
SIGNAL \Bit_Div_5:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \Bit_Div_5:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \Bit_Div_5:MODIN3_3\ : bit;
SIGNAL \Bit_Div_5:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \Bit_Div_5:MODIN3_2\ : bit;
SIGNAL \Bit_Div_5:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Bit_Div_5:MODIN3_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Bit_Div_5:MODIN3_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \Bit_Div_5:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \Bit_Div_5:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \Bit_Div_5:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \Bit_Div_5:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Bit_Div_5:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Bit_Div_5:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:newa_3\ : bit;
SIGNAL \Bit_Div_5:MODIN4_3\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:newa_2\ : bit;
SIGNAL \Bit_Div_5:MODIN4_2\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:newa_1\ : bit;
SIGNAL \Bit_Div_5:MODIN4_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:newa_0\ : bit;
SIGNAL \Bit_Div_5:MODIN4_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:newb_3\ : bit;
SIGNAL \Bit_Div_5:MODIN5_3\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:newb_2\ : bit;
SIGNAL \Bit_Div_5:MODIN5_2\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:newb_1\ : bit;
SIGNAL \Bit_Div_5:MODIN5_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:newb_0\ : bit;
SIGNAL \Bit_Div_5:MODIN5_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:dataa_3\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:dataa_2\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:dataa_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:dataa_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:datab_3\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:datab_2\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:datab_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:datab_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:xeq\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:xneq\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:xlt\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:xlte\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:xgt\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:g1:a0:xgte\ : bit;
SIGNAL \Bit_Div_5:MODULE_3:lt\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_5:MODULE_3:lt\:SIGNAL IS 2;
SIGNAL \Bit_Div_5:MODULE_3:eq\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_5:MODULE_3:eq\:SIGNAL IS 2;
SIGNAL \Bit_Div_5:MODULE_3:gt\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_5:MODULE_3:gt\:SIGNAL IS 2;
SIGNAL \Bit_Div_5:MODULE_3:gte\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_5:MODULE_3:gte\:SIGNAL IS 2;
SIGNAL \Bit_Div_5:MODULE_3:neq\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_5:MODULE_3:neq\:SIGNAL IS 2;
SIGNAL Net_23454 : bit;
SIGNAL \Bit_Div_10:period_counter_3\ : bit;
SIGNAL \Bit_Div_10:add_vv_vv_MODGEN_2_3\ : bit;
SIGNAL \Bit_Div_10:period_counter_2\ : bit;
SIGNAL \Bit_Div_10:add_vv_vv_MODGEN_2_2\ : bit;
SIGNAL \Bit_Div_10:period_counter_1\ : bit;
SIGNAL \Bit_Div_10:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \Bit_Div_10:period_counter_0\ : bit;
SIGNAL \Bit_Div_10:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \Bit_Div_10:pwm\ : bit;
SIGNAL \Bit_Div_10:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \Bit_Div_10:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \Bit_Div_10:MODIN3_3\ : bit;
SIGNAL \Bit_Div_10:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \Bit_Div_10:MODIN3_2\ : bit;
SIGNAL \Bit_Div_10:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Bit_Div_10:MODIN3_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Bit_Div_10:MODIN3_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \Bit_Div_10:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \Bit_Div_10:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \Bit_Div_10:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \Bit_Div_10:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Bit_Div_10:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Bit_Div_10:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:newa_3\ : bit;
SIGNAL \Bit_Div_10:MODIN4_3\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:newa_2\ : bit;
SIGNAL \Bit_Div_10:MODIN4_2\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:newa_1\ : bit;
SIGNAL \Bit_Div_10:MODIN4_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:newa_0\ : bit;
SIGNAL \Bit_Div_10:MODIN4_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:newb_3\ : bit;
SIGNAL \Bit_Div_10:MODIN5_3\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:newb_2\ : bit;
SIGNAL \Bit_Div_10:MODIN5_2\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:newb_1\ : bit;
SIGNAL \Bit_Div_10:MODIN5_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:newb_0\ : bit;
SIGNAL \Bit_Div_10:MODIN5_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:dataa_3\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:dataa_2\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:dataa_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:dataa_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:datab_3\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:datab_2\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:datab_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:datab_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:xeq\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:xneq\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:xlt\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:xlte\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:xgt\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:g1:a0:xgte\ : bit;
SIGNAL \Bit_Div_10:MODULE_3:lt\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_10:MODULE_3:lt\:SIGNAL IS 2;
SIGNAL \Bit_Div_10:MODULE_3:eq\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_10:MODULE_3:eq\:SIGNAL IS 2;
SIGNAL \Bit_Div_10:MODULE_3:gt\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_10:MODULE_3:gt\:SIGNAL IS 2;
SIGNAL \Bit_Div_10:MODULE_3:gte\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_10:MODULE_3:gte\:SIGNAL IS 2;
SIGNAL \Bit_Div_10:MODULE_3:neq\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_10:MODULE_3:neq\:SIGNAL IS 2;
SIGNAL \Bit_Div_11:period_counter_3\ : bit;
SIGNAL \Bit_Div_11:add_vv_vv_MODGEN_2_3\ : bit;
SIGNAL \Bit_Div_11:period_counter_2\ : bit;
SIGNAL \Bit_Div_11:add_vv_vv_MODGEN_2_2\ : bit;
SIGNAL \Bit_Div_11:period_counter_1\ : bit;
SIGNAL \Bit_Div_11:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \Bit_Div_11:period_counter_0\ : bit;
SIGNAL \Bit_Div_11:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \Bit_Div_11:pwm\ : bit;
SIGNAL \Bit_Div_11:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \Bit_Div_11:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \Bit_Div_11:MODIN3_3\ : bit;
SIGNAL \Bit_Div_11:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \Bit_Div_11:MODIN3_2\ : bit;
SIGNAL \Bit_Div_11:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Bit_Div_11:MODIN3_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Bit_Div_11:MODIN3_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \Bit_Div_11:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \Bit_Div_11:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \Bit_Div_11:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \Bit_Div_11:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Bit_Div_11:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Bit_Div_11:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:newa_3\ : bit;
SIGNAL \Bit_Div_11:MODIN4_3\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:newa_2\ : bit;
SIGNAL \Bit_Div_11:MODIN4_2\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:newa_1\ : bit;
SIGNAL \Bit_Div_11:MODIN4_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:newa_0\ : bit;
SIGNAL \Bit_Div_11:MODIN4_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:newb_3\ : bit;
SIGNAL \Bit_Div_11:MODIN5_3\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:newb_2\ : bit;
SIGNAL \Bit_Div_11:MODIN5_2\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:newb_1\ : bit;
SIGNAL \Bit_Div_11:MODIN5_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:newb_0\ : bit;
SIGNAL \Bit_Div_11:MODIN5_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:dataa_3\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:dataa_2\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:dataa_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:dataa_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:datab_3\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:datab_2\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:datab_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:datab_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:xeq\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:xneq\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:xlt\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:xlte\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:xgt\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:g1:a0:xgte\ : bit;
SIGNAL \Bit_Div_11:MODULE_3:lt\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_11:MODULE_3:lt\:SIGNAL IS 2;
SIGNAL \Bit_Div_11:MODULE_3:eq\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_11:MODULE_3:eq\:SIGNAL IS 2;
SIGNAL \Bit_Div_11:MODULE_3:gt\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_11:MODULE_3:gt\:SIGNAL IS 2;
SIGNAL \Bit_Div_11:MODULE_3:gte\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_11:MODULE_3:gte\:SIGNAL IS 2;
SIGNAL \Bit_Div_11:MODULE_3:neq\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_11:MODULE_3:neq\:SIGNAL IS 2;
SIGNAL \Bit_Div_6:period_counter_3\ : bit;
SIGNAL \Bit_Div_6:add_vv_vv_MODGEN_2_3\ : bit;
SIGNAL \Bit_Div_6:period_counter_2\ : bit;
SIGNAL \Bit_Div_6:add_vv_vv_MODGEN_2_2\ : bit;
SIGNAL \Bit_Div_6:period_counter_1\ : bit;
SIGNAL \Bit_Div_6:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \Bit_Div_6:period_counter_0\ : bit;
SIGNAL \Bit_Div_6:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \Bit_Div_6:pwm\ : bit;
SIGNAL \Bit_Div_6:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \Bit_Div_6:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \Bit_Div_6:MODIN3_3\ : bit;
SIGNAL \Bit_Div_6:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \Bit_Div_6:MODIN3_2\ : bit;
SIGNAL \Bit_Div_6:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Bit_Div_6:MODIN3_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Bit_Div_6:MODIN3_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \Bit_Div_6:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \Bit_Div_6:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \Bit_Div_6:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \Bit_Div_6:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Bit_Div_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Bit_Div_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:newa_3\ : bit;
SIGNAL \Bit_Div_6:MODIN4_3\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:newa_2\ : bit;
SIGNAL \Bit_Div_6:MODIN4_2\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:newa_1\ : bit;
SIGNAL \Bit_Div_6:MODIN4_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:newa_0\ : bit;
SIGNAL \Bit_Div_6:MODIN4_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:newb_3\ : bit;
SIGNAL \Bit_Div_6:MODIN5_3\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:newb_2\ : bit;
SIGNAL \Bit_Div_6:MODIN5_2\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:newb_1\ : bit;
SIGNAL \Bit_Div_6:MODIN5_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:newb_0\ : bit;
SIGNAL \Bit_Div_6:MODIN5_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:dataa_3\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:dataa_2\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:dataa_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:dataa_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:datab_3\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:datab_2\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:datab_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:datab_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:xeq\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:xneq\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:xlt\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:xlte\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:xgt\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:g1:a0:xgte\ : bit;
SIGNAL \Bit_Div_6:MODULE_3:lt\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_6:MODULE_3:lt\:SIGNAL IS 2;
SIGNAL \Bit_Div_6:MODULE_3:eq\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_6:MODULE_3:eq\:SIGNAL IS 2;
SIGNAL \Bit_Div_6:MODULE_3:gt\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_6:MODULE_3:gt\:SIGNAL IS 2;
SIGNAL \Bit_Div_6:MODULE_3:gte\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_6:MODULE_3:gte\:SIGNAL IS 2;
SIGNAL \Bit_Div_6:MODULE_3:neq\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_6:MODULE_3:neq\:SIGNAL IS 2;
SIGNAL \Bit_Div_7:period_counter_3\ : bit;
SIGNAL \Bit_Div_7:add_vv_vv_MODGEN_2_3\ : bit;
SIGNAL \Bit_Div_7:period_counter_2\ : bit;
SIGNAL \Bit_Div_7:add_vv_vv_MODGEN_2_2\ : bit;
SIGNAL \Bit_Div_7:period_counter_1\ : bit;
SIGNAL \Bit_Div_7:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \Bit_Div_7:period_counter_0\ : bit;
SIGNAL \Bit_Div_7:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \Bit_Div_7:pwm\ : bit;
SIGNAL \Bit_Div_7:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \Bit_Div_7:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \Bit_Div_7:MODIN3_3\ : bit;
SIGNAL \Bit_Div_7:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \Bit_Div_7:MODIN3_2\ : bit;
SIGNAL \Bit_Div_7:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Bit_Div_7:MODIN3_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Bit_Div_7:MODIN3_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \Bit_Div_7:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \Bit_Div_7:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \Bit_Div_7:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \Bit_Div_7:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Bit_Div_7:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Bit_Div_7:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:newa_3\ : bit;
SIGNAL \Bit_Div_7:MODIN4_3\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:newa_2\ : bit;
SIGNAL \Bit_Div_7:MODIN4_2\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:newa_1\ : bit;
SIGNAL \Bit_Div_7:MODIN4_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:newa_0\ : bit;
SIGNAL \Bit_Div_7:MODIN4_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:newb_3\ : bit;
SIGNAL \Bit_Div_7:MODIN5_3\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:newb_2\ : bit;
SIGNAL \Bit_Div_7:MODIN5_2\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:newb_1\ : bit;
SIGNAL \Bit_Div_7:MODIN5_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:newb_0\ : bit;
SIGNAL \Bit_Div_7:MODIN5_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:dataa_3\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:dataa_2\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:dataa_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:dataa_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:datab_3\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:datab_2\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:datab_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:datab_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:xeq\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:xneq\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:xlt\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:xlte\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:xgt\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:g1:a0:xgte\ : bit;
SIGNAL \Bit_Div_7:MODULE_3:lt\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_7:MODULE_3:lt\:SIGNAL IS 2;
SIGNAL \Bit_Div_7:MODULE_3:eq\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_7:MODULE_3:eq\:SIGNAL IS 2;
SIGNAL \Bit_Div_7:MODULE_3:gt\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_7:MODULE_3:gt\:SIGNAL IS 2;
SIGNAL \Bit_Div_7:MODULE_3:gte\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_7:MODULE_3:gte\:SIGNAL IS 2;
SIGNAL \Bit_Div_7:MODULE_3:neq\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_7:MODULE_3:neq\:SIGNAL IS 2;
SIGNAL \Bit_Div_8:period_counter_3\ : bit;
SIGNAL \Bit_Div_8:add_vv_vv_MODGEN_2_3\ : bit;
SIGNAL \Bit_Div_8:period_counter_2\ : bit;
SIGNAL \Bit_Div_8:add_vv_vv_MODGEN_2_2\ : bit;
SIGNAL \Bit_Div_8:period_counter_1\ : bit;
SIGNAL \Bit_Div_8:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \Bit_Div_8:period_counter_0\ : bit;
SIGNAL \Bit_Div_8:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \Bit_Div_8:pwm\ : bit;
SIGNAL \Bit_Div_8:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \Bit_Div_8:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \Bit_Div_8:MODIN3_3\ : bit;
SIGNAL \Bit_Div_8:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \Bit_Div_8:MODIN3_2\ : bit;
SIGNAL \Bit_Div_8:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Bit_Div_8:MODIN3_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Bit_Div_8:MODIN3_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \Bit_Div_8:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \Bit_Div_8:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \Bit_Div_8:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \Bit_Div_8:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Bit_Div_8:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Bit_Div_8:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:newa_3\ : bit;
SIGNAL \Bit_Div_8:MODIN4_3\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:newa_2\ : bit;
SIGNAL \Bit_Div_8:MODIN4_2\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:newa_1\ : bit;
SIGNAL \Bit_Div_8:MODIN4_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:newa_0\ : bit;
SIGNAL \Bit_Div_8:MODIN4_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:newb_3\ : bit;
SIGNAL \Bit_Div_8:MODIN5_3\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:newb_2\ : bit;
SIGNAL \Bit_Div_8:MODIN5_2\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:newb_1\ : bit;
SIGNAL \Bit_Div_8:MODIN5_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:newb_0\ : bit;
SIGNAL \Bit_Div_8:MODIN5_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:dataa_3\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:dataa_2\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:dataa_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:dataa_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:datab_3\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:datab_2\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:datab_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:datab_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:xeq\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:xneq\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:xlt\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:xlte\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:xgt\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:g1:a0:xgte\ : bit;
SIGNAL \Bit_Div_8:MODULE_3:lt\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_8:MODULE_3:lt\:SIGNAL IS 2;
SIGNAL \Bit_Div_8:MODULE_3:eq\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_8:MODULE_3:eq\:SIGNAL IS 2;
SIGNAL \Bit_Div_8:MODULE_3:gt\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_8:MODULE_3:gt\:SIGNAL IS 2;
SIGNAL \Bit_Div_8:MODULE_3:gte\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_8:MODULE_3:gte\:SIGNAL IS 2;
SIGNAL \Bit_Div_8:MODULE_3:neq\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_8:MODULE_3:neq\:SIGNAL IS 2;
SIGNAL \Bit_Div_9:period_counter_3\ : bit;
SIGNAL \Bit_Div_9:add_vv_vv_MODGEN_2_3\ : bit;
SIGNAL \Bit_Div_9:period_counter_2\ : bit;
SIGNAL \Bit_Div_9:add_vv_vv_MODGEN_2_2\ : bit;
SIGNAL \Bit_Div_9:period_counter_1\ : bit;
SIGNAL \Bit_Div_9:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \Bit_Div_9:period_counter_0\ : bit;
SIGNAL \Bit_Div_9:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \Bit_Div_9:pwm\ : bit;
SIGNAL \Bit_Div_9:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \Bit_Div_9:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \Bit_Div_9:MODIN3_3\ : bit;
SIGNAL \Bit_Div_9:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \Bit_Div_9:MODIN3_2\ : bit;
SIGNAL \Bit_Div_9:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Bit_Div_9:MODIN3_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Bit_Div_9:MODIN3_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \Bit_Div_9:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \Bit_Div_9:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \Bit_Div_9:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \Bit_Div_9:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Bit_Div_9:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Bit_Div_9:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:newa_3\ : bit;
SIGNAL \Bit_Div_9:MODIN4_3\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:newa_2\ : bit;
SIGNAL \Bit_Div_9:MODIN4_2\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:newa_1\ : bit;
SIGNAL \Bit_Div_9:MODIN4_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:newa_0\ : bit;
SIGNAL \Bit_Div_9:MODIN4_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:newb_3\ : bit;
SIGNAL \Bit_Div_9:MODIN5_3\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:newb_2\ : bit;
SIGNAL \Bit_Div_9:MODIN5_2\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:newb_1\ : bit;
SIGNAL \Bit_Div_9:MODIN5_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:newb_0\ : bit;
SIGNAL \Bit_Div_9:MODIN5_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:dataa_3\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:dataa_2\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:dataa_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:dataa_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:datab_3\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:datab_2\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:datab_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:datab_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:xeq\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:xneq\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:xlt\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:xlte\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:xgt\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:g1:a0:xgte\ : bit;
SIGNAL \Bit_Div_9:MODULE_3:lt\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_9:MODULE_3:lt\:SIGNAL IS 2;
SIGNAL \Bit_Div_9:MODULE_3:eq\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_9:MODULE_3:eq\:SIGNAL IS 2;
SIGNAL \Bit_Div_9:MODULE_3:gt\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_9:MODULE_3:gt\:SIGNAL IS 2;
SIGNAL \Bit_Div_9:MODULE_3:gte\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_9:MODULE_3:gte\:SIGNAL IS 2;
SIGNAL \Bit_Div_9:MODULE_3:neq\ : bit;
ATTRIBUTE port_state_att of \Bit_Div_9:MODULE_3:neq\:SIGNAL IS 2;
SIGNAL tmp__cy_tff_4_clk : bit;
SIGNAL cy_tff_4 : bit;
SIGNAL \MUXMSB_13:tmp__MUXMSB_13_reg\ : bit;
SIGNAL MUX_BUS_2 : bit;
SIGNAL \ADC_1_OUT_MSB:clk\ : bit;
SIGNAL \ADC_1_OUT_MSB:rst\ : bit;
SIGNAL \ADC_1_OUT_MSB:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \ADC_1_OUT_MSB:control_bus_7\:SIGNAL IS 2;
SIGNAL \ADC_1_OUT_MSB:control_out_7\ : bit;
SIGNAL \ADC_1_OUT_MSB:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \ADC_1_OUT_MSB:control_bus_6\:SIGNAL IS 2;
SIGNAL \ADC_1_OUT_MSB:control_out_6\ : bit;
SIGNAL \ADC_1_OUT_MSB:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \ADC_1_OUT_MSB:control_bus_5\:SIGNAL IS 2;
SIGNAL \ADC_1_OUT_MSB:control_out_5\ : bit;
SIGNAL \ADC_1_OUT_MSB:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \ADC_1_OUT_MSB:control_bus_4\:SIGNAL IS 2;
SIGNAL \ADC_1_OUT_MSB:control_out_4\ : bit;
SIGNAL \ADC_1_OUT_MSB:control_out_3\ : bit;
SIGNAL \ADC_1_OUT_MSB:control_out_2\ : bit;
SIGNAL \ADC_1_OUT_MSB:control_out_1\ : bit;
SIGNAL \ADC_1_OUT_MSB:control_out_0\ : bit;
SIGNAL \ADC_1_OUT_MSB:control_7\ : bit;
SIGNAL \ADC_1_OUT_MSB:control_6\ : bit;
SIGNAL \ADC_1_OUT_MSB:control_5\ : bit;
SIGNAL \ADC_1_OUT_MSB:control_4\ : bit;
SIGNAL \ADC_1_OUT_MSB:control_3\ : bit;
SIGNAL \ADC_1_OUT_MSB:control_2\ : bit;
SIGNAL \ADC_1_OUT_MSB:control_1\ : bit;
SIGNAL \ADC_1_OUT_MSB:control_0\ : bit;
SIGNAL \ADC_1_OUT_LSB:clk\ : bit;
SIGNAL \ADC_1_OUT_LSB:rst\ : bit;
SIGNAL \ADC_1_OUT_LSB:control_out_7\ : bit;
SIGNAL \ADC_1_OUT_LSB:control_out_6\ : bit;
SIGNAL \ADC_1_OUT_LSB:control_out_5\ : bit;
SIGNAL \ADC_1_OUT_LSB:control_out_4\ : bit;
SIGNAL \ADC_1_OUT_LSB:control_out_3\ : bit;
SIGNAL \ADC_1_OUT_LSB:control_out_2\ : bit;
SIGNAL \ADC_1_OUT_LSB:control_out_1\ : bit;
SIGNAL \ADC_1_OUT_LSB:control_out_0\ : bit;
SIGNAL \ADC_1_OUT_LSB:control_7\ : bit;
SIGNAL \ADC_1_OUT_LSB:control_6\ : bit;
SIGNAL \ADC_1_OUT_LSB:control_5\ : bit;
SIGNAL \ADC_1_OUT_LSB:control_4\ : bit;
SIGNAL \ADC_1_OUT_LSB:control_3\ : bit;
SIGNAL \ADC_1_OUT_LSB:control_2\ : bit;
SIGNAL \ADC_1_OUT_LSB:control_1\ : bit;
SIGNAL \ADC_1_OUT_LSB:control_0\ : bit;
SIGNAL \DAC_IN_MSB:status_7\ : bit;
SIGNAL \DAC_IN_MSB:status_6\ : bit;
SIGNAL \DAC_IN_MSB:status_5\ : bit;
SIGNAL \DAC_IN_MSB:status_4\ : bit;
SIGNAL \DAC_IN_MSB:status_3\ : bit;
SIGNAL \DAC_IN_MSB:status_2\ : bit;
SIGNAL \DAC_IN_MSB:status_1\ : bit;
SIGNAL \DAC_IN_MSB:status_0\ : bit;
SIGNAL \DAC_IN_LSB:status_7\ : bit;
SIGNAL \DAC_IN_LSB:status_6\ : bit;
SIGNAL \DAC_IN_LSB:status_5\ : bit;
SIGNAL \DAC_IN_LSB:status_4\ : bit;
SIGNAL \DAC_IN_LSB:status_3\ : bit;
SIGNAL \DAC_IN_LSB:status_2\ : bit;
SIGNAL \DAC_IN_LSB:status_1\ : bit;
SIGNAL \DAC_IN_LSB:status_0\ : bit;
SIGNAL tmp__cy_tff_2_clk : bit;
SIGNAL cy_tff_2 : bit;
SIGNAL tmp__cy_tff_1_clk : bit;
SIGNAL cy_tff_1 : bit;
SIGNAL \SPI_DAC:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPI_DAC:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPI_DAC:BSPIM:state_2\\D\ : bit;
SIGNAL \SPI_DAC:BSPIM:state_1\\D\ : bit;
SIGNAL \SPI_DAC:BSPIM:state_0\\D\ : bit;
SIGNAL Net_6025D : bit;
SIGNAL \SPI_DAC:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPI_DAC:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPI_DAC:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPI_DAC:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPI_DAC:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPI_DAC:BSPIM:cnt_enable\\D\ : bit;
SIGNAL Net_6026D : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\\D\ : bit;
SIGNAL cy_tff_3D : bit;
SIGNAL ADC_DIV_Q_11D : bit;
SIGNAL ADC_DIV_Q_10D : bit;
SIGNAL ADC_DIV_Q_9D : bit;
SIGNAL ADC_DIV_Q_8D : bit;
SIGNAL ADC_DIV_Q_7D : bit;
SIGNAL ADC_DIV_Q_5D : bit;
SIGNAL ADC_DIV_Q_6D : bit;
SIGNAL ADC_DIV_Q_4D : bit;
SIGNAL \Bit_Div_4:period_counter_3\\D\ : bit;
SIGNAL \Bit_Div_4:period_counter_2\\D\ : bit;
SIGNAL \Bit_Div_4:period_counter_1\\D\ : bit;
SIGNAL \Bit_Div_4:period_counter_0\\D\ : bit;
SIGNAL \Bit_Div_5:period_counter_3\\D\ : bit;
SIGNAL \Bit_Div_5:period_counter_2\\D\ : bit;
SIGNAL \Bit_Div_5:period_counter_1\\D\ : bit;
SIGNAL \Bit_Div_5:period_counter_0\\D\ : bit;
SIGNAL \Bit_Div_10:period_counter_3\\D\ : bit;
SIGNAL \Bit_Div_10:period_counter_2\\D\ : bit;
SIGNAL \Bit_Div_10:period_counter_1\\D\ : bit;
SIGNAL \Bit_Div_10:period_counter_0\\D\ : bit;
SIGNAL \Bit_Div_11:period_counter_3\\D\ : bit;
SIGNAL \Bit_Div_11:period_counter_2\\D\ : bit;
SIGNAL \Bit_Div_11:period_counter_1\\D\ : bit;
SIGNAL \Bit_Div_11:period_counter_0\\D\ : bit;
SIGNAL \Bit_Div_6:period_counter_3\\D\ : bit;
SIGNAL \Bit_Div_6:period_counter_2\\D\ : bit;
SIGNAL \Bit_Div_6:period_counter_1\\D\ : bit;
SIGNAL \Bit_Div_6:period_counter_0\\D\ : bit;
SIGNAL \Bit_Div_7:period_counter_3\\D\ : bit;
SIGNAL \Bit_Div_7:period_counter_2\\D\ : bit;
SIGNAL \Bit_Div_7:period_counter_1\\D\ : bit;
SIGNAL \Bit_Div_7:period_counter_0\\D\ : bit;
SIGNAL \Bit_Div_8:period_counter_3\\D\ : bit;
SIGNAL \Bit_Div_8:period_counter_2\\D\ : bit;
SIGNAL \Bit_Div_8:period_counter_1\\D\ : bit;
SIGNAL \Bit_Div_8:period_counter_0\\D\ : bit;
SIGNAL \Bit_Div_9:period_counter_3\\D\ : bit;
SIGNAL \Bit_Div_9:period_counter_2\\D\ : bit;
SIGNAL \Bit_Div_9:period_counter_1\\D\ : bit;
SIGNAL \Bit_Div_9:period_counter_0\\D\ : bit;
SIGNAL cy_tff_4D : bit;
SIGNAL cy_tff_2D : bit;
SIGNAL cy_tff_1D : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\SPI_DAC:BSPIM:load_rx_data\ <= ((not \SPI_DAC:BSPIM:count_4\ and not \SPI_DAC:BSPIM:count_3\ and not \SPI_DAC:BSPIM:count_2\ and not \SPI_DAC:BSPIM:count_1\ and \SPI_DAC:BSPIM:count_0\));

\SPI_DAC:BSPIM:load_cond\\D\ <= ((not \SPI_DAC:BSPIM:state_1\ and not \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:state_2\)
	OR (\SPI_DAC:BSPIM:count_0\ and \SPI_DAC:BSPIM:load_cond\)
	OR (\SPI_DAC:BSPIM:count_1\ and \SPI_DAC:BSPIM:load_cond\)
	OR (\SPI_DAC:BSPIM:count_2\ and \SPI_DAC:BSPIM:load_cond\)
	OR (\SPI_DAC:BSPIM:count_3\ and \SPI_DAC:BSPIM:load_cond\)
	OR (\SPI_DAC:BSPIM:count_4\ and \SPI_DAC:BSPIM:load_cond\));

\SPI_DAC:BSPIM:tx_status_0\ <= ((not \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:state_0\));

\SPI_DAC:BSPIM:tx_status_4\ <= ((not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:state_1\ and not \SPI_DAC:BSPIM:state_0\));

\SPI_DAC:BSPIM:rx_status_6\ <= ((not \SPI_DAC:BSPIM:count_4\ and not \SPI_DAC:BSPIM:count_3\ and not \SPI_DAC:BSPIM:count_2\ and not \SPI_DAC:BSPIM:count_1\ and \SPI_DAC:BSPIM:count_0\ and \SPI_DAC:BSPIM:rx_status_4\));

\SPI_DAC:BSPIM:state_2\\D\ <= ((not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:state_0\ and not \SPI_DAC:BSPIM:count_4\ and not \SPI_DAC:BSPIM:count_3\ and not \SPI_DAC:BSPIM:count_2\ and not \SPI_DAC:BSPIM:count_0\ and not \SPI_DAC:BSPIM:ld_ident\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:count_1\)
	OR (not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:count_4\ and not \SPI_DAC:BSPIM:count_3\ and not \SPI_DAC:BSPIM:count_1\ and not \SPI_DAC:BSPIM:tx_status_1\ and \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:count_2\ and \SPI_DAC:BSPIM:count_0\)
	OR (not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:state_0\));

\SPI_DAC:BSPIM:state_1\\D\ <= ((not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:count_0\)
	OR (not \SPI_DAC:BSPIM:count_2\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:state_0\)
	OR (not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:count_1\ and not \SPI_DAC:BSPIM:count_0\ and \SPI_DAC:BSPIM:state_1\)
	OR (not \SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:count_2\ and \SPI_DAC:BSPIM:count_1\)
	OR (not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:ld_ident\)
	OR (\SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:tx_status_1\)
	OR (not \SPI_DAC:BSPIM:state_1\ and not \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:state_2\)
	OR (not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:state_0\)
	OR (\SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:state_0\)
	OR (not \SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:count_3\)
	OR (not \SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:count_4\));

\SPI_DAC:BSPIM:state_0\\D\ <= ((not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:state_0\ and not \SPI_DAC:BSPIM:tx_status_1\)
	OR (\SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:state_0\)
	OR (not \SPI_DAC:BSPIM:state_1\ and not \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:state_2\)
	OR (not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:state_0\)
	OR (not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:state_1\));

Net_6025D <= ((not \SPI_DAC:BSPIM:state_0\ and Net_6025)
	OR (not \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:state_0\)
	OR (not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:state_1\ and not \SPI_DAC:BSPIM:state_0\)
	OR (not \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:state_1\)
	OR (\SPI_DAC:BSPIM:state_1\ and Net_6025));

\SPI_DAC:BSPIM:cnt_enable\\D\ <= ((not \SPI_DAC:BSPIM:state_1\ and not \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:cnt_enable\)
	OR (not \SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:state_0\)
	OR (\SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:cnt_enable\)
	OR (not \SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:cnt_enable\)
	OR (not \SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:cnt_enable\));

\SPI_DAC:BSPIM:mosi_reg\\D\ <= ((not \SPI_DAC:BSPIM:state_1\ and not \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:mosi_from_dp\)
	OR (\SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:mosi_from_dp\)
	OR (not \SPI_DAC:BSPIM:state_2\ and Net_6027 and \SPI_DAC:BSPIM:state_0\)
	OR (not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:mosi_from_dp\ and \SPI_DAC:BSPIM:ld_ident\)
	OR (not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:mosi_from_dp\ and \SPI_DAC:BSPIM:count_0\)
	OR (not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:state_0\ and not \SPI_DAC:BSPIM:count_1\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:mosi_from_dp\)
	OR (not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:mosi_from_dp\ and \SPI_DAC:BSPIM:count_2\)
	OR (not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:mosi_from_dp\ and \SPI_DAC:BSPIM:count_3\)
	OR (not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:mosi_from_dp\ and \SPI_DAC:BSPIM:count_4\));

Net_6026D <= ((\SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:state_0\ and Net_6026)
	OR (not \SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:state_0\));

\SPI_DAC:BSPIM:ld_ident\\D\ <= ((not \SPI_DAC:BSPIM:state_1\ and not \SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:state_2\)
	OR (not \SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:count_0\ and \SPI_DAC:BSPIM:ld_ident\)
	OR (not \SPI_DAC:BSPIM:state_2\ and not \SPI_DAC:BSPIM:count_1\ and \SPI_DAC:BSPIM:ld_ident\)
	OR (not \SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:count_2\ and \SPI_DAC:BSPIM:ld_ident\)
	OR (not \SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:count_3\ and \SPI_DAC:BSPIM:ld_ident\)
	OR (not \SPI_DAC:BSPIM:state_2\ and \SPI_DAC:BSPIM:count_4\ and \SPI_DAC:BSPIM:ld_ident\)
	OR (\SPI_DAC:BSPIM:state_0\ and \SPI_DAC:BSPIM:ld_ident\)
	OR (not \SPI_DAC:BSPIM:state_1\ and \SPI_DAC:BSPIM:ld_ident\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\ <= (\ADC_SAR_Seq:bSAR_SEQ:load_period\
	OR Net_12629);

\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_12630 and \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \ADC_SAR_Seq:Net_3935\);

\ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect\ <= ((not \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\ and \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\));

\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\));

\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\));

cy_tff_3D <= (not cy_tff_3);

MUX_BUS_1 <= ((DIV_MASK_BUS_1 and ADC_DIV_Q_1)
	OR (not DIV_MASK_BUS_1 and ADC_OUT_BUS_1));

MUX_BUS_0 <= ((DIV_MASK_BUS_0 and ADC_DIV_Q_0)
	OR (not DIV_MASK_BUS_0 and ADC_OUT_BUS_0));

MUX_BUS_11 <= ((DIV_MASK_BUS_11 and ADC_DIV_Q_11)
	OR (not DIV_MASK_BUS_11 and ADC_OUT_BUS_11));

MUX_BUS_10 <= ((DIV_MASK_BUS_10 and ADC_DIV_Q_10)
	OR (not DIV_MASK_BUS_10 and ADC_OUT_BUS_10));

MUX_BUS_9 <= ((DIV_MASK_BUS_9 and ADC_DIV_Q_9)
	OR (not DIV_MASK_BUS_9 and ADC_OUT_BUS_9));

MUX_BUS_8 <= ((DIV_MASK_BUS_8 and ADC_DIV_Q_8)
	OR (not DIV_MASK_BUS_8 and ADC_OUT_BUS_8));

MUX_BUS_7 <= ((DIV_MASK_BUS_7 and ADC_DIV_Q_7)
	OR (not DIV_MASK_BUS_7 and ADC_OUT_BUS_7));

MUX_BUS_5 <= ((DIV_MASK_BUS_5 and ADC_DIV_Q_5)
	OR (not DIV_MASK_BUS_5 and ADC_OUT_BUS_5));

MUX_BUS_3 <= ((DIV_MASK_BUS_3 and ADC_DIV_Q_3)
	OR (not DIV_MASK_BUS_3 and ADC_OUT_BUS_3));

MUX_BUS_6 <= ((DIV_MASK_BUS_6 and ADC_DIV_Q_6)
	OR (not DIV_MASK_BUS_6 and ADC_OUT_BUS_6));

MUX_BUS_4 <= ((DIV_MASK_BUS_4 and ADC_DIV_Q_4)
	OR (not DIV_MASK_BUS_4 and ADC_OUT_BUS_4));

\Bit_Div_4:pwm\ <= (\Bit_Div_4:MODULE_3:g1:a0:gx:u0:gti_0\
	OR \Bit_Div_4:period_counter_3\);

\Bit_Div_4:MODULE_2:g2:a0:s_3\ <= ((not \Bit_Div_4:period_counter_3\ and \Bit_Div_4:period_counter_2\ and \Bit_Div_4:period_counter_1\ and \Bit_Div_4:period_counter_0\)
	OR (not \Bit_Div_4:period_counter_0\ and \Bit_Div_4:period_counter_3\)
	OR (not \Bit_Div_4:period_counter_1\ and \Bit_Div_4:period_counter_3\)
	OR (not \Bit_Div_4:period_counter_2\ and \Bit_Div_4:period_counter_3\));

\Bit_Div_4:MODULE_2:g2:a0:s_2\ <= ((not \Bit_Div_4:period_counter_2\ and \Bit_Div_4:period_counter_1\ and \Bit_Div_4:period_counter_0\)
	OR (not \Bit_Div_4:period_counter_0\ and \Bit_Div_4:period_counter_2\)
	OR (not \Bit_Div_4:period_counter_1\ and \Bit_Div_4:period_counter_2\));

\Bit_Div_4:MODULE_2:g2:a0:s_1\ <= ((not \Bit_Div_4:period_counter_0\ and \Bit_Div_4:period_counter_1\)
	OR (not \Bit_Div_4:period_counter_1\ and \Bit_Div_4:period_counter_0\));

\Bit_Div_4:MODULE_2:g2:a0:s_0\ <= (not \Bit_Div_4:period_counter_0\);

\Bit_Div_4:MODULE_3:g1:a0:gx:u0:lt_2\ <= (not \Bit_Div_4:period_counter_0\
	OR not \Bit_Div_4:period_counter_1\
	OR not \Bit_Div_4:period_counter_2\);

\Bit_Div_5:pwm\ <= (\Bit_Div_5:MODULE_3:g1:a0:gx:u0:gti_0\
	OR \Bit_Div_5:period_counter_3\);

\Bit_Div_5:MODULE_2:g2:a0:s_3\ <= ((not \Bit_Div_5:period_counter_3\ and \Bit_Div_5:period_counter_2\ and \Bit_Div_5:period_counter_1\ and \Bit_Div_5:period_counter_0\)
	OR (not \Bit_Div_5:period_counter_0\ and \Bit_Div_5:period_counter_3\)
	OR (not \Bit_Div_5:period_counter_1\ and \Bit_Div_5:period_counter_3\)
	OR (not \Bit_Div_5:period_counter_2\ and \Bit_Div_5:period_counter_3\));

\Bit_Div_5:MODULE_2:g2:a0:s_2\ <= ((not \Bit_Div_5:period_counter_2\ and \Bit_Div_5:period_counter_1\ and \Bit_Div_5:period_counter_0\)
	OR (not \Bit_Div_5:period_counter_0\ and \Bit_Div_5:period_counter_2\)
	OR (not \Bit_Div_5:period_counter_1\ and \Bit_Div_5:period_counter_2\));

\Bit_Div_5:MODULE_2:g2:a0:s_1\ <= ((not \Bit_Div_5:period_counter_0\ and \Bit_Div_5:period_counter_1\)
	OR (not \Bit_Div_5:period_counter_1\ and \Bit_Div_5:period_counter_0\));

\Bit_Div_5:MODULE_2:g2:a0:s_0\ <= (not \Bit_Div_5:period_counter_0\);

\Bit_Div_5:MODULE_3:g1:a0:gx:u0:lt_2\ <= (not \Bit_Div_5:period_counter_0\
	OR not \Bit_Div_5:period_counter_1\
	OR not \Bit_Div_5:period_counter_2\);

\Bit_Div_10:pwm\ <= (\Bit_Div_10:MODULE_3:g1:a0:gx:u0:gti_0\
	OR \Bit_Div_10:period_counter_3\);

\Bit_Div_10:MODULE_2:g2:a0:s_3\ <= ((not \Bit_Div_10:period_counter_3\ and \Bit_Div_10:period_counter_2\ and \Bit_Div_10:period_counter_1\ and \Bit_Div_10:period_counter_0\)
	OR (not \Bit_Div_10:period_counter_0\ and \Bit_Div_10:period_counter_3\)
	OR (not \Bit_Div_10:period_counter_1\ and \Bit_Div_10:period_counter_3\)
	OR (not \Bit_Div_10:period_counter_2\ and \Bit_Div_10:period_counter_3\));

\Bit_Div_10:MODULE_2:g2:a0:s_2\ <= ((not \Bit_Div_10:period_counter_2\ and \Bit_Div_10:period_counter_1\ and \Bit_Div_10:period_counter_0\)
	OR (not \Bit_Div_10:period_counter_0\ and \Bit_Div_10:period_counter_2\)
	OR (not \Bit_Div_10:period_counter_1\ and \Bit_Div_10:period_counter_2\));

\Bit_Div_10:MODULE_2:g2:a0:s_1\ <= ((not \Bit_Div_10:period_counter_0\ and \Bit_Div_10:period_counter_1\)
	OR (not \Bit_Div_10:period_counter_1\ and \Bit_Div_10:period_counter_0\));

\Bit_Div_10:MODULE_2:g2:a0:s_0\ <= (not \Bit_Div_10:period_counter_0\);

\Bit_Div_10:MODULE_3:g1:a0:gx:u0:lt_2\ <= (not \Bit_Div_10:period_counter_0\
	OR not \Bit_Div_10:period_counter_1\
	OR not \Bit_Div_10:period_counter_2\);

\Bit_Div_11:pwm\ <= (\Bit_Div_11:MODULE_3:g1:a0:gx:u0:gti_0\
	OR \Bit_Div_11:period_counter_3\);

\Bit_Div_11:MODULE_2:g2:a0:s_3\ <= ((not \Bit_Div_11:period_counter_3\ and \Bit_Div_11:period_counter_2\ and \Bit_Div_11:period_counter_1\ and \Bit_Div_11:period_counter_0\)
	OR (not \Bit_Div_11:period_counter_0\ and \Bit_Div_11:period_counter_3\)
	OR (not \Bit_Div_11:period_counter_1\ and \Bit_Div_11:period_counter_3\)
	OR (not \Bit_Div_11:period_counter_2\ and \Bit_Div_11:period_counter_3\));

\Bit_Div_11:MODULE_2:g2:a0:s_2\ <= ((not \Bit_Div_11:period_counter_2\ and \Bit_Div_11:period_counter_1\ and \Bit_Div_11:period_counter_0\)
	OR (not \Bit_Div_11:period_counter_0\ and \Bit_Div_11:period_counter_2\)
	OR (not \Bit_Div_11:period_counter_1\ and \Bit_Div_11:period_counter_2\));

\Bit_Div_11:MODULE_2:g2:a0:s_1\ <= ((not \Bit_Div_11:period_counter_0\ and \Bit_Div_11:period_counter_1\)
	OR (not \Bit_Div_11:period_counter_1\ and \Bit_Div_11:period_counter_0\));

\Bit_Div_11:MODULE_2:g2:a0:s_0\ <= (not \Bit_Div_11:period_counter_0\);

\Bit_Div_11:MODULE_3:g1:a0:gx:u0:lt_2\ <= (not \Bit_Div_11:period_counter_0\
	OR not \Bit_Div_11:period_counter_1\
	OR not \Bit_Div_11:period_counter_2\);

\Bit_Div_6:pwm\ <= (\Bit_Div_6:MODULE_3:g1:a0:gx:u0:gti_0\
	OR \Bit_Div_6:period_counter_3\);

\Bit_Div_6:MODULE_2:g2:a0:s_3\ <= ((not \Bit_Div_6:period_counter_3\ and \Bit_Div_6:period_counter_2\ and \Bit_Div_6:period_counter_1\ and \Bit_Div_6:period_counter_0\)
	OR (not \Bit_Div_6:period_counter_0\ and \Bit_Div_6:period_counter_3\)
	OR (not \Bit_Div_6:period_counter_1\ and \Bit_Div_6:period_counter_3\)
	OR (not \Bit_Div_6:period_counter_2\ and \Bit_Div_6:period_counter_3\));

\Bit_Div_6:MODULE_2:g2:a0:s_2\ <= ((not \Bit_Div_6:period_counter_2\ and \Bit_Div_6:period_counter_1\ and \Bit_Div_6:period_counter_0\)
	OR (not \Bit_Div_6:period_counter_0\ and \Bit_Div_6:period_counter_2\)
	OR (not \Bit_Div_6:period_counter_1\ and \Bit_Div_6:period_counter_2\));

\Bit_Div_6:MODULE_2:g2:a0:s_1\ <= ((not \Bit_Div_6:period_counter_0\ and \Bit_Div_6:period_counter_1\)
	OR (not \Bit_Div_6:period_counter_1\ and \Bit_Div_6:period_counter_0\));

\Bit_Div_6:MODULE_2:g2:a0:s_0\ <= (not \Bit_Div_6:period_counter_0\);

\Bit_Div_6:MODULE_3:g1:a0:gx:u0:lt_2\ <= (not \Bit_Div_6:period_counter_0\
	OR not \Bit_Div_6:period_counter_1\
	OR not \Bit_Div_6:period_counter_2\);

\Bit_Div_7:pwm\ <= (\Bit_Div_7:MODULE_3:g1:a0:gx:u0:gti_0\
	OR \Bit_Div_7:period_counter_3\);

\Bit_Div_7:MODULE_2:g2:a0:s_3\ <= ((not \Bit_Div_7:period_counter_3\ and \Bit_Div_7:period_counter_2\ and \Bit_Div_7:period_counter_1\ and \Bit_Div_7:period_counter_0\)
	OR (not \Bit_Div_7:period_counter_0\ and \Bit_Div_7:period_counter_3\)
	OR (not \Bit_Div_7:period_counter_1\ and \Bit_Div_7:period_counter_3\)
	OR (not \Bit_Div_7:period_counter_2\ and \Bit_Div_7:period_counter_3\));

\Bit_Div_7:MODULE_2:g2:a0:s_2\ <= ((not \Bit_Div_7:period_counter_2\ and \Bit_Div_7:period_counter_1\ and \Bit_Div_7:period_counter_0\)
	OR (not \Bit_Div_7:period_counter_0\ and \Bit_Div_7:period_counter_2\)
	OR (not \Bit_Div_7:period_counter_1\ and \Bit_Div_7:period_counter_2\));

\Bit_Div_7:MODULE_2:g2:a0:s_1\ <= ((not \Bit_Div_7:period_counter_0\ and \Bit_Div_7:period_counter_1\)
	OR (not \Bit_Div_7:period_counter_1\ and \Bit_Div_7:period_counter_0\));

\Bit_Div_7:MODULE_2:g2:a0:s_0\ <= (not \Bit_Div_7:period_counter_0\);

\Bit_Div_7:MODULE_3:g1:a0:gx:u0:lt_2\ <= (not \Bit_Div_7:period_counter_0\
	OR not \Bit_Div_7:period_counter_1\
	OR not \Bit_Div_7:period_counter_2\);

\Bit_Div_8:pwm\ <= (\Bit_Div_8:MODULE_3:g1:a0:gx:u0:gti_0\
	OR \Bit_Div_8:period_counter_3\);

\Bit_Div_8:MODULE_2:g2:a0:s_3\ <= ((not \Bit_Div_8:period_counter_3\ and \Bit_Div_8:period_counter_2\ and \Bit_Div_8:period_counter_1\ and \Bit_Div_8:period_counter_0\)
	OR (not \Bit_Div_8:period_counter_0\ and \Bit_Div_8:period_counter_3\)
	OR (not \Bit_Div_8:period_counter_1\ and \Bit_Div_8:period_counter_3\)
	OR (not \Bit_Div_8:period_counter_2\ and \Bit_Div_8:period_counter_3\));

\Bit_Div_8:MODULE_2:g2:a0:s_2\ <= ((not \Bit_Div_8:period_counter_2\ and \Bit_Div_8:period_counter_1\ and \Bit_Div_8:period_counter_0\)
	OR (not \Bit_Div_8:period_counter_0\ and \Bit_Div_8:period_counter_2\)
	OR (not \Bit_Div_8:period_counter_1\ and \Bit_Div_8:period_counter_2\));

\Bit_Div_8:MODULE_2:g2:a0:s_1\ <= ((not \Bit_Div_8:period_counter_0\ and \Bit_Div_8:period_counter_1\)
	OR (not \Bit_Div_8:period_counter_1\ and \Bit_Div_8:period_counter_0\));

\Bit_Div_8:MODULE_2:g2:a0:s_0\ <= (not \Bit_Div_8:period_counter_0\);

\Bit_Div_8:MODULE_3:g1:a0:gx:u0:lt_2\ <= (not \Bit_Div_8:period_counter_0\
	OR not \Bit_Div_8:period_counter_1\
	OR not \Bit_Div_8:period_counter_2\);

\Bit_Div_9:pwm\ <= (\Bit_Div_9:MODULE_3:g1:a0:gx:u0:gti_0\
	OR \Bit_Div_9:period_counter_3\);

\Bit_Div_9:MODULE_2:g2:a0:s_3\ <= ((not \Bit_Div_9:period_counter_3\ and \Bit_Div_9:period_counter_2\ and \Bit_Div_9:period_counter_1\ and \Bit_Div_9:period_counter_0\)
	OR (not \Bit_Div_9:period_counter_0\ and \Bit_Div_9:period_counter_3\)
	OR (not \Bit_Div_9:period_counter_1\ and \Bit_Div_9:period_counter_3\)
	OR (not \Bit_Div_9:period_counter_2\ and \Bit_Div_9:period_counter_3\));

\Bit_Div_9:MODULE_2:g2:a0:s_2\ <= ((not \Bit_Div_9:period_counter_2\ and \Bit_Div_9:period_counter_1\ and \Bit_Div_9:period_counter_0\)
	OR (not \Bit_Div_9:period_counter_0\ and \Bit_Div_9:period_counter_2\)
	OR (not \Bit_Div_9:period_counter_1\ and \Bit_Div_9:period_counter_2\));

\Bit_Div_9:MODULE_2:g2:a0:s_1\ <= ((not \Bit_Div_9:period_counter_0\ and \Bit_Div_9:period_counter_1\)
	OR (not \Bit_Div_9:period_counter_1\ and \Bit_Div_9:period_counter_0\));

\Bit_Div_9:MODULE_2:g2:a0:s_0\ <= (not \Bit_Div_9:period_counter_0\);

\Bit_Div_9:MODULE_3:g1:a0:gx:u0:lt_2\ <= (not \Bit_Div_9:period_counter_0\
	OR not \Bit_Div_9:period_counter_1\
	OR not \Bit_Div_9:period_counter_2\);

cy_tff_4D <= (not ADC_DIV_Q_3);

MUX_BUS_2 <= ((not DIV_MASK_BUS_2 and tmp__cy_tff_3_clk)
	OR (cy_tff_3 and DIV_MASK_BUS_2));

cy_tff_2D <= (not ADC_DIV_Q_0);

cy_tff_1D <= (not ADC_DIV_Q_1);

\LCD_Char_1:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"efccb368-07a4-4cd5-862a-a07319c85a4c/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD_Char_1:tmpFB_6__LCDPort_net_6\, \LCD_Char_1:tmpFB_6__LCDPort_net_5\, \LCD_Char_1:tmpFB_6__LCDPort_net_4\, \LCD_Char_1:tmpFB_6__LCDPort_net_3\,
			\LCD_Char_1:tmpFB_6__LCDPort_net_2\, \LCD_Char_1:tmpFB_6__LCDPort_net_1\, \LCD_Char_1:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD_Char_1:tmpIO_6__LCDPort_net_6\, \LCD_Char_1:tmpIO_6__LCDPort_net_5\, \LCD_Char_1:tmpIO_6__LCDPort_net_4\, \LCD_Char_1:tmpIO_6__LCDPort_net_3\,
			\LCD_Char_1:tmpIO_6__LCDPort_net_2\, \LCD_Char_1:tmpIO_6__LCDPort_net_1\, \LCD_Char_1:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD_Char_1:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\LCD_Char_1:tmpINTERRUPT_0__LCDPort_net_0\);
\Filter:DFB\:cy_psoc3_dfb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>zero,
		in_1=>zero,
		in_2=>zero,
		out_1=>\Filter:Net_8\,
		out_2=>\Filter:Net_9\,
		dmareq_1=>Net_1326,
		dmareq_2=>Net_1327,
		interrupt=>Net_1328);
\ADC_SAR_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_248\,
		signal2=>\ADC_SAR_1:Net_233\);
\ADC_SAR_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_576);
\ADC_SAR_1:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_800,
		vminus=>\ADC_SAR_1:Net_126\,
		ext_pin=>\ADC_SAR_1:Net_215\,
		vrefhi_out=>\ADC_SAR_1:Net_257\,
		vref=>\ADC_SAR_1:Net_248\,
		clock=>ADC_CLK,
		pump_clock=>ADC_CLK,
		sof_udb=>PWM_CK,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_1:Net_252\,
		next_out=>Net_5999,
		data_out=>(\ADC_SAR_1:Net_207_11\, \ADC_SAR_1:Net_207_10\, \ADC_SAR_1:Net_207_9\, \ADC_SAR_1:Net_207_8\,
			\ADC_SAR_1:Net_207_7\, \ADC_SAR_1:Net_207_6\, \ADC_SAR_1:Net_207_5\, \ADC_SAR_1:Net_207_4\,
			\ADC_SAR_1:Net_207_3\, \ADC_SAR_1:Net_207_2\, \ADC_SAR_1:Net_207_1\, \ADC_SAR_1:Net_207_0\),
		eof_udb=>Net_576);
\ADC_SAR_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_215\,
		signal2=>\ADC_SAR_1:Net_209\);
\ADC_SAR_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_126\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_209\);
\ADC_SAR_1:vRef_1024\:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_1:Net_233\);
\ADC_SAR_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_257\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_255\);
\ADC_SAR_1:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_368\);
AUDIO_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__AUDIO_IN_net_0),
		analog=>Net_806,
		io=>(tmpIO_0__AUDIO_IN_net_0),
		siovref=>(tmpSIOVREF__AUDIO_IN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AUDIO_IN_net_0);
DIV_MUX_CONTROL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8f09d42b-4252-4fd9-9747-e1e6888f0885",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__DIV_MUX_CONTROL_net_0),
		analog=>Net_12634,
		io=>(tmpIO_0__DIV_MUX_CONTROL_net_0),
		siovref=>(tmpSIOVREF__DIV_MUX_CONTROL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIV_MUX_CONTROL_net_0);
MASK_OFF_CONTROL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"958c95b3-19f2-4750-b7c4-23383f3cc89e",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__MASK_OFF_CONTROL_net_0),
		analog=>Net_12632,
		io=>(tmpIO_0__MASK_OFF_CONTROL_net_0),
		siovref=>(tmpSIOVREF__MASK_OFF_CONTROL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MASK_OFF_CONTROL_net_0);
MOSI_OUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_6027,
		fb=>(tmpFB_0__MOSI_OUT_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOSI_OUT_net_0),
		siovref=>(tmpSIOVREF__MOSI_OUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_OUT_net_0);
SAMPLE_RATE_CONTROL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"96252028-0a67-4136-8161-5998731ae662",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SAMPLE_RATE_CONTROL_net_0),
		analog=>Net_12631,
		io=>(tmpIO_0__SAMPLE_RATE_CONTROL_net_0),
		siovref=>(tmpSIOVREF__SAMPLE_RATE_CONTROL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SAMPLE_RATE_CONTROL_net_0);
\Opamp_1:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_806,
		vminus=>\Opamp_1:Net_29\,
		vout=>Net_800);
\Opamp_1:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Opamp_1:Net_29\,
		signal2=>Net_800);
VREF_BUFF:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"177aaffd-317a-4beb-ba81-0c5cd70e7e93",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__VREF_BUFF_net_0),
		analog=>Net_775,
		io=>(tmpIO_0__VREF_BUFF_net_0),
		siovref=>(tmpSIOVREF__VREF_BUFF_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VREF_BUFF_net_0);
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_1374);
\SPI_DAC:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7959fe89-001b-4083-946c-91690b01b6b5/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPI_DAC:Net_276\,
		dig_domain_out=>open);
\SPI_DAC:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPI_DAC:Net_276\,
		enable=>one,
		clock_out=>\SPI_DAC:BSPIM:clk_fin\);
\SPI_DAC:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0011111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPI_DAC:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPI_DAC:BSPIM:cnt_enable\,
		count=>(\SPI_DAC:BSPIM:count_6\, \SPI_DAC:BSPIM:count_5\, \SPI_DAC:BSPIM:count_4\, \SPI_DAC:BSPIM:count_3\,
			\SPI_DAC:BSPIM:count_2\, \SPI_DAC:BSPIM:count_1\, \SPI_DAC:BSPIM:count_0\),
		tc=>\SPI_DAC:BSPIM:cnt_tc\);
\SPI_DAC:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPI_DAC:BSPIM:clk_fin\,
		status=>(zero, zero, \SPI_DAC:BSPIM:tx_status_4\, \SPI_DAC:BSPIM:load_rx_data\,
			\SPI_DAC:BSPIM:tx_status_2\, \SPI_DAC:BSPIM:tx_status_1\, \SPI_DAC:BSPIM:tx_status_0\),
		interrupt=>Net_6050);
\SPI_DAC:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPI_DAC:BSPIM:clk_fin\,
		status=>(\SPI_DAC:BSPIM:rx_status_6\, \SPI_DAC:BSPIM:rx_status_5\, \SPI_DAC:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_6048);
\SPI_DAC:BSPIM:sR16:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPI_DAC:BSPIM:clk_fin\,
		cs_addr=>(\SPI_DAC:BSPIM:state_2\, \SPI_DAC:BSPIM:state_1\, \SPI_DAC:BSPIM:state_0\),
		route_si=>Net_6028,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPI_DAC:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPI_DAC:BSPIM:mosi_from_dpR\,
		f0_bus_stat=>\SPI_DAC:BSPIM:nc1\,
		f0_blk_stat=>\SPI_DAC:BSPIM:nc2\,
		f1_bus_stat=>\SPI_DAC:BSPIM:nc3\,
		f1_blk_stat=>\SPI_DAC:BSPIM:nc4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SPI_DAC:BSPIM:sR16:Dp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\SPI_DAC:BSPIM:sR16:Dp:sh_right\,
		sol=>\SPI_DAC:BSPIM:sR16:Dp:sh_left\,
		msbi=>\SPI_DAC:BSPIM:sR16:Dp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SPI_DAC:BSPIM:sR16:Dp:cmp_eq_1\, \SPI_DAC:BSPIM:sR16:Dp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\SPI_DAC:BSPIM:sR16:Dp:cmp_lt_1\, \SPI_DAC:BSPIM:sR16:Dp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\SPI_DAC:BSPIM:sR16:Dp:cmp_zero_1\, \SPI_DAC:BSPIM:sR16:Dp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\SPI_DAC:BSPIM:sR16:Dp:cmp_ff_1\, \SPI_DAC:BSPIM:sR16:Dp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\SPI_DAC:BSPIM:sR16:Dp:cap_1\, \SPI_DAC:BSPIM:sR16:Dp:cap_0\),
		cfbi=>zero,
		cfbo=>\SPI_DAC:BSPIM:sR16:Dp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPI_DAC:BSPIM:sR16:Dp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPI_DAC:BSPIM:clk_fin\,
		cs_addr=>(\SPI_DAC:BSPIM:state_2\, \SPI_DAC:BSPIM:state_1\, \SPI_DAC:BSPIM:state_0\),
		route_si=>Net_6028,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPI_DAC:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPI_DAC:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPI_DAC:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPI_DAC:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPI_DAC:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPI_DAC:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SPI_DAC:BSPIM:sR16:Dp:carry\,
		co=>open,
		sir=>\SPI_DAC:BSPIM:sR16:Dp:sh_left\,
		sor=>\SPI_DAC:BSPIM:sR16:Dp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SPI_DAC:BSPIM:sR16:Dp:msb\,
		cei=>(\SPI_DAC:BSPIM:sR16:Dp:cmp_eq_1\, \SPI_DAC:BSPIM:sR16:Dp:cmp_eq_0\),
		ceo=>open,
		cli=>(\SPI_DAC:BSPIM:sR16:Dp:cmp_lt_1\, \SPI_DAC:BSPIM:sR16:Dp:cmp_lt_0\),
		clo=>open,
		zi=>(\SPI_DAC:BSPIM:sR16:Dp:cmp_zero_1\, \SPI_DAC:BSPIM:sR16:Dp:cmp_zero_0\),
		zo=>open,
		fi=>(\SPI_DAC:BSPIM:sR16:Dp:cmp_ff_1\, \SPI_DAC:BSPIM:sR16:Dp:cmp_ff_0\),
		fo=>open,
		capi=>(\SPI_DAC:BSPIM:sR16:Dp:cap_1\, \SPI_DAC:BSPIM:sR16:Dp:cap_0\),
		capo=>open,
		cfbi=>\SPI_DAC:BSPIM:sR16:Dp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
MISO_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_6028,
		analog=>(open),
		io=>(tmpIO_0__MISO_IN_net_0),
		siovref=>(tmpSIOVREF__MISO_IN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_IN_net_0);
SCLK_OUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fe06ede2-63c8-422c-a6f7-d7603b8d92d0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_6026,
		fb=>(tmpFB_0__SCLK_OUT_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCLK_OUT_net_0),
		siovref=>(tmpSIOVREF__SCLK_OUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCLK_OUT_net_0);
SS_OUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"abfaef39-a1bd-4f53-9a1a-b78fef71fe87",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_6025,
		fb=>(tmpFB_0__SS_OUT_net_0),
		analog=>(open),
		io=>(tmpIO_0__SS_OUT_net_0),
		siovref=>(tmpSIOVREF__SS_OUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SS_OUT_net_0);
\Opamp_2:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_1374,
		vminus=>\Opamp_2:Net_29\,
		vout=>Net_775);
\Opamp_2:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Opamp_2:Net_29\,
		signal2=>Net_775);
\ADC_SAR_Seq:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_12725, Net_12724, Net_12723, Net_12722,
			Net_12721, Net_12720, Net_12719, Net_12718,
			Net_12717, Net_12716, Net_12715, Net_12714,
			Net_12713, Net_12712, Net_12711, Net_12710,
			Net_12709, Net_12707, Net_12705, Net_12704,
			Net_12702, Net_12700, Net_12699, Net_12697,
			Net_12695, Net_12694, Net_12692, Net_12690,
			Net_12689, Net_12687, Net_12685, Net_12684,
			Net_12682, Net_12680, Net_12679, Net_12677,
			Net_12675, Net_12674, Net_12672, Net_12670,
			Net_12669, Net_12667, Net_12665, Net_12664,
			Net_12662, Net_12660, Net_12659, Net_12657,
			Net_12655, Net_12654, Net_12652, Net_12650,
			Net_12649, Net_12647, Net_12645, Net_12644,
			Net_12642, Net_12640, Net_12639, Net_22826,
			Net_21813, Net_12634, Net_12632, Net_12631),
		hw_ctrl_en=>(\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\ADC_SAR_Seq:V_single\);
\ADC_SAR_Seq:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:SAR:Net_248\,
		signal2=>\ADC_SAR_Seq:SAR:Net_235\);
\ADC_SAR_Seq:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC_SAR_Seq:Net_2803\,
		vminus=>\ADC_SAR_Seq:SAR:Net_126\,
		ext_pin=>\ADC_SAR_Seq:SAR:Net_215\,
		vrefhi_out=>\ADC_SAR_Seq:SAR:Net_257\,
		vref=>\ADC_SAR_Seq:SAR:Net_248\,
		clock=>Net_11790,
		pump_clock=>Net_11790,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_Seq:SAR:Net_252\,
		next_out=>Net_12629,
		data_out=>(\ADC_SAR_Seq:SAR:Net_207_11\, \ADC_SAR_Seq:SAR:Net_207_10\, \ADC_SAR_Seq:SAR:Net_207_9\, \ADC_SAR_Seq:SAR:Net_207_8\,
			\ADC_SAR_Seq:SAR:Net_207_7\, \ADC_SAR_Seq:SAR:Net_207_6\, \ADC_SAR_Seq:SAR:Net_207_5\, \ADC_SAR_Seq:SAR:Net_207_4\,
			\ADC_SAR_Seq:SAR:Net_207_3\, \ADC_SAR_Seq:SAR:Net_207_2\, \ADC_SAR_Seq:SAR:Net_207_1\, \ADC_SAR_Seq:SAR:Net_207_0\),
		eof_udb=>\ADC_SAR_Seq:Net_3830\);
\ADC_SAR_Seq:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:SAR:Net_215\,
		signal2=>\ADC_SAR_Seq:SAR:Net_209\);
\ADC_SAR_Seq:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:SAR:Net_126\,
		signal2=>\ADC_SAR_Seq:SAR:Net_149\);
\ADC_SAR_Seq:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq:SAR:Net_209\);
\ADC_SAR_Seq:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:SAR:Net_257\,
		signal2=>\ADC_SAR_Seq:SAR:Net_149\);
\ADC_SAR_Seq:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq:SAR:Net_255\);
\ADC_SAR_Seq:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_Seq:SAR:Net_235\);
\ADC_SAR_Seq:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq:SAR:Net_368\);
\ADC_SAR_Seq:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:Net_2803\,
		signal2=>\ADC_SAR_Seq:V_single\);
\ADC_SAR_Seq:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_11790,
		enable=>\ADC_SAR_Seq:bSAR_SEQ:enable\,
		clock_out=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\);
\ADC_SAR_Seq:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_11790,
		enable=>one,
		clock_out=>\ADC_SAR_Seq:bSAR_SEQ:clk_ctrl\);
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR_Seq:bSAR_SEQ:clk_ctrl\,
		control=>(\ADC_SAR_Seq:bSAR_SEQ:control_7\, \ADC_SAR_Seq:bSAR_SEQ:control_6\, \ADC_SAR_Seq:bSAR_SEQ:control_5\, \ADC_SAR_Seq:bSAR_SEQ:control_4\,
			\ADC_SAR_Seq:bSAR_SEQ:control_3\, \ADC_SAR_Seq:bSAR_SEQ:control_2\, \ADC_SAR_Seq:bSAR_SEQ:load_period\, \ADC_SAR_Seq:bSAR_SEQ:enable\));
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000011",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\ADC_SAR_Seq:bSAR_SEQ:load_period\,
		enable=>\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\,
		count=>(\ADC_SAR_Seq:bSAR_SEQ:count_6\, \ADC_SAR_Seq:ch_addr_5\, \ADC_SAR_Seq:ch_addr_4\, \ADC_SAR_Seq:ch_addr_3\,
			\ADC_SAR_Seq:ch_addr_2\, \ADC_SAR_Seq:ch_addr_1\, \ADC_SAR_Seq:ch_addr_0\),
		tc=>\ADC_SAR_Seq:bSAR_SEQ:cnt_tc\);
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_12630));
\ADC_SAR_Seq:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR_Seq:Net_3830\,
		trq=>zero,
		nrq=>\ADC_SAR_Seq:Net_3698\);
\ADC_SAR_Seq:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR_Seq:Net_3698\,
		trq=>zero,
		nrq=>\ADC_SAR_Seq:nrq\);
\ADC_SAR_Seq:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8bef9627-f335-4b5a-bd5b-36c7d86790ea/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR_Seq:Net_3710\,
		dig_domain_out=>open);
\ADC_SAR_Seq:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_12630);
\ADC_SAR_Seq:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\ADC_SAR_Seq:Net_3710\,
		sc_in=>\ADC_SAR_Seq:nrq\,
		sc_out=>\ADC_SAR_Seq:Net_3935\);
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_1\);
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_1\);
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_0\);
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_0\);
\PWM_ADC_CK:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>ADC_CLK,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_ADC_CK:Net_63\,
		compare=>PWM_CK,
		interrupt=>\PWM_ADC_CK:Net_54\);
ADC_REG_CLOCK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a10ede98-fbac-4b3a-aca2-d1c8401b6921",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>ADC_CLK,
		dig_domain_out=>open);
PWM_1_CONTROL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ec958407-0043-4499-b7d2-fed1a912b659",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__PWM_1_CONTROL_net_0),
		analog=>Net_21813,
		io=>(tmpIO_0__PWM_1_CONTROL_net_0),
		siovref=>(tmpSIOVREF__PWM_1_CONTROL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_1_CONTROL_net_0);
\DIV_MASK_MSB:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00001111",
		cy_ext_reset=>'1')
	PORT MAP(reset=>zero,
		clock=>ADC_REG_CK,
		control=>(\DIV_MASK_MSB:control_7\, \DIV_MASK_MSB:control_6\, \DIV_MASK_MSB:control_5\, \DIV_MASK_MSB:control_4\,
			DIV_MASK_BUS_11, DIV_MASK_BUS_10, DIV_MASK_BUS_9, DIV_MASK_BUS_8));
\DIV_MASK_LSB:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'1')
	PORT MAP(reset=>zero,
		clock=>ADC_REG_CK,
		control=>(DIV_MASK_BUS_7, DIV_MASK_BUS_6, DIV_MASK_BUS_5, DIV_MASK_BUS_4,
			DIV_MASK_BUS_3, DIV_MASK_BUS_2, DIV_MASK_BUS_1, DIV_MASK_BUS_0));
\Bit_Div_4:MODULE_3:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\Bit_Div_4:MODULE_3:g1:a0:gx:u0:lt_2\,
		y=>\Bit_Div_4:MODULE_3:g1:a0:gx:u0:lti_0\);
\Bit_Div_4:MODULE_3:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>zero,
		y=>\Bit_Div_4:MODULE_3:g1:a0:gx:u0:gti_0\);
\Bit_Div_5:MODULE_3:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\Bit_Div_5:MODULE_3:g1:a0:gx:u0:lt_2\,
		y=>\Bit_Div_5:MODULE_3:g1:a0:gx:u0:lti_0\);
\Bit_Div_5:MODULE_3:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>zero,
		y=>\Bit_Div_5:MODULE_3:g1:a0:gx:u0:gti_0\);
\Bit_Div_10:MODULE_3:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\Bit_Div_10:MODULE_3:g1:a0:gx:u0:lt_2\,
		y=>\Bit_Div_10:MODULE_3:g1:a0:gx:u0:lti_0\);
\Bit_Div_10:MODULE_3:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>zero,
		y=>\Bit_Div_10:MODULE_3:g1:a0:gx:u0:gti_0\);
\Bit_Div_11:MODULE_3:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\Bit_Div_11:MODULE_3:g1:a0:gx:u0:lt_2\,
		y=>\Bit_Div_11:MODULE_3:g1:a0:gx:u0:lti_0\);
\Bit_Div_11:MODULE_3:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>zero,
		y=>\Bit_Div_11:MODULE_3:g1:a0:gx:u0:gti_0\);
\Bit_Div_6:MODULE_3:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\Bit_Div_6:MODULE_3:g1:a0:gx:u0:lt_2\,
		y=>\Bit_Div_6:MODULE_3:g1:a0:gx:u0:lti_0\);
\Bit_Div_6:MODULE_3:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>zero,
		y=>\Bit_Div_6:MODULE_3:g1:a0:gx:u0:gti_0\);
\Bit_Div_7:MODULE_3:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\Bit_Div_7:MODULE_3:g1:a0:gx:u0:lt_2\,
		y=>\Bit_Div_7:MODULE_3:g1:a0:gx:u0:lti_0\);
\Bit_Div_7:MODULE_3:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>zero,
		y=>\Bit_Div_7:MODULE_3:g1:a0:gx:u0:gti_0\);
\Bit_Div_8:MODULE_3:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\Bit_Div_8:MODULE_3:g1:a0:gx:u0:lt_2\,
		y=>\Bit_Div_8:MODULE_3:g1:a0:gx:u0:lti_0\);
\Bit_Div_8:MODULE_3:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>zero,
		y=>\Bit_Div_8:MODULE_3:g1:a0:gx:u0:gti_0\);
\Bit_Div_9:MODULE_3:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\Bit_Div_9:MODULE_3:g1:a0:gx:u0:lt_2\,
		y=>\Bit_Div_9:MODULE_3:g1:a0:gx:u0:lti_0\);
\Bit_Div_9:MODULE_3:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>zero,
		y=>\Bit_Div_9:MODULE_3:g1:a0:gx:u0:gti_0\);
Bus_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d47ba042-b7a4-45f2-8b56-0fbed637e2be",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>ADC_REG_CK,
		dig_domain_out=>open);
\ADC_1_OUT_MSB:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00001111",
		cy_ext_reset=>'1')
	PORT MAP(reset=>zero,
		clock=>ADC_REG_CK,
		control=>(\ADC_1_OUT_MSB:control_7\, \ADC_1_OUT_MSB:control_6\, \ADC_1_OUT_MSB:control_5\, \ADC_1_OUT_MSB:control_4\,
			ADC_OUT_BUS_11, ADC_OUT_BUS_10, ADC_OUT_BUS_9, ADC_OUT_BUS_8));
\ADC_1_OUT_LSB:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'1')
	PORT MAP(reset=>zero,
		clock=>ADC_REG_CK,
		control=>(ADC_OUT_BUS_7, ADC_OUT_BUS_6, ADC_OUT_BUS_5, ADC_OUT_BUS_4,
			ADC_OUT_BUS_3, tmp__cy_tff_3_clk, ADC_OUT_BUS_1, ADC_OUT_BUS_0));
\DAC_IN_MSB:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>ADC_REG_CK,
		status=>(zero, zero, zero, zero,
			MUX_BUS_11, MUX_BUS_10, MUX_BUS_9, MUX_BUS_8));
\DAC_IN_LSB:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>ADC_REG_CK,
		status=>(MUX_BUS_7, MUX_BUS_6, MUX_BUS_5, MUX_BUS_4,
			MUX_BUS_3, MUX_BUS_2, MUX_BUS_1, MUX_BUS_0));
SEQ_CLOCK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1a2979c1-48ba-41e5-a7a3-bdc250ce98a0",
		source_clock_id=>"",
		divisor=>0,
		period=>"666666666.666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_11790,
		dig_domain_out=>open);
\SPI_DAC:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPI_DAC:BSPIM:clk_fin\,
		q=>\SPI_DAC:BSPIM:so_send_reg\);
\SPI_DAC:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPI_DAC:BSPIM:mosi_reg\\D\,
		clk=>\SPI_DAC:BSPIM:clk_fin\,
		q=>Net_6027);
\SPI_DAC:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPI_DAC:BSPIM:state_2\\D\,
		clk=>\SPI_DAC:BSPIM:clk_fin\,
		q=>\SPI_DAC:BSPIM:state_2\);
\SPI_DAC:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPI_DAC:BSPIM:state_1\\D\,
		clk=>\SPI_DAC:BSPIM:clk_fin\,
		q=>\SPI_DAC:BSPIM:state_1\);
\SPI_DAC:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPI_DAC:BSPIM:state_0\\D\,
		clk=>\SPI_DAC:BSPIM:clk_fin\,
		q=>\SPI_DAC:BSPIM:state_0\);
Net_6025:cy_dff
	PORT MAP(d=>Net_6025D,
		clk=>\SPI_DAC:BSPIM:clk_fin\,
		q=>Net_6025);
\SPI_DAC:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPI_DAC:BSPIM:clk_fin\,
		q=>\SPI_DAC:BSPIM:mosi_pre_reg\);
\SPI_DAC:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPI_DAC:BSPIM:load_cond\\D\,
		clk=>\SPI_DAC:BSPIM:clk_fin\,
		q=>\SPI_DAC:BSPIM:load_cond\);
\SPI_DAC:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPI_DAC:BSPIM:load_rx_data\,
		clk=>\SPI_DAC:BSPIM:clk_fin\,
		q=>\SPI_DAC:BSPIM:dpcounter_one_reg\);
\SPI_DAC:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPI_DAC:BSPIM:mosi_from_dp\,
		clk=>\SPI_DAC:BSPIM:clk_fin\,
		q=>\SPI_DAC:BSPIM:mosi_from_dp_reg\);
\SPI_DAC:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SPI_DAC:BSPIM:ld_ident\\D\,
		clk=>\SPI_DAC:BSPIM:clk_fin\,
		q=>\SPI_DAC:BSPIM:ld_ident\);
\SPI_DAC:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPI_DAC:BSPIM:cnt_enable\\D\,
		clk=>\SPI_DAC:BSPIM:clk_fin\,
		q=>\SPI_DAC:BSPIM:cnt_enable\);
Net_6026:cy_dff
	PORT MAP(d=>Net_6026D,
		clk=>\SPI_DAC:BSPIM:clk_fin\,
		q=>Net_6026);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_5\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_4\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_3\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_2\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_1\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_0\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>Net_11790,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\);
\ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect\,
		clk=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\,
		q=>Net_12630);
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\ADC_SAR_Seq:Net_3710\,
		q=>\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\);
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\,
		q=>\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\);
cy_tff_3:cy_dff
	PORT MAP(d=>cy_tff_3D,
		clk=>tmp__cy_tff_3_clk,
		q=>cy_tff_3);
ADC_DIV_Q_11:cy_dff
	PORT MAP(d=>\Bit_Div_11:pwm\,
		clk=>ADC_REG_CK,
		q=>ADC_DIV_Q_11);
ADC_DIV_Q_10:cy_dff
	PORT MAP(d=>\Bit_Div_10:pwm\,
		clk=>ADC_REG_CK,
		q=>ADC_DIV_Q_10);
ADC_DIV_Q_9:cy_dff
	PORT MAP(d=>\Bit_Div_9:pwm\,
		clk=>ADC_REG_CK,
		q=>ADC_DIV_Q_9);
ADC_DIV_Q_8:cy_dff
	PORT MAP(d=>\Bit_Div_8:pwm\,
		clk=>ADC_REG_CK,
		q=>ADC_DIV_Q_8);
ADC_DIV_Q_7:cy_dff
	PORT MAP(d=>\Bit_Div_7:pwm\,
		clk=>ADC_REG_CK,
		q=>ADC_DIV_Q_7);
ADC_DIV_Q_5:cy_dff
	PORT MAP(d=>\Bit_Div_5:pwm\,
		clk=>ADC_REG_CK,
		q=>ADC_DIV_Q_5);
ADC_DIV_Q_6:cy_dff
	PORT MAP(d=>\Bit_Div_6:pwm\,
		clk=>ADC_REG_CK,
		q=>ADC_DIV_Q_6);
ADC_DIV_Q_4:cy_dff
	PORT MAP(d=>\Bit_Div_4:pwm\,
		clk=>ADC_REG_CK,
		q=>ADC_DIV_Q_4);
\Bit_Div_4:period_counter_3\:cy_dff
	PORT MAP(d=>\Bit_Div_4:MODULE_2:g2:a0:s_3\,
		clk=>ADC_OUT_BUS_4,
		q=>\Bit_Div_4:period_counter_3\);
\Bit_Div_4:period_counter_2\:cy_dff
	PORT MAP(d=>\Bit_Div_4:MODULE_2:g2:a0:s_2\,
		clk=>ADC_OUT_BUS_4,
		q=>\Bit_Div_4:period_counter_2\);
\Bit_Div_4:period_counter_1\:cy_dff
	PORT MAP(d=>\Bit_Div_4:MODULE_2:g2:a0:s_1\,
		clk=>ADC_OUT_BUS_4,
		q=>\Bit_Div_4:period_counter_1\);
\Bit_Div_4:period_counter_0\:cy_dff
	PORT MAP(d=>\Bit_Div_4:MODULE_2:g2:a0:s_0\,
		clk=>ADC_OUT_BUS_4,
		q=>\Bit_Div_4:period_counter_0\);
\Bit_Div_5:period_counter_3\:cy_dff
	PORT MAP(d=>\Bit_Div_5:MODULE_2:g2:a0:s_3\,
		clk=>ADC_OUT_BUS_5,
		q=>\Bit_Div_5:period_counter_3\);
\Bit_Div_5:period_counter_2\:cy_dff
	PORT MAP(d=>\Bit_Div_5:MODULE_2:g2:a0:s_2\,
		clk=>ADC_OUT_BUS_5,
		q=>\Bit_Div_5:period_counter_2\);
\Bit_Div_5:period_counter_1\:cy_dff
	PORT MAP(d=>\Bit_Div_5:MODULE_2:g2:a0:s_1\,
		clk=>ADC_OUT_BUS_5,
		q=>\Bit_Div_5:period_counter_1\);
\Bit_Div_5:period_counter_0\:cy_dff
	PORT MAP(d=>\Bit_Div_5:MODULE_2:g2:a0:s_0\,
		clk=>ADC_OUT_BUS_5,
		q=>\Bit_Div_5:period_counter_0\);
\Bit_Div_10:period_counter_3\:cy_dff
	PORT MAP(d=>\Bit_Div_10:MODULE_2:g2:a0:s_3\,
		clk=>ADC_OUT_BUS_10,
		q=>\Bit_Div_10:period_counter_3\);
\Bit_Div_10:period_counter_2\:cy_dff
	PORT MAP(d=>\Bit_Div_10:MODULE_2:g2:a0:s_2\,
		clk=>ADC_OUT_BUS_10,
		q=>\Bit_Div_10:period_counter_2\);
\Bit_Div_10:period_counter_1\:cy_dff
	PORT MAP(d=>\Bit_Div_10:MODULE_2:g2:a0:s_1\,
		clk=>ADC_OUT_BUS_10,
		q=>\Bit_Div_10:period_counter_1\);
\Bit_Div_10:period_counter_0\:cy_dff
	PORT MAP(d=>\Bit_Div_10:MODULE_2:g2:a0:s_0\,
		clk=>ADC_OUT_BUS_10,
		q=>\Bit_Div_10:period_counter_0\);
\Bit_Div_11:period_counter_3\:cy_dff
	PORT MAP(d=>\Bit_Div_11:MODULE_2:g2:a0:s_3\,
		clk=>ADC_OUT_BUS_11,
		q=>\Bit_Div_11:period_counter_3\);
\Bit_Div_11:period_counter_2\:cy_dff
	PORT MAP(d=>\Bit_Div_11:MODULE_2:g2:a0:s_2\,
		clk=>ADC_OUT_BUS_11,
		q=>\Bit_Div_11:period_counter_2\);
\Bit_Div_11:period_counter_1\:cy_dff
	PORT MAP(d=>\Bit_Div_11:MODULE_2:g2:a0:s_1\,
		clk=>ADC_OUT_BUS_11,
		q=>\Bit_Div_11:period_counter_1\);
\Bit_Div_11:period_counter_0\:cy_dff
	PORT MAP(d=>\Bit_Div_11:MODULE_2:g2:a0:s_0\,
		clk=>ADC_OUT_BUS_11,
		q=>\Bit_Div_11:period_counter_0\);
\Bit_Div_6:period_counter_3\:cy_dff
	PORT MAP(d=>\Bit_Div_6:MODULE_2:g2:a0:s_3\,
		clk=>ADC_OUT_BUS_6,
		q=>\Bit_Div_6:period_counter_3\);
\Bit_Div_6:period_counter_2\:cy_dff
	PORT MAP(d=>\Bit_Div_6:MODULE_2:g2:a0:s_2\,
		clk=>ADC_OUT_BUS_6,
		q=>\Bit_Div_6:period_counter_2\);
\Bit_Div_6:period_counter_1\:cy_dff
	PORT MAP(d=>\Bit_Div_6:MODULE_2:g2:a0:s_1\,
		clk=>ADC_OUT_BUS_6,
		q=>\Bit_Div_6:period_counter_1\);
\Bit_Div_6:period_counter_0\:cy_dff
	PORT MAP(d=>\Bit_Div_6:MODULE_2:g2:a0:s_0\,
		clk=>ADC_OUT_BUS_6,
		q=>\Bit_Div_6:period_counter_0\);
\Bit_Div_7:period_counter_3\:cy_dff
	PORT MAP(d=>\Bit_Div_7:MODULE_2:g2:a0:s_3\,
		clk=>ADC_OUT_BUS_7,
		q=>\Bit_Div_7:period_counter_3\);
\Bit_Div_7:period_counter_2\:cy_dff
	PORT MAP(d=>\Bit_Div_7:MODULE_2:g2:a0:s_2\,
		clk=>ADC_OUT_BUS_7,
		q=>\Bit_Div_7:period_counter_2\);
\Bit_Div_7:period_counter_1\:cy_dff
	PORT MAP(d=>\Bit_Div_7:MODULE_2:g2:a0:s_1\,
		clk=>ADC_OUT_BUS_7,
		q=>\Bit_Div_7:period_counter_1\);
\Bit_Div_7:period_counter_0\:cy_dff
	PORT MAP(d=>\Bit_Div_7:MODULE_2:g2:a0:s_0\,
		clk=>ADC_OUT_BUS_7,
		q=>\Bit_Div_7:period_counter_0\);
\Bit_Div_8:period_counter_3\:cy_dff
	PORT MAP(d=>\Bit_Div_8:MODULE_2:g2:a0:s_3\,
		clk=>ADC_OUT_BUS_8,
		q=>\Bit_Div_8:period_counter_3\);
\Bit_Div_8:period_counter_2\:cy_dff
	PORT MAP(d=>\Bit_Div_8:MODULE_2:g2:a0:s_2\,
		clk=>ADC_OUT_BUS_8,
		q=>\Bit_Div_8:period_counter_2\);
\Bit_Div_8:period_counter_1\:cy_dff
	PORT MAP(d=>\Bit_Div_8:MODULE_2:g2:a0:s_1\,
		clk=>ADC_OUT_BUS_8,
		q=>\Bit_Div_8:period_counter_1\);
\Bit_Div_8:period_counter_0\:cy_dff
	PORT MAP(d=>\Bit_Div_8:MODULE_2:g2:a0:s_0\,
		clk=>ADC_OUT_BUS_8,
		q=>\Bit_Div_8:period_counter_0\);
\Bit_Div_9:period_counter_3\:cy_dff
	PORT MAP(d=>\Bit_Div_9:MODULE_2:g2:a0:s_3\,
		clk=>ADC_OUT_BUS_9,
		q=>\Bit_Div_9:period_counter_3\);
\Bit_Div_9:period_counter_2\:cy_dff
	PORT MAP(d=>\Bit_Div_9:MODULE_2:g2:a0:s_2\,
		clk=>ADC_OUT_BUS_9,
		q=>\Bit_Div_9:period_counter_2\);
\Bit_Div_9:period_counter_1\:cy_dff
	PORT MAP(d=>\Bit_Div_9:MODULE_2:g2:a0:s_1\,
		clk=>ADC_OUT_BUS_9,
		q=>\Bit_Div_9:period_counter_1\);
\Bit_Div_9:period_counter_0\:cy_dff
	PORT MAP(d=>\Bit_Div_9:MODULE_2:g2:a0:s_0\,
		clk=>ADC_OUT_BUS_9,
		q=>\Bit_Div_9:period_counter_0\);
cy_tff_4:cy_dff
	PORT MAP(d=>cy_tff_4D,
		clk=>ADC_OUT_BUS_3,
		q=>ADC_DIV_Q_3);
cy_tff_2:cy_dff
	PORT MAP(d=>cy_tff_2D,
		clk=>ADC_OUT_BUS_0,
		q=>ADC_DIV_Q_0);
cy_tff_1:cy_dff
	PORT MAP(d=>cy_tff_1D,
		clk=>ADC_OUT_BUS_1,
		q=>ADC_DIV_Q_1);

END R_T_L;
